/* Generated automatically by the program `genoutput'
   from the machine description file `md'.  */

#include "config.h"
#include "system.h"
#include "coretypes.h"
#include "backend.h"
#include "predict.h"
#include "tree.h"
#include "rtl.h"
#include "flags.h"
#include "alias.h"
#include "varasm.h"
#include "stor-layout.h"
#include "calls.h"
#include "insn-config.h"
#include "expmed.h"
#include "dojump.h"
#include "explow.h"
#include "memmodel.h"
#include "emit-rtl.h"
#include "stmt.h"
#include "expr.h"
#include "insn-codes.h"
#include "tm_p.h"
#include "regs.h"
#include "conditions.h"
#include "insn-attr.h"

#include "recog.h"

#include "diagnostic-core.h"
#include "output.h"
#include "target.h"
#include "tm-constrs.h"

static const char * const output_1[] = {
  "test{b}\t%0, %0",
  "cmp{b}\t{%1, %0|%0, %1}",
};

static const char * const output_2[] = {
  "test{w}\t%0, %0",
  "cmp{w}\t{%1, %0|%0, %1}",
};

static const char * const output_3[] = {
  "test{l}\t%0, %0",
  "cmp{l}\t{%1, %0|%0, %1}",
};

static const char * const output_4[] = {
  "test{q}\t%0, %0",
  "cmp{q}\t{%1, %0|%0, %1}",
};

static const char *
output_17 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1485 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_fp_compare (insn, operands, false, false);
}

static const char *
output_18 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1485 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_fp_compare (insn, operands, false, false);
}

static const char *
output_19 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1485 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_fp_compare (insn, operands, false, false);
}

static const char *
output_23 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1518 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_fp_compare (insn, operands, false, false);
}

static const char *
output_25 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1551 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_fp_compare (insn, operands, false, false);
}

static const char *
output_26 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1551 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_fp_compare (insn, operands, false, false);
}

static const char *
output_29 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1584 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_fp_compare (insn, operands, false, true);
}

static const char *
output_30 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1584 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_fp_compare (insn, operands, false, true);
}

static const char *
output_31 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1584 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_fp_compare (insn, operands, false, true);
}

static const char *
output_35 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1620 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_fp_compare (insn, operands, false, false);
}

static const char *
output_36 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1620 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_fp_compare (insn, operands, false, false);
}

static const char *
output_37 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1620 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_fp_compare (insn, operands, false, false);
}

static const char *
output_38 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1620 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_fp_compare (insn, operands, false, false);
}

static const char *
output_39 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1620 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_fp_compare (insn, operands, false, false);
}

static const char *
output_40 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1620 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_fp_compare (insn, operands, false, false);
}

static const char *
output_48 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1672 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
#ifndef HAVE_AS_IX86_SAHF
  if (TARGET_64BIT)
    return ASM_BYTE "0x9e";
  else
#endif
  return "sahf";
}
}

static const char *
output_49 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1700 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_fp_compare (insn, operands, true,
			       CCFPmode == CCFPUmode);
}

static const char *
output_50 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1700 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_fp_compare (insn, operands, true,
			       CCFPmode == CCFPUmode);
}

static const char *
output_51 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1700 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_fp_compare (insn, operands, true,
			       CCFPUmode == CCFPUmode);
}

static const char *
output_52 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1700 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_fp_compare (insn, operands, true,
			       CCFPUmode == CCFPUmode);
}

static const char *
output_53 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1735 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_fp_compare (insn, operands, true,
			       CCFPmode == CCFPUmode);
}

static const char *
output_54 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1735 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_fp_compare (insn, operands, true,
			       CCFPUmode == CCFPUmode);
}

static const char *
output_71 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2000 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_SSELOG1:
      return standard_sse_constant_opcode (insn, operands[1]);

    case TYPE_SSEMOV:
      if (misaligned_operand (operands[0], XImode)
	  || misaligned_operand (operands[1], XImode))
	return "vmovdqu32\t{%1, %0|%0, %1}";
      else
	return "vmovdqa32\t{%1, %0|%0, %1}";

    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_72 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2027 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_SSELOG1:
      return standard_sse_constant_opcode (insn, operands[1]);

    case TYPE_SSEMOV:
      if (misaligned_operand (operands[0], OImode)
	  || misaligned_operand (operands[1], OImode))
	{
	  if (get_attr_mode (insn) == MODE_V8SF)
	    return "vmovups\t{%1, %0|%0, %1}";
	  else if (get_attr_mode (insn) == MODE_XI)
	    return "vmovdqu32\t{%1, %0|%0, %1}";
	  else
	    return "vmovdqu\t{%1, %0|%0, %1}";
	}
      else
	{
	  if (get_attr_mode (insn) == MODE_V8SF)
	    return "vmovaps\t{%1, %0|%0, %1}";
	  else if (get_attr_mode (insn) == MODE_XI)
	    return "vmovdqa32\t{%1, %0|%0, %1}";
	  else
	    return "vmovdqa\t{%1, %0|%0, %1}";
	}

    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_73 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2084 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_MULTI:
      return "#";

    case TYPE_SSELOG1:
      return standard_sse_constant_opcode (insn, operands[1]);

    case TYPE_SSEMOV:
      /* TDmode values are passed as TImode on the stack.  Moving them
	 to stack may result in unaligned memory access.  */
      if (misaligned_operand (operands[0], TImode)
	  || misaligned_operand (operands[1], TImode))
	{
	  if (get_attr_mode (insn) == MODE_V4SF)
	    return "%vmovups\t{%1, %0|%0, %1}";
	  else if (get_attr_mode (insn) == MODE_XI)
	    return "vmovdqu32\t{%1, %0|%0, %1}";
	  else
	    return "%vmovdqu\t{%1, %0|%0, %1}";
	}
      else
	{
	  if (get_attr_mode (insn) == MODE_V4SF)
	    return "%vmovaps\t{%1, %0|%0, %1}";
	  else if (get_attr_mode (insn) == MODE_XI)
	    return "vmovdqa32\t{%1, %0|%0, %1}";
	  else
	    return "%vmovdqa\t{%1, %0|%0, %1}";
	}

    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_74 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2153 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_MSKMOV:
      return "kmovq\t{%1, %0|%0, %1}";

    case TYPE_MULTI:
      return "#";

    case TYPE_MMX:
      return "pxor\t%0, %0";

    case TYPE_MMXMOV:
      /* Handle broken assemblers that require movd instead of movq.  */
      if (!HAVE_AS_IX86_INTERUNIT_MOVQ
	  && (GENERAL_REG_P (operands[0]) || GENERAL_REG_P (operands[1])))
	return "movd\t{%1, %0|%0, %1}";
      return "movq\t{%1, %0|%0, %1}";

    case TYPE_SSELOG1:
      return standard_sse_constant_opcode (insn, operands[1]);

    case TYPE_SSEMOV:
      switch (get_attr_mode (insn))
	{
	case MODE_DI:
	  /* Handle broken assemblers that require movd instead of movq.  */
	  if (!HAVE_AS_IX86_INTERUNIT_MOVQ
	      && (GENERAL_REG_P (operands[0]) || GENERAL_REG_P (operands[1])))
	    return "%vmovd\t{%1, %0|%0, %1}";
	  return "%vmovq\t{%1, %0|%0, %1}";
	case MODE_TI:
	  return "%vmovdqa\t{%1, %0|%0, %1}";
	case MODE_XI:
	  return "vmovdqa64\t{%g1, %g0|%g0, %g1}";

	case MODE_V2SF:
	  gcc_assert (!TARGET_AVX);
	  return "movlps\t{%1, %0|%0, %1}";
	case MODE_V4SF:
	  return "%vmovaps\t{%1, %0|%0, %1}";

	default:
	  gcc_unreachable ();
	}

    case TYPE_SSECVT:
      if (SSE_REG_P (operands[0]))
	return "movq2dq\t{%1, %0|%0, %1}";
      else
	return "movdq2q\t{%1, %0|%0, %1}";

    case TYPE_LEA:
      return "lea{q}\t{%E1, %0|%0, %E1}";

    case TYPE_IMOV:
      gcc_assert (!flag_pic || LEGITIMATE_PIC_OPERAND_P (operands[1]));
      if (get_attr_mode (insn) == MODE_SI)
	return "mov{l}\t{%k1, %k0|%k0, %k1}";
      else if (which_alternative == 4)
	return "movabs{q}\t{%1, %0|%0, %1}";
      else if (ix86_use_lea_for_mov (insn, operands))
	return "lea{q}\t{%E1, %0|%0, %E1}";
      else
	return "mov{q}\t{%1, %0|%0, %1}";

    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_75 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2322 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_SSELOG1:
      return standard_sse_constant_opcode (insn, operands[1]);

    case TYPE_MSKMOV:
      return "kmovd\t{%1, %0|%0, %1}";

    case TYPE_SSEMOV:
      switch (get_attr_mode (insn))
	{
	case MODE_SI:
          return "%vmovd\t{%1, %0|%0, %1}";
	case MODE_TI:
	  return "%vmovdqa\t{%1, %0|%0, %1}";
	case MODE_XI:
	  return "vmovdqa32\t{%g1, %g0|%g0, %g1}";

	case MODE_V4SF:
	  return "%vmovaps\t{%1, %0|%0, %1}";

	case MODE_SF:
	  gcc_assert (!TARGET_AVX);
          return "movss\t{%1, %0|%0, %1}";

	default:
	  gcc_unreachable ();
	}

    case TYPE_MMX:
      return "pxor\t%0, %0";

    case TYPE_MMXMOV:
      switch (get_attr_mode (insn))
	{
	case MODE_DI:
	  return "movq\t{%1, %0|%0, %1}";
	case MODE_SI:
	  return "movd\t{%1, %0|%0, %1}";

	default:
	  gcc_unreachable ();
	}

    case TYPE_LEA:
      return "lea{l}\t{%E1, %0|%0, %E1}";

    case TYPE_IMOV:
      gcc_assert (!flag_pic || LEGITIMATE_PIC_OPERAND_P (operands[1]));
      if (ix86_use_lea_for_mov (insn, operands))
	return "lea{l}\t{%E1, %0|%0, %E1}";
      else
	return "mov{l}\t{%1, %0|%0, %1}";

    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_76 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2432 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_IMOVX:
      /* movzwl is faster than movw on p2 due to partial word stalls,
	 though not as fast as an aligned movl.  */
      return "movz{wl|x}\t{%1, %k0|%k0, %1}";

    case TYPE_MSKMOV:
      switch (which_alternative)
	{
	case 4:
	  return "kmovw\t{%k1, %0|%0, %k1}";
	case 6:
	  return "kmovw\t{%1, %k0|%k0, %1}";
	case 5:
	case 7:
	  return "kmovw\t{%1, %0|%0, %1}";
	default:
	  gcc_unreachable ();
	}

    default:
      if (get_attr_mode (insn) == MODE_SI)
	return "mov{l}\t{%k1, %k0|%k0, %k1}";
      else
	return "mov{w}\t{%1, %0|%0, %1}";
    }
}
}

static const char *
output_77 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2512 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  switch (get_attr_type (insn))
    {
    case TYPE_IMOVX:
      gcc_assert (ANY_QI_REG_P (operands[1]) || MEM_P (operands[1]));
      return "movz{bl|x}\t{%1, %k0|%k0, %1}";

    case TYPE_MSKMOV:
      switch (which_alternative)
        {
	case 7:
	  ops = "kmov%s\t{%%k1, %%0|%%0, %%k1}";
	  break;
	case 9:
	  ops = "kmov%s\t{%%1, %%k0|%%k0, %%1}";
	  break;
	case 10:
	case 11:
	  gcc_assert (TARGET_AVX512DQ);
	  /* FALLTHRU */
	case 8:
	  ops = "kmov%s\t{%%1, %%0|%%0, %%1}";
	  break;
	default:
	  gcc_unreachable ();
	}

      suffix = (get_attr_mode (insn) == MODE_HI) ? "w" : "b";

      snprintf (buf, sizeof (buf), ops, suffix);
      return buf;

    default:
      if (get_attr_mode (insn) == MODE_SI)
	return "mov{l}\t{%k1, %k0|%k0, %k1}";
      else
	return "mov{b}\t{%1, %0|%0, %1}";
    }
}
}

static const char *
output_78 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2614 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  /* Recover the full memory rtx.  */
  operands[0] = SET_DEST (PATTERN (insn));
  switch (which_alternative)
    {
    case 0:
      return "movabs{b}\t{%1, %P0|BYTE PTR [%P0], %1}";
    case 1:
      return "mov{b}\t{%1, %0|%0, %1}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_79 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2614 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  /* Recover the full memory rtx.  */
  operands[0] = SET_DEST (PATTERN (insn));
  switch (which_alternative)
    {
    case 0:
      return "movabs{w}\t{%1, %P0|WORD PTR [%P0], %1}";
    case 1:
      return "mov{w}\t{%1, %0|%0, %1}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_80 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2614 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  /* Recover the full memory rtx.  */
  operands[0] = SET_DEST (PATTERN (insn));
  switch (which_alternative)
    {
    case 0:
      return "movabs{l}\t{%1, %P0|DWORD PTR [%P0], %1}";
    case 1:
      return "mov{l}\t{%1, %0|%0, %1}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_81 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2614 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  /* Recover the full memory rtx.  */
  operands[0] = SET_DEST (PATTERN (insn));
  switch (which_alternative)
    {
    case 0:
      return "movabs{q}\t{%1, %P0|QWORD PTR [%P0], %1}";
    case 1:
      return "mov{q}\t{%1, %0|%0, %1}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_82 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2638 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  /* Recover the full memory rtx.  */
  operands[1] = SET_SRC (PATTERN (insn));
  switch (which_alternative)
    {
    case 0:
      return "movabs{b}\t{%P1, %0|%0, BYTE PTR [%P1]}";
    case 1:
      return "mov{b}\t{%1, %0|%0, %1}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_83 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2638 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  /* Recover the full memory rtx.  */
  operands[1] = SET_SRC (PATTERN (insn));
  switch (which_alternative)
    {
    case 0:
      return "movabs{w}\t{%P1, %0|%0, WORD PTR [%P1]}";
    case 1:
      return "mov{w}\t{%1, %0|%0, %1}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_84 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2638 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  /* Recover the full memory rtx.  */
  operands[1] = SET_SRC (PATTERN (insn));
  switch (which_alternative)
    {
    case 0:
      return "movabs{l}\t{%P1, %0|%0, DWORD PTR [%P1]}";
    case 1:
      return "mov{l}\t{%1, %0|%0, %1}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_85 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2638 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  /* Recover the full memory rtx.  */
  operands[1] = SET_SRC (PATTERN (insn));
  switch (which_alternative)
    {
    case 0:
      return "movabs{q}\t{%P1, %0|%0, QWORD PTR [%P1]}";
    case 1:
      return "mov{q}\t{%1, %0|%0, %1}";
    default:
      gcc_unreachable ();
    }
}
}

static const char * const output_87[] = {
  "xchg{b}\t%1, %0",
  "xchg{l}\t%k1, %k0",
};

static const char * const output_88[] = {
  "xchg{w}\t%1, %0",
  "xchg{l}\t%k1, %k0",
};

static const char *
output_97 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2811 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_IMOVX:
      return "movz{bl|x}\t{%h1, %k0|%k0, %h1}";
    default:
      return "mov{b}\t{%h1, %0|%0, %h1}";
    }
}
}

static const char *
output_98 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2888 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  if (CONST_INT_P (operands[1]))
    operands[1] = gen_int_mode (INTVAL (operands[1]), QImode);
  return "mov{b}\t{%b1, %h0|%h0, %b1}";
}
}

static const char *
output_99 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2888 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  if (CONST_INT_P (operands[1]))
    operands[1] = gen_int_mode (INTVAL (operands[1]), QImode);
  return "mov{b}\t{%b1, %h0|%h0, %b1}";
}
}

static const char *
output_105 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 2968 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  /* This insn should be already split before reg-stack.  */
  gcc_unreachable ();
}
}

static const char *
output_106 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3023 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  /* This insn should be already split before reg-stack.  */
  gcc_unreachable ();
}
}

static const char *
output_107 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3059 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  /* This insn should be already split before reg-stack.  */
  gcc_unreachable ();
}
}

static const char *
output_108 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3105 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  /* Anything else should be already split before reg-stack.  */
  gcc_assert (which_alternative == 1);
  return "push{l}\t%1";
}
}

static const char *
output_109 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3183 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_SSELOG1:
      return standard_sse_constant_opcode (insn, operands[1]);

    case TYPE_SSEMOV:
      /* Handle misaligned load/store since we
         don't have movmisaligntf pattern. */
      if (misaligned_operand (operands[0], TFmode)
	  || misaligned_operand (operands[1], TFmode))
	{
	  if (get_attr_mode (insn) == MODE_V4SF)
	    return "%vmovups\t{%1, %0|%0, %1}";
	  else if (TARGET_AVX512VL
		   && (EXT_REX_SSE_REG_P (operands[0])
		       || EXT_REX_SSE_REG_P (operands[1])))
	    return "vmovdqu64\t{%1, %0|%0, %1}";
	  else
	    return "%vmovdqu\t{%1, %0|%0, %1}";
	}
      else
	{
	  if (get_attr_mode (insn) == MODE_V4SF)
	    return "%vmovaps\t{%1, %0|%0, %1}";
	  else if (TARGET_AVX512VL
		   && (EXT_REX_SSE_REG_P (operands[0])
		       || EXT_REX_SSE_REG_P (operands[1])))
	    return "vmovdqa64\t{%1, %0|%0, %1}";
	  else
	    return "%vmovdqa\t{%1, %0|%0, %1}";
	}

    case TYPE_MULTI:
	return "#";

    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_110 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3269 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_FMOV:
      if (which_alternative == 2)
        return standard_80387_constant_opcode (operands[1]);
      return output_387_reg_move (insn, operands);

    case TYPE_MULTI:
      return "#";

    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_111 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3344 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_FMOV:
      if (which_alternative == 2)
        return standard_80387_constant_opcode (operands[1]);
      return output_387_reg_move (insn, operands);

    case TYPE_MULTI:
      return "#";

    case TYPE_IMOV:
      if (get_attr_mode (insn) == MODE_SI)
	return "mov{l}\t{%1, %k0|%k0, %1}";
      else if (which_alternative == 11)
	return "movabs{q}\t{%1, %0|%0, %1}";
      else
	return "mov{q}\t{%1, %0|%0, %1}";

    case TYPE_SSELOG1:
      return standard_sse_constant_opcode (insn, operands[1]);

    case TYPE_SSEMOV:
      switch (get_attr_mode (insn))
	{
	case MODE_DF:
	  if (TARGET_AVX && REG_P (operands[0]) && REG_P (operands[1]))
	    return "vmovsd\t{%1, %0, %0|%0, %0, %1}";
	  return "%vmovsd\t{%1, %0|%0, %1}";

	case MODE_V4SF:
	  return "%vmovaps\t{%1, %0|%0, %1}";
	case MODE_V8DF:
	  return "vmovapd\t{%g1, %g0|%g0, %g1}";
	case MODE_V2DF:
	  return "%vmovapd\t{%1, %0|%0, %1}";

	case MODE_V2SF:
	  gcc_assert (!TARGET_AVX);
	  return "movlps\t{%1, %0|%0, %1}";
	case MODE_V1DF:
	  gcc_assert (!TARGET_AVX);
	  return "movlpd\t{%1, %0|%0, %1}";

	case MODE_DI:
	  /* Handle broken assemblers that require movd instead of movq.  */
	  if (!HAVE_AS_IX86_INTERUNIT_MOVQ
	      && (GENERAL_REG_P (operands[0]) || GENERAL_REG_P (operands[1])))
	    return "%vmovd\t{%1, %0|%0, %1}";
	  return "%vmovq\t{%1, %0|%0, %1}";

	default:
	  gcc_unreachable ();
	}

    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_112 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3543 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_FMOV:
      if (which_alternative == 2)
        return standard_80387_constant_opcode (operands[1]);
      return output_387_reg_move (insn, operands);

    case TYPE_IMOV:
      return "mov{l}\t{%1, %0|%0, %1}";

    case TYPE_SSELOG1:
      return standard_sse_constant_opcode (insn, operands[1]);

    case TYPE_SSEMOV:
      switch (get_attr_mode (insn))
	{
	case MODE_SF:
	  if (TARGET_AVX && REG_P (operands[0]) && REG_P (operands[1]))
	    return "vmovss\t{%1, %0, %0|%0, %0, %1}";
	  return "%vmovss\t{%1, %0|%0, %1}";

	case MODE_V16SF:
	  return "vmovaps\t{%g1, %g0|%g0, %g1}";
	case MODE_V4SF:
	  return "%vmovaps\t{%1, %0|%0, %1}";

	case MODE_SI:
	  return "%vmovd\t{%1, %0|%0, %1}";

	default:
	  gcc_unreachable ();
	}

    case TYPE_MMXMOV:
      switch (get_attr_mode (insn))
	{
	case MODE_DI:
	  return "movq\t{%1, %0|%0, %1}";
	case MODE_SI:
	  return "movd\t{%1, %0|%0, %1}";

	default:
	  gcc_unreachable ();
	}

    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_113 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3709 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  if (STACK_TOP_P (operands[0]))
    return "fxch\t%1";
  else
    return "fxch\t%0";
}
}

static const char *
output_114 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3724 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  if (STACK_TOP_P (operands[0]))
    return "fxch\t%1";
  else
    return "fxch\t%0";
}
}

static const char *
output_115 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3724 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  if (STACK_TOP_P (operands[0]))
    return "fxch\t%1";
  else
    return "fxch\t%0";
}
}

static const char *
output_116 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3746 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_IMOVX:
      if (ix86_use_lea_for_mov (insn, operands))
	return "lea{l}\t{%E1, %k0|%k0, %E1}";
      else
	return "mov{l}\t{%1, %k0|%k0, %1}";

    case TYPE_MULTI:
      return "#";

    case TYPE_MMXMOV:
      return "movd\t{%1, %0|%0, %1}";

    case TYPE_SSEMOV:
      if (SSE_REG_P (operands[0]) && SSE_REG_P (operands[1]))
	{
	  if (EXT_REX_SSE_REG_P (operands[0])
	      || EXT_REX_SSE_REG_P (operands[1]))
	    return "vpmovzxdq\t{%t1, %g0|%g0, %t1}";
	  else
	    return "%vpmovzxdq\t{%1, %0|%0, %1}";
	}

      if (GENERAL_REG_P (operands[0]))
	return "%vmovd\t{%1, %k0|%k0, %1}";

      return "%vmovd\t{%1, %0|%0, %1}";

    case TYPE_MSKMOV:
      return "kmovd\t{%1, %k0|%k0, %1}";

    default:
      gcc_unreachable ();
    }
}
}

static const char * const output_119[] = {
  "movz{bl|x}\t{%1, %0|%0, %1}",
  "kmovb\t{%1, %0|%0, %1}",
};

static const char * const output_120[] = {
  "movz{wl|x}\t{%1, %0|%0, %1}",
  "kmovw\t{%1, %0|%0, %1}",
};

static const char * const output_122[] = {
  "movz{bl|x}\t{%1, %k0|%k0, %1}",
  "kmovb\t{%1, %k0|%k0, %1}",
};

static const char *
output_129 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4156 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  switch (get_attr_prefix_0f (insn))
    {
    case 0:
      return "{cwtl|cwde}";
    default:
      return "movs{wl|x}\t{%1, %0|%0, %1}";
    }
}
}

static const char *
output_131 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4231 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  switch (get_attr_prefix_0f (insn))
    {
    case 0:
      return "{cbtw|cbw}";
    default:
      return "movs{bw|x}\t{%1, %0|%0, %1}";
    }
}
}

static const char *
output_132 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4367 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  switch (which_alternative)
    {
    case 0:
    case 1:
      return output_387_reg_move (insn, operands);

    case 2:
      return "%vcvtss2sd\t{%1, %d0|%d0, %1}";

    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_133 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4421 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_387_reg_move (insn, operands);
}

static const char *
output_134 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4421 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_387_reg_move (insn, operands);
}

static const char *
output_135 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4520 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  switch (which_alternative)
    {
    case 0:
      return output_387_reg_move (insn, operands);
    case 1:
      return "%vcvtsd2ss\t{%1, %d0|%d0, %1}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_136 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4546 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_387_reg_move (insn, operands);
}

static const char *
output_137 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4556 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  switch (which_alternative)
    {
    case 0:
      return output_387_reg_move (insn, operands);
    case 1:
      return "%vcvtsd2ss\t{%1, %d0|%d0, %1}";

    default:
      return "#";
    }
}
}

static const char *
output_138 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4580 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  switch (which_alternative)
    {
    case 0:
      return output_387_reg_move (insn, operands);

    default:
      return "#";
    }
}
}

static const char *
output_139 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4601 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_387_reg_move (insn, operands);
}

static const char *
output_140 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4642 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  gcc_assert (!which_alternative);
  return output_387_reg_move (insn, operands);
}
}

static const char *
output_141 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4656 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  gcc_assert (!which_alternative);
  return output_387_reg_move (insn, operands);
}
}

static const char *
output_142 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4670 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_387_reg_move (insn, operands);
}

static const char *
output_143 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4670 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_387_reg_move (insn, operands);
}

static const char *
output_144 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4679 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_387_reg_move (insn, operands);
}

static const char *
output_145 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4679 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_387_reg_move (insn, operands);
}

static const char *
output_153 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4911 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_fix_trunc (insn, operands, true);
}

static const char *
output_154 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4911 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_fix_trunc (insn, operands, true);
}

static const char *
output_155 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4911 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_fix_trunc (insn, operands, true);
}

static const char *
output_162 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 4995 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_fix_trunc (insn, operands, false);
}

static const char *
output_164 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5050 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_fix_trunc (insn, operands, false);
}

static const char *
output_165 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5050 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_fix_trunc (insn, operands, false);
}

static const char * const output_175[] = {
  "fild%Z1\t%1",
  "%vcvtsi2ss\t{%1, %d0|%d0, %1}",
  "%vcvtsi2ss\t{%1, %d0|%d0, %1}",
};

static const char * const output_176[] = {
  "fild%Z1\t%1",
  "%vcvtsi2sd\t{%1, %d0|%d0, %1}",
  "%vcvtsi2sd\t{%1, %d0|%d0, %1}",
};

static const char *
output_187 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5457 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  if (SImode_address_operand (operands[1], VOIDmode))
    {
      gcc_assert (TARGET_64BIT);
      return "lea{l}\t{%E1, %k0|%k0, %E1}";
    }
  else 
    return "lea{l}\t{%E1, %0|%0, %E1}";
}
}

static const char *
output_190 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5547 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_LEA:
      return "#";

    case TYPE_INCDEC:
      gcc_assert (rtx_equal_p (operands[0], operands[1]));
      if (operands[2] == const1_rtx)
        return "inc{l}\t%0";
      else
        {
	  gcc_assert (operands[2] == constm1_rtx);
          return "dec{l}\t%0";
	}

    default:
      /* For most processors, ADD is faster than LEA.  This alternative
	 was added to use ADD as much as possible.  */
      if (which_alternative == 2)
        std::swap (operands[1], operands[2]);
        
      gcc_assert (rtx_equal_p (operands[0], operands[1]));
      if (x86_maybe_negate_const_int (&operands[2], SImode))
        return "sub{l}\t{%2, %0|%0, %2}";

      return "add{l}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_191 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5547 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_LEA:
      return "#";

    case TYPE_INCDEC:
      gcc_assert (rtx_equal_p (operands[0], operands[1]));
      if (operands[2] == const1_rtx)
        return "inc{q}\t%0";
      else
        {
	  gcc_assert (operands[2] == constm1_rtx);
          return "dec{q}\t%0";
	}

    default:
      /* For most processors, ADD is faster than LEA.  This alternative
	 was added to use ADD as much as possible.  */
      if (which_alternative == 2)
        std::swap (operands[1], operands[2]);
        
      gcc_assert (rtx_equal_p (operands[0], operands[1]));
      if (x86_maybe_negate_const_int (&operands[2], DImode))
        return "sub{q}\t{%2, %0|%0, %2}";

      return "add{q}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_192 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5650 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_LEA:
      return "#";

    case TYPE_INCDEC:
      gcc_assert (rtx_equal_p (operands[0], operands[1]));
      if (operands[2] == const1_rtx)
	return "inc{w}\t%0";
      else
	{
	  gcc_assert (operands[2] == constm1_rtx);
	  return "dec{w}\t%0";
	}

    default:
      /* For most processors, ADD is faster than LEA.  This alternative
	 was added to use ADD as much as possible.  */
      if (which_alternative == 2)
        std::swap (operands[1], operands[2]);

      gcc_assert (rtx_equal_p (operands[0], operands[1]));
      if (x86_maybe_negate_const_int (&operands[2], HImode))
	return "sub{w}\t{%2, %0|%0, %2}";

      return "add{w}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_193 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5699 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  bool widen = (get_attr_mode (insn) != MODE_QI);

  switch (get_attr_type (insn))
    {
    case TYPE_LEA:
      return "#";

    case TYPE_INCDEC:
      gcc_assert (rtx_equal_p (operands[0], operands[1]));
      if (operands[2] == const1_rtx)
	return widen ? "inc{l}\t%k0" : "inc{b}\t%0";
      else
	{
	  gcc_assert (operands[2] == constm1_rtx);
	  return widen ? "dec{l}\t%k0" : "dec{b}\t%0";
	}

    default:
      /* For most processors, ADD is faster than LEA.  These alternatives
	 were added to use ADD as much as possible.  */
      if (which_alternative == 2 || which_alternative == 4)
        std::swap (operands[1], operands[2]);

      gcc_assert (rtx_equal_p (operands[0], operands[1]));
      if (x86_maybe_negate_const_int (&operands[2], QImode))
	{
	  if (widen)
	    return "sub{l}\t{%2, %k0|%k0, %2}";
	  else
	    return "sub{b}\t{%2, %0|%0, %2}";
	}
      if (widen)
        return "add{l}\t{%k2, %k0|%k0, %k2}";
      else
        return "add{b}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_194 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5763 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_INCDEC:
      if (operands[1] == const1_rtx)
	return "inc{b}\t%0";
      else
	{
	  gcc_assert (operands[1] == constm1_rtx);
	  return "dec{b}\t%0";
	}

    default:
      if (x86_maybe_negate_const_int (&operands[1], QImode))
	return "sub{b}\t{%1, %0|%0, %1}";

      return "add{b}\t{%1, %0|%0, %1}";
    }
}
}

static const char *
output_195 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5858 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_INCDEC:
      if (operands[2] == const1_rtx)
        return "inc{b}\t%0";
      else
        {
	  gcc_assert (operands[2] == constm1_rtx);
          return "dec{b}\t%0";
	}

    default:
      if (which_alternative == 2)
        std::swap (operands[1], operands[2]);
        
      gcc_assert (rtx_equal_p (operands[0], operands[1]));
      if (x86_maybe_negate_const_int (&operands[2], QImode))
        return "sub{b}\t{%2, %0|%0, %2}";

      return "add{b}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_196 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5858 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_INCDEC:
      if (operands[2] == const1_rtx)
        return "inc{w}\t%0";
      else
        {
	  gcc_assert (operands[2] == constm1_rtx);
          return "dec{w}\t%0";
	}

    default:
      if (which_alternative == 2)
        std::swap (operands[1], operands[2]);
        
      gcc_assert (rtx_equal_p (operands[0], operands[1]));
      if (x86_maybe_negate_const_int (&operands[2], HImode))
        return "sub{w}\t{%2, %0|%0, %2}";

      return "add{w}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_197 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5858 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_INCDEC:
      if (operands[2] == const1_rtx)
        return "inc{l}\t%0";
      else
        {
	  gcc_assert (operands[2] == constm1_rtx);
          return "dec{l}\t%0";
	}

    default:
      if (which_alternative == 2)
        std::swap (operands[1], operands[2]);
        
      gcc_assert (rtx_equal_p (operands[0], operands[1]));
      if (x86_maybe_negate_const_int (&operands[2], SImode))
        return "sub{l}\t{%2, %0|%0, %2}";

      return "add{l}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_198 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5858 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_INCDEC:
      if (operands[2] == const1_rtx)
        return "inc{q}\t%0";
      else
        {
	  gcc_assert (operands[2] == constm1_rtx);
          return "dec{q}\t%0";
	}

    default:
      if (which_alternative == 2)
        std::swap (operands[1], operands[2]);
        
      gcc_assert (rtx_equal_p (operands[0], operands[1]));
      if (x86_maybe_negate_const_int (&operands[2], DImode))
        return "sub{q}\t{%2, %0|%0, %2}";

      return "add{q}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_199 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5944 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_INCDEC:
      if (operands[2] == const1_rtx)
        return "inc{b}\t%0";
      else
        {
	  gcc_assert (operands[2] == constm1_rtx);
          return "dec{b}\t%0";
	}

    default:
      if (which_alternative == 1)
        std::swap (operands[1], operands[2]);

      gcc_assert (rtx_equal_p (operands[0], operands[1]));
      if (x86_maybe_negate_const_int (&operands[2], QImode))
        return "sub{b}\t{%2, %0|%0, %2}";

      return "add{b}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_200 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5944 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_INCDEC:
      if (operands[2] == const1_rtx)
        return "inc{w}\t%0";
      else
        {
	  gcc_assert (operands[2] == constm1_rtx);
          return "dec{w}\t%0";
	}

    default:
      if (which_alternative == 1)
        std::swap (operands[1], operands[2]);

      gcc_assert (rtx_equal_p (operands[0], operands[1]));
      if (x86_maybe_negate_const_int (&operands[2], HImode))
        return "sub{w}\t{%2, %0|%0, %2}";

      return "add{w}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_201 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5944 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_INCDEC:
      if (operands[2] == const1_rtx)
        return "inc{l}\t%0";
      else
        {
	  gcc_assert (operands[2] == constm1_rtx);
          return "dec{l}\t%0";
	}

    default:
      if (which_alternative == 1)
        std::swap (operands[1], operands[2]);

      gcc_assert (rtx_equal_p (operands[0], operands[1]));
      if (x86_maybe_negate_const_int (&operands[2], SImode))
        return "sub{l}\t{%2, %0|%0, %2}";

      return "add{l}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_202 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5944 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_INCDEC:
      if (operands[2] == const1_rtx)
        return "inc{q}\t%0";
      else
        {
	  gcc_assert (operands[2] == constm1_rtx);
          return "dec{q}\t%0";
	}

    default:
      if (which_alternative == 1)
        std::swap (operands[1], operands[2]);

      gcc_assert (rtx_equal_p (operands[0], operands[1]));
      if (x86_maybe_negate_const_int (&operands[2], DImode))
        return "sub{q}\t{%2, %0|%0, %2}";

      return "add{q}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_203 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 6080 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_INCDEC:
      if (operands[2] == constm1_rtx)
        return "inc{b}\t%0";
      else
        {
	  gcc_assert (operands[2] == const1_rtx);
          return "dec{b}\t%0";
	}

    default:
      if (x86_maybe_negate_const_int (&operands[2], QImode))
	return "add{b}\t{%2, %0|%0, %2}";

      return "sub{b}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_204 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 6080 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_INCDEC:
      if (operands[2] == constm1_rtx)
        return "inc{w}\t%0";
      else
        {
	  gcc_assert (operands[2] == const1_rtx);
          return "dec{w}\t%0";
	}

    default:
      if (x86_maybe_negate_const_int (&operands[2], HImode))
	return "add{w}\t{%2, %0|%0, %2}";

      return "sub{w}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_205 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 6080 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_INCDEC:
      if (operands[2] == constm1_rtx)
        return "inc{l}\t%0";
      else
        {
	  gcc_assert (operands[2] == const1_rtx);
          return "dec{l}\t%0";
	}

    default:
      if (x86_maybe_negate_const_int (&operands[2], SImode))
	return "add{l}\t{%2, %0|%0, %2}";

      return "sub{l}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_206 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 6120 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_INCDEC:
      if (operands[2] == const1_rtx)
        return "inc{b}\t%0";
      else
        {
          gcc_assert (operands[2] == constm1_rtx);
          return "dec{b}\t%0";
	}

    default:
      if (which_alternative == 1)
        std::swap (operands[1], operands[2]);

      gcc_assert (rtx_equal_p (operands[0], operands[1]));
      if (x86_maybe_negate_const_int (&operands[2], QImode))
        return "sub{b}\t{%2, %0|%0, %2}";

      return "add{b}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_207 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 6120 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_INCDEC:
      if (operands[2] == const1_rtx)
        return "inc{w}\t%0";
      else
        {
          gcc_assert (operands[2] == constm1_rtx);
          return "dec{w}\t%0";
	}

    default:
      if (which_alternative == 1)
        std::swap (operands[1], operands[2]);

      gcc_assert (rtx_equal_p (operands[0], operands[1]));
      if (x86_maybe_negate_const_int (&operands[2], HImode))
        return "sub{w}\t{%2, %0|%0, %2}";

      return "add{w}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_208 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 6120 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_INCDEC:
      if (operands[2] == const1_rtx)
        return "inc{l}\t%0";
      else
        {
          gcc_assert (operands[2] == constm1_rtx);
          return "dec{l}\t%0";
	}

    default:
      if (which_alternative == 1)
        std::swap (operands[1], operands[2]);

      gcc_assert (rtx_equal_p (operands[0], operands[1]));
      if (x86_maybe_negate_const_int (&operands[2], SImode))
        return "sub{l}\t{%2, %0|%0, %2}";

      return "add{l}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_209 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 6120 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_INCDEC:
      if (operands[2] == const1_rtx)
        return "inc{q}\t%0";
      else
        {
          gcc_assert (operands[2] == constm1_rtx);
          return "dec{q}\t%0";
	}

    default:
      if (which_alternative == 1)
        std::swap (operands[1], operands[2]);

      gcc_assert (rtx_equal_p (operands[0], operands[1]));
      if (x86_maybe_negate_const_int (&operands[2], DImode))
        return "sub{q}\t{%2, %0|%0, %2}";

      return "add{q}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_210 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 6168 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_INCDEC:
      if (operands[2] == const1_rtx)
	return "inc{b}\t%h0";
      else
        {
	  gcc_assert (operands[2] == constm1_rtx);
          return "dec{b}\t%h0";
        }

    default:
      return "add{b}\t{%2, %h0|%h0, %2}";
    }
}
}

static const char * const output_285[] = {
  "imul{w}\t{%2, %1, %0|%0, %1, %2}",
  "imul{w}\t{%2, %1, %0|%0, %1, %2}",
  "imul{w}\t{%2, %0|%0, %2}",
};

static const char * const output_286[] = {
  "imul{l}\t{%2, %1, %0|%0, %1, %2}",
  "imul{l}\t{%2, %1, %0|%0, %1, %2}",
  "imul{l}\t{%2, %0|%0, %2}",
};

static const char * const output_288[] = {
  "imul{l}\t{%2, %1, %0|%0, %1, %2}",
  "imul{l}\t{%2, %0|%0, %2}",
};

static const char * const output_297[] = {
  "#",
  "mul{l}\t%2",
};

static const char *
output_316 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7915 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  if (which_alternative == 3)
    {
      if (CONST_INT_P (operands[1]) && INTVAL (operands[1]) < 0)
	operands[1] = GEN_INT (INTVAL (operands[1]) & 0xff);
      return "test{l}\t{%1, %k0|%k0, %1}";
    }
  return "test{b}\t{%1, %0|%0, %1}";
}
}

static const char * const output_326[] = {
  "and{w}\t{%2, %0|%0, %2}",
  "and{w}\t{%2, %0|%0, %2}",
  "#",
};

static const char * const output_327[] = {
  "and{l}\t{%2, %0|%0, %2}",
  "and{l}\t{%2, %0|%0, %2}",
  "#",
};

static const char * const output_328[] = {
  "and{b}\t{%2, %0|%0, %2}",
  "and{b}\t{%2, %0|%0, %2}",
  "and{l}\t{%k2, %k0|%k0, %k2}",
};

static const char *
output_330 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8422 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  if (which_alternative == 2)
    {
      if (CONST_INT_P (operands[2]) && INTVAL (operands[2]) < 0)
        operands[2] = GEN_INT (INTVAL (operands[2]) & 0xff);
      return "and{l}\t{%2, %k0|%k0, %2}";
    }
  return "and{b}\t{%2, %0|%0, %2}";
}
}

static const char * const output_352[] = {
  "or{b}\t{%2, %0|%0, %2}",
  "or{b}\t{%2, %0|%0, %2}",
  "or{l}\t{%k2, %k0|%k0, %k2}",
};

static const char * const output_353[] = {
  "xor{b}\t{%2, %0|%0, %2}",
  "xor{b}\t{%2, %0|%0, %2}",
  "xor{l}\t{%k2, %k0|%k0, %k2}",
};

static const char * const output_419[] = {
  "not{b}\t%0",
  "not{l}\t%k0",
};

static const char *
output_429 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 9676 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_LEA:
    case TYPE_ISHIFTX:
      return "#";

    case TYPE_ALU:
      gcc_assert (operands[2] == const1_rtx);
      gcc_assert (rtx_equal_p (operands[0], operands[1]));
      return "add{l}\t%0, %0";

    default:
      if (operands[2] == const1_rtx
	  && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
	return "sal{l}\t%0";
      else
	return "sal{l}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_430 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 9676 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_LEA:
    case TYPE_ISHIFTX:
      return "#";

    case TYPE_ALU:
      gcc_assert (operands[2] == const1_rtx);
      gcc_assert (rtx_equal_p (operands[0], operands[1]));
      return "add{q}\t%0, %0";

    default:
      if (operands[2] == const1_rtx
	  && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
	return "sal{q}\t%0";
      else
	return "sal{q}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_431 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 9806 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_LEA:
      return "#";

    case TYPE_ALU:
      gcc_assert (operands[2] == const1_rtx);
      return "add{w}\t%0, %0";

    default:
      if (operands[2] == const1_rtx
	  && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
	return "sal{w}\t%0";
      else
	return "sal{w}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_432 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 9850 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_LEA:
      return "#";

    case TYPE_ALU:
      gcc_assert (operands[2] == const1_rtx);
      if (REG_P (operands[1]) && !ANY_QI_REGNO_P (REGNO (operands[1])))
        return "add{l}\t%k0, %k0";
      else
        return "add{b}\t%0, %0";

    default:
      if (operands[2] == const1_rtx
	  && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
	{
	  if (get_attr_mode (insn) == MODE_SI)
	    return "sal{l}\t%k0";
	  else
	    return "sal{b}\t%0";
	}
      else
	{
	  if (get_attr_mode (insn) == MODE_SI)
	    return "sal{l}\t{%2, %k0|%k0, %2}";
	  else
	    return "sal{b}\t{%2, %0|%0, %2}";
	}
    }
}
}

static const char *
output_433 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 9916 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_ALU:
      gcc_assert (operands[1] == const1_rtx);
      return "add{b}\t%0, %0";

    default:
      if (operands[1] == const1_rtx
	  && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
	return "sal{b}\t%0";
      else
	return "sal{b}\t{%1, %0|%0, %1}";
    }
}
}

static const char *
output_434 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10002 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_ALU:
      gcc_assert (operands[2] == const1_rtx);
      return "add{b}\t%0, %0";

    default:
      if (operands[2] == const1_rtx
	  && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
	return "sal{b}\t%0";
      else
	return "sal{b}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_435 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10002 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_ALU:
      gcc_assert (operands[2] == const1_rtx);
      return "add{w}\t%0, %0";

    default:
      if (operands[2] == const1_rtx
	  && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
	return "sal{w}\t%0";
      else
	return "sal{w}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_436 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10002 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_ALU:
      gcc_assert (operands[2] == const1_rtx);
      return "add{l}\t%0, %0";

    default:
      if (operands[2] == const1_rtx
	  && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
	return "sal{l}\t%0";
      else
	return "sal{l}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_437 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10002 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_ALU:
      gcc_assert (operands[2] == const1_rtx);
      return "add{q}\t%0, %0";

    default:
      if (operands[2] == const1_rtx
	  && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
	return "sal{q}\t%0";
      else
	return "sal{q}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_438 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10096 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_ALU:
      gcc_assert (operands[2] == const1_rtx);
      return "add{b}\t%0, %0";

    default:
      if (operands[2] == const1_rtx
	  && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
	return "sal{b}\t%0";
      else
	return "sal{b}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_439 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10096 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_ALU:
      gcc_assert (operands[2] == const1_rtx);
      return "add{w}\t%0, %0";

    default:
      if (operands[2] == const1_rtx
	  && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
	return "sal{w}\t%0";
      else
	return "sal{w}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_440 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10096 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_ALU:
      gcc_assert (operands[2] == const1_rtx);
      return "add{l}\t%0, %0";

    default:
      if (operands[2] == const1_rtx
	  && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
	return "sal{l}\t%0";
      else
	return "sal{l}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_441 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10096 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_ALU:
      gcc_assert (operands[2] == const1_rtx);
      return "add{q}\t%0, %0";

    default:
      if (operands[2] == const1_rtx
	  && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
	return "sal{q}\t%0";
      else
	return "sal{q}\t{%2, %0|%0, %2}";
    }
}
}

static const char * const output_449[] = {
  "{cltd|cdq}",
  "sar{l}\t{%2, %0|%0, %2}",
};

static const char *
output_452 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10320 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_ISHIFTX:
      return "#";

    default:
      if (operands[2] == const1_rtx
	  && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
	return "shr{l}\t%0";
      else
	return "shr{l}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_453 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10320 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_ISHIFTX:
      return "#";

    default:
      if (operands[2] == const1_rtx
	  && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
	return "sar{l}\t%0";
      else
	return "sar{l}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_454 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10320 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_ISHIFTX:
      return "#";

    default:
      if (operands[2] == const1_rtx
	  && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
	return "shr{q}\t%0";
      else
	return "shr{q}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_455 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10320 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_ISHIFTX:
      return "#";

    default:
      if (operands[2] == const1_rtx
	  && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
	return "sar{q}\t%0";
      else
	return "sar{q}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_456 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10417 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  if (operands[2] == const1_rtx
      && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
    return "shr{b}\t%0";
  else
    return "shr{b}\t{%2, %0|%0, %2}";
}
}

static const char *
output_457 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10417 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  if (operands[2] == const1_rtx
      && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
    return "sar{b}\t%0";
  else
    return "sar{b}\t{%2, %0|%0, %2}";
}
}

static const char *
output_458 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10417 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  if (operands[2] == const1_rtx
      && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
    return "shr{w}\t%0";
  else
    return "shr{w}\t{%2, %0|%0, %2}";
}
}

static const char *
output_459 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10417 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  if (operands[2] == const1_rtx
      && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
    return "sar{w}\t%0";
  else
    return "sar{w}\t{%2, %0|%0, %2}";
}
}

static const char *
output_460 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10443 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  if (operands[1] == const1_rtx
      && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
    return "shr{b}\t%0";
  else
    return "shr{b}\t{%1, %0|%0, %1}";
}
}

static const char *
output_461 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10443 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  if (operands[1] == const1_rtx
      && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
    return "sar{b}\t%0";
  else
    return "sar{b}\t{%1, %0|%0, %1}";
}
}

static const char *
output_462 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10478 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  if (operands[2] == const1_rtx
      && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
    return "shr{b}\t%0";
  else
    return "shr{b}\t{%2, %0|%0, %2}";
}
}

static const char *
output_463 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10478 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  if (operands[2] == const1_rtx
      && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
    return "sar{b}\t%0";
  else
    return "sar{b}\t{%2, %0|%0, %2}";
}
}

static const char *
output_464 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10478 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  if (operands[2] == const1_rtx
      && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
    return "shr{w}\t%0";
  else
    return "shr{w}\t{%2, %0|%0, %2}";
}
}

static const char *
output_465 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10478 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  if (operands[2] == const1_rtx
      && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
    return "sar{w}\t%0";
  else
    return "sar{w}\t{%2, %0|%0, %2}";
}
}

static const char *
output_466 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10478 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  if (operands[2] == const1_rtx
      && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
    return "shr{l}\t%0";
  else
    return "shr{l}\t{%2, %0|%0, %2}";
}
}

static const char *
output_467 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10478 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  if (operands[2] == const1_rtx
      && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
    return "sar{l}\t%0";
  else
    return "sar{l}\t{%2, %0|%0, %2}";
}
}

static const char *
output_468 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10478 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  if (operands[2] == const1_rtx
      && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
    return "shr{q}\t%0";
  else
    return "shr{q}\t{%2, %0|%0, %2}";
}
}

static const char *
output_469 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10478 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  if (operands[2] == const1_rtx
      && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
    return "sar{q}\t%0";
  else
    return "sar{q}\t{%2, %0|%0, %2}";
}
}

static const char *
output_470 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10540 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  if (operands[2] == const1_rtx
      && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
    return "shr{b}\t%0";
  else
    return "shr{b}\t{%2, %0|%0, %2}";
}
}

static const char *
output_471 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10540 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  if (operands[2] == const1_rtx
      && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
    return "sar{b}\t%0";
  else
    return "sar{b}\t{%2, %0|%0, %2}";
}
}

static const char *
output_472 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10540 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  if (operands[2] == const1_rtx
      && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
    return "shr{w}\t%0";
  else
    return "shr{w}\t{%2, %0|%0, %2}";
}
}

static const char *
output_473 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10540 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  if (operands[2] == const1_rtx
      && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
    return "sar{w}\t%0";
  else
    return "sar{w}\t{%2, %0|%0, %2}";
}
}

static const char *
output_474 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10540 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  if (operands[2] == const1_rtx
      && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
    return "shr{l}\t%0";
  else
    return "shr{l}\t{%2, %0|%0, %2}";
}
}

static const char *
output_475 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10540 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  if (operands[2] == const1_rtx
      && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
    return "sar{l}\t%0";
  else
    return "sar{l}\t{%2, %0|%0, %2}";
}
}

static const char *
output_476 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10540 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  if (operands[2] == const1_rtx
      && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
    return "shr{q}\t%0";
  else
    return "shr{q}\t{%2, %0|%0, %2}";
}
}

static const char *
output_477 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10540 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  if (operands[2] == const1_rtx
      && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
    return "sar{q}\t%0";
  else
    return "sar{q}\t{%2, %0|%0, %2}";
}
}

static const char *
output_485 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10701 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_ROTATEX:
      return "#";

    default:
      if (operands[2] == const1_rtx
	  && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
	return "rol{l}\t%0";
      else
	return "rol{l}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_486 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10701 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_ROTATEX:
      return "#";

    default:
      if (operands[2] == const1_rtx
	  && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
	return "ror{l}\t%0";
      else
	return "ror{l}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_487 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10701 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_ROTATEX:
      return "#";

    default:
      if (operands[2] == const1_rtx
	  && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
	return "rol{q}\t%0";
      else
	return "rol{q}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_488 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10701 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_ROTATEX:
      return "#";

    default:
      if (operands[2] == const1_rtx
	  && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
	return "ror{q}\t%0";
      else
	return "ror{q}\t{%2, %0|%0, %2}";
    }
}
}

static const char *
output_489 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10826 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  if (operands[2] == const1_rtx
      && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
    return "rol{b}\t%0";
  else
    return "rol{b}\t{%2, %0|%0, %2}";
}
}

static const char *
output_490 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10826 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  if (operands[2] == const1_rtx
      && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
    return "ror{b}\t%0";
  else
    return "ror{b}\t{%2, %0|%0, %2}";
}
}

static const char *
output_491 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10826 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  if (operands[2] == const1_rtx
      && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
    return "rol{w}\t%0";
  else
    return "rol{w}\t{%2, %0|%0, %2}";
}
}

static const char *
output_492 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10826 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  if (operands[2] == const1_rtx
      && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
    return "ror{w}\t%0";
  else
    return "ror{w}\t{%2, %0|%0, %2}";
}
}

static const char *
output_493 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10852 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  if (operands[1] == const1_rtx
      && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
    return "rol{b}\t%0";
  else
    return "rol{b}\t{%1, %0|%0, %1}";
}
}

static const char *
output_494 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10852 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  if (operands[1] == const1_rtx
      && (TARGET_SHIFT1 || optimize_function_for_size_p (cfun)))
    return "ror{b}\t%0";
  else
    return "ror{b}\t{%1, %0|%0, %1}";
}
}

static const char *
output_495 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11017 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  switch (get_attr_mode (insn))
    {
    case MODE_SI:
      return "bt{l}\t{%1, %k0|%k0, %1}";

    case MODE_DI:
      return "bt{q}\t{%q1, %0|%0, %q1}";

    default:
      gcc_unreachable ();
    }
}
}

static const char * const output_506[] = {
  "cmp%D3ss\t{%2, %0|%0, %2}",
  "vcmp%D3ss\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_507[] = {
  "cmp%D3sd\t{%2, %0|%0, %2}",
  "vcmp%D3sd\t{%2, %1, %0|%0, %1, %2}",
};

static const char *
output_541 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11636 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return ix86_output_indirect_jmp (operands[0], false);
}

static const char *
output_542 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11636 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return ix86_output_indirect_jmp (operands[0], false);
}

static const char *
output_543 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11691 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return ix86_output_indirect_jmp (operands[0], false);
}

static const char *
output_544 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11691 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return ix86_output_indirect_jmp (operands[0], false);
}

static const char *
output_545 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11832 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return ix86_output_call_insn (insn, operands[0]);
}

static const char *
output_546 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11832 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return ix86_output_call_insn (insn, operands[0]);
}

static const char *
output_547 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11841 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  rtx fnaddr = gen_const_mem (DImode, XEXP (operands[0], 0));
  return ix86_output_call_insn (insn, fnaddr);
}
}

static const char *
output_548 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11856 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  rtx fnaddr = gen_rtx_PLUS (SImode, operands[0], operands[1]);
  fnaddr = gen_const_mem (SImode, fnaddr);
  return ix86_output_call_insn (insn, fnaddr);
}
}

static const char *
output_549 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11867 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return ix86_output_call_insn (insn, operands[0]);
}

static const char *
output_550 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11867 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return ix86_output_call_insn (insn, operands[0]);
}

static const char *
output_551 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11875 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return ix86_output_call_insn (insn, operands[0]);
}

static const char *
output_552 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11875 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return ix86_output_call_insn (insn, operands[0]);
}

static const char *
output_553 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11928 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return ix86_output_call_insn (insn, operands[0]);
}

static const char *
output_554 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11938 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return ix86_output_call_insn (insn, operands[0]);
}

static const char *
output_555 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11949 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return ix86_output_call_insn (insn, operands[0]);
}

static const char *
output_556 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12032 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return ix86_output_call_insn (insn, operands[1]);
}

static const char *
output_557 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12032 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return ix86_output_call_insn (insn, operands[1]);
}

static const char *
output_558 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12043 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  rtx fnaddr = gen_const_mem (DImode, XEXP (operands[1], 0));
  return ix86_output_call_insn (insn, fnaddr);
}
}

static const char *
output_559 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12059 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  rtx fnaddr = gen_rtx_PLUS (SImode, operands[1], operands[2]);
  fnaddr = gen_const_mem (SImode, fnaddr);
  return ix86_output_call_insn (insn, fnaddr);
}
}

static const char *
output_560 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12071 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return ix86_output_call_insn (insn, operands[1]);
}

static const char *
output_561 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12071 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return ix86_output_call_insn (insn, operands[1]);
}

static const char *
output_562 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12080 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return ix86_output_call_insn (insn, operands[1]);
}

static const char *
output_563 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12080 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return ix86_output_call_insn (insn, operands[1]);
}

static const char *
output_564 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12139 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return ix86_output_call_insn (insn, operands[1]);
}

static const char *
output_565 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12150 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return ix86_output_call_insn (insn, operands[1]);
}

static const char *
output_566 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12162 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return ix86_output_call_insn (insn, operands[1]);
}

static const char *
output_570 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12328 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return ix86_output_function_return (false);
}

static const char *
output_571 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12339 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  return TARGET_64BIT ? "iretq" : "iret";
}
}

static const char *
output_572 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12350 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return ix86_output_function_return (true);
}

static const char *
output_574 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12372 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return ix86_output_indirect_jmp (operands[0], true);
}

static const char *
output_576 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12394 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  int num = INTVAL (operands[0]);

  gcc_assert (IN_RANGE (num, 1, 8));

  while (num--)
    fputs ("\tnop\n", asm_out_file);

  return "";
}
}

static const char *
output_577 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12415 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
#ifdef ASM_OUTPUT_MAX_SKIP_PAD
  ASM_OUTPUT_MAX_SKIP_PAD (asm_out_file, 4, (int)INTVAL (operands[0]));
#else
  /* It is tempting to use ASM_OUTPUT_ALIGN here, but we don't want to do that.
     The align insn is used to avoid 3 jump instructions in the row to improve
     branch prediction and the benefits hardly outweigh the cost of extra 8
     nops on the average inserted by full alignment pseudo operation.  */
#endif
  return "";
}
}

static const char *
output_578 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12449 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_set_got (operands[0], NULL_RTX);
}

static const char *
output_579 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12471 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_set_got (operands[0], operands[1]);
}

static const char *
output_583 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12575 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  if (operands[0] == const0_rtx)
    return "ret";
  else
    return "ret\t%0";
}
}

static const char *
output_588 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12739 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  if (TARGET_BMI)
    return "tzcnt{l}\t{%1, %0|%0, %1}";
  else if (optimize_function_for_size_p (cfun))
    ;
  else if (TARGET_GENERIC)
    /* tzcnt expands to 'rep bsf' and we can use it even if !TARGET_BMI.  */
    return "rep%; bsf{l}\t{%1, %0|%0, %1}";

  return "bsf{l}\t{%1, %0|%0, %1}";
}
}

static const char *
output_589 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12782 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  if (TARGET_BMI)
    return "tzcnt{l}\t{%1, %0|%0, %1}";
  else if (TARGET_GENERIC)
    /* tzcnt expands to 'rep bsf' and we can use it even if !TARGET_BMI.  */
    return "rep%; bsf{l}\t{%1, %0|%0, %1}";
  else
    gcc_unreachable ();
}
}

static const char *
output_610 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 13118 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  operands[2] = GEN_INT (INTVAL (operands[2]) << 8 | INTVAL (operands[3]));
  return "bextr\t{%2, %1, %0|%0, %1, %2}";
}
}

static const char *
output_620 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 13253 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
#if TARGET_MACHO
  return "popcnt\t{%1, %0|%0, %1}";
#else
  return "popcnt{l}\t{%1, %0|%0, %1}";
#endif
}
}

static const char *
output_621 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 13284 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
#if TARGET_MACHO
  return "popcnt\t{%1, %0|%0, %1}";
#else
  return "popcnt{l}\t{%1, %0|%0, %1}";
#endif
}
}

static const char *
output_623 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 13319 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
#if TARGET_MACHO
  return "popcnt\t{%1, %0|%0, %1}";
#else
  return "popcnt{w}\t{%1, %0|%0, %1}";
#endif
}
}

static const char * const output_624[] = {
  "bswap\t%0",
  "movbe\t{%1, %0|%0, %1}",
  "movbe\t{%1, %0|%0, %1}",
};

static const char * const output_626[] = {
  "xchg{b}\t{%h0, %b0|%b0, %h0}",
  "rol{w}\t{$8, %0|%0, 8}",
};

static const char *
output_631 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 13528 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  if (TARGET_SUN_TLS || flag_plt || !HAVE_AS_IX86_TLS_GET_ADDR_GOT)
    output_asm_insn
      ("lea{l}\t{%E2@tlsgd(,%1,1), %0|%0, %E2@tlsgd[%1*1]}", operands);
  else
    output_asm_insn
      ("lea{l}\t{%E2@tlsgd(%1), %0|%0, %E2@tlsgd[%1]}", operands);
  if (TARGET_SUN_TLS)
#ifdef HAVE_AS_IX86_TLSGDPLT
    return "call\t%a2@tlsgdplt";
#else
    return "call\t%p3@plt";
#endif
  if (flag_plt || !HAVE_AS_IX86_TLS_GET_ADDR_GOT)
    return "call\t%P3";
  return "call\t{*%p3@GOT(%1)|[DWORD PTR %p3@GOT[%1]]}";
}
}

static const char *
output_632 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 13637 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  output_asm_insn
    ("lea{l}\t{%&@tlsldm(%1), %0|%0, %&@tlsldm[%1]}", operands);
  if (TARGET_SUN_TLS)
    {
      if (HAVE_AS_IX86_TLSLDMPLT)
	return "call\t%&@tlsldmplt";
      else
	return "call\t%p2@plt";
    }
  if (flag_plt || !HAVE_AS_IX86_TLS_GET_ADDR_GOT)
    return "call\t%P2";
  return "call\t{*%p2@GOT(%1)|[DWORD PTR %p2@GOT[%1]]}";
}
}

static const char *
output_645 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 13987 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_387_binary_op (insn, operands);
}

static const char *
output_646 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 13987 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_387_binary_op (insn, operands);
}

static const char *
output_648 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14035 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_387_binary_op (insn, operands);
}

static const char *
output_649 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14035 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_387_binary_op (insn, operands);
}

static const char *
output_650 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14071 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_387_binary_op (insn, operands);
}

static const char *
output_651 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14071 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_387_binary_op (insn, operands);
}

static const char *
output_652 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14071 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_387_binary_op (insn, operands);
}

static const char *
output_653 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14071 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_387_binary_op (insn, operands);
}

static const char *
output_654 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14092 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_387_binary_op (insn, operands);
}

static const char *
output_655 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14092 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_387_binary_op (insn, operands);
}

static const char *
output_656 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14092 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_387_binary_op (insn, operands);
}

static const char *
output_657 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14092 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_387_binary_op (insn, operands);
}

static const char *
output_658 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14111 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_387_binary_op (insn, operands);
}

static const char *
output_659 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14129 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_387_binary_op (insn, operands);
}

static const char *
output_660 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14148 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_387_binary_op (insn, operands);
}

static const char *
output_661 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14165 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_387_binary_op (insn, operands);
}

static const char *
output_662 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14179 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_387_binary_op (insn, operands);
}

static const char *
output_663 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14194 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_387_binary_op (insn, operands);
}

static const char *
output_664 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14194 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_387_binary_op (insn, operands);
}

static const char *
output_665 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14213 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_387_binary_op (insn, operands);
}

static const char *
output_666 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14213 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_387_binary_op (insn, operands);
}

static const char *
output_667 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14231 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_387_binary_op (insn, operands);
}

static const char *
output_668 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14231 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_387_binary_op (insn, operands);
}

static const char *
output_669 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14248 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_387_binary_op (insn, operands);
}

static const char *
output_670 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14248 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_387_binary_op (insn, operands);
}

static const char *
output_671 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14266 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_387_binary_op (insn, operands);
}

static const char *
output_672 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14266 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_387_binary_op (insn, operands);
}

static const char *
output_673 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14286 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_387_reg_move (insn, operands);
}

static const char *
output_674 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14286 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_387_reg_move (insn, operands);
}

static const char * const output_709[] = {
  "%vroundss\t{%2, %1, %d0|%d0, %1, %2}",
  "vrndscaless\t{%2, %1, %d0|%d0, %1, %2}",
};

static const char * const output_710[] = {
  "%vroundsd\t{%2, %1, %d0|%d0, %1, %2}",
  "vrndscalesd\t{%2, %1, %d0|%d0, %1, %2}",
};

static const char *
output_715 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 15584 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_fix_trunc (insn, operands, false);
}

static const char *
output_719 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 15643 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_fix_trunc (insn, operands, false);
}

static const char *
output_720 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 15643 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_fix_trunc (insn, operands, false);
}

static const char *
output_749 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 15943 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_fix_trunc (insn, operands, false);
}

static const char *
output_750 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 15943 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_fix_trunc (insn, operands, false);
}

static const char *
output_753 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 16002 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_fix_trunc (insn, operands, false);
}

static const char *
output_754 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 16002 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_fix_trunc (insn, operands, false);
}

static const char *
output_755 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 16002 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_fix_trunc (insn, operands, false);
}

static const char *
output_756 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 16002 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_fix_trunc (insn, operands, false);
}

static const char * const output_797[] = {
  "cmov%O2%C1\t{%2, %0|%0, %2}",
  "cmov%O2%c1\t{%3, %0|%0, %3}",
};

static const char * const output_798[] = {
  "cmov%O2%C1\t{%2, %0|%0, %2}",
  "cmov%O2%c1\t{%3, %0|%0, %3}",
};

static const char * const output_800[] = {
  "fcmov%F1\t{%2, %0|%0, %2}",
  "fcmov%f1\t{%3, %0|%0, %3}",
};

static const char * const output_801[] = {
  "fcmov%F1\t{%2, %0|%0, %2}",
  "fcmov%f1\t{%3, %0|%0, %3}",
  "#",
  "#",
  "cmov%O2%C1\t{%2, %0|%0, %2}",
  "cmov%O2%c1\t{%3, %0|%0, %3}",
};

static const char * const output_802[] = {
  "fcmov%F1\t{%2, %0|%0, %2}",
  "fcmov%f1\t{%3, %0|%0, %3}",
  "cmov%O2%C1\t{%2, %0|%0, %2}",
  "cmov%O2%c1\t{%3, %0|%0, %3}",
};

static const char * const output_805[] = {
  "maxss\t{%2, %0|%0, %2}",
  "vmaxss\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_806[] = {
  "minss\t{%2, %0|%0, %2}",
  "vminss\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_807[] = {
  "maxsd\t{%2, %0|%0, %2}",
  "vmaxsd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_808[] = {
  "minsd\t{%2, %0|%0, %2}",
  "vminsd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_809[] = {
  "maxss\t{%2, %0|%0, %2}",
  "vmaxss\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_810[] = {
  "minss\t{%2, %0|%0, %2}",
  "vminss\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_811[] = {
  "maxsd\t{%2, %0|%0, %2}",
  "vmaxsd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_812[] = {
  "minsd\t{%2, %0|%0, %2}",
  "vminsd\t{%2, %1, %0|%0, %1, %2}",
};

static const char *
output_813 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17464 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_IMOV:
      return "mov{l}\t{%1, %0|%0, %1}";

    case TYPE_ALU:
      gcc_assert (rtx_equal_p (operands[0], operands[1]));
      if (x86_maybe_negate_const_int (&operands[2], SImode))
	return "sub{l}\t{%2, %0|%0, %2}";

      return "add{l}\t{%2, %0|%0, %2}";

    default:
      operands[2] = SET_SRC (XVECEXP (PATTERN (insn), 0, 0));
      return "lea{l}\t{%E2, %0|%0, %E2}";
    }
}
}

static const char *
output_814 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17464 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_IMOV:
      return "mov{q}\t{%1, %0|%0, %1}";

    case TYPE_ALU:
      gcc_assert (rtx_equal_p (operands[0], operands[1]));
      if (x86_maybe_negate_const_int (&operands[2], DImode))
	return "sub{q}\t{%2, %0|%0, %2}";

      return "add{q}\t{%2, %0|%0, %2}";

    default:
      operands[2] = SET_SRC (XVECEXP (PATTERN (insn), 0, 0));
      return "lea{q}\t{%E2, %0|%0, %E2}";
    }
}
}

static const char *
output_821 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17591 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_adjust_stack_and_probe (operands[0]);
}

static const char *
output_822 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17591 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_adjust_stack_and_probe (operands[0]);
}

static const char *
output_823 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17601 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_probe_stack_range (operands[0], operands[2]);
}

static const char *
output_824 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17601 "../../gcc-7.3.0/gcc/config/i386/i386.md"
 return output_probe_stack_range (operands[0], operands[2]);
}

static const char *
output_825 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18564 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
#ifdef HAVE_AS_IX86_UD2
  return "ud2";
#else
  return ASM_SHORT "0x0b0f";
#endif
}
}

static const char *
output_826 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18622 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  static const char * const patterns[4] = {
   "prefetchnta\t%a0", "prefetcht2\t%a0", "prefetcht1\t%a0", "prefetcht0\t%a0"
  };

  int locality = INTVAL (operands[1]);
  gcc_assert (IN_RANGE (locality, 0, 3));

  return patterns[locality];
}
}

static const char *
output_827 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18643 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  if (INTVAL (operands[1]) == 0)
    return "prefetch\t%a0";
  else
    return "prefetchw\t%a0";
}
}

static const char *
output_891 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19498 "../../gcc-7.3.0/gcc/config/i386/i386.md"
{
  if (x86_64_immediate_size_operand (operands[1], VOIDmode))
    return "mov{l}\t{%1@SIZE, %k0|%k0, %1@SIZE}";
  else
    return "movabs{q}\t{%1@SIZE, %0|%0, %1@SIZE}";
}
}

static const char *
output_895 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 86 "../../gcc-7.3.0/gcc/config/i386/mmx.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_MULTI:
      return "#";

    case TYPE_IMOV:
      if (get_attr_mode (insn) == MODE_SI)
	return "mov{l}\t{%1, %k0|%k0, %1}";
      else
	return "mov{q}\t{%1, %0|%0, %1}";

    case TYPE_MMX:
      return "pxor\t%0, %0";

    case TYPE_MMXMOV:
      /* Handle broken assemblers that require movd instead of movq.  */
      if (!HAVE_AS_IX86_INTERUNIT_MOVQ
	  && (GENERAL_REG_P (operands[0]) || GENERAL_REG_P (operands[1])))
	return "movd\t{%1, %0|%0, %1}";
      return "movq\t{%1, %0|%0, %1}";

    case TYPE_SSECVT:
      if (SSE_REG_P (operands[0]))
	return "movq2dq\t{%1, %0|%0, %1}";
      else
	return "movdq2q\t{%1, %0|%0, %1}";

    case TYPE_SSELOG1:
      return standard_sse_constant_opcode (insn, operands[1]);

    case TYPE_SSEMOV:
      switch (get_attr_mode (insn))
	{
	case MODE_DI:
	  /* Handle broken assemblers that require movd instead of movq.  */
	  if (!HAVE_AS_IX86_INTERUNIT_MOVQ
	      && (GENERAL_REG_P (operands[0]) || GENERAL_REG_P (operands[1])))
	    return "%vmovd\t{%1, %0|%0, %1}";
	  return "%vmovq\t{%1, %0|%0, %1}";
	case MODE_TI:
	  return "%vmovdqa\t{%1, %0|%0, %1}";
	case MODE_XI:
	  return "vmovdqa64\t{%g1, %g0|%g0, %g1}";

	case MODE_V2SF:
	  if (TARGET_AVX && REG_P (operands[0]))
	    return "vmovlps\t{%1, %0, %0|%0, %0, %1}";
	  return "%vmovlps\t{%1, %0|%0, %1}";
	case MODE_V4SF:
	  return "%vmovaps\t{%1, %0|%0, %1}";

	default:
	  gcc_unreachable ();
	}

    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_896 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 86 "../../gcc-7.3.0/gcc/config/i386/mmx.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_MULTI:
      return "#";

    case TYPE_IMOV:
      if (get_attr_mode (insn) == MODE_SI)
	return "mov{l}\t{%1, %k0|%k0, %1}";
      else
	return "mov{q}\t{%1, %0|%0, %1}";

    case TYPE_MMX:
      return "pxor\t%0, %0";

    case TYPE_MMXMOV:
      /* Handle broken assemblers that require movd instead of movq.  */
      if (!HAVE_AS_IX86_INTERUNIT_MOVQ
	  && (GENERAL_REG_P (operands[0]) || GENERAL_REG_P (operands[1])))
	return "movd\t{%1, %0|%0, %1}";
      return "movq\t{%1, %0|%0, %1}";

    case TYPE_SSECVT:
      if (SSE_REG_P (operands[0]))
	return "movq2dq\t{%1, %0|%0, %1}";
      else
	return "movdq2q\t{%1, %0|%0, %1}";

    case TYPE_SSELOG1:
      return standard_sse_constant_opcode (insn, operands[1]);

    case TYPE_SSEMOV:
      switch (get_attr_mode (insn))
	{
	case MODE_DI:
	  /* Handle broken assemblers that require movd instead of movq.  */
	  if (!HAVE_AS_IX86_INTERUNIT_MOVQ
	      && (GENERAL_REG_P (operands[0]) || GENERAL_REG_P (operands[1])))
	    return "%vmovd\t{%1, %0|%0, %1}";
	  return "%vmovq\t{%1, %0|%0, %1}";
	case MODE_TI:
	  return "%vmovdqa\t{%1, %0|%0, %1}";
	case MODE_XI:
	  return "vmovdqa64\t{%g1, %g0|%g0, %g1}";

	case MODE_V2SF:
	  if (TARGET_AVX && REG_P (operands[0]))
	    return "vmovlps\t{%1, %0, %0|%0, %0, %1}";
	  return "%vmovlps\t{%1, %0|%0, %1}";
	case MODE_V4SF:
	  return "%vmovaps\t{%1, %0|%0, %1}";

	default:
	  gcc_unreachable ();
	}

    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_897 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 86 "../../gcc-7.3.0/gcc/config/i386/mmx.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_MULTI:
      return "#";

    case TYPE_IMOV:
      if (get_attr_mode (insn) == MODE_SI)
	return "mov{l}\t{%1, %k0|%k0, %1}";
      else
	return "mov{q}\t{%1, %0|%0, %1}";

    case TYPE_MMX:
      return "pxor\t%0, %0";

    case TYPE_MMXMOV:
      /* Handle broken assemblers that require movd instead of movq.  */
      if (!HAVE_AS_IX86_INTERUNIT_MOVQ
	  && (GENERAL_REG_P (operands[0]) || GENERAL_REG_P (operands[1])))
	return "movd\t{%1, %0|%0, %1}";
      return "movq\t{%1, %0|%0, %1}";

    case TYPE_SSECVT:
      if (SSE_REG_P (operands[0]))
	return "movq2dq\t{%1, %0|%0, %1}";
      else
	return "movdq2q\t{%1, %0|%0, %1}";

    case TYPE_SSELOG1:
      return standard_sse_constant_opcode (insn, operands[1]);

    case TYPE_SSEMOV:
      switch (get_attr_mode (insn))
	{
	case MODE_DI:
	  /* Handle broken assemblers that require movd instead of movq.  */
	  if (!HAVE_AS_IX86_INTERUNIT_MOVQ
	      && (GENERAL_REG_P (operands[0]) || GENERAL_REG_P (operands[1])))
	    return "%vmovd\t{%1, %0|%0, %1}";
	  return "%vmovq\t{%1, %0|%0, %1}";
	case MODE_TI:
	  return "%vmovdqa\t{%1, %0|%0, %1}";
	case MODE_XI:
	  return "vmovdqa64\t{%g1, %g0|%g0, %g1}";

	case MODE_V2SF:
	  if (TARGET_AVX && REG_P (operands[0]))
	    return "vmovlps\t{%1, %0, %0|%0, %0, %1}";
	  return "%vmovlps\t{%1, %0|%0, %1}";
	case MODE_V4SF:
	  return "%vmovaps\t{%1, %0|%0, %1}";

	default:
	  gcc_unreachable ();
	}

    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_898 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 86 "../../gcc-7.3.0/gcc/config/i386/mmx.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_MULTI:
      return "#";

    case TYPE_IMOV:
      if (get_attr_mode (insn) == MODE_SI)
	return "mov{l}\t{%1, %k0|%k0, %1}";
      else
	return "mov{q}\t{%1, %0|%0, %1}";

    case TYPE_MMX:
      return "pxor\t%0, %0";

    case TYPE_MMXMOV:
      /* Handle broken assemblers that require movd instead of movq.  */
      if (!HAVE_AS_IX86_INTERUNIT_MOVQ
	  && (GENERAL_REG_P (operands[0]) || GENERAL_REG_P (operands[1])))
	return "movd\t{%1, %0|%0, %1}";
      return "movq\t{%1, %0|%0, %1}";

    case TYPE_SSECVT:
      if (SSE_REG_P (operands[0]))
	return "movq2dq\t{%1, %0|%0, %1}";
      else
	return "movdq2q\t{%1, %0|%0, %1}";

    case TYPE_SSELOG1:
      return standard_sse_constant_opcode (insn, operands[1]);

    case TYPE_SSEMOV:
      switch (get_attr_mode (insn))
	{
	case MODE_DI:
	  /* Handle broken assemblers that require movd instead of movq.  */
	  if (!HAVE_AS_IX86_INTERUNIT_MOVQ
	      && (GENERAL_REG_P (operands[0]) || GENERAL_REG_P (operands[1])))
	    return "%vmovd\t{%1, %0|%0, %1}";
	  return "%vmovq\t{%1, %0|%0, %1}";
	case MODE_TI:
	  return "%vmovdqa\t{%1, %0|%0, %1}";
	case MODE_XI:
	  return "vmovdqa64\t{%g1, %g0|%g0, %g1}";

	case MODE_V2SF:
	  if (TARGET_AVX && REG_P (operands[0]))
	    return "vmovlps\t{%1, %0, %0|%0, %0, %1}";
	  return "%vmovlps\t{%1, %0|%0, %1}";
	case MODE_V4SF:
	  return "%vmovaps\t{%1, %0|%0, %1}";

	default:
	  gcc_unreachable ();
	}

    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_899 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 86 "../../gcc-7.3.0/gcc/config/i386/mmx.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_MULTI:
      return "#";

    case TYPE_IMOV:
      if (get_attr_mode (insn) == MODE_SI)
	return "mov{l}\t{%1, %k0|%k0, %1}";
      else
	return "mov{q}\t{%1, %0|%0, %1}";

    case TYPE_MMX:
      return "pxor\t%0, %0";

    case TYPE_MMXMOV:
      /* Handle broken assemblers that require movd instead of movq.  */
      if (!HAVE_AS_IX86_INTERUNIT_MOVQ
	  && (GENERAL_REG_P (operands[0]) || GENERAL_REG_P (operands[1])))
	return "movd\t{%1, %0|%0, %1}";
      return "movq\t{%1, %0|%0, %1}";

    case TYPE_SSECVT:
      if (SSE_REG_P (operands[0]))
	return "movq2dq\t{%1, %0|%0, %1}";
      else
	return "movdq2q\t{%1, %0|%0, %1}";

    case TYPE_SSELOG1:
      return standard_sse_constant_opcode (insn, operands[1]);

    case TYPE_SSEMOV:
      switch (get_attr_mode (insn))
	{
	case MODE_DI:
	  /* Handle broken assemblers that require movd instead of movq.  */
	  if (!HAVE_AS_IX86_INTERUNIT_MOVQ
	      && (GENERAL_REG_P (operands[0]) || GENERAL_REG_P (operands[1])))
	    return "%vmovd\t{%1, %0|%0, %1}";
	  return "%vmovq\t{%1, %0|%0, %1}";
	case MODE_TI:
	  return "%vmovdqa\t{%1, %0|%0, %1}";
	case MODE_XI:
	  return "vmovdqa64\t{%g1, %g0|%g0, %g1}";

	case MODE_V2SF:
	  if (TARGET_AVX && REG_P (operands[0]))
	    return "vmovlps\t{%1, %0, %0|%0, %0, %1}";
	  return "%vmovlps\t{%1, %0|%0, %1}";
	case MODE_V4SF:
	  return "%vmovaps\t{%1, %0|%0, %1}";

	default:
	  gcc_unreachable ();
	}

    default:
      gcc_unreachable ();
    }
}
}

static const char * const output_902[] = {
  "pfsub\t{%2, %0|%0, %2}",
  "pfsubr\t{%1, %0|%0, %1}",
};

static const char * const output_925[] = {
  "punpckldq\t{%2, %0|%0, %2}",
  "movd\t{%1, %0|%0, %1}",
};

static const char * const output_927[] = {
  "punpckhdq\t%0, %0",
  "%vmovshdup\t{%1, %0|%0, %1}",
  "shufps\t{$0xe5, %1, %0|%0, %1, 0xe5}",
  "#",
  "#",
  "#",
  "#",
};

static const char *
output_989 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1172 "../../gcc-7.3.0/gcc/config/i386/mmx.md"
{
  operands[3] = GEN_INT (exact_log2 (INTVAL (operands[3])));
  if (MEM_P (operands[2]))
    return "pinsrw\t{%3, %2, %0|%0, %2, %3}";
  else
    return "pinsrw\t{%3, %k2, %0|%0, %k2, %3}";
}
}

static const char *
output_991 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1219 "../../gcc-7.3.0/gcc/config/i386/mmx.md"
{
  int mask = 0;
  mask |= INTVAL (operands[2]) << 0;
  mask |= INTVAL (operands[3]) << 2;
  mask |= INTVAL (operands[4]) << 4;
  mask |= INTVAL (operands[5]) << 6;
  operands[2] = GEN_INT (mask);

  return "pshufw\t{%2, %1, %0|%0, %1, %2}";
}
}

static const char * const output_995[] = {
  "punpckldq\t{%2, %0|%0, %2}",
  "movd\t{%1, %0|%0, %1}",
};

static const char * const output_997[] = {
  "punpckhdq\t%0, %0",
  "%vpshufd\t{$0xe5, %1, %0|%0, %1, 0xe5}",
  "shufps\t{$0xe5, %1, %0|%0, %1, 0xe5}",
  "#",
  "#",
  "#",
};

static const char *
output_998 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1470 "../../gcc-7.3.0/gcc/config/i386/mmx.md"
{
  /* These two instructions have the same operation, but their encoding
     is different.  Prefer the one that is de facto standard.  */
  if (TARGET_SSE || TARGET_3DNOW_A)
    return "pavgb\t{%2, %0|%0, %2}";
  else
    return "pavgusb\t{%2, %0|%0, %2}";
}
}

static const char *
output_1006 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 858 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_SSELOG1:
      return standard_sse_constant_opcode (insn, operands[1]);

    case TYPE_SSEMOV:
      /* There is no evex-encoded vmov* for sizes smaller than 64-bytes
	 in avx512f, so we need to use workarounds, to access sse registers
	 16-31, which are evex-only. In avx512vl we don't need workarounds.  */
      if (TARGET_AVX512F && 64 < 64 && !TARGET_AVX512VL
	  && (EXT_REX_SSE_REG_P (operands[0])
	      || EXT_REX_SSE_REG_P (operands[1])))
	{
	  if (memory_operand (operands[0], V64QImode))
	    {
	      if (64 == 32)
		return "vextracti64x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else if (64 == 16)
		return "vextracti32x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else
		gcc_unreachable ();
	    }
	  else if (memory_operand (operands[1], V64QImode))
	    {
	      if (64 == 32)
		return "vbroadcasti64x4\t{%1, %g0|%g0, %1}";
	      else if (64 == 16)
		return "vbroadcasti32x4\t{%1, %g0|%g0, %1}";
	      else
		gcc_unreachable ();
	    }
	  else
	    /* Reg -> reg move is always aligned.  Just use wider move.  */
	    switch (get_attr_mode (insn))
	      {
	      case MODE_V8SF:
	      case MODE_V4SF:
		return "vmovaps\t{%g1, %g0|%g0, %g1}";
	      case MODE_V4DF:
	      case MODE_V2DF:
		return "vmovapd\t{%g1, %g0|%g0, %g1}";
	      case MODE_OI:
	      case MODE_TI:
		return "vmovdqa64\t{%g1, %g0|%g0, %g1}";
	      default:
		gcc_unreachable ();
	      }
	}

      switch (get_attr_mode (insn))
	{
	case MODE_V16SF:
	case MODE_V8SF:
	case MODE_V4SF:
	  if (misaligned_operand (operands[0], V64QImode)
	      || misaligned_operand (operands[1], V64QImode))
	    return "%vmovups\t{%1, %0|%0, %1}";
	  else
	    return "%vmovaps\t{%1, %0|%0, %1}";

	case MODE_V8DF:
	case MODE_V4DF:
	case MODE_V2DF:
	  if (misaligned_operand (operands[0], V64QImode)
	      || misaligned_operand (operands[1], V64QImode))
	    return "%vmovupd\t{%1, %0|%0, %1}";
	  else
	    return "%vmovapd\t{%1, %0|%0, %1}";

	case MODE_OI:
	case MODE_TI:
	  if (misaligned_operand (operands[0], V64QImode)
	      || misaligned_operand (operands[1], V64QImode))
	    return TARGET_AVX512VL ? "vmovdqu8\t{%1, %0|%0, %1}"
				   : "%vmovdqu\t{%1, %0|%0, %1}";
	  else
	    return TARGET_AVX512VL ? "vmovdqa64\t{%1, %0|%0, %1}"
				   : "%vmovdqa\t{%1, %0|%0, %1}";
	case MODE_XI:
	  if (misaligned_operand (operands[0], V64QImode)
	      || misaligned_operand (operands[1], V64QImode))
	    return (V64QImode == V16SImode
		    || V64QImode == V8DImode
		    || TARGET_AVX512BW)
		   ? "vmovdqu8\t{%1, %0|%0, %1}"
		   : "vmovdqu64\t{%1, %0|%0, %1}";
	  else
	    return "vmovdqa64\t{%1, %0|%0, %1}";

	default:
	  gcc_unreachable ();
	}

    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_1007 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 858 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_SSELOG1:
      return standard_sse_constant_opcode (insn, operands[1]);

    case TYPE_SSEMOV:
      /* There is no evex-encoded vmov* for sizes smaller than 64-bytes
	 in avx512f, so we need to use workarounds, to access sse registers
	 16-31, which are evex-only. In avx512vl we don't need workarounds.  */
      if (TARGET_AVX512F && 32 < 64 && !TARGET_AVX512VL
	  && (EXT_REX_SSE_REG_P (operands[0])
	      || EXT_REX_SSE_REG_P (operands[1])))
	{
	  if (memory_operand (operands[0], V32QImode))
	    {
	      if (32 == 32)
		return "vextracti64x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else if (32 == 16)
		return "vextracti32x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else
		gcc_unreachable ();
	    }
	  else if (memory_operand (operands[1], V32QImode))
	    {
	      if (32 == 32)
		return "vbroadcasti64x4\t{%1, %g0|%g0, %1}";
	      else if (32 == 16)
		return "vbroadcasti32x4\t{%1, %g0|%g0, %1}";
	      else
		gcc_unreachable ();
	    }
	  else
	    /* Reg -> reg move is always aligned.  Just use wider move.  */
	    switch (get_attr_mode (insn))
	      {
	      case MODE_V8SF:
	      case MODE_V4SF:
		return "vmovaps\t{%g1, %g0|%g0, %g1}";
	      case MODE_V4DF:
	      case MODE_V2DF:
		return "vmovapd\t{%g1, %g0|%g0, %g1}";
	      case MODE_OI:
	      case MODE_TI:
		return "vmovdqa64\t{%g1, %g0|%g0, %g1}";
	      default:
		gcc_unreachable ();
	      }
	}

      switch (get_attr_mode (insn))
	{
	case MODE_V16SF:
	case MODE_V8SF:
	case MODE_V4SF:
	  if (misaligned_operand (operands[0], V32QImode)
	      || misaligned_operand (operands[1], V32QImode))
	    return "%vmovups\t{%1, %0|%0, %1}";
	  else
	    return "%vmovaps\t{%1, %0|%0, %1}";

	case MODE_V8DF:
	case MODE_V4DF:
	case MODE_V2DF:
	  if (misaligned_operand (operands[0], V32QImode)
	      || misaligned_operand (operands[1], V32QImode))
	    return "%vmovupd\t{%1, %0|%0, %1}";
	  else
	    return "%vmovapd\t{%1, %0|%0, %1}";

	case MODE_OI:
	case MODE_TI:
	  if (misaligned_operand (operands[0], V32QImode)
	      || misaligned_operand (operands[1], V32QImode))
	    return TARGET_AVX512VL ? "vmovdqu8\t{%1, %0|%0, %1}"
				   : "%vmovdqu\t{%1, %0|%0, %1}";
	  else
	    return TARGET_AVX512VL ? "vmovdqa64\t{%1, %0|%0, %1}"
				   : "%vmovdqa\t{%1, %0|%0, %1}";
	case MODE_XI:
	  if (misaligned_operand (operands[0], V32QImode)
	      || misaligned_operand (operands[1], V32QImode))
	    return (V32QImode == V16SImode
		    || V32QImode == V8DImode
		    || TARGET_AVX512BW)
		   ? "vmovdqu8\t{%1, %0|%0, %1}"
		   : "vmovdqu64\t{%1, %0|%0, %1}";
	  else
	    return "vmovdqa64\t{%1, %0|%0, %1}";

	default:
	  gcc_unreachable ();
	}

    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_1008 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 858 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_SSELOG1:
      return standard_sse_constant_opcode (insn, operands[1]);

    case TYPE_SSEMOV:
      /* There is no evex-encoded vmov* for sizes smaller than 64-bytes
	 in avx512f, so we need to use workarounds, to access sse registers
	 16-31, which are evex-only. In avx512vl we don't need workarounds.  */
      if (TARGET_AVX512F && 16 < 64 && !TARGET_AVX512VL
	  && (EXT_REX_SSE_REG_P (operands[0])
	      || EXT_REX_SSE_REG_P (operands[1])))
	{
	  if (memory_operand (operands[0], V16QImode))
	    {
	      if (16 == 32)
		return "vextracti64x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else if (16 == 16)
		return "vextracti32x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else
		gcc_unreachable ();
	    }
	  else if (memory_operand (operands[1], V16QImode))
	    {
	      if (16 == 32)
		return "vbroadcasti64x4\t{%1, %g0|%g0, %1}";
	      else if (16 == 16)
		return "vbroadcasti32x4\t{%1, %g0|%g0, %1}";
	      else
		gcc_unreachable ();
	    }
	  else
	    /* Reg -> reg move is always aligned.  Just use wider move.  */
	    switch (get_attr_mode (insn))
	      {
	      case MODE_V8SF:
	      case MODE_V4SF:
		return "vmovaps\t{%g1, %g0|%g0, %g1}";
	      case MODE_V4DF:
	      case MODE_V2DF:
		return "vmovapd\t{%g1, %g0|%g0, %g1}";
	      case MODE_OI:
	      case MODE_TI:
		return "vmovdqa64\t{%g1, %g0|%g0, %g1}";
	      default:
		gcc_unreachable ();
	      }
	}

      switch (get_attr_mode (insn))
	{
	case MODE_V16SF:
	case MODE_V8SF:
	case MODE_V4SF:
	  if (misaligned_operand (operands[0], V16QImode)
	      || misaligned_operand (operands[1], V16QImode))
	    return "%vmovups\t{%1, %0|%0, %1}";
	  else
	    return "%vmovaps\t{%1, %0|%0, %1}";

	case MODE_V8DF:
	case MODE_V4DF:
	case MODE_V2DF:
	  if (misaligned_operand (operands[0], V16QImode)
	      || misaligned_operand (operands[1], V16QImode))
	    return "%vmovupd\t{%1, %0|%0, %1}";
	  else
	    return "%vmovapd\t{%1, %0|%0, %1}";

	case MODE_OI:
	case MODE_TI:
	  if (misaligned_operand (operands[0], V16QImode)
	      || misaligned_operand (operands[1], V16QImode))
	    return TARGET_AVX512VL ? "vmovdqu8\t{%1, %0|%0, %1}"
				   : "%vmovdqu\t{%1, %0|%0, %1}";
	  else
	    return TARGET_AVX512VL ? "vmovdqa64\t{%1, %0|%0, %1}"
				   : "%vmovdqa\t{%1, %0|%0, %1}";
	case MODE_XI:
	  if (misaligned_operand (operands[0], V16QImode)
	      || misaligned_operand (operands[1], V16QImode))
	    return (V16QImode == V16SImode
		    || V16QImode == V8DImode
		    || TARGET_AVX512BW)
		   ? "vmovdqu8\t{%1, %0|%0, %1}"
		   : "vmovdqu64\t{%1, %0|%0, %1}";
	  else
	    return "vmovdqa64\t{%1, %0|%0, %1}";

	default:
	  gcc_unreachable ();
	}

    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_1009 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 858 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_SSELOG1:
      return standard_sse_constant_opcode (insn, operands[1]);

    case TYPE_SSEMOV:
      /* There is no evex-encoded vmov* for sizes smaller than 64-bytes
	 in avx512f, so we need to use workarounds, to access sse registers
	 16-31, which are evex-only. In avx512vl we don't need workarounds.  */
      if (TARGET_AVX512F && 64 < 64 && !TARGET_AVX512VL
	  && (EXT_REX_SSE_REG_P (operands[0])
	      || EXT_REX_SSE_REG_P (operands[1])))
	{
	  if (memory_operand (operands[0], V32HImode))
	    {
	      if (64 == 32)
		return "vextracti64x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else if (64 == 16)
		return "vextracti32x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else
		gcc_unreachable ();
	    }
	  else if (memory_operand (operands[1], V32HImode))
	    {
	      if (64 == 32)
		return "vbroadcasti64x4\t{%1, %g0|%g0, %1}";
	      else if (64 == 16)
		return "vbroadcasti32x4\t{%1, %g0|%g0, %1}";
	      else
		gcc_unreachable ();
	    }
	  else
	    /* Reg -> reg move is always aligned.  Just use wider move.  */
	    switch (get_attr_mode (insn))
	      {
	      case MODE_V8SF:
	      case MODE_V4SF:
		return "vmovaps\t{%g1, %g0|%g0, %g1}";
	      case MODE_V4DF:
	      case MODE_V2DF:
		return "vmovapd\t{%g1, %g0|%g0, %g1}";
	      case MODE_OI:
	      case MODE_TI:
		return "vmovdqa64\t{%g1, %g0|%g0, %g1}";
	      default:
		gcc_unreachable ();
	      }
	}

      switch (get_attr_mode (insn))
	{
	case MODE_V16SF:
	case MODE_V8SF:
	case MODE_V4SF:
	  if (misaligned_operand (operands[0], V32HImode)
	      || misaligned_operand (operands[1], V32HImode))
	    return "%vmovups\t{%1, %0|%0, %1}";
	  else
	    return "%vmovaps\t{%1, %0|%0, %1}";

	case MODE_V8DF:
	case MODE_V4DF:
	case MODE_V2DF:
	  if (misaligned_operand (operands[0], V32HImode)
	      || misaligned_operand (operands[1], V32HImode))
	    return "%vmovupd\t{%1, %0|%0, %1}";
	  else
	    return "%vmovapd\t{%1, %0|%0, %1}";

	case MODE_OI:
	case MODE_TI:
	  if (misaligned_operand (operands[0], V32HImode)
	      || misaligned_operand (operands[1], V32HImode))
	    return TARGET_AVX512VL ? "vmovdqu16\t{%1, %0|%0, %1}"
				   : "%vmovdqu\t{%1, %0|%0, %1}";
	  else
	    return TARGET_AVX512VL ? "vmovdqa64\t{%1, %0|%0, %1}"
				   : "%vmovdqa\t{%1, %0|%0, %1}";
	case MODE_XI:
	  if (misaligned_operand (operands[0], V32HImode)
	      || misaligned_operand (operands[1], V32HImode))
	    return (V32HImode == V16SImode
		    || V32HImode == V8DImode
		    || TARGET_AVX512BW)
		   ? "vmovdqu16\t{%1, %0|%0, %1}"
		   : "vmovdqu64\t{%1, %0|%0, %1}";
	  else
	    return "vmovdqa64\t{%1, %0|%0, %1}";

	default:
	  gcc_unreachable ();
	}

    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_1010 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 858 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_SSELOG1:
      return standard_sse_constant_opcode (insn, operands[1]);

    case TYPE_SSEMOV:
      /* There is no evex-encoded vmov* for sizes smaller than 64-bytes
	 in avx512f, so we need to use workarounds, to access sse registers
	 16-31, which are evex-only. In avx512vl we don't need workarounds.  */
      if (TARGET_AVX512F && 32 < 64 && !TARGET_AVX512VL
	  && (EXT_REX_SSE_REG_P (operands[0])
	      || EXT_REX_SSE_REG_P (operands[1])))
	{
	  if (memory_operand (operands[0], V16HImode))
	    {
	      if (32 == 32)
		return "vextracti64x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else if (32 == 16)
		return "vextracti32x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else
		gcc_unreachable ();
	    }
	  else if (memory_operand (operands[1], V16HImode))
	    {
	      if (32 == 32)
		return "vbroadcasti64x4\t{%1, %g0|%g0, %1}";
	      else if (32 == 16)
		return "vbroadcasti32x4\t{%1, %g0|%g0, %1}";
	      else
		gcc_unreachable ();
	    }
	  else
	    /* Reg -> reg move is always aligned.  Just use wider move.  */
	    switch (get_attr_mode (insn))
	      {
	      case MODE_V8SF:
	      case MODE_V4SF:
		return "vmovaps\t{%g1, %g0|%g0, %g1}";
	      case MODE_V4DF:
	      case MODE_V2DF:
		return "vmovapd\t{%g1, %g0|%g0, %g1}";
	      case MODE_OI:
	      case MODE_TI:
		return "vmovdqa64\t{%g1, %g0|%g0, %g1}";
	      default:
		gcc_unreachable ();
	      }
	}

      switch (get_attr_mode (insn))
	{
	case MODE_V16SF:
	case MODE_V8SF:
	case MODE_V4SF:
	  if (misaligned_operand (operands[0], V16HImode)
	      || misaligned_operand (operands[1], V16HImode))
	    return "%vmovups\t{%1, %0|%0, %1}";
	  else
	    return "%vmovaps\t{%1, %0|%0, %1}";

	case MODE_V8DF:
	case MODE_V4DF:
	case MODE_V2DF:
	  if (misaligned_operand (operands[0], V16HImode)
	      || misaligned_operand (operands[1], V16HImode))
	    return "%vmovupd\t{%1, %0|%0, %1}";
	  else
	    return "%vmovapd\t{%1, %0|%0, %1}";

	case MODE_OI:
	case MODE_TI:
	  if (misaligned_operand (operands[0], V16HImode)
	      || misaligned_operand (operands[1], V16HImode))
	    return TARGET_AVX512VL ? "vmovdqu16\t{%1, %0|%0, %1}"
				   : "%vmovdqu\t{%1, %0|%0, %1}";
	  else
	    return TARGET_AVX512VL ? "vmovdqa64\t{%1, %0|%0, %1}"
				   : "%vmovdqa\t{%1, %0|%0, %1}";
	case MODE_XI:
	  if (misaligned_operand (operands[0], V16HImode)
	      || misaligned_operand (operands[1], V16HImode))
	    return (V16HImode == V16SImode
		    || V16HImode == V8DImode
		    || TARGET_AVX512BW)
		   ? "vmovdqu16\t{%1, %0|%0, %1}"
		   : "vmovdqu64\t{%1, %0|%0, %1}";
	  else
	    return "vmovdqa64\t{%1, %0|%0, %1}";

	default:
	  gcc_unreachable ();
	}

    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_1011 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 858 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_SSELOG1:
      return standard_sse_constant_opcode (insn, operands[1]);

    case TYPE_SSEMOV:
      /* There is no evex-encoded vmov* for sizes smaller than 64-bytes
	 in avx512f, so we need to use workarounds, to access sse registers
	 16-31, which are evex-only. In avx512vl we don't need workarounds.  */
      if (TARGET_AVX512F && 16 < 64 && !TARGET_AVX512VL
	  && (EXT_REX_SSE_REG_P (operands[0])
	      || EXT_REX_SSE_REG_P (operands[1])))
	{
	  if (memory_operand (operands[0], V8HImode))
	    {
	      if (16 == 32)
		return "vextracti64x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else if (16 == 16)
		return "vextracti32x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else
		gcc_unreachable ();
	    }
	  else if (memory_operand (operands[1], V8HImode))
	    {
	      if (16 == 32)
		return "vbroadcasti64x4\t{%1, %g0|%g0, %1}";
	      else if (16 == 16)
		return "vbroadcasti32x4\t{%1, %g0|%g0, %1}";
	      else
		gcc_unreachable ();
	    }
	  else
	    /* Reg -> reg move is always aligned.  Just use wider move.  */
	    switch (get_attr_mode (insn))
	      {
	      case MODE_V8SF:
	      case MODE_V4SF:
		return "vmovaps\t{%g1, %g0|%g0, %g1}";
	      case MODE_V4DF:
	      case MODE_V2DF:
		return "vmovapd\t{%g1, %g0|%g0, %g1}";
	      case MODE_OI:
	      case MODE_TI:
		return "vmovdqa64\t{%g1, %g0|%g0, %g1}";
	      default:
		gcc_unreachable ();
	      }
	}

      switch (get_attr_mode (insn))
	{
	case MODE_V16SF:
	case MODE_V8SF:
	case MODE_V4SF:
	  if (misaligned_operand (operands[0], V8HImode)
	      || misaligned_operand (operands[1], V8HImode))
	    return "%vmovups\t{%1, %0|%0, %1}";
	  else
	    return "%vmovaps\t{%1, %0|%0, %1}";

	case MODE_V8DF:
	case MODE_V4DF:
	case MODE_V2DF:
	  if (misaligned_operand (operands[0], V8HImode)
	      || misaligned_operand (operands[1], V8HImode))
	    return "%vmovupd\t{%1, %0|%0, %1}";
	  else
	    return "%vmovapd\t{%1, %0|%0, %1}";

	case MODE_OI:
	case MODE_TI:
	  if (misaligned_operand (operands[0], V8HImode)
	      || misaligned_operand (operands[1], V8HImode))
	    return TARGET_AVX512VL ? "vmovdqu16\t{%1, %0|%0, %1}"
				   : "%vmovdqu\t{%1, %0|%0, %1}";
	  else
	    return TARGET_AVX512VL ? "vmovdqa64\t{%1, %0|%0, %1}"
				   : "%vmovdqa\t{%1, %0|%0, %1}";
	case MODE_XI:
	  if (misaligned_operand (operands[0], V8HImode)
	      || misaligned_operand (operands[1], V8HImode))
	    return (V8HImode == V16SImode
		    || V8HImode == V8DImode
		    || TARGET_AVX512BW)
		   ? "vmovdqu16\t{%1, %0|%0, %1}"
		   : "vmovdqu64\t{%1, %0|%0, %1}";
	  else
	    return "vmovdqa64\t{%1, %0|%0, %1}";

	default:
	  gcc_unreachable ();
	}

    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_1012 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 858 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_SSELOG1:
      return standard_sse_constant_opcode (insn, operands[1]);

    case TYPE_SSEMOV:
      /* There is no evex-encoded vmov* for sizes smaller than 64-bytes
	 in avx512f, so we need to use workarounds, to access sse registers
	 16-31, which are evex-only. In avx512vl we don't need workarounds.  */
      if (TARGET_AVX512F && 64 < 64 && !TARGET_AVX512VL
	  && (EXT_REX_SSE_REG_P (operands[0])
	      || EXT_REX_SSE_REG_P (operands[1])))
	{
	  if (memory_operand (operands[0], V16SImode))
	    {
	      if (64 == 32)
		return "vextracti64x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else if (64 == 16)
		return "vextracti32x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else
		gcc_unreachable ();
	    }
	  else if (memory_operand (operands[1], V16SImode))
	    {
	      if (64 == 32)
		return "vbroadcasti64x4\t{%1, %g0|%g0, %1}";
	      else if (64 == 16)
		return "vbroadcasti32x4\t{%1, %g0|%g0, %1}";
	      else
		gcc_unreachable ();
	    }
	  else
	    /* Reg -> reg move is always aligned.  Just use wider move.  */
	    switch (get_attr_mode (insn))
	      {
	      case MODE_V8SF:
	      case MODE_V4SF:
		return "vmovaps\t{%g1, %g0|%g0, %g1}";
	      case MODE_V4DF:
	      case MODE_V2DF:
		return "vmovapd\t{%g1, %g0|%g0, %g1}";
	      case MODE_OI:
	      case MODE_TI:
		return "vmovdqa64\t{%g1, %g0|%g0, %g1}";
	      default:
		gcc_unreachable ();
	      }
	}

      switch (get_attr_mode (insn))
	{
	case MODE_V16SF:
	case MODE_V8SF:
	case MODE_V4SF:
	  if (misaligned_operand (operands[0], V16SImode)
	      || misaligned_operand (operands[1], V16SImode))
	    return "%vmovups\t{%1, %0|%0, %1}";
	  else
	    return "%vmovaps\t{%1, %0|%0, %1}";

	case MODE_V8DF:
	case MODE_V4DF:
	case MODE_V2DF:
	  if (misaligned_operand (operands[0], V16SImode)
	      || misaligned_operand (operands[1], V16SImode))
	    return "%vmovupd\t{%1, %0|%0, %1}";
	  else
	    return "%vmovapd\t{%1, %0|%0, %1}";

	case MODE_OI:
	case MODE_TI:
	  if (misaligned_operand (operands[0], V16SImode)
	      || misaligned_operand (operands[1], V16SImode))
	    return TARGET_AVX512VL ? "vmovdqu32\t{%1, %0|%0, %1}"
				   : "%vmovdqu\t{%1, %0|%0, %1}";
	  else
	    return TARGET_AVX512VL ? "vmovdqa64\t{%1, %0|%0, %1}"
				   : "%vmovdqa\t{%1, %0|%0, %1}";
	case MODE_XI:
	  if (misaligned_operand (operands[0], V16SImode)
	      || misaligned_operand (operands[1], V16SImode))
	    return (V16SImode == V16SImode
		    || V16SImode == V8DImode
		    || TARGET_AVX512BW)
		   ? "vmovdqu32\t{%1, %0|%0, %1}"
		   : "vmovdqu64\t{%1, %0|%0, %1}";
	  else
	    return "vmovdqa64\t{%1, %0|%0, %1}";

	default:
	  gcc_unreachable ();
	}

    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_1013 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 858 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_SSELOG1:
      return standard_sse_constant_opcode (insn, operands[1]);

    case TYPE_SSEMOV:
      /* There is no evex-encoded vmov* for sizes smaller than 64-bytes
	 in avx512f, so we need to use workarounds, to access sse registers
	 16-31, which are evex-only. In avx512vl we don't need workarounds.  */
      if (TARGET_AVX512F && 32 < 64 && !TARGET_AVX512VL
	  && (EXT_REX_SSE_REG_P (operands[0])
	      || EXT_REX_SSE_REG_P (operands[1])))
	{
	  if (memory_operand (operands[0], V8SImode))
	    {
	      if (32 == 32)
		return "vextracti64x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else if (32 == 16)
		return "vextracti32x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else
		gcc_unreachable ();
	    }
	  else if (memory_operand (operands[1], V8SImode))
	    {
	      if (32 == 32)
		return "vbroadcasti64x4\t{%1, %g0|%g0, %1}";
	      else if (32 == 16)
		return "vbroadcasti32x4\t{%1, %g0|%g0, %1}";
	      else
		gcc_unreachable ();
	    }
	  else
	    /* Reg -> reg move is always aligned.  Just use wider move.  */
	    switch (get_attr_mode (insn))
	      {
	      case MODE_V8SF:
	      case MODE_V4SF:
		return "vmovaps\t{%g1, %g0|%g0, %g1}";
	      case MODE_V4DF:
	      case MODE_V2DF:
		return "vmovapd\t{%g1, %g0|%g0, %g1}";
	      case MODE_OI:
	      case MODE_TI:
		return "vmovdqa64\t{%g1, %g0|%g0, %g1}";
	      default:
		gcc_unreachable ();
	      }
	}

      switch (get_attr_mode (insn))
	{
	case MODE_V16SF:
	case MODE_V8SF:
	case MODE_V4SF:
	  if (misaligned_operand (operands[0], V8SImode)
	      || misaligned_operand (operands[1], V8SImode))
	    return "%vmovups\t{%1, %0|%0, %1}";
	  else
	    return "%vmovaps\t{%1, %0|%0, %1}";

	case MODE_V8DF:
	case MODE_V4DF:
	case MODE_V2DF:
	  if (misaligned_operand (operands[0], V8SImode)
	      || misaligned_operand (operands[1], V8SImode))
	    return "%vmovupd\t{%1, %0|%0, %1}";
	  else
	    return "%vmovapd\t{%1, %0|%0, %1}";

	case MODE_OI:
	case MODE_TI:
	  if (misaligned_operand (operands[0], V8SImode)
	      || misaligned_operand (operands[1], V8SImode))
	    return TARGET_AVX512VL ? "vmovdqu32\t{%1, %0|%0, %1}"
				   : "%vmovdqu\t{%1, %0|%0, %1}";
	  else
	    return TARGET_AVX512VL ? "vmovdqa64\t{%1, %0|%0, %1}"
				   : "%vmovdqa\t{%1, %0|%0, %1}";
	case MODE_XI:
	  if (misaligned_operand (operands[0], V8SImode)
	      || misaligned_operand (operands[1], V8SImode))
	    return (V8SImode == V16SImode
		    || V8SImode == V8DImode
		    || TARGET_AVX512BW)
		   ? "vmovdqu32\t{%1, %0|%0, %1}"
		   : "vmovdqu64\t{%1, %0|%0, %1}";
	  else
	    return "vmovdqa64\t{%1, %0|%0, %1}";

	default:
	  gcc_unreachable ();
	}

    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_1014 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 858 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_SSELOG1:
      return standard_sse_constant_opcode (insn, operands[1]);

    case TYPE_SSEMOV:
      /* There is no evex-encoded vmov* for sizes smaller than 64-bytes
	 in avx512f, so we need to use workarounds, to access sse registers
	 16-31, which are evex-only. In avx512vl we don't need workarounds.  */
      if (TARGET_AVX512F && 16 < 64 && !TARGET_AVX512VL
	  && (EXT_REX_SSE_REG_P (operands[0])
	      || EXT_REX_SSE_REG_P (operands[1])))
	{
	  if (memory_operand (operands[0], V4SImode))
	    {
	      if (16 == 32)
		return "vextracti64x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else if (16 == 16)
		return "vextracti32x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else
		gcc_unreachable ();
	    }
	  else if (memory_operand (operands[1], V4SImode))
	    {
	      if (16 == 32)
		return "vbroadcasti64x4\t{%1, %g0|%g0, %1}";
	      else if (16 == 16)
		return "vbroadcasti32x4\t{%1, %g0|%g0, %1}";
	      else
		gcc_unreachable ();
	    }
	  else
	    /* Reg -> reg move is always aligned.  Just use wider move.  */
	    switch (get_attr_mode (insn))
	      {
	      case MODE_V8SF:
	      case MODE_V4SF:
		return "vmovaps\t{%g1, %g0|%g0, %g1}";
	      case MODE_V4DF:
	      case MODE_V2DF:
		return "vmovapd\t{%g1, %g0|%g0, %g1}";
	      case MODE_OI:
	      case MODE_TI:
		return "vmovdqa64\t{%g1, %g0|%g0, %g1}";
	      default:
		gcc_unreachable ();
	      }
	}

      switch (get_attr_mode (insn))
	{
	case MODE_V16SF:
	case MODE_V8SF:
	case MODE_V4SF:
	  if (misaligned_operand (operands[0], V4SImode)
	      || misaligned_operand (operands[1], V4SImode))
	    return "%vmovups\t{%1, %0|%0, %1}";
	  else
	    return "%vmovaps\t{%1, %0|%0, %1}";

	case MODE_V8DF:
	case MODE_V4DF:
	case MODE_V2DF:
	  if (misaligned_operand (operands[0], V4SImode)
	      || misaligned_operand (operands[1], V4SImode))
	    return "%vmovupd\t{%1, %0|%0, %1}";
	  else
	    return "%vmovapd\t{%1, %0|%0, %1}";

	case MODE_OI:
	case MODE_TI:
	  if (misaligned_operand (operands[0], V4SImode)
	      || misaligned_operand (operands[1], V4SImode))
	    return TARGET_AVX512VL ? "vmovdqu32\t{%1, %0|%0, %1}"
				   : "%vmovdqu\t{%1, %0|%0, %1}";
	  else
	    return TARGET_AVX512VL ? "vmovdqa64\t{%1, %0|%0, %1}"
				   : "%vmovdqa\t{%1, %0|%0, %1}";
	case MODE_XI:
	  if (misaligned_operand (operands[0], V4SImode)
	      || misaligned_operand (operands[1], V4SImode))
	    return (V4SImode == V16SImode
		    || V4SImode == V8DImode
		    || TARGET_AVX512BW)
		   ? "vmovdqu32\t{%1, %0|%0, %1}"
		   : "vmovdqu64\t{%1, %0|%0, %1}";
	  else
	    return "vmovdqa64\t{%1, %0|%0, %1}";

	default:
	  gcc_unreachable ();
	}

    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_1015 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 858 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_SSELOG1:
      return standard_sse_constant_opcode (insn, operands[1]);

    case TYPE_SSEMOV:
      /* There is no evex-encoded vmov* for sizes smaller than 64-bytes
	 in avx512f, so we need to use workarounds, to access sse registers
	 16-31, which are evex-only. In avx512vl we don't need workarounds.  */
      if (TARGET_AVX512F && 64 < 64 && !TARGET_AVX512VL
	  && (EXT_REX_SSE_REG_P (operands[0])
	      || EXT_REX_SSE_REG_P (operands[1])))
	{
	  if (memory_operand (operands[0], V8DImode))
	    {
	      if (64 == 32)
		return "vextracti64x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else if (64 == 16)
		return "vextracti32x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else
		gcc_unreachable ();
	    }
	  else if (memory_operand (operands[1], V8DImode))
	    {
	      if (64 == 32)
		return "vbroadcasti64x4\t{%1, %g0|%g0, %1}";
	      else if (64 == 16)
		return "vbroadcasti32x4\t{%1, %g0|%g0, %1}";
	      else
		gcc_unreachable ();
	    }
	  else
	    /* Reg -> reg move is always aligned.  Just use wider move.  */
	    switch (get_attr_mode (insn))
	      {
	      case MODE_V8SF:
	      case MODE_V4SF:
		return "vmovaps\t{%g1, %g0|%g0, %g1}";
	      case MODE_V4DF:
	      case MODE_V2DF:
		return "vmovapd\t{%g1, %g0|%g0, %g1}";
	      case MODE_OI:
	      case MODE_TI:
		return "vmovdqa64\t{%g1, %g0|%g0, %g1}";
	      default:
		gcc_unreachable ();
	      }
	}

      switch (get_attr_mode (insn))
	{
	case MODE_V16SF:
	case MODE_V8SF:
	case MODE_V4SF:
	  if (misaligned_operand (operands[0], V8DImode)
	      || misaligned_operand (operands[1], V8DImode))
	    return "%vmovups\t{%1, %0|%0, %1}";
	  else
	    return "%vmovaps\t{%1, %0|%0, %1}";

	case MODE_V8DF:
	case MODE_V4DF:
	case MODE_V2DF:
	  if (misaligned_operand (operands[0], V8DImode)
	      || misaligned_operand (operands[1], V8DImode))
	    return "%vmovupd\t{%1, %0|%0, %1}";
	  else
	    return "%vmovapd\t{%1, %0|%0, %1}";

	case MODE_OI:
	case MODE_TI:
	  if (misaligned_operand (operands[0], V8DImode)
	      || misaligned_operand (operands[1], V8DImode))
	    return TARGET_AVX512VL ? "vmovdqu64\t{%1, %0|%0, %1}"
				   : "%vmovdqu\t{%1, %0|%0, %1}";
	  else
	    return TARGET_AVX512VL ? "vmovdqa64\t{%1, %0|%0, %1}"
				   : "%vmovdqa\t{%1, %0|%0, %1}";
	case MODE_XI:
	  if (misaligned_operand (operands[0], V8DImode)
	      || misaligned_operand (operands[1], V8DImode))
	    return (V8DImode == V16SImode
		    || V8DImode == V8DImode
		    || TARGET_AVX512BW)
		   ? "vmovdqu64\t{%1, %0|%0, %1}"
		   : "vmovdqu64\t{%1, %0|%0, %1}";
	  else
	    return "vmovdqa64\t{%1, %0|%0, %1}";

	default:
	  gcc_unreachable ();
	}

    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_1016 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 858 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_SSELOG1:
      return standard_sse_constant_opcode (insn, operands[1]);

    case TYPE_SSEMOV:
      /* There is no evex-encoded vmov* for sizes smaller than 64-bytes
	 in avx512f, so we need to use workarounds, to access sse registers
	 16-31, which are evex-only. In avx512vl we don't need workarounds.  */
      if (TARGET_AVX512F && 32 < 64 && !TARGET_AVX512VL
	  && (EXT_REX_SSE_REG_P (operands[0])
	      || EXT_REX_SSE_REG_P (operands[1])))
	{
	  if (memory_operand (operands[0], V4DImode))
	    {
	      if (32 == 32)
		return "vextracti64x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else if (32 == 16)
		return "vextracti32x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else
		gcc_unreachable ();
	    }
	  else if (memory_operand (operands[1], V4DImode))
	    {
	      if (32 == 32)
		return "vbroadcasti64x4\t{%1, %g0|%g0, %1}";
	      else if (32 == 16)
		return "vbroadcasti32x4\t{%1, %g0|%g0, %1}";
	      else
		gcc_unreachable ();
	    }
	  else
	    /* Reg -> reg move is always aligned.  Just use wider move.  */
	    switch (get_attr_mode (insn))
	      {
	      case MODE_V8SF:
	      case MODE_V4SF:
		return "vmovaps\t{%g1, %g0|%g0, %g1}";
	      case MODE_V4DF:
	      case MODE_V2DF:
		return "vmovapd\t{%g1, %g0|%g0, %g1}";
	      case MODE_OI:
	      case MODE_TI:
		return "vmovdqa64\t{%g1, %g0|%g0, %g1}";
	      default:
		gcc_unreachable ();
	      }
	}

      switch (get_attr_mode (insn))
	{
	case MODE_V16SF:
	case MODE_V8SF:
	case MODE_V4SF:
	  if (misaligned_operand (operands[0], V4DImode)
	      || misaligned_operand (operands[1], V4DImode))
	    return "%vmovups\t{%1, %0|%0, %1}";
	  else
	    return "%vmovaps\t{%1, %0|%0, %1}";

	case MODE_V8DF:
	case MODE_V4DF:
	case MODE_V2DF:
	  if (misaligned_operand (operands[0], V4DImode)
	      || misaligned_operand (operands[1], V4DImode))
	    return "%vmovupd\t{%1, %0|%0, %1}";
	  else
	    return "%vmovapd\t{%1, %0|%0, %1}";

	case MODE_OI:
	case MODE_TI:
	  if (misaligned_operand (operands[0], V4DImode)
	      || misaligned_operand (operands[1], V4DImode))
	    return TARGET_AVX512VL ? "vmovdqu64\t{%1, %0|%0, %1}"
				   : "%vmovdqu\t{%1, %0|%0, %1}";
	  else
	    return TARGET_AVX512VL ? "vmovdqa64\t{%1, %0|%0, %1}"
				   : "%vmovdqa\t{%1, %0|%0, %1}";
	case MODE_XI:
	  if (misaligned_operand (operands[0], V4DImode)
	      || misaligned_operand (operands[1], V4DImode))
	    return (V4DImode == V16SImode
		    || V4DImode == V8DImode
		    || TARGET_AVX512BW)
		   ? "vmovdqu64\t{%1, %0|%0, %1}"
		   : "vmovdqu64\t{%1, %0|%0, %1}";
	  else
	    return "vmovdqa64\t{%1, %0|%0, %1}";

	default:
	  gcc_unreachable ();
	}

    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_1017 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 858 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_SSELOG1:
      return standard_sse_constant_opcode (insn, operands[1]);

    case TYPE_SSEMOV:
      /* There is no evex-encoded vmov* for sizes smaller than 64-bytes
	 in avx512f, so we need to use workarounds, to access sse registers
	 16-31, which are evex-only. In avx512vl we don't need workarounds.  */
      if (TARGET_AVX512F && 16 < 64 && !TARGET_AVX512VL
	  && (EXT_REX_SSE_REG_P (operands[0])
	      || EXT_REX_SSE_REG_P (operands[1])))
	{
	  if (memory_operand (operands[0], V2DImode))
	    {
	      if (16 == 32)
		return "vextracti64x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else if (16 == 16)
		return "vextracti32x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else
		gcc_unreachable ();
	    }
	  else if (memory_operand (operands[1], V2DImode))
	    {
	      if (16 == 32)
		return "vbroadcasti64x4\t{%1, %g0|%g0, %1}";
	      else if (16 == 16)
		return "vbroadcasti32x4\t{%1, %g0|%g0, %1}";
	      else
		gcc_unreachable ();
	    }
	  else
	    /* Reg -> reg move is always aligned.  Just use wider move.  */
	    switch (get_attr_mode (insn))
	      {
	      case MODE_V8SF:
	      case MODE_V4SF:
		return "vmovaps\t{%g1, %g0|%g0, %g1}";
	      case MODE_V4DF:
	      case MODE_V2DF:
		return "vmovapd\t{%g1, %g0|%g0, %g1}";
	      case MODE_OI:
	      case MODE_TI:
		return "vmovdqa64\t{%g1, %g0|%g0, %g1}";
	      default:
		gcc_unreachable ();
	      }
	}

      switch (get_attr_mode (insn))
	{
	case MODE_V16SF:
	case MODE_V8SF:
	case MODE_V4SF:
	  if (misaligned_operand (operands[0], V2DImode)
	      || misaligned_operand (operands[1], V2DImode))
	    return "%vmovups\t{%1, %0|%0, %1}";
	  else
	    return "%vmovaps\t{%1, %0|%0, %1}";

	case MODE_V8DF:
	case MODE_V4DF:
	case MODE_V2DF:
	  if (misaligned_operand (operands[0], V2DImode)
	      || misaligned_operand (operands[1], V2DImode))
	    return "%vmovupd\t{%1, %0|%0, %1}";
	  else
	    return "%vmovapd\t{%1, %0|%0, %1}";

	case MODE_OI:
	case MODE_TI:
	  if (misaligned_operand (operands[0], V2DImode)
	      || misaligned_operand (operands[1], V2DImode))
	    return TARGET_AVX512VL ? "vmovdqu64\t{%1, %0|%0, %1}"
				   : "%vmovdqu\t{%1, %0|%0, %1}";
	  else
	    return TARGET_AVX512VL ? "vmovdqa64\t{%1, %0|%0, %1}"
				   : "%vmovdqa\t{%1, %0|%0, %1}";
	case MODE_XI:
	  if (misaligned_operand (operands[0], V2DImode)
	      || misaligned_operand (operands[1], V2DImode))
	    return (V2DImode == V16SImode
		    || V2DImode == V8DImode
		    || TARGET_AVX512BW)
		   ? "vmovdqu64\t{%1, %0|%0, %1}"
		   : "vmovdqu64\t{%1, %0|%0, %1}";
	  else
	    return "vmovdqa64\t{%1, %0|%0, %1}";

	default:
	  gcc_unreachable ();
	}

    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_1018 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 858 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_SSELOG1:
      return standard_sse_constant_opcode (insn, operands[1]);

    case TYPE_SSEMOV:
      /* There is no evex-encoded vmov* for sizes smaller than 64-bytes
	 in avx512f, so we need to use workarounds, to access sse registers
	 16-31, which are evex-only. In avx512vl we don't need workarounds.  */
      if (TARGET_AVX512F && 64 < 64 && !TARGET_AVX512VL
	  && (EXT_REX_SSE_REG_P (operands[0])
	      || EXT_REX_SSE_REG_P (operands[1])))
	{
	  if (memory_operand (operands[0], V4TImode))
	    {
	      if (64 == 32)
		return "vextracti64x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else if (64 == 16)
		return "vextracti32x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else
		gcc_unreachable ();
	    }
	  else if (memory_operand (operands[1], V4TImode))
	    {
	      if (64 == 32)
		return "vbroadcasti64x4\t{%1, %g0|%g0, %1}";
	      else if (64 == 16)
		return "vbroadcasti32x4\t{%1, %g0|%g0, %1}";
	      else
		gcc_unreachable ();
	    }
	  else
	    /* Reg -> reg move is always aligned.  Just use wider move.  */
	    switch (get_attr_mode (insn))
	      {
	      case MODE_V8SF:
	      case MODE_V4SF:
		return "vmovaps\t{%g1, %g0|%g0, %g1}";
	      case MODE_V4DF:
	      case MODE_V2DF:
		return "vmovapd\t{%g1, %g0|%g0, %g1}";
	      case MODE_OI:
	      case MODE_TI:
		return "vmovdqa64\t{%g1, %g0|%g0, %g1}";
	      default:
		gcc_unreachable ();
	      }
	}

      switch (get_attr_mode (insn))
	{
	case MODE_V16SF:
	case MODE_V8SF:
	case MODE_V4SF:
	  if (misaligned_operand (operands[0], V4TImode)
	      || misaligned_operand (operands[1], V4TImode))
	    return "%vmovups\t{%1, %0|%0, %1}";
	  else
	    return "%vmovaps\t{%1, %0|%0, %1}";

	case MODE_V8DF:
	case MODE_V4DF:
	case MODE_V2DF:
	  if (misaligned_operand (operands[0], V4TImode)
	      || misaligned_operand (operands[1], V4TImode))
	    return "%vmovupd\t{%1, %0|%0, %1}";
	  else
	    return "%vmovapd\t{%1, %0|%0, %1}";

	case MODE_OI:
	case MODE_TI:
	  if (misaligned_operand (operands[0], V4TImode)
	      || misaligned_operand (operands[1], V4TImode))
	    return TARGET_AVX512VL ? "vmovdqu64\t{%1, %0|%0, %1}"
				   : "%vmovdqu\t{%1, %0|%0, %1}";
	  else
	    return TARGET_AVX512VL ? "vmovdqa64\t{%1, %0|%0, %1}"
				   : "%vmovdqa\t{%1, %0|%0, %1}";
	case MODE_XI:
	  if (misaligned_operand (operands[0], V4TImode)
	      || misaligned_operand (operands[1], V4TImode))
	    return (V4TImode == V16SImode
		    || V4TImode == V8DImode
		    || TARGET_AVX512BW)
		   ? "vmovdqu64\t{%1, %0|%0, %1}"
		   : "vmovdqu64\t{%1, %0|%0, %1}";
	  else
	    return "vmovdqa64\t{%1, %0|%0, %1}";

	default:
	  gcc_unreachable ();
	}

    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_1019 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 858 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_SSELOG1:
      return standard_sse_constant_opcode (insn, operands[1]);

    case TYPE_SSEMOV:
      /* There is no evex-encoded vmov* for sizes smaller than 64-bytes
	 in avx512f, so we need to use workarounds, to access sse registers
	 16-31, which are evex-only. In avx512vl we don't need workarounds.  */
      if (TARGET_AVX512F && 32 < 64 && !TARGET_AVX512VL
	  && (EXT_REX_SSE_REG_P (operands[0])
	      || EXT_REX_SSE_REG_P (operands[1])))
	{
	  if (memory_operand (operands[0], V2TImode))
	    {
	      if (32 == 32)
		return "vextracti64x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else if (32 == 16)
		return "vextracti32x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else
		gcc_unreachable ();
	    }
	  else if (memory_operand (operands[1], V2TImode))
	    {
	      if (32 == 32)
		return "vbroadcasti64x4\t{%1, %g0|%g0, %1}";
	      else if (32 == 16)
		return "vbroadcasti32x4\t{%1, %g0|%g0, %1}";
	      else
		gcc_unreachable ();
	    }
	  else
	    /* Reg -> reg move is always aligned.  Just use wider move.  */
	    switch (get_attr_mode (insn))
	      {
	      case MODE_V8SF:
	      case MODE_V4SF:
		return "vmovaps\t{%g1, %g0|%g0, %g1}";
	      case MODE_V4DF:
	      case MODE_V2DF:
		return "vmovapd\t{%g1, %g0|%g0, %g1}";
	      case MODE_OI:
	      case MODE_TI:
		return "vmovdqa64\t{%g1, %g0|%g0, %g1}";
	      default:
		gcc_unreachable ();
	      }
	}

      switch (get_attr_mode (insn))
	{
	case MODE_V16SF:
	case MODE_V8SF:
	case MODE_V4SF:
	  if (misaligned_operand (operands[0], V2TImode)
	      || misaligned_operand (operands[1], V2TImode))
	    return "%vmovups\t{%1, %0|%0, %1}";
	  else
	    return "%vmovaps\t{%1, %0|%0, %1}";

	case MODE_V8DF:
	case MODE_V4DF:
	case MODE_V2DF:
	  if (misaligned_operand (operands[0], V2TImode)
	      || misaligned_operand (operands[1], V2TImode))
	    return "%vmovupd\t{%1, %0|%0, %1}";
	  else
	    return "%vmovapd\t{%1, %0|%0, %1}";

	case MODE_OI:
	case MODE_TI:
	  if (misaligned_operand (operands[0], V2TImode)
	      || misaligned_operand (operands[1], V2TImode))
	    return TARGET_AVX512VL ? "vmovdqu64\t{%1, %0|%0, %1}"
				   : "%vmovdqu\t{%1, %0|%0, %1}";
	  else
	    return TARGET_AVX512VL ? "vmovdqa64\t{%1, %0|%0, %1}"
				   : "%vmovdqa\t{%1, %0|%0, %1}";
	case MODE_XI:
	  if (misaligned_operand (operands[0], V2TImode)
	      || misaligned_operand (operands[1], V2TImode))
	    return (V2TImode == V16SImode
		    || V2TImode == V8DImode
		    || TARGET_AVX512BW)
		   ? "vmovdqu64\t{%1, %0|%0, %1}"
		   : "vmovdqu64\t{%1, %0|%0, %1}";
	  else
	    return "vmovdqa64\t{%1, %0|%0, %1}";

	default:
	  gcc_unreachable ();
	}

    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_1020 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 858 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_SSELOG1:
      return standard_sse_constant_opcode (insn, operands[1]);

    case TYPE_SSEMOV:
      /* There is no evex-encoded vmov* for sizes smaller than 64-bytes
	 in avx512f, so we need to use workarounds, to access sse registers
	 16-31, which are evex-only. In avx512vl we don't need workarounds.  */
      if (TARGET_AVX512F && 16 < 64 && !TARGET_AVX512VL
	  && (EXT_REX_SSE_REG_P (operands[0])
	      || EXT_REX_SSE_REG_P (operands[1])))
	{
	  if (memory_operand (operands[0], V1TImode))
	    {
	      if (16 == 32)
		return "vextracti64x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else if (16 == 16)
		return "vextracti32x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else
		gcc_unreachable ();
	    }
	  else if (memory_operand (operands[1], V1TImode))
	    {
	      if (16 == 32)
		return "vbroadcasti64x4\t{%1, %g0|%g0, %1}";
	      else if (16 == 16)
		return "vbroadcasti32x4\t{%1, %g0|%g0, %1}";
	      else
		gcc_unreachable ();
	    }
	  else
	    /* Reg -> reg move is always aligned.  Just use wider move.  */
	    switch (get_attr_mode (insn))
	      {
	      case MODE_V8SF:
	      case MODE_V4SF:
		return "vmovaps\t{%g1, %g0|%g0, %g1}";
	      case MODE_V4DF:
	      case MODE_V2DF:
		return "vmovapd\t{%g1, %g0|%g0, %g1}";
	      case MODE_OI:
	      case MODE_TI:
		return "vmovdqa64\t{%g1, %g0|%g0, %g1}";
	      default:
		gcc_unreachable ();
	      }
	}

      switch (get_attr_mode (insn))
	{
	case MODE_V16SF:
	case MODE_V8SF:
	case MODE_V4SF:
	  if (misaligned_operand (operands[0], V1TImode)
	      || misaligned_operand (operands[1], V1TImode))
	    return "%vmovups\t{%1, %0|%0, %1}";
	  else
	    return "%vmovaps\t{%1, %0|%0, %1}";

	case MODE_V8DF:
	case MODE_V4DF:
	case MODE_V2DF:
	  if (misaligned_operand (operands[0], V1TImode)
	      || misaligned_operand (operands[1], V1TImode))
	    return "%vmovupd\t{%1, %0|%0, %1}";
	  else
	    return "%vmovapd\t{%1, %0|%0, %1}";

	case MODE_OI:
	case MODE_TI:
	  if (misaligned_operand (operands[0], V1TImode)
	      || misaligned_operand (operands[1], V1TImode))
	    return TARGET_AVX512VL ? "vmovdqu64\t{%1, %0|%0, %1}"
				   : "%vmovdqu\t{%1, %0|%0, %1}";
	  else
	    return TARGET_AVX512VL ? "vmovdqa64\t{%1, %0|%0, %1}"
				   : "%vmovdqa\t{%1, %0|%0, %1}";
	case MODE_XI:
	  if (misaligned_operand (operands[0], V1TImode)
	      || misaligned_operand (operands[1], V1TImode))
	    return (V1TImode == V16SImode
		    || V1TImode == V8DImode
		    || TARGET_AVX512BW)
		   ? "vmovdqu64\t{%1, %0|%0, %1}"
		   : "vmovdqu64\t{%1, %0|%0, %1}";
	  else
	    return "vmovdqa64\t{%1, %0|%0, %1}";

	default:
	  gcc_unreachable ();
	}

    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_1021 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 858 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_SSELOG1:
      return standard_sse_constant_opcode (insn, operands[1]);

    case TYPE_SSEMOV:
      /* There is no evex-encoded vmov* for sizes smaller than 64-bytes
	 in avx512f, so we need to use workarounds, to access sse registers
	 16-31, which are evex-only. In avx512vl we don't need workarounds.  */
      if (TARGET_AVX512F && 64 < 64 && !TARGET_AVX512VL
	  && (EXT_REX_SSE_REG_P (operands[0])
	      || EXT_REX_SSE_REG_P (operands[1])))
	{
	  if (memory_operand (operands[0], V16SFmode))
	    {
	      if (64 == 32)
		return "vextractf64x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else if (64 == 16)
		return "vextractf32x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else
		gcc_unreachable ();
	    }
	  else if (memory_operand (operands[1], V16SFmode))
	    {
	      if (64 == 32)
		return "vbroadcastf64x4\t{%1, %g0|%g0, %1}";
	      else if (64 == 16)
		return "vbroadcastf32x4\t{%1, %g0|%g0, %1}";
	      else
		gcc_unreachable ();
	    }
	  else
	    /* Reg -> reg move is always aligned.  Just use wider move.  */
	    switch (get_attr_mode (insn))
	      {
	      case MODE_V8SF:
	      case MODE_V4SF:
		return "vmovaps\t{%g1, %g0|%g0, %g1}";
	      case MODE_V4DF:
	      case MODE_V2DF:
		return "vmovapd\t{%g1, %g0|%g0, %g1}";
	      case MODE_OI:
	      case MODE_TI:
		return "vmovdqa64\t{%g1, %g0|%g0, %g1}";
	      default:
		gcc_unreachable ();
	      }
	}

      switch (get_attr_mode (insn))
	{
	case MODE_V16SF:
	case MODE_V8SF:
	case MODE_V4SF:
	  if (misaligned_operand (operands[0], V16SFmode)
	      || misaligned_operand (operands[1], V16SFmode))
	    return "%vmovups\t{%1, %0|%0, %1}";
	  else
	    return "%vmovaps\t{%1, %0|%0, %1}";

	case MODE_V8DF:
	case MODE_V4DF:
	case MODE_V2DF:
	  if (misaligned_operand (operands[0], V16SFmode)
	      || misaligned_operand (operands[1], V16SFmode))
	    return "%vmovupd\t{%1, %0|%0, %1}";
	  else
	    return "%vmovapd\t{%1, %0|%0, %1}";

	case MODE_OI:
	case MODE_TI:
	  if (misaligned_operand (operands[0], V16SFmode)
	      || misaligned_operand (operands[1], V16SFmode))
	    return TARGET_AVX512VL ? "vmovdqu32\t{%1, %0|%0, %1}"
				   : "%vmovdqu\t{%1, %0|%0, %1}";
	  else
	    return TARGET_AVX512VL ? "vmovdqa64\t{%1, %0|%0, %1}"
				   : "%vmovdqa\t{%1, %0|%0, %1}";
	case MODE_XI:
	  if (misaligned_operand (operands[0], V16SFmode)
	      || misaligned_operand (operands[1], V16SFmode))
	    return (V16SFmode == V16SImode
		    || V16SFmode == V8DImode
		    || TARGET_AVX512BW)
		   ? "vmovdqu32\t{%1, %0|%0, %1}"
		   : "vmovdqu64\t{%1, %0|%0, %1}";
	  else
	    return "vmovdqa64\t{%1, %0|%0, %1}";

	default:
	  gcc_unreachable ();
	}

    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_1022 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 858 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_SSELOG1:
      return standard_sse_constant_opcode (insn, operands[1]);

    case TYPE_SSEMOV:
      /* There is no evex-encoded vmov* for sizes smaller than 64-bytes
	 in avx512f, so we need to use workarounds, to access sse registers
	 16-31, which are evex-only. In avx512vl we don't need workarounds.  */
      if (TARGET_AVX512F && 32 < 64 && !TARGET_AVX512VL
	  && (EXT_REX_SSE_REG_P (operands[0])
	      || EXT_REX_SSE_REG_P (operands[1])))
	{
	  if (memory_operand (operands[0], V8SFmode))
	    {
	      if (32 == 32)
		return "vextractf64x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else if (32 == 16)
		return "vextractf32x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else
		gcc_unreachable ();
	    }
	  else if (memory_operand (operands[1], V8SFmode))
	    {
	      if (32 == 32)
		return "vbroadcastf64x4\t{%1, %g0|%g0, %1}";
	      else if (32 == 16)
		return "vbroadcastf32x4\t{%1, %g0|%g0, %1}";
	      else
		gcc_unreachable ();
	    }
	  else
	    /* Reg -> reg move is always aligned.  Just use wider move.  */
	    switch (get_attr_mode (insn))
	      {
	      case MODE_V8SF:
	      case MODE_V4SF:
		return "vmovaps\t{%g1, %g0|%g0, %g1}";
	      case MODE_V4DF:
	      case MODE_V2DF:
		return "vmovapd\t{%g1, %g0|%g0, %g1}";
	      case MODE_OI:
	      case MODE_TI:
		return "vmovdqa64\t{%g1, %g0|%g0, %g1}";
	      default:
		gcc_unreachable ();
	      }
	}

      switch (get_attr_mode (insn))
	{
	case MODE_V16SF:
	case MODE_V8SF:
	case MODE_V4SF:
	  if (misaligned_operand (operands[0], V8SFmode)
	      || misaligned_operand (operands[1], V8SFmode))
	    return "%vmovups\t{%1, %0|%0, %1}";
	  else
	    return "%vmovaps\t{%1, %0|%0, %1}";

	case MODE_V8DF:
	case MODE_V4DF:
	case MODE_V2DF:
	  if (misaligned_operand (operands[0], V8SFmode)
	      || misaligned_operand (operands[1], V8SFmode))
	    return "%vmovupd\t{%1, %0|%0, %1}";
	  else
	    return "%vmovapd\t{%1, %0|%0, %1}";

	case MODE_OI:
	case MODE_TI:
	  if (misaligned_operand (operands[0], V8SFmode)
	      || misaligned_operand (operands[1], V8SFmode))
	    return TARGET_AVX512VL ? "vmovdqu32\t{%1, %0|%0, %1}"
				   : "%vmovdqu\t{%1, %0|%0, %1}";
	  else
	    return TARGET_AVX512VL ? "vmovdqa64\t{%1, %0|%0, %1}"
				   : "%vmovdqa\t{%1, %0|%0, %1}";
	case MODE_XI:
	  if (misaligned_operand (operands[0], V8SFmode)
	      || misaligned_operand (operands[1], V8SFmode))
	    return (V8SFmode == V16SImode
		    || V8SFmode == V8DImode
		    || TARGET_AVX512BW)
		   ? "vmovdqu32\t{%1, %0|%0, %1}"
		   : "vmovdqu64\t{%1, %0|%0, %1}";
	  else
	    return "vmovdqa64\t{%1, %0|%0, %1}";

	default:
	  gcc_unreachable ();
	}

    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_1023 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 858 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_SSELOG1:
      return standard_sse_constant_opcode (insn, operands[1]);

    case TYPE_SSEMOV:
      /* There is no evex-encoded vmov* for sizes smaller than 64-bytes
	 in avx512f, so we need to use workarounds, to access sse registers
	 16-31, which are evex-only. In avx512vl we don't need workarounds.  */
      if (TARGET_AVX512F && 16 < 64 && !TARGET_AVX512VL
	  && (EXT_REX_SSE_REG_P (operands[0])
	      || EXT_REX_SSE_REG_P (operands[1])))
	{
	  if (memory_operand (operands[0], V4SFmode))
	    {
	      if (16 == 32)
		return "vextractf64x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else if (16 == 16)
		return "vextractf32x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else
		gcc_unreachable ();
	    }
	  else if (memory_operand (operands[1], V4SFmode))
	    {
	      if (16 == 32)
		return "vbroadcastf64x4\t{%1, %g0|%g0, %1}";
	      else if (16 == 16)
		return "vbroadcastf32x4\t{%1, %g0|%g0, %1}";
	      else
		gcc_unreachable ();
	    }
	  else
	    /* Reg -> reg move is always aligned.  Just use wider move.  */
	    switch (get_attr_mode (insn))
	      {
	      case MODE_V8SF:
	      case MODE_V4SF:
		return "vmovaps\t{%g1, %g0|%g0, %g1}";
	      case MODE_V4DF:
	      case MODE_V2DF:
		return "vmovapd\t{%g1, %g0|%g0, %g1}";
	      case MODE_OI:
	      case MODE_TI:
		return "vmovdqa64\t{%g1, %g0|%g0, %g1}";
	      default:
		gcc_unreachable ();
	      }
	}

      switch (get_attr_mode (insn))
	{
	case MODE_V16SF:
	case MODE_V8SF:
	case MODE_V4SF:
	  if (misaligned_operand (operands[0], V4SFmode)
	      || misaligned_operand (operands[1], V4SFmode))
	    return "%vmovups\t{%1, %0|%0, %1}";
	  else
	    return "%vmovaps\t{%1, %0|%0, %1}";

	case MODE_V8DF:
	case MODE_V4DF:
	case MODE_V2DF:
	  if (misaligned_operand (operands[0], V4SFmode)
	      || misaligned_operand (operands[1], V4SFmode))
	    return "%vmovupd\t{%1, %0|%0, %1}";
	  else
	    return "%vmovapd\t{%1, %0|%0, %1}";

	case MODE_OI:
	case MODE_TI:
	  if (misaligned_operand (operands[0], V4SFmode)
	      || misaligned_operand (operands[1], V4SFmode))
	    return TARGET_AVX512VL ? "vmovdqu32\t{%1, %0|%0, %1}"
				   : "%vmovdqu\t{%1, %0|%0, %1}";
	  else
	    return TARGET_AVX512VL ? "vmovdqa64\t{%1, %0|%0, %1}"
				   : "%vmovdqa\t{%1, %0|%0, %1}";
	case MODE_XI:
	  if (misaligned_operand (operands[0], V4SFmode)
	      || misaligned_operand (operands[1], V4SFmode))
	    return (V4SFmode == V16SImode
		    || V4SFmode == V8DImode
		    || TARGET_AVX512BW)
		   ? "vmovdqu32\t{%1, %0|%0, %1}"
		   : "vmovdqu64\t{%1, %0|%0, %1}";
	  else
	    return "vmovdqa64\t{%1, %0|%0, %1}";

	default:
	  gcc_unreachable ();
	}

    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_1024 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 858 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_SSELOG1:
      return standard_sse_constant_opcode (insn, operands[1]);

    case TYPE_SSEMOV:
      /* There is no evex-encoded vmov* for sizes smaller than 64-bytes
	 in avx512f, so we need to use workarounds, to access sse registers
	 16-31, which are evex-only. In avx512vl we don't need workarounds.  */
      if (TARGET_AVX512F && 64 < 64 && !TARGET_AVX512VL
	  && (EXT_REX_SSE_REG_P (operands[0])
	      || EXT_REX_SSE_REG_P (operands[1])))
	{
	  if (memory_operand (operands[0], V8DFmode))
	    {
	      if (64 == 32)
		return "vextractf64x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else if (64 == 16)
		return "vextractf32x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else
		gcc_unreachable ();
	    }
	  else if (memory_operand (operands[1], V8DFmode))
	    {
	      if (64 == 32)
		return "vbroadcastf64x4\t{%1, %g0|%g0, %1}";
	      else if (64 == 16)
		return "vbroadcastf32x4\t{%1, %g0|%g0, %1}";
	      else
		gcc_unreachable ();
	    }
	  else
	    /* Reg -> reg move is always aligned.  Just use wider move.  */
	    switch (get_attr_mode (insn))
	      {
	      case MODE_V8SF:
	      case MODE_V4SF:
		return "vmovaps\t{%g1, %g0|%g0, %g1}";
	      case MODE_V4DF:
	      case MODE_V2DF:
		return "vmovapd\t{%g1, %g0|%g0, %g1}";
	      case MODE_OI:
	      case MODE_TI:
		return "vmovdqa64\t{%g1, %g0|%g0, %g1}";
	      default:
		gcc_unreachable ();
	      }
	}

      switch (get_attr_mode (insn))
	{
	case MODE_V16SF:
	case MODE_V8SF:
	case MODE_V4SF:
	  if (misaligned_operand (operands[0], V8DFmode)
	      || misaligned_operand (operands[1], V8DFmode))
	    return "%vmovups\t{%1, %0|%0, %1}";
	  else
	    return "%vmovaps\t{%1, %0|%0, %1}";

	case MODE_V8DF:
	case MODE_V4DF:
	case MODE_V2DF:
	  if (misaligned_operand (operands[0], V8DFmode)
	      || misaligned_operand (operands[1], V8DFmode))
	    return "%vmovupd\t{%1, %0|%0, %1}";
	  else
	    return "%vmovapd\t{%1, %0|%0, %1}";

	case MODE_OI:
	case MODE_TI:
	  if (misaligned_operand (operands[0], V8DFmode)
	      || misaligned_operand (operands[1], V8DFmode))
	    return TARGET_AVX512VL ? "vmovdqu64\t{%1, %0|%0, %1}"
				   : "%vmovdqu\t{%1, %0|%0, %1}";
	  else
	    return TARGET_AVX512VL ? "vmovdqa64\t{%1, %0|%0, %1}"
				   : "%vmovdqa\t{%1, %0|%0, %1}";
	case MODE_XI:
	  if (misaligned_operand (operands[0], V8DFmode)
	      || misaligned_operand (operands[1], V8DFmode))
	    return (V8DFmode == V16SImode
		    || V8DFmode == V8DImode
		    || TARGET_AVX512BW)
		   ? "vmovdqu64\t{%1, %0|%0, %1}"
		   : "vmovdqu64\t{%1, %0|%0, %1}";
	  else
	    return "vmovdqa64\t{%1, %0|%0, %1}";

	default:
	  gcc_unreachable ();
	}

    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_1025 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 858 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_SSELOG1:
      return standard_sse_constant_opcode (insn, operands[1]);

    case TYPE_SSEMOV:
      /* There is no evex-encoded vmov* for sizes smaller than 64-bytes
	 in avx512f, so we need to use workarounds, to access sse registers
	 16-31, which are evex-only. In avx512vl we don't need workarounds.  */
      if (TARGET_AVX512F && 32 < 64 && !TARGET_AVX512VL
	  && (EXT_REX_SSE_REG_P (operands[0])
	      || EXT_REX_SSE_REG_P (operands[1])))
	{
	  if (memory_operand (operands[0], V4DFmode))
	    {
	      if (32 == 32)
		return "vextractf64x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else if (32 == 16)
		return "vextractf32x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else
		gcc_unreachable ();
	    }
	  else if (memory_operand (operands[1], V4DFmode))
	    {
	      if (32 == 32)
		return "vbroadcastf64x4\t{%1, %g0|%g0, %1}";
	      else if (32 == 16)
		return "vbroadcastf32x4\t{%1, %g0|%g0, %1}";
	      else
		gcc_unreachable ();
	    }
	  else
	    /* Reg -> reg move is always aligned.  Just use wider move.  */
	    switch (get_attr_mode (insn))
	      {
	      case MODE_V8SF:
	      case MODE_V4SF:
		return "vmovaps\t{%g1, %g0|%g0, %g1}";
	      case MODE_V4DF:
	      case MODE_V2DF:
		return "vmovapd\t{%g1, %g0|%g0, %g1}";
	      case MODE_OI:
	      case MODE_TI:
		return "vmovdqa64\t{%g1, %g0|%g0, %g1}";
	      default:
		gcc_unreachable ();
	      }
	}

      switch (get_attr_mode (insn))
	{
	case MODE_V16SF:
	case MODE_V8SF:
	case MODE_V4SF:
	  if (misaligned_operand (operands[0], V4DFmode)
	      || misaligned_operand (operands[1], V4DFmode))
	    return "%vmovups\t{%1, %0|%0, %1}";
	  else
	    return "%vmovaps\t{%1, %0|%0, %1}";

	case MODE_V8DF:
	case MODE_V4DF:
	case MODE_V2DF:
	  if (misaligned_operand (operands[0], V4DFmode)
	      || misaligned_operand (operands[1], V4DFmode))
	    return "%vmovupd\t{%1, %0|%0, %1}";
	  else
	    return "%vmovapd\t{%1, %0|%0, %1}";

	case MODE_OI:
	case MODE_TI:
	  if (misaligned_operand (operands[0], V4DFmode)
	      || misaligned_operand (operands[1], V4DFmode))
	    return TARGET_AVX512VL ? "vmovdqu64\t{%1, %0|%0, %1}"
				   : "%vmovdqu\t{%1, %0|%0, %1}";
	  else
	    return TARGET_AVX512VL ? "vmovdqa64\t{%1, %0|%0, %1}"
				   : "%vmovdqa\t{%1, %0|%0, %1}";
	case MODE_XI:
	  if (misaligned_operand (operands[0], V4DFmode)
	      || misaligned_operand (operands[1], V4DFmode))
	    return (V4DFmode == V16SImode
		    || V4DFmode == V8DImode
		    || TARGET_AVX512BW)
		   ? "vmovdqu64\t{%1, %0|%0, %1}"
		   : "vmovdqu64\t{%1, %0|%0, %1}";
	  else
	    return "vmovdqa64\t{%1, %0|%0, %1}";

	default:
	  gcc_unreachable ();
	}

    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_1026 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 858 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  switch (get_attr_type (insn))
    {
    case TYPE_SSELOG1:
      return standard_sse_constant_opcode (insn, operands[1]);

    case TYPE_SSEMOV:
      /* There is no evex-encoded vmov* for sizes smaller than 64-bytes
	 in avx512f, so we need to use workarounds, to access sse registers
	 16-31, which are evex-only. In avx512vl we don't need workarounds.  */
      if (TARGET_AVX512F && 16 < 64 && !TARGET_AVX512VL
	  && (EXT_REX_SSE_REG_P (operands[0])
	      || EXT_REX_SSE_REG_P (operands[1])))
	{
	  if (memory_operand (operands[0], V2DFmode))
	    {
	      if (16 == 32)
		return "vextractf64x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else if (16 == 16)
		return "vextractf32x4\t{$0x0, %g1, %0|%0, %g1, 0x0}";
	      else
		gcc_unreachable ();
	    }
	  else if (memory_operand (operands[1], V2DFmode))
	    {
	      if (16 == 32)
		return "vbroadcastf64x4\t{%1, %g0|%g0, %1}";
	      else if (16 == 16)
		return "vbroadcastf32x4\t{%1, %g0|%g0, %1}";
	      else
		gcc_unreachable ();
	    }
	  else
	    /* Reg -> reg move is always aligned.  Just use wider move.  */
	    switch (get_attr_mode (insn))
	      {
	      case MODE_V8SF:
	      case MODE_V4SF:
		return "vmovaps\t{%g1, %g0|%g0, %g1}";
	      case MODE_V4DF:
	      case MODE_V2DF:
		return "vmovapd\t{%g1, %g0|%g0, %g1}";
	      case MODE_OI:
	      case MODE_TI:
		return "vmovdqa64\t{%g1, %g0|%g0, %g1}";
	      default:
		gcc_unreachable ();
	      }
	}

      switch (get_attr_mode (insn))
	{
	case MODE_V16SF:
	case MODE_V8SF:
	case MODE_V4SF:
	  if (misaligned_operand (operands[0], V2DFmode)
	      || misaligned_operand (operands[1], V2DFmode))
	    return "%vmovups\t{%1, %0|%0, %1}";
	  else
	    return "%vmovaps\t{%1, %0|%0, %1}";

	case MODE_V8DF:
	case MODE_V4DF:
	case MODE_V2DF:
	  if (misaligned_operand (operands[0], V2DFmode)
	      || misaligned_operand (operands[1], V2DFmode))
	    return "%vmovupd\t{%1, %0|%0, %1}";
	  else
	    return "%vmovapd\t{%1, %0|%0, %1}";

	case MODE_OI:
	case MODE_TI:
	  if (misaligned_operand (operands[0], V2DFmode)
	      || misaligned_operand (operands[1], V2DFmode))
	    return TARGET_AVX512VL ? "vmovdqu64\t{%1, %0|%0, %1}"
				   : "%vmovdqu\t{%1, %0|%0, %1}";
	  else
	    return TARGET_AVX512VL ? "vmovdqa64\t{%1, %0|%0, %1}"
				   : "%vmovdqa\t{%1, %0|%0, %1}";
	case MODE_XI:
	  if (misaligned_operand (operands[0], V2DFmode)
	      || misaligned_operand (operands[1], V2DFmode))
	    return (V2DFmode == V16SImode
		    || V2DFmode == V8DImode
		    || TARGET_AVX512BW)
		   ? "vmovdqu64\t{%1, %0|%0, %1}"
		   : "vmovdqu64\t{%1, %0|%0, %1}";
	  else
	    return "vmovdqa64\t{%1, %0|%0, %1}";

	default:
	  gcc_unreachable ();
	}

    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_1027 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 994 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (FLOAT_MODE_P (GET_MODE_INNER (V16SImode)))
    {
      if (misaligned_operand (operands[1], V16SImode))
	return "vmovud\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
      else
	return "vmovad\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
    }
  else
    {
      if (misaligned_operand (operands[1], V16SImode))
	return "vmovdqu32\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
      else
	return "vmovdqa32\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
    }
}
}

static const char *
output_1028 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 994 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (FLOAT_MODE_P (GET_MODE_INNER (V8SImode)))
    {
      if (misaligned_operand (operands[1], V8SImode))
	return "vmovud\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
      else
	return "vmovad\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
    }
  else
    {
      if (misaligned_operand (operands[1], V8SImode))
	return "vmovdqu32\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
      else
	return "vmovdqa32\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
    }
}
}

static const char *
output_1029 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 994 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (FLOAT_MODE_P (GET_MODE_INNER (V4SImode)))
    {
      if (misaligned_operand (operands[1], V4SImode))
	return "vmovud\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
      else
	return "vmovad\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
    }
  else
    {
      if (misaligned_operand (operands[1], V4SImode))
	return "vmovdqu32\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
      else
	return "vmovdqa32\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
    }
}
}

static const char *
output_1030 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 994 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (FLOAT_MODE_P (GET_MODE_INNER (V8DImode)))
    {
      if (misaligned_operand (operands[1], V8DImode))
	return "vmovuq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
      else
	return "vmovaq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
    }
  else
    {
      if (misaligned_operand (operands[1], V8DImode))
	return "vmovdqu64\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
      else
	return "vmovdqa64\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
    }
}
}

static const char *
output_1031 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 994 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (FLOAT_MODE_P (GET_MODE_INNER (V4DImode)))
    {
      if (misaligned_operand (operands[1], V4DImode))
	return "vmovuq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
      else
	return "vmovaq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
    }
  else
    {
      if (misaligned_operand (operands[1], V4DImode))
	return "vmovdqu64\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
      else
	return "vmovdqa64\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
    }
}
}

static const char *
output_1032 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 994 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (FLOAT_MODE_P (GET_MODE_INNER (V2DImode)))
    {
      if (misaligned_operand (operands[1], V2DImode))
	return "vmovuq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
      else
	return "vmovaq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
    }
  else
    {
      if (misaligned_operand (operands[1], V2DImode))
	return "vmovdqu64\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
      else
	return "vmovdqa64\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
    }
}
}

static const char *
output_1033 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 994 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (FLOAT_MODE_P (GET_MODE_INNER (V16SFmode)))
    {
      if (misaligned_operand (operands[1], V16SFmode))
	return "vmovups\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
      else
	return "vmovaps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
    }
  else
    {
      if (misaligned_operand (operands[1], V16SFmode))
	return "vmovdqu32\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
      else
	return "vmovdqa32\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
    }
}
}

static const char *
output_1034 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 994 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (FLOAT_MODE_P (GET_MODE_INNER (V8SFmode)))
    {
      if (misaligned_operand (operands[1], V8SFmode))
	return "vmovups\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
      else
	return "vmovaps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
    }
  else
    {
      if (misaligned_operand (operands[1], V8SFmode))
	return "vmovdqu32\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
      else
	return "vmovdqa32\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
    }
}
}

static const char *
output_1035 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 994 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (FLOAT_MODE_P (GET_MODE_INNER (V4SFmode)))
    {
      if (misaligned_operand (operands[1], V4SFmode))
	return "vmovups\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
      else
	return "vmovaps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
    }
  else
    {
      if (misaligned_operand (operands[1], V4SFmode))
	return "vmovdqu32\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
      else
	return "vmovdqa32\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
    }
}
}

static const char *
output_1036 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 994 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (FLOAT_MODE_P (GET_MODE_INNER (V8DFmode)))
    {
      if (misaligned_operand (operands[1], V8DFmode))
	return "vmovupd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
      else
	return "vmovapd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
    }
  else
    {
      if (misaligned_operand (operands[1], V8DFmode))
	return "vmovdqu64\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
      else
	return "vmovdqa64\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
    }
}
}

static const char *
output_1037 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 994 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (FLOAT_MODE_P (GET_MODE_INNER (V4DFmode)))
    {
      if (misaligned_operand (operands[1], V4DFmode))
	return "vmovupd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
      else
	return "vmovapd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
    }
  else
    {
      if (misaligned_operand (operands[1], V4DFmode))
	return "vmovdqu64\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
      else
	return "vmovdqa64\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
    }
}
}

static const char *
output_1038 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 994 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (FLOAT_MODE_P (GET_MODE_INNER (V2DFmode)))
    {
      if (misaligned_operand (operands[1], V2DFmode))
	return "vmovupd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
      else
	return "vmovapd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
    }
  else
    {
      if (misaligned_operand (operands[1], V2DFmode))
	return "vmovdqu64\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
      else
	return "vmovdqa64\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
    }
}
}

static const char *
output_1063 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1059 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (FLOAT_MODE_P (GET_MODE_INNER (V16SImode)))
    {
      if (misaligned_operand (operands[0], V16SImode))
	return "vmovud\t{%1, %0%{%2%}|%0%{%2%}, %1}";
      else
	return "vmovad\t{%1, %0%{%2%}|%0%{%2%}, %1}";
    }
  else
    {
      if (misaligned_operand (operands[0], V16SImode))
	return "vmovdqu32\t{%1, %0%{%2%}|%0%{%2%}, %1}";
      else
	return "vmovdqa32\t{%1, %0%{%2%}|%0%{%2%}, %1}";
    }
}
}

static const char *
output_1064 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1059 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (FLOAT_MODE_P (GET_MODE_INNER (V8SImode)))
    {
      if (misaligned_operand (operands[0], V8SImode))
	return "vmovud\t{%1, %0%{%2%}|%0%{%2%}, %1}";
      else
	return "vmovad\t{%1, %0%{%2%}|%0%{%2%}, %1}";
    }
  else
    {
      if (misaligned_operand (operands[0], V8SImode))
	return "vmovdqu32\t{%1, %0%{%2%}|%0%{%2%}, %1}";
      else
	return "vmovdqa32\t{%1, %0%{%2%}|%0%{%2%}, %1}";
    }
}
}

static const char *
output_1065 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1059 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (FLOAT_MODE_P (GET_MODE_INNER (V4SImode)))
    {
      if (misaligned_operand (operands[0], V4SImode))
	return "vmovud\t{%1, %0%{%2%}|%0%{%2%}, %1}";
      else
	return "vmovad\t{%1, %0%{%2%}|%0%{%2%}, %1}";
    }
  else
    {
      if (misaligned_operand (operands[0], V4SImode))
	return "vmovdqu32\t{%1, %0%{%2%}|%0%{%2%}, %1}";
      else
	return "vmovdqa32\t{%1, %0%{%2%}|%0%{%2%}, %1}";
    }
}
}

static const char *
output_1066 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1059 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (FLOAT_MODE_P (GET_MODE_INNER (V8DImode)))
    {
      if (misaligned_operand (operands[0], V8DImode))
	return "vmovuq\t{%1, %0%{%2%}|%0%{%2%}, %1}";
      else
	return "vmovaq\t{%1, %0%{%2%}|%0%{%2%}, %1}";
    }
  else
    {
      if (misaligned_operand (operands[0], V8DImode))
	return "vmovdqu64\t{%1, %0%{%2%}|%0%{%2%}, %1}";
      else
	return "vmovdqa64\t{%1, %0%{%2%}|%0%{%2%}, %1}";
    }
}
}

static const char *
output_1067 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1059 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (FLOAT_MODE_P (GET_MODE_INNER (V4DImode)))
    {
      if (misaligned_operand (operands[0], V4DImode))
	return "vmovuq\t{%1, %0%{%2%}|%0%{%2%}, %1}";
      else
	return "vmovaq\t{%1, %0%{%2%}|%0%{%2%}, %1}";
    }
  else
    {
      if (misaligned_operand (operands[0], V4DImode))
	return "vmovdqu64\t{%1, %0%{%2%}|%0%{%2%}, %1}";
      else
	return "vmovdqa64\t{%1, %0%{%2%}|%0%{%2%}, %1}";
    }
}
}

static const char *
output_1068 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1059 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (FLOAT_MODE_P (GET_MODE_INNER (V2DImode)))
    {
      if (misaligned_operand (operands[0], V2DImode))
	return "vmovuq\t{%1, %0%{%2%}|%0%{%2%}, %1}";
      else
	return "vmovaq\t{%1, %0%{%2%}|%0%{%2%}, %1}";
    }
  else
    {
      if (misaligned_operand (operands[0], V2DImode))
	return "vmovdqu64\t{%1, %0%{%2%}|%0%{%2%}, %1}";
      else
	return "vmovdqa64\t{%1, %0%{%2%}|%0%{%2%}, %1}";
    }
}
}

static const char *
output_1069 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1059 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (FLOAT_MODE_P (GET_MODE_INNER (V16SFmode)))
    {
      if (misaligned_operand (operands[0], V16SFmode))
	return "vmovups\t{%1, %0%{%2%}|%0%{%2%}, %1}";
      else
	return "vmovaps\t{%1, %0%{%2%}|%0%{%2%}, %1}";
    }
  else
    {
      if (misaligned_operand (operands[0], V16SFmode))
	return "vmovdqu32\t{%1, %0%{%2%}|%0%{%2%}, %1}";
      else
	return "vmovdqa32\t{%1, %0%{%2%}|%0%{%2%}, %1}";
    }
}
}

static const char *
output_1070 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1059 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (FLOAT_MODE_P (GET_MODE_INNER (V8SFmode)))
    {
      if (misaligned_operand (operands[0], V8SFmode))
	return "vmovups\t{%1, %0%{%2%}|%0%{%2%}, %1}";
      else
	return "vmovaps\t{%1, %0%{%2%}|%0%{%2%}, %1}";
    }
  else
    {
      if (misaligned_operand (operands[0], V8SFmode))
	return "vmovdqu32\t{%1, %0%{%2%}|%0%{%2%}, %1}";
      else
	return "vmovdqa32\t{%1, %0%{%2%}|%0%{%2%}, %1}";
    }
}
}

static const char *
output_1071 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1059 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (FLOAT_MODE_P (GET_MODE_INNER (V4SFmode)))
    {
      if (misaligned_operand (operands[0], V4SFmode))
	return "vmovups\t{%1, %0%{%2%}|%0%{%2%}, %1}";
      else
	return "vmovaps\t{%1, %0%{%2%}|%0%{%2%}, %1}";
    }
  else
    {
      if (misaligned_operand (operands[0], V4SFmode))
	return "vmovdqu32\t{%1, %0%{%2%}|%0%{%2%}, %1}";
      else
	return "vmovdqa32\t{%1, %0%{%2%}|%0%{%2%}, %1}";
    }
}
}

static const char *
output_1072 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1059 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (FLOAT_MODE_P (GET_MODE_INNER (V8DFmode)))
    {
      if (misaligned_operand (operands[0], V8DFmode))
	return "vmovupd\t{%1, %0%{%2%}|%0%{%2%}, %1}";
      else
	return "vmovapd\t{%1, %0%{%2%}|%0%{%2%}, %1}";
    }
  else
    {
      if (misaligned_operand (operands[0], V8DFmode))
	return "vmovdqu64\t{%1, %0%{%2%}|%0%{%2%}, %1}";
      else
	return "vmovdqa64\t{%1, %0%{%2%}|%0%{%2%}, %1}";
    }
}
}

static const char *
output_1073 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1059 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (FLOAT_MODE_P (GET_MODE_INNER (V4DFmode)))
    {
      if (misaligned_operand (operands[0], V4DFmode))
	return "vmovupd\t{%1, %0%{%2%}|%0%{%2%}, %1}";
      else
	return "vmovapd\t{%1, %0%{%2%}|%0%{%2%}, %1}";
    }
  else
    {
      if (misaligned_operand (operands[0], V4DFmode))
	return "vmovdqu64\t{%1, %0%{%2%}|%0%{%2%}, %1}";
      else
	return "vmovdqa64\t{%1, %0%{%2%}|%0%{%2%}, %1}";
    }
}
}

static const char *
output_1074 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1059 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (FLOAT_MODE_P (GET_MODE_INNER (V2DFmode)))
    {
      if (misaligned_operand (operands[0], V2DFmode))
	return "vmovupd\t{%1, %0%{%2%}|%0%{%2%}, %1}";
      else
	return "vmovapd\t{%1, %0%{%2%}|%0%{%2%}, %1}";
    }
  else
    {
      if (misaligned_operand (operands[0], V2DFmode))
	return "vmovdqu64\t{%1, %0%{%2%}|%0%{%2%}, %1}";
      else
	return "vmovdqa64\t{%1, %0%{%2%}|%0%{%2%}, %1}";
    }
}
}

static const char *
output_1095 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1328 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (get_attr_mode (insn) == MODE_HI)
    return "kandw\t{%2, %1, %0|%0, %1, %2}";
  else
    return "kandb\t{%2, %1, %0|%0, %1, %2}";
}
}

static const char *
output_1096 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1328 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (get_attr_mode (insn) == MODE_HI)
    return "korw\t{%2, %1, %0|%0, %1, %2}";
  else
    return "korb\t{%2, %1, %0|%0, %1, %2}";
}
}

static const char *
output_1097 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1328 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (get_attr_mode (insn) == MODE_HI)
    return "kxorw\t{%2, %1, %0|%0, %1, %2}";
  else
    return "kxorb\t{%2, %1, %0|%0, %1, %2}";
}
}

static const char *
output_1098 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1328 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (get_attr_mode (insn) == MODE_HI)
    return "kandw\t{%2, %1, %0|%0, %1, %2}";
  else
    return "kandw\t{%2, %1, %0|%0, %1, %2}";
}
}

static const char *
output_1099 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1328 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (get_attr_mode (insn) == MODE_HI)
    return "korw\t{%2, %1, %0|%0, %1, %2}";
  else
    return "korw\t{%2, %1, %0|%0, %1, %2}";
}
}

static const char *
output_1100 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1328 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (get_attr_mode (insn) == MODE_HI)
    return "kxorw\t{%2, %1, %0|%0, %1, %2}";
  else
    return "kxorw\t{%2, %1, %0|%0, %1, %2}";
}
}

static const char *
output_1101 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1328 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (get_attr_mode (insn) == MODE_HI)
    return "kandw\t{%2, %1, %0|%0, %1, %2}";
  else
    return "kandd\t{%2, %1, %0|%0, %1, %2}";
}
}

static const char *
output_1102 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1328 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (get_attr_mode (insn) == MODE_HI)
    return "korw\t{%2, %1, %0|%0, %1, %2}";
  else
    return "kord\t{%2, %1, %0|%0, %1, %2}";
}
}

static const char *
output_1103 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1328 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (get_attr_mode (insn) == MODE_HI)
    return "kxorw\t{%2, %1, %0|%0, %1, %2}";
  else
    return "kxord\t{%2, %1, %0|%0, %1, %2}";
}
}

static const char *
output_1104 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1328 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (get_attr_mode (insn) == MODE_HI)
    return "kandw\t{%2, %1, %0|%0, %1, %2}";
  else
    return "kandq\t{%2, %1, %0|%0, %1, %2}";
}
}

static const char *
output_1105 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1328 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (get_attr_mode (insn) == MODE_HI)
    return "korw\t{%2, %1, %0|%0, %1, %2}";
  else
    return "korq\t{%2, %1, %0|%0, %1, %2}";
}
}

static const char *
output_1106 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1328 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (get_attr_mode (insn) == MODE_HI)
    return "kxorw\t{%2, %1, %0|%0, %1, %2}";
  else
    return "kxorq\t{%2, %1, %0|%0, %1, %2}";
}
}

static const char *
output_1107 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1351 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (get_attr_mode (insn) == MODE_HI)
    return "kandnw\t{%2, %1, %0|%0, %1, %2}";
  else
    return "kandnb\t{%2, %1, %0|%0, %1, %2}";
}
}

static const char *
output_1108 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1351 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (get_attr_mode (insn) == MODE_HI)
    return "kandnw\t{%2, %1, %0|%0, %1, %2}";
  else
    return "kandnw\t{%2, %1, %0|%0, %1, %2}";
}
}

static const char *
output_1109 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1351 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (get_attr_mode (insn) == MODE_HI)
    return "kandnw\t{%2, %1, %0|%0, %1, %2}";
  else
    return "kandnd\t{%2, %1, %0|%0, %1, %2}";
}
}

static const char *
output_1110 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1351 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (get_attr_mode (insn) == MODE_HI)
    return "kandnw\t{%2, %1, %0|%0, %1, %2}";
  else
    return "kandnq\t{%2, %1, %0|%0, %1, %2}";
}
}

static const char *
output_1111 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1374 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (get_attr_mode (insn) == MODE_HI)
    return "kxnorw\t{%2, %1, %0|%0, %1, %2}";
  else
    return "kxnorb\t{%2, %1, %0|%0, %1, %2}";
}
}

static const char *
output_1112 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1374 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (get_attr_mode (insn) == MODE_HI)
    return "kxnorw\t{%2, %1, %0|%0, %1, %2}";
  else
    return "kxnorw\t{%2, %1, %0|%0, %1, %2}";
}
}

static const char *
output_1113 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1374 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (get_attr_mode (insn) == MODE_HI)
    return "kxnorw\t{%2, %1, %0|%0, %1, %2}";
  else
    return "kxnord\t{%2, %1, %0|%0, %1, %2}";
}
}

static const char *
output_1114 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1374 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (get_attr_mode (insn) == MODE_HI)
    return "kxnorw\t{%2, %1, %0|%0, %1, %2}";
  else
    return "kxnorq\t{%2, %1, %0|%0, %1, %2}";
}
}

static const char *
output_1115 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1395 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (get_attr_mode (insn) == MODE_HI)
    return "knotw\t{%1, %0|%0, %1}";
  else
    return "knotb\t{%1, %0|%0, %1}";
}
}

static const char *
output_1116 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1395 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (get_attr_mode (insn) == MODE_HI)
    return "knotw\t{%1, %0|%0, %1}";
  else
    return "knotw\t{%1, %0|%0, %1}";
}
}

static const char *
output_1117 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1395 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (get_attr_mode (insn) == MODE_HI)
    return "knotw\t{%1, %0|%0, %1}";
  else
    return "knotd\t{%1, %0|%0, %1}";
}
}

static const char *
output_1118 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 1395 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (get_attr_mode (insn) == MODE_HI)
    return "knotw\t{%1, %0|%0, %1}";
  else
    return "knotq\t{%1, %0|%0, %1}";
}
}

static const char * const output_1148[] = {
  "addps\t{%2, %0|%0, %2}",
  "vaddps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1149[] = {
  "addps\t{%2, %0|%0, %2}",
  "vaddps\t{%R3%2, %1, %0|%0, %1, %2%R3}",
};

static const char * const output_1150[] = {
  "addps\t{%2, %0|%0, %2}",
  "vaddps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1151[] = {
  "addps\t{%2, %0|%0, %2}",
  "vaddps\t{%R5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%R5}",
};

static const char * const output_1152[] = {
  "subps\t{%2, %0|%0, %2}",
  "vsubps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1153[] = {
  "subps\t{%2, %0|%0, %2}",
  "vsubps\t{%R3%2, %1, %0|%0, %1, %2%R3}",
};

static const char * const output_1154[] = {
  "subps\t{%2, %0|%0, %2}",
  "vsubps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1155[] = {
  "subps\t{%2, %0|%0, %2}",
  "vsubps\t{%R5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%R5}",
};

static const char * const output_1156[] = {
  "addps\t{%2, %0|%0, %2}",
  "vaddps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1157[] = {
  "addps\t{%2, %0|%0, %2}",
  "vaddps\t{%R3%2, %1, %0|%0, %1, %2%R3}",
};

static const char * const output_1158[] = {
  "addps\t{%2, %0|%0, %2}",
  "vaddps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1159[] = {
  "addps\t{%2, %0|%0, %2}",
  "vaddps\t{%R5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%R5}",
};

static const char * const output_1160[] = {
  "subps\t{%2, %0|%0, %2}",
  "vsubps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1161[] = {
  "subps\t{%2, %0|%0, %2}",
  "vsubps\t{%R3%2, %1, %0|%0, %1, %2%R3}",
};

static const char * const output_1162[] = {
  "subps\t{%2, %0|%0, %2}",
  "vsubps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1163[] = {
  "subps\t{%2, %0|%0, %2}",
  "vsubps\t{%R5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%R5}",
};

static const char * const output_1164[] = {
  "addps\t{%2, %0|%0, %2}",
  "vaddps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1165[] = {
  "addps\t{%2, %0|%0, %2}",
  "vaddps\t{%R3%2, %1, %0|%0, %1, %2%R3}",
};

static const char * const output_1166[] = {
  "addps\t{%2, %0|%0, %2}",
  "vaddps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1167[] = {
  "addps\t{%2, %0|%0, %2}",
  "vaddps\t{%R5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%R5}",
};

static const char * const output_1168[] = {
  "subps\t{%2, %0|%0, %2}",
  "vsubps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1169[] = {
  "subps\t{%2, %0|%0, %2}",
  "vsubps\t{%R3%2, %1, %0|%0, %1, %2%R3}",
};

static const char * const output_1170[] = {
  "subps\t{%2, %0|%0, %2}",
  "vsubps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1171[] = {
  "subps\t{%2, %0|%0, %2}",
  "vsubps\t{%R5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%R5}",
};

static const char * const output_1172[] = {
  "addpd\t{%2, %0|%0, %2}",
  "vaddpd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1173[] = {
  "addpd\t{%2, %0|%0, %2}",
  "vaddpd\t{%R3%2, %1, %0|%0, %1, %2%R3}",
};

static const char * const output_1174[] = {
  "addpd\t{%2, %0|%0, %2}",
  "vaddpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1175[] = {
  "addpd\t{%2, %0|%0, %2}",
  "vaddpd\t{%R5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%R5}",
};

static const char * const output_1176[] = {
  "subpd\t{%2, %0|%0, %2}",
  "vsubpd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1177[] = {
  "subpd\t{%2, %0|%0, %2}",
  "vsubpd\t{%R3%2, %1, %0|%0, %1, %2%R3}",
};

static const char * const output_1178[] = {
  "subpd\t{%2, %0|%0, %2}",
  "vsubpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1179[] = {
  "subpd\t{%2, %0|%0, %2}",
  "vsubpd\t{%R5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%R5}",
};

static const char * const output_1180[] = {
  "addpd\t{%2, %0|%0, %2}",
  "vaddpd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1181[] = {
  "addpd\t{%2, %0|%0, %2}",
  "vaddpd\t{%R3%2, %1, %0|%0, %1, %2%R3}",
};

static const char * const output_1182[] = {
  "addpd\t{%2, %0|%0, %2}",
  "vaddpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1183[] = {
  "addpd\t{%2, %0|%0, %2}",
  "vaddpd\t{%R5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%R5}",
};

static const char * const output_1184[] = {
  "subpd\t{%2, %0|%0, %2}",
  "vsubpd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1185[] = {
  "subpd\t{%2, %0|%0, %2}",
  "vsubpd\t{%R3%2, %1, %0|%0, %1, %2%R3}",
};

static const char * const output_1186[] = {
  "subpd\t{%2, %0|%0, %2}",
  "vsubpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1187[] = {
  "subpd\t{%2, %0|%0, %2}",
  "vsubpd\t{%R5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%R5}",
};

static const char * const output_1188[] = {
  "addpd\t{%2, %0|%0, %2}",
  "vaddpd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1189[] = {
  "addpd\t{%2, %0|%0, %2}",
  "vaddpd\t{%R3%2, %1, %0|%0, %1, %2%R3}",
};

static const char * const output_1190[] = {
  "addpd\t{%2, %0|%0, %2}",
  "vaddpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1191[] = {
  "addpd\t{%2, %0|%0, %2}",
  "vaddpd\t{%R5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%R5}",
};

static const char * const output_1192[] = {
  "subpd\t{%2, %0|%0, %2}",
  "vsubpd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1193[] = {
  "subpd\t{%2, %0|%0, %2}",
  "vsubpd\t{%R3%2, %1, %0|%0, %1, %2%R3}",
};

static const char * const output_1194[] = {
  "subpd\t{%2, %0|%0, %2}",
  "vsubpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1195[] = {
  "subpd\t{%2, %0|%0, %2}",
  "vsubpd\t{%R5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%R5}",
};

static const char * const output_1196[] = {
  "addss\t{%2, %0|%0, %k2}",
  "vaddss\t{%2, %1, %0|%0, %1, %k2}",
};

static const char * const output_1197[] = {
  "addss\t{%2, %0|%0, %k2}",
  "vaddss\t{%R3%2, %1, %0|%0, %1, %k2%R3}",
};

static const char * const output_1198[] = {
  "subss\t{%2, %0|%0, %k2}",
  "vsubss\t{%2, %1, %0|%0, %1, %k2}",
};

static const char * const output_1199[] = {
  "subss\t{%2, %0|%0, %k2}",
  "vsubss\t{%R3%2, %1, %0|%0, %1, %k2%R3}",
};

static const char * const output_1200[] = {
  "addsd\t{%2, %0|%0, %q2}",
  "vaddsd\t{%2, %1, %0|%0, %1, %q2}",
};

static const char * const output_1201[] = {
  "addsd\t{%2, %0|%0, %q2}",
  "vaddsd\t{%R3%2, %1, %0|%0, %1, %q2%R3}",
};

static const char * const output_1202[] = {
  "subsd\t{%2, %0|%0, %q2}",
  "vsubsd\t{%2, %1, %0|%0, %1, %q2}",
};

static const char * const output_1203[] = {
  "subsd\t{%2, %0|%0, %q2}",
  "vsubsd\t{%R3%2, %1, %0|%0, %1, %q2%R3}",
};

static const char * const output_1204[] = {
  "mulps\t{%2, %0|%0, %2}",
  "vmulps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1205[] = {
  "mulps\t{%2, %0|%0, %2}",
  "vmulps\t{%R3%2, %1, %0|%0, %1, %2%R3}",
};

static const char * const output_1206[] = {
  "mulps\t{%2, %0|%0, %2}",
  "vmulps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1207[] = {
  "mulps\t{%2, %0|%0, %2}",
  "vmulps\t{%R5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%R5}",
};

static const char * const output_1208[] = {
  "mulps\t{%2, %0|%0, %2}",
  "vmulps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1209[] = {
  "mulps\t{%2, %0|%0, %2}",
  "vmulps\t{%R3%2, %1, %0|%0, %1, %2%R3}",
};

static const char * const output_1210[] = {
  "mulps\t{%2, %0|%0, %2}",
  "vmulps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1211[] = {
  "mulps\t{%2, %0|%0, %2}",
  "vmulps\t{%R5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%R5}",
};

static const char * const output_1212[] = {
  "mulps\t{%2, %0|%0, %2}",
  "vmulps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1213[] = {
  "mulps\t{%2, %0|%0, %2}",
  "vmulps\t{%R3%2, %1, %0|%0, %1, %2%R3}",
};

static const char * const output_1214[] = {
  "mulps\t{%2, %0|%0, %2}",
  "vmulps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1215[] = {
  "mulps\t{%2, %0|%0, %2}",
  "vmulps\t{%R5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%R5}",
};

static const char * const output_1216[] = {
  "mulpd\t{%2, %0|%0, %2}",
  "vmulpd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1217[] = {
  "mulpd\t{%2, %0|%0, %2}",
  "vmulpd\t{%R3%2, %1, %0|%0, %1, %2%R3}",
};

static const char * const output_1218[] = {
  "mulpd\t{%2, %0|%0, %2}",
  "vmulpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1219[] = {
  "mulpd\t{%2, %0|%0, %2}",
  "vmulpd\t{%R5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%R5}",
};

static const char * const output_1220[] = {
  "mulpd\t{%2, %0|%0, %2}",
  "vmulpd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1221[] = {
  "mulpd\t{%2, %0|%0, %2}",
  "vmulpd\t{%R3%2, %1, %0|%0, %1, %2%R3}",
};

static const char * const output_1222[] = {
  "mulpd\t{%2, %0|%0, %2}",
  "vmulpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1223[] = {
  "mulpd\t{%2, %0|%0, %2}",
  "vmulpd\t{%R5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%R5}",
};

static const char * const output_1224[] = {
  "mulpd\t{%2, %0|%0, %2}",
  "vmulpd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1225[] = {
  "mulpd\t{%2, %0|%0, %2}",
  "vmulpd\t{%R3%2, %1, %0|%0, %1, %2%R3}",
};

static const char * const output_1226[] = {
  "mulpd\t{%2, %0|%0, %2}",
  "vmulpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1227[] = {
  "mulpd\t{%2, %0|%0, %2}",
  "vmulpd\t{%R5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%R5}",
};

static const char * const output_1228[] = {
  "mulss\t{%2, %0|%0, %k2}",
  "vmulss\t{%2, %1, %0|%0, %1, %k2}",
};

static const char * const output_1229[] = {
  "mulss\t{%2, %0|%0, %k2}",
  "vmulss\t{%R3%2, %1, %0|%0, %1, %k2%R3}",
};

static const char * const output_1230[] = {
  "divss\t{%2, %0|%0, %k2}",
  "vdivss\t{%2, %1, %0|%0, %1, %k2}",
};

static const char * const output_1231[] = {
  "divss\t{%2, %0|%0, %k2}",
  "vdivss\t{%R3%2, %1, %0|%0, %1, %k2%R3}",
};

static const char * const output_1232[] = {
  "mulsd\t{%2, %0|%0, %q2}",
  "vmulsd\t{%2, %1, %0|%0, %1, %q2}",
};

static const char * const output_1233[] = {
  "mulsd\t{%2, %0|%0, %q2}",
  "vmulsd\t{%R3%2, %1, %0|%0, %1, %q2%R3}",
};

static const char * const output_1234[] = {
  "divsd\t{%2, %0|%0, %q2}",
  "vdivsd\t{%2, %1, %0|%0, %1, %q2}",
};

static const char * const output_1235[] = {
  "divsd\t{%2, %0|%0, %q2}",
  "vdivsd\t{%R3%2, %1, %0|%0, %1, %q2%R3}",
};

static const char * const output_1236[] = {
  "divps\t{%2, %0|%0, %2}",
  "vdivps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1237[] = {
  "divps\t{%2, %0|%0, %2}",
  "vdivps\t{%R3%2, %1, %0|%0, %1, %2%R3}",
};

static const char * const output_1238[] = {
  "divps\t{%2, %0|%0, %2}",
  "vdivps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1239[] = {
  "divps\t{%2, %0|%0, %2}",
  "vdivps\t{%R5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%R5}",
};

static const char * const output_1240[] = {
  "divps\t{%2, %0|%0, %2}",
  "vdivps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1241[] = {
  "divps\t{%2, %0|%0, %2}",
  "vdivps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1242[] = {
  "divps\t{%2, %0|%0, %2}",
  "vdivps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1243[] = {
  "divps\t{%2, %0|%0, %2}",
  "vdivps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1244[] = {
  "divpd\t{%2, %0|%0, %2}",
  "vdivpd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1245[] = {
  "divpd\t{%2, %0|%0, %2}",
  "vdivpd\t{%R3%2, %1, %0|%0, %1, %2%R3}",
};

static const char * const output_1246[] = {
  "divpd\t{%2, %0|%0, %2}",
  "vdivpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1247[] = {
  "divpd\t{%2, %0|%0, %2}",
  "vdivpd\t{%R5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%R5}",
};

static const char * const output_1248[] = {
  "divpd\t{%2, %0|%0, %2}",
  "vdivpd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1249[] = {
  "divpd\t{%2, %0|%0, %2}",
  "vdivpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1250[] = {
  "divpd\t{%2, %0|%0, %2}",
  "vdivpd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1251[] = {
  "divpd\t{%2, %0|%0, %2}",
  "vdivpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1254[] = {
  "rcpss\t{%1, %0|%0, %k1}",
  "vrcpss\t{%1, %2, %0|%0, %2, %k1}",
};

static const char * const output_1269[] = {
  "sqrtps\t{%1, %0|%0, %1}",
  "vsqrtps\t{%1, %0|%0, %1}",
};

static const char * const output_1270[] = {
  "sqrtps\t{%1, %0|%0, %1}",
  "vsqrtps\t{%R2%1, %0|%0, %1%R2}",
};

static const char * const output_1271[] = {
  "sqrtps\t{%1, %0|%0, %1}",
  "vsqrtps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
};

static const char * const output_1272[] = {
  "sqrtps\t{%1, %0|%0, %1}",
  "vsqrtps\t{%R4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%R4}",
};

static const char * const output_1273[] = {
  "sqrtps\t{%1, %0|%0, %1}",
  "vsqrtps\t{%1, %0|%0, %1}",
};

static const char * const output_1274[] = {
  "sqrtps\t{%1, %0|%0, %1}",
  "vsqrtps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
};

static const char * const output_1275[] = {
  "sqrtps\t{%1, %0|%0, %1}",
  "vsqrtps\t{%1, %0|%0, %1}",
};

static const char * const output_1276[] = {
  "sqrtps\t{%1, %0|%0, %1}",
  "vsqrtps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
};

static const char * const output_1277[] = {
  "sqrtpd\t{%1, %0|%0, %1}",
  "vsqrtpd\t{%1, %0|%0, %1}",
};

static const char * const output_1278[] = {
  "sqrtpd\t{%1, %0|%0, %1}",
  "vsqrtpd\t{%R2%1, %0|%0, %1%R2}",
};

static const char * const output_1279[] = {
  "sqrtpd\t{%1, %0|%0, %1}",
  "vsqrtpd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
};

static const char * const output_1280[] = {
  "sqrtpd\t{%1, %0|%0, %1}",
  "vsqrtpd\t{%R4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%R4}",
};

static const char * const output_1281[] = {
  "sqrtpd\t{%1, %0|%0, %1}",
  "vsqrtpd\t{%1, %0|%0, %1}",
};

static const char * const output_1282[] = {
  "sqrtpd\t{%1, %0|%0, %1}",
  "vsqrtpd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
};

static const char * const output_1283[] = {
  "sqrtpd\t{%1, %0|%0, %1}",
  "vsqrtpd\t{%1, %0|%0, %1}",
};

static const char * const output_1284[] = {
  "sqrtpd\t{%1, %0|%0, %1}",
  "vsqrtpd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
};

static const char * const output_1285[] = {
  "sqrtss\t{%1, %0|%0, %k1}",
  "vsqrtss\t{%1, %2, %0|%0, %2, %k1}",
};

static const char * const output_1286[] = {
  "sqrtss\t{%1, %0|%0, %k1}",
  "vsqrtss\t{%R3%1, %2, %0|%0, %2, %k1%R3}",
};

static const char * const output_1287[] = {
  "sqrtsd\t{%1, %0|%0, %q1}",
  "vsqrtsd\t{%1, %2, %0|%0, %2, %q1}",
};

static const char * const output_1288[] = {
  "sqrtsd\t{%1, %0|%0, %q1}",
  "vsqrtsd\t{%R3%1, %2, %0|%0, %2, %q1%R3}",
};

static const char * const output_1305[] = {
  "rsqrtss\t{%1, %0|%0, %k1}",
  "vrsqrtss\t{%1, %2, %0|%0, %2, %k1}",
};

static const char * const output_1306[] = {
  "maxps\t{%2, %0|%0, %2}",
  "vmaxps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1307[] = {
  "maxps\t{%2, %0|%0, %2}",
  "vmaxps\t{%r3%2, %1, %0|%0, %1, %2%r3}",
};

static const char * const output_1308[] = {
  "maxps\t{%2, %0|%0, %2}",
  "vmaxps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1309[] = {
  "maxps\t{%2, %0|%0, %2}",
  "vmaxps\t{%r5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%r5}",
};

static const char * const output_1310[] = {
  "minps\t{%2, %0|%0, %2}",
  "vminps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1311[] = {
  "minps\t{%2, %0|%0, %2}",
  "vminps\t{%r3%2, %1, %0|%0, %1, %2%r3}",
};

static const char * const output_1312[] = {
  "minps\t{%2, %0|%0, %2}",
  "vminps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1313[] = {
  "minps\t{%2, %0|%0, %2}",
  "vminps\t{%r5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%r5}",
};

static const char * const output_1314[] = {
  "maxps\t{%2, %0|%0, %2}",
  "vmaxps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1315[] = {
  "maxps\t{%2, %0|%0, %2}",
  "vmaxps\t{%r3%2, %1, %0|%0, %1, %2%r3}",
};

static const char * const output_1316[] = {
  "maxps\t{%2, %0|%0, %2}",
  "vmaxps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1317[] = {
  "maxps\t{%2, %0|%0, %2}",
  "vmaxps\t{%r5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%r5}",
};

static const char * const output_1318[] = {
  "minps\t{%2, %0|%0, %2}",
  "vminps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1319[] = {
  "minps\t{%2, %0|%0, %2}",
  "vminps\t{%r3%2, %1, %0|%0, %1, %2%r3}",
};

static const char * const output_1320[] = {
  "minps\t{%2, %0|%0, %2}",
  "vminps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1321[] = {
  "minps\t{%2, %0|%0, %2}",
  "vminps\t{%r5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%r5}",
};

static const char * const output_1322[] = {
  "maxps\t{%2, %0|%0, %2}",
  "vmaxps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1323[] = {
  "maxps\t{%2, %0|%0, %2}",
  "vmaxps\t{%r3%2, %1, %0|%0, %1, %2%r3}",
};

static const char * const output_1324[] = {
  "maxps\t{%2, %0|%0, %2}",
  "vmaxps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1325[] = {
  "maxps\t{%2, %0|%0, %2}",
  "vmaxps\t{%r5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%r5}",
};

static const char * const output_1326[] = {
  "minps\t{%2, %0|%0, %2}",
  "vminps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1327[] = {
  "minps\t{%2, %0|%0, %2}",
  "vminps\t{%r3%2, %1, %0|%0, %1, %2%r3}",
};

static const char * const output_1328[] = {
  "minps\t{%2, %0|%0, %2}",
  "vminps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1329[] = {
  "minps\t{%2, %0|%0, %2}",
  "vminps\t{%r5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%r5}",
};

static const char * const output_1330[] = {
  "maxpd\t{%2, %0|%0, %2}",
  "vmaxpd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1331[] = {
  "maxpd\t{%2, %0|%0, %2}",
  "vmaxpd\t{%r3%2, %1, %0|%0, %1, %2%r3}",
};

static const char * const output_1332[] = {
  "maxpd\t{%2, %0|%0, %2}",
  "vmaxpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1333[] = {
  "maxpd\t{%2, %0|%0, %2}",
  "vmaxpd\t{%r5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%r5}",
};

static const char * const output_1334[] = {
  "minpd\t{%2, %0|%0, %2}",
  "vminpd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1335[] = {
  "minpd\t{%2, %0|%0, %2}",
  "vminpd\t{%r3%2, %1, %0|%0, %1, %2%r3}",
};

static const char * const output_1336[] = {
  "minpd\t{%2, %0|%0, %2}",
  "vminpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1337[] = {
  "minpd\t{%2, %0|%0, %2}",
  "vminpd\t{%r5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%r5}",
};

static const char * const output_1338[] = {
  "maxpd\t{%2, %0|%0, %2}",
  "vmaxpd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1339[] = {
  "maxpd\t{%2, %0|%0, %2}",
  "vmaxpd\t{%r3%2, %1, %0|%0, %1, %2%r3}",
};

static const char * const output_1340[] = {
  "maxpd\t{%2, %0|%0, %2}",
  "vmaxpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1341[] = {
  "maxpd\t{%2, %0|%0, %2}",
  "vmaxpd\t{%r5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%r5}",
};

static const char * const output_1342[] = {
  "minpd\t{%2, %0|%0, %2}",
  "vminpd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1343[] = {
  "minpd\t{%2, %0|%0, %2}",
  "vminpd\t{%r3%2, %1, %0|%0, %1, %2%r3}",
};

static const char * const output_1344[] = {
  "minpd\t{%2, %0|%0, %2}",
  "vminpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1345[] = {
  "minpd\t{%2, %0|%0, %2}",
  "vminpd\t{%r5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%r5}",
};

static const char * const output_1346[] = {
  "maxpd\t{%2, %0|%0, %2}",
  "vmaxpd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1347[] = {
  "maxpd\t{%2, %0|%0, %2}",
  "vmaxpd\t{%r3%2, %1, %0|%0, %1, %2%r3}",
};

static const char * const output_1348[] = {
  "maxpd\t{%2, %0|%0, %2}",
  "vmaxpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1349[] = {
  "maxpd\t{%2, %0|%0, %2}",
  "vmaxpd\t{%r5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%r5}",
};

static const char * const output_1350[] = {
  "minpd\t{%2, %0|%0, %2}",
  "vminpd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1351[] = {
  "minpd\t{%2, %0|%0, %2}",
  "vminpd\t{%r3%2, %1, %0|%0, %1, %2%r3}",
};

static const char * const output_1352[] = {
  "minpd\t{%2, %0|%0, %2}",
  "vminpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1353[] = {
  "minpd\t{%2, %0|%0, %2}",
  "vminpd\t{%r5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%r5}",
};

static const char * const output_1354[] = {
  "maxps\t{%2, %0|%0, %2}",
  "vmaxps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1355[] = {
  "maxps\t{%2, %0|%0, %2}",
  "vmaxps\t{%r3%2, %1, %0|%0, %1, %2%r3}",
};

static const char * const output_1356[] = {
  "maxps\t{%2, %0|%0, %2}",
  "vmaxps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1357[] = {
  "maxps\t{%2, %0|%0, %2}",
  "vmaxps\t{%r5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%r5}",
};

static const char * const output_1358[] = {
  "minps\t{%2, %0|%0, %2}",
  "vminps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1359[] = {
  "minps\t{%2, %0|%0, %2}",
  "vminps\t{%r3%2, %1, %0|%0, %1, %2%r3}",
};

static const char * const output_1360[] = {
  "minps\t{%2, %0|%0, %2}",
  "vminps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1361[] = {
  "minps\t{%2, %0|%0, %2}",
  "vminps\t{%r5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%r5}",
};

static const char * const output_1362[] = {
  "maxps\t{%2, %0|%0, %2}",
  "vmaxps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1363[] = {
  "maxps\t{%2, %0|%0, %2}",
  "vmaxps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1364[] = {
  "minps\t{%2, %0|%0, %2}",
  "vminps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1365[] = {
  "minps\t{%2, %0|%0, %2}",
  "vminps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1366[] = {
  "maxps\t{%2, %0|%0, %2}",
  "vmaxps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1367[] = {
  "maxps\t{%2, %0|%0, %2}",
  "vmaxps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1368[] = {
  "minps\t{%2, %0|%0, %2}",
  "vminps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1369[] = {
  "minps\t{%2, %0|%0, %2}",
  "vminps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1370[] = {
  "maxpd\t{%2, %0|%0, %2}",
  "vmaxpd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1371[] = {
  "maxpd\t{%2, %0|%0, %2}",
  "vmaxpd\t{%r3%2, %1, %0|%0, %1, %2%r3}",
};

static const char * const output_1372[] = {
  "maxpd\t{%2, %0|%0, %2}",
  "vmaxpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1373[] = {
  "maxpd\t{%2, %0|%0, %2}",
  "vmaxpd\t{%r5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%r5}",
};

static const char * const output_1374[] = {
  "minpd\t{%2, %0|%0, %2}",
  "vminpd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1375[] = {
  "minpd\t{%2, %0|%0, %2}",
  "vminpd\t{%r3%2, %1, %0|%0, %1, %2%r3}",
};

static const char * const output_1376[] = {
  "minpd\t{%2, %0|%0, %2}",
  "vminpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1377[] = {
  "minpd\t{%2, %0|%0, %2}",
  "vminpd\t{%r5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%r5}",
};

static const char * const output_1378[] = {
  "maxpd\t{%2, %0|%0, %2}",
  "vmaxpd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1379[] = {
  "maxpd\t{%2, %0|%0, %2}",
  "vmaxpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1380[] = {
  "minpd\t{%2, %0|%0, %2}",
  "vminpd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1381[] = {
  "minpd\t{%2, %0|%0, %2}",
  "vminpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1382[] = {
  "maxpd\t{%2, %0|%0, %2}",
  "vmaxpd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1383[] = {
  "maxpd\t{%2, %0|%0, %2}",
  "vmaxpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1384[] = {
  "minpd\t{%2, %0|%0, %2}",
  "vminpd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1385[] = {
  "minpd\t{%2, %0|%0, %2}",
  "vminpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_1386[] = {
  "maxss\t{%2, %0|%0, %k2}",
  "vmaxss\t{%2, %1, %0|%0, %1, %k2}",
};

static const char * const output_1387[] = {
  "maxss\t{%2, %0|%0, %k2}",
  "vmaxss\t{%r3%2, %1, %0|%0, %1, %k2%r3}",
};

static const char * const output_1388[] = {
  "minss\t{%2, %0|%0, %k2}",
  "vminss\t{%2, %1, %0|%0, %1, %k2}",
};

static const char * const output_1389[] = {
  "minss\t{%2, %0|%0, %k2}",
  "vminss\t{%r3%2, %1, %0|%0, %1, %k2%r3}",
};

static const char * const output_1390[] = {
  "maxsd\t{%2, %0|%0, %q2}",
  "vmaxsd\t{%2, %1, %0|%0, %1, %q2}",
};

static const char * const output_1391[] = {
  "maxsd\t{%2, %0|%0, %q2}",
  "vmaxsd\t{%r3%2, %1, %0|%0, %1, %q2%r3}",
};

static const char * const output_1392[] = {
  "minsd\t{%2, %0|%0, %q2}",
  "vminsd\t{%2, %1, %0|%0, %1, %q2}",
};

static const char * const output_1393[] = {
  "minsd\t{%2, %0|%0, %q2}",
  "vminsd\t{%r3%2, %1, %0|%0, %1, %q2%r3}",
};

static const char * const output_1395[] = {
  "addsubpd\t{%2, %0|%0, %2}",
  "vaddsubpd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1397[] = {
  "addsubps\t{%2, %0|%0, %2}",
  "vaddsubps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1400[] = {
  "haddpd\t{%2, %0|%0, %2}",
  "vhaddpd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1401[] = {
  "hsubpd\t{%2, %0|%0, %2}",
  "vhsubpd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1402[] = {
  "haddpd\t{%0, %0|%0, %0}",
  "vhaddpd\t{%1, %1, %0|%0, %1, %1}",
};

static const char * const output_1403[] = {
  "hsubpd\t{%0, %0|%0, %0}",
  "vhsubpd\t{%1, %1, %0|%0, %1, %1}",
};

static const char * const output_1406[] = {
  "haddps\t{%2, %0|%0, %2}",
  "vhaddps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1407[] = {
  "hsubps\t{%2, %0|%0, %2}",
  "vhsubps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1428[] = {
  "cmp%D3ps\t{%2, %0|%0, %2}",
  "vcmp%D3ps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1429[] = {
  "cmp%D3ps\t{%2, %0|%0, %2}",
  "vcmp%D3ps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1430[] = {
  "cmp%D3pd\t{%2, %0|%0, %2}",
  "vcmp%D3pd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1431[] = {
  "cmp%D3pd\t{%2, %0|%0, %2}",
  "vcmp%D3pd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1432[] = {
  "cmp%D3ps\t{%2, %0|%0, %2}",
  "vcmp%D3ps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1433[] = {
  "cmp%D3ps\t{%2, %0|%0, %2}",
  "vcmp%D3ps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1434[] = {
  "cmp%D3pd\t{%2, %0|%0, %2}",
  "vcmp%D3pd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1435[] = {
  "cmp%D3pd\t{%2, %0|%0, %2}",
  "vcmp%D3pd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1436[] = {
  "cmp%D3ss\t{%2, %0|%0, %k2}",
  "vcmp%D3ss\t{%2, %1, %0|%0, %1, %k2}",
};

static const char * const output_1437[] = {
  "cmp%D3sd\t{%2, %0|%0, %q2}",
  "vcmp%D3sd\t{%2, %1, %0|%0, %1, %q2}",
};

static const char *
output_1528 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3024 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  switch (which_alternative)
    {
    case 0:
      ops = "andn%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
    case 2:
    case 3:
      ops = "vandn%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  switch (get_attr_mode (insn))
    {
    case MODE_V8SF:
    case MODE_V4SF:
      suffix = "ps";
      break;
    case MODE_OI:
    case MODE_TI:
      /* There is no vandnp[sd] in avx512f.  Use vpandn[qd].  */
      suffix = GET_MODE_INNER (V8SFmode) == DFmode ? "q" : "d";
      ops = "vpandn%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      suffix = "ps";
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1529 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3024 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  switch (which_alternative)
    {
    case 0:
      ops = "andn%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
    case 2:
    case 3:
      ops = "vandn%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  switch (get_attr_mode (insn))
    {
    case MODE_V8SF:
    case MODE_V4SF:
      suffix = "ps";
      break;
    case MODE_OI:
    case MODE_TI:
      /* There is no vandnp[sd] in avx512f.  Use vpandn[qd].  */
      suffix = GET_MODE_INNER (V8SFmode) == DFmode ? "q" : "d";
      ops = "vpandn%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      suffix = "ps";
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1530 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3024 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  switch (which_alternative)
    {
    case 0:
      ops = "andn%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
    case 2:
    case 3:
      ops = "vandn%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  switch (get_attr_mode (insn))
    {
    case MODE_V8SF:
    case MODE_V4SF:
      suffix = "ps";
      break;
    case MODE_OI:
    case MODE_TI:
      /* There is no vandnp[sd] in avx512f.  Use vpandn[qd].  */
      suffix = GET_MODE_INNER (V4SFmode) == DFmode ? "q" : "d";
      ops = "vpandn%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      suffix = "ps";
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1531 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3024 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  switch (which_alternative)
    {
    case 0:
      ops = "andn%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
    case 2:
    case 3:
      ops = "vandn%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  switch (get_attr_mode (insn))
    {
    case MODE_V8SF:
    case MODE_V4SF:
      suffix = "ps";
      break;
    case MODE_OI:
    case MODE_TI:
      /* There is no vandnp[sd] in avx512f.  Use vpandn[qd].  */
      suffix = GET_MODE_INNER (V4SFmode) == DFmode ? "q" : "d";
      ops = "vpandn%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      suffix = "ps";
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1532 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3024 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  switch (which_alternative)
    {
    case 0:
      ops = "andn%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
    case 2:
    case 3:
      ops = "vandn%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  switch (get_attr_mode (insn))
    {
    case MODE_V8SF:
    case MODE_V4SF:
      suffix = "ps";
      break;
    case MODE_OI:
    case MODE_TI:
      /* There is no vandnp[sd] in avx512f.  Use vpandn[qd].  */
      suffix = GET_MODE_INNER (V4DFmode) == DFmode ? "q" : "d";
      ops = "vpandn%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      suffix = "pd";
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1533 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3024 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  switch (which_alternative)
    {
    case 0:
      ops = "andn%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
    case 2:
    case 3:
      ops = "vandn%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  switch (get_attr_mode (insn))
    {
    case MODE_V8SF:
    case MODE_V4SF:
      suffix = "ps";
      break;
    case MODE_OI:
    case MODE_TI:
      /* There is no vandnp[sd] in avx512f.  Use vpandn[qd].  */
      suffix = GET_MODE_INNER (V4DFmode) == DFmode ? "q" : "d";
      ops = "vpandn%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      suffix = "pd";
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1534 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3024 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  switch (which_alternative)
    {
    case 0:
      ops = "andn%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
    case 2:
    case 3:
      ops = "vandn%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  switch (get_attr_mode (insn))
    {
    case MODE_V8SF:
    case MODE_V4SF:
      suffix = "ps";
      break;
    case MODE_OI:
    case MODE_TI:
      /* There is no vandnp[sd] in avx512f.  Use vpandn[qd].  */
      suffix = GET_MODE_INNER (V2DFmode) == DFmode ? "q" : "d";
      ops = "vpandn%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      suffix = "pd";
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1535 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3024 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  switch (which_alternative)
    {
    case 0:
      ops = "andn%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
    case 2:
    case 3:
      ops = "vandn%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  switch (get_attr_mode (insn))
    {
    case MODE_V8SF:
    case MODE_V4SF:
      suffix = "ps";
      break;
    case MODE_OI:
    case MODE_TI:
      /* There is no vandnp[sd] in avx512f.  Use vpandn[qd].  */
      suffix = GET_MODE_INNER (V2DFmode) == DFmode ? "q" : "d";
      ops = "vpandn%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      suffix = "pd";
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1536 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3090 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  suffix = "ps";
  ops = "";

  /* There is no vandnp[sd] in avx512f.  Use vpandn[qd].  */
  if (!TARGET_AVX512DQ)
    {
      suffix = GET_MODE_INNER (V16SFmode) == DFmode ? "q" : "d";
      ops = "p";
    }

  snprintf (buf, sizeof (buf),
	    "v%sandn%s\t{%%2, %%1, %%0|%%0, %%1, %%2}",
	    ops, suffix);
  return buf;
}
}

static const char *
output_1537 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3090 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  suffix = "ps";
  ops = "";

  /* There is no vandnp[sd] in avx512f.  Use vpandn[qd].  */
  if (!TARGET_AVX512DQ)
    {
      suffix = GET_MODE_INNER (V16SFmode) == DFmode ? "q" : "d";
      ops = "p";
    }

  snprintf (buf, sizeof (buf),
	    "v%sandn%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}",
	    ops, suffix);
  return buf;
}
}

static const char *
output_1538 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3090 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  suffix = "pd";
  ops = "";

  /* There is no vandnp[sd] in avx512f.  Use vpandn[qd].  */
  if (!TARGET_AVX512DQ)
    {
      suffix = GET_MODE_INNER (V8DFmode) == DFmode ? "q" : "d";
      ops = "p";
    }

  snprintf (buf, sizeof (buf),
	    "v%sandn%s\t{%%2, %%1, %%0|%%0, %%1, %%2}",
	    ops, suffix);
  return buf;
}
}

static const char *
output_1539 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3090 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  suffix = "pd";
  ops = "";

  /* There is no vandnp[sd] in avx512f.  Use vpandn[qd].  */
  if (!TARGET_AVX512DQ)
    {
      suffix = GET_MODE_INNER (V8DFmode) == DFmode ? "q" : "d";
      ops = "p";
    }

  snprintf (buf, sizeof (buf),
	    "v%sandn%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}",
	    ops, suffix);
  return buf;
}
}

static const char *
output_1540 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3140 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  switch (which_alternative)
    {
    case 0:
      ops = "and%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
    case 2:
    case 3:
      ops = "vand%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  switch (get_attr_mode (insn))
    {
    case MODE_V8SF:
    case MODE_V4SF:
      suffix = "ps";
      break;
    case MODE_OI:
    case MODE_TI:
      /* There is no vandp[sd] in avx512f.  Use vpand[qd].  */
      suffix = GET_MODE_INNER (V8SFmode) == DFmode ? "q" : "d";
      ops = "vpand%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      suffix = "ps";
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1541 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3140 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  switch (which_alternative)
    {
    case 0:
      ops = "and%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
    case 2:
    case 3:
      ops = "vand%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  switch (get_attr_mode (insn))
    {
    case MODE_V8SF:
    case MODE_V4SF:
      suffix = "ps";
      break;
    case MODE_OI:
    case MODE_TI:
      /* There is no vandp[sd] in avx512f.  Use vpand[qd].  */
      suffix = GET_MODE_INNER (V8SFmode) == DFmode ? "q" : "d";
      ops = "vpand%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      suffix = "ps";
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1542 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3140 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  switch (which_alternative)
    {
    case 0:
      ops = "or%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
    case 2:
    case 3:
      ops = "vor%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  switch (get_attr_mode (insn))
    {
    case MODE_V8SF:
    case MODE_V4SF:
      suffix = "ps";
      break;
    case MODE_OI:
    case MODE_TI:
      /* There is no vorp[sd] in avx512f.  Use vpor[qd].  */
      suffix = GET_MODE_INNER (V8SFmode) == DFmode ? "q" : "d";
      ops = "vpor%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      suffix = "ps";
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1543 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3140 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  switch (which_alternative)
    {
    case 0:
      ops = "or%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
    case 2:
    case 3:
      ops = "vor%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  switch (get_attr_mode (insn))
    {
    case MODE_V8SF:
    case MODE_V4SF:
      suffix = "ps";
      break;
    case MODE_OI:
    case MODE_TI:
      /* There is no vorp[sd] in avx512f.  Use vpor[qd].  */
      suffix = GET_MODE_INNER (V8SFmode) == DFmode ? "q" : "d";
      ops = "vpor%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      suffix = "ps";
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1544 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3140 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  switch (which_alternative)
    {
    case 0:
      ops = "xor%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
    case 2:
    case 3:
      ops = "vxor%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  switch (get_attr_mode (insn))
    {
    case MODE_V8SF:
    case MODE_V4SF:
      suffix = "ps";
      break;
    case MODE_OI:
    case MODE_TI:
      /* There is no vxorp[sd] in avx512f.  Use vpxor[qd].  */
      suffix = GET_MODE_INNER (V8SFmode) == DFmode ? "q" : "d";
      ops = "vpxor%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      suffix = "ps";
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1545 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3140 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  switch (which_alternative)
    {
    case 0:
      ops = "xor%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
    case 2:
    case 3:
      ops = "vxor%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  switch (get_attr_mode (insn))
    {
    case MODE_V8SF:
    case MODE_V4SF:
      suffix = "ps";
      break;
    case MODE_OI:
    case MODE_TI:
      /* There is no vxorp[sd] in avx512f.  Use vpxor[qd].  */
      suffix = GET_MODE_INNER (V8SFmode) == DFmode ? "q" : "d";
      ops = "vpxor%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      suffix = "ps";
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1546 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3140 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  switch (which_alternative)
    {
    case 0:
      ops = "and%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
    case 2:
    case 3:
      ops = "vand%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  switch (get_attr_mode (insn))
    {
    case MODE_V8SF:
    case MODE_V4SF:
      suffix = "ps";
      break;
    case MODE_OI:
    case MODE_TI:
      /* There is no vandp[sd] in avx512f.  Use vpand[qd].  */
      suffix = GET_MODE_INNER (V4SFmode) == DFmode ? "q" : "d";
      ops = "vpand%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      suffix = "ps";
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1547 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3140 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  switch (which_alternative)
    {
    case 0:
      ops = "and%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
    case 2:
    case 3:
      ops = "vand%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  switch (get_attr_mode (insn))
    {
    case MODE_V8SF:
    case MODE_V4SF:
      suffix = "ps";
      break;
    case MODE_OI:
    case MODE_TI:
      /* There is no vandp[sd] in avx512f.  Use vpand[qd].  */
      suffix = GET_MODE_INNER (V4SFmode) == DFmode ? "q" : "d";
      ops = "vpand%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      suffix = "ps";
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1548 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3140 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  switch (which_alternative)
    {
    case 0:
      ops = "or%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
    case 2:
    case 3:
      ops = "vor%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  switch (get_attr_mode (insn))
    {
    case MODE_V8SF:
    case MODE_V4SF:
      suffix = "ps";
      break;
    case MODE_OI:
    case MODE_TI:
      /* There is no vorp[sd] in avx512f.  Use vpor[qd].  */
      suffix = GET_MODE_INNER (V4SFmode) == DFmode ? "q" : "d";
      ops = "vpor%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      suffix = "ps";
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1549 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3140 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  switch (which_alternative)
    {
    case 0:
      ops = "or%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
    case 2:
    case 3:
      ops = "vor%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  switch (get_attr_mode (insn))
    {
    case MODE_V8SF:
    case MODE_V4SF:
      suffix = "ps";
      break;
    case MODE_OI:
    case MODE_TI:
      /* There is no vorp[sd] in avx512f.  Use vpor[qd].  */
      suffix = GET_MODE_INNER (V4SFmode) == DFmode ? "q" : "d";
      ops = "vpor%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      suffix = "ps";
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1550 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3140 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  switch (which_alternative)
    {
    case 0:
      ops = "xor%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
    case 2:
    case 3:
      ops = "vxor%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  switch (get_attr_mode (insn))
    {
    case MODE_V8SF:
    case MODE_V4SF:
      suffix = "ps";
      break;
    case MODE_OI:
    case MODE_TI:
      /* There is no vxorp[sd] in avx512f.  Use vpxor[qd].  */
      suffix = GET_MODE_INNER (V4SFmode) == DFmode ? "q" : "d";
      ops = "vpxor%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      suffix = "ps";
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1551 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3140 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  switch (which_alternative)
    {
    case 0:
      ops = "xor%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
    case 2:
    case 3:
      ops = "vxor%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  switch (get_attr_mode (insn))
    {
    case MODE_V8SF:
    case MODE_V4SF:
      suffix = "ps";
      break;
    case MODE_OI:
    case MODE_TI:
      /* There is no vxorp[sd] in avx512f.  Use vpxor[qd].  */
      suffix = GET_MODE_INNER (V4SFmode) == DFmode ? "q" : "d";
      ops = "vpxor%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      suffix = "ps";
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1552 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3140 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  switch (which_alternative)
    {
    case 0:
      ops = "and%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
    case 2:
    case 3:
      ops = "vand%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  switch (get_attr_mode (insn))
    {
    case MODE_V8SF:
    case MODE_V4SF:
      suffix = "ps";
      break;
    case MODE_OI:
    case MODE_TI:
      /* There is no vandp[sd] in avx512f.  Use vpand[qd].  */
      suffix = GET_MODE_INNER (V4DFmode) == DFmode ? "q" : "d";
      ops = "vpand%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      suffix = "pd";
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1553 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3140 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  switch (which_alternative)
    {
    case 0:
      ops = "and%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
    case 2:
    case 3:
      ops = "vand%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  switch (get_attr_mode (insn))
    {
    case MODE_V8SF:
    case MODE_V4SF:
      suffix = "ps";
      break;
    case MODE_OI:
    case MODE_TI:
      /* There is no vandp[sd] in avx512f.  Use vpand[qd].  */
      suffix = GET_MODE_INNER (V4DFmode) == DFmode ? "q" : "d";
      ops = "vpand%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      suffix = "pd";
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1554 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3140 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  switch (which_alternative)
    {
    case 0:
      ops = "or%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
    case 2:
    case 3:
      ops = "vor%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  switch (get_attr_mode (insn))
    {
    case MODE_V8SF:
    case MODE_V4SF:
      suffix = "ps";
      break;
    case MODE_OI:
    case MODE_TI:
      /* There is no vorp[sd] in avx512f.  Use vpor[qd].  */
      suffix = GET_MODE_INNER (V4DFmode) == DFmode ? "q" : "d";
      ops = "vpor%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      suffix = "pd";
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1555 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3140 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  switch (which_alternative)
    {
    case 0:
      ops = "or%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
    case 2:
    case 3:
      ops = "vor%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  switch (get_attr_mode (insn))
    {
    case MODE_V8SF:
    case MODE_V4SF:
      suffix = "ps";
      break;
    case MODE_OI:
    case MODE_TI:
      /* There is no vorp[sd] in avx512f.  Use vpor[qd].  */
      suffix = GET_MODE_INNER (V4DFmode) == DFmode ? "q" : "d";
      ops = "vpor%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      suffix = "pd";
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1556 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3140 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  switch (which_alternative)
    {
    case 0:
      ops = "xor%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
    case 2:
    case 3:
      ops = "vxor%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  switch (get_attr_mode (insn))
    {
    case MODE_V8SF:
    case MODE_V4SF:
      suffix = "ps";
      break;
    case MODE_OI:
    case MODE_TI:
      /* There is no vxorp[sd] in avx512f.  Use vpxor[qd].  */
      suffix = GET_MODE_INNER (V4DFmode) == DFmode ? "q" : "d";
      ops = "vpxor%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      suffix = "pd";
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1557 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3140 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  switch (which_alternative)
    {
    case 0:
      ops = "xor%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
    case 2:
    case 3:
      ops = "vxor%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  switch (get_attr_mode (insn))
    {
    case MODE_V8SF:
    case MODE_V4SF:
      suffix = "ps";
      break;
    case MODE_OI:
    case MODE_TI:
      /* There is no vxorp[sd] in avx512f.  Use vpxor[qd].  */
      suffix = GET_MODE_INNER (V4DFmode) == DFmode ? "q" : "d";
      ops = "vpxor%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      suffix = "pd";
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1558 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3140 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  switch (which_alternative)
    {
    case 0:
      ops = "and%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
    case 2:
    case 3:
      ops = "vand%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  switch (get_attr_mode (insn))
    {
    case MODE_V8SF:
    case MODE_V4SF:
      suffix = "ps";
      break;
    case MODE_OI:
    case MODE_TI:
      /* There is no vandp[sd] in avx512f.  Use vpand[qd].  */
      suffix = GET_MODE_INNER (V2DFmode) == DFmode ? "q" : "d";
      ops = "vpand%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      suffix = "pd";
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1559 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3140 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  switch (which_alternative)
    {
    case 0:
      ops = "and%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
    case 2:
    case 3:
      ops = "vand%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  switch (get_attr_mode (insn))
    {
    case MODE_V8SF:
    case MODE_V4SF:
      suffix = "ps";
      break;
    case MODE_OI:
    case MODE_TI:
      /* There is no vandp[sd] in avx512f.  Use vpand[qd].  */
      suffix = GET_MODE_INNER (V2DFmode) == DFmode ? "q" : "d";
      ops = "vpand%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      suffix = "pd";
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1560 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3140 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  switch (which_alternative)
    {
    case 0:
      ops = "or%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
    case 2:
    case 3:
      ops = "vor%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  switch (get_attr_mode (insn))
    {
    case MODE_V8SF:
    case MODE_V4SF:
      suffix = "ps";
      break;
    case MODE_OI:
    case MODE_TI:
      /* There is no vorp[sd] in avx512f.  Use vpor[qd].  */
      suffix = GET_MODE_INNER (V2DFmode) == DFmode ? "q" : "d";
      ops = "vpor%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      suffix = "pd";
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1561 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3140 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  switch (which_alternative)
    {
    case 0:
      ops = "or%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
    case 2:
    case 3:
      ops = "vor%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  switch (get_attr_mode (insn))
    {
    case MODE_V8SF:
    case MODE_V4SF:
      suffix = "ps";
      break;
    case MODE_OI:
    case MODE_TI:
      /* There is no vorp[sd] in avx512f.  Use vpor[qd].  */
      suffix = GET_MODE_INNER (V2DFmode) == DFmode ? "q" : "d";
      ops = "vpor%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      suffix = "pd";
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1562 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3140 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  switch (which_alternative)
    {
    case 0:
      ops = "xor%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
    case 2:
    case 3:
      ops = "vxor%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  switch (get_attr_mode (insn))
    {
    case MODE_V8SF:
    case MODE_V4SF:
      suffix = "ps";
      break;
    case MODE_OI:
    case MODE_TI:
      /* There is no vxorp[sd] in avx512f.  Use vpxor[qd].  */
      suffix = GET_MODE_INNER (V2DFmode) == DFmode ? "q" : "d";
      ops = "vpxor%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      suffix = "pd";
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1563 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3140 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  switch (which_alternative)
    {
    case 0:
      ops = "xor%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
    case 2:
    case 3:
      ops = "vxor%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  switch (get_attr_mode (insn))
    {
    case MODE_V8SF:
    case MODE_V4SF:
      suffix = "ps";
      break;
    case MODE_OI:
    case MODE_TI:
      /* There is no vxorp[sd] in avx512f.  Use vpxor[qd].  */
      suffix = GET_MODE_INNER (V2DFmode) == DFmode ? "q" : "d";
      ops = "vpxor%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      suffix = "pd";
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1564 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3204 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  suffix = "ps";
  ops = "";

  /* There is no vandp[sd] in avx512f.  Use vpand[dq].  */
  if (!TARGET_AVX512DQ)
    {
      suffix = GET_MODE_INNER (V16SFmode) == DFmode ? "q" : "d";
      ops = "p";
    }

  snprintf (buf, sizeof (buf),
	   "v%sand%s\t{%%2, %%1, %%0|%%0, %%1, %%2}",
	   ops, suffix);
  return buf;
}
}

static const char *
output_1565 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3204 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  suffix = "ps";
  ops = "";

  /* There is no vandp[sd] in avx512f.  Use vpand[dq].  */
  if (!TARGET_AVX512DQ)
    {
      suffix = GET_MODE_INNER (V16SFmode) == DFmode ? "q" : "d";
      ops = "p";
    }

  snprintf (buf, sizeof (buf),
	   "v%sand%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}",
	   ops, suffix);
  return buf;
}
}

static const char *
output_1566 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3204 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  suffix = "ps";
  ops = "";

  /* There is no vorp[sd] in avx512f.  Use vpor[dq].  */
  if (!TARGET_AVX512DQ)
    {
      suffix = GET_MODE_INNER (V16SFmode) == DFmode ? "q" : "d";
      ops = "p";
    }

  snprintf (buf, sizeof (buf),
	   "v%sor%s\t{%%2, %%1, %%0|%%0, %%1, %%2}",
	   ops, suffix);
  return buf;
}
}

static const char *
output_1567 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3204 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  suffix = "ps";
  ops = "";

  /* There is no vorp[sd] in avx512f.  Use vpor[dq].  */
  if (!TARGET_AVX512DQ)
    {
      suffix = GET_MODE_INNER (V16SFmode) == DFmode ? "q" : "d";
      ops = "p";
    }

  snprintf (buf, sizeof (buf),
	   "v%sor%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}",
	   ops, suffix);
  return buf;
}
}

static const char *
output_1568 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3204 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  suffix = "ps";
  ops = "";

  /* There is no vxorp[sd] in avx512f.  Use vpxor[dq].  */
  if (!TARGET_AVX512DQ)
    {
      suffix = GET_MODE_INNER (V16SFmode) == DFmode ? "q" : "d";
      ops = "p";
    }

  snprintf (buf, sizeof (buf),
	   "v%sxor%s\t{%%2, %%1, %%0|%%0, %%1, %%2}",
	   ops, suffix);
  return buf;
}
}

static const char *
output_1569 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3204 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  suffix = "ps";
  ops = "";

  /* There is no vxorp[sd] in avx512f.  Use vpxor[dq].  */
  if (!TARGET_AVX512DQ)
    {
      suffix = GET_MODE_INNER (V16SFmode) == DFmode ? "q" : "d";
      ops = "p";
    }

  snprintf (buf, sizeof (buf),
	   "v%sxor%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}",
	   ops, suffix);
  return buf;
}
}

static const char *
output_1570 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3204 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  suffix = "pd";
  ops = "";

  /* There is no vandp[sd] in avx512f.  Use vpand[dq].  */
  if (!TARGET_AVX512DQ)
    {
      suffix = GET_MODE_INNER (V8DFmode) == DFmode ? "q" : "d";
      ops = "p";
    }

  snprintf (buf, sizeof (buf),
	   "v%sand%s\t{%%2, %%1, %%0|%%0, %%1, %%2}",
	   ops, suffix);
  return buf;
}
}

static const char *
output_1571 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3204 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  suffix = "pd";
  ops = "";

  /* There is no vandp[sd] in avx512f.  Use vpand[dq].  */
  if (!TARGET_AVX512DQ)
    {
      suffix = GET_MODE_INNER (V8DFmode) == DFmode ? "q" : "d";
      ops = "p";
    }

  snprintf (buf, sizeof (buf),
	   "v%sand%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}",
	   ops, suffix);
  return buf;
}
}

static const char *
output_1572 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3204 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  suffix = "pd";
  ops = "";

  /* There is no vorp[sd] in avx512f.  Use vpor[dq].  */
  if (!TARGET_AVX512DQ)
    {
      suffix = GET_MODE_INNER (V8DFmode) == DFmode ? "q" : "d";
      ops = "p";
    }

  snprintf (buf, sizeof (buf),
	   "v%sor%s\t{%%2, %%1, %%0|%%0, %%1, %%2}",
	   ops, suffix);
  return buf;
}
}

static const char *
output_1573 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3204 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  suffix = "pd";
  ops = "";

  /* There is no vorp[sd] in avx512f.  Use vpor[dq].  */
  if (!TARGET_AVX512DQ)
    {
      suffix = GET_MODE_INNER (V8DFmode) == DFmode ? "q" : "d";
      ops = "p";
    }

  snprintf (buf, sizeof (buf),
	   "v%sor%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}",
	   ops, suffix);
  return buf;
}
}

static const char *
output_1574 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3204 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  suffix = "pd";
  ops = "";

  /* There is no vxorp[sd] in avx512f.  Use vpxor[dq].  */
  if (!TARGET_AVX512DQ)
    {
      suffix = GET_MODE_INNER (V8DFmode) == DFmode ? "q" : "d";
      ops = "p";
    }

  snprintf (buf, sizeof (buf),
	   "v%sxor%s\t{%%2, %%1, %%0|%%0, %%1, %%2}",
	   ops, suffix);
  return buf;
}
}

static const char *
output_1575 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3204 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix;

  suffix = "pd";
  ops = "";

  /* There is no vxorp[sd] in avx512f.  Use vpxor[dq].  */
  if (!TARGET_AVX512DQ)
    {
      suffix = GET_MODE_INNER (V8DFmode) == DFmode ? "q" : "d";
      ops = "p";
    }

  snprintf (buf, sizeof (buf),
	   "v%sxor%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}",
	   ops, suffix);
  return buf;
}
}

static const char *
output_1576 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3261 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix
    = (get_attr_mode (insn) == MODE_V4SF) ? "ps" : "ps";

  switch (which_alternative)
    {
    case 0:
      ops = "andn%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "vandn%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    case 2:
      if (TARGET_AVX512DQ)
	ops = "vandn%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      else
	{
	  suffix = SFmode == DFmode ? "q" : "d";
	  ops = "vpandn%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
	}
      break;
    case 3:
      if (TARGET_AVX512DQ)
	ops = "vandn%s\t{%%g2, %%g1, %%g0|%%g0, %%g1, %%g2}";
      else
	{
	  suffix = SFmode == DFmode ? "q" : "d";
	  ops = "vpandn%s\t{%%g2, %%g1, %%g0|%%g0, %%g1, %%g2}";
	}
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1577 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3261 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix
    = (get_attr_mode (insn) == MODE_V4SF) ? "ps" : "pd";

  switch (which_alternative)
    {
    case 0:
      ops = "andn%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "vandn%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    case 2:
      if (TARGET_AVX512DQ)
	ops = "vandn%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      else
	{
	  suffix = DFmode == DFmode ? "q" : "d";
	  ops = "vpandn%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
	}
      break;
    case 3:
      if (TARGET_AVX512DQ)
	ops = "vandn%s\t{%%g2, %%g1, %%g0|%%g0, %%g1, %%g2}";
      else
	{
	  suffix = DFmode == DFmode ? "q" : "d";
	  ops = "vpandn%s\t{%%g2, %%g1, %%g0|%%g0, %%g1, %%g2}";
	}
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1578 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3328 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *tmp
    = (which_alternative >= 2 ? "pandnq"
       : get_attr_mode (insn) == MODE_V4SF ? "andnps" : "pandn");

  switch (which_alternative)
    {
    case 0:
      ops = "%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
    case 2:
      ops = "v%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    case 3:
      ops = "v%s\t{%%g2, %%g1, %%g0|%%g0, %%g1, %%g2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp);
  return buf;
}
}

static const char *
output_1579 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3384 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix
    = (get_attr_mode (insn) == MODE_V4SF) ? "ps" : "ps";

  switch (which_alternative)
    {
    case 0:
      ops = "and%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 2:
      if (!TARGET_AVX512DQ)
	{
	  suffix = SFmode == DFmode ? "q" : "d";
	  ops = "vpand%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
	  break;
	}
      /* FALLTHRU */
    case 1:
      ops = "vand%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    case 3:
      if (TARGET_AVX512DQ)
	ops = "vand%s\t{%%g2, %%g1, %%g0|%%g0, %%g1, %%g2}";
      else
	{
	  suffix = SFmode == DFmode ? "q" : "d";
	  ops = "vpand%s\t{%%g2, %%g1, %%g0|%%g0, %%g1, %%g2}";
	}
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1580 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3384 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix
    = (get_attr_mode (insn) == MODE_V4SF) ? "ps" : "ps";

  switch (which_alternative)
    {
    case 0:
      ops = "or%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 2:
      if (!TARGET_AVX512DQ)
	{
	  suffix = SFmode == DFmode ? "q" : "d";
	  ops = "vpor%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
	  break;
	}
      /* FALLTHRU */
    case 1:
      ops = "vor%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    case 3:
      if (TARGET_AVX512DQ)
	ops = "vor%s\t{%%g2, %%g1, %%g0|%%g0, %%g1, %%g2}";
      else
	{
	  suffix = SFmode == DFmode ? "q" : "d";
	  ops = "vpor%s\t{%%g2, %%g1, %%g0|%%g0, %%g1, %%g2}";
	}
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1581 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3384 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix
    = (get_attr_mode (insn) == MODE_V4SF) ? "ps" : "ps";

  switch (which_alternative)
    {
    case 0:
      ops = "xor%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 2:
      if (!TARGET_AVX512DQ)
	{
	  suffix = SFmode == DFmode ? "q" : "d";
	  ops = "vpxor%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
	  break;
	}
      /* FALLTHRU */
    case 1:
      ops = "vxor%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    case 3:
      if (TARGET_AVX512DQ)
	ops = "vxor%s\t{%%g2, %%g1, %%g0|%%g0, %%g1, %%g2}";
      else
	{
	  suffix = SFmode == DFmode ? "q" : "d";
	  ops = "vpxor%s\t{%%g2, %%g1, %%g0|%%g0, %%g1, %%g2}";
	}
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1582 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3384 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix
    = (get_attr_mode (insn) == MODE_V4SF) ? "ps" : "pd";

  switch (which_alternative)
    {
    case 0:
      ops = "and%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 2:
      if (!TARGET_AVX512DQ)
	{
	  suffix = DFmode == DFmode ? "q" : "d";
	  ops = "vpand%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
	  break;
	}
      /* FALLTHRU */
    case 1:
      ops = "vand%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    case 3:
      if (TARGET_AVX512DQ)
	ops = "vand%s\t{%%g2, %%g1, %%g0|%%g0, %%g1, %%g2}";
      else
	{
	  suffix = DFmode == DFmode ? "q" : "d";
	  ops = "vpand%s\t{%%g2, %%g1, %%g0|%%g0, %%g1, %%g2}";
	}
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1583 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3384 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix
    = (get_attr_mode (insn) == MODE_V4SF) ? "ps" : "pd";

  switch (which_alternative)
    {
    case 0:
      ops = "or%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 2:
      if (!TARGET_AVX512DQ)
	{
	  suffix = DFmode == DFmode ? "q" : "d";
	  ops = "vpor%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
	  break;
	}
      /* FALLTHRU */
    case 1:
      ops = "vor%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    case 3:
      if (TARGET_AVX512DQ)
	ops = "vor%s\t{%%g2, %%g1, %%g0|%%g0, %%g1, %%g2}";
      else
	{
	  suffix = DFmode == DFmode ? "q" : "d";
	  ops = "vpor%s\t{%%g2, %%g1, %%g0|%%g0, %%g1, %%g2}";
	}
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1584 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3384 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *suffix
    = (get_attr_mode (insn) == MODE_V4SF) ? "ps" : "pd";

  switch (which_alternative)
    {
    case 0:
      ops = "xor%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 2:
      if (!TARGET_AVX512DQ)
	{
	  suffix = DFmode == DFmode ? "q" : "d";
	  ops = "vpxor%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
	  break;
	}
      /* FALLTHRU */
    case 1:
      ops = "vxor%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    case 3:
      if (TARGET_AVX512DQ)
	ops = "vxor%s\t{%%g2, %%g1, %%g0|%%g0, %%g1, %%g2}";
      else
	{
	  suffix = DFmode == DFmode ? "q" : "d";
	  ops = "vpxor%s\t{%%g2, %%g1, %%g0|%%g0, %%g1, %%g2}";
	}
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, suffix);
  return buf;
}
}

static const char *
output_1585 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3459 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *tmp
    = (which_alternative >= 2 ? "pandq"
       : get_attr_mode (insn) == MODE_V4SF ? "andps" : "pand");

  switch (which_alternative)
    {
    case 0:
      ops = "%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
    case 2:
      ops = "v%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    case 3:
      ops = "v%s\t{%%g2, %%g1, %%g0|%%g0, %%g1, %%g2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp);
  return buf;
}
}

static const char *
output_1586 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3459 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *tmp
    = (which_alternative >= 2 ? "porq"
       : get_attr_mode (insn) == MODE_V4SF ? "orps" : "por");

  switch (which_alternative)
    {
    case 0:
      ops = "%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
    case 2:
      ops = "v%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    case 3:
      ops = "v%s\t{%%g2, %%g1, %%g0|%%g0, %%g1, %%g2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp);
  return buf;
}
}

static const char *
output_1587 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 3459 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[128];
  const char *ops;
  const char *tmp
    = (which_alternative >= 2 ? "pxorq"
       : get_attr_mode (insn) == MODE_V4SF ? "xorps" : "pxor");

  switch (which_alternative)
    {
    case 0:
      ops = "%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
    case 2:
      ops = "v%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    case 3:
      ops = "v%s\t{%%g2, %%g1, %%g0|%%g0, %%g1, %%g2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp);
  return buf;
}
}

static const char * const output_1588[] = {
  "vfmadd132ss\t{%2, %3, %0|%0, %3, %2}",
  "vfmadd213ss\t{%3, %2, %0|%0, %2, %3}",
  "vfmadd231ss\t{%2, %1, %0|%0, %1, %2}",
  "vfmaddss\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfmaddss\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1589[] = {
  "vfmadd132sd\t{%2, %3, %0|%0, %3, %2}",
  "vfmadd213sd\t{%3, %2, %0|%0, %2, %3}",
  "vfmadd231sd\t{%2, %1, %0|%0, %1, %2}",
  "vfmaddsd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfmaddsd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1590[] = {
  "vfmadd132ps\t{%2, %3, %0|%0, %3, %2}",
  "vfmadd213ps\t{%3, %2, %0|%0, %2, %3}",
  "vfmadd231ps\t{%2, %1, %0|%0, %1, %2}",
  "vfmaddps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfmaddps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1591[] = {
  "vfmadd132pd\t{%2, %3, %0|%0, %3, %2}",
  "vfmadd213pd\t{%3, %2, %0|%0, %2, %3}",
  "vfmadd231pd\t{%2, %1, %0|%0, %1, %2}",
  "vfmaddpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfmaddpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1592[] = {
  "vfmadd132ps\t{%2, %3, %0|%0, %3, %2}",
  "vfmadd213ps\t{%3, %2, %0|%0, %2, %3}",
  "vfmadd231ps\t{%2, %1, %0|%0, %1, %2}",
  "vfmaddps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfmaddps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1593[] = {
  "vfmadd132pd\t{%2, %3, %0|%0, %3, %2}",
  "vfmadd213pd\t{%3, %2, %0|%0, %2, %3}",
  "vfmadd231pd\t{%2, %1, %0|%0, %1, %2}",
  "vfmaddpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfmaddpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1594[] = {
  "vfmadd132ss\t{%2, %3, %0|%0, %3, %2}",
  "vfmadd213ss\t{%3, %2, %0|%0, %2, %3}",
  "vfmadd231ss\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1595[] = {
  "vfmadd132ps\t{%2, %3, %0|%0, %3, %2}",
  "vfmadd213ps\t{%3, %2, %0|%0, %2, %3}",
  "vfmadd231ps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1596[] = {
  "vfmadd132ps\t{%R4%2, %3, %0|%0, %3, %2%R4}",
  "vfmadd213ps\t{%R4%3, %2, %0|%0, %2, %3%R4}",
  "vfmadd231ps\t{%R4%2, %1, %0|%0, %1, %2%R4}",
};

static const char * const output_1597[] = {
  "vfmadd132ps\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfmadd213ps\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfmadd231ps\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1598[] = {
  "vfmadd132ps\t{%R6%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2%R6}",
  "vfmadd213ps\t{%R6%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3%R6}",
  "vfmadd231ps\t{%R6%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2%R6}",
};

static const char * const output_1599[] = {
  "vfmadd132ps\t{%2, %3, %0|%0, %3, %2}",
  "vfmadd213ps\t{%3, %2, %0|%0, %2, %3}",
  "vfmadd231ps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1600[] = {
  "vfmadd132ps\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfmadd213ps\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfmadd231ps\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1601[] = {
  "vfmadd132ps\t{%2, %3, %0|%0, %3, %2}",
  "vfmadd213ps\t{%3, %2, %0|%0, %2, %3}",
  "vfmadd231ps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1602[] = {
  "vfmadd132ps\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfmadd213ps\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfmadd231ps\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1603[] = {
  "vfmadd132sd\t{%2, %3, %0|%0, %3, %2}",
  "vfmadd213sd\t{%3, %2, %0|%0, %2, %3}",
  "vfmadd231sd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1604[] = {
  "vfmadd132pd\t{%2, %3, %0|%0, %3, %2}",
  "vfmadd213pd\t{%3, %2, %0|%0, %2, %3}",
  "vfmadd231pd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1605[] = {
  "vfmadd132pd\t{%R4%2, %3, %0|%0, %3, %2%R4}",
  "vfmadd213pd\t{%R4%3, %2, %0|%0, %2, %3%R4}",
  "vfmadd231pd\t{%R4%2, %1, %0|%0, %1, %2%R4}",
};

static const char * const output_1606[] = {
  "vfmadd132pd\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfmadd213pd\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfmadd231pd\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1607[] = {
  "vfmadd132pd\t{%R6%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2%R6}",
  "vfmadd213pd\t{%R6%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3%R6}",
  "vfmadd231pd\t{%R6%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2%R6}",
};

static const char * const output_1608[] = {
  "vfmadd132pd\t{%2, %3, %0|%0, %3, %2}",
  "vfmadd213pd\t{%3, %2, %0|%0, %2, %3}",
  "vfmadd231pd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1609[] = {
  "vfmadd132pd\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfmadd213pd\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfmadd231pd\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1610[] = {
  "vfmadd132pd\t{%2, %3, %0|%0, %3, %2}",
  "vfmadd213pd\t{%3, %2, %0|%0, %2, %3}",
  "vfmadd231pd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1611[] = {
  "vfmadd132pd\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfmadd213pd\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfmadd231pd\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1612[] = {
  "vfmadd132ps\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfmadd213ps\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1613[] = {
  "vfmadd132ps\t{%R5%2, %3, %0%{%4%}|%0%{%4%}, %3, %2%R5}",
  "vfmadd213ps\t{%R5%3, %2, %0%{%4%}|%0%{%4%}, %2, %3%R5}",
};

static const char * const output_1614[] = {
  "vfmadd132ps\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfmadd213ps\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1615[] = {
  "vfmadd132ps\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfmadd213ps\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1616[] = {
  "vfmadd132pd\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfmadd213pd\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1617[] = {
  "vfmadd132pd\t{%R5%2, %3, %0%{%4%}|%0%{%4%}, %3, %2%R5}",
  "vfmadd213pd\t{%R5%3, %2, %0%{%4%}|%0%{%4%}, %2, %3%R5}",
};

static const char * const output_1618[] = {
  "vfmadd132pd\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfmadd213pd\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1619[] = {
  "vfmadd132pd\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfmadd213pd\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1632[] = {
  "vfmsub132ss\t{%2, %3, %0|%0, %3, %2}",
  "vfmsub213ss\t{%3, %2, %0|%0, %2, %3}",
  "vfmsub231ss\t{%2, %1, %0|%0, %1, %2}",
  "vfmsubss\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfmsubss\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1633[] = {
  "vfmsub132sd\t{%2, %3, %0|%0, %3, %2}",
  "vfmsub213sd\t{%3, %2, %0|%0, %2, %3}",
  "vfmsub231sd\t{%2, %1, %0|%0, %1, %2}",
  "vfmsubsd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfmsubsd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1634[] = {
  "vfmsub132ps\t{%2, %3, %0|%0, %3, %2}",
  "vfmsub213ps\t{%3, %2, %0|%0, %2, %3}",
  "vfmsub231ps\t{%2, %1, %0|%0, %1, %2}",
  "vfmsubps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfmsubps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1635[] = {
  "vfmsub132pd\t{%2, %3, %0|%0, %3, %2}",
  "vfmsub213pd\t{%3, %2, %0|%0, %2, %3}",
  "vfmsub231pd\t{%2, %1, %0|%0, %1, %2}",
  "vfmsubpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfmsubpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1636[] = {
  "vfmsub132ps\t{%2, %3, %0|%0, %3, %2}",
  "vfmsub213ps\t{%3, %2, %0|%0, %2, %3}",
  "vfmsub231ps\t{%2, %1, %0|%0, %1, %2}",
  "vfmsubps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfmsubps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1637[] = {
  "vfmsub132pd\t{%2, %3, %0|%0, %3, %2}",
  "vfmsub213pd\t{%3, %2, %0|%0, %2, %3}",
  "vfmsub231pd\t{%2, %1, %0|%0, %1, %2}",
  "vfmsubpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfmsubpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1638[] = {
  "vfmsub132ss\t{%2, %3, %0|%0, %3, %2}",
  "vfmsub213ss\t{%3, %2, %0|%0, %2, %3}",
  "vfmsub231ss\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1639[] = {
  "vfmsub132ps\t{%2, %3, %0|%0, %3, %2}",
  "vfmsub213ps\t{%3, %2, %0|%0, %2, %3}",
  "vfmsub231ps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1640[] = {
  "vfmsub132ps\t{%R4%2, %3, %0|%0, %3, %2%R4}",
  "vfmsub213ps\t{%R4%3, %2, %0|%0, %2, %3%R4}",
  "vfmsub231ps\t{%R4%2, %1, %0|%0, %1, %2%R4}",
};

static const char * const output_1641[] = {
  "vfmsub132ps\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfmsub213ps\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfmsub231ps\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1642[] = {
  "vfmsub132ps\t{%R6%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2%R6}",
  "vfmsub213ps\t{%R6%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3%R6}",
  "vfmsub231ps\t{%R6%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2%R6}",
};

static const char * const output_1643[] = {
  "vfmsub132ps\t{%2, %3, %0|%0, %3, %2}",
  "vfmsub213ps\t{%3, %2, %0|%0, %2, %3}",
  "vfmsub231ps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1644[] = {
  "vfmsub132ps\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfmsub213ps\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfmsub231ps\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1645[] = {
  "vfmsub132ps\t{%2, %3, %0|%0, %3, %2}",
  "vfmsub213ps\t{%3, %2, %0|%0, %2, %3}",
  "vfmsub231ps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1646[] = {
  "vfmsub132ps\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfmsub213ps\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfmsub231ps\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1647[] = {
  "vfmsub132sd\t{%2, %3, %0|%0, %3, %2}",
  "vfmsub213sd\t{%3, %2, %0|%0, %2, %3}",
  "vfmsub231sd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1648[] = {
  "vfmsub132pd\t{%2, %3, %0|%0, %3, %2}",
  "vfmsub213pd\t{%3, %2, %0|%0, %2, %3}",
  "vfmsub231pd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1649[] = {
  "vfmsub132pd\t{%R4%2, %3, %0|%0, %3, %2%R4}",
  "vfmsub213pd\t{%R4%3, %2, %0|%0, %2, %3%R4}",
  "vfmsub231pd\t{%R4%2, %1, %0|%0, %1, %2%R4}",
};

static const char * const output_1650[] = {
  "vfmsub132pd\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfmsub213pd\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfmsub231pd\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1651[] = {
  "vfmsub132pd\t{%R6%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2%R6}",
  "vfmsub213pd\t{%R6%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3%R6}",
  "vfmsub231pd\t{%R6%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2%R6}",
};

static const char * const output_1652[] = {
  "vfmsub132pd\t{%2, %3, %0|%0, %3, %2}",
  "vfmsub213pd\t{%3, %2, %0|%0, %2, %3}",
  "vfmsub231pd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1653[] = {
  "vfmsub132pd\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfmsub213pd\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfmsub231pd\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1654[] = {
  "vfmsub132pd\t{%2, %3, %0|%0, %3, %2}",
  "vfmsub213pd\t{%3, %2, %0|%0, %2, %3}",
  "vfmsub231pd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1655[] = {
  "vfmsub132pd\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfmsub213pd\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfmsub231pd\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1656[] = {
  "vfmsub132ps\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfmsub213ps\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1657[] = {
  "vfmsub132ps\t{%R5%2, %3, %0%{%4%}|%0%{%4%}, %3, %2%R5}",
  "vfmsub213ps\t{%R5%3, %2, %0%{%4%}|%0%{%4%}, %2, %3%R5}",
};

static const char * const output_1658[] = {
  "vfmsub132ps\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfmsub213ps\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1659[] = {
  "vfmsub132ps\t{%R5%2, %3, %0%{%4%}|%0%{%4%}, %3, %2%R5}",
  "vfmsub213ps\t{%R5%3, %2, %0%{%4%}|%0%{%4%}, %2, %3%R5}",
};

static const char * const output_1660[] = {
  "vfmsub132ps\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfmsub213ps\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1661[] = {
  "vfmsub132ps\t{%R5%2, %3, %0%{%4%}|%0%{%4%}, %3, %2%R5}",
  "vfmsub213ps\t{%R5%3, %2, %0%{%4%}|%0%{%4%}, %2, %3%R5}",
};

static const char * const output_1662[] = {
  "vfmsub132pd\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfmsub213pd\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1663[] = {
  "vfmsub132pd\t{%R5%2, %3, %0%{%4%}|%0%{%4%}, %3, %2%R5}",
  "vfmsub213pd\t{%R5%3, %2, %0%{%4%}|%0%{%4%}, %2, %3%R5}",
};

static const char * const output_1664[] = {
  "vfmsub132pd\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfmsub213pd\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1665[] = {
  "vfmsub132pd\t{%R5%2, %3, %0%{%4%}|%0%{%4%}, %3, %2%R5}",
  "vfmsub213pd\t{%R5%3, %2, %0%{%4%}|%0%{%4%}, %2, %3%R5}",
};

static const char * const output_1666[] = {
  "vfmsub132pd\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfmsub213pd\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1667[] = {
  "vfmsub132pd\t{%R5%2, %3, %0%{%4%}|%0%{%4%}, %3, %2%R5}",
  "vfmsub213pd\t{%R5%3, %2, %0%{%4%}|%0%{%4%}, %2, %3%R5}",
};

static const char * const output_1676[] = {
  "vfnmadd132ss\t{%2, %3, %0|%0, %3, %2}",
  "vfnmadd213ss\t{%3, %2, %0|%0, %2, %3}",
  "vfnmadd231ss\t{%2, %1, %0|%0, %1, %2}",
  "vfnmaddss\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfnmaddss\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1677[] = {
  "vfnmadd132sd\t{%2, %3, %0|%0, %3, %2}",
  "vfnmadd213sd\t{%3, %2, %0|%0, %2, %3}",
  "vfnmadd231sd\t{%2, %1, %0|%0, %1, %2}",
  "vfnmaddsd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfnmaddsd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1678[] = {
  "vfnmadd132ps\t{%2, %3, %0|%0, %3, %2}",
  "vfnmadd213ps\t{%3, %2, %0|%0, %2, %3}",
  "vfnmadd231ps\t{%2, %1, %0|%0, %1, %2}",
  "vfnmaddps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfnmaddps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1679[] = {
  "vfnmadd132pd\t{%2, %3, %0|%0, %3, %2}",
  "vfnmadd213pd\t{%3, %2, %0|%0, %2, %3}",
  "vfnmadd231pd\t{%2, %1, %0|%0, %1, %2}",
  "vfnmaddpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfnmaddpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1680[] = {
  "vfnmadd132ps\t{%2, %3, %0|%0, %3, %2}",
  "vfnmadd213ps\t{%3, %2, %0|%0, %2, %3}",
  "vfnmadd231ps\t{%2, %1, %0|%0, %1, %2}",
  "vfnmaddps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfnmaddps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1681[] = {
  "vfnmadd132pd\t{%2, %3, %0|%0, %3, %2}",
  "vfnmadd213pd\t{%3, %2, %0|%0, %2, %3}",
  "vfnmadd231pd\t{%2, %1, %0|%0, %1, %2}",
  "vfnmaddpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfnmaddpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1682[] = {
  "vfnmadd132ss\t{%2, %3, %0|%0, %3, %2}",
  "vfnmadd213ss\t{%3, %2, %0|%0, %2, %3}",
  "vfnmadd231ss\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1683[] = {
  "vfnmadd132ps\t{%2, %3, %0|%0, %3, %2}",
  "vfnmadd213ps\t{%3, %2, %0|%0, %2, %3}",
  "vfnmadd231ps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1684[] = {
  "vfnmadd132ps\t{%R4%2, %3, %0|%0, %3, %2%R4}",
  "vfnmadd213ps\t{%R4%3, %2, %0|%0, %2, %3%R4}",
  "vfnmadd231ps\t{%R4%2, %1, %0|%0, %1, %2%R4}",
};

static const char * const output_1685[] = {
  "vfnmadd132ps\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfnmadd213ps\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfnmadd231ps\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1686[] = {
  "vfnmadd132ps\t{%R6%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2%R6}",
  "vfnmadd213ps\t{%R6%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3%R6}",
  "vfnmadd231ps\t{%R6%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2%R6}",
};

static const char * const output_1687[] = {
  "vfnmadd132ps\t{%2, %3, %0|%0, %3, %2}",
  "vfnmadd213ps\t{%3, %2, %0|%0, %2, %3}",
  "vfnmadd231ps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1688[] = {
  "vfnmadd132ps\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfnmadd213ps\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfnmadd231ps\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1689[] = {
  "vfnmadd132ps\t{%2, %3, %0|%0, %3, %2}",
  "vfnmadd213ps\t{%3, %2, %0|%0, %2, %3}",
  "vfnmadd231ps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1690[] = {
  "vfnmadd132ps\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfnmadd213ps\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfnmadd231ps\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1691[] = {
  "vfnmadd132sd\t{%2, %3, %0|%0, %3, %2}",
  "vfnmadd213sd\t{%3, %2, %0|%0, %2, %3}",
  "vfnmadd231sd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1692[] = {
  "vfnmadd132pd\t{%2, %3, %0|%0, %3, %2}",
  "vfnmadd213pd\t{%3, %2, %0|%0, %2, %3}",
  "vfnmadd231pd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1693[] = {
  "vfnmadd132pd\t{%R4%2, %3, %0|%0, %3, %2%R4}",
  "vfnmadd213pd\t{%R4%3, %2, %0|%0, %2, %3%R4}",
  "vfnmadd231pd\t{%R4%2, %1, %0|%0, %1, %2%R4}",
};

static const char * const output_1694[] = {
  "vfnmadd132pd\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfnmadd213pd\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfnmadd231pd\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1695[] = {
  "vfnmadd132pd\t{%R6%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2%R6}",
  "vfnmadd213pd\t{%R6%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3%R6}",
  "vfnmadd231pd\t{%R6%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2%R6}",
};

static const char * const output_1696[] = {
  "vfnmadd132pd\t{%2, %3, %0|%0, %3, %2}",
  "vfnmadd213pd\t{%3, %2, %0|%0, %2, %3}",
  "vfnmadd231pd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1697[] = {
  "vfnmadd132pd\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfnmadd213pd\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfnmadd231pd\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1698[] = {
  "vfnmadd132pd\t{%2, %3, %0|%0, %3, %2}",
  "vfnmadd213pd\t{%3, %2, %0|%0, %2, %3}",
  "vfnmadd231pd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1699[] = {
  "vfnmadd132pd\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfnmadd213pd\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfnmadd231pd\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1700[] = {
  "vfnmadd132ps\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfnmadd213ps\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1701[] = {
  "vfnmadd132ps\t{%R5%2, %3, %0%{%4%}|%0%{%4%}, %3, %2%R5}",
  "vfnmadd213ps\t{%R5%3, %2, %0%{%4%}|%0%{%4%}, %2, %3%R5}",
};

static const char * const output_1702[] = {
  "vfnmadd132ps\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfnmadd213ps\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1703[] = {
  "vfnmadd132ps\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfnmadd213ps\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1704[] = {
  "vfnmadd132pd\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfnmadd213pd\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1705[] = {
  "vfnmadd132pd\t{%R5%2, %3, %0%{%4%}|%0%{%4%}, %3, %2%R5}",
  "vfnmadd213pd\t{%R5%3, %2, %0%{%4%}|%0%{%4%}, %2, %3%R5}",
};

static const char * const output_1706[] = {
  "vfnmadd132pd\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfnmadd213pd\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1707[] = {
  "vfnmadd132pd\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfnmadd213pd\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1716[] = {
  "vfnmsub132ss\t{%2, %3, %0|%0, %3, %2}",
  "vfnmsub213ss\t{%3, %2, %0|%0, %2, %3}",
  "vfnmsub231ss\t{%2, %1, %0|%0, %1, %2}",
  "vfnmsubss\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfnmsubss\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1717[] = {
  "vfnmsub132ss\t{%R4%2, %3, %0|%0, %3, %2%R4}",
  "vfnmsub213ss\t{%R4%3, %2, %0|%0, %2, %3%R4}",
  "vfnmsub231ss\t{%R4%2, %1, %0|%0, %1, %2%R4}",
  "vfnmsubss\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfnmsubss\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1718[] = {
  "vfnmsub132sd\t{%2, %3, %0|%0, %3, %2}",
  "vfnmsub213sd\t{%3, %2, %0|%0, %2, %3}",
  "vfnmsub231sd\t{%2, %1, %0|%0, %1, %2}",
  "vfnmsubsd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfnmsubsd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1719[] = {
  "vfnmsub132sd\t{%R4%2, %3, %0|%0, %3, %2%R4}",
  "vfnmsub213sd\t{%R4%3, %2, %0|%0, %2, %3%R4}",
  "vfnmsub231sd\t{%R4%2, %1, %0|%0, %1, %2%R4}",
  "vfnmsubsd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfnmsubsd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1720[] = {
  "vfnmsub132ps\t{%2, %3, %0|%0, %3, %2}",
  "vfnmsub213ps\t{%3, %2, %0|%0, %2, %3}",
  "vfnmsub231ps\t{%2, %1, %0|%0, %1, %2}",
  "vfnmsubps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfnmsubps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1721[] = {
  "vfnmsub132ps\t{%R4%2, %3, %0|%0, %3, %2%R4}",
  "vfnmsub213ps\t{%R4%3, %2, %0|%0, %2, %3%R4}",
  "vfnmsub231ps\t{%R4%2, %1, %0|%0, %1, %2%R4}",
  "vfnmsubps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfnmsubps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1722[] = {
  "vfnmsub132ps\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfnmsub213ps\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfnmsub231ps\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
  "vfnmsubps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfnmsubps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1723[] = {
  "vfnmsub132ps\t{%R6%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2%R6}",
  "vfnmsub213ps\t{%R6%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3%R6}",
  "vfnmsub231ps\t{%R6%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2%R6}",
  "vfnmsubps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfnmsubps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1724[] = {
  "vfnmsub132pd\t{%2, %3, %0|%0, %3, %2}",
  "vfnmsub213pd\t{%3, %2, %0|%0, %2, %3}",
  "vfnmsub231pd\t{%2, %1, %0|%0, %1, %2}",
  "vfnmsubpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfnmsubpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1725[] = {
  "vfnmsub132pd\t{%R4%2, %3, %0|%0, %3, %2%R4}",
  "vfnmsub213pd\t{%R4%3, %2, %0|%0, %2, %3%R4}",
  "vfnmsub231pd\t{%R4%2, %1, %0|%0, %1, %2%R4}",
  "vfnmsubpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfnmsubpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1726[] = {
  "vfnmsub132pd\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfnmsub213pd\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfnmsub231pd\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
  "vfnmsubpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfnmsubpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1727[] = {
  "vfnmsub132pd\t{%R6%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2%R6}",
  "vfnmsub213pd\t{%R6%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3%R6}",
  "vfnmsub231pd\t{%R6%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2%R6}",
  "vfnmsubpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfnmsubpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1728[] = {
  "vfnmsub132ps\t{%2, %3, %0|%0, %3, %2}",
  "vfnmsub213ps\t{%3, %2, %0|%0, %2, %3}",
  "vfnmsub231ps\t{%2, %1, %0|%0, %1, %2}",
  "vfnmsubps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfnmsubps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1729[] = {
  "vfnmsub132ps\t{%R4%2, %3, %0|%0, %3, %2%R4}",
  "vfnmsub213ps\t{%R4%3, %2, %0|%0, %2, %3%R4}",
  "vfnmsub231ps\t{%R4%2, %1, %0|%0, %1, %2%R4}",
  "vfnmsubps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfnmsubps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1730[] = {
  "vfnmsub132ps\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfnmsub213ps\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfnmsub231ps\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
  "vfnmsubps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfnmsubps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1731[] = {
  "vfnmsub132ps\t{%R6%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2%R6}",
  "vfnmsub213ps\t{%R6%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3%R6}",
  "vfnmsub231ps\t{%R6%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2%R6}",
  "vfnmsubps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfnmsubps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1732[] = {
  "vfnmsub132pd\t{%2, %3, %0|%0, %3, %2}",
  "vfnmsub213pd\t{%3, %2, %0|%0, %2, %3}",
  "vfnmsub231pd\t{%2, %1, %0|%0, %1, %2}",
  "vfnmsubpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfnmsubpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1733[] = {
  "vfnmsub132pd\t{%R4%2, %3, %0|%0, %3, %2%R4}",
  "vfnmsub213pd\t{%R4%3, %2, %0|%0, %2, %3%R4}",
  "vfnmsub231pd\t{%R4%2, %1, %0|%0, %1, %2%R4}",
  "vfnmsubpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfnmsubpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1734[] = {
  "vfnmsub132pd\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfnmsub213pd\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfnmsub231pd\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
  "vfnmsubpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfnmsubpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1735[] = {
  "vfnmsub132pd\t{%R6%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2%R6}",
  "vfnmsub213pd\t{%R6%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3%R6}",
  "vfnmsub231pd\t{%R6%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2%R6}",
  "vfnmsubpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfnmsubpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1736[] = {
  "vfnmsub132ss\t{%2, %3, %0|%0, %3, %2}",
  "vfnmsub213ss\t{%3, %2, %0|%0, %2, %3}",
  "vfnmsub231ss\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1737[] = {
  "vfnmsub132ps\t{%2, %3, %0|%0, %3, %2}",
  "vfnmsub213ps\t{%3, %2, %0|%0, %2, %3}",
  "vfnmsub231ps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1738[] = {
  "vfnmsub132ps\t{%R4%2, %3, %0|%0, %3, %2%R4}",
  "vfnmsub213ps\t{%R4%3, %2, %0|%0, %2, %3%R4}",
  "vfnmsub231ps\t{%R4%2, %1, %0|%0, %1, %2%R4}",
};

static const char * const output_1739[] = {
  "vfnmsub132ps\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfnmsub213ps\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfnmsub231ps\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1740[] = {
  "vfnmsub132ps\t{%R6%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2%R6}",
  "vfnmsub213ps\t{%R6%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3%R6}",
  "vfnmsub231ps\t{%R6%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2%R6}",
};

static const char * const output_1741[] = {
  "vfnmsub132ps\t{%2, %3, %0|%0, %3, %2}",
  "vfnmsub213ps\t{%3, %2, %0|%0, %2, %3}",
  "vfnmsub231ps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1742[] = {
  "vfnmsub132ps\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfnmsub213ps\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfnmsub231ps\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1743[] = {
  "vfnmsub132ps\t{%2, %3, %0|%0, %3, %2}",
  "vfnmsub213ps\t{%3, %2, %0|%0, %2, %3}",
  "vfnmsub231ps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1744[] = {
  "vfnmsub132ps\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfnmsub213ps\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfnmsub231ps\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1745[] = {
  "vfnmsub132sd\t{%2, %3, %0|%0, %3, %2}",
  "vfnmsub213sd\t{%3, %2, %0|%0, %2, %3}",
  "vfnmsub231sd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1746[] = {
  "vfnmsub132pd\t{%2, %3, %0|%0, %3, %2}",
  "vfnmsub213pd\t{%3, %2, %0|%0, %2, %3}",
  "vfnmsub231pd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1747[] = {
  "vfnmsub132pd\t{%R4%2, %3, %0|%0, %3, %2%R4}",
  "vfnmsub213pd\t{%R4%3, %2, %0|%0, %2, %3%R4}",
  "vfnmsub231pd\t{%R4%2, %1, %0|%0, %1, %2%R4}",
};

static const char * const output_1748[] = {
  "vfnmsub132pd\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfnmsub213pd\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfnmsub231pd\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1749[] = {
  "vfnmsub132pd\t{%R6%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2%R6}",
  "vfnmsub213pd\t{%R6%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3%R6}",
  "vfnmsub231pd\t{%R6%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2%R6}",
};

static const char * const output_1750[] = {
  "vfnmsub132pd\t{%2, %3, %0|%0, %3, %2}",
  "vfnmsub213pd\t{%3, %2, %0|%0, %2, %3}",
  "vfnmsub231pd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1751[] = {
  "vfnmsub132pd\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfnmsub213pd\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfnmsub231pd\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1752[] = {
  "vfnmsub132pd\t{%2, %3, %0|%0, %3, %2}",
  "vfnmsub213pd\t{%3, %2, %0|%0, %2, %3}",
  "vfnmsub231pd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1753[] = {
  "vfnmsub132pd\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfnmsub213pd\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfnmsub231pd\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1754[] = {
  "vfnmsub132ps\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfnmsub213ps\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1755[] = {
  "vfnmsub132ps\t{%R5%2, %3, %0%{%4%}|%0%{%4%}, %3, %2%R5}",
  "vfnmsub213ps\t{%R5%3, %2, %0%{%4%}|%0%{%4%}, %2, %3%R5}",
};

static const char * const output_1756[] = {
  "vfnmsub132ps\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfnmsub213ps\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1757[] = {
  "vfnmsub132ps\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfnmsub213ps\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1758[] = {
  "vfnmsub132pd\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfnmsub213pd\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1759[] = {
  "vfnmsub132pd\t{%R5%2, %3, %0%{%4%}|%0%{%4%}, %3, %2%R5}",
  "vfnmsub213pd\t{%R5%3, %2, %0%{%4%}|%0%{%4%}, %2, %3%R5}",
};

static const char * const output_1760[] = {
  "vfnmsub132pd\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfnmsub213pd\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1761[] = {
  "vfnmsub132pd\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfnmsub213pd\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1774[] = {
  "vfmaddsub132ps\t{%2, %3, %0|%0, %3, %2}",
  "vfmaddsub213ps\t{%3, %2, %0|%0, %2, %3}",
  "vfmaddsub231ps\t{%2, %1, %0|%0, %1, %2}",
  "vfmaddsubps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfmaddsubps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1775[] = {
  "vfmaddsub132ps\t{%2, %3, %0|%0, %3, %2}",
  "vfmaddsub213ps\t{%3, %2, %0|%0, %2, %3}",
  "vfmaddsub231ps\t{%2, %1, %0|%0, %1, %2}",
  "vfmaddsubps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfmaddsubps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1776[] = {
  "vfmaddsub132pd\t{%2, %3, %0|%0, %3, %2}",
  "vfmaddsub213pd\t{%3, %2, %0|%0, %2, %3}",
  "vfmaddsub231pd\t{%2, %1, %0|%0, %1, %2}",
  "vfmaddsubpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfmaddsubpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1777[] = {
  "vfmaddsub132pd\t{%2, %3, %0|%0, %3, %2}",
  "vfmaddsub213pd\t{%3, %2, %0|%0, %2, %3}",
  "vfmaddsub231pd\t{%2, %1, %0|%0, %1, %2}",
  "vfmaddsubpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfmaddsubpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1778[] = {
  "vfmaddsub132ss\t{%2, %3, %0|%0, %3, %2}",
  "vfmaddsub213ss\t{%3, %2, %0|%0, %2, %3}",
  "vfmaddsub231ss\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1779[] = {
  "vfmaddsub132ps\t{%2, %3, %0|%0, %3, %2}",
  "vfmaddsub213ps\t{%3, %2, %0|%0, %2, %3}",
  "vfmaddsub231ps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1780[] = {
  "vfmaddsub132ps\t{%R4%2, %3, %0|%0, %3, %2%R4}",
  "vfmaddsub213ps\t{%R4%3, %2, %0|%0, %2, %3%R4}",
  "vfmaddsub231ps\t{%R4%2, %1, %0|%0, %1, %2%R4}",
};

static const char * const output_1781[] = {
  "vfmaddsub132ps\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfmaddsub213ps\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfmaddsub231ps\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1782[] = {
  "vfmaddsub132ps\t{%R6%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2%R6}",
  "vfmaddsub213ps\t{%R6%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3%R6}",
  "vfmaddsub231ps\t{%R6%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2%R6}",
};

static const char * const output_1783[] = {
  "vfmaddsub132ps\t{%2, %3, %0|%0, %3, %2}",
  "vfmaddsub213ps\t{%3, %2, %0|%0, %2, %3}",
  "vfmaddsub231ps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1784[] = {
  "vfmaddsub132ps\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfmaddsub213ps\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfmaddsub231ps\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1785[] = {
  "vfmaddsub132ps\t{%2, %3, %0|%0, %3, %2}",
  "vfmaddsub213ps\t{%3, %2, %0|%0, %2, %3}",
  "vfmaddsub231ps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1786[] = {
  "vfmaddsub132ps\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfmaddsub213ps\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfmaddsub231ps\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1787[] = {
  "vfmaddsub132sd\t{%2, %3, %0|%0, %3, %2}",
  "vfmaddsub213sd\t{%3, %2, %0|%0, %2, %3}",
  "vfmaddsub231sd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1788[] = {
  "vfmaddsub132pd\t{%2, %3, %0|%0, %3, %2}",
  "vfmaddsub213pd\t{%3, %2, %0|%0, %2, %3}",
  "vfmaddsub231pd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1789[] = {
  "vfmaddsub132pd\t{%R4%2, %3, %0|%0, %3, %2%R4}",
  "vfmaddsub213pd\t{%R4%3, %2, %0|%0, %2, %3%R4}",
  "vfmaddsub231pd\t{%R4%2, %1, %0|%0, %1, %2%R4}",
};

static const char * const output_1790[] = {
  "vfmaddsub132pd\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfmaddsub213pd\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfmaddsub231pd\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1791[] = {
  "vfmaddsub132pd\t{%R6%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2%R6}",
  "vfmaddsub213pd\t{%R6%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3%R6}",
  "vfmaddsub231pd\t{%R6%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2%R6}",
};

static const char * const output_1792[] = {
  "vfmaddsub132pd\t{%2, %3, %0|%0, %3, %2}",
  "vfmaddsub213pd\t{%3, %2, %0|%0, %2, %3}",
  "vfmaddsub231pd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1793[] = {
  "vfmaddsub132pd\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfmaddsub213pd\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfmaddsub231pd\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1794[] = {
  "vfmaddsub132pd\t{%2, %3, %0|%0, %3, %2}",
  "vfmaddsub213pd\t{%3, %2, %0|%0, %2, %3}",
  "vfmaddsub231pd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1795[] = {
  "vfmaddsub132pd\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfmaddsub213pd\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfmaddsub231pd\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1796[] = {
  "vfmaddsub132ps\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfmaddsub213ps\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1797[] = {
  "vfmaddsub132ps\t{%R5%2, %3, %0%{%4%}|%0%{%4%}, %3, %2%R5}",
  "vfmaddsub213ps\t{%R5%3, %2, %0%{%4%}|%0%{%4%}, %2, %3%R5}",
};

static const char * const output_1798[] = {
  "vfmaddsub132ps\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfmaddsub213ps\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1799[] = {
  "vfmaddsub132ps\t{%R5%2, %3, %0%{%4%}|%0%{%4%}, %3, %2%R5}",
  "vfmaddsub213ps\t{%R5%3, %2, %0%{%4%}|%0%{%4%}, %2, %3%R5}",
};

static const char * const output_1800[] = {
  "vfmaddsub132ps\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfmaddsub213ps\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1801[] = {
  "vfmaddsub132ps\t{%R5%2, %3, %0%{%4%}|%0%{%4%}, %3, %2%R5}",
  "vfmaddsub213ps\t{%R5%3, %2, %0%{%4%}|%0%{%4%}, %2, %3%R5}",
};

static const char * const output_1802[] = {
  "vfmaddsub132pd\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfmaddsub213pd\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1803[] = {
  "vfmaddsub132pd\t{%R5%2, %3, %0%{%4%}|%0%{%4%}, %3, %2%R5}",
  "vfmaddsub213pd\t{%R5%3, %2, %0%{%4%}|%0%{%4%}, %2, %3%R5}",
};

static const char * const output_1804[] = {
  "vfmaddsub132pd\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfmaddsub213pd\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1805[] = {
  "vfmaddsub132pd\t{%R5%2, %3, %0%{%4%}|%0%{%4%}, %3, %2%R5}",
  "vfmaddsub213pd\t{%R5%3, %2, %0%{%4%}|%0%{%4%}, %2, %3%R5}",
};

static const char * const output_1806[] = {
  "vfmaddsub132pd\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfmaddsub213pd\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1807[] = {
  "vfmaddsub132pd\t{%R5%2, %3, %0%{%4%}|%0%{%4%}, %3, %2%R5}",
  "vfmaddsub213pd\t{%R5%3, %2, %0%{%4%}|%0%{%4%}, %2, %3%R5}",
};

static const char * const output_1820[] = {
  "vfmsubadd132ps\t{%2, %3, %0|%0, %3, %2}",
  "vfmsubadd213ps\t{%3, %2, %0|%0, %2, %3}",
  "vfmsubadd231ps\t{%2, %1, %0|%0, %1, %2}",
  "vfmsubaddps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfmsubaddps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1821[] = {
  "vfmsubadd132ps\t{%2, %3, %0|%0, %3, %2}",
  "vfmsubadd213ps\t{%3, %2, %0|%0, %2, %3}",
  "vfmsubadd231ps\t{%2, %1, %0|%0, %1, %2}",
  "vfmsubaddps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfmsubaddps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1822[] = {
  "vfmsubadd132pd\t{%2, %3, %0|%0, %3, %2}",
  "vfmsubadd213pd\t{%3, %2, %0|%0, %2, %3}",
  "vfmsubadd231pd\t{%2, %1, %0|%0, %1, %2}",
  "vfmsubaddpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfmsubaddpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1823[] = {
  "vfmsubadd132pd\t{%2, %3, %0|%0, %3, %2}",
  "vfmsubadd213pd\t{%3, %2, %0|%0, %2, %3}",
  "vfmsubadd231pd\t{%2, %1, %0|%0, %1, %2}",
  "vfmsubaddpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vfmsubaddpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_1824[] = {
  "vfmsubadd132ss\t{%2, %3, %0|%0, %3, %2}",
  "vfmsubadd213ss\t{%3, %2, %0|%0, %2, %3}",
  "vfmsubadd231ss\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1825[] = {
  "vfmsubadd132ps\t{%2, %3, %0|%0, %3, %2}",
  "vfmsubadd213ps\t{%3, %2, %0|%0, %2, %3}",
  "vfmsubadd231ps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1826[] = {
  "vfmsubadd132ps\t{%R4%2, %3, %0|%0, %3, %2%R4}",
  "vfmsubadd213ps\t{%R4%3, %2, %0|%0, %2, %3%R4}",
  "vfmsubadd231ps\t{%R4%2, %1, %0|%0, %1, %2%R4}",
};

static const char * const output_1827[] = {
  "vfmsubadd132ps\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfmsubadd213ps\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfmsubadd231ps\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1828[] = {
  "vfmsubadd132ps\t{%R6%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2%R6}",
  "vfmsubadd213ps\t{%R6%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3%R6}",
  "vfmsubadd231ps\t{%R6%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2%R6}",
};

static const char * const output_1829[] = {
  "vfmsubadd132ps\t{%2, %3, %0|%0, %3, %2}",
  "vfmsubadd213ps\t{%3, %2, %0|%0, %2, %3}",
  "vfmsubadd231ps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1830[] = {
  "vfmsubadd132ps\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfmsubadd213ps\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfmsubadd231ps\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1831[] = {
  "vfmsubadd132ps\t{%2, %3, %0|%0, %3, %2}",
  "vfmsubadd213ps\t{%3, %2, %0|%0, %2, %3}",
  "vfmsubadd231ps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1832[] = {
  "vfmsubadd132ps\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfmsubadd213ps\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfmsubadd231ps\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1833[] = {
  "vfmsubadd132sd\t{%2, %3, %0|%0, %3, %2}",
  "vfmsubadd213sd\t{%3, %2, %0|%0, %2, %3}",
  "vfmsubadd231sd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1834[] = {
  "vfmsubadd132pd\t{%2, %3, %0|%0, %3, %2}",
  "vfmsubadd213pd\t{%3, %2, %0|%0, %2, %3}",
  "vfmsubadd231pd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1835[] = {
  "vfmsubadd132pd\t{%R4%2, %3, %0|%0, %3, %2%R4}",
  "vfmsubadd213pd\t{%R4%3, %2, %0|%0, %2, %3%R4}",
  "vfmsubadd231pd\t{%R4%2, %1, %0|%0, %1, %2%R4}",
};

static const char * const output_1836[] = {
  "vfmsubadd132pd\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfmsubadd213pd\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfmsubadd231pd\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1837[] = {
  "vfmsubadd132pd\t{%R6%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2%R6}",
  "vfmsubadd213pd\t{%R6%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3%R6}",
  "vfmsubadd231pd\t{%R6%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2%R6}",
};

static const char * const output_1838[] = {
  "vfmsubadd132pd\t{%2, %3, %0|%0, %3, %2}",
  "vfmsubadd213pd\t{%3, %2, %0|%0, %2, %3}",
  "vfmsubadd231pd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1839[] = {
  "vfmsubadd132pd\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfmsubadd213pd\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfmsubadd231pd\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1840[] = {
  "vfmsubadd132pd\t{%2, %3, %0|%0, %3, %2}",
  "vfmsubadd213pd\t{%3, %2, %0|%0, %2, %3}",
  "vfmsubadd231pd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1841[] = {
  "vfmsubadd132pd\t{%2, %3, %0%{%5%}%N4|%0%{%5%}%N4, %3, %2}",
  "vfmsubadd213pd\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
  "vfmsubadd231pd\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_1842[] = {
  "vfmsubadd132ps\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfmsubadd213ps\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1843[] = {
  "vfmsubadd132ps\t{%R5%2, %3, %0%{%4%}|%0%{%4%}, %3, %2%R5}",
  "vfmsubadd213ps\t{%R5%3, %2, %0%{%4%}|%0%{%4%}, %2, %3%R5}",
};

static const char * const output_1844[] = {
  "vfmsubadd132ps\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfmsubadd213ps\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1845[] = {
  "vfmsubadd132ps\t{%R5%2, %3, %0%{%4%}|%0%{%4%}, %3, %2%R5}",
  "vfmsubadd213ps\t{%R5%3, %2, %0%{%4%}|%0%{%4%}, %2, %3%R5}",
};

static const char * const output_1846[] = {
  "vfmsubadd132ps\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfmsubadd213ps\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1847[] = {
  "vfmsubadd132ps\t{%R5%2, %3, %0%{%4%}|%0%{%4%}, %3, %2%R5}",
  "vfmsubadd213ps\t{%R5%3, %2, %0%{%4%}|%0%{%4%}, %2, %3%R5}",
};

static const char * const output_1848[] = {
  "vfmsubadd132pd\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfmsubadd213pd\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1849[] = {
  "vfmsubadd132pd\t{%R5%2, %3, %0%{%4%}|%0%{%4%}, %3, %2%R5}",
  "vfmsubadd213pd\t{%R5%3, %2, %0%{%4%}|%0%{%4%}, %2, %3%R5}",
};

static const char * const output_1850[] = {
  "vfmsubadd132pd\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfmsubadd213pd\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1851[] = {
  "vfmsubadd132pd\t{%R5%2, %3, %0%{%4%}|%0%{%4%}, %3, %2%R5}",
  "vfmsubadd213pd\t{%R5%3, %2, %0%{%4%}|%0%{%4%}, %2, %3%R5}",
};

static const char * const output_1852[] = {
  "vfmsubadd132pd\t{%2, %3, %0%{%4%}|%0%{%4%}, %3, %2}",
  "vfmsubadd213pd\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
};

static const char * const output_1853[] = {
  "vfmsubadd132pd\t{%R5%2, %3, %0%{%4%}|%0%{%4%}, %3, %2%R5}",
  "vfmsubadd213pd\t{%R5%3, %2, %0%{%4%}|%0%{%4%}, %2, %3%R5}",
};

static const char * const output_1866[] = {
  "vfmadd132ss\t{%2, %3, %0|%0, %k3, %k2}",
  "vfmadd213ss\t{%3, %2, %0|%0, %k2, %k3}",
};

static const char * const output_1867[] = {
  "vfmadd132ss\t{%R4%2, %3, %0|%0, %k3, %k2%R4}",
  "vfmadd213ss\t{%R4%3, %2, %0|%0, %k2, %k3%R4}",
};

static const char * const output_1868[] = {
  "vfmadd132sd\t{%2, %3, %0|%0, %q3, %q2}",
  "vfmadd213sd\t{%3, %2, %0|%0, %q2, %q3}",
};

static const char * const output_1869[] = {
  "vfmadd132sd\t{%R4%2, %3, %0|%0, %q3, %q2%R4}",
  "vfmadd213sd\t{%R4%3, %2, %0|%0, %q2, %q3%R4}",
};

static const char * const output_1870[] = {
  "vfmsub132ss\t{%2, %3, %0|%0, %k3, %k2}",
  "vfmsub213ss\t{%3, %2, %0|%0, %k2, %k3}",
};

static const char * const output_1871[] = {
  "vfmsub132ss\t{%R4%2, %3, %0|%0, %k3, %k2%R4}",
  "vfmsub213ss\t{%R4%3, %2, %0|%0, %k2, %k3%R4}",
};

static const char * const output_1872[] = {
  "vfmsub132sd\t{%2, %3, %0|%0, %q3, %q2}",
  "vfmsub213sd\t{%3, %2, %0|%0, %q2, %q3}",
};

static const char * const output_1873[] = {
  "vfmsub132sd\t{%R4%2, %3, %0|%0, %q3, %q2%R4}",
  "vfmsub213sd\t{%R4%3, %2, %0|%0, %q2, %q3%R4}",
};

static const char * const output_1874[] = {
  "vfnmadd132ss\t{%2, %3, %0|%0, %k3, %k2}",
  "vfnmadd213ss\t{%3, %2, %0|%0, %k2, %k3}",
};

static const char * const output_1875[] = {
  "vfnmadd132ss\t{%R4%2, %3, %0|%0, %k3, %k2%R4}",
  "vfnmadd213ss\t{%R4%3, %2, %0|%0, %k2, %k3%R4}",
};

static const char * const output_1876[] = {
  "vfnmadd132sd\t{%2, %3, %0|%0, %q3, %q2}",
  "vfnmadd213sd\t{%3, %2, %0|%0, %q2, %q3}",
};

static const char * const output_1877[] = {
  "vfnmadd132sd\t{%R4%2, %3, %0|%0, %q3, %q2%R4}",
  "vfnmadd213sd\t{%R4%3, %2, %0|%0, %q2, %q3%R4}",
};

static const char * const output_1878[] = {
  "vfnmsub132ss\t{%2, %3, %0|%0, %k3, %k2}",
  "vfnmsub213ss\t{%3, %2, %0|%0, %k2, %k3}",
};

static const char * const output_1879[] = {
  "vfnmsub132ss\t{%R4%2, %3, %0|%0, %k3, %k2%R4}",
  "vfnmsub213ss\t{%R4%3, %2, %0|%0, %k2, %k3%R4}",
};

static const char * const output_1880[] = {
  "vfnmsub132sd\t{%2, %3, %0|%0, %q3, %q2}",
  "vfnmsub213sd\t{%3, %2, %0|%0, %q2, %q3}",
};

static const char * const output_1881[] = {
  "vfnmsub132sd\t{%R4%2, %3, %0|%0, %q3, %q2%R4}",
  "vfnmsub213sd\t{%R4%3, %2, %0|%0, %q2, %q3%R4}",
};

static const char * const output_1893[] = {
  "cvtsi2ss\t{%2, %0|%0, %2}",
  "cvtsi2ss\t{%2, %0|%0, %2}",
  "vcvtsi2ss\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_1894[] = {
  "cvtsi2ss\t{%2, %0|%0, %2}",
  "cvtsi2ss\t{%2, %0|%0, %2}",
  "vcvtsi2ss\t{%2, %R3%1, %0|%0, %1%R3, %2}",
};

static const char * const output_1903[] = {
  "cvtdq2ps\t{%1, %0|%0, %1}",
  "vcvtdq2ps\t{%1, %0|%0, %1}",
};

static const char * const output_1904[] = {
  "cvtdq2ps\t{%1, %0|%0, %1}",
  "vcvtdq2ps\t{%R2%1, %0|%0, %1%R2}",
};

static const char * const output_1905[] = {
  "cvtdq2ps\t{%1, %0|%0, %1}",
  "vcvtdq2ps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
};

static const char * const output_1906[] = {
  "cvtdq2ps\t{%1, %0|%0, %1}",
  "vcvtdq2ps\t{%R4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%R4}",
};

static const char * const output_1907[] = {
  "cvtdq2ps\t{%1, %0|%0, %1}",
  "vcvtdq2ps\t{%1, %0|%0, %1}",
};

static const char * const output_1908[] = {
  "cvtdq2ps\t{%1, %0|%0, %1}",
  "vcvtdq2ps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
};

static const char * const output_1909[] = {
  "cvtdq2ps\t{%1, %0|%0, %1}",
  "vcvtdq2ps\t{%1, %0|%0, %1}",
};

static const char * const output_1910[] = {
  "cvtdq2ps\t{%1, %0|%0, %1}",
  "vcvtdq2ps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
};

static const char * const output_1974[] = {
  "cvtsi2sd\t{%2, %0|%0, %2}",
  "cvtsi2sd\t{%2, %0|%0, %2}",
  "vcvtsi2sd\t{%2, %1, %0|%0, %1, %2}",
};

static const char *
output_2051 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5078 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (TARGET_AVX)
    return "vcvtpd2dq{x}\t{%1, %0|%0, %1}";
  else
    return "cvtpd2dq\t{%1, %0|%0, %1}";
}
}

static const char *
output_2052 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5078 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (TARGET_AVX)
    return "vcvtpd2dq{x}\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
  else
    return "cvtpd2dq\t{%1, %0|%0, %1}";
}
}

static const char *
output_2129 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5238 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (TARGET_AVX)
    return "vcvttpd2dq{x}\t{%1, %0|%0, %1}";
  else
    return "cvttpd2dq\t{%1, %0|%0, %1}";
}
}

static const char *
output_2130 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5238 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (TARGET_AVX)
    return "vcvttpd2dq{x}\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}";
  else
    return "cvttpd2dq\t{%1, %0|%0, %1}";
}
}

static const char * const output_2131[] = {
  "cvtsd2ss\t{%2, %0|%0, %2}",
  "cvtsd2ss\t{%2, %0|%0, %q2}",
  "vcvtsd2ss\t{%2, %1, %0|%0, %1, %q2}",
};

static const char * const output_2132[] = {
  "cvtsd2ss\t{%2, %0|%0, %2}",
  "cvtsd2ss\t{%2, %0|%0, %q2}",
  "vcvtsd2ss\t{%R3%2, %1, %0|%0, %1, %q2%R3}",
};

static const char * const output_2133[] = {
  "cvtsd2ss\t{%2, %0|%0, %2}",
  "cvtsd2ss\t{%2, %0|%0, %2}",
  "vcvtsd2ss\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2134[] = {
  "cvtss2sd\t{%2, %0|%0, %2}",
  "cvtss2sd\t{%2, %0|%0, %k2}",
  "vcvtss2sd\t{%2, %1, %0|%0, %1, %k2}",
};

static const char * const output_2135[] = {
  "cvtss2sd\t{%2, %0|%0, %2}",
  "cvtss2sd\t{%2, %0|%0, %k2}",
  "vcvtss2sd\t{%r3%2, %1, %0|%0, %1, %k2%r3}",
};

static const char * const output_2136[] = {
  "cvtss2sd\t{%2, %0|%0, %2}",
  "cvtss2sd\t{%2, %0|%0, %2}",
  "vcvtss2sd\t{%2, %1, %0|%0, %1, %2}",
};

static const char *
output_2143 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5387 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (TARGET_AVX)
    return "vcvtpd2ps{x}\t{%1, %0|%0, %1}";
  else
    return "cvtpd2ps\t{%1, %0|%0, %1}";
}
}

static const char *
output_2144 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 5387 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (TARGET_AVX)
    return "vcvtpd2ps{x}\t{%1, %0%{%4%}%N3|%0%{%4%}%N3, %1}";
  else
    return "cvtpd2ps\t{%1, %0|%0, %1}";
}
}

static const char * const output_2179[] = {
  "movhlps\t{%2, %0|%0, %2}",
  "vmovhlps\t{%2, %1, %0|%0, %1, %2}",
  "movlps\t{%H2, %0|%0, %H2}",
  "vmovlps\t{%H2, %1, %0|%0, %1, %H2}",
  "%vmovhps\t{%2, %0|%q0, %2}",
};

static const char * const output_2180[] = {
  "movlhps\t{%2, %0|%0, %2}",
  "vmovlhps\t{%2, %1, %0|%0, %1, %2}",
  "movhps\t{%2, %0|%0, %q2}",
  "vmovhps\t{%2, %1, %0|%0, %1, %q2}",
  "%vmovlps\t{%2, %H0|%H0, %2}",
};

static const char * const output_2185[] = {
  "unpckhps\t{%2, %0|%0, %2}",
  "vunpckhps\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2186[] = {
  "unpckhps\t{%2, %0|%0, %2}",
  "vunpckhps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2192[] = {
  "unpcklps\t{%2, %0|%0, %2}",
  "vunpcklps\t{%2, %1, %0|%0, %1, %2}",
};

static const char *
output_2205 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 6538 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask;
  mask = INTVAL (operands[3]);
  mask |= INTVAL (operands[4]) << 2;
  mask |= (INTVAL (operands[5]) - 8) << 4;
  mask |= (INTVAL (operands[6]) - 8) << 6;
  operands[3] = GEN_INT (mask);

  return "vshufps\t{%3, %2, %1, %0|%0, %1, %2, %3}";
}
}

static const char *
output_2206 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 6538 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask;
  mask = INTVAL (operands[3]);
  mask |= INTVAL (operands[4]) << 2;
  mask |= (INTVAL (operands[5]) - 8) << 4;
  mask |= (INTVAL (operands[6]) - 8) << 6;
  operands[3] = GEN_INT (mask);

  return "vshufps\t{%3, %2, %1, %0%{%12%}%N11|%0%{%12%}%N11, %1, %2, %3}";
}
}

static const char *
output_2207 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 6586 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask = 0;
  mask |= INTVAL (operands[3]) << 0;
  mask |= INTVAL (operands[4]) << 2;
  mask |= (INTVAL (operands[5]) - 4) << 4;
  mask |= (INTVAL (operands[6]) - 4) << 6;
  operands[3] = GEN_INT (mask);

  return "vshufps\t{%3, %2, %1, %0%{%8%}%N7|%0%{%8%}%N7, %1, %2, %3}";
}
}

static const char *
output_2208 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 6612 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask = 0;
  mask |= INTVAL (operands[3]) << 0;
  mask |= INTVAL (operands[4]) << 2;
  mask |= (INTVAL (operands[5]) - 4) << 4;
  mask |= (INTVAL (operands[6]) - 4) << 6;
  operands[3] = GEN_INT (mask);

  switch (which_alternative)
    {
    case 0:
      return "shufps\t{%3, %2, %0|%0, %2, %3}";
    case 1:
      return "vshufps\t{%3, %2, %1, %0|%0, %1, %2, %3}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_2209 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 6612 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask = 0;
  mask |= INTVAL (operands[3]) << 0;
  mask |= INTVAL (operands[4]) << 2;
  mask |= (INTVAL (operands[5]) - 4) << 4;
  mask |= (INTVAL (operands[6]) - 4) << 6;
  operands[3] = GEN_INT (mask);

  switch (which_alternative)
    {
    case 0:
      return "shufps\t{%3, %2, %0|%0, %2, %3}";
    case 1:
      return "vshufps\t{%3, %2, %1, %0|%0, %1, %2, %3}";
    default:
      gcc_unreachable ();
    }
}
}

static const char * const output_2210[] = {
  "%vmovhps\t{%1, %0|%q0, %1}",
  "%vmovhlps\t{%1, %d0|%d0, %1}",
  "%vmovlps\t{%H1, %d0|%d0, %H1}",
};

static const char * const output_2211[] = {
  "movhps\t{%2, %0|%0, %q2}",
  "vmovhps\t{%2, %1, %0|%0, %1, %q2}",
  "movlhps\t{%2, %0|%0, %2}",
  "vmovlhps\t{%2, %1, %0|%0, %1, %2}",
  "%vmovlps\t{%2, %H0|%H0, %2}",
};

static const char * const output_2212[] = {
  "%vmovlps\t{%1, %0|%q0, %1}",
  "%vmovaps\t{%1, %0|%0, %1}",
  "%vmovlps\t{%1, %d0|%d0, %q1}",
};

static const char * const output_2213[] = {
  "shufps\t{$0xe4, %1, %0|%0, %1, 0xe4}",
  "vshufps\t{$0xe4, %1, %2, %0|%0, %2, %1, 0xe4}",
  "movlps\t{%2, %0|%0, %q2}",
  "vmovlps\t{%2, %1, %0|%0, %1, %q2}",
  "%vmovlps\t{%2, %0|%q0, %2}",
};

static const char * const output_2214[] = {
  "movss\t{%2, %0|%0, %2}",
  "vmovss\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2220[] = {
  "unpcklps\t{%2, %0|%0, %2}",
  "unpcklps\t{%2, %0|%0, %2}",
  "vunpcklps\t{%2, %1, %0|%0, %1, %2}",
  "insertps\t{$0x10, %2, %0|%0, %2, 0x10}",
  "insertps\t{$0x10, %2, %0|%0, %2, 0x10}",
  "vinsertps\t{$0x10, %2, %1, %0|%0, %1, %2, 0x10}",
  "%vmovss\t{%1, %0|%0, %1}",
  "punpckldq\t{%2, %0|%0, %2}",
  "movd\t{%1, %0|%0, %1}",
};

static const char * const output_2221[] = {
  "unpcklps\t{%2, %0|%0, %2}",
  "movss\t{%1, %0|%0, %1}",
  "punpckldq\t{%2, %0|%0, %2}",
  "movd\t{%1, %0|%0, %1}",
};

static const char * const output_2222[] = {
  "movlhps\t{%2, %0|%0, %2}",
  "vmovlhps\t{%2, %1, %0|%0, %1, %2}",
  "movhps\t{%2, %0|%0, %q2}",
  "vmovhps\t{%2, %1, %0|%0, %1, %q2}",
};

static const char * const output_2223[] = {
  "insertps\t{$0xe, %2, %0|%0, %2, 0xe}",
  "insertps\t{$0xe, %2, %0|%0, %2, 0xe}",
  "vinsertps\t{$0xe, %2, %2, %0|%0, %2, %2, 0xe}",
  "%vmovd\t{%2, %0|%0, %2}",
  "%vmovd\t{%2, %0|%0, %2}",
  "movss\t{%2, %0|%0, %2}",
  "movss\t{%2, %0|%0, %2}",
  "vmovss\t{%2, %1, %0|%0, %1, %2}",
  "pinsrd\t{$0, %2, %0|%0, %2, 0}",
  "pinsrd\t{$0, %2, %0|%0, %2, 0}",
  "vpinsrd\t{$0, %2, %1, %0|%0, %1, %2, 0}",
  "#",
  "#",
  "#",
};

static const char * const output_2224[] = {
  "insertps\t{$0xe, %2, %0|%0, %2, 0xe}",
  "insertps\t{$0xe, %2, %0|%0, %2, 0xe}",
  "vinsertps\t{$0xe, %2, %2, %0|%0, %2, %2, 0xe}",
  "%vmovss\t{%2, %0|%0, %2}",
  "%vmovd\t{%2, %0|%0, %2}",
  "movss\t{%2, %0|%0, %2}",
  "movss\t{%2, %0|%0, %2}",
  "vmovss\t{%2, %1, %0|%0, %1, %2}",
  "pinsrd\t{$0, %2, %0|%0, %2, 0}",
  "pinsrd\t{$0, %2, %0|%0, %2, 0}",
  "vpinsrd\t{$0, %2, %1, %0|%0, %1, %2, 0}",
  "#",
  "#",
  "#",
};

static const char *
output_2225 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 6977 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  operands[3] = GEN_INT (exact_log2 (INTVAL (operands[3])) << 4);
  switch (which_alternative)
    {
    case 0:
    case 1:
      return "insertps\t{%3, %2, %0|%0, %2, %3}";
    case 2:
      return "vinsertps\t{%3, %2, %1, %0|%0, %1, %2, %3}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_2226 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7005 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (MEM_P (operands[2]))
    {
      unsigned count_s = INTVAL (operands[3]) >> 6;
      if (count_s)
	operands[3] = GEN_INT (INTVAL (operands[3]) & 0x3f);
      operands[2] = adjust_address_nv (operands[2], SFmode, count_s * 4);
    }
  switch (which_alternative)
    {
    case 0:
    case 1:
      return "insertps\t{%3, %2, %0|%0, %2, %3}";
    case 2:
      return "vinsertps\t{%3, %2, %1, %0|%0, %1, %2, %3}";
    default:
      gcc_unreachable ();
    }
}
}

static const char * const output_2228[] = {
  "extractps\t{%2, %1, %0|%0, %1, %2}",
  "extractps\t{%2, %1, %0|%0, %1, %2}",
  "vextractps\t{%2, %1, %0|%0, %1, %2}",
  "#",
  "#",
};

static const char *
output_2230 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7171 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  operands[2] = GEN_INT ((INTVAL (operands[2])) >> 1);
  return "vextractf64x2\t{%2, %1, %0%{%5%}|%0%{%5%}, %1, %2}";
}
}

static const char *
output_2231 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7171 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  operands[2] = GEN_INT ((INTVAL (operands[2])) >> 1);
  return "vextracti64x2\t{%2, %1, %0%{%5%}|%0%{%5%}, %1, %2}";
}
}

static const char *
output_2232 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7199 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  operands[2] = GEN_INT (INTVAL (operands[2]) >> 2);
  return "vextractf32x4\t{%2, %1, %0%{%7%}|%0%{%7%}, %1, %2}";
}
}

static const char *
output_2233 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7199 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  operands[2] = GEN_INT (INTVAL (operands[2]) >> 2);
  return "vextracti32x4\t{%2, %1, %0%{%7%}|%0%{%7%}, %1, %2}";
}
}

static const char *
output_2234 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7219 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  operands[2] = GEN_INT (INTVAL (operands[2]) >> 1);
  return "vextractf64x2\t{%2, %1, %0|%0, %1, %2}";
}
}

static const char *
output_2235 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7219 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  operands[2] = GEN_INT (INTVAL (operands[2]) >> 1);
  return "vextractf64x2\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}";
}
}

static const char *
output_2236 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7219 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  operands[2] = GEN_INT (INTVAL (operands[2]) >> 1);
  return "vextracti64x2\t{%2, %1, %0|%0, %1, %2}";
}
}

static const char *
output_2237 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7219 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  operands[2] = GEN_INT (INTVAL (operands[2]) >> 1);
  return "vextracti64x2\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}";
}
}

static const char *
output_2238 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7242 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  operands[2] = GEN_INT (INTVAL (operands[2]) >> 2);
  return "vextractf32x4\t{%2, %1, %0|%0, %1, %2}";
}
}

static const char *
output_2239 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7242 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  operands[2] = GEN_INT (INTVAL (operands[2]) >> 2);
  return "vextractf32x4\t{%2, %1, %0%{%7%}%N6|%0%{%7%}%N6, %1, %2}";
}
}

static const char *
output_2240 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7242 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  operands[2] = GEN_INT (INTVAL (operands[2]) >> 2);
  return "vextracti32x4\t{%2, %1, %0|%0, %1, %2}";
}
}

static const char *
output_2241 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7242 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  operands[2] = GEN_INT (INTVAL (operands[2]) >> 2);
  return "vextracti32x4\t{%2, %1, %0%{%7%}%N6|%0%{%7%}%N6, %1, %2}";
}
}

static const char *
output_2244 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7332 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (false || (!TARGET_AVX512VL && !MEM_P (operands[1])))
    return "vextractf64x4\t{$0x0, %1, %0|%0, %1, 0x0}";
  else
    return "#";
}
}

static const char *
output_2245 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7332 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (true || (!TARGET_AVX512VL && !MEM_P (operands[1])))
    return "vextractf64x4\t{$0x0, %1, %0%{%3%}%N2|%0%{%3%}%N2, %1, 0x0}";
  else
    return "#";
}
}

static const char *
output_2246 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7332 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (false || (!TARGET_AVX512VL && !MEM_P (operands[1])))
    return "vextracti64x4\t{$0x0, %1, %0|%0, %1, 0x0}";
  else
    return "#";
}
}

static const char *
output_2247 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7332 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (true || (!TARGET_AVX512VL && !MEM_P (operands[1])))
    return "vextracti64x4\t{$0x0, %1, %0%{%3%}%N2|%0%{%3%}%N2, %1, 0x0}";
  else
    return "#";
}
}

static const char * const output_2256[] = {
  "vextractf32x8\t{$0x1, %1, %0|%0, %1, 0x1}",
  "vextracti64x4\t{$0x1, %1, %0|%0, %1, 0x1}",
};

static const char * const output_2257[] = {
  "vextractf32x8\t{$0x1, %1, %0%{%3%}%N2|%0%{%3%}%N2, %1, 0x1}",
  "vextracti64x4\t{$0x1, %1, %0|%0, %1, 0x1}",
};

static const char * const output_2258[] = {
  "vextracti32x8\t{$0x1, %1, %0|%0, %1, 0x1}",
  "vextracti64x4\t{$0x1, %1, %0|%0, %1, 0x1}",
};

static const char * const output_2259[] = {
  "vextracti32x8\t{$0x1, %1, %0%{%3%}%N2|%0%{%3%}%N2, %1, 0x1}",
  "vextracti64x4\t{$0x1, %1, %0|%0, %1, 0x1}",
};

static const char *
output_2260 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7492 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (false)
    return "vextractf32x8\t{$0x0, %1, %0|%0, %1, 0x0}";
  else
    return "#";
}
}

static const char *
output_2261 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7492 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (true)
    return "vextractf32x8\t{$0x0, %1, %0%{%3%}%N2|%0%{%3%}%N2, %1, 0x0}";
  else
    return "#";
}
}

static const char *
output_2262 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7492 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (false)
    return "vextracti32x8\t{$0x0, %1, %0|%0, %1, 0x0}";
  else
    return "#";
}
}

static const char *
output_2263 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7492 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (true)
    return "vextracti32x8\t{$0x0, %1, %0%{%3%}%N2|%0%{%3%}%N2, %1, 0x0}";
  else
    return "#";
}
}

static const char *
output_2264 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7521 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (false)
    return "vextracti64x2\t{$0x0, %1, %0%{%3%}|%0%{%3%}, %1, 0x0}";
  else
    return "#";
}
}

static const char *
output_2265 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7521 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (true)
    return "vextracti64x2\t{$0x0, %1, %0%{%3%}|%0%{%3%}, %1, 0x0}";
  else
    return "#";
}
}

static const char *
output_2266 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7521 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (false)
    return "vextractf64x2\t{$0x0, %1, %0%{%3%}|%0%{%3%}, %1, 0x0}";
  else
    return "#";
}
}

static const char *
output_2267 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7521 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (true)
    return "vextractf64x2\t{$0x0, %1, %0%{%3%}|%0%{%3%}, %1, 0x0}";
  else
    return "#";
}
}

static const char *
output_2268 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7550 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (TARGET_AVX512VL)
  {
    if (TARGET_AVX512DQ)
      return "vextracti64x2\t{$0x1, %1, %0|%0, %1, 0x1}";
    else
      return "vextracti32x4\t{$0x1, %1, %0|%0, %1, 0x1}";
  }
  else
    return "vextract%~128\t{$0x1, %1, %0|%0, %1, 0x1}";
}
}

static const char *
output_2269 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7550 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (TARGET_AVX512VL)
  {
    if (TARGET_AVX512DQ)
      return "vextracti64x2\t{$0x1, %1, %0%{%3%}%N2|%0%{%3%}%N2, %1, 0x1}";
    else
      return "vextracti32x4\t{$0x1, %1, %0|%0, %1, 0x1}";
  }
  else
    return "vextract%~128\t{$0x1, %1, %0|%0, %1, 0x1}";
}
}

static const char *
output_2270 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7550 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (TARGET_AVX512VL)
  {
    if (TARGET_AVX512DQ)
      return "vextractf64x2\t{$0x1, %1, %0|%0, %1, 0x1}";
    else
      return "vextractf32x4\t{$0x1, %1, %0|%0, %1, 0x1}";
  }
  else
    return "vextractf128\t{$0x1, %1, %0|%0, %1, 0x1}";
}
}

static const char *
output_2271 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7550 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (TARGET_AVX512VL)
  {
    if (TARGET_AVX512DQ)
      return "vextractf64x2\t{$0x1, %1, %0%{%3%}%N2|%0%{%3%}%N2, %1, 0x1}";
    else
      return "vextractf32x4\t{$0x1, %1, %0|%0, %1, 0x1}";
  }
  else
    return "vextractf128\t{$0x1, %1, %0|%0, %1, 0x1}";
}
}

static const char *
output_2272 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7590 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (false)
    return "vextracti32x4\t{$0x0, %1, %0|%0, %1, 0x0}";
  else
    return "#";
}
}

static const char *
output_2273 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7590 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (true)
    return "vextracti32x4\t{$0x0, %1, %0%{%3%}%N2|%0%{%3%}%N2, %1, 0x0}";
  else
    return "#";
}
}

static const char *
output_2274 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7590 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (false)
    return "vextractf32x4\t{$0x0, %1, %0|%0, %1, 0x0}";
  else
    return "#";
}
}

static const char *
output_2275 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 7590 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (true)
    return "vextractf32x4\t{$0x0, %1, %0%{%3%}%N2|%0%{%3%}%N2, %1, 0x0}";
  else
    return "#";
}
}

static const char * const output_2282[] = {
  "vextract%~128\t{$0x1, %1, %0|%0, %1, 0x1}",
  "vextracti32x4\t{$0x1, %1, %0|%0, %1, 0x1}",
};

static const char * const output_2283[] = {
  "vextractf128\t{$0x1, %1, %0|%0, %1, 0x1}",
  "vextractf32x4\t{$0x1, %1, %0|%0, %1, 0x1}",
};

static const char * const output_2287[] = {
  "vextract%~128\t{$0x1, %1, %0|%0, %1, 0x1}",
  "vextract%~128\t{$0x1, %1, %0|%0, %1, 0x1}",
  "vextracti32x4\t{$0x1, %1, %0|%0, %1, 0x1}",
  "vextracti32x4\t{$0x1, %1, %0|%0, %1, 0x1}",
  "vextracti32x4\t{$0x1, %g1, %0|%0, %g1, 0x1}",
  "vextracti32x4\t{$0x1, %g1, %0|%0, %g1, 0x1}",
};

static const char * const output_2291[] = {
  "vextract%~128\t{$0x1, %1, %0|%0, %1, 0x1}",
  "vextract%~128\t{$0x1, %1, %0|%0, %1, 0x1}",
  "vextracti32x4\t{$0x1, %1, %0|%0, %1, 0x1}",
  "vextracti32x4\t{$0x1, %1, %0|%0, %1, 0x1}",
  "vextracti32x4\t{$0x1, %g1, %0|%0, %g1, 0x1}",
  "vextracti32x4\t{$0x1, %g1, %0|%0, %g1, 0x1}",
};

static const char * const output_2297[] = {
  "unpckhpd\t{%2, %0|%0, %2}",
  "vunpckhpd\t{%2, %1, %0|%0, %1, %2}",
  "%vmovddup\t{%H1, %0|%0, %H1}",
  "movlpd\t{%H1, %0|%0, %H1}",
  "vmovlpd\t{%H1, %2, %0|%0, %2, %H1}",
  "%vmovhpd\t{%1, %0|%q0, %1}",
};

static const char * const output_2298[] = {
  "vmovddup\t{%1, %0|%0, %1}",
  "vunpcklpd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2299[] = {
  "vmovddup\t{%1, %0%{%4%}%N3|%0%{%4%}%N3, %1}",
  "vunpcklpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2300[] = {
  "vunpcklpd\t{%2, %1, %0|%0, %1, %2}",
  "vmovddup\t{%1, %0|%0, %1}",
};

static const char * const output_2301[] = {
  "vunpcklpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
  "vmovddup\t{%1, %0%{%4%}%N3|%0%{%4%}%N3, %1}",
};

static const char * const output_2303[] = {
  "unpcklpd\t{%2, %0|%0, %2}",
  "vunpcklpd\t{%2, %1, %0|%0, %1, %2}",
  "%vmovddup\t{%1, %0|%0, %q1}",
  "movhpd\t{%2, %0|%0, %q2}",
  "vmovhpd\t{%2, %1, %0|%0, %1, %q2}",
  "%vmovlpd\t{%2, %H0|%H0, %2}",
};

static const char *
output_2466 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8479 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask;
  mask = INTVAL (operands[3]);
  mask |= INTVAL (operands[4]) << 2;
  mask |= (INTVAL (operands[5]) - 16) << 4;
  mask |= (INTVAL (operands[6]) - 16) << 6;
  operands[3] = GEN_INT (mask);

  return "vshufps\t{%3, %2, %1, %0|%0, %1, %2, %3}";
}
}

static const char *
output_2467 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8479 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask;
  mask = INTVAL (operands[3]);
  mask |= INTVAL (operands[4]) << 2;
  mask |= (INTVAL (operands[5]) - 16) << 4;
  mask |= (INTVAL (operands[6]) - 16) << 6;
  operands[3] = GEN_INT (mask);

  return "vshufps\t{%3, %2, %1, %0%{%20%}%N19|%0%{%20%}%N19, %1, %2, %3}";
}
}

static const char *
output_2468 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8532 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask;
  mask = INTVAL (operands[3]);
  mask |= (INTVAL (operands[4]) - 8) << 1;
  mask |= (INTVAL (operands[5]) - 2) << 2;
  mask |= (INTVAL (operands[6]) - 10) << 3;
  mask |= (INTVAL (operands[7]) - 4) << 4;
  mask |= (INTVAL (operands[8]) - 12) << 5;
  mask |= (INTVAL (operands[9]) - 6) << 6;
  mask |= (INTVAL (operands[10]) - 14) << 7;
  operands[3] = GEN_INT (mask);

  return "vshufpd\t{%3, %2, %1, %0|%0, %1, %2, %3}";
}
}

static const char *
output_2469 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8532 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask;
  mask = INTVAL (operands[3]);
  mask |= (INTVAL (operands[4]) - 8) << 1;
  mask |= (INTVAL (operands[5]) - 2) << 2;
  mask |= (INTVAL (operands[6]) - 10) << 3;
  mask |= (INTVAL (operands[7]) - 4) << 4;
  mask |= (INTVAL (operands[8]) - 12) << 5;
  mask |= (INTVAL (operands[9]) - 6) << 6;
  mask |= (INTVAL (operands[10]) - 14) << 7;
  operands[3] = GEN_INT (mask);

  return "vshufpd\t{%3, %2, %1, %0%{%12%}%N11|%0%{%12%}%N11, %1, %2, %3}";
}
}

static const char *
output_2470 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8581 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask;
  mask = INTVAL (operands[3]);
  mask |= (INTVAL (operands[4]) - 4) << 1;
  mask |= (INTVAL (operands[5]) - 2) << 2;
  mask |= (INTVAL (operands[6]) - 6) << 3;
  operands[3] = GEN_INT (mask);

  return "vshufpd\t{%3, %2, %1, %0|%0, %1, %2, %3}";
}
}

static const char *
output_2471 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8581 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask;
  mask = INTVAL (operands[3]);
  mask |= (INTVAL (operands[4]) - 4) << 1;
  mask |= (INTVAL (operands[5]) - 2) << 2;
  mask |= (INTVAL (operands[6]) - 6) << 3;
  operands[3] = GEN_INT (mask);

  return "vshufpd\t{%3, %2, %1, %0%{%8%}%N7|%0%{%8%}%N7, %1, %2, %3}";
}
}

static const char *
output_2472 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8623 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask;
  mask = INTVAL (operands[3]);
  mask |= (INTVAL (operands[4]) - 2) << 1;
  operands[3] = GEN_INT (mask);

  return "vshufpd\t{%3, %2, %1, %0%{%6%}%N5|%0%{6%}%N5, %1, %2, %3}";
}
}

static const char * const output_2477[] = {
  "punpckhqdq\t{%2, %0|%0, %2}",
  "vpunpckhqdq\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2478[] = {
  "punpckhqdq\t{%2, %0|%0, %2}",
  "vpunpckhqdq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2483[] = {
  "punpcklqdq\t{%2, %0|%0, %2}",
  "vpunpcklqdq\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2484[] = {
  "punpcklqdq\t{%2, %0|%0, %2}",
  "vpunpcklqdq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char *
output_2485 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8746 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask;
  mask = INTVAL (operands[3]);
  mask |= (INTVAL (operands[4]) - 2) << 1;
  operands[3] = GEN_INT (mask);

  switch (which_alternative)
    {
    case 0:
      return "shufpd\t{%3, %2, %0|%0, %2, %3}";
    case 1:
      return "vshufpd\t{%3, %2, %1, %0|%0, %1, %2, %3}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_2486 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 8746 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask;
  mask = INTVAL (operands[3]);
  mask |= (INTVAL (operands[4]) - 2) << 1;
  operands[3] = GEN_INT (mask);

  switch (which_alternative)
    {
    case 0:
      return "shufpd\t{%3, %2, %0|%0, %2, %3}";
    case 1:
      return "vshufpd\t{%3, %2, %1, %0|%0, %1, %2, %3}";
    default:
      gcc_unreachable ();
    }
}
}

static const char * const output_2487[] = {
  "%vmovhpd\t{%1, %0|%0, %1}",
  "unpckhpd\t%0, %0",
  "vunpckhpd\t{%d1, %0|%0, %d1}",
  "#",
  "#",
  "#",
};

static const char * const output_2488[] = {
  "movhps\t{%1, %0|%q0, %1}",
  "movhlps\t{%1, %0|%0, %1}",
  "movlps\t{%H1, %0|%0, %H1}",
};

static const char * const output_2489[] = {
  "%vmovlpd\t{%1, %0|%0, %1}",
  "#",
  "#",
  "#",
  "#",
};

static const char * const output_2490[] = {
  "movlps\t{%1, %0|%0, %1}",
  "movaps\t{%1, %0|%0, %1}",
  "movlps\t{%1, %0|%0, %q1}",
};

static const char * const output_2491[] = {
  "movhpd\t{%2, %0|%0, %2}",
  "vmovhpd\t{%2, %1, %0|%0, %1, %2}",
  "unpcklpd\t{%2, %0|%0, %2}",
  "vunpcklpd\t{%2, %1, %0|%0, %1, %2}",
  "#",
  "#",
  "#",
};

static const char * const output_2492[] = {
  "%vmovq\t{%2, %0|%0, %2}",
  "movlpd\t{%2, %0|%0, %2}",
  "vmovlpd\t{%2, %1, %0|%0, %1, %2}",
  "movsd\t{%2, %0|%0, %2}",
  "vmovsd\t{%2, %1, %0|%0, %1, %2}",
  "shufpd\t{$2, %1, %0|%0, %1, 2}",
  "movhpd\t{%H1, %0|%0, %H1}",
  "vmovhpd\t{%H1, %2, %0|%0, %2, %H1}",
  "#",
  "#",
  "#",
};

static const char * const output_2493[] = {
  "movsd\t{%2, %0|%0, %2}",
  "vmovsd\t{%2, %1, %0|%0, %1, %2}",
  "movlpd\t{%2, %0|%0, %q2}",
  "vmovlpd\t{%2, %1, %0|%0, %1, %q2}",
  "%vmovlpd\t{%2, %0|%q0, %2}",
  "shufpd\t{$2, %1, %0|%0, %1, 2}",
  "movhps\t{%H1, %0|%0, %H1}",
  "vmovhps\t{%H1, %2, %0|%0, %2, %H1}",
  "%vmovhps\t{%1, %H0|%H0, %1}",
};

static const char * const output_2494[] = {
  "unpcklpd\t%0, %0",
  "%vmovddup\t{%1, %0|%0, %1}",
  "vmovddup\t{%1, %0|%0, %1}",
};

static const char * const output_2495[] = {
  "unpcklpd\t%0, %0",
  "%vmovddup\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
  "vmovddup\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
};

static const char * const output_2496[] = {
  "unpcklpd\t{%2, %0|%0, %2}",
  "vunpcklpd\t{%2, %1, %0|%0, %1, %2}",
  "vunpcklpd\t{%2, %1, %0|%0, %1, %2}",
  "%vmovddup\t{%1, %0|%0, %1}",
  "vmovddup\t{%1, %0|%0, %1}",
  "movhpd\t{%2, %0|%0, %2}",
  "vmovhpd\t{%2, %1, %0|%0, %1, %2}",
  "%vmovq\t{%1, %0|%0, %1}",
  "movlhps\t{%2, %0|%0, %2}",
  "movhps\t{%2, %0|%0, %2}",
};

static const char *
output_2590 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 9428 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (GET_MODE_SIZE (GET_MODE_INNER (V4SImode)) == 8)
    return "vpmovsdb\t{%1, %0%{%2%}|%k0%{%2%}, %1}";
  return "vpmovsdb\t{%1, %0%{%2%}|%0%{%2%}, %g1}";
}
}

static const char *
output_2591 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 9428 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (GET_MODE_SIZE (GET_MODE_INNER (V4SImode)) == 8)
    return "vpmovdb\t{%1, %0%{%2%}|%k0%{%2%}, %1}";
  return "vpmovdb\t{%1, %0%{%2%}|%0%{%2%}, %g1}";
}
}

static const char *
output_2592 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 9428 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (GET_MODE_SIZE (GET_MODE_INNER (V4SImode)) == 8)
    return "vpmovusdb\t{%1, %0%{%2%}|%k0%{%2%}, %1}";
  return "vpmovusdb\t{%1, %0%{%2%}|%0%{%2%}, %g1}";
}
}

static const char *
output_2593 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 9428 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (GET_MODE_SIZE (GET_MODE_INNER (V4DImode)) == 8)
    return "vpmovsqb\t{%1, %0%{%2%}|%k0%{%2%}, %1}";
  return "vpmovsqb\t{%1, %0%{%2%}|%0%{%2%}, %g1}";
}
}

static const char *
output_2594 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 9428 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (GET_MODE_SIZE (GET_MODE_INNER (V4DImode)) == 8)
    return "vpmovqb\t{%1, %0%{%2%}|%k0%{%2%}, %1}";
  return "vpmovqb\t{%1, %0%{%2%}|%0%{%2%}, %g1}";
}
}

static const char *
output_2595 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 9428 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (GET_MODE_SIZE (GET_MODE_INNER (V4DImode)) == 8)
    return "vpmovusqb\t{%1, %0%{%2%}|%k0%{%2%}, %1}";
  return "vpmovusqb\t{%1, %0%{%2%}|%0%{%2%}, %g1}";
}
}

static const char *
output_2614 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 9523 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (GET_MODE_SIZE (GET_MODE_INNER (V8HImode)) == 4)
    return "vpmovswb\t{%1, %0%{%2%}|%0%{%2%}, %g1}";
  return "vpmovswb\t{%1, %0%{%2%}|%0%{%2%}, %1}";
}
}

static const char *
output_2615 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 9523 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (GET_MODE_SIZE (GET_MODE_INNER (V8HImode)) == 4)
    return "vpmovwb\t{%1, %0%{%2%}|%0%{%2%}, %g1}";
  return "vpmovwb\t{%1, %0%{%2%}|%0%{%2%}, %1}";
}
}

static const char *
output_2616 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 9523 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (GET_MODE_SIZE (GET_MODE_INNER (V8HImode)) == 4)
    return "vpmovuswb\t{%1, %0%{%2%}|%0%{%2%}, %g1}";
  return "vpmovuswb\t{%1, %0%{%2%}|%0%{%2%}, %1}";
}
}

static const char *
output_2617 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 9523 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (GET_MODE_SIZE (GET_MODE_INNER (V8SImode)) == 4)
    return "vpmovsdb\t{%1, %0%{%2%}|%0%{%2%}, %g1}";
  return "vpmovsdb\t{%1, %0%{%2%}|%0%{%2%}, %1}";
}
}

static const char *
output_2618 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 9523 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (GET_MODE_SIZE (GET_MODE_INNER (V8SImode)) == 4)
    return "vpmovdb\t{%1, %0%{%2%}|%0%{%2%}, %g1}";
  return "vpmovdb\t{%1, %0%{%2%}|%0%{%2%}, %1}";
}
}

static const char *
output_2619 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 9523 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (GET_MODE_SIZE (GET_MODE_INNER (V8SImode)) == 4)
    return "vpmovusdb\t{%1, %0%{%2%}|%0%{%2%}, %g1}";
  return "vpmovusdb\t{%1, %0%{%2%}|%0%{%2%}, %1}";
}
}

static const char *
output_2647 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 9621 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (GET_MODE_SIZE (GET_MODE_INNER (V4SImode)) == 4)
    return "vpmovsdw\t{%1, %0%{%2%}|%0%{%2%}, %t1}";
  return "vpmovsdw\t{%1, %0%{%2%}|%0%{%2%}, %g1}";
}
}

static const char *
output_2648 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 9621 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (GET_MODE_SIZE (GET_MODE_INNER (V4SImode)) == 4)
    return "vpmovdw\t{%1, %0%{%2%}|%0%{%2%}, %t1}";
  return "vpmovdw\t{%1, %0%{%2%}|%0%{%2%}, %g1}";
}
}

static const char *
output_2649 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 9621 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (GET_MODE_SIZE (GET_MODE_INNER (V4SImode)) == 4)
    return "vpmovusdw\t{%1, %0%{%2%}|%0%{%2%}, %t1}";
  return "vpmovusdw\t{%1, %0%{%2%}|%0%{%2%}, %g1}";
}
}

static const char *
output_2650 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 9621 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (GET_MODE_SIZE (GET_MODE_INNER (V4DImode)) == 4)
    return "vpmovsqw\t{%1, %0%{%2%}|%0%{%2%}, %t1}";
  return "vpmovsqw\t{%1, %0%{%2%}|%0%{%2%}, %g1}";
}
}

static const char *
output_2651 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 9621 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (GET_MODE_SIZE (GET_MODE_INNER (V4DImode)) == 4)
    return "vpmovqw\t{%1, %0%{%2%}|%0%{%2%}, %t1}";
  return "vpmovqw\t{%1, %0%{%2%}|%0%{%2%}, %g1}";
}
}

static const char *
output_2652 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 9621 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (GET_MODE_SIZE (GET_MODE_INNER (V4DImode)) == 4)
    return "vpmovusqw\t{%1, %0%{%2%}|%0%{%2%}, %t1}";
  return "vpmovusqw\t{%1, %0%{%2%}|%0%{%2%}, %g1}";
}
}

static const char * const output_2695[] = {
  "paddb\t{%2, %0|%0, %2}",
  "vpaddb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2696[] = {
  "paddb\t{%2, %0|%0, %2}",
  "vpaddb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2697[] = {
  "psubb\t{%2, %0|%0, %2}",
  "vpsubb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2698[] = {
  "psubb\t{%2, %0|%0, %2}",
  "vpsubb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2699[] = {
  "paddb\t{%2, %0|%0, %2}",
  "vpaddb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2700[] = {
  "paddb\t{%2, %0|%0, %2}",
  "vpaddb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2701[] = {
  "psubb\t{%2, %0|%0, %2}",
  "vpsubb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2702[] = {
  "psubb\t{%2, %0|%0, %2}",
  "vpsubb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2703[] = {
  "paddb\t{%2, %0|%0, %2}",
  "vpaddb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2704[] = {
  "paddb\t{%2, %0|%0, %2}",
  "vpaddb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2705[] = {
  "psubb\t{%2, %0|%0, %2}",
  "vpsubb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2706[] = {
  "psubb\t{%2, %0|%0, %2}",
  "vpsubb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2707[] = {
  "paddw\t{%2, %0|%0, %2}",
  "vpaddw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2708[] = {
  "paddw\t{%2, %0|%0, %2}",
  "vpaddw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2709[] = {
  "psubw\t{%2, %0|%0, %2}",
  "vpsubw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2710[] = {
  "psubw\t{%2, %0|%0, %2}",
  "vpsubw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2711[] = {
  "paddw\t{%2, %0|%0, %2}",
  "vpaddw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2712[] = {
  "paddw\t{%2, %0|%0, %2}",
  "vpaddw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2713[] = {
  "psubw\t{%2, %0|%0, %2}",
  "vpsubw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2714[] = {
  "psubw\t{%2, %0|%0, %2}",
  "vpsubw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2715[] = {
  "paddw\t{%2, %0|%0, %2}",
  "vpaddw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2716[] = {
  "paddw\t{%2, %0|%0, %2}",
  "vpaddw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2717[] = {
  "psubw\t{%2, %0|%0, %2}",
  "vpsubw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2718[] = {
  "psubw\t{%2, %0|%0, %2}",
  "vpsubw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2719[] = {
  "paddd\t{%2, %0|%0, %2}",
  "vpaddd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2720[] = {
  "paddd\t{%2, %0|%0, %2}",
  "vpaddd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2721[] = {
  "psubd\t{%2, %0|%0, %2}",
  "vpsubd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2722[] = {
  "psubd\t{%2, %0|%0, %2}",
  "vpsubd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2723[] = {
  "paddd\t{%2, %0|%0, %2}",
  "vpaddd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2724[] = {
  "paddd\t{%2, %0|%0, %2}",
  "vpaddd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2725[] = {
  "psubd\t{%2, %0|%0, %2}",
  "vpsubd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2726[] = {
  "psubd\t{%2, %0|%0, %2}",
  "vpsubd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2727[] = {
  "paddd\t{%2, %0|%0, %2}",
  "vpaddd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2728[] = {
  "paddd\t{%2, %0|%0, %2}",
  "vpaddd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2729[] = {
  "psubd\t{%2, %0|%0, %2}",
  "vpsubd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2730[] = {
  "psubd\t{%2, %0|%0, %2}",
  "vpsubd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2731[] = {
  "paddq\t{%2, %0|%0, %2}",
  "vpaddq\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2732[] = {
  "paddq\t{%2, %0|%0, %2}",
  "vpaddq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2733[] = {
  "psubq\t{%2, %0|%0, %2}",
  "vpsubq\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2734[] = {
  "psubq\t{%2, %0|%0, %2}",
  "vpsubq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2735[] = {
  "paddq\t{%2, %0|%0, %2}",
  "vpaddq\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2736[] = {
  "paddq\t{%2, %0|%0, %2}",
  "vpaddq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2737[] = {
  "psubq\t{%2, %0|%0, %2}",
  "vpsubq\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2738[] = {
  "psubq\t{%2, %0|%0, %2}",
  "vpsubq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2739[] = {
  "paddq\t{%2, %0|%0, %2}",
  "vpaddq\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2740[] = {
  "paddq\t{%2, %0|%0, %2}",
  "vpaddq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2741[] = {
  "psubq\t{%2, %0|%0, %2}",
  "vpsubq\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2742[] = {
  "psubq\t{%2, %0|%0, %2}",
  "vpsubq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2767[] = {
  "paddsb\t{%2, %0|%0, %2}",
  "vpaddsb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2768[] = {
  "paddsb\t{%2, %0|%0, %2}",
  "vpaddsb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2769[] = {
  "paddusb\t{%2, %0|%0, %2}",
  "vpaddusb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2770[] = {
  "paddusb\t{%2, %0|%0, %2}",
  "vpaddusb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2771[] = {
  "psubsb\t{%2, %0|%0, %2}",
  "vpsubsb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2772[] = {
  "psubsb\t{%2, %0|%0, %2}",
  "vpsubsb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2773[] = {
  "psubusb\t{%2, %0|%0, %2}",
  "vpsubusb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2774[] = {
  "psubusb\t{%2, %0|%0, %2}",
  "vpsubusb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2775[] = {
  "paddsb\t{%2, %0|%0, %2}",
  "vpaddsb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2776[] = {
  "paddsb\t{%2, %0|%0, %2}",
  "vpaddsb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2777[] = {
  "paddusb\t{%2, %0|%0, %2}",
  "vpaddusb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2778[] = {
  "paddusb\t{%2, %0|%0, %2}",
  "vpaddusb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2779[] = {
  "psubsb\t{%2, %0|%0, %2}",
  "vpsubsb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2780[] = {
  "psubsb\t{%2, %0|%0, %2}",
  "vpsubsb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2781[] = {
  "psubusb\t{%2, %0|%0, %2}",
  "vpsubusb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2782[] = {
  "psubusb\t{%2, %0|%0, %2}",
  "vpsubusb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2783[] = {
  "paddsb\t{%2, %0|%0, %2}",
  "vpaddsb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2784[] = {
  "paddsb\t{%2, %0|%0, %2}",
  "vpaddsb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2785[] = {
  "paddusb\t{%2, %0|%0, %2}",
  "vpaddusb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2786[] = {
  "paddusb\t{%2, %0|%0, %2}",
  "vpaddusb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2787[] = {
  "psubsb\t{%2, %0|%0, %2}",
  "vpsubsb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2788[] = {
  "psubsb\t{%2, %0|%0, %2}",
  "vpsubsb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2789[] = {
  "psubusb\t{%2, %0|%0, %2}",
  "vpsubusb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2790[] = {
  "psubusb\t{%2, %0|%0, %2}",
  "vpsubusb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2791[] = {
  "paddsw\t{%2, %0|%0, %2}",
  "vpaddsw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2792[] = {
  "paddsw\t{%2, %0|%0, %2}",
  "vpaddsw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2793[] = {
  "paddusw\t{%2, %0|%0, %2}",
  "vpaddusw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2794[] = {
  "paddusw\t{%2, %0|%0, %2}",
  "vpaddusw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2795[] = {
  "psubsw\t{%2, %0|%0, %2}",
  "vpsubsw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2796[] = {
  "psubsw\t{%2, %0|%0, %2}",
  "vpsubsw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2797[] = {
  "psubusw\t{%2, %0|%0, %2}",
  "vpsubusw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2798[] = {
  "psubusw\t{%2, %0|%0, %2}",
  "vpsubusw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2799[] = {
  "paddsw\t{%2, %0|%0, %2}",
  "vpaddsw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2800[] = {
  "paddsw\t{%2, %0|%0, %2}",
  "vpaddsw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2801[] = {
  "paddusw\t{%2, %0|%0, %2}",
  "vpaddusw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2802[] = {
  "paddusw\t{%2, %0|%0, %2}",
  "vpaddusw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2803[] = {
  "psubsw\t{%2, %0|%0, %2}",
  "vpsubsw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2804[] = {
  "psubsw\t{%2, %0|%0, %2}",
  "vpsubsw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2805[] = {
  "psubusw\t{%2, %0|%0, %2}",
  "vpsubusw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2806[] = {
  "psubusw\t{%2, %0|%0, %2}",
  "vpsubusw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2807[] = {
  "paddsw\t{%2, %0|%0, %2}",
  "vpaddsw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2808[] = {
  "paddsw\t{%2, %0|%0, %2}",
  "vpaddsw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2809[] = {
  "paddusw\t{%2, %0|%0, %2}",
  "vpaddusw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2810[] = {
  "paddusw\t{%2, %0|%0, %2}",
  "vpaddusw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2811[] = {
  "psubsw\t{%2, %0|%0, %2}",
  "vpsubsw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2812[] = {
  "psubsw\t{%2, %0|%0, %2}",
  "vpsubsw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2813[] = {
  "psubusw\t{%2, %0|%0, %2}",
  "vpsubusw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2814[] = {
  "psubusw\t{%2, %0|%0, %2}",
  "vpsubusw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2815[] = {
  "pmullw\t{%2, %0|%0, %2}",
  "vpmullw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2816[] = {
  "pmullw\t{%2, %0|%0, %2}",
  "vpmullw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2817[] = {
  "pmullw\t{%2, %0|%0, %2}",
  "vpmullw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2818[] = {
  "pmullw\t{%2, %0|%0, %2}",
  "vpmullw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2819[] = {
  "pmullw\t{%2, %0|%0, %2}",
  "vpmullw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2820[] = {
  "pmullw\t{%2, %0|%0, %2}",
  "vpmullw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2821[] = {
  "pmulhw\t{%2, %0|%0, %2}",
  "vpmulhw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2822[] = {
  "pmulhw\t{%2, %0|%0, %2}",
  "vpmulhw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2823[] = {
  "pmulhuw\t{%2, %0|%0, %2}",
  "vpmulhuw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2824[] = {
  "pmulhuw\t{%2, %0|%0, %2}",
  "vpmulhuw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2825[] = {
  "pmulhw\t{%2, %0|%0, %2}",
  "vpmulhw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2826[] = {
  "pmulhw\t{%2, %0|%0, %2}",
  "vpmulhw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2827[] = {
  "pmulhuw\t{%2, %0|%0, %2}",
  "vpmulhuw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2828[] = {
  "pmulhuw\t{%2, %0|%0, %2}",
  "vpmulhuw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2829[] = {
  "pmulhw\t{%2, %0|%0, %2}",
  "vpmulhw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2830[] = {
  "pmulhw\t{%2, %0|%0, %2}",
  "vpmulhw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2831[] = {
  "pmulhuw\t{%2, %0|%0, %2}",
  "vpmulhuw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2832[] = {
  "pmulhuw\t{%2, %0|%0, %2}",
  "vpmulhuw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2837[] = {
  "pmuludq\t{%2, %0|%0, %2}",
  "vpmuludq\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2838[] = {
  "pmuludq\t{%2, %0|%0, %2}",
  "vpmuludq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2843[] = {
  "pmuldq\t{%2, %0|%0, %2}",
  "pmuldq\t{%2, %0|%0, %2}",
  "vpmuldq\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2844[] = {
  "pmuldq\t{%2, %0|%0, %2}",
  "pmuldq\t{%2, %0|%0, %2}",
  "vpmuldq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2852[] = {
  "pmaddwd\t{%2, %0|%0, %2}",
  "vpmaddwd\t{%2, %1, %0|%0, %1, %2}",
  "vpmaddwd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2859[] = {
  "pmulld\t{%2, %0|%0, %2}",
  "pmulld\t{%2, %0|%0, %2}",
  "vpmulld\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2860[] = {
  "pmulld\t{%2, %0|%0, %2}",
  "pmulld\t{%2, %0|%0, %2}",
  "vpmulld\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2861[] = {
  "pmulld\t{%2, %0|%0, %2}",
  "pmulld\t{%2, %0|%0, %2}",
  "vpmulld\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2862[] = {
  "pmulld\t{%2, %0|%0, %2}",
  "pmulld\t{%2, %0|%0, %2}",
  "vpmulld\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2863[] = {
  "pmulld\t{%2, %0|%0, %2}",
  "pmulld\t{%2, %0|%0, %2}",
  "vpmulld\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2864[] = {
  "pmulld\t{%2, %0|%0, %2}",
  "pmulld\t{%2, %0|%0, %2}",
  "vpmulld\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2873[] = {
  "psraw\t{%2, %0|%0, %2}",
  "vpsraw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2874[] = {
  "psraw\t{%2, %0|%0, %2}",
  "vpsraw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2875[] = {
  "psrad\t{%2, %0|%0, %2}",
  "vpsrad\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2876[] = {
  "psrad\t{%2, %0|%0, %2}",
  "vpsrad\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2887[] = {
  "psllw\t{%2, %0|%0, %2}",
  "vpsllw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2888[] = {
  "psllw\t{%2, %0|%0, %2}",
  "vpsllw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2889[] = {
  "psrlw\t{%2, %0|%0, %2}",
  "vpsrlw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2890[] = {
  "psrlw\t{%2, %0|%0, %2}",
  "vpsrlw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2891[] = {
  "psllw\t{%2, %0|%0, %2}",
  "vpsllw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2892[] = {
  "psllw\t{%2, %0|%0, %2}",
  "vpsllw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2893[] = {
  "psrlw\t{%2, %0|%0, %2}",
  "vpsrlw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2894[] = {
  "psrlw\t{%2, %0|%0, %2}",
  "vpsrlw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2895[] = {
  "psllw\t{%2, %0|%0, %2}",
  "vpsllw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2896[] = {
  "psllw\t{%2, %0|%0, %2}",
  "vpsllw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2897[] = {
  "psrlw\t{%2, %0|%0, %2}",
  "vpsrlw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2898[] = {
  "psrlw\t{%2, %0|%0, %2}",
  "vpsrlw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2899[] = {
  "pslld\t{%2, %0|%0, %2}",
  "vpslld\t{%2, %1, %0|%0, %1, %2}",
  "vpslld\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2900[] = {
  "pslld\t{%2, %0|%0, %2}",
  "vpslld\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
  "vpslld\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2901[] = {
  "psrld\t{%2, %0|%0, %2}",
  "vpsrld\t{%2, %1, %0|%0, %1, %2}",
  "vpsrld\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2902[] = {
  "psrld\t{%2, %0|%0, %2}",
  "vpsrld\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
  "vpsrld\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2903[] = {
  "pslld\t{%2, %0|%0, %2}",
  "vpslld\t{%2, %1, %0|%0, %1, %2}",
  "vpslld\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2904[] = {
  "pslld\t{%2, %0|%0, %2}",
  "vpslld\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
  "vpslld\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2905[] = {
  "psrld\t{%2, %0|%0, %2}",
  "vpsrld\t{%2, %1, %0|%0, %1, %2}",
  "vpsrld\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2906[] = {
  "psrld\t{%2, %0|%0, %2}",
  "vpsrld\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
  "vpsrld\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2907[] = {
  "psllq\t{%2, %0|%0, %2}",
  "vpsllq\t{%2, %1, %0|%0, %1, %2}",
  "vpsllq\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2908[] = {
  "psllq\t{%2, %0|%0, %2}",
  "vpsllq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
  "vpsllq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2909[] = {
  "psrlq\t{%2, %0|%0, %2}",
  "vpsrlq\t{%2, %1, %0|%0, %1, %2}",
  "vpsrlq\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2910[] = {
  "psrlq\t{%2, %0|%0, %2}",
  "vpsrlq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
  "vpsrlq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2911[] = {
  "psllq\t{%2, %0|%0, %2}",
  "vpsllq\t{%2, %1, %0|%0, %1, %2}",
  "vpsllq\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2912[] = {
  "psllq\t{%2, %0|%0, %2}",
  "vpsllq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
  "vpsllq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_2913[] = {
  "psrlq\t{%2, %0|%0, %2}",
  "vpsrlq\t{%2, %1, %0|%0, %1, %2}",
  "vpsrlq\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_2914[] = {
  "psrlq\t{%2, %0|%0, %2}",
  "vpsrlq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
  "vpsrlq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char *
output_2923 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10761 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  operands[2] = GEN_INT (INTVAL (operands[2]) / 8);

  switch (which_alternative)
    {
    case 0:
      return "pslldq\t{%2, %0|%0, %2}";
    case 1:
      return "vpslldq\t{%2, %1, %0|%0, %1, %2}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_2924 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10761 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  operands[2] = GEN_INT (INTVAL (operands[2]) / 8);

  switch (which_alternative)
    {
    case 0:
      return "pslldq\t{%2, %0|%0, %2}";
    case 1:
      return "vpslldq\t{%2, %1, %0|%0, %1, %2}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_2925 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10761 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  operands[2] = GEN_INT (INTVAL (operands[2]) / 8);

  switch (which_alternative)
    {
    case 0:
      return "pslldq\t{%2, %0|%0, %2}";
    case 1:
      return "vpslldq\t{%2, %1, %0|%0, %1, %2}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_2926 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10800 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  operands[2] = GEN_INT (INTVAL (operands[2]) / 8);

  switch (which_alternative)
    {
    case 0:
      return "psrldq\t{%2, %0|%0, %2}";
    case 1:
      return "vpsrldq\t{%2, %1, %0|%0, %1, %2}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_2927 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10800 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  operands[2] = GEN_INT (INTVAL (operands[2]) / 8);

  switch (which_alternative)
    {
    case 0:
      return "psrldq\t{%2, %0|%0, %2}";
    case 1:
      return "vpsrldq\t{%2, %1, %0|%0, %1, %2}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_2928 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 10800 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  operands[2] = GEN_INT (INTVAL (operands[2]) / 8);

  switch (which_alternative)
    {
    case 0:
      return "psrldq\t{%2, %0|%0, %2}";
    case 1:
      return "vpsrldq\t{%2, %1, %0|%0, %1, %2}";
    default:
      gcc_unreachable ();
    }
}
}

static const char * const output_3085[] = {
  "pmaxsb\t{%2, %0|%0, %2}",
  "pmaxsb\t{%2, %0|%0, %2}",
  "vpmaxsb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3086[] = {
  "pmaxsb\t{%2, %0|%0, %2}",
  "pmaxsb\t{%2, %0|%0, %2}",
  "vpmaxsb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_3087[] = {
  "pminsb\t{%2, %0|%0, %2}",
  "pminsb\t{%2, %0|%0, %2}",
  "vpminsb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3088[] = {
  "pminsb\t{%2, %0|%0, %2}",
  "pminsb\t{%2, %0|%0, %2}",
  "vpminsb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_3089[] = {
  "pmaxsd\t{%2, %0|%0, %2}",
  "pmaxsd\t{%2, %0|%0, %2}",
  "vpmaxsd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3090[] = {
  "pmaxsd\t{%2, %0|%0, %2}",
  "pmaxsd\t{%2, %0|%0, %2}",
  "vpmaxsd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_3091[] = {
  "pminsd\t{%2, %0|%0, %2}",
  "pminsd\t{%2, %0|%0, %2}",
  "vpminsd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3092[] = {
  "pminsd\t{%2, %0|%0, %2}",
  "pminsd\t{%2, %0|%0, %2}",
  "vpminsd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_3093[] = {
  "pmaxsw\t{%2, %0|%0, %2}",
  "vpmaxsw\t{%2, %1, %0|%0, %1, %2}",
  "vpmaxsw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3094[] = {
  "pminsw\t{%2, %0|%0, %2}",
  "vpminsw\t{%2, %1, %0|%0, %1, %2}",
  "vpminsw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3095[] = {
  "pmaxuw\t{%2, %0|%0, %2}",
  "pmaxuw\t{%2, %0|%0, %2}",
  "vpmaxuw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3096[] = {
  "pmaxuw\t{%2, %0|%0, %2}",
  "pmaxuw\t{%2, %0|%0, %2}",
  "vpmaxuw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_3097[] = {
  "pminuw\t{%2, %0|%0, %2}",
  "pminuw\t{%2, %0|%0, %2}",
  "vpminuw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3098[] = {
  "pminuw\t{%2, %0|%0, %2}",
  "pminuw\t{%2, %0|%0, %2}",
  "vpminuw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_3099[] = {
  "pmaxud\t{%2, %0|%0, %2}",
  "pmaxud\t{%2, %0|%0, %2}",
  "vpmaxud\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3100[] = {
  "pmaxud\t{%2, %0|%0, %2}",
  "pmaxud\t{%2, %0|%0, %2}",
  "vpmaxud\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_3101[] = {
  "pminud\t{%2, %0|%0, %2}",
  "pminud\t{%2, %0|%0, %2}",
  "vpminud\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3102[] = {
  "pminud\t{%2, %0|%0, %2}",
  "pminud\t{%2, %0|%0, %2}",
  "vpminud\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_3103[] = {
  "pmaxub\t{%2, %0|%0, %2}",
  "vpmaxub\t{%2, %1, %0|%0, %1, %2}",
  "vpmaxub\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3104[] = {
  "pminub\t{%2, %0|%0, %2}",
  "vpminub\t{%2, %1, %0|%0, %1, %2}",
  "vpminub\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3133[] = {
  "pcmpeqq\t{%2, %0|%0, %2}",
  "pcmpeqq\t{%2, %0|%0, %2}",
  "vpcmpeqq\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3134[] = {
  "pcmpeqb\t{%2, %0|%0, %2}",
  "vpcmpeqb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3135[] = {
  "pcmpeqw\t{%2, %0|%0, %2}",
  "vpcmpeqw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3136[] = {
  "pcmpeqd\t{%2, %0|%0, %2}",
  "vpcmpeqd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3137[] = {
  "pcmpgtq\t{%2, %0|%0, %2}",
  "pcmpgtq\t{%2, %0|%0, %2}",
  "vpcmpgtq\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3166[] = {
  "pcmpgtb\t{%2, %0|%0, %2}",
  "vpcmpgtb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3167[] = {
  "pcmpgtw\t{%2, %0|%0, %2}",
  "vpcmpgtw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3168[] = {
  "pcmpgtd\t{%2, %0|%0, %2}",
  "vpcmpgtd\t{%2, %1, %0|%0, %1, %2}",
};

static const char *
output_3169 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11528 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "pandn";
      switch (V16SImode)
	{
	case V64QImode:
	case V32HImode:
	  /* There is no vpandnb or vpandnw instruction, nor vpandn for
	     512-bit vectors. Use vpandnq instead.  */
	  ssesuffix = "q";
	  break;
	case V16SImode:
	case V8DImode:
	  ssesuffix = "d";
	  break;
	case V8SImode:
	case V4DImode:
	case V4SImode:
	case V2DImode:
	  ssesuffix = TARGET_AVX512VL ? "d" : "";
	  break;
	default:
	  ssesuffix = TARGET_AVX512VL ? "q" : "";
	}
      break;

    case MODE_V16SF:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "andn";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3170 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11528 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "pandn";
      switch (V8DImode)
	{
	case V64QImode:
	case V32HImode:
	  /* There is no vpandnb or vpandnw instruction, nor vpandn for
	     512-bit vectors. Use vpandnq instead.  */
	  ssesuffix = "q";
	  break;
	case V16SImode:
	case V8DImode:
	  ssesuffix = "q";
	  break;
	case V8SImode:
	case V4DImode:
	case V4SImode:
	case V2DImode:
	  ssesuffix = TARGET_AVX512VL ? "q" : "";
	  break;
	default:
	  ssesuffix = TARGET_AVX512VL ? "q" : "";
	}
      break;

    case MODE_V16SF:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "andn";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3171 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11528 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "pandn";
      switch (V64QImode)
	{
	case V64QImode:
	case V32HImode:
	  /* There is no vpandnb or vpandnw instruction, nor vpandn for
	     512-bit vectors. Use vpandnq instead.  */
	  ssesuffix = "q";
	  break;
	case V16SImode:
	case V8DImode:
	  ssesuffix = "b";
	  break;
	case V8SImode:
	case V4DImode:
	case V4SImode:
	case V2DImode:
	  ssesuffix = TARGET_AVX512VL ? "b" : "";
	  break;
	default:
	  ssesuffix = TARGET_AVX512VL ? "q" : "";
	}
      break;

    case MODE_V16SF:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "andn";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3172 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11528 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "pandn";
      switch (V32QImode)
	{
	case V64QImode:
	case V32HImode:
	  /* There is no vpandnb or vpandnw instruction, nor vpandn for
	     512-bit vectors. Use vpandnq instead.  */
	  ssesuffix = "q";
	  break;
	case V16SImode:
	case V8DImode:
	  ssesuffix = "b";
	  break;
	case V8SImode:
	case V4DImode:
	case V4SImode:
	case V2DImode:
	  ssesuffix = TARGET_AVX512VL ? "b" : "";
	  break;
	default:
	  ssesuffix = TARGET_AVX512VL ? "q" : "";
	}
      break;

    case MODE_V16SF:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "andn";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3173 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11528 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "pandn";
      switch (V16QImode)
	{
	case V64QImode:
	case V32HImode:
	  /* There is no vpandnb or vpandnw instruction, nor vpandn for
	     512-bit vectors. Use vpandnq instead.  */
	  ssesuffix = "q";
	  break;
	case V16SImode:
	case V8DImode:
	  ssesuffix = "b";
	  break;
	case V8SImode:
	case V4DImode:
	case V4SImode:
	case V2DImode:
	  ssesuffix = TARGET_AVX512VL ? "b" : "";
	  break;
	default:
	  ssesuffix = TARGET_AVX512VL ? "q" : "";
	}
      break;

    case MODE_V16SF:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "andn";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3174 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11528 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "pandn";
      switch (V32HImode)
	{
	case V64QImode:
	case V32HImode:
	  /* There is no vpandnb or vpandnw instruction, nor vpandn for
	     512-bit vectors. Use vpandnq instead.  */
	  ssesuffix = "q";
	  break;
	case V16SImode:
	case V8DImode:
	  ssesuffix = "w";
	  break;
	case V8SImode:
	case V4DImode:
	case V4SImode:
	case V2DImode:
	  ssesuffix = TARGET_AVX512VL ? "w" : "";
	  break;
	default:
	  ssesuffix = TARGET_AVX512VL ? "q" : "";
	}
      break;

    case MODE_V16SF:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "andn";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3175 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11528 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "pandn";
      switch (V16HImode)
	{
	case V64QImode:
	case V32HImode:
	  /* There is no vpandnb or vpandnw instruction, nor vpandn for
	     512-bit vectors. Use vpandnq instead.  */
	  ssesuffix = "q";
	  break;
	case V16SImode:
	case V8DImode:
	  ssesuffix = "w";
	  break;
	case V8SImode:
	case V4DImode:
	case V4SImode:
	case V2DImode:
	  ssesuffix = TARGET_AVX512VL ? "w" : "";
	  break;
	default:
	  ssesuffix = TARGET_AVX512VL ? "q" : "";
	}
      break;

    case MODE_V16SF:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "andn";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3176 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11528 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "pandn";
      switch (V8HImode)
	{
	case V64QImode:
	case V32HImode:
	  /* There is no vpandnb or vpandnw instruction, nor vpandn for
	     512-bit vectors. Use vpandnq instead.  */
	  ssesuffix = "q";
	  break;
	case V16SImode:
	case V8DImode:
	  ssesuffix = "w";
	  break;
	case V8SImode:
	case V4DImode:
	case V4SImode:
	case V2DImode:
	  ssesuffix = TARGET_AVX512VL ? "w" : "";
	  break;
	default:
	  ssesuffix = TARGET_AVX512VL ? "q" : "";
	}
      break;

    case MODE_V16SF:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "andn";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3177 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11528 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "pandn";
      switch (V8SImode)
	{
	case V64QImode:
	case V32HImode:
	  /* There is no vpandnb or vpandnw instruction, nor vpandn for
	     512-bit vectors. Use vpandnq instead.  */
	  ssesuffix = "q";
	  break;
	case V16SImode:
	case V8DImode:
	  ssesuffix = "d";
	  break;
	case V8SImode:
	case V4DImode:
	case V4SImode:
	case V2DImode:
	  ssesuffix = TARGET_AVX512VL ? "d" : "";
	  break;
	default:
	  ssesuffix = TARGET_AVX512VL ? "q" : "";
	}
      break;

    case MODE_V16SF:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "andn";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3178 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11528 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "pandn";
      switch (V4SImode)
	{
	case V64QImode:
	case V32HImode:
	  /* There is no vpandnb or vpandnw instruction, nor vpandn for
	     512-bit vectors. Use vpandnq instead.  */
	  ssesuffix = "q";
	  break;
	case V16SImode:
	case V8DImode:
	  ssesuffix = "d";
	  break;
	case V8SImode:
	case V4DImode:
	case V4SImode:
	case V2DImode:
	  ssesuffix = TARGET_AVX512VL ? "d" : "";
	  break;
	default:
	  ssesuffix = TARGET_AVX512VL ? "q" : "";
	}
      break;

    case MODE_V16SF:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "andn";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3179 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11528 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "pandn";
      switch (V4DImode)
	{
	case V64QImode:
	case V32HImode:
	  /* There is no vpandnb or vpandnw instruction, nor vpandn for
	     512-bit vectors. Use vpandnq instead.  */
	  ssesuffix = "q";
	  break;
	case V16SImode:
	case V8DImode:
	  ssesuffix = "q";
	  break;
	case V8SImode:
	case V4DImode:
	case V4SImode:
	case V2DImode:
	  ssesuffix = TARGET_AVX512VL ? "q" : "";
	  break;
	default:
	  ssesuffix = TARGET_AVX512VL ? "q" : "";
	}
      break;

    case MODE_V16SF:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "andn";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3180 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11528 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "pandn";
      switch (V2DImode)
	{
	case V64QImode:
	case V32HImode:
	  /* There is no vpandnb or vpandnw instruction, nor vpandn for
	     512-bit vectors. Use vpandnq instead.  */
	  ssesuffix = "q";
	  break;
	case V16SImode:
	case V8DImode:
	  ssesuffix = "q";
	  break;
	case V8SImode:
	case V4DImode:
	case V4SImode:
	case V2DImode:
	  ssesuffix = TARGET_AVX512VL ? "q" : "";
	  break;
	default:
	  ssesuffix = TARGET_AVX512VL ? "q" : "";
	}
      break;

    case MODE_V16SF:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "andn";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3187 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11658 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "pand";
      switch (V16SImode)
	{
	case V16SImode:
	case V8DImode:
	  ssesuffix = "d";
	  break;
	case V8SImode:
	case V4DImode:
	case V4SImode:
	case V2DImode:
	  ssesuffix = TARGET_AVX512VL ? "d" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "and";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      if (false)
        ops = "v%s%s\t{%%2, %%0, %%0|%%0, %%0, %%2}";
      else
        ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3188 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11658 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "pand";
      switch (V16SImode)
	{
	case V16SImode:
	case V8DImode:
	  ssesuffix = "d";
	  break;
	case V8SImode:
	case V4DImode:
	case V4SImode:
	case V2DImode:
	  ssesuffix = TARGET_AVX512VL ? "d" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "and";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      if (true)
        ops = "v%s%s\t{%%2, %%0, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%0, %%2}";
      else
        ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3189 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11658 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "por";
      switch (V16SImode)
	{
	case V16SImode:
	case V8DImode:
	  ssesuffix = "d";
	  break;
	case V8SImode:
	case V4DImode:
	case V4SImode:
	case V2DImode:
	  ssesuffix = TARGET_AVX512VL ? "d" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "or";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      if (false)
        ops = "v%s%s\t{%%2, %%0, %%0|%%0, %%0, %%2}";
      else
        ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3190 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11658 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "por";
      switch (V16SImode)
	{
	case V16SImode:
	case V8DImode:
	  ssesuffix = "d";
	  break;
	case V8SImode:
	case V4DImode:
	case V4SImode:
	case V2DImode:
	  ssesuffix = TARGET_AVX512VL ? "d" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "or";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      if (true)
        ops = "v%s%s\t{%%2, %%0, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%0, %%2}";
      else
        ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3191 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11658 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "pxor";
      switch (V16SImode)
	{
	case V16SImode:
	case V8DImode:
	  ssesuffix = "d";
	  break;
	case V8SImode:
	case V4DImode:
	case V4SImode:
	case V2DImode:
	  ssesuffix = TARGET_AVX512VL ? "d" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "xor";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      if (false)
        ops = "v%s%s\t{%%2, %%0, %%0|%%0, %%0, %%2}";
      else
        ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3192 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11658 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "pxor";
      switch (V16SImode)
	{
	case V16SImode:
	case V8DImode:
	  ssesuffix = "d";
	  break;
	case V8SImode:
	case V4DImode:
	case V4SImode:
	case V2DImode:
	  ssesuffix = TARGET_AVX512VL ? "d" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "xor";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      if (true)
        ops = "v%s%s\t{%%2, %%0, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%0, %%2}";
      else
        ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3193 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11658 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "pand";
      switch (V8SImode)
	{
	case V16SImode:
	case V8DImode:
	  ssesuffix = "d";
	  break;
	case V8SImode:
	case V4DImode:
	case V4SImode:
	case V2DImode:
	  ssesuffix = TARGET_AVX512VL ? "d" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "and";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      if (false)
        ops = "v%s%s\t{%%2, %%0, %%0|%%0, %%0, %%2}";
      else
        ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3194 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11658 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "pand";
      switch (V8SImode)
	{
	case V16SImode:
	case V8DImode:
	  ssesuffix = "d";
	  break;
	case V8SImode:
	case V4DImode:
	case V4SImode:
	case V2DImode:
	  ssesuffix = TARGET_AVX512VL ? "d" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "and";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      if (true)
        ops = "v%s%s\t{%%2, %%0, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%0, %%2}";
      else
        ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3195 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11658 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "por";
      switch (V8SImode)
	{
	case V16SImode:
	case V8DImode:
	  ssesuffix = "d";
	  break;
	case V8SImode:
	case V4DImode:
	case V4SImode:
	case V2DImode:
	  ssesuffix = TARGET_AVX512VL ? "d" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "or";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      if (false)
        ops = "v%s%s\t{%%2, %%0, %%0|%%0, %%0, %%2}";
      else
        ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3196 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11658 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "por";
      switch (V8SImode)
	{
	case V16SImode:
	case V8DImode:
	  ssesuffix = "d";
	  break;
	case V8SImode:
	case V4DImode:
	case V4SImode:
	case V2DImode:
	  ssesuffix = TARGET_AVX512VL ? "d" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "or";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      if (true)
        ops = "v%s%s\t{%%2, %%0, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%0, %%2}";
      else
        ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3197 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11658 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "pxor";
      switch (V8SImode)
	{
	case V16SImode:
	case V8DImode:
	  ssesuffix = "d";
	  break;
	case V8SImode:
	case V4DImode:
	case V4SImode:
	case V2DImode:
	  ssesuffix = TARGET_AVX512VL ? "d" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "xor";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      if (false)
        ops = "v%s%s\t{%%2, %%0, %%0|%%0, %%0, %%2}";
      else
        ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3198 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11658 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "pxor";
      switch (V8SImode)
	{
	case V16SImode:
	case V8DImode:
	  ssesuffix = "d";
	  break;
	case V8SImode:
	case V4DImode:
	case V4SImode:
	case V2DImode:
	  ssesuffix = TARGET_AVX512VL ? "d" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "xor";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      if (true)
        ops = "v%s%s\t{%%2, %%0, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%0, %%2}";
      else
        ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3199 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11658 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "pand";
      switch (V4SImode)
	{
	case V16SImode:
	case V8DImode:
	  ssesuffix = "d";
	  break;
	case V8SImode:
	case V4DImode:
	case V4SImode:
	case V2DImode:
	  ssesuffix = TARGET_AVX512VL ? "d" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "and";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      if (false)
        ops = "v%s%s\t{%%2, %%0, %%0|%%0, %%0, %%2}";
      else
        ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3200 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11658 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "pand";
      switch (V4SImode)
	{
	case V16SImode:
	case V8DImode:
	  ssesuffix = "d";
	  break;
	case V8SImode:
	case V4DImode:
	case V4SImode:
	case V2DImode:
	  ssesuffix = TARGET_AVX512VL ? "d" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "and";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      if (true)
        ops = "v%s%s\t{%%2, %%0, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%0, %%2}";
      else
        ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3201 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11658 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "por";
      switch (V4SImode)
	{
	case V16SImode:
	case V8DImode:
	  ssesuffix = "d";
	  break;
	case V8SImode:
	case V4DImode:
	case V4SImode:
	case V2DImode:
	  ssesuffix = TARGET_AVX512VL ? "d" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "or";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      if (false)
        ops = "v%s%s\t{%%2, %%0, %%0|%%0, %%0, %%2}";
      else
        ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3202 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11658 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "por";
      switch (V4SImode)
	{
	case V16SImode:
	case V8DImode:
	  ssesuffix = "d";
	  break;
	case V8SImode:
	case V4DImode:
	case V4SImode:
	case V2DImode:
	  ssesuffix = TARGET_AVX512VL ? "d" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "or";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      if (true)
        ops = "v%s%s\t{%%2, %%0, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%0, %%2}";
      else
        ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3203 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11658 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "pxor";
      switch (V4SImode)
	{
	case V16SImode:
	case V8DImode:
	  ssesuffix = "d";
	  break;
	case V8SImode:
	case V4DImode:
	case V4SImode:
	case V2DImode:
	  ssesuffix = TARGET_AVX512VL ? "d" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "xor";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      if (false)
        ops = "v%s%s\t{%%2, %%0, %%0|%%0, %%0, %%2}";
      else
        ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3204 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11658 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "pxor";
      switch (V4SImode)
	{
	case V16SImode:
	case V8DImode:
	  ssesuffix = "d";
	  break;
	case V8SImode:
	case V4DImode:
	case V4SImode:
	case V2DImode:
	  ssesuffix = TARGET_AVX512VL ? "d" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "xor";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      if (true)
        ops = "v%s%s\t{%%2, %%0, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%0, %%2}";
      else
        ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3205 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11658 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "pand";
      switch (V8DImode)
	{
	case V16SImode:
	case V8DImode:
	  ssesuffix = "q";
	  break;
	case V8SImode:
	case V4DImode:
	case V4SImode:
	case V2DImode:
	  ssesuffix = TARGET_AVX512VL ? "q" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "and";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      if (false)
        ops = "v%s%s\t{%%2, %%0, %%0|%%0, %%0, %%2}";
      else
        ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3206 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11658 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "pand";
      switch (V8DImode)
	{
	case V16SImode:
	case V8DImode:
	  ssesuffix = "q";
	  break;
	case V8SImode:
	case V4DImode:
	case V4SImode:
	case V2DImode:
	  ssesuffix = TARGET_AVX512VL ? "q" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "and";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      if (true)
        ops = "v%s%s\t{%%2, %%0, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%0, %%2}";
      else
        ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3207 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11658 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "por";
      switch (V8DImode)
	{
	case V16SImode:
	case V8DImode:
	  ssesuffix = "q";
	  break;
	case V8SImode:
	case V4DImode:
	case V4SImode:
	case V2DImode:
	  ssesuffix = TARGET_AVX512VL ? "q" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "or";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      if (false)
        ops = "v%s%s\t{%%2, %%0, %%0|%%0, %%0, %%2}";
      else
        ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3208 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11658 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "por";
      switch (V8DImode)
	{
	case V16SImode:
	case V8DImode:
	  ssesuffix = "q";
	  break;
	case V8SImode:
	case V4DImode:
	case V4SImode:
	case V2DImode:
	  ssesuffix = TARGET_AVX512VL ? "q" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "or";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      if (true)
        ops = "v%s%s\t{%%2, %%0, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%0, %%2}";
      else
        ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3209 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11658 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "pxor";
      switch (V8DImode)
	{
	case V16SImode:
	case V8DImode:
	  ssesuffix = "q";
	  break;
	case V8SImode:
	case V4DImode:
	case V4SImode:
	case V2DImode:
	  ssesuffix = TARGET_AVX512VL ? "q" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "xor";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      if (false)
        ops = "v%s%s\t{%%2, %%0, %%0|%%0, %%0, %%2}";
      else
        ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3210 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11658 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "pxor";
      switch (V8DImode)
	{
	case V16SImode:
	case V8DImode:
	  ssesuffix = "q";
	  break;
	case V8SImode:
	case V4DImode:
	case V4SImode:
	case V2DImode:
	  ssesuffix = TARGET_AVX512VL ? "q" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "xor";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      if (true)
        ops = "v%s%s\t{%%2, %%0, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%0, %%2}";
      else
        ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3211 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11658 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "pand";
      switch (V4DImode)
	{
	case V16SImode:
	case V8DImode:
	  ssesuffix = "q";
	  break;
	case V8SImode:
	case V4DImode:
	case V4SImode:
	case V2DImode:
	  ssesuffix = TARGET_AVX512VL ? "q" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "and";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      if (false)
        ops = "v%s%s\t{%%2, %%0, %%0|%%0, %%0, %%2}";
      else
        ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3212 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11658 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "pand";
      switch (V4DImode)
	{
	case V16SImode:
	case V8DImode:
	  ssesuffix = "q";
	  break;
	case V8SImode:
	case V4DImode:
	case V4SImode:
	case V2DImode:
	  ssesuffix = TARGET_AVX512VL ? "q" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "and";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      if (true)
        ops = "v%s%s\t{%%2, %%0, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%0, %%2}";
      else
        ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3213 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11658 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "por";
      switch (V4DImode)
	{
	case V16SImode:
	case V8DImode:
	  ssesuffix = "q";
	  break;
	case V8SImode:
	case V4DImode:
	case V4SImode:
	case V2DImode:
	  ssesuffix = TARGET_AVX512VL ? "q" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "or";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      if (false)
        ops = "v%s%s\t{%%2, %%0, %%0|%%0, %%0, %%2}";
      else
        ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3214 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11658 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "por";
      switch (V4DImode)
	{
	case V16SImode:
	case V8DImode:
	  ssesuffix = "q";
	  break;
	case V8SImode:
	case V4DImode:
	case V4SImode:
	case V2DImode:
	  ssesuffix = TARGET_AVX512VL ? "q" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "or";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      if (true)
        ops = "v%s%s\t{%%2, %%0, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%0, %%2}";
      else
        ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3215 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11658 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "pxor";
      switch (V4DImode)
	{
	case V16SImode:
	case V8DImode:
	  ssesuffix = "q";
	  break;
	case V8SImode:
	case V4DImode:
	case V4SImode:
	case V2DImode:
	  ssesuffix = TARGET_AVX512VL ? "q" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "xor";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      if (false)
        ops = "v%s%s\t{%%2, %%0, %%0|%%0, %%0, %%2}";
      else
        ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3216 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11658 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "pxor";
      switch (V4DImode)
	{
	case V16SImode:
	case V8DImode:
	  ssesuffix = "q";
	  break;
	case V8SImode:
	case V4DImode:
	case V4SImode:
	case V2DImode:
	  ssesuffix = TARGET_AVX512VL ? "q" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "xor";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      if (true)
        ops = "v%s%s\t{%%2, %%0, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%0, %%2}";
      else
        ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3217 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11658 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "pand";
      switch (V2DImode)
	{
	case V16SImode:
	case V8DImode:
	  ssesuffix = "q";
	  break;
	case V8SImode:
	case V4DImode:
	case V4SImode:
	case V2DImode:
	  ssesuffix = TARGET_AVX512VL ? "q" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "and";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      if (false)
        ops = "v%s%s\t{%%2, %%0, %%0|%%0, %%0, %%2}";
      else
        ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3218 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11658 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "pand";
      switch (V2DImode)
	{
	case V16SImode:
	case V8DImode:
	  ssesuffix = "q";
	  break;
	case V8SImode:
	case V4DImode:
	case V4SImode:
	case V2DImode:
	  ssesuffix = TARGET_AVX512VL ? "q" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "and";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      if (true)
        ops = "v%s%s\t{%%2, %%0, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%0, %%2}";
      else
        ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3219 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11658 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "por";
      switch (V2DImode)
	{
	case V16SImode:
	case V8DImode:
	  ssesuffix = "q";
	  break;
	case V8SImode:
	case V4DImode:
	case V4SImode:
	case V2DImode:
	  ssesuffix = TARGET_AVX512VL ? "q" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "or";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      if (false)
        ops = "v%s%s\t{%%2, %%0, %%0|%%0, %%0, %%2}";
      else
        ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3220 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11658 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "por";
      switch (V2DImode)
	{
	case V16SImode:
	case V8DImode:
	  ssesuffix = "q";
	  break;
	case V8SImode:
	case V4DImode:
	case V4SImode:
	case V2DImode:
	  ssesuffix = TARGET_AVX512VL ? "q" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "or";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      if (true)
        ops = "v%s%s\t{%%2, %%0, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%0, %%2}";
      else
        ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3221 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11658 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "pxor";
      switch (V2DImode)
	{
	case V16SImode:
	case V8DImode:
	  ssesuffix = "q";
	  break;
	case V8SImode:
	case V4DImode:
	case V4SImode:
	case V2DImode:
	  ssesuffix = TARGET_AVX512VL ? "q" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "xor";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      if (false)
        ops = "v%s%s\t{%%2, %%0, %%0|%%0, %%0, %%2}";
      else
        ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3222 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11658 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "pxor";
      switch (V2DImode)
	{
	case V16SImode:
	case V8DImode:
	  ssesuffix = "q";
	  break;
	case V8SImode:
	case V4DImode:
	case V4SImode:
	case V2DImode:
	  ssesuffix = TARGET_AVX512VL ? "q" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "xor";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      if (true)
        ops = "v%s%s\t{%%2, %%0, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%0, %%2}";
      else
        ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0%%{%%4%%}%%N3|%%0%%{%%4%%}%%N3, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3223 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11755 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "pand";
      switch (V64QImode)
	{
	case V64QImode:
	case V32HImode:
	  ssesuffix = "q";
	  break;
	case V32QImode:
	case V16HImode:
	case V16QImode:
	case V8HImode:
	  ssesuffix = TARGET_AVX512VL ? "q" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "and";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3224 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11755 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "pand";
      switch (V64QImode)
	{
	case V64QImode:
	case V32HImode:
	  ssesuffix = "q";
	  break;
	case V32QImode:
	case V16HImode:
	case V16QImode:
	case V8HImode:
	  ssesuffix = TARGET_AVX512VL ? "q" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "and";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3225 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11755 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "por";
      switch (V64QImode)
	{
	case V64QImode:
	case V32HImode:
	  ssesuffix = "q";
	  break;
	case V32QImode:
	case V16HImode:
	case V16QImode:
	case V8HImode:
	  ssesuffix = TARGET_AVX512VL ? "q" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "or";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3226 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11755 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "por";
      switch (V64QImode)
	{
	case V64QImode:
	case V32HImode:
	  ssesuffix = "q";
	  break;
	case V32QImode:
	case V16HImode:
	case V16QImode:
	case V8HImode:
	  ssesuffix = TARGET_AVX512VL ? "q" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "or";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3227 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11755 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "pxor";
      switch (V64QImode)
	{
	case V64QImode:
	case V32HImode:
	  ssesuffix = "q";
	  break;
	case V32QImode:
	case V16HImode:
	case V16QImode:
	case V8HImode:
	  ssesuffix = TARGET_AVX512VL ? "q" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "xor";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3228 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11755 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "pxor";
      switch (V64QImode)
	{
	case V64QImode:
	case V32HImode:
	  ssesuffix = "q";
	  break;
	case V32QImode:
	case V16HImode:
	case V16QImode:
	case V8HImode:
	  ssesuffix = TARGET_AVX512VL ? "q" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "xor";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3229 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11755 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "pand";
      switch (V32QImode)
	{
	case V64QImode:
	case V32HImode:
	  ssesuffix = "q";
	  break;
	case V32QImode:
	case V16HImode:
	case V16QImode:
	case V8HImode:
	  ssesuffix = TARGET_AVX512VL ? "q" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "and";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3230 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11755 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "pand";
      switch (V32QImode)
	{
	case V64QImode:
	case V32HImode:
	  ssesuffix = "q";
	  break;
	case V32QImode:
	case V16HImode:
	case V16QImode:
	case V8HImode:
	  ssesuffix = TARGET_AVX512VL ? "q" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "and";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3231 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11755 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "por";
      switch (V32QImode)
	{
	case V64QImode:
	case V32HImode:
	  ssesuffix = "q";
	  break;
	case V32QImode:
	case V16HImode:
	case V16QImode:
	case V8HImode:
	  ssesuffix = TARGET_AVX512VL ? "q" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "or";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3232 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11755 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "por";
      switch (V32QImode)
	{
	case V64QImode:
	case V32HImode:
	  ssesuffix = "q";
	  break;
	case V32QImode:
	case V16HImode:
	case V16QImode:
	case V8HImode:
	  ssesuffix = TARGET_AVX512VL ? "q" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "or";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3233 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11755 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "pxor";
      switch (V32QImode)
	{
	case V64QImode:
	case V32HImode:
	  ssesuffix = "q";
	  break;
	case V32QImode:
	case V16HImode:
	case V16QImode:
	case V8HImode:
	  ssesuffix = TARGET_AVX512VL ? "q" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "xor";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3234 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11755 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "pxor";
      switch (V32QImode)
	{
	case V64QImode:
	case V32HImode:
	  ssesuffix = "q";
	  break;
	case V32QImode:
	case V16HImode:
	case V16QImode:
	case V8HImode:
	  ssesuffix = TARGET_AVX512VL ? "q" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "xor";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3235 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11755 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "pand";
      switch (V16QImode)
	{
	case V64QImode:
	case V32HImode:
	  ssesuffix = "q";
	  break;
	case V32QImode:
	case V16HImode:
	case V16QImode:
	case V8HImode:
	  ssesuffix = TARGET_AVX512VL ? "q" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "and";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3236 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11755 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "pand";
      switch (V16QImode)
	{
	case V64QImode:
	case V32HImode:
	  ssesuffix = "q";
	  break;
	case V32QImode:
	case V16HImode:
	case V16QImode:
	case V8HImode:
	  ssesuffix = TARGET_AVX512VL ? "q" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "and";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3237 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11755 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "por";
      switch (V16QImode)
	{
	case V64QImode:
	case V32HImode:
	  ssesuffix = "q";
	  break;
	case V32QImode:
	case V16HImode:
	case V16QImode:
	case V8HImode:
	  ssesuffix = TARGET_AVX512VL ? "q" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "or";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3238 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11755 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "por";
      switch (V16QImode)
	{
	case V64QImode:
	case V32HImode:
	  ssesuffix = "q";
	  break;
	case V32QImode:
	case V16HImode:
	case V16QImode:
	case V8HImode:
	  ssesuffix = TARGET_AVX512VL ? "q" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "or";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3239 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11755 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "pxor";
      switch (V16QImode)
	{
	case V64QImode:
	case V32HImode:
	  ssesuffix = "q";
	  break;
	case V32QImode:
	case V16HImode:
	case V16QImode:
	case V8HImode:
	  ssesuffix = TARGET_AVX512VL ? "q" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "xor";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3240 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11755 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "pxor";
      switch (V16QImode)
	{
	case V64QImode:
	case V32HImode:
	  ssesuffix = "q";
	  break;
	case V32QImode:
	case V16HImode:
	case V16QImode:
	case V8HImode:
	  ssesuffix = TARGET_AVX512VL ? "q" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "xor";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3241 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11755 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "pand";
      switch (V32HImode)
	{
	case V64QImode:
	case V32HImode:
	  ssesuffix = "q";
	  break;
	case V32QImode:
	case V16HImode:
	case V16QImode:
	case V8HImode:
	  ssesuffix = TARGET_AVX512VL ? "q" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "and";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3242 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11755 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "pand";
      switch (V32HImode)
	{
	case V64QImode:
	case V32HImode:
	  ssesuffix = "q";
	  break;
	case V32QImode:
	case V16HImode:
	case V16QImode:
	case V8HImode:
	  ssesuffix = TARGET_AVX512VL ? "q" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "and";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3243 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11755 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "por";
      switch (V32HImode)
	{
	case V64QImode:
	case V32HImode:
	  ssesuffix = "q";
	  break;
	case V32QImode:
	case V16HImode:
	case V16QImode:
	case V8HImode:
	  ssesuffix = TARGET_AVX512VL ? "q" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "or";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3244 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11755 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "por";
      switch (V32HImode)
	{
	case V64QImode:
	case V32HImode:
	  ssesuffix = "q";
	  break;
	case V32QImode:
	case V16HImode:
	case V16QImode:
	case V8HImode:
	  ssesuffix = TARGET_AVX512VL ? "q" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "or";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3245 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11755 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "pxor";
      switch (V32HImode)
	{
	case V64QImode:
	case V32HImode:
	  ssesuffix = "q";
	  break;
	case V32QImode:
	case V16HImode:
	case V16QImode:
	case V8HImode:
	  ssesuffix = TARGET_AVX512VL ? "q" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "xor";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3246 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11755 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "pxor";
      switch (V32HImode)
	{
	case V64QImode:
	case V32HImode:
	  ssesuffix = "q";
	  break;
	case V32QImode:
	case V16HImode:
	case V16QImode:
	case V8HImode:
	  ssesuffix = TARGET_AVX512VL ? "q" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "xor";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3247 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11755 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "pand";
      switch (V16HImode)
	{
	case V64QImode:
	case V32HImode:
	  ssesuffix = "q";
	  break;
	case V32QImode:
	case V16HImode:
	case V16QImode:
	case V8HImode:
	  ssesuffix = TARGET_AVX512VL ? "q" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "and";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3248 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11755 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "pand";
      switch (V16HImode)
	{
	case V64QImode:
	case V32HImode:
	  ssesuffix = "q";
	  break;
	case V32QImode:
	case V16HImode:
	case V16QImode:
	case V8HImode:
	  ssesuffix = TARGET_AVX512VL ? "q" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "and";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3249 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11755 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "por";
      switch (V16HImode)
	{
	case V64QImode:
	case V32HImode:
	  ssesuffix = "q";
	  break;
	case V32QImode:
	case V16HImode:
	case V16QImode:
	case V8HImode:
	  ssesuffix = TARGET_AVX512VL ? "q" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "or";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3250 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11755 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "por";
      switch (V16HImode)
	{
	case V64QImode:
	case V32HImode:
	  ssesuffix = "q";
	  break;
	case V32QImode:
	case V16HImode:
	case V16QImode:
	case V8HImode:
	  ssesuffix = TARGET_AVX512VL ? "q" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "or";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3251 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11755 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "pxor";
      switch (V16HImode)
	{
	case V64QImode:
	case V32HImode:
	  ssesuffix = "q";
	  break;
	case V32QImode:
	case V16HImode:
	case V16QImode:
	case V8HImode:
	  ssesuffix = TARGET_AVX512VL ? "q" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "xor";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3252 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11755 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "pxor";
      switch (V16HImode)
	{
	case V64QImode:
	case V32HImode:
	  ssesuffix = "q";
	  break;
	case V32QImode:
	case V16HImode:
	case V16QImode:
	case V8HImode:
	  ssesuffix = TARGET_AVX512VL ? "q" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "xor";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3253 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11755 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "pand";
      switch (V8HImode)
	{
	case V64QImode:
	case V32HImode:
	  ssesuffix = "q";
	  break;
	case V32QImode:
	case V16HImode:
	case V16QImode:
	case V8HImode:
	  ssesuffix = TARGET_AVX512VL ? "q" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "and";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3254 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11755 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "pand";
      switch (V8HImode)
	{
	case V64QImode:
	case V32HImode:
	  ssesuffix = "q";
	  break;
	case V32QImode:
	case V16HImode:
	case V16QImode:
	case V8HImode:
	  ssesuffix = TARGET_AVX512VL ? "q" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "and";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3255 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11755 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "por";
      switch (V8HImode)
	{
	case V64QImode:
	case V32HImode:
	  ssesuffix = "q";
	  break;
	case V32QImode:
	case V16HImode:
	case V16QImode:
	case V8HImode:
	  ssesuffix = TARGET_AVX512VL ? "q" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "or";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3256 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11755 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "por";
      switch (V8HImode)
	{
	case V64QImode:
	case V32HImode:
	  ssesuffix = "q";
	  break;
	case V32QImode:
	case V16HImode:
	case V16QImode:
	case V8HImode:
	  ssesuffix = TARGET_AVX512VL ? "q" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "or";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3257 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11755 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "pxor";
      switch (V8HImode)
	{
	case V64QImode:
	case V32HImode:
	  ssesuffix = "q";
	  break;
	case V32QImode:
	case V16HImode:
	case V16QImode:
	case V8HImode:
	  ssesuffix = TARGET_AVX512VL ? "q" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "xor";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char *
output_3258 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 11755 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  static char buf[64];
  const char *ops;
  const char *tmp;
  const char *ssesuffix;

  switch (get_attr_mode (insn))
    {
    case MODE_XI:
      gcc_assert (TARGET_AVX512F);
      /* FALLTHRU */
    case MODE_OI:
      gcc_assert (TARGET_AVX2);
      /* FALLTHRU */
    case MODE_TI:
      gcc_assert (TARGET_SSE2);
      tmp = "pxor";
      switch (V8HImode)
	{
	case V64QImode:
	case V32HImode:
	  ssesuffix = "q";
	  break;
	case V32QImode:
	case V16HImode:
	case V16QImode:
	case V8HImode:
	  ssesuffix = TARGET_AVX512VL ? "q" : "";
	  break;
	default:
	  gcc_unreachable ();
	}
      break;

    case MODE_V8SF:
      gcc_assert (TARGET_AVX);
      /* FALLTHRU */
    case MODE_V4SF:
      gcc_assert (TARGET_SSE);
      tmp = "xor";
      ssesuffix = "ps";
      break;

    default:
      gcc_unreachable ();
    }

  switch (which_alternative)
    {
    case 0:
      ops = "%s%s\t{%%2, %%0|%%0, %%2}";
      break;
    case 1:
      ops = "v%s%s\t{%%2, %%1, %%0|%%0, %%1, %%2}";
      break;
    default:
      gcc_unreachable ();
    }

  snprintf (buf, sizeof (buf), ops, tmp, ssesuffix);
  return buf;
}
}

static const char * const output_3307[] = {
  "packsswb\t{%2, %0|%0, %2}",
  "vpacksswb\t{%2, %1, %0|%0, %1, %2}",
  "vpacksswb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3308[] = {
  "packsswb\t{%2, %0|%0, %2}",
  "vpacksswb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
  "vpacksswb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_3309[] = {
  "packsswb\t{%2, %0|%0, %2}",
  "vpacksswb\t{%2, %1, %0|%0, %1, %2}",
  "vpacksswb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3310[] = {
  "packsswb\t{%2, %0|%0, %2}",
  "vpacksswb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
  "vpacksswb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_3311[] = {
  "packsswb\t{%2, %0|%0, %2}",
  "vpacksswb\t{%2, %1, %0|%0, %1, %2}",
  "vpacksswb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3312[] = {
  "packsswb\t{%2, %0|%0, %2}",
  "vpacksswb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
  "vpacksswb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_3313[] = {
  "packssdw\t{%2, %0|%0, %2}",
  "vpackssdw\t{%2, %1, %0|%0, %1, %2}",
  "vpackssdw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3314[] = {
  "packssdw\t{%2, %0|%0, %2}",
  "vpackssdw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
  "vpackssdw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_3315[] = {
  "packssdw\t{%2, %0|%0, %2}",
  "vpackssdw\t{%2, %1, %0|%0, %1, %2}",
  "vpackssdw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3316[] = {
  "packssdw\t{%2, %0|%0, %2}",
  "vpackssdw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
  "vpackssdw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_3317[] = {
  "packssdw\t{%2, %0|%0, %2}",
  "vpackssdw\t{%2, %1, %0|%0, %1, %2}",
  "vpackssdw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3318[] = {
  "packssdw\t{%2, %0|%0, %2}",
  "vpackssdw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
  "vpackssdw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_3319[] = {
  "packuswb\t{%2, %0|%0, %2}",
  "vpackuswb\t{%2, %1, %0|%0, %1, %2}",
  "vpackuswb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3320[] = {
  "packuswb\t{%2, %0|%0, %2}",
  "vpackuswb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
  "vpackuswb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_3321[] = {
  "packuswb\t{%2, %0|%0, %2}",
  "vpackuswb\t{%2, %1, %0|%0, %1, %2}",
  "vpackuswb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3322[] = {
  "packuswb\t{%2, %0|%0, %2}",
  "vpackuswb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
  "vpackuswb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_3323[] = {
  "packuswb\t{%2, %0|%0, %2}",
  "vpackuswb\t{%2, %1, %0|%0, %1, %2}",
  "vpackuswb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3324[] = {
  "packuswb\t{%2, %0|%0, %2}",
  "vpackuswb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
  "vpackuswb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_3329[] = {
  "punpckhbw\t{%2, %0|%0, %2}",
  "vpunpckhbw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3330[] = {
  "punpckhbw\t{%2, %0|%0, %2}",
  "vpunpckhbw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_3335[] = {
  "punpcklbw\t{%2, %0|%0, %2}",
  "vpunpcklbw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3336[] = {
  "punpcklbw\t{%2, %0|%0, %2}",
  "vpunpcklbw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_3341[] = {
  "punpckhwd\t{%2, %0|%0, %2}",
  "vpunpckhwd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3342[] = {
  "punpckhwd\t{%2, %0|%0, %2}",
  "vpunpckhwd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_3347[] = {
  "punpcklwd\t{%2, %0|%0, %2}",
  "vpunpcklwd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3348[] = {
  "punpcklwd\t{%2, %0|%0, %2}",
  "vpunpcklwd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_3353[] = {
  "punpckhdq\t{%2, %0|%0, %2}",
  "vpunpckhdq\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3354[] = {
  "punpckhdq\t{%2, %0|%0, %2}",
  "vpunpckhdq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_3359[] = {
  "punpckldq\t{%2, %0|%0, %2}",
  "vpunpckldq\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3360[] = {
  "punpckldq\t{%2, %0|%0, %2}",
  "vpunpckldq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char *
output_3361 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12474 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  operands[3] = GEN_INT (exact_log2 (INTVAL (operands[3])));

  switch (which_alternative)
    {
    case 0:
      if (GET_MODE_SIZE (QImode) < GET_MODE_SIZE (SImode))
	return "pinsrb\t{%3, %k2, %0|%0, %k2, %3}";
      /* FALLTHRU */
    case 1:
      return "pinsrb\t{%3, %2, %0|%0, %2, %3}";
    case 2:
    case 4:
      if (GET_MODE_SIZE (QImode) < GET_MODE_SIZE (SImode))
	return "vpinsrb\t{%3, %k2, %1, %0|%0, %1, %k2, %3}";
      /* FALLTHRU */
    case 3:
    case 5:
      return "vpinsrb\t{%3, %2, %1, %0|%0, %1, %2, %3}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_3362 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12474 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  operands[3] = GEN_INT (exact_log2 (INTVAL (operands[3])));

  switch (which_alternative)
    {
    case 0:
      if (GET_MODE_SIZE (HImode) < GET_MODE_SIZE (SImode))
	return "pinsrw\t{%3, %k2, %0|%0, %k2, %3}";
      /* FALLTHRU */
    case 1:
      return "pinsrw\t{%3, %2, %0|%0, %2, %3}";
    case 2:
    case 4:
      if (GET_MODE_SIZE (HImode) < GET_MODE_SIZE (SImode))
	return "vpinsrw\t{%3, %k2, %1, %0|%0, %1, %k2, %3}";
      /* FALLTHRU */
    case 3:
    case 5:
      return "vpinsrw\t{%3, %2, %1, %0|%0, %1, %2, %3}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_3363 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12474 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  operands[3] = GEN_INT (exact_log2 (INTVAL (operands[3])));

  switch (which_alternative)
    {
    case 0:
      if (GET_MODE_SIZE (SImode) < GET_MODE_SIZE (SImode))
	return "pinsrd\t{%3, %k2, %0|%0, %k2, %3}";
      /* FALLTHRU */
    case 1:
      return "pinsrd\t{%3, %2, %0|%0, %2, %3}";
    case 2:
    case 4:
      if (GET_MODE_SIZE (SImode) < GET_MODE_SIZE (SImode))
	return "vpinsrd\t{%3, %k2, %1, %0|%0, %1, %k2, %3}";
      /* FALLTHRU */
    case 3:
    case 5:
      return "vpinsrd\t{%3, %2, %1, %0|%0, %1, %2, %3}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_3364 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12474 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  operands[3] = GEN_INT (exact_log2 (INTVAL (operands[3])));

  switch (which_alternative)
    {
    case 0:
      if (GET_MODE_SIZE (DImode) < GET_MODE_SIZE (SImode))
	return "pinsrq\t{%3, %k2, %0|%0, %k2, %3}";
      /* FALLTHRU */
    case 1:
      return "pinsrq\t{%3, %2, %0|%0, %2, %3}";
    case 2:
    case 4:
      if (GET_MODE_SIZE (DImode) < GET_MODE_SIZE (SImode))
	return "vpinsrq\t{%3, %k2, %1, %0|%0, %1, %k2, %3}";
      /* FALLTHRU */
    case 3:
    case 5:
      return "vpinsrq\t{%3, %2, %1, %0|%0, %1, %2, %3}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_3365 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12549 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask;
  int selector = INTVAL (operands[3]);

  if (selector == 0xFFF || selector == 0x3F)
    mask = 0;
  else if ( selector == 0xF0FF || selector == 0xCF)
    mask = 1;
  else if ( selector == 0xFF0F || selector == 0xF3)
    mask = 2;
  else if ( selector == 0xFFF0 || selector == 0xFC)
    mask = 3;
  else
      gcc_unreachable ();

  operands[3] = GEN_INT (mask);

  return "vinsertf64x2\t{%3, %2, %1, %0|%0, %1, %2, %3}";
}
}

static const char *
output_3366 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12549 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask;
  int selector = INTVAL (operands[3]);

  if (selector == 0xFFF || selector == 0x3F)
    mask = 0;
  else if ( selector == 0xF0FF || selector == 0xCF)
    mask = 1;
  else if ( selector == 0xFF0F || selector == 0xF3)
    mask = 2;
  else if ( selector == 0xFFF0 || selector == 0xFC)
    mask = 3;
  else
      gcc_unreachable ();

  operands[3] = GEN_INT (mask);

  return "vinsertf64x2\t{%3, %2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2, %3}";
}
}

static const char *
output_3367 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12549 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask;
  int selector = INTVAL (operands[3]);

  if (selector == 0xFFF || selector == 0x3F)
    mask = 0;
  else if ( selector == 0xF0FF || selector == 0xCF)
    mask = 1;
  else if ( selector == 0xFF0F || selector == 0xF3)
    mask = 2;
  else if ( selector == 0xFFF0 || selector == 0xFC)
    mask = 3;
  else
      gcc_unreachable ();

  operands[3] = GEN_INT (mask);

  return "vinserti64x2\t{%3, %2, %1, %0|%0, %1, %2, %3}";
}
}

static const char *
output_3368 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12549 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask;
  int selector = INTVAL (operands[3]);

  if (selector == 0xFFF || selector == 0x3F)
    mask = 0;
  else if ( selector == 0xF0FF || selector == 0xCF)
    mask = 1;
  else if ( selector == 0xFF0F || selector == 0xF3)
    mask = 2;
  else if ( selector == 0xFFF0 || selector == 0xFC)
    mask = 3;
  else
      gcc_unreachable ();

  operands[3] = GEN_INT (mask);

  return "vinserti64x2\t{%3, %2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2, %3}";
}
}

static const char *
output_3369 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12549 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask;
  int selector = INTVAL (operands[3]);

  if (selector == 0xFFF || selector == 0x3F)
    mask = 0;
  else if ( selector == 0xF0FF || selector == 0xCF)
    mask = 1;
  else if ( selector == 0xFF0F || selector == 0xF3)
    mask = 2;
  else if ( selector == 0xFFF0 || selector == 0xFC)
    mask = 3;
  else
      gcc_unreachable ();

  operands[3] = GEN_INT (mask);

  return "vinsertf32x4\t{%3, %2, %1, %0|%0, %1, %2, %3}";
}
}

static const char *
output_3370 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12549 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask;
  int selector = INTVAL (operands[3]);

  if (selector == 0xFFF || selector == 0x3F)
    mask = 0;
  else if ( selector == 0xF0FF || selector == 0xCF)
    mask = 1;
  else if ( selector == 0xFF0F || selector == 0xF3)
    mask = 2;
  else if ( selector == 0xFFF0 || selector == 0xFC)
    mask = 3;
  else
      gcc_unreachable ();

  operands[3] = GEN_INT (mask);

  return "vinsertf32x4\t{%3, %2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2, %3}";
}
}

static const char *
output_3371 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12549 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask;
  int selector = INTVAL (operands[3]);

  if (selector == 0xFFF || selector == 0x3F)
    mask = 0;
  else if ( selector == 0xF0FF || selector == 0xCF)
    mask = 1;
  else if ( selector == 0xFF0F || selector == 0xF3)
    mask = 2;
  else if ( selector == 0xFFF0 || selector == 0xFC)
    mask = 3;
  else
      gcc_unreachable ();

  operands[3] = GEN_INT (mask);

  return "vinserti32x4\t{%3, %2, %1, %0|%0, %1, %2, %3}";
}
}

static const char *
output_3372 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12549 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask;
  int selector = INTVAL (operands[3]);

  if (selector == 0xFFF || selector == 0x3F)
    mask = 0;
  else if ( selector == 0xF0FF || selector == 0xCF)
    mask = 1;
  else if ( selector == 0xFF0F || selector == 0xF3)
    mask = 2;
  else if ( selector == 0xFFF0 || selector == 0xFC)
    mask = 3;
  else
      gcc_unreachable ();

  operands[3] = GEN_INT (mask);

  return "vinserti32x4\t{%3, %2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2, %3}";
}
}

static const char *
output_3389 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12691 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask;
  mask = INTVAL (operands[3]) / 2;
  mask |= (INTVAL (operands[5]) - 4) / 2 << 1;
  operands[3] = GEN_INT (mask);
  return "vshufi64x2\t{%3, %2, %1, %0|%0, %1, %2, %3}";
}
}

static const char *
output_3390 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12691 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask;
  mask = INTVAL (operands[3]) / 2;
  mask |= (INTVAL (operands[5]) - 4) / 2 << 1;
  operands[3] = GEN_INT (mask);
  return "vshufi64x2\t{%3, %2, %1, %0%{%8%}%N7|%0%{%8%}%N7, %1, %2, %3}";
}
}

static const char *
output_3391 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12691 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask;
  mask = INTVAL (operands[3]) / 2;
  mask |= (INTVAL (operands[5]) - 4) / 2 << 1;
  operands[3] = GEN_INT (mask);
  return "vshuff64x2\t{%3, %2, %1, %0|%0, %1, %2, %3}";
}
}

static const char *
output_3392 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12691 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask;
  mask = INTVAL (operands[3]) / 2;
  mask |= (INTVAL (operands[5]) - 4) / 2 << 1;
  operands[3] = GEN_INT (mask);
  return "vshuff64x2\t{%3, %2, %1, %0%{%8%}%N7|%0%{%8%}%N7, %1, %2, %3}";
}
}

static const char *
output_3393 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12746 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask;
  mask = INTVAL (operands[3]) / 2;
  mask |= INTVAL (operands[5]) / 2 << 2;
  mask |= (INTVAL (operands[7]) - 8) / 2 << 4;
  mask |= (INTVAL (operands[9]) - 8) / 2 << 6;
  operands[3] = GEN_INT (mask);

  return "vshuff64x2\t{%3, %2, %1, %0|%0, %1, %2, %3}";
}
}

static const char *
output_3394 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12746 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask;
  mask = INTVAL (operands[3]) / 2;
  mask |= INTVAL (operands[5]) / 2 << 2;
  mask |= (INTVAL (operands[7]) - 8) / 2 << 4;
  mask |= (INTVAL (operands[9]) - 8) / 2 << 6;
  operands[3] = GEN_INT (mask);

  return "vshuff64x2\t{%3, %2, %1, %0%{%12%}%N11|%0%{%12%}%N11, %1, %2, %3}";
}
}

static const char *
output_3395 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12746 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask;
  mask = INTVAL (operands[3]) / 2;
  mask |= INTVAL (operands[5]) / 2 << 2;
  mask |= (INTVAL (operands[7]) - 8) / 2 << 4;
  mask |= (INTVAL (operands[9]) - 8) / 2 << 6;
  operands[3] = GEN_INT (mask);

  return "vshufi64x2\t{%3, %2, %1, %0|%0, %1, %2, %3}";
}
}

static const char *
output_3396 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12746 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask;
  mask = INTVAL (operands[3]) / 2;
  mask |= INTVAL (operands[5]) / 2 << 2;
  mask |= (INTVAL (operands[7]) - 8) / 2 << 4;
  mask |= (INTVAL (operands[9]) - 8) / 2 << 6;
  operands[3] = GEN_INT (mask);

  return "vshufi64x2\t{%3, %2, %1, %0%{%12%}%N11|%0%{%12%}%N11, %1, %2, %3}";
}
}

static const char *
output_3397 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12806 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask;
  mask = INTVAL (operands[3]) / 4;
  mask |= (INTVAL (operands[7]) - 8) / 4 << 1;
  operands[3] = GEN_INT (mask);

  return "vshufi32x4\t{%3, %2, %1, %0|%0, %1, %2, %3}";
}
}

static const char *
output_3398 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12806 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask;
  mask = INTVAL (operands[3]) / 4;
  mask |= (INTVAL (operands[7]) - 8) / 4 << 1;
  operands[3] = GEN_INT (mask);

  return "vshufi32x4\t{%3, %2, %1, %0%{%12%}%N11|%0%{%12%}%N11, %1, %2, %3}";
}
}

static const char *
output_3399 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12806 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask;
  mask = INTVAL (operands[3]) / 4;
  mask |= (INTVAL (operands[7]) - 8) / 4 << 1;
  operands[3] = GEN_INT (mask);

  return "vshuff32x4\t{%3, %2, %1, %0|%0, %1, %2, %3}";
}
}

static const char *
output_3400 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12806 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask;
  mask = INTVAL (operands[3]) / 4;
  mask |= (INTVAL (operands[7]) - 8) / 4 << 1;
  operands[3] = GEN_INT (mask);

  return "vshuff32x4\t{%3, %2, %1, %0%{%12%}%N11|%0%{%12%}%N11, %1, %2, %3}";
}
}

static const char *
output_3401 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12886 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask;
  mask = INTVAL (operands[3]) / 4;
  mask |= INTVAL (operands[7]) / 4 << 2;
  mask |= (INTVAL (operands[11]) - 16) / 4 << 4;
  mask |= (INTVAL (operands[15]) - 16) / 4 << 6;
  operands[3] = GEN_INT (mask);

  return "vshuff32x4\t{%3, %2, %1, %0|%0, %1, %2, %3}";
}
}

static const char *
output_3402 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12886 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask;
  mask = INTVAL (operands[3]) / 4;
  mask |= INTVAL (operands[7]) / 4 << 2;
  mask |= (INTVAL (operands[11]) - 16) / 4 << 4;
  mask |= (INTVAL (operands[15]) - 16) / 4 << 6;
  operands[3] = GEN_INT (mask);

  return "vshuff32x4\t{%3, %2, %1, %0%{%20%}%N19|%0%{%20%}%N19, %1, %2, %3}";
}
}

static const char *
output_3403 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12886 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask;
  mask = INTVAL (operands[3]) / 4;
  mask |= INTVAL (operands[7]) / 4 << 2;
  mask |= (INTVAL (operands[11]) - 16) / 4 << 4;
  mask |= (INTVAL (operands[15]) - 16) / 4 << 6;
  operands[3] = GEN_INT (mask);

  return "vshufi32x4\t{%3, %2, %1, %0|%0, %1, %2, %3}";
}
}

static const char *
output_3404 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12886 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask;
  mask = INTVAL (operands[3]) / 4;
  mask |= INTVAL (operands[7]) / 4 << 2;
  mask |= (INTVAL (operands[11]) - 16) / 4 << 4;
  mask |= (INTVAL (operands[15]) - 16) / 4 << 6;
  operands[3] = GEN_INT (mask);

  return "vshufi32x4\t{%3, %2, %1, %0%{%20%}%N19|%0%{%20%}%N19, %1, %2, %3}";
}
}

static const char *
output_3405 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12964 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask = 0;
  mask |= INTVAL (operands[2]) << 0;
  mask |= INTVAL (operands[3]) << 2;
  mask |= INTVAL (operands[4]) << 4;
  mask |= INTVAL (operands[5]) << 6;
  operands[2] = GEN_INT (mask);

  return "vpshufd\t{%2, %1, %0|%0, %1, %2}";
}
}

static const char *
output_3406 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 12964 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask = 0;
  mask |= INTVAL (operands[2]) << 0;
  mask |= INTVAL (operands[3]) << 2;
  mask |= INTVAL (operands[4]) << 4;
  mask |= INTVAL (operands[5]) << 6;
  operands[2] = GEN_INT (mask);

  return "vpshufd\t{%2, %1, %0%{%19%}%N18|%0%{%19%}%N18, %1, %2}";
}
}

static const char *
output_3407 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 13038 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask = 0;
  mask |= INTVAL (operands[2]) << 0;
  mask |= INTVAL (operands[3]) << 2;
  mask |= INTVAL (operands[4]) << 4;
  mask |= INTVAL (operands[5]) << 6;
  operands[2] = GEN_INT (mask);

  return "vpshufd\t{%2, %1, %0|%0, %1, %2}";
}
}

static const char *
output_3408 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 13038 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask = 0;
  mask |= INTVAL (operands[2]) << 0;
  mask |= INTVAL (operands[3]) << 2;
  mask |= INTVAL (operands[4]) << 4;
  mask |= INTVAL (operands[5]) << 6;
  operands[2] = GEN_INT (mask);

  return "vpshufd\t{%2, %1, %0%{%11%}%N10|%0%{%11%}%N10, %1, %2}";
}
}

static const char *
output_3409 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 13095 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask = 0;
  mask |= INTVAL (operands[2]) << 0;
  mask |= INTVAL (operands[3]) << 2;
  mask |= INTVAL (operands[4]) << 4;
  mask |= INTVAL (operands[5]) << 6;
  operands[2] = GEN_INT (mask);

  return "%vpshufd\t{%2, %1, %0|%0, %1, %2}";
}
}

static const char *
output_3410 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 13095 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask = 0;
  mask |= INTVAL (operands[2]) << 0;
  mask |= INTVAL (operands[3]) << 2;
  mask |= INTVAL (operands[4]) << 4;
  mask |= INTVAL (operands[5]) << 6;
  operands[2] = GEN_INT (mask);

  return "%vpshufd\t{%2, %1, %0%{%7%}%N6|%0%{%7%}%N6, %1, %2}";
}
}

static const char *
output_3413 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 13190 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask = 0;
  mask |= INTVAL (operands[2]) << 0;
  mask |= INTVAL (operands[3]) << 2;
  mask |= INTVAL (operands[4]) << 4;
  mask |= INTVAL (operands[5]) << 6;
  operands[2] = GEN_INT (mask);

  return "vpshuflw\t{%2, %1, %0|%0, %1, %2}";
}
}

static const char *
output_3414 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 13190 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask = 0;
  mask |= INTVAL (operands[2]) << 0;
  mask |= INTVAL (operands[3]) << 2;
  mask |= INTVAL (operands[4]) << 4;
  mask |= INTVAL (operands[5]) << 6;
  operands[2] = GEN_INT (mask);

  return "vpshuflw\t{%2, %1, %0%{%11%}%N10|%0%{%11%}%N10, %1, %2}";
}
}

static const char *
output_3415 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 13251 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask = 0;
  mask |= INTVAL (operands[2]) << 0;
  mask |= INTVAL (operands[3]) << 2;
  mask |= INTVAL (operands[4]) << 4;
  mask |= INTVAL (operands[5]) << 6;
  operands[2] = GEN_INT (mask);

  return "%vpshuflw\t{%2, %1, %0|%0, %1, %2}";
}
}

static const char *
output_3416 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 13251 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask = 0;
  mask |= INTVAL (operands[2]) << 0;
  mask |= INTVAL (operands[3]) << 2;
  mask |= INTVAL (operands[4]) << 4;
  mask |= INTVAL (operands[5]) << 6;
  operands[2] = GEN_INT (mask);

  return "%vpshuflw\t{%2, %1, %0%{%7%}%N6|%0%{%7%}%N6, %1, %2}";
}
}

static const char *
output_3419 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 13347 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask = 0;
  mask |= (INTVAL (operands[2]) - 4) << 0;
  mask |= (INTVAL (operands[3]) - 4) << 2;
  mask |= (INTVAL (operands[4]) - 4) << 4;
  mask |= (INTVAL (operands[5]) - 4) << 6;
  operands[2] = GEN_INT (mask);

  return "vpshufhw\t{%2, %1, %0|%0, %1, %2}";
}
}

static const char *
output_3420 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 13347 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask = 0;
  mask |= (INTVAL (operands[2]) - 4) << 0;
  mask |= (INTVAL (operands[3]) - 4) << 2;
  mask |= (INTVAL (operands[4]) - 4) << 4;
  mask |= (INTVAL (operands[5]) - 4) << 6;
  operands[2] = GEN_INT (mask);

  return "vpshufhw\t{%2, %1, %0%{%11%}%N10|%0%{%11%}%N10, %1, %2}";
}
}

static const char *
output_3421 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 13408 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask = 0;
  mask |= (INTVAL (operands[2]) - 4) << 0;
  mask |= (INTVAL (operands[3]) - 4) << 2;
  mask |= (INTVAL (operands[4]) - 4) << 4;
  mask |= (INTVAL (operands[5]) - 4) << 6;
  operands[2] = GEN_INT (mask);

  return "%vpshufhw\t{%2, %1, %0|%0, %1, %2}";
}
}

static const char *
output_3422 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 13408 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask = 0;
  mask |= (INTVAL (operands[2]) - 4) << 0;
  mask |= (INTVAL (operands[3]) - 4) << 2;
  mask |= (INTVAL (operands[4]) - 4) << 4;
  mask |= (INTVAL (operands[5]) - 4) << 6;
  operands[2] = GEN_INT (mask);

  return "%vpshufhw\t{%2, %1, %0%{%7%}%N6|%0%{%7%}%N6, %1, %2}";
}
}

static const char * const output_3423[] = {
  "%vmovd\t{%2, %0|%0, %2}",
  "%vmovd\t{%2, %0|%0, %2}",
  "movss\t{%2, %0|%0, %2}",
  "movss\t{%2, %0|%0, %2}",
  "vmovss\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3424[] = {
  "%vpextrb\t{%2, %1, %k0|%k0, %1, %2}",
  "%vpextrb\t{%2, %1, %0|%0, %1, %2}",
  "vpextrb\t{%2, %1, %k0|%k0, %1, %2}",
  "vpextrb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3425[] = {
  "%vpextrw\t{%2, %1, %k0|%k0, %1, %2}",
  "%vpextrw\t{%2, %1, %0|%0, %1, %2}",
  "vpextrw\t{%2, %1, %k0|%k0, %1, %2}",
  "vpextrw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3426[] = {
  "%vpextrb\t{%2, %1, %k0|%k0, %1, %2}",
  "vpextrb\t{%2, %1, %k0|%k0, %1, %2}",
};

static const char * const output_3427[] = {
  "%vpextrw\t{%2, %1, %k0|%k0, %1, %2}",
  "vpextrw\t{%2, %1, %k0|%k0, %1, %2}",
};

static const char *
output_3433 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 13577 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  switch (which_alternative)
    {
    case 0:
    case 1:
      return "%vpextrd\t{%2, %1, %0|%0, %1, %2}";

    case 2:
    case 3:
      operands[2] = GEN_INT (INTVAL (operands[2]) * 4);
      return "psrldq\t{%2, %0|%0, %2}";

    case 4:
    case 5:
      operands[2] = GEN_INT (INTVAL (operands[2]) * 4);
      return "vpsrldq\t{%2, %1, %0|%0, %1, %2}";

    default:
      gcc_unreachable ();
    }
}
}

static const char * const output_3435[] = {
  "%vpextrq\t{$1, %1, %0|%0, %1, 1}",
  "vpextrq\t{$1, %1, %0|%0, %1, 1}",
  "%vmovhps\t{%1, %0|%0, %1}",
  "psrldq\t{$8, %0|%0, 8}",
  "vpsrldq\t{$8, %1, %0|%0, %1, 8}",
  "vpsrldq\t{$8, %1, %0|%0, %1, 8}",
  "movhlps\t{%1, %0|%0, %1}",
  "#",
  "#",
};

static const char * const output_3436[] = {
  "pinsrd\t{$1, %2, %0|%0, %2, 1}",
  "pinsrd\t{$1, %2, %0|%0, %2, 1}",
  "vpinsrd\t{$1, %2, %1, %0|%0, %1, %2, 1}",
  "vpinsrd\t{$1, %2, %1, %0|%0, %1, %2, 1}",
  "punpckldq\t{%2, %0|%0, %2}",
  "punpckldq\t{%2, %0|%0, %2}",
  "vpunpckldq\t{%2, %1, %0|%0, %1, %2}",
  "%vmovd\t{%1, %0|%0, %1}",
  "punpckldq\t{%2, %0|%0, %2}",
  "movd\t{%1, %0|%0, %1}",
};

static const char * const output_3437[] = {
  "punpckldq\t{%2, %0|%0, %2}",
  "movd\t{%1, %0|%0, %1}",
  "movd\t{%1, %0|%0, %1}",
  "unpcklps\t{%2, %0|%0, %2}",
  "movss\t{%1, %0|%0, %1}",
  "punpckldq\t{%2, %0|%0, %2}",
  "movd\t{%1, %0|%0, %1}",
};

static const char * const output_3438[] = {
  "punpcklqdq\t{%2, %0|%0, %2}",
  "vpunpcklqdq\t{%2, %1, %0|%0, %1, %2}",
  "movlhps\t{%2, %0|%0, %2}",
  "movhps\t{%2, %0|%0, %q2}",
  "vmovhps\t{%2, %1, %0|%0, %1, %q2}",
};

static const char *
output_3439 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
  switch (which_alternative)
    {
    case 0: return "pinsrq\t{$1, %2, %0|%0, %2, 1}";
    case 1: return "pinsrq\t{$1, %2, %0|%0, %2, 1}";
    case 2: return "vpinsrq\t{$1, %2, %1, %0|%0, %1, %2, 1}";
    case 3: return "vpinsrq\t{$1, %2, %1, %0|%0, %1, %2, 1}";
    case 4:
       return HAVE_AS_IX86_INTERUNIT_MOVQ ? "%vmovq\t{%1, %0|%0, %1}" : "%vmovd\t{%1, %0|%0, %1}";
    case 5: return "%vmovq\t{%1, %0|%0, %1}";
    case 6: return "movq2dq\t{%1, %0|%0, %1}";
    case 7: return "punpcklqdq\t{%2, %0|%0, %2}";
    case 8: return "vpunpcklqdq\t{%2, %1, %0|%0, %1, %2}";
    case 9: return "movlhps\t{%2, %0|%0, %2}";
    case 10: return "movhps\t{%2, %0|%0, %2}";
    case 11: return "vmovhps\t{%2, %1, %0|%0, %1, %2}";
      default: gcc_unreachable ();
    }
}

static const char * const output_3440[] = {
  "pavgb\t{%2, %0|%0, %2}",
  "vpavgb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3441[] = {
  "pavgb\t{%2, %0|%0, %2}",
  "vpavgb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_3442[] = {
  "pavgb\t{%2, %0|%0, %2}",
  "vpavgb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3443[] = {
  "pavgb\t{%2, %0|%0, %2}",
  "vpavgb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_3444[] = {
  "pavgb\t{%2, %0|%0, %2}",
  "vpavgb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3445[] = {
  "pavgb\t{%2, %0|%0, %2}",
  "vpavgb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_3446[] = {
  "pavgw\t{%2, %0|%0, %2}",
  "vpavgw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3447[] = {
  "pavgw\t{%2, %0|%0, %2}",
  "vpavgw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_3448[] = {
  "pavgw\t{%2, %0|%0, %2}",
  "vpavgw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3449[] = {
  "pavgw\t{%2, %0|%0, %2}",
  "vpavgw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_3450[] = {
  "pavgw\t{%2, %0|%0, %2}",
  "vpavgw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3451[] = {
  "pavgw\t{%2, %0|%0, %2}",
  "vpavgw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_3452[] = {
  "psadbw\t{%2, %0|%0, %2}",
  "vpsadbw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3453[] = {
  "psadbw\t{%2, %0|%0, %2}",
  "vpsadbw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3454[] = {
  "psadbw\t{%2, %0|%0, %2}",
  "vpsadbw\t{%2, %1, %0|%0, %1, %2}",
};

static const char *
output_3461 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14120 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  /* We can't use %^ here due to ASM_OUTPUT_OPCODE processing
     that requires %v to be at the beginning of the opcode name.  */
  if (Pmode != word_mode)
    fputs ("\taddr32", asm_out_file);
  return "%vmaskmovdqu\t{%2, %1|%1, %2}";
}
}

static const char *
output_3462 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14120 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  /* We can't use %^ here due to ASM_OUTPUT_OPCODE processing
     that requires %v to be at the beginning of the opcode name.  */
  if (Pmode != word_mode)
    fputs ("\taddr32", asm_out_file);
  return "%vmaskmovdqu\t{%2, %1|%1, %2}";
}
}

static const char * const output_3473[] = {
  "phaddw\t{%2, %0|%0, %2}",
  "vphaddw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3474[] = {
  "phaddsw\t{%2, %0|%0, %2}",
  "vphaddsw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3475[] = {
  "phsubw\t{%2, %0|%0, %2}",
  "vphsubw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3476[] = {
  "phsubsw\t{%2, %0|%0, %2}",
  "vphsubsw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3483[] = {
  "phaddd\t{%2, %0|%0, %2}",
  "vphaddd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3484[] = {
  "phsubd\t{%2, %0|%0, %2}",
  "vphsubd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3496[] = {
  "pmaddubsw\t{%2, %0|%0, %2}",
  "vpmaddubsw\t{%2, %1, %0|%0, %1, %2}",
  "vpmaddubsw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3498[] = {
  "pmulhrsw\t{%2, %0|%0, %2}",
  "vpmulhrsw\t{%2, %1, %0|%0, %1, %2}",
  "vpmulhrsw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3499[] = {
  "pmulhrsw\t{%2, %0|%0, %2}",
  "vpmulhrsw\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
  "vpmulhrsw\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_3500[] = {
  "pmulhrsw\t{%2, %0|%0, %2}",
  "vpmulhrsw\t{%2, %1, %0|%0, %1, %2}",
  "vpmulhrsw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3501[] = {
  "pmulhrsw\t{%2, %0|%0, %2}",
  "vpmulhrsw\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
  "vpmulhrsw\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_3502[] = {
  "pmulhrsw\t{%2, %0|%0, %2}",
  "vpmulhrsw\t{%2, %1, %0|%0, %1, %2}",
  "vpmulhrsw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3503[] = {
  "pmulhrsw\t{%2, %0|%0, %2}",
  "vpmulhrsw\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
  "vpmulhrsw\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
};

static const char * const output_3505[] = {
  "pshufb\t{%2, %0|%0, %2}",
  "vpshufb\t{%2, %1, %0|%0, %1, %2}",
  "vpshufb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3506[] = {
  "pshufb\t{%2, %0|%0, %2}",
  "vpshufb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
  "vpshufb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_3507[] = {
  "pshufb\t{%2, %0|%0, %2}",
  "vpshufb\t{%2, %1, %0|%0, %1, %2}",
  "vpshufb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3508[] = {
  "pshufb\t{%2, %0|%0, %2}",
  "vpshufb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
  "vpshufb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_3509[] = {
  "pshufb\t{%2, %0|%0, %2}",
  "vpshufb\t{%2, %1, %0|%0, %1, %2}",
  "vpshufb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3510[] = {
  "pshufb\t{%2, %0|%0, %2}",
  "vpshufb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
  "vpshufb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_3512[] = {
  "psignb\t{%2, %0|%0, %2}",
  "vpsignb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3513[] = {
  "psignb\t{%2, %0|%0, %2}",
  "vpsignb\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3514[] = {
  "psignw\t{%2, %0|%0, %2}",
  "vpsignw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3515[] = {
  "psignw\t{%2, %0|%0, %2}",
  "vpsignw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3516[] = {
  "psignd\t{%2, %0|%0, %2}",
  "vpsignd\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3517[] = {
  "psignd\t{%2, %0|%0, %2}",
  "vpsignd\t{%2, %1, %0|%0, %1, %2}",
};

static const char *
output_3521 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14799 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  operands[3] = GEN_INT (INTVAL (operands[3]) / 8);
  return "vpalignr\t{%3, %2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2, %3}";
}
}

static const char *
output_3522 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14799 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  operands[3] = GEN_INT (INTVAL (operands[3]) / 8);
  return "vpalignr\t{%3, %2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2, %3}";
}
}

static const char *
output_3523 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14799 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  operands[3] = GEN_INT (INTVAL (operands[3]) / 8);
  return "vpalignr\t{%3, %2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2, %3}";
}
}

static const char *
output_3524 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14818 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  operands[3] = GEN_INT (INTVAL (operands[3]) / 8);

  switch (which_alternative)
    {
    case 0:
      return "palignr\t{%3, %2, %0|%0, %2, %3}";
    case 1:
    case 2:
      return "vpalignr\t{%3, %2, %1, %0|%0, %1, %2, %3}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_3525 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14818 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  operands[3] = GEN_INT (INTVAL (operands[3]) / 8);

  switch (which_alternative)
    {
    case 0:
      return "palignr\t{%3, %2, %0|%0, %2, %3}";
    case 1:
    case 2:
      return "vpalignr\t{%3, %2, %1, %0|%0, %1, %2, %3}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_3526 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14818 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  operands[3] = GEN_INT (INTVAL (operands[3]) / 8);

  switch (which_alternative)
    {
    case 0:
      return "palignr\t{%3, %2, %0|%0, %2, %3}";
    case 1:
    case 2:
      return "vpalignr\t{%3, %2, %1, %0|%0, %1, %2, %3}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_3527 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 14848 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  operands[3] = GEN_INT (INTVAL (operands[3]) / 8);
  return "palignr\t{%3, %2, %0|%0, %2, %3}";
}
}

static const char * const output_3563[] = {
  "blendps\t{%3, %2, %0|%0, %2, %3}",
  "blendps\t{%3, %2, %0|%0, %2, %3}",
  "vblendps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_3564[] = {
  "blendps\t{%3, %2, %0|%0, %2, %3}",
  "blendps\t{%3, %2, %0|%0, %2, %3}",
  "vblendps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_3565[] = {
  "blendpd\t{%3, %2, %0|%0, %2, %3}",
  "blendpd\t{%3, %2, %0|%0, %2, %3}",
  "vblendpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_3566[] = {
  "blendpd\t{%3, %2, %0|%0, %2, %3}",
  "blendpd\t{%3, %2, %0|%0, %2, %3}",
  "vblendpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_3567[] = {
  "blendvps\t{%3, %2, %0|%0, %2, %3}",
  "blendvps\t{%3, %2, %0|%0, %2, %3}",
  "vblendvps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_3568[] = {
  "blendvps\t{%3, %2, %0|%0, %2, %3}",
  "blendvps\t{%3, %2, %0|%0, %2, %3}",
  "vblendvps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_3569[] = {
  "blendvpd\t{%3, %2, %0|%0, %2, %3}",
  "blendvpd\t{%3, %2, %0|%0, %2, %3}",
  "vblendvpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_3570[] = {
  "blendvpd\t{%3, %2, %0|%0, %2, %3}",
  "blendvpd\t{%3, %2, %0|%0, %2, %3}",
  "vblendvpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_3571[] = {
  "dpps\t{%3, %2, %0|%0, %2, %3}",
  "dpps\t{%3, %2, %0|%0, %2, %3}",
  "vdpps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_3572[] = {
  "dpps\t{%3, %2, %0|%0, %2, %3}",
  "dpps\t{%3, %2, %0|%0, %2, %3}",
  "vdpps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_3573[] = {
  "dppd\t{%3, %2, %0|%0, %2, %3}",
  "dppd\t{%3, %2, %0|%0, %2, %3}",
  "vdppd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_3574[] = {
  "dppd\t{%3, %2, %0|%0, %2, %3}",
  "dppd\t{%3, %2, %0|%0, %2, %3}",
  "vdppd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_3578[] = {
  "mpsadbw\t{%3, %2, %0|%0, %2, %3}",
  "mpsadbw\t{%3, %2, %0|%0, %2, %3}",
  "vmpsadbw\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_3579[] = {
  "mpsadbw\t{%3, %2, %0|%0, %2, %3}",
  "mpsadbw\t{%3, %2, %0|%0, %2, %3}",
  "vmpsadbw\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_3580[] = {
  "packusdw\t{%2, %0|%0, %2}",
  "packusdw\t{%2, %0|%0, %2}",
  "vpackusdw\t{%2, %1, %0|%0, %1, %2}",
  "vpackusdw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3581[] = {
  "packusdw\t{%2, %0|%0, %2}",
  "packusdw\t{%2, %0|%0, %2}",
  "vpackusdw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
  "vpackusdw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_3582[] = {
  "packusdw\t{%2, %0|%0, %2}",
  "packusdw\t{%2, %0|%0, %2}",
  "vpackusdw\t{%2, %1, %0|%0, %1, %2}",
  "vpackusdw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3583[] = {
  "packusdw\t{%2, %0|%0, %2}",
  "packusdw\t{%2, %0|%0, %2}",
  "vpackusdw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
  "vpackusdw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_3584[] = {
  "packusdw\t{%2, %0|%0, %2}",
  "packusdw\t{%2, %0|%0, %2}",
  "vpackusdw\t{%2, %1, %0|%0, %1, %2}",
  "vpackusdw\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3585[] = {
  "packusdw\t{%2, %0|%0, %2}",
  "packusdw\t{%2, %0|%0, %2}",
  "vpackusdw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
  "vpackusdw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
};

static const char * const output_3586[] = {
  "pblendvb\t{%3, %2, %0|%0, %2, %3}",
  "pblendvb\t{%3, %2, %0|%0, %2, %3}",
  "vpblendvb\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_3587[] = {
  "pblendvb\t{%3, %2, %0|%0, %2, %3}",
  "pblendvb\t{%3, %2, %0|%0, %2, %3}",
  "vpblendvb\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_3588[] = {
  "pblendw\t{%3, %2, %0|%0, %2, %3}",
  "pblendw\t{%3, %2, %0|%0, %2, %3}",
  "vpblendw\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char *
output_3589 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 15195 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  operands[3] = GEN_INT (INTVAL (operands[3]) & 0xff);
  return "vpblendw\t{%3, %2, %1, %0|%0, %1, %2, %3}";
}
}

static const char * const output_3686[] = {
  "roundss\t{%3, %2, %0|%0, %2, %3}",
  "roundss\t{%3, %2, %0|%0, %2, %3}",
  "vroundss\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vrndscaless\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_3687[] = {
  "roundsd\t{%3, %2, %0|%0, %2, %3}",
  "roundsd\t{%3, %2, %0|%0, %2, %3}",
  "vroundsd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
  "vrndscalesd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_3691[] = {
  "%vpcmpestrm\t{%6, %4, %2|%2, %4, %6}",
  "%vpcmpestrm\t{%6, %4, %2|%2, %4, %6}",
  "%vpcmpestri\t{%6, %4, %2|%2, %4, %6}",
  "%vpcmpestri\t{%6, %4, %2|%2, %4, %6}",
};

static const char * const output_3695[] = {
  "%vpcmpistrm\t{%4, %3, %2|%2, %3, %4}",
  "%vpcmpistrm\t{%4, %3, %2|%2, %3, %4}",
  "%vpcmpistri\t{%4, %3, %2|%2, %3, %4}",
  "%vpcmpistri\t{%4, %3, %2|%2, %3, %4}",
};

static const char *
output_3696 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 16011 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  switch (INTVAL (operands[4]))
    {
    case 3:
      return "vgatherpf0dps\t{%5%{%0%}|%5%{%0%}}";
    case 2:
      return "vgatherpf1dps\t{%5%{%0%}|%5%{%0%}}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_3697 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 16011 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  switch (INTVAL (operands[4]))
    {
    case 3:
      return "vgatherpf0dps\t{%5%{%0%}|%5%{%0%}}";
    case 2:
      return "vgatherpf1dps\t{%5%{%0%}|%5%{%0%}}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_3698 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 16011 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  switch (INTVAL (operands[4]))
    {
    case 3:
      return "vgatherpf0qps\t{%5%{%0%}|%5%{%0%}}";
    case 2:
      return "vgatherpf1qps\t{%5%{%0%}|%5%{%0%}}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_3699 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 16011 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  switch (INTVAL (operands[4]))
    {
    case 3:
      return "vgatherpf0qps\t{%5%{%0%}|%5%{%0%}}";
    case 2:
      return "vgatherpf1qps\t{%5%{%0%}|%5%{%0%}}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_3700 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 16056 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  switch (INTVAL (operands[4]))
    {
    case 3:
      return "vgatherpf0dpd\t{%5%{%0%}|%5%{%0%}}";
    case 2:
      return "vgatherpf1dpd\t{%5%{%0%}|%5%{%0%}}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_3701 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 16056 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  switch (INTVAL (operands[4]))
    {
    case 3:
      return "vgatherpf0dpd\t{%5%{%0%}|%5%{%0%}}";
    case 2:
      return "vgatherpf1dpd\t{%5%{%0%}|%5%{%0%}}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_3702 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 16056 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  switch (INTVAL (operands[4]))
    {
    case 3:
      return "vgatherpf0qpd\t{%5%{%0%}|%5%{%0%}}";
    case 2:
      return "vgatherpf1qpd\t{%5%{%0%}|%5%{%0%}}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_3703 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 16056 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  switch (INTVAL (operands[4]))
    {
    case 3:
      return "vgatherpf0qpd\t{%5%{%0%}|%5%{%0%}}";
    case 2:
      return "vgatherpf1qpd\t{%5%{%0%}|%5%{%0%}}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_3704 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 16101 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  switch (INTVAL (operands[4]))
    {
    case 3:
    case 7:
      return "vscatterpf0dps\t{%5%{%0%}|%5%{%0%}}";
    case 2:
    case 6:
      return "vscatterpf1dps\t{%5%{%0%}|%5%{%0%}}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_3705 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 16101 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  switch (INTVAL (operands[4]))
    {
    case 3:
    case 7:
      return "vscatterpf0dps\t{%5%{%0%}|%5%{%0%}}";
    case 2:
    case 6:
      return "vscatterpf1dps\t{%5%{%0%}|%5%{%0%}}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_3706 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 16101 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  switch (INTVAL (operands[4]))
    {
    case 3:
    case 7:
      return "vscatterpf0qps\t{%5%{%0%}|%5%{%0%}}";
    case 2:
    case 6:
      return "vscatterpf1qps\t{%5%{%0%}|%5%{%0%}}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_3707 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 16101 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  switch (INTVAL (operands[4]))
    {
    case 3:
    case 7:
      return "vscatterpf0qps\t{%5%{%0%}|%5%{%0%}}";
    case 2:
    case 6:
      return "vscatterpf1qps\t{%5%{%0%}|%5%{%0%}}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_3708 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 16148 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  switch (INTVAL (operands[4]))
    {
    case 3:
    case 7:
      return "vscatterpf0dpd\t{%5%{%0%}|%5%{%0%}}";
    case 2:
    case 6:
      return "vscatterpf1dpd\t{%5%{%0%}|%5%{%0%}}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_3709 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 16148 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  switch (INTVAL (operands[4]))
    {
    case 3:
    case 7:
      return "vscatterpf0dpd\t{%5%{%0%}|%5%{%0%}}";
    case 2:
    case 6:
      return "vscatterpf1dpd\t{%5%{%0%}|%5%{%0%}}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_3710 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 16148 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  switch (INTVAL (operands[4]))
    {
    case 3:
    case 7:
      return "vscatterpf0qpd\t{%5%{%0%}|%5%{%0%}}";
    case 2:
    case 6:
      return "vscatterpf1qpd\t{%5%{%0%}|%5%{%0%}}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_3711 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 16148 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  switch (INTVAL (operands[4]))
    {
    case 3:
    case 7:
      return "vscatterpf0qpd\t{%5%{%0%}|%5%{%0%}}";
    case 2:
    case 6:
      return "vscatterpf1qpd\t{%5%{%0%}|%5%{%0%}}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_3795 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 16694 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  operands[3]
    = GEN_INT (GET_MODE_BITSIZE (QImode) - INTVAL (operands[2]));
  return "vprotb\t{%3, %1, %0|%0, %1, %3}";
}
}

static const char *
output_3796 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 16694 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  operands[3]
    = GEN_INT (GET_MODE_BITSIZE (HImode) - INTVAL (operands[2]));
  return "vprotw\t{%3, %1, %0|%0, %1, %3}";
}
}

static const char *
output_3797 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 16694 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  operands[3]
    = GEN_INT (GET_MODE_BITSIZE (SImode) - INTVAL (operands[2]));
  return "vprotd\t{%3, %1, %0|%0, %1, %3}";
}
}

static const char *
output_3798 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 16694 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  operands[3]
    = GEN_INT (GET_MODE_BITSIZE (DImode) - INTVAL (operands[2]));
  return "vprotq\t{%3, %1, %0|%0, %1, %3}";
}
}

static const char *
output_3831 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17101 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  return ((INTVAL (operands[3]) != 0)
	  ? "vpcomtrueb\t{%2, %1, %0|%0, %1, %2}"
	  : "vpcomfalseb\t{%2, %1, %0|%0, %1, %2}");
}
}

static const char *
output_3832 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17101 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  return ((INTVAL (operands[3]) != 0)
	  ? "vpcomtruew\t{%2, %1, %0|%0, %1, %2}"
	  : "vpcomfalsew\t{%2, %1, %0|%0, %1, %2}");
}
}

static const char *
output_3833 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17101 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  return ((INTVAL (operands[3]) != 0)
	  ? "vpcomtrued\t{%2, %1, %0|%0, %1, %2}"
	  : "vpcomfalsed\t{%2, %1, %0|%0, %1, %2}");
}
}

static const char *
output_3834 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17101 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  return ((INTVAL (operands[3]) != 0)
	  ? "vpcomtrueq\t{%2, %1, %0|%0, %1, %2}"
	  : "vpcomfalseq\t{%2, %1, %0|%0, %1, %2}");
}
}

static const char * const output_3839[] = {
  "aesenc\t{%2, %0|%0, %2}",
  "vaesenc\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3840[] = {
  "aesenclast\t{%2, %0|%0, %2}",
  "vaesenclast\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3841[] = {
  "aesdec\t{%2, %0|%0, %2}",
  "vaesdec\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3842[] = {
  "aesdeclast\t{%2, %0|%0, %2}",
  "vaesdeclast\t{%2, %1, %0|%0, %1, %2}",
};

static const char * const output_3845[] = {
  "pclmulqdq\t{%3, %2, %0|%0, %2, %3}",
  "vpclmulqdq\t{%3, %2, %1, %0|%0, %1, %2, %3}",
};

static const char * const output_3860[] = {
  "vpbroadcastb\t{%1, %0|%0, %b1}",
  "vpbroadcastb\t{%x1, %0|%0, %x1}",
  "vpbroadcastb\t{%1, %0|%0, %b1}",
  "vpbroadcastb\t{%x1, %0|%0, %x1}",
};

static const char * const output_3861[] = {
  "vpbroadcastw\t{%1, %0|%0, %w1}",
  "vpbroadcastw\t{%x1, %0|%0, %x1}",
  "vpbroadcastw\t{%1, %0|%0, %w1}",
  "vpbroadcastw\t{%x1, %0|%0, %x1}",
};

static const char * const output_3862[] = {
  "vpbroadcastd\t{%1, %0|%0, %k1}",
  "vpbroadcastd\t{%x1, %0|%0, %x1}",
  "vpbroadcastd\t{%1, %0|%0, %k1}",
  "vpbroadcastd\t{%x1, %0|%0, %x1}",
};

static const char * const output_3863[] = {
  "vpbroadcastq\t{%1, %0|%0, %q1}",
  "vpbroadcastq\t{%x1, %0|%0, %x1}",
  "vpbroadcastq\t{%1, %0|%0, %q1}",
  "vpbroadcastq\t{%x1, %0|%0, %x1}",
};

static const char *
output_3892 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17393 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask = 0;
  mask |= INTVAL (operands[2]) << 0;
  mask |= INTVAL (operands[3]) << 2;
  mask |= INTVAL (operands[4]) << 4;
  mask |= INTVAL (operands[5]) << 6;
  operands[2] = GEN_INT (mask);
  return "vpermq\t{%2, %1, %0|%0, %1, %2}";
}
}

static const char *
output_3893 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17393 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask = 0;
  mask |= INTVAL (operands[2]) << 0;
  mask |= INTVAL (operands[3]) << 2;
  mask |= INTVAL (operands[4]) << 4;
  mask |= INTVAL (operands[5]) << 6;
  operands[2] = GEN_INT (mask);
  return "vpermq\t{%2, %1, %0%{%7%}%N6|%0%{%7%}%N6, %1, %2}";
}
}

static const char *
output_3894 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17393 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask = 0;
  mask |= INTVAL (operands[2]) << 0;
  mask |= INTVAL (operands[3]) << 2;
  mask |= INTVAL (operands[4]) << 4;
  mask |= INTVAL (operands[5]) << 6;
  operands[2] = GEN_INT (mask);
  return "vpermpd\t{%2, %1, %0|%0, %1, %2}";
}
}

static const char *
output_3895 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17393 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask = 0;
  mask |= INTVAL (operands[2]) << 0;
  mask |= INTVAL (operands[3]) << 2;
  mask |= INTVAL (operands[4]) << 4;
  mask |= INTVAL (operands[5]) << 6;
  operands[2] = GEN_INT (mask);
  return "vpermpd\t{%2, %1, %0%{%7%}%N6|%0%{%7%}%N6, %1, %2}";
}
}

static const char *
output_3896 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17464 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask = 0;
  mask |= INTVAL (operands[2]) << 0;
  mask |= INTVAL (operands[3]) << 2;
  mask |= INTVAL (operands[4]) << 4;
  mask |= INTVAL (operands[5]) << 6;
  operands[2] = GEN_INT (mask);
  return "vpermpd\t{%2, %1, %0|%0, %1, %2}";
}
}

static const char *
output_3897 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17464 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask = 0;
  mask |= INTVAL (operands[2]) << 0;
  mask |= INTVAL (operands[3]) << 2;
  mask |= INTVAL (operands[4]) << 4;
  mask |= INTVAL (operands[5]) << 6;
  operands[2] = GEN_INT (mask);
  return "vpermpd\t{%2, %1, %0%{%11%}%N10|%0%{%11%}%N10, %1, %2}";
}
}

static const char *
output_3898 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17464 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask = 0;
  mask |= INTVAL (operands[2]) << 0;
  mask |= INTVAL (operands[3]) << 2;
  mask |= INTVAL (operands[4]) << 4;
  mask |= INTVAL (operands[5]) << 6;
  operands[2] = GEN_INT (mask);
  return "vpermq\t{%2, %1, %0|%0, %1, %2}";
}
}

static const char *
output_3899 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17464 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask = 0;
  mask |= INTVAL (operands[2]) << 0;
  mask |= INTVAL (operands[3]) << 2;
  mask |= INTVAL (operands[4]) << 4;
  mask |= INTVAL (operands[5]) << 6;
  operands[2] = GEN_INT (mask);
  return "vpermq\t{%2, %1, %0%{%11%}%N10|%0%{%11%}%N10, %1, %2}";
}
}

static const char * const output_3902[] = {
  "vpbroadcastd\t{%x1, %0|%0, %x1}",
  "vpbroadcastd\t{%x1, %0|%0, %k1}",
};

static const char * const output_3903[] = {
  "vpbroadcastq\t{%x1, %0|%0, %x1}",
  "vpbroadcastq\t{%x1, %0|%0, %q1}",
};

static const char * const output_3904[] = {
  "vpbroadcastw\t{%x1, %0|%0, %x1}",
  "vpbroadcastw\t{%x1, %0|%0, %w1}",
};

static const char * const output_3905[] = {
  "vpbroadcastb\t{%x1, %0|%0, %x1}",
  "vpbroadcastb\t{%x1, %0|%0, %b1}",
};

static const char *
output_3906 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17523 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  /*  There is no DF broadcast (in AVX-512*) to 128b register.
      Mimic it with integer variant.  */
  if (V16SImode == V2DFmode)
    return "vpbroadcastq\t{%1, %0|%0, %q1}";

  if (GET_MODE_SIZE (GET_MODE_INNER (V16SImode)) == 4)
    return "vpbroadcastd\t{%1, %0|%0, %k1}";
  else
    return "vpbroadcastd\t{%1, %0|%0, %q1}";
}
}

static const char *
output_3907 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17523 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  /*  There is no DF broadcast (in AVX-512*) to 128b register.
      Mimic it with integer variant.  */
  if (V16SImode == V2DFmode)
    return "vpbroadcastq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}";

  if (GET_MODE_SIZE (GET_MODE_INNER (V16SImode)) == 4)
    return "vpbroadcastd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %k1}";
  else
    return "vpbroadcastd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}";
}
}

static const char *
output_3908 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17523 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  /*  There is no DF broadcast (in AVX-512*) to 128b register.
      Mimic it with integer variant.  */
  if (V8SImode == V2DFmode)
    return "vpbroadcastq\t{%1, %0|%0, %q1}";

  if (GET_MODE_SIZE (GET_MODE_INNER (V8SImode)) == 4)
    return "vpbroadcastd\t{%1, %0|%0, %k1}";
  else
    return "vpbroadcastd\t{%1, %0|%0, %q1}";
}
}

static const char *
output_3909 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17523 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  /*  There is no DF broadcast (in AVX-512*) to 128b register.
      Mimic it with integer variant.  */
  if (V8SImode == V2DFmode)
    return "vpbroadcastq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}";

  if (GET_MODE_SIZE (GET_MODE_INNER (V8SImode)) == 4)
    return "vpbroadcastd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %k1}";
  else
    return "vpbroadcastd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}";
}
}

static const char *
output_3910 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17523 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  /*  There is no DF broadcast (in AVX-512*) to 128b register.
      Mimic it with integer variant.  */
  if (V4SImode == V2DFmode)
    return "vpbroadcastq\t{%1, %0|%0, %q1}";

  if (GET_MODE_SIZE (GET_MODE_INNER (V4SImode)) == 4)
    return "vpbroadcastd\t{%1, %0|%0, %k1}";
  else
    return "vpbroadcastd\t{%1, %0|%0, %q1}";
}
}

static const char *
output_3911 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17523 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  /*  There is no DF broadcast (in AVX-512*) to 128b register.
      Mimic it with integer variant.  */
  if (V4SImode == V2DFmode)
    return "vpbroadcastq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}";

  if (GET_MODE_SIZE (GET_MODE_INNER (V4SImode)) == 4)
    return "vpbroadcastd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %k1}";
  else
    return "vpbroadcastd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}";
}
}

static const char *
output_3912 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17523 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  /*  There is no DF broadcast (in AVX-512*) to 128b register.
      Mimic it with integer variant.  */
  if (V8DImode == V2DFmode)
    return "vpbroadcastq\t{%1, %0|%0, %q1}";

  if (GET_MODE_SIZE (GET_MODE_INNER (V8DImode)) == 4)
    return "vpbroadcastq\t{%1, %0|%0, %k1}";
  else
    return "vpbroadcastq\t{%1, %0|%0, %q1}";
}
}

static const char *
output_3913 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17523 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  /*  There is no DF broadcast (in AVX-512*) to 128b register.
      Mimic it with integer variant.  */
  if (V8DImode == V2DFmode)
    return "vpbroadcastq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}";

  if (GET_MODE_SIZE (GET_MODE_INNER (V8DImode)) == 4)
    return "vpbroadcastq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %k1}";
  else
    return "vpbroadcastq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}";
}
}

static const char *
output_3914 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17523 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  /*  There is no DF broadcast (in AVX-512*) to 128b register.
      Mimic it with integer variant.  */
  if (V4DImode == V2DFmode)
    return "vpbroadcastq\t{%1, %0|%0, %q1}";

  if (GET_MODE_SIZE (GET_MODE_INNER (V4DImode)) == 4)
    return "vpbroadcastq\t{%1, %0|%0, %k1}";
  else
    return "vpbroadcastq\t{%1, %0|%0, %q1}";
}
}

static const char *
output_3915 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17523 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  /*  There is no DF broadcast (in AVX-512*) to 128b register.
      Mimic it with integer variant.  */
  if (V4DImode == V2DFmode)
    return "vpbroadcastq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}";

  if (GET_MODE_SIZE (GET_MODE_INNER (V4DImode)) == 4)
    return "vpbroadcastq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %k1}";
  else
    return "vpbroadcastq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}";
}
}

static const char *
output_3916 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17523 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  /*  There is no DF broadcast (in AVX-512*) to 128b register.
      Mimic it with integer variant.  */
  if (V2DImode == V2DFmode)
    return "vpbroadcastq\t{%1, %0|%0, %q1}";

  if (GET_MODE_SIZE (GET_MODE_INNER (V2DImode)) == 4)
    return "vpbroadcastq\t{%1, %0|%0, %k1}";
  else
    return "vpbroadcastq\t{%1, %0|%0, %q1}";
}
}

static const char *
output_3917 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17523 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  /*  There is no DF broadcast (in AVX-512*) to 128b register.
      Mimic it with integer variant.  */
  if (V2DImode == V2DFmode)
    return "vpbroadcastq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}";

  if (GET_MODE_SIZE (GET_MODE_INNER (V2DImode)) == 4)
    return "vpbroadcastq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %k1}";
  else
    return "vpbroadcastq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}";
}
}

static const char *
output_3918 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17523 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  /*  There is no DF broadcast (in AVX-512*) to 128b register.
      Mimic it with integer variant.  */
  if (V16SFmode == V2DFmode)
    return "vpbroadcastq\t{%1, %0|%0, %q1}";

  if (GET_MODE_SIZE (GET_MODE_INNER (V16SFmode)) == 4)
    return "vbroadcastss\t{%1, %0|%0, %k1}";
  else
    return "vbroadcastss\t{%1, %0|%0, %q1}";
}
}

static const char *
output_3919 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17523 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  /*  There is no DF broadcast (in AVX-512*) to 128b register.
      Mimic it with integer variant.  */
  if (V16SFmode == V2DFmode)
    return "vpbroadcastq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}";

  if (GET_MODE_SIZE (GET_MODE_INNER (V16SFmode)) == 4)
    return "vbroadcastss\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %k1}";
  else
    return "vbroadcastss\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}";
}
}

static const char *
output_3920 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17523 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  /*  There is no DF broadcast (in AVX-512*) to 128b register.
      Mimic it with integer variant.  */
  if (V8SFmode == V2DFmode)
    return "vpbroadcastq\t{%1, %0|%0, %q1}";

  if (GET_MODE_SIZE (GET_MODE_INNER (V8SFmode)) == 4)
    return "vbroadcastss\t{%1, %0|%0, %k1}";
  else
    return "vbroadcastss\t{%1, %0|%0, %q1}";
}
}

static const char *
output_3921 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17523 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  /*  There is no DF broadcast (in AVX-512*) to 128b register.
      Mimic it with integer variant.  */
  if (V8SFmode == V2DFmode)
    return "vpbroadcastq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}";

  if (GET_MODE_SIZE (GET_MODE_INNER (V8SFmode)) == 4)
    return "vbroadcastss\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %k1}";
  else
    return "vbroadcastss\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}";
}
}

static const char *
output_3922 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17523 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  /*  There is no DF broadcast (in AVX-512*) to 128b register.
      Mimic it with integer variant.  */
  if (V4SFmode == V2DFmode)
    return "vpbroadcastq\t{%1, %0|%0, %q1}";

  if (GET_MODE_SIZE (GET_MODE_INNER (V4SFmode)) == 4)
    return "vbroadcastss\t{%1, %0|%0, %k1}";
  else
    return "vbroadcastss\t{%1, %0|%0, %q1}";
}
}

static const char *
output_3923 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17523 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  /*  There is no DF broadcast (in AVX-512*) to 128b register.
      Mimic it with integer variant.  */
  if (V4SFmode == V2DFmode)
    return "vpbroadcastq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}";

  if (GET_MODE_SIZE (GET_MODE_INNER (V4SFmode)) == 4)
    return "vbroadcastss\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %k1}";
  else
    return "vbroadcastss\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}";
}
}

static const char *
output_3924 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17523 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  /*  There is no DF broadcast (in AVX-512*) to 128b register.
      Mimic it with integer variant.  */
  if (V8DFmode == V2DFmode)
    return "vpbroadcastq\t{%1, %0|%0, %q1}";

  if (GET_MODE_SIZE (GET_MODE_INNER (V8DFmode)) == 4)
    return "vbroadcastsd\t{%1, %0|%0, %k1}";
  else
    return "vbroadcastsd\t{%1, %0|%0, %q1}";
}
}

static const char *
output_3925 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17523 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  /*  There is no DF broadcast (in AVX-512*) to 128b register.
      Mimic it with integer variant.  */
  if (V8DFmode == V2DFmode)
    return "vpbroadcastq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}";

  if (GET_MODE_SIZE (GET_MODE_INNER (V8DFmode)) == 4)
    return "vbroadcastsd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %k1}";
  else
    return "vbroadcastsd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}";
}
}

static const char *
output_3926 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17523 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  /*  There is no DF broadcast (in AVX-512*) to 128b register.
      Mimic it with integer variant.  */
  if (V4DFmode == V2DFmode)
    return "vpbroadcastq\t{%1, %0|%0, %q1}";

  if (GET_MODE_SIZE (GET_MODE_INNER (V4DFmode)) == 4)
    return "vbroadcastsd\t{%1, %0|%0, %k1}";
  else
    return "vbroadcastsd\t{%1, %0|%0, %q1}";
}
}

static const char *
output_3927 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17523 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  /*  There is no DF broadcast (in AVX-512*) to 128b register.
      Mimic it with integer variant.  */
  if (V4DFmode == V2DFmode)
    return "vpbroadcastq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}";

  if (GET_MODE_SIZE (GET_MODE_INNER (V4DFmode)) == 4)
    return "vbroadcastsd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %k1}";
  else
    return "vbroadcastsd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}";
}
}

static const char *
output_3928 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17523 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  /*  There is no DF broadcast (in AVX-512*) to 128b register.
      Mimic it with integer variant.  */
  if (V2DFmode == V2DFmode)
    return "vpbroadcastq\t{%1, %0|%0, %q1}";

  if (GET_MODE_SIZE (GET_MODE_INNER (V2DFmode)) == 4)
    return "vbroadcastsd\t{%1, %0|%0, %k1}";
  else
    return "vbroadcastsd\t{%1, %0|%0, %q1}";
}
}

static const char *
output_3929 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17523 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  /*  There is no DF broadcast (in AVX-512*) to 128b register.
      Mimic it with integer variant.  */
  if (V2DFmode == V2DFmode)
    return "vpbroadcastq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}";

  if (GET_MODE_SIZE (GET_MODE_INNER (V2DFmode)) == 4)
    return "vbroadcastsd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %k1}";
  else
    return "vbroadcastsd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}";
}
}

static const char * const output_3942[] = {
  "vshuff32x4\t{$0x0, %g1, %g1, %0|%0, %g1, %g1, 0x0}",
  "vbroadcastf32x4\t{%1, %0|%0, %1}",
};

static const char * const output_3943[] = {
  "vshuff32x4\t{$0x0, %g1, %g1, %0%{%3%}%N2|%0%{%3%}%N2, %g1, %g1, 0x0}",
  "vbroadcastf32x4\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
};

static const char * const output_3944[] = {
  "vshufi32x4\t{$0x0, %g1, %g1, %0|%0, %g1, %g1, 0x0}",
  "vbroadcasti32x4\t{%1, %0|%0, %1}",
};

static const char * const output_3945[] = {
  "vshufi32x4\t{$0x0, %g1, %g1, %0%{%3%}%N2|%0%{%3%}%N2, %g1, %g1, 0x0}",
  "vbroadcasti32x4\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
};

static const char * const output_3946[] = {
  "vshuff64x2\t{$0x44, %g1, %g1, %0|%0, %g1, %g1, 0x44}",
  "vbroadcastf64x4\t{%1, %0|%0, %1}",
};

static const char * const output_3947[] = {
  "vshuff64x2\t{$0x44, %g1, %g1, %0%{%3%}%N2|%0%{%3%}%N2, %g1, %g1, 0x44}",
  "vbroadcastf64x4\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
};

static const char * const output_3948[] = {
  "vshufi64x2\t{$0x44, %g1, %g1, %0|%0, %g1, %g1, 0x44}",
  "vbroadcasti64x4\t{%1, %0|%0, %1}",
};

static const char * const output_3949[] = {
  "vshufi64x2\t{$0x44, %g1, %g1, %0%{%3%}%N2|%0%{%3%}%N2, %g1, %g1, 0x44}",
  "vbroadcasti64x4\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
};

static const char * const output_3950[] = {
  "vpbroadcastb\t{%1, %0|%0, %1}",
  "vpbroadcastb\t{%k1, %0|%0, %k1}",
};

static const char * const output_3951[] = {
  "vpbroadcastb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
  "vpbroadcastb\t{%k1, %0%{%3%}%N2|%0%{%3%}%N2, %k1}",
};

static const char * const output_3952[] = {
  "vpbroadcastb\t{%1, %0|%0, %1}",
  "vpbroadcastb\t{%k1, %0|%0, %k1}",
};

static const char * const output_3953[] = {
  "vpbroadcastb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
  "vpbroadcastb\t{%k1, %0%{%3%}%N2|%0%{%3%}%N2, %k1}",
};

static const char * const output_3954[] = {
  "vpbroadcastb\t{%1, %0|%0, %1}",
  "vpbroadcastb\t{%k1, %0|%0, %k1}",
};

static const char * const output_3955[] = {
  "vpbroadcastb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
  "vpbroadcastb\t{%k1, %0%{%3%}%N2|%0%{%3%}%N2, %k1}",
};

static const char * const output_3956[] = {
  "vpbroadcastw\t{%1, %0|%0, %1}",
  "vpbroadcastw\t{%k1, %0|%0, %k1}",
};

static const char * const output_3957[] = {
  "vpbroadcastw\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
  "vpbroadcastw\t{%k1, %0%{%3%}%N2|%0%{%3%}%N2, %k1}",
};

static const char * const output_3958[] = {
  "vpbroadcastw\t{%1, %0|%0, %1}",
  "vpbroadcastw\t{%k1, %0|%0, %k1}",
};

static const char * const output_3959[] = {
  "vpbroadcastw\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
  "vpbroadcastw\t{%k1, %0%{%3%}%N2|%0%{%3%}%N2, %k1}",
};

static const char * const output_3960[] = {
  "vpbroadcastw\t{%1, %0|%0, %1}",
  "vpbroadcastw\t{%k1, %0|%0, %k1}",
};

static const char * const output_3961[] = {
  "vpbroadcastw\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
  "vpbroadcastw\t{%k1, %0%{%3%}%N2|%0%{%3%}%N2, %k1}",
};

static const char * const output_3986[] = {
  "vshufps\t{$0, %1, %1, %0|%0, %1, %1, 0}",
  "vbroadcastss\t{%1, %0|%0, %1}",
  "shufps\t{$0, %0, %0|%0, %0, 0}",
};

static const char * const output_3987[] = {
  "%vpshufd\t{$0, %1, %0|%0, %1, 0}",
  "vbroadcastss\t{%1, %0|%0, %1}",
  "shufps\t{$0, %0, %0|%0, %0, 0}",
};

static const char * const output_3988[] = {
  "punpcklqdq\t%0, %0",
  "vpunpcklqdq\t{%d1, %0|%0, %d1}",
  "%vmovddup\t{%1, %0|%0, %1}",
  "movlhps\t%0, %0",
};

static const char * const output_3989[] = {
  "vbroadcasti128\t{%1, %0|%0, %1}",
  "vbroadcasti32x4\t{%1, %0|%0, %1}",
  "vbroadcasti32x4\t{%1, %0|%0, %1}",
};

static const char * const output_3990[] = {
  "vbroadcasti128\t{%1, %0|%0, %1}",
  "vbroadcasti32x4\t{%1, %0|%0, %1}",
  "vbroadcasti32x4\t{%1, %0|%0, %1}",
};

static const char * const output_3991[] = {
  "vbroadcasti128\t{%1, %0|%0, %1}",
  "vbroadcasti32x4\t{%1, %0|%0, %1}",
  "vbroadcasti32x4\t{%1, %0|%0, %1}",
};

static const char * const output_3992[] = {
  "vbroadcasti128\t{%1, %0|%0, %1}",
  "vbroadcasti64x2\t{%1, %0|%0, %1}",
  "vbroadcasti32x4\t{%1, %0|%0, %1}",
};

static const char * const output_3993[] = {
  "vpbroadcastb\t{%1, %0|%0, %1}",
  "vpbroadcastb\t{%x1, %0|%0, %x1}",
  "#",
};

static const char * const output_3994[] = {
  "vpbroadcastb\t{%1, %0|%0, %1}",
  "vpbroadcastb\t{%x1, %0|%0, %x1}",
  "#",
};

static const char * const output_3995[] = {
  "vpbroadcastw\t{%1, %0|%0, %1}",
  "vpbroadcastw\t{%x1, %0|%0, %x1}",
  "#",
};

static const char * const output_3996[] = {
  "vpbroadcastw\t{%1, %0|%0, %1}",
  "vpbroadcastw\t{%x1, %0|%0, %x1}",
  "#",
};

static const char * const output_3997[] = {
  "vpbroadcastd\t{%1, %0|%0, %1}",
  "vpbroadcastd\t{%x1, %0|%0, %x1}",
  "#",
};

static const char * const output_3998[] = {
  "vpbroadcastd\t{%1, %0|%0, %1}",
  "vpbroadcastd\t{%x1, %0|%0, %x1}",
  "#",
};

static const char * const output_3999[] = {
  "vpbroadcastd\t{%1, %0|%0, %1}",
  "vbroadcastss\t{%1, %0|%0, %1}",
  "vpbroadcastd\t{%x1, %0|%0, %x1}",
  "vpbroadcastd\t{%x1, %g0|%g0, %x1}",
  "#",
};

static const char * const output_4000[] = {
  "vbroadcastss\t{%1, %0|%0, %1}",
  "vbroadcastss\t{%1, %0|%0, %1}",
  "vbroadcastss\t{%x1, %0|%0, %x1}",
  "vbroadcastss\t{%x1, %g0|%g0, %x1}",
  "#",
};

static const char * const output_4001[] = {
  "vpbroadcastq\t{%1, %0|%0, %1}",
  "vbroadcastsd\t{%1, %0|%0, %1}",
  "vpbroadcastq\t{%x1, %0|%0, %x1}",
  "vpbroadcastq\t{%x1, %g0|%g0, %x1}",
  "#",
};

static const char * const output_4002[] = {
  "vbroadcastsd\t{%1, %0|%0, %1}",
  "vbroadcastsd\t{%1, %0|%0, %1}",
  "vbroadcastsd\t{%x1, %0|%0, %x1}",
  "vbroadcastsd\t{%x1, %g0|%g0, %x1}",
  "#",
};

static const char * const output_4003[] = {
  "vbroadcast%~128\t{%1, %0|%0, %1}",
  "vinsert%~128\t{$1, %1, %0, %0|%0, %0, %1, 1}",
  "vperm2%~128\t{$0, %t1, %t1, %0|%0, %t1, %t1, 0}",
  "vbroadcasti32x4\t{%1, %0|%0, %1}",
  "vinserti32x4\t{$1, %1, %0, %0|%0, %0, %1, 1}",
  "vbroadcasti32x4\t{%1, %0|%0, %1}",
  "vinserti32x4\t{$1, %1, %0, %0|%0, %0, %1, 1}",
};

static const char * const output_4004[] = {
  "vbroadcast%~128\t{%1, %0|%0, %1}",
  "vinsert%~128\t{$1, %1, %0, %0|%0, %0, %1, 1}",
  "vperm2%~128\t{$0, %t1, %t1, %0|%0, %t1, %t1, 0}",
  "vbroadcasti32x4\t{%1, %0|%0, %1}",
  "vinserti32x4\t{$1, %1, %0, %0|%0, %0, %1, 1}",
  "vbroadcasti32x4\t{%1, %0|%0, %1}",
  "vinserti32x4\t{$1, %1, %0, %0|%0, %0, %1, 1}",
};

static const char * const output_4005[] = {
  "vbroadcast%~128\t{%1, %0|%0, %1}",
  "vinsert%~128\t{$1, %1, %0, %0|%0, %0, %1, 1}",
  "vperm2%~128\t{$0, %t1, %t1, %0|%0, %t1, %t1, 0}",
  "vbroadcasti32x4\t{%1, %0|%0, %1}",
  "vinserti32x4\t{$1, %1, %0, %0|%0, %0, %1, 1}",
  "vbroadcasti32x4\t{%1, %0|%0, %1}",
  "vinserti32x4\t{$1, %1, %0, %0|%0, %0, %1, 1}",
};

static const char * const output_4006[] = {
  "vbroadcast%~128\t{%1, %0|%0, %1}",
  "vinsert%~128\t{$1, %1, %0, %0|%0, %0, %1, 1}",
  "vperm2%~128\t{$0, %t1, %t1, %0|%0, %t1, %t1, 0}",
  "vbroadcasti64x2\t{%1, %0|%0, %1}",
  "vinserti64x2\t{$1, %1, %0, %0|%0, %0, %1, 1}",
  "vbroadcasti32x4\t{%1, %0|%0, %1}",
  "vinserti32x4\t{$1, %1, %0, %0|%0, %0, %1, 1}",
};

static const char * const output_4007[] = {
  "vbroadcastf128\t{%1, %0|%0, %1}",
  "vinsertf128\t{$1, %1, %0, %0|%0, %0, %1, 1}",
  "vperm2f128\t{$0, %t1, %t1, %0|%0, %t1, %t1, 0}",
  "vbroadcastf32x4\t{%1, %0|%0, %1}",
  "vinsertf32x4\t{$1, %1, %0, %0|%0, %0, %1, 1}",
  "vbroadcastf32x4\t{%1, %0|%0, %1}",
  "vinsertf32x4\t{$1, %1, %0, %0|%0, %0, %1, 1}",
};

static const char * const output_4008[] = {
  "vbroadcastf128\t{%1, %0|%0, %1}",
  "vinsertf128\t{$1, %1, %0, %0|%0, %0, %1, 1}",
  "vperm2f128\t{$0, %t1, %t1, %0|%0, %t1, %t1, 0}",
  "vbroadcastf64x2\t{%1, %0|%0, %1}",
  "vinsertf64x2\t{$1, %1, %0, %0|%0, %0, %1, 1}",
  "vbroadcastf32x4\t{%1, %0|%0, %1}",
  "vinsertf32x4\t{$1, %1, %0, %0|%0, %0, %1, 1}",
};

static const char * const output_4019[] = {
  "vshufi32x4\t{$0x0, %t1, %t1, %0|%0, %t1, %t1, 0x0}",
  "vbroadcasti32x4\t{%1, %0|%0, %1}",
};

static const char * const output_4020[] = {
  "vshufi32x4\t{$0x0, %t1, %t1, %0%{%3%}%N2|%0%{%3%}%N2, %t1, %t1, 0x0}",
  "vbroadcasti32x4\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
};

static const char * const output_4021[] = {
  "vshuff32x4\t{$0x0, %t1, %t1, %0|%0, %t1, %t1, 0x0}",
  "vbroadcastf32x4\t{%1, %0|%0, %1}",
};

static const char * const output_4022[] = {
  "vshuff32x4\t{$0x0, %t1, %t1, %0%{%3%}%N2|%0%{%3%}%N2, %t1, %t1, 0x0}",
  "vbroadcastf32x4\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
};

static const char * const output_4023[] = {
  "vshuff32x4\t{$0x44, %g1, %g1, %0|%0, %g1, %g1, 0x44}",
  "vbroadcastf32x8\t{%1, %0|%0, %1}",
};

static const char * const output_4024[] = {
  "vshuff32x4\t{$0x44, %g1, %g1, %0%{%3%}%N2|%0%{%3%}%N2, %g1, %g1, 0x44}",
  "vbroadcastf32x8\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
};

static const char * const output_4025[] = {
  "vshufi32x4\t{$0x44, %g1, %g1, %0|%0, %g1, %g1, 0x44}",
  "vbroadcasti32x8\t{%1, %0|%0, %1}",
};

static const char * const output_4026[] = {
  "vshufi32x4\t{$0x44, %g1, %g1, %0%{%3%}%N2|%0%{%3%}%N2, %g1, %g1, 0x44}",
  "vbroadcasti32x8\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
};

static const char * const output_4027[] = {
  "vshufi64x2\t{$0x0, %g1, %g1, %0|%0, %g1, %g1, 0x0}",
  "vbroadcasti64x2\t{%1, %0|%0, %1}",
};

static const char * const output_4028[] = {
  "vshufi64x2\t{$0x0, %g1, %g1, %0%{%3%}%N2|%0%{%3%}%N2, %g1, %g1, 0x0}",
  "vbroadcasti64x2\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
};

static const char * const output_4029[] = {
  "vshuff64x2\t{$0x0, %g1, %g1, %0|%0, %g1, %g1, 0x0}",
  "vbroadcastf64x2\t{%1, %0|%0, %1}",
};

static const char * const output_4030[] = {
  "vshuff64x2\t{$0x0, %g1, %g1, %0%{%3%}%N2|%0%{%3%}%N2, %g1, %g1, 0x0}",
  "vbroadcastf64x2\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
};

static const char * const output_4031[] = {
  "vshufi64x2\t{$0x0, %t1, %t1, %0|%0, %t1, %t1, 0x0}",
  "vbroadcasti64x2\t{%1, %0|%0, %1}",
};

static const char * const output_4032[] = {
  "vshufi64x2\t{$0x0, %t1, %t1, %0%{%3%}%N2|%0%{%3%}%N2, %t1, %t1, 0x0}",
  "vbroadcasti64x2\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
};

static const char * const output_4033[] = {
  "vshuff64x2\t{$0x0, %t1, %t1, %0|%0, %t1, %t1, 0x0}",
  "vbroadcastf64x2\t{%1, %0|%0, %1}",
};

static const char * const output_4034[] = {
  "vshuff64x2\t{$0x0, %t1, %t1, %0%{%3%}%N2|%0%{%3%}%N2, %t1, %t1, 0x0}",
  "vbroadcastf64x2\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
};

static const char *
output_4041 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17858 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int elt = INTVAL (operands[3]);
  switch (which_alternative)
    {
    case 0:
    case 1:
      operands[1] = adjust_address_nv (operands[1], SFmode, elt * 4);
      return "vbroadcastss\t{%1, %0|%0, %k1}";
    case 2:
      operands[2] = GEN_INT (elt * 0x55);
      return "vpermilps\t{%2, %1, %0|%0, %1, %2}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_4044 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17991 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask = avx_vpermilp_parallel (operands[2], V16SFmode) - 1;
  operands[2] = GEN_INT (mask);
  return "vpermilps\t{%2, %1, %0|%0, %1, %2}";
}
}

static const char *
output_4045 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17991 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask = avx_vpermilp_parallel (operands[2], V16SFmode) - 1;
  operands[2] = GEN_INT (mask);
  return "vpermilps\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}";
}
}

static const char *
output_4046 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17991 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask = avx_vpermilp_parallel (operands[2], V8SFmode) - 1;
  operands[2] = GEN_INT (mask);
  return "vpermilps\t{%2, %1, %0|%0, %1, %2}";
}
}

static const char *
output_4047 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17991 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask = avx_vpermilp_parallel (operands[2], V8SFmode) - 1;
  operands[2] = GEN_INT (mask);
  return "vpermilps\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}";
}
}

static const char *
output_4048 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17991 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask = avx_vpermilp_parallel (operands[2], V4SFmode) - 1;
  operands[2] = GEN_INT (mask);
  return "vpermilps\t{%2, %1, %0|%0, %1, %2}";
}
}

static const char *
output_4049 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17991 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask = avx_vpermilp_parallel (operands[2], V4SFmode) - 1;
  operands[2] = GEN_INT (mask);
  return "vpermilps\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}";
}
}

static const char *
output_4050 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17991 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask = avx_vpermilp_parallel (operands[2], V8DFmode) - 1;
  operands[2] = GEN_INT (mask);
  return "vpermilpd\t{%2, %1, %0|%0, %1, %2}";
}
}

static const char *
output_4051 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17991 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask = avx_vpermilp_parallel (operands[2], V8DFmode) - 1;
  operands[2] = GEN_INT (mask);
  return "vpermilpd\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}";
}
}

static const char *
output_4052 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17991 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask = avx_vpermilp_parallel (operands[2], V4DFmode) - 1;
  operands[2] = GEN_INT (mask);
  return "vpermilpd\t{%2, %1, %0|%0, %1, %2}";
}
}

static const char *
output_4053 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17991 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask = avx_vpermilp_parallel (operands[2], V4DFmode) - 1;
  operands[2] = GEN_INT (mask);
  return "vpermilpd\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}";
}
}

static const char *
output_4054 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17991 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask = avx_vpermilp_parallel (operands[2], V2DFmode) - 1;
  operands[2] = GEN_INT (mask);
  return "vpermilpd\t{%2, %1, %0|%0, %1, %2}";
}
}

static const char *
output_4055 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 17991 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask = avx_vpermilp_parallel (operands[2], V2DFmode) - 1;
  operands[2] = GEN_INT (mask);
  return "vpermilpd\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}";
}
}

static const char *
output_4179 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18336 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask = avx_vperm2f128_parallel (operands[3], V8SImode) - 1;
  if (mask == 0x12)
    return "vinsert%~128\t{$0, %x2, %1, %0|%0, %1, %x2, 0}";
  if (mask == 0x20)
    return "vinsert%~128\t{$1, %x2, %1, %0|%0, %1, %x2, 1}";
  operands[3] = GEN_INT (mask);
  return "vperm2%~128\t{%3, %2, %1, %0|%0, %1, %2, %3}";
}
}

static const char *
output_4180 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18336 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask = avx_vperm2f128_parallel (operands[3], V8SFmode) - 1;
  if (mask == 0x12)
    return "vinsertf128\t{$0, %x2, %1, %0|%0, %1, %x2, 0}";
  if (mask == 0x20)
    return "vinsertf128\t{$1, %x2, %1, %0|%0, %1, %x2, 1}";
  operands[3] = GEN_INT (mask);
  return "vperm2f128\t{%3, %2, %1, %0|%0, %1, %2, %3}";
}
}

static const char *
output_4181 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18336 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  int mask = avx_vperm2f128_parallel (operands[3], V4DFmode) - 1;
  if (mask == 0x12)
    return "vinsertf128\t{$0, %x2, %1, %0|%0, %1, %x2, 0}";
  if (mask == 0x20)
    return "vinsertf128\t{$1, %x2, %1, %0|%0, %1, %x2, 1}";
  operands[3] = GEN_INT (mask);
  return "vperm2f128\t{%3, %2, %1, %0|%0, %1, %2, %3}";
}
}

static const char *
output_4182 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18358 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  operands[2] = (GEN_INT (INTVAL (operands[3])
		 * GET_MODE_UNIT_SIZE (GET_MODE (operands[0]))));

  switch (which_alternative)
    {
    case 0:
      return "palignr\t{%2, %1, %0|%0, %1, %2}";
    case 1:
    case 2:
      return "vpalignr\t{%2, %1, %1, %0|%0, %1, %1, %2}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_4183 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18358 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  operands[2] = (GEN_INT (INTVAL (operands[3])
		 * GET_MODE_UNIT_SIZE (GET_MODE (operands[0]))));

  switch (which_alternative)
    {
    case 0:
      return "palignr\t{%2, %1, %0|%0, %1, %2}";
    case 1:
    case 2:
      return "vpalignr\t{%2, %1, %1, %0|%0, %1, %1, %2}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_4184 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18358 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  operands[2] = (GEN_INT (INTVAL (operands[3])
		 * GET_MODE_UNIT_SIZE (GET_MODE (operands[0]))));

  switch (which_alternative)
    {
    case 0:
      return "palignr\t{%2, %1, %0|%0, %1, %2}";
    case 1:
    case 2:
      return "vpalignr\t{%2, %1, %1, %0|%0, %1, %1, %2}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_4185 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18358 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  operands[2] = (GEN_INT (INTVAL (operands[3])
		 * GET_MODE_UNIT_SIZE (GET_MODE (operands[0]))));

  switch (which_alternative)
    {
    case 0:
      return "palignr\t{%2, %1, %0|%0, %1, %2}";
    case 1:
    case 2:
      return "vpalignr\t{%2, %1, %1, %0|%0, %1, %1, %2}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_4186 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18358 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  operands[2] = (GEN_INT (INTVAL (operands[3])
		 * GET_MODE_UNIT_SIZE (GET_MODE (operands[0]))));

  switch (which_alternative)
    {
    case 0:
      return "palignr\t{%2, %1, %0|%0, %1, %2}";
    case 1:
    case 2:
      return "vpalignr\t{%2, %1, %1, %0|%0, %1, %1, %2}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_4187 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18358 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  operands[2] = (GEN_INT (INTVAL (operands[3])
		 * GET_MODE_UNIT_SIZE (GET_MODE (operands[0]))));

  switch (which_alternative)
    {
    case 0:
      return "palignr\t{%2, %1, %0|%0, %1, %2}";
    case 1:
    case 2:
      return "vpalignr\t{%2, %1, %1, %0|%0, %1, %1, %2}";
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_4188 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18442 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (TARGET_AVX512DQ)
    return "vinserti64x2\t{$0x0, %2, %1, %0|%0, %1, %2, 0x0}";
  else if (TARGET_AVX512VL)
    return "vinserti32x4\t{$0x0, %2, %1, %0|%0, %1, %2, 0x0}";
  else
    return "vinsert%~128\t{$0x0, %2, %1, %0|%0, %1, %2, 0x0}";
}
}

static const char *
output_4189 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18442 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (TARGET_AVX512DQ)
    return "vinserti64x2\t{$0x0, %2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2, 0x0}";
  else if (TARGET_AVX512VL)
    return "vinserti32x4\t{$0x0, %2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2, 0x0}";
  else
    return "vinsert%~128\t{$0x0, %2, %1, %0|%0, %1, %2, 0x0}";
}
}

static const char *
output_4190 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18442 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (TARGET_AVX512DQ)
    return "vinsertf64x2\t{$0x0, %2, %1, %0|%0, %1, %2, 0x0}";
  else if (TARGET_AVX512VL)
    return "vinsertf32x4\t{$0x0, %2, %1, %0|%0, %1, %2, 0x0}";
  else
    return "vinsertf128\t{$0x0, %2, %1, %0|%0, %1, %2, 0x0}";
}
}

static const char *
output_4191 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18442 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (TARGET_AVX512DQ)
    return "vinsertf64x2\t{$0x0, %2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2, 0x0}";
  else if (TARGET_AVX512VL)
    return "vinsertf32x4\t{$0x0, %2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2, 0x0}";
  else
    return "vinsertf128\t{$0x0, %2, %1, %0|%0, %1, %2, 0x0}";
}
}

static const char *
output_4192 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18464 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (TARGET_AVX512DQ)
    return "vinserti64x2\t{$0x1, %2, %1, %0|%0, %1, %2, 0x1}";
  else if (TARGET_AVX512VL)
    return "vinserti32x4\t{$0x1, %2, %1, %0|%0, %1, %2, 0x1}";
  else
    return "vinsert%~128\t{$0x1, %2, %1, %0|%0, %1, %2, 0x1}";
}
}

static const char *
output_4193 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18464 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (TARGET_AVX512DQ)
    return "vinserti64x2\t{$0x1, %2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2, 0x1}";
  else if (TARGET_AVX512VL)
    return "vinserti32x4\t{$0x1, %2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2, 0x1}";
  else
    return "vinsert%~128\t{$0x1, %2, %1, %0|%0, %1, %2, 0x1}";
}
}

static const char *
output_4194 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18464 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (TARGET_AVX512DQ)
    return "vinsertf64x2\t{$0x1, %2, %1, %0|%0, %1, %2, 0x1}";
  else if (TARGET_AVX512VL)
    return "vinsertf32x4\t{$0x1, %2, %1, %0|%0, %1, %2, 0x1}";
  else
    return "vinsertf128\t{$0x1, %2, %1, %0|%0, %1, %2, 0x1}";
}
}

static const char *
output_4195 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18464 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (TARGET_AVX512DQ)
    return "vinsertf64x2\t{$0x1, %2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2, 0x1}";
  else if (TARGET_AVX512VL)
    return "vinsertf32x4\t{$0x1, %2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2, 0x1}";
  else
    return "vinsertf128\t{$0x1, %2, %1, %0|%0, %1, %2, 0x1}";
}
}

static const char *
output_4196 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18487 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (TARGET_AVX512VL)
    return "vinserti32x4\t{$0x0, %2, %1, %0|%0, %1, %2, 0x0}";
  else
    return "vinsert%~128\t{$0x0, %2, %1, %0|%0, %1, %2, 0x0}";
}
}

static const char *
output_4197 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18487 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (TARGET_AVX512VL)
    return "vinserti32x4\t{$0x0, %2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2, 0x0}";
  else
    return "vinsert%~128\t{$0x0, %2, %1, %0|%0, %1, %2, 0x0}";
}
}

static const char *
output_4198 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18487 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (TARGET_AVX512VL)
    return "vinsertf32x4\t{$0x0, %2, %1, %0|%0, %1, %2, 0x0}";
  else
    return "vinsertf128\t{$0x0, %2, %1, %0|%0, %1, %2, 0x0}";
}
}

static const char *
output_4199 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18487 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (TARGET_AVX512VL)
    return "vinsertf32x4\t{$0x0, %2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2, 0x0}";
  else
    return "vinsertf128\t{$0x0, %2, %1, %0|%0, %1, %2, 0x0}";
}
}

static const char *
output_4200 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18508 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (TARGET_AVX512VL)
    return "vinserti32x4\t{$0x1, %2, %1, %0|%0, %1, %2, 0x1}";
  else
    return "vinsert%~128\t{$0x1, %2, %1, %0|%0, %1, %2, 0x1}";
}
}

static const char *
output_4201 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18508 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (TARGET_AVX512VL)
    return "vinserti32x4\t{$0x1, %2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2, 0x1}";
  else
    return "vinsert%~128\t{$0x1, %2, %1, %0|%0, %1, %2, 0x1}";
}
}

static const char *
output_4202 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18508 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (TARGET_AVX512VL)
    return "vinsertf32x4\t{$0x1, %2, %1, %0|%0, %1, %2, 0x1}";
  else
    return "vinsertf128\t{$0x1, %2, %1, %0|%0, %1, %2, 0x1}";
}
}

static const char *
output_4203 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18508 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (TARGET_AVX512VL)
    return "vinsertf32x4\t{$0x1, %2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2, 0x1}";
  else
    return "vinsertf128\t{$0x1, %2, %1, %0|%0, %1, %2, 0x1}";
}
}

static const char * const output_4204[] = {
  "vinsert%~128\t{$0x0, %2, %1, %0|%0, %1, %2, 0x0}",
  "vinserti32x4\t{$0x0, %2, %1, %0|%0, %1, %2, 0x0}",
};

static const char * const output_4205[] = {
  "vinsert%~128\t{$0x1, %2, %1, %0|%0, %1, %2, 0x1}",
  "vinserti32x4\t{$0x1, %2, %1, %0|%0, %1, %2, 0x1}",
};

static const char * const output_4206[] = {
  "vinsert%~128\t{$0x0, %2, %1, %0|%0, %1, %2, 0x0}",
  "vinserti32x4\t{$0x0, %2, %1, %0|%0, %1, %2, 0x0}",
};

static const char * const output_4207[] = {
  "vinsert%~128\t{$0x1, %2, %1, %0|%0, %1, %2, 0x1}",
  "vinserti32x4\t{$0x1, %2, %1, %0|%0, %1, %2, 0x1}",
};

static const char *
output_4281 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18788 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  switch (which_alternative)
    {
    case 0:
      return "vinsert%~128\t{$0x1, %2, %t1, %0|%0, %t1, %2, 0x1}";
    case 1:
      if (32 == 64)
	{
	  if (TARGET_AVX512DQ && GET_MODE_SIZE (QImode) == 4)
	    return "vinserti32x8\t{$0x1, %2, %t1, %0|%0, %t1, %2, 0x1}";
	  else
	    return "vinserti64x4\t{$0x1, %2, %t1, %0|%0, %t1, %2, 0x1}";
	}
      else
	{
	  if (TARGET_AVX512DQ && GET_MODE_SIZE (QImode) == 8)
	    return "vinserti64x2\t{$0x1, %2, %t1, %0|%0, %t1, %2, 0x1}";
	  else
	    return "vinserti32x4\t{$0x1, %2, %t1, %0|%0, %t1, %2, 0x1}";
	}
    case 2:
    case 3:
      switch (get_attr_mode (insn))
	{
	case MODE_V16SF:
	  return "vmovaps\t{%1, %t0|%t0, %1}";
	case MODE_V8DF:
	  return "vmovapd\t{%1, %t0|%t0, %1}";
	case MODE_V8SF:
	  return "vmovaps\t{%1, %x0|%x0, %1}";
	case MODE_V4DF:
	  return "vmovapd\t{%1, %x0|%x0, %1}";
	case MODE_XI:
	  if (which_alternative == 2)
	    return "vmovdqa\t{%1, %t0|%t0, %1}";
	  else if (GET_MODE_SIZE (QImode) == 8)
	    return "vmovdqa64\t{%1, %t0|%t0, %1}";
	  else
	    return "vmovdqa32\t{%1, %t0|%t0, %1}";
	case MODE_OI:
	  if (which_alternative == 2)
	    return "vmovdqa\t{%1, %x0|%x0, %1}";
	  else if (GET_MODE_SIZE (QImode) == 8)
	    return "vmovdqa64\t{%1, %x0|%x0, %1}";
	  else
	    return "vmovdqa32\t{%1, %x0|%x0, %1}";
	default:
	  gcc_unreachable ();
	}
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_4282 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18788 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  switch (which_alternative)
    {
    case 0:
      return "vinsert%~128\t{$0x1, %2, %t1, %0|%0, %t1, %2, 0x1}";
    case 1:
      if (32 == 64)
	{
	  if (TARGET_AVX512DQ && GET_MODE_SIZE (HImode) == 4)
	    return "vinserti32x8\t{$0x1, %2, %t1, %0|%0, %t1, %2, 0x1}";
	  else
	    return "vinserti64x4\t{$0x1, %2, %t1, %0|%0, %t1, %2, 0x1}";
	}
      else
	{
	  if (TARGET_AVX512DQ && GET_MODE_SIZE (HImode) == 8)
	    return "vinserti64x2\t{$0x1, %2, %t1, %0|%0, %t1, %2, 0x1}";
	  else
	    return "vinserti32x4\t{$0x1, %2, %t1, %0|%0, %t1, %2, 0x1}";
	}
    case 2:
    case 3:
      switch (get_attr_mode (insn))
	{
	case MODE_V16SF:
	  return "vmovaps\t{%1, %t0|%t0, %1}";
	case MODE_V8DF:
	  return "vmovapd\t{%1, %t0|%t0, %1}";
	case MODE_V8SF:
	  return "vmovaps\t{%1, %x0|%x0, %1}";
	case MODE_V4DF:
	  return "vmovapd\t{%1, %x0|%x0, %1}";
	case MODE_XI:
	  if (which_alternative == 2)
	    return "vmovdqa\t{%1, %t0|%t0, %1}";
	  else if (GET_MODE_SIZE (HImode) == 8)
	    return "vmovdqa64\t{%1, %t0|%t0, %1}";
	  else
	    return "vmovdqa32\t{%1, %t0|%t0, %1}";
	case MODE_OI:
	  if (which_alternative == 2)
	    return "vmovdqa\t{%1, %x0|%x0, %1}";
	  else if (GET_MODE_SIZE (HImode) == 8)
	    return "vmovdqa64\t{%1, %x0|%x0, %1}";
	  else
	    return "vmovdqa32\t{%1, %x0|%x0, %1}";
	default:
	  gcc_unreachable ();
	}
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_4283 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18788 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  switch (which_alternative)
    {
    case 0:
      return "vinsert%~128\t{$0x1, %2, %t1, %0|%0, %t1, %2, 0x1}";
    case 1:
      if (32 == 64)
	{
	  if (TARGET_AVX512DQ && GET_MODE_SIZE (SImode) == 4)
	    return "vinserti32x8\t{$0x1, %2, %t1, %0|%0, %t1, %2, 0x1}";
	  else
	    return "vinserti64x4\t{$0x1, %2, %t1, %0|%0, %t1, %2, 0x1}";
	}
      else
	{
	  if (TARGET_AVX512DQ && GET_MODE_SIZE (SImode) == 8)
	    return "vinserti64x2\t{$0x1, %2, %t1, %0|%0, %t1, %2, 0x1}";
	  else
	    return "vinserti32x4\t{$0x1, %2, %t1, %0|%0, %t1, %2, 0x1}";
	}
    case 2:
    case 3:
      switch (get_attr_mode (insn))
	{
	case MODE_V16SF:
	  return "vmovaps\t{%1, %t0|%t0, %1}";
	case MODE_V8DF:
	  return "vmovapd\t{%1, %t0|%t0, %1}";
	case MODE_V8SF:
	  return "vmovaps\t{%1, %x0|%x0, %1}";
	case MODE_V4DF:
	  return "vmovapd\t{%1, %x0|%x0, %1}";
	case MODE_XI:
	  if (which_alternative == 2)
	    return "vmovdqa\t{%1, %t0|%t0, %1}";
	  else if (GET_MODE_SIZE (SImode) == 8)
	    return "vmovdqa64\t{%1, %t0|%t0, %1}";
	  else
	    return "vmovdqa32\t{%1, %t0|%t0, %1}";
	case MODE_OI:
	  if (which_alternative == 2)
	    return "vmovdqa\t{%1, %x0|%x0, %1}";
	  else if (GET_MODE_SIZE (SImode) == 8)
	    return "vmovdqa64\t{%1, %x0|%x0, %1}";
	  else
	    return "vmovdqa32\t{%1, %x0|%x0, %1}";
	default:
	  gcc_unreachable ();
	}
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_4284 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18788 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  switch (which_alternative)
    {
    case 0:
      return "vinsert%~128\t{$0x1, %2, %t1, %0|%0, %t1, %2, 0x1}";
    case 1:
      if (32 == 64)
	{
	  if (TARGET_AVX512DQ && GET_MODE_SIZE (DImode) == 4)
	    return "vinserti32x8\t{$0x1, %2, %t1, %0|%0, %t1, %2, 0x1}";
	  else
	    return "vinserti64x4\t{$0x1, %2, %t1, %0|%0, %t1, %2, 0x1}";
	}
      else
	{
	  if (TARGET_AVX512DQ && GET_MODE_SIZE (DImode) == 8)
	    return "vinserti64x2\t{$0x1, %2, %t1, %0|%0, %t1, %2, 0x1}";
	  else
	    return "vinserti32x4\t{$0x1, %2, %t1, %0|%0, %t1, %2, 0x1}";
	}
    case 2:
    case 3:
      switch (get_attr_mode (insn))
	{
	case MODE_V16SF:
	  return "vmovaps\t{%1, %t0|%t0, %1}";
	case MODE_V8DF:
	  return "vmovapd\t{%1, %t0|%t0, %1}";
	case MODE_V8SF:
	  return "vmovaps\t{%1, %x0|%x0, %1}";
	case MODE_V4DF:
	  return "vmovapd\t{%1, %x0|%x0, %1}";
	case MODE_XI:
	  if (which_alternative == 2)
	    return "vmovdqa\t{%1, %t0|%t0, %1}";
	  else if (GET_MODE_SIZE (DImode) == 8)
	    return "vmovdqa64\t{%1, %t0|%t0, %1}";
	  else
	    return "vmovdqa32\t{%1, %t0|%t0, %1}";
	case MODE_OI:
	  if (which_alternative == 2)
	    return "vmovdqa\t{%1, %x0|%x0, %1}";
	  else if (GET_MODE_SIZE (DImode) == 8)
	    return "vmovdqa64\t{%1, %x0|%x0, %1}";
	  else
	    return "vmovdqa32\t{%1, %x0|%x0, %1}";
	default:
	  gcc_unreachable ();
	}
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_4285 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18788 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  switch (which_alternative)
    {
    case 0:
      return "vinsertf128\t{$0x1, %2, %t1, %0|%0, %t1, %2, 0x1}";
    case 1:
      if (32 == 64)
	{
	  if (TARGET_AVX512DQ && GET_MODE_SIZE (SFmode) == 4)
	    return "vinsertf32x8\t{$0x1, %2, %t1, %0|%0, %t1, %2, 0x1}";
	  else
	    return "vinsertf64x4\t{$0x1, %2, %t1, %0|%0, %t1, %2, 0x1}";
	}
      else
	{
	  if (TARGET_AVX512DQ && GET_MODE_SIZE (SFmode) == 8)
	    return "vinsertf64x2\t{$0x1, %2, %t1, %0|%0, %t1, %2, 0x1}";
	  else
	    return "vinsertf32x4\t{$0x1, %2, %t1, %0|%0, %t1, %2, 0x1}";
	}
    case 2:
    case 3:
      switch (get_attr_mode (insn))
	{
	case MODE_V16SF:
	  return "vmovaps\t{%1, %t0|%t0, %1}";
	case MODE_V8DF:
	  return "vmovapd\t{%1, %t0|%t0, %1}";
	case MODE_V8SF:
	  return "vmovaps\t{%1, %x0|%x0, %1}";
	case MODE_V4DF:
	  return "vmovapd\t{%1, %x0|%x0, %1}";
	case MODE_XI:
	  if (which_alternative == 2)
	    return "vmovdqa\t{%1, %t0|%t0, %1}";
	  else if (GET_MODE_SIZE (SFmode) == 8)
	    return "vmovdqa64\t{%1, %t0|%t0, %1}";
	  else
	    return "vmovdqa32\t{%1, %t0|%t0, %1}";
	case MODE_OI:
	  if (which_alternative == 2)
	    return "vmovdqa\t{%1, %x0|%x0, %1}";
	  else if (GET_MODE_SIZE (SFmode) == 8)
	    return "vmovdqa64\t{%1, %x0|%x0, %1}";
	  else
	    return "vmovdqa32\t{%1, %x0|%x0, %1}";
	default:
	  gcc_unreachable ();
	}
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_4286 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18788 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  switch (which_alternative)
    {
    case 0:
      return "vinsertf128\t{$0x1, %2, %t1, %0|%0, %t1, %2, 0x1}";
    case 1:
      if (32 == 64)
	{
	  if (TARGET_AVX512DQ && GET_MODE_SIZE (DFmode) == 4)
	    return "vinsertf32x8\t{$0x1, %2, %t1, %0|%0, %t1, %2, 0x1}";
	  else
	    return "vinsertf64x4\t{$0x1, %2, %t1, %0|%0, %t1, %2, 0x1}";
	}
      else
	{
	  if (TARGET_AVX512DQ && GET_MODE_SIZE (DFmode) == 8)
	    return "vinsertf64x2\t{$0x1, %2, %t1, %0|%0, %t1, %2, 0x1}";
	  else
	    return "vinsertf32x4\t{$0x1, %2, %t1, %0|%0, %t1, %2, 0x1}";
	}
    case 2:
    case 3:
      switch (get_attr_mode (insn))
	{
	case MODE_V16SF:
	  return "vmovaps\t{%1, %t0|%t0, %1}";
	case MODE_V8DF:
	  return "vmovapd\t{%1, %t0|%t0, %1}";
	case MODE_V8SF:
	  return "vmovaps\t{%1, %x0|%x0, %1}";
	case MODE_V4DF:
	  return "vmovapd\t{%1, %x0|%x0, %1}";
	case MODE_XI:
	  if (which_alternative == 2)
	    return "vmovdqa\t{%1, %t0|%t0, %1}";
	  else if (GET_MODE_SIZE (DFmode) == 8)
	    return "vmovdqa64\t{%1, %t0|%t0, %1}";
	  else
	    return "vmovdqa32\t{%1, %t0|%t0, %1}";
	case MODE_OI:
	  if (which_alternative == 2)
	    return "vmovdqa\t{%1, %x0|%x0, %1}";
	  else if (GET_MODE_SIZE (DFmode) == 8)
	    return "vmovdqa64\t{%1, %x0|%x0, %1}";
	  else
	    return "vmovdqa32\t{%1, %x0|%x0, %1}";
	default:
	  gcc_unreachable ();
	}
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_4287 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18788 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  switch (which_alternative)
    {
    case 0:
      return "vinserti64x4\t{$0x1, %2, %g1, %0|%0, %g1, %2, 0x1}";
    case 1:
      if (64 == 64)
	{
	  if (TARGET_AVX512DQ && GET_MODE_SIZE (QImode) == 4)
	    return "vinserti32x8\t{$0x1, %2, %g1, %0|%0, %g1, %2, 0x1}";
	  else
	    return "vinserti64x4\t{$0x1, %2, %g1, %0|%0, %g1, %2, 0x1}";
	}
      else
	{
	  if (TARGET_AVX512DQ && GET_MODE_SIZE (QImode) == 8)
	    return "vinserti64x2\t{$0x1, %2, %g1, %0|%0, %g1, %2, 0x1}";
	  else
	    return "vinserti32x4\t{$0x1, %2, %g1, %0|%0, %g1, %2, 0x1}";
	}
    case 2:
    case 3:
      switch (get_attr_mode (insn))
	{
	case MODE_V16SF:
	  return "vmovaps\t{%1, %t0|%t0, %1}";
	case MODE_V8DF:
	  return "vmovapd\t{%1, %t0|%t0, %1}";
	case MODE_V8SF:
	  return "vmovaps\t{%1, %x0|%x0, %1}";
	case MODE_V4DF:
	  return "vmovapd\t{%1, %x0|%x0, %1}";
	case MODE_XI:
	  if (which_alternative == 2)
	    return "vmovdqa\t{%1, %t0|%t0, %1}";
	  else if (GET_MODE_SIZE (QImode) == 8)
	    return "vmovdqa64\t{%1, %t0|%t0, %1}";
	  else
	    return "vmovdqa32\t{%1, %t0|%t0, %1}";
	case MODE_OI:
	  if (which_alternative == 2)
	    return "vmovdqa\t{%1, %x0|%x0, %1}";
	  else if (GET_MODE_SIZE (QImode) == 8)
	    return "vmovdqa64\t{%1, %x0|%x0, %1}";
	  else
	    return "vmovdqa32\t{%1, %x0|%x0, %1}";
	default:
	  gcc_unreachable ();
	}
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_4288 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18788 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  switch (which_alternative)
    {
    case 0:
      return "vinserti64x4\t{$0x1, %2, %g1, %0|%0, %g1, %2, 0x1}";
    case 1:
      if (64 == 64)
	{
	  if (TARGET_AVX512DQ && GET_MODE_SIZE (HImode) == 4)
	    return "vinserti32x8\t{$0x1, %2, %g1, %0|%0, %g1, %2, 0x1}";
	  else
	    return "vinserti64x4\t{$0x1, %2, %g1, %0|%0, %g1, %2, 0x1}";
	}
      else
	{
	  if (TARGET_AVX512DQ && GET_MODE_SIZE (HImode) == 8)
	    return "vinserti64x2\t{$0x1, %2, %g1, %0|%0, %g1, %2, 0x1}";
	  else
	    return "vinserti32x4\t{$0x1, %2, %g1, %0|%0, %g1, %2, 0x1}";
	}
    case 2:
    case 3:
      switch (get_attr_mode (insn))
	{
	case MODE_V16SF:
	  return "vmovaps\t{%1, %t0|%t0, %1}";
	case MODE_V8DF:
	  return "vmovapd\t{%1, %t0|%t0, %1}";
	case MODE_V8SF:
	  return "vmovaps\t{%1, %x0|%x0, %1}";
	case MODE_V4DF:
	  return "vmovapd\t{%1, %x0|%x0, %1}";
	case MODE_XI:
	  if (which_alternative == 2)
	    return "vmovdqa\t{%1, %t0|%t0, %1}";
	  else if (GET_MODE_SIZE (HImode) == 8)
	    return "vmovdqa64\t{%1, %t0|%t0, %1}";
	  else
	    return "vmovdqa32\t{%1, %t0|%t0, %1}";
	case MODE_OI:
	  if (which_alternative == 2)
	    return "vmovdqa\t{%1, %x0|%x0, %1}";
	  else if (GET_MODE_SIZE (HImode) == 8)
	    return "vmovdqa64\t{%1, %x0|%x0, %1}";
	  else
	    return "vmovdqa32\t{%1, %x0|%x0, %1}";
	default:
	  gcc_unreachable ();
	}
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_4289 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18788 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  switch (which_alternative)
    {
    case 0:
      return "vinserti64x4\t{$0x1, %2, %g1, %0|%0, %g1, %2, 0x1}";
    case 1:
      if (64 == 64)
	{
	  if (TARGET_AVX512DQ && GET_MODE_SIZE (SImode) == 4)
	    return "vinserti32x8\t{$0x1, %2, %g1, %0|%0, %g1, %2, 0x1}";
	  else
	    return "vinserti64x4\t{$0x1, %2, %g1, %0|%0, %g1, %2, 0x1}";
	}
      else
	{
	  if (TARGET_AVX512DQ && GET_MODE_SIZE (SImode) == 8)
	    return "vinserti64x2\t{$0x1, %2, %g1, %0|%0, %g1, %2, 0x1}";
	  else
	    return "vinserti32x4\t{$0x1, %2, %g1, %0|%0, %g1, %2, 0x1}";
	}
    case 2:
    case 3:
      switch (get_attr_mode (insn))
	{
	case MODE_V16SF:
	  return "vmovaps\t{%1, %t0|%t0, %1}";
	case MODE_V8DF:
	  return "vmovapd\t{%1, %t0|%t0, %1}";
	case MODE_V8SF:
	  return "vmovaps\t{%1, %x0|%x0, %1}";
	case MODE_V4DF:
	  return "vmovapd\t{%1, %x0|%x0, %1}";
	case MODE_XI:
	  if (which_alternative == 2)
	    return "vmovdqa\t{%1, %t0|%t0, %1}";
	  else if (GET_MODE_SIZE (SImode) == 8)
	    return "vmovdqa64\t{%1, %t0|%t0, %1}";
	  else
	    return "vmovdqa32\t{%1, %t0|%t0, %1}";
	case MODE_OI:
	  if (which_alternative == 2)
	    return "vmovdqa\t{%1, %x0|%x0, %1}";
	  else if (GET_MODE_SIZE (SImode) == 8)
	    return "vmovdqa64\t{%1, %x0|%x0, %1}";
	  else
	    return "vmovdqa32\t{%1, %x0|%x0, %1}";
	default:
	  gcc_unreachable ();
	}
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_4290 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18788 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  switch (which_alternative)
    {
    case 0:
      return "vinserti64x4\t{$0x1, %2, %g1, %0|%0, %g1, %2, 0x1}";
    case 1:
      if (64 == 64)
	{
	  if (TARGET_AVX512DQ && GET_MODE_SIZE (DImode) == 4)
	    return "vinserti32x8\t{$0x1, %2, %g1, %0|%0, %g1, %2, 0x1}";
	  else
	    return "vinserti64x4\t{$0x1, %2, %g1, %0|%0, %g1, %2, 0x1}";
	}
      else
	{
	  if (TARGET_AVX512DQ && GET_MODE_SIZE (DImode) == 8)
	    return "vinserti64x2\t{$0x1, %2, %g1, %0|%0, %g1, %2, 0x1}";
	  else
	    return "vinserti32x4\t{$0x1, %2, %g1, %0|%0, %g1, %2, 0x1}";
	}
    case 2:
    case 3:
      switch (get_attr_mode (insn))
	{
	case MODE_V16SF:
	  return "vmovaps\t{%1, %t0|%t0, %1}";
	case MODE_V8DF:
	  return "vmovapd\t{%1, %t0|%t0, %1}";
	case MODE_V8SF:
	  return "vmovaps\t{%1, %x0|%x0, %1}";
	case MODE_V4DF:
	  return "vmovapd\t{%1, %x0|%x0, %1}";
	case MODE_XI:
	  if (which_alternative == 2)
	    return "vmovdqa\t{%1, %t0|%t0, %1}";
	  else if (GET_MODE_SIZE (DImode) == 8)
	    return "vmovdqa64\t{%1, %t0|%t0, %1}";
	  else
	    return "vmovdqa32\t{%1, %t0|%t0, %1}";
	case MODE_OI:
	  if (which_alternative == 2)
	    return "vmovdqa\t{%1, %x0|%x0, %1}";
	  else if (GET_MODE_SIZE (DImode) == 8)
	    return "vmovdqa64\t{%1, %x0|%x0, %1}";
	  else
	    return "vmovdqa32\t{%1, %x0|%x0, %1}";
	default:
	  gcc_unreachable ();
	}
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_4291 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18788 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  switch (which_alternative)
    {
    case 0:
      return "vinsertf64x4\t{$0x1, %2, %g1, %0|%0, %g1, %2, 0x1}";
    case 1:
      if (64 == 64)
	{
	  if (TARGET_AVX512DQ && GET_MODE_SIZE (SFmode) == 4)
	    return "vinsertf32x8\t{$0x1, %2, %g1, %0|%0, %g1, %2, 0x1}";
	  else
	    return "vinsertf64x4\t{$0x1, %2, %g1, %0|%0, %g1, %2, 0x1}";
	}
      else
	{
	  if (TARGET_AVX512DQ && GET_MODE_SIZE (SFmode) == 8)
	    return "vinsertf64x2\t{$0x1, %2, %g1, %0|%0, %g1, %2, 0x1}";
	  else
	    return "vinsertf32x4\t{$0x1, %2, %g1, %0|%0, %g1, %2, 0x1}";
	}
    case 2:
    case 3:
      switch (get_attr_mode (insn))
	{
	case MODE_V16SF:
	  return "vmovaps\t{%1, %t0|%t0, %1}";
	case MODE_V8DF:
	  return "vmovapd\t{%1, %t0|%t0, %1}";
	case MODE_V8SF:
	  return "vmovaps\t{%1, %x0|%x0, %1}";
	case MODE_V4DF:
	  return "vmovapd\t{%1, %x0|%x0, %1}";
	case MODE_XI:
	  if (which_alternative == 2)
	    return "vmovdqa\t{%1, %t0|%t0, %1}";
	  else if (GET_MODE_SIZE (SFmode) == 8)
	    return "vmovdqa64\t{%1, %t0|%t0, %1}";
	  else
	    return "vmovdqa32\t{%1, %t0|%t0, %1}";
	case MODE_OI:
	  if (which_alternative == 2)
	    return "vmovdqa\t{%1, %x0|%x0, %1}";
	  else if (GET_MODE_SIZE (SFmode) == 8)
	    return "vmovdqa64\t{%1, %x0|%x0, %1}";
	  else
	    return "vmovdqa32\t{%1, %x0|%x0, %1}";
	default:
	  gcc_unreachable ();
	}
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_4292 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 18788 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  switch (which_alternative)
    {
    case 0:
      return "vinsertf64x4\t{$0x1, %2, %g1, %0|%0, %g1, %2, 0x1}";
    case 1:
      if (64 == 64)
	{
	  if (TARGET_AVX512DQ && GET_MODE_SIZE (DFmode) == 4)
	    return "vinsertf32x8\t{$0x1, %2, %g1, %0|%0, %g1, %2, 0x1}";
	  else
	    return "vinsertf64x4\t{$0x1, %2, %g1, %0|%0, %g1, %2, 0x1}";
	}
      else
	{
	  if (TARGET_AVX512DQ && GET_MODE_SIZE (DFmode) == 8)
	    return "vinsertf64x2\t{$0x1, %2, %g1, %0|%0, %g1, %2, 0x1}";
	  else
	    return "vinsertf32x4\t{$0x1, %2, %g1, %0|%0, %g1, %2, 0x1}";
	}
    case 2:
    case 3:
      switch (get_attr_mode (insn))
	{
	case MODE_V16SF:
	  return "vmovaps\t{%1, %t0|%t0, %1}";
	case MODE_V8DF:
	  return "vmovapd\t{%1, %t0|%t0, %1}";
	case MODE_V8SF:
	  return "vmovaps\t{%1, %x0|%x0, %1}";
	case MODE_V4DF:
	  return "vmovapd\t{%1, %x0|%x0, %1}";
	case MODE_XI:
	  if (which_alternative == 2)
	    return "vmovdqa\t{%1, %t0|%t0, %1}";
	  else if (GET_MODE_SIZE (DFmode) == 8)
	    return "vmovdqa64\t{%1, %t0|%t0, %1}";
	  else
	    return "vmovdqa32\t{%1, %t0|%t0, %1}";
	case MODE_OI:
	  if (which_alternative == 2)
	    return "vmovdqa\t{%1, %x0|%x0, %1}";
	  else if (GET_MODE_SIZE (DFmode) == 8)
	    return "vmovdqa64\t{%1, %x0|%x0, %1}";
	  else
	    return "vmovdqa32\t{%1, %x0|%x0, %1}";
	default:
	  gcc_unreachable ();
	}
    default:
      gcc_unreachable ();
    }
}
}

static const char *
output_4358 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19101 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (V2DImode != V2DImode)
    return "vpgatherqq\t{%4, %6, %x0|%x0, %6, %4}";
  return "vpgatherqq\t{%4, %6, %0|%0, %6, %4}";
}
}

static const char *
output_4359 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19101 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (V2DImode != V2DImode)
    return "vpgatherqq\t{%4, %6, %x0|%x0, %6, %4}";
  return "vpgatherqq\t{%4, %6, %0|%0, %6, %4}";
}
}

static const char *
output_4360 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19101 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (V2DFmode != V2DFmode)
    return "vgatherqpd\t{%4, %6, %x0|%x0, %6, %4}";
  return "vgatherqpd\t{%4, %6, %0|%0, %6, %4}";
}
}

static const char *
output_4361 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19101 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (V2DFmode != V2DFmode)
    return "vgatherqpd\t{%4, %6, %x0|%x0, %6, %4}";
  return "vgatherqpd\t{%4, %6, %0|%0, %6, %4}";
}
}

static const char *
output_4362 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19101 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (V4DImode != V4DImode)
    return "vpgatherqq\t{%4, %6, %x0|%x0, %6, %4}";
  return "vpgatherqq\t{%4, %6, %0|%0, %6, %4}";
}
}

static const char *
output_4363 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19101 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (V4DImode != V4DImode)
    return "vpgatherqq\t{%4, %6, %x0|%x0, %6, %4}";
  return "vpgatherqq\t{%4, %6, %0|%0, %6, %4}";
}
}

static const char *
output_4364 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19101 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (V4DFmode != V4DFmode)
    return "vgatherqpd\t{%4, %6, %x0|%x0, %6, %4}";
  return "vgatherqpd\t{%4, %6, %0|%0, %6, %4}";
}
}

static const char *
output_4365 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19101 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (V4DFmode != V4DFmode)
    return "vgatherqpd\t{%4, %6, %x0|%x0, %6, %4}";
  return "vgatherqpd\t{%4, %6, %0|%0, %6, %4}";
}
}

static const char *
output_4366 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19101 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (V4SImode != V4SImode)
    return "vpgatherqd\t{%4, %6, %x0|%x0, %6, %4}";
  return "vpgatherqd\t{%4, %6, %0|%0, %6, %4}";
}
}

static const char *
output_4367 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19101 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (V4SImode != V4SImode)
    return "vpgatherqd\t{%4, %6, %x0|%x0, %6, %4}";
  return "vpgatherqd\t{%4, %6, %0|%0, %6, %4}";
}
}

static const char *
output_4368 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19101 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (V4SFmode != V4SFmode)
    return "vgatherqps\t{%4, %6, %x0|%x0, %6, %4}";
  return "vgatherqps\t{%4, %6, %0|%0, %6, %4}";
}
}

static const char *
output_4369 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19101 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (V4SFmode != V4SFmode)
    return "vgatherqps\t{%4, %6, %x0|%x0, %6, %4}";
  return "vgatherqps\t{%4, %6, %0|%0, %6, %4}";
}
}

static const char *
output_4370 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19101 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (V8SImode != V4SImode)
    return "vpgatherqd\t{%4, %6, %x0|%x0, %6, %4}";
  return "vpgatherqd\t{%4, %6, %0|%0, %6, %4}";
}
}

static const char *
output_4371 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19101 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (V8SImode != V4SImode)
    return "vpgatherqd\t{%4, %6, %x0|%x0, %6, %4}";
  return "vpgatherqd\t{%4, %6, %0|%0, %6, %4}";
}
}

static const char *
output_4372 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19101 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (V8SFmode != V4SFmode)
    return "vgatherqps\t{%4, %6, %x0|%x0, %6, %4}";
  return "vgatherqps\t{%4, %6, %0|%0, %6, %4}";
}
}

static const char *
output_4373 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19101 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (V8SFmode != V4SFmode)
    return "vgatherqps\t{%4, %6, %x0|%x0, %6, %4}";
  return "vgatherqps\t{%4, %6, %0|%0, %6, %4}";
}
}

static const char *
output_4430 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19253 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  return "vpgatherqd\t{%6, %1%{%2%}|%1%{%2%}, %t6}";
}
}

static const char *
output_4431 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19253 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  return "vpgatherqd\t{%6, %1%{%2%}|%1%{%2%}, %t6}";
}
}

static const char *
output_4432 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19253 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  return "vgatherqps\t{%6, %1%{%2%}|%1%{%2%}, %t6}";
}
}

static const char *
output_4433 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19253 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  return "vgatherqps\t{%6, %1%{%2%}|%1%{%2%}, %t6}";
}
}

static const char *
output_4434 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19253 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  return "vpgatherqq\t{%6, %1%{%2%}|%1%{%2%}, %g6}";
}
}

static const char *
output_4435 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19253 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  return "vpgatherqq\t{%6, %1%{%2%}|%1%{%2%}, %g6}";
}
}

static const char *
output_4436 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19253 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  return "vgatherqpd\t{%6, %1%{%2%}|%1%{%2%}, %g6}";
}
}

static const char *
output_4437 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19253 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  return "vgatherqpd\t{%6, %1%{%2%}|%1%{%2%}, %g6}";
}
}

static const char *
output_4438 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19253 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  return "vpgatherqd\t{%6, %1%{%2%}|%1%{%2%}, %x6}";
}
}

static const char *
output_4439 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19253 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  return "vpgatherqd\t{%6, %1%{%2%}|%1%{%2%}, %x6}";
}
}

static const char *
output_4440 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19253 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  return "vgatherqps\t{%6, %1%{%2%}|%1%{%2%}, %x6}";
}
}

static const char *
output_4441 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19253 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  return "vgatherqps\t{%6, %1%{%2%}|%1%{%2%}, %x6}";
}
}

static const char *
output_4442 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19253 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  return "vpgatherqq\t{%6, %1%{%2%}|%1%{%2%}, %t6}";
}
}

static const char *
output_4443 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19253 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  return "vpgatherqq\t{%6, %1%{%2%}|%1%{%2%}, %t6}";
}
}

static const char *
output_4444 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19253 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  return "vgatherqpd\t{%6, %1%{%2%}|%1%{%2%}, %t6}";
}
}

static const char *
output_4445 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19253 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  return "vgatherqpd\t{%6, %1%{%2%}|%1%{%2%}, %t6}";
}
}

static const char *
output_4446 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19253 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  return "vpgatherqd\t{%6, %1%{%2%}|%1%{%2%}, %q6}";
}
}

static const char *
output_4447 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19253 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  return "vpgatherqd\t{%6, %1%{%2%}|%1%{%2%}, %q6}";
}
}

static const char *
output_4448 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19253 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  return "vgatherqps\t{%6, %1%{%2%}|%1%{%2%}, %q6}";
}
}

static const char *
output_4449 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19253 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  return "vgatherqps\t{%6, %1%{%2%}|%1%{%2%}, %q6}";
}
}

static const char *
output_4450 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19253 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  return "vpgatherqq\t{%6, %1%{%2%}|%1%{%2%}, %x6}";
}
}

static const char *
output_4451 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19253 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  return "vpgatherqq\t{%6, %1%{%2%}|%1%{%2%}, %x6}";
}
}

static const char *
output_4452 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19253 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  return "vgatherqpd\t{%6, %1%{%2%}|%1%{%2%}, %x6}";
}
}

static const char *
output_4453 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19253 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  return "vgatherqpd\t{%6, %1%{%2%}|%1%{%2%}, %x6}";
}
}

static const char *
output_4454 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19274 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (V16SImode != V8SImode)
    {
      if (64 != 64)
	return "vpgatherqd\t{%5, %x0%{%1%}|%x0%{%1%}, %t5}";
      else
	return "vpgatherqd\t{%5, %t0%{%1%}|%t0%{%1%}, %t5}";
    }
  return "vpgatherqd\t{%5, %0%{%1%}|%0%{%1%}, %t5}";
}
}

static const char *
output_4455 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19274 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (V16SImode != V8SImode)
    {
      if (64 != 64)
	return "vpgatherqd\t{%5, %x0%{%1%}|%x0%{%1%}, %t5}";
      else
	return "vpgatherqd\t{%5, %t0%{%1%}|%t0%{%1%}, %t5}";
    }
  return "vpgatherqd\t{%5, %0%{%1%}|%0%{%1%}, %t5}";
}
}

static const char *
output_4456 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19274 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (V16SFmode != V8SFmode)
    {
      if (64 != 64)
	return "vgatherqps\t{%5, %x0%{%1%}|%x0%{%1%}, %t5}";
      else
	return "vgatherqps\t{%5, %t0%{%1%}|%t0%{%1%}, %t5}";
    }
  return "vgatherqps\t{%5, %0%{%1%}|%0%{%1%}, %t5}";
}
}

static const char *
output_4457 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19274 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (V16SFmode != V8SFmode)
    {
      if (64 != 64)
	return "vgatherqps\t{%5, %x0%{%1%}|%x0%{%1%}, %t5}";
      else
	return "vgatherqps\t{%5, %t0%{%1%}|%t0%{%1%}, %t5}";
    }
  return "vgatherqps\t{%5, %0%{%1%}|%0%{%1%}, %t5}";
}
}

static const char *
output_4458 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19274 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (V8DImode != V8DImode)
    {
      if (64 != 64)
	return "vpgatherqq\t{%5, %x0%{%1%}|%x0%{%1%}, %g5}";
      else
	return "vpgatherqq\t{%5, %t0%{%1%}|%t0%{%1%}, %t5}";
    }
  return "vpgatherqq\t{%5, %0%{%1%}|%0%{%1%}, %g5}";
}
}

static const char *
output_4459 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19274 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (V8DImode != V8DImode)
    {
      if (64 != 64)
	return "vpgatherqq\t{%5, %x0%{%1%}|%x0%{%1%}, %g5}";
      else
	return "vpgatherqq\t{%5, %t0%{%1%}|%t0%{%1%}, %t5}";
    }
  return "vpgatherqq\t{%5, %0%{%1%}|%0%{%1%}, %g5}";
}
}

static const char *
output_4460 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19274 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (V8DFmode != V8DFmode)
    {
      if (64 != 64)
	return "vgatherqpd\t{%5, %x0%{%1%}|%x0%{%1%}, %g5}";
      else
	return "vgatherqpd\t{%5, %t0%{%1%}|%t0%{%1%}, %t5}";
    }
  return "vgatherqpd\t{%5, %0%{%1%}|%0%{%1%}, %g5}";
}
}

static const char *
output_4461 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19274 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (V8DFmode != V8DFmode)
    {
      if (64 != 64)
	return "vgatherqpd\t{%5, %x0%{%1%}|%x0%{%1%}, %g5}";
      else
	return "vgatherqpd\t{%5, %t0%{%1%}|%t0%{%1%}, %t5}";
    }
  return "vgatherqpd\t{%5, %0%{%1%}|%0%{%1%}, %g5}";
}
}

static const char *
output_4462 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19274 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (V8SImode != V4SImode)
    {
      if (32 != 64)
	return "vpgatherqd\t{%5, %x0%{%1%}|%x0%{%1%}, %x5}";
      else
	return "vpgatherqd\t{%5, %t0%{%1%}|%t0%{%1%}, %t5}";
    }
  return "vpgatherqd\t{%5, %0%{%1%}|%0%{%1%}, %x5}";
}
}

static const char *
output_4463 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19274 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (V8SImode != V4SImode)
    {
      if (32 != 64)
	return "vpgatherqd\t{%5, %x0%{%1%}|%x0%{%1%}, %x5}";
      else
	return "vpgatherqd\t{%5, %t0%{%1%}|%t0%{%1%}, %t5}";
    }
  return "vpgatherqd\t{%5, %0%{%1%}|%0%{%1%}, %x5}";
}
}

static const char *
output_4464 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19274 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (V8SFmode != V4SFmode)
    {
      if (32 != 64)
	return "vgatherqps\t{%5, %x0%{%1%}|%x0%{%1%}, %x5}";
      else
	return "vgatherqps\t{%5, %t0%{%1%}|%t0%{%1%}, %t5}";
    }
  return "vgatherqps\t{%5, %0%{%1%}|%0%{%1%}, %x5}";
}
}

static const char *
output_4465 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19274 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (V8SFmode != V4SFmode)
    {
      if (32 != 64)
	return "vgatherqps\t{%5, %x0%{%1%}|%x0%{%1%}, %x5}";
      else
	return "vgatherqps\t{%5, %t0%{%1%}|%t0%{%1%}, %t5}";
    }
  return "vgatherqps\t{%5, %0%{%1%}|%0%{%1%}, %x5}";
}
}

static const char *
output_4466 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19274 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (V4DImode != V4DImode)
    {
      if (32 != 64)
	return "vpgatherqq\t{%5, %x0%{%1%}|%x0%{%1%}, %t5}";
      else
	return "vpgatherqq\t{%5, %t0%{%1%}|%t0%{%1%}, %t5}";
    }
  return "vpgatherqq\t{%5, %0%{%1%}|%0%{%1%}, %t5}";
}
}

static const char *
output_4467 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19274 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (V4DImode != V4DImode)
    {
      if (32 != 64)
	return "vpgatherqq\t{%5, %x0%{%1%}|%x0%{%1%}, %t5}";
      else
	return "vpgatherqq\t{%5, %t0%{%1%}|%t0%{%1%}, %t5}";
    }
  return "vpgatherqq\t{%5, %0%{%1%}|%0%{%1%}, %t5}";
}
}

static const char *
output_4468 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19274 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (V4DFmode != V4DFmode)
    {
      if (32 != 64)
	return "vgatherqpd\t{%5, %x0%{%1%}|%x0%{%1%}, %t5}";
      else
	return "vgatherqpd\t{%5, %t0%{%1%}|%t0%{%1%}, %t5}";
    }
  return "vgatherqpd\t{%5, %0%{%1%}|%0%{%1%}, %t5}";
}
}

static const char *
output_4469 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19274 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (V4DFmode != V4DFmode)
    {
      if (32 != 64)
	return "vgatherqpd\t{%5, %x0%{%1%}|%x0%{%1%}, %t5}";
      else
	return "vgatherqpd\t{%5, %t0%{%1%}|%t0%{%1%}, %t5}";
    }
  return "vgatherqpd\t{%5, %0%{%1%}|%0%{%1%}, %t5}";
}
}

static const char *
output_4470 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19274 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (V4SImode != V4SImode)
    {
      if (16 != 64)
	return "vpgatherqd\t{%5, %x0%{%1%}|%x0%{%1%}, %q5}";
      else
	return "vpgatherqd\t{%5, %t0%{%1%}|%t0%{%1%}, %t5}";
    }
  return "vpgatherqd\t{%5, %0%{%1%}|%0%{%1%}, %q5}";
}
}

static const char *
output_4471 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19274 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (V4SImode != V4SImode)
    {
      if (16 != 64)
	return "vpgatherqd\t{%5, %x0%{%1%}|%x0%{%1%}, %q5}";
      else
	return "vpgatherqd\t{%5, %t0%{%1%}|%t0%{%1%}, %t5}";
    }
  return "vpgatherqd\t{%5, %0%{%1%}|%0%{%1%}, %q5}";
}
}

static const char *
output_4472 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19274 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (V4SFmode != V4SFmode)
    {
      if (16 != 64)
	return "vgatherqps\t{%5, %x0%{%1%}|%x0%{%1%}, %q5}";
      else
	return "vgatherqps\t{%5, %t0%{%1%}|%t0%{%1%}, %t5}";
    }
  return "vgatherqps\t{%5, %0%{%1%}|%0%{%1%}, %q5}";
}
}

static const char *
output_4473 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19274 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (V4SFmode != V4SFmode)
    {
      if (16 != 64)
	return "vgatherqps\t{%5, %x0%{%1%}|%x0%{%1%}, %q5}";
      else
	return "vgatherqps\t{%5, %t0%{%1%}|%t0%{%1%}, %t5}";
    }
  return "vgatherqps\t{%5, %0%{%1%}|%0%{%1%}, %q5}";
}
}

static const char *
output_4474 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19274 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (V2DImode != V2DImode)
    {
      if (16 != 64)
	return "vpgatherqq\t{%5, %x0%{%1%}|%x0%{%1%}, %x5}";
      else
	return "vpgatherqq\t{%5, %t0%{%1%}|%t0%{%1%}, %t5}";
    }
  return "vpgatherqq\t{%5, %0%{%1%}|%0%{%1%}, %x5}";
}
}

static const char *
output_4475 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19274 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (V2DImode != V2DImode)
    {
      if (16 != 64)
	return "vpgatherqq\t{%5, %x0%{%1%}|%x0%{%1%}, %x5}";
      else
	return "vpgatherqq\t{%5, %t0%{%1%}|%t0%{%1%}, %t5}";
    }
  return "vpgatherqq\t{%5, %0%{%1%}|%0%{%1%}, %x5}";
}
}

static const char *
output_4476 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19274 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (V2DFmode != V2DFmode)
    {
      if (16 != 64)
	return "vgatherqpd\t{%5, %x0%{%1%}|%x0%{%1%}, %x5}";
      else
	return "vgatherqpd\t{%5, %t0%{%1%}|%t0%{%1%}, %t5}";
    }
  return "vgatherqpd\t{%5, %0%{%1%}|%0%{%1%}, %x5}";
}
}

static const char *
output_4477 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19274 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (V2DFmode != V2DFmode)
    {
      if (16 != 64)
	return "vgatherqpd\t{%5, %x0%{%1%}|%x0%{%1%}, %x5}";
      else
	return "vgatherqpd\t{%5, %t0%{%1%}|%t0%{%1%}, %t5}";
    }
  return "vgatherqpd\t{%5, %0%{%1%}|%0%{%1%}, %x5}";
}
}

static const char *
output_4502 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19355 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (GET_MODE_SIZE (GET_MODE_INNER (V16SImode)) == 8)
    return "vpscatterqd\t{%3, %5%{%1%}|%5%{%1%}, %3}";
  return "vpscatterqd\t{%3, %5%{%1%}|%t5%{%1%}, %3}";
}
}

static const char *
output_4503 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19355 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (GET_MODE_SIZE (GET_MODE_INNER (V16SImode)) == 8)
    return "vpscatterqd\t{%3, %5%{%1%}|%5%{%1%}, %3}";
  return "vpscatterqd\t{%3, %5%{%1%}|%t5%{%1%}, %3}";
}
}

static const char *
output_4504 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19355 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (GET_MODE_SIZE (GET_MODE_INNER (V16SFmode)) == 8)
    return "vscatterqps\t{%3, %5%{%1%}|%5%{%1%}, %3}";
  return "vscatterqps\t{%3, %5%{%1%}|%t5%{%1%}, %3}";
}
}

static const char *
output_4505 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19355 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (GET_MODE_SIZE (GET_MODE_INNER (V16SFmode)) == 8)
    return "vscatterqps\t{%3, %5%{%1%}|%5%{%1%}, %3}";
  return "vscatterqps\t{%3, %5%{%1%}|%t5%{%1%}, %3}";
}
}

static const char *
output_4506 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19355 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (GET_MODE_SIZE (GET_MODE_INNER (V8DImode)) == 8)
    return "vpscatterqq\t{%3, %5%{%1%}|%5%{%1%}, %3}";
  return "vpscatterqq\t{%3, %5%{%1%}|%t5%{%1%}, %3}";
}
}

static const char *
output_4507 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19355 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (GET_MODE_SIZE (GET_MODE_INNER (V8DImode)) == 8)
    return "vpscatterqq\t{%3, %5%{%1%}|%5%{%1%}, %3}";
  return "vpscatterqq\t{%3, %5%{%1%}|%t5%{%1%}, %3}";
}
}

static const char *
output_4508 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19355 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (GET_MODE_SIZE (GET_MODE_INNER (V8DFmode)) == 8)
    return "vscatterqpd\t{%3, %5%{%1%}|%5%{%1%}, %3}";
  return "vscatterqpd\t{%3, %5%{%1%}|%t5%{%1%}, %3}";
}
}

static const char *
output_4509 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19355 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (GET_MODE_SIZE (GET_MODE_INNER (V8DFmode)) == 8)
    return "vscatterqpd\t{%3, %5%{%1%}|%5%{%1%}, %3}";
  return "vscatterqpd\t{%3, %5%{%1%}|%t5%{%1%}, %3}";
}
}

static const char *
output_4510 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19355 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (GET_MODE_SIZE (GET_MODE_INNER (V8SImode)) == 8)
    return "vpscatterqd\t{%3, %5%{%1%}|%5%{%1%}, %3}";
  return "vpscatterqd\t{%3, %5%{%1%}|%t5%{%1%}, %3}";
}
}

static const char *
output_4511 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19355 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (GET_MODE_SIZE (GET_MODE_INNER (V8SImode)) == 8)
    return "vpscatterqd\t{%3, %5%{%1%}|%5%{%1%}, %3}";
  return "vpscatterqd\t{%3, %5%{%1%}|%t5%{%1%}, %3}";
}
}

static const char *
output_4512 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19355 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (GET_MODE_SIZE (GET_MODE_INNER (V8SFmode)) == 8)
    return "vscatterqps\t{%3, %5%{%1%}|%5%{%1%}, %3}";
  return "vscatterqps\t{%3, %5%{%1%}|%t5%{%1%}, %3}";
}
}

static const char *
output_4513 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19355 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (GET_MODE_SIZE (GET_MODE_INNER (V8SFmode)) == 8)
    return "vscatterqps\t{%3, %5%{%1%}|%5%{%1%}, %3}";
  return "vscatterqps\t{%3, %5%{%1%}|%t5%{%1%}, %3}";
}
}

static const char *
output_4514 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19355 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (GET_MODE_SIZE (GET_MODE_INNER (V4DImode)) == 8)
    return "vpscatterqq\t{%3, %5%{%1%}|%5%{%1%}, %3}";
  return "vpscatterqq\t{%3, %5%{%1%}|%t5%{%1%}, %3}";
}
}

static const char *
output_4515 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19355 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (GET_MODE_SIZE (GET_MODE_INNER (V4DImode)) == 8)
    return "vpscatterqq\t{%3, %5%{%1%}|%5%{%1%}, %3}";
  return "vpscatterqq\t{%3, %5%{%1%}|%t5%{%1%}, %3}";
}
}

static const char *
output_4516 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19355 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (GET_MODE_SIZE (GET_MODE_INNER (V4DFmode)) == 8)
    return "vscatterqpd\t{%3, %5%{%1%}|%5%{%1%}, %3}";
  return "vscatterqpd\t{%3, %5%{%1%}|%t5%{%1%}, %3}";
}
}

static const char *
output_4517 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19355 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (GET_MODE_SIZE (GET_MODE_INNER (V4DFmode)) == 8)
    return "vscatterqpd\t{%3, %5%{%1%}|%5%{%1%}, %3}";
  return "vscatterqpd\t{%3, %5%{%1%}|%t5%{%1%}, %3}";
}
}

static const char *
output_4518 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19355 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (GET_MODE_SIZE (GET_MODE_INNER (V4SImode)) == 8)
    return "vpscatterqd\t{%3, %5%{%1%}|%5%{%1%}, %3}";
  return "vpscatterqd\t{%3, %5%{%1%}|%t5%{%1%}, %3}";
}
}

static const char *
output_4519 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19355 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (GET_MODE_SIZE (GET_MODE_INNER (V4SImode)) == 8)
    return "vpscatterqd\t{%3, %5%{%1%}|%5%{%1%}, %3}";
  return "vpscatterqd\t{%3, %5%{%1%}|%t5%{%1%}, %3}";
}
}

static const char *
output_4520 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19355 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (GET_MODE_SIZE (GET_MODE_INNER (V4SFmode)) == 8)
    return "vscatterqps\t{%3, %5%{%1%}|%5%{%1%}, %3}";
  return "vscatterqps\t{%3, %5%{%1%}|%t5%{%1%}, %3}";
}
}

static const char *
output_4521 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19355 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (GET_MODE_SIZE (GET_MODE_INNER (V4SFmode)) == 8)
    return "vscatterqps\t{%3, %5%{%1%}|%5%{%1%}, %3}";
  return "vscatterqps\t{%3, %5%{%1%}|%t5%{%1%}, %3}";
}
}

static const char *
output_4522 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19355 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (GET_MODE_SIZE (GET_MODE_INNER (V2DImode)) == 8)
    return "vpscatterqq\t{%3, %5%{%1%}|%5%{%1%}, %3}";
  return "vpscatterqq\t{%3, %5%{%1%}|%t5%{%1%}, %3}";
}
}

static const char *
output_4523 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19355 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (GET_MODE_SIZE (GET_MODE_INNER (V2DImode)) == 8)
    return "vpscatterqq\t{%3, %5%{%1%}|%5%{%1%}, %3}";
  return "vpscatterqq\t{%3, %5%{%1%}|%t5%{%1%}, %3}";
}
}

static const char *
output_4524 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19355 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (GET_MODE_SIZE (GET_MODE_INNER (V2DFmode)) == 8)
    return "vscatterqpd\t{%3, %5%{%1%}|%5%{%1%}, %3}";
  return "vscatterqpd\t{%3, %5%{%1%}|%t5%{%1%}, %3}";
}
}

static const char *
output_4525 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 19355 "../../gcc-7.3.0/gcc/config/i386/sse.md"
{
  if (GET_MODE_SIZE (GET_MODE_INNER (V2DFmode)) == 8)
    return "vscatterqpd\t{%3, %5%{%1%}|%5%{%1%}, %3}";
  return "vscatterqpd\t{%3, %5%{%1%}|%t5%{%1%}, %3}";
}
}

static const char *
output_4725 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 382 "../../gcc-7.3.0/gcc/config/i386/sync.md"
{
  gcc_assert (find_regno_note (insn, REG_DEAD, FIRST_STACK_REG) != NULL_RTX);

  return "fistp%Z0\t%0";
}
}

static const char *
output_4726 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 395 "../../gcc-7.3.0/gcc/config/i386/sync.md"
{
  if (TARGET_SSE2)
    return "%vmovq\t{%1, %0|%0, %1}";
  return "movlps\t{%1, %0|%0, %1}";
}
}

static const char *
output_4727 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 408 "../../gcc-7.3.0/gcc/config/i386/sync.md"
{
  if (TARGET_SSE2)
    return "%vmovq\t{%1, %0|%0, %1}";
  return "movlps\t{%1, %0|%0, %1}";
}
}

static const char *
output_4735 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 600 "../../gcc-7.3.0/gcc/config/i386/sync.md"
{
  if (incdec_operand (operands[1], QImode))
    {
      if (operands[1] == const1_rtx)
	return "lock{%;} %K3inc{b}\t%0";
      else
	{
	  gcc_assert (operands[1] == constm1_rtx);
	  return "lock{%;} %K3dec{b}\t%0";
	}
    }

  if (x86_maybe_negate_const_int (&operands[1], QImode))
    return "lock{%;} %K3sub{b}\t{%1, %0|%0, %1}";

  return "lock{%;} %K3add{b}\t{%1, %0|%0, %1}";
}
}

static const char *
output_4736 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 600 "../../gcc-7.3.0/gcc/config/i386/sync.md"
{
  if (incdec_operand (operands[1], HImode))
    {
      if (operands[1] == const1_rtx)
	return "lock{%;} %K3inc{w}\t%0";
      else
	{
	  gcc_assert (operands[1] == constm1_rtx);
	  return "lock{%;} %K3dec{w}\t%0";
	}
    }

  if (x86_maybe_negate_const_int (&operands[1], HImode))
    return "lock{%;} %K3sub{w}\t{%1, %0|%0, %1}";

  return "lock{%;} %K3add{w}\t{%1, %0|%0, %1}";
}
}

static const char *
output_4737 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 600 "../../gcc-7.3.0/gcc/config/i386/sync.md"
{
  if (incdec_operand (operands[1], SImode))
    {
      if (operands[1] == const1_rtx)
	return "lock{%;} %K3inc{l}\t%0";
      else
	{
	  gcc_assert (operands[1] == constm1_rtx);
	  return "lock{%;} %K3dec{l}\t%0";
	}
    }

  if (x86_maybe_negate_const_int (&operands[1], SImode))
    return "lock{%;} %K3sub{l}\t{%1, %0|%0, %1}";

  return "lock{%;} %K3add{l}\t{%1, %0|%0, %1}";
}
}

static const char *
output_4741 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 640 "../../gcc-7.3.0/gcc/config/i386/sync.md"
{
  if (incdec_operand (operands[1], QImode))
    {
      if (operands[1] == const1_rtx)
	return "lock{%;} %K2inc{b}\t%0";
      else
	{
	  gcc_assert (operands[1] == constm1_rtx);
	  return "lock{%;} %K2dec{b}\t%0";
	}
    }

  if (x86_maybe_negate_const_int (&operands[1], QImode))
    return "lock{%;} %K2sub{b}\t{%1, %0|%0, %1}";

  return "lock{%;} %K2add{b}\t{%1, %0|%0, %1}";
}
}

static const char *
output_4742 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 640 "../../gcc-7.3.0/gcc/config/i386/sync.md"
{
  if (incdec_operand (operands[1], HImode))
    {
      if (operands[1] == const1_rtx)
	return "lock{%;} %K2inc{w}\t%0";
      else
	{
	  gcc_assert (operands[1] == constm1_rtx);
	  return "lock{%;} %K2dec{w}\t%0";
	}
    }

  if (x86_maybe_negate_const_int (&operands[1], HImode))
    return "lock{%;} %K2sub{w}\t{%1, %0|%0, %1}";

  return "lock{%;} %K2add{w}\t{%1, %0|%0, %1}";
}
}

static const char *
output_4743 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 640 "../../gcc-7.3.0/gcc/config/i386/sync.md"
{
  if (incdec_operand (operands[1], SImode))
    {
      if (operands[1] == const1_rtx)
	return "lock{%;} %K2inc{l}\t%0";
      else
	{
	  gcc_assert (operands[1] == constm1_rtx);
	  return "lock{%;} %K2dec{l}\t%0";
	}
    }

  if (x86_maybe_negate_const_int (&operands[1], SImode))
    return "lock{%;} %K2sub{l}\t{%1, %0|%0, %1}";

  return "lock{%;} %K2add{l}\t{%1, %0|%0, %1}";
}
}

static const char *
output_4744 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 667 "../../gcc-7.3.0/gcc/config/i386/sync.md"
{
  if (incdec_operand (operands[1], QImode))
    {
      if (operands[1] == const1_rtx)
	return "lock{%;} %K2dec{b}\t%0";
      else
	{
	  gcc_assert (operands[1] == constm1_rtx);
	  return "lock{%;} %K2inc{b}\t%0";
	}
    }

  if (x86_maybe_negate_const_int (&operands[1], QImode))
    return "lock{%;} %K2add{b}\t{%1, %0|%0, %1}";

  return "lock{%;} %K2sub{b}\t{%1, %0|%0, %1}";
}
}

static const char *
output_4745 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 667 "../../gcc-7.3.0/gcc/config/i386/sync.md"
{
  if (incdec_operand (operands[1], HImode))
    {
      if (operands[1] == const1_rtx)
	return "lock{%;} %K2dec{w}\t%0";
      else
	{
	  gcc_assert (operands[1] == constm1_rtx);
	  return "lock{%;} %K2inc{w}\t%0";
	}
    }

  if (x86_maybe_negate_const_int (&operands[1], HImode))
    return "lock{%;} %K2add{w}\t{%1, %0|%0, %1}";

  return "lock{%;} %K2sub{w}\t{%1, %0|%0, %1}";
}
}

static const char *
output_4746 (rtx *operands ATTRIBUTE_UNUSED, rtx_insn *insn ATTRIBUTE_UNUSED)
{
#line 667 "../../gcc-7.3.0/gcc/config/i386/sync.md"
{
  if (incdec_operand (operands[1], SImode))
    {
      if (operands[1] == const1_rtx)
	return "lock{%;} %K2dec{l}\t%0";
      else
	{
	  gcc_assert (operands[1] == constm1_rtx);
	  return "lock{%;} %K2inc{l}\t%0";
	}
    }

  if (x86_maybe_negate_const_int (&operands[1], SImode))
    return "lock{%;} %K2add{l}\t{%1, %0|%0, %1}";

  return "lock{%;} %K2sub{l}\t{%1, %0|%0, %1}";
}
}



static const struct insn_operand_data operand_data[] = 
{
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    0,
    0
  },
  {
    nonimmediate_operand,
    "q,?mq",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "r,?mr",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "r,?mr",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "r,?mr",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "qm,q",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "qn,qm",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "rm,r",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "rn,rm",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "rm,r",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_general_operand,
    "re,rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "rm,r",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_general_operand,
    "re,rm",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "QBc,m",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    ext_register_operand,
    "Q,Q",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    ext_register_operand,
    "Q",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    ext_register_operand,
    "Q,Q",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "QnBc,m",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    ext_register_operand,
    "Q",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    ext_register_operand,
    "Q",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=a",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "f",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=a",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=a",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=a",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=a",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "f",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "fm",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=a",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "fm",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=a",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "f",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "f",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=a",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=a",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "f",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    float_operator,
    "",
    SFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=a",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    float_operator,
    "",
    DFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=a",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    float_operator,
    "",
    XFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=a",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "f",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    float_operator,
    "",
    SFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=a",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    float_operator,
    "",
    DFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=a",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    float_operator,
    "",
    XFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "a",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "f,v",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_ssemem_operand,
    "f,vm",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "f,v",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_ssemem_operand,
    "f,vm",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    push_operand,
    "=<",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    general_no_elim_operand,
    "riF*o",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    push_operand,
    "=<",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    general_no_elim_operand,
    "ri*m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    push_operand,
    "=X",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_no_elim_operand,
    "rn",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    push_operand,
    "=X",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_no_elim_operand,
    "rn",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    push_operand,
    "=<",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    general_no_elim_operand,
    "re*m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    push_operand,
    "=<",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    general_no_elim_operand,
    "re*m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=r*m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    pop_operand,
    ">",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=r*m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    pop_operand,
    ">",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    push_operand,
    "=<",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    flags_reg_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    push_operand,
    "=<",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    flags_reg_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    flags_reg_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    pop_operand,
    ">",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    flags_reg_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    pop_operand,
    ">",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    constm1_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=v,v,v,m",
    XImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_or_sse_const_operand,
    "C,BC,vm,v",
    XImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=v,v,v,m",
    OImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_or_sse_const_operand,
    "C,BC,vm,v",
    OImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=!r,o,v,v,v,m",
    TImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "riFo,re,C,BC,vm,v",
    TImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=r,o,r,r,r,m,*y,*y,?*y,?m,?r,?*Ym,*v,*v,*v,m,m,?r,?*Yi,?*Ym,?*Yi,*k,*k,*r,*m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "riFo,riF,Z,rem,i,re,C,*y,m,*y,*Yn,r,C,*v,m,*v,v,*Yj,r,*Yj,*Yn,*r,*km,*k,*k",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=r,m,*y,*y,?*y,?m,?r,?*Ym,*v,*v,*v,m,?r,?*Yi,*k,*k,*rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "g,re,C,*y,m,*y,*Yn,r,C,*v,m,*v,*Yj,r,*r,*km,*k",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=r,r,r,m,k,k,r,m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "r,rn,rm,rn,r,km,k,k",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=q,q,q,r,r,?r,m,k,k,r,m,k",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "q,qn,qm,q,rn,qm,qn,r,k,k,k,m",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_movabs_operand,
    "i,r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "a,rn",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    x86_64_movabs_operand,
    "i,r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "a,rn",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    x86_64_movabs_operand,
    "i,r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "a,re",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    x86_64_movabs_operand,
    "i,r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "a,re",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=a,r",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    x86_64_movabs_operand,
    "i,r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=a,r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    x86_64_movabs_operand,
    "i,r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=a,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    x86_64_movabs_operand,
    "i,r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=a,r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    x86_64_movabs_operand,
    "i,r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "+r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "+r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "+q,r",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "+q,r",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "+r,r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "+r,r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "+qm,q",
    QImode,
    1,
    0,
    1,
    1
  },
  {
    general_operand,
    "qn,m",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "+rm,r",
    HImode,
    1,
    0,
    1,
    1
  },
  {
    general_operand,
    "rn,m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "+q",
    QImode,
    1,
    0,
    1,
    0
  },
  {
    const0_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "+r",
    HImode,
    1,
    0,
    1,
    0
  },
  {
    const0_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=R",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    ext_register_operand,
    "Q",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=R",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    ext_register_operand,
    "Q",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=QBc,?R,m",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    ext_register_operand,
    "Q,Q,Q",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    ext_register_operand,
    "+Q,Q",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "QnBc,m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    ext_register_operand,
    "+Q,Q",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "QnBc,m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    ext_register_operand,
    "+Q,Q",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "QnBc,m",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    ext_register_operand,
    "+Q",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    ext_register_operand,
    "Q",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    ext_register_operand,
    "+Q",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Q",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    push_operand,
    "=<,<",
    TFmode,
    0,
    0,
    1,
    1
  },
  {
    general_no_elim_operand,
    "v,*roC",
    TFmode,
    0,
    0,
    1,
    1
  },
  {
    push_operand,
    "=<,<,<,<,<",
    XFmode,
    0,
    0,
    1,
    1
  },
  {
    general_no_elim_operand,
    "f,r,*r,oF,oC",
    XFmode,
    0,
    0,
    1,
    1
  },
  {
    push_operand,
    "=<,<,<,<,<,<",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    general_no_elim_operand,
    "f,r,*r,oF,rmC,x",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    push_operand,
    "=<,<,<",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    general_no_elim_operand,
    "f,rmF,x",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=v,v,m,?*r,!o",
    TFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "C,vm,v,*roF,*rC",
    TFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=f,m,f,?r,!o,?*r,!o,!o,!o,r,o,o",
    XFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "fm,f,G,roF,r,*roF,*r,F,C,roF,rF,rC",
    XFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=Yf*f,m,Yf*f,?r,!o,?*r,!o,!o,?r,?m,?r,?r,v,v,v,m,*x,*x,*x,m,r,Yi,r,o,r,m",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "Yf*fm,Yf*f,G,roF,r,*roF,*r,F,rm,rC,C,F,C,v,m,v,C,*x,m,*x,Yj,r,roF,rF,rmF,rC",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=Yf*f,m,Yf*f,?r,?m,v,v,v,m,?r,?Yi,!*y,!*y,!m,!r,!*Ym,r,m",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "Yf*fm,Yf*f,G,rmF,rF,C,v,m,v,Yj,r,*y,m,*y,*Yn,r,rmF,rF",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "+f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "+f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    fp_register_operand,
    "+f",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    fp_register_operand,
    "+f",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    fp_register_operand,
    "+f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    fp_register_operand,
    "+f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=r,?r,?o,r,o,?*Ym,?!*y,?r,?*Yi,?*x,?*x,?*v,*r",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_zext_operand,
    "0,rm,r,rmWz,0,r,m,*Yj,r,m,*x,*v,*k",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r,?&q",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "0,qm",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r,?&r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "0,rm",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r,*r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "qm,*k",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r,*r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "rm,*k",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r,?&q",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "0,qm",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r,*r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "qm,*k",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=&q",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "qm",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=&r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "rm",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "qm",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "rm",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=*A,r,?r,?*o",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0,0,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=X,X,X,&r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "=*a,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "*0,rm",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "qm",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=*a,r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "*0,qm",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimm_ssenomem_operand,
    "=f,m,v",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "fm,f,vm",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=f,m",
    XFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "fm,f",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=f,m",
    XFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "fm,f",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=fm,v",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "f,vm",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=fm",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "f",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=m,v,?f,?v,?*r",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "f,vm,f,f,f",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "=X,X,m,m,m",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=m,?f,?v,?*r",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "f,f,f,f",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "=X,m,m,m",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "=m",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=m,?f,?v,?*r",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "f,f,f,f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=X,m,m,m",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=m,?f,?v,?*r",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "f,f,f,f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=X,m,m,m",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=f",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&x,&x",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=x,&x",
    V4SFmode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=x,x",
    V4SFmode,
    0,
    0,
    0,
    0
  },
  {
    nonimmediate_operand,
    "xm,xm",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "m,x",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=&x,&x",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=x,&x",
    V2DFmode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=x,x",
    V2DFmode,
    0,
    0,
    0,
    0
  },
  {
    nonimmediate_operand,
    "xm,xm",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "m,x",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "f",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&1f",
    XFmode,
    0,
    0,
    0,
    0
  },
  {
    memory_operand,
    "=m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "f",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&1f",
    XFmode,
    0,
    0,
    0,
    0
  },
  {
    memory_operand,
    "=m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "f",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&1f",
    XFmode,
    0,
    0,
    0,
    0
  },
  {
    nonimmediate_operand,
    "=m,?r",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "f,f",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=X,m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&1f,&1f",
    XFmode,
    0,
    0,
    0,
    0
  },
  {
    nonimmediate_operand,
    "=m,?r",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "f,f",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=X,m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&1f,&1f",
    XFmode,
    0,
    0,
    0,
    0
  },
  {
    nonimmediate_operand,
    "=m,?r",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "f,f",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=X,m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&1f,&1f",
    XFmode,
    0,
    0,
    0,
    0
  },
  {
    memory_operand,
    "=m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "f",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&1f",
    XFmode,
    0,
    0,
    0,
    0
  },
  {
    nonimmediate_operand,
    "=m,?r",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "f,f",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m,m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "m,m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "=X,m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&1f,&1f",
    XFmode,
    0,
    0,
    0,
    0
  },
  {
    memory_operand,
    "=m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "f",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "=m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "f",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=m,?r",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "f,f",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m,m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "m,m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "=X,m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=m,?r",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "f,f",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m,m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "m,m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "=X,m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=f",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=f,v,v",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m,r,m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=f,v,v",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m,r,m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=f",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=f",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=f,f",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m,?r",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "=X,m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=X,x",
    V4SImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=X,x",
    V4SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "=f,f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m,?r",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "=X,m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=X,x",
    V4SImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=X,x",
    V4SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "=f,f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m,?r",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "=X,m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=X,x",
    V4SImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=X,x",
    V4SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "=f",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "=m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=x",
    DImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "=f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "=m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=x",
    DImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "=f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "=m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=x",
    DImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    address_no_seg_operand,
    "Ts",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=r,o",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "%0,0",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_hilo_general_operand,
    "ronF,rnF",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=r,o",
    TImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "%0,0",
    TImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_hilo_general_operand,
    "roWd,rWd",
    TImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=r,rm,r,r",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "%0,0,r,r",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_general_operand,
    "rme,re,0,le",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=r,rm,r,r",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "%0,0,r,r",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_general_operand,
    "rme,re,0,le",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=rm,r,r,Yp",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "%0,0,r,Yp",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "rn,rm,0,ln",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=qm,q,q,r,r,Yp",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "%0,0,q,0,r,Yp",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "qn,qm,0,rn,0,ln",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "+qm,q",
    QImode,
    1,
    0,
    1,
    1
  },
  {
    general_operand,
    "qn,qm",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=q,qm,q",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "%0,0,q",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "qmn,qn,0",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=r,rm,r",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "%0,0,r",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "rmn,rn,0",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=r,rm,r",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "%0,0,r",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_general_operand,
    "rme,re,0",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=r,rm,r",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "%0,0,r",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_general_operand,
    "rme,re,0",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=q,q",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    nonimmediate_operand,
    "%0,q",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "qmn,0",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=r,r",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    nonimmediate_operand,
    "%0,r",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "rmn,0",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=r,r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    nonimmediate_operand,
    "%0,r",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_general_operand,
    "rme,0",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=r,r",
    DImode,
    0,
    0,
    0,
    0
  },
  {
    nonimmediate_operand,
    "%0,r",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_general_operand,
    "rme,0",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=qm",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    nonimmediate_operand,
    "0",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "n",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=rm",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    nonimmediate_operand,
    "0",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "n",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=rm",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    nonimmediate_operand,
    "0",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    ext_register_operand,
    "+Q,Q",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    ext_register_operand,
    "0,0",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "QnBc,m",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    ext_register_operand,
    "+Q",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    ext_register_operand,
    "%0",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    ext_register_operand,
    "Q",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=q,qm",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "%0,0",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    sext_operand,
    "qmWe,qWe",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=r,rm",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "%0,0",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    sext_operand,
    "rmWe,rWe",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=r,rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "%0,0",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_sext_operand,
    "rmWe,rWe",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=r,rm",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "%0,0",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_sext_operand,
    "rmWe,rWe",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=qm",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_immediate_operand,
    "n",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "i",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=rm",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_immediate_operand,
    "n",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_immediate_operand,
    "e",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "i",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=rm",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_immediate_operand,
    "e",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "i",
    TImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    index_register_operand,
    "l",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    index_register_operand,
    "l",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    index_register_operand,
    "l",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const248_operand,
    "n",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "ri",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    index_register_operand,
    "l",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const248_operand,
    "n",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "ri",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    index_register_operand,
    "l",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const123_operand,
    "n",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "ri",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    index_register_operand,
    "l",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const123_operand,
    "n",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "ri",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    index_register_operand,
    "l",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const248_operand,
    "n",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    index_register_operand,
    "l",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const248_operand,
    "n",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    index_register_operand,
    "l",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const123_operand,
    "n",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    index_register_operand,
    "l",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const123_operand,
    "n",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    index_register_operand,
    "l",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "n",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "n",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    index_register_operand,
    "l",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "n",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "n",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    index_register_operand,
    "l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "n",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "n",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=r,o",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,0",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_hilo_general_operand,
    "ronF,rnF",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=r,o",
    TImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,0",
    TImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_hilo_general_operand,
    "roWd,rWd",
    TImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=qm,q",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,0",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "qn,qm",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=rm,r",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,0",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "rn,rm",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=rm,r",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,0",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_general_operand,
    "re,rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=rm,r",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,0",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_general_operand,
    "re,rm",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=qm,q",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,0",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    sext_operand,
    "qWe,qm",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=rm,r",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,0",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    sext_operand,
    "rWe,rm",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=rm,r",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,0",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_sext_operand,
    "rWe,rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=rm,r",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,0",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_sext_operand,
    "rWe,rm",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=qm,q",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "%0,0",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "qn,qm",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    flags_reg_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    ix86_carry_flag_operator,
    "",
    QImode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "=rm,r",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "%0,0",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "rn,rm",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    flags_reg_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    ix86_carry_flag_operator,
    "",
    HImode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "=rm,r",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "%0,0",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_general_operand,
    "re,rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    flags_reg_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    ix86_carry_flag_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "=rm,r",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "%0,0",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_general_operand,
    "re,rm",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    flags_reg_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    ix86_carry_flag_operator,
    "",
    DImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    flags_reg_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    ix86_carry_flag_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "rm",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    flags_reg_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    ix86_carry_flag_operator,
    "",
    DImode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "=qm,q",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,0",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "qn,qm",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    flags_reg_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    ix86_carry_flag_operator,
    "",
    QImode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "=rm,r",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,0",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "rn,rm",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    flags_reg_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    ix86_carry_flag_operator,
    "",
    HImode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "=rm,r",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,0",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_general_operand,
    "re,rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    flags_reg_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    ix86_carry_flag_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "=rm,r",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,0",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_general_operand,
    "re,rm",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    flags_reg_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    ix86_carry_flag_operator,
    "",
    DImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "0",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    flags_reg_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    ix86_carry_flag_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "0",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "rm",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    flags_reg_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    ix86_carry_flag_operator,
    "",
    DImode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "=q",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    nonimmediate_operand,
    "%0",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "qmn",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=r",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    nonimmediate_operand,
    "%0",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "rmn",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    nonimmediate_operand,
    "%0",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_general_operand,
    "rme",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r,r,r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%rm,rm,0",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "K,n,mr",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r,r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%rm,rm,0",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_general_operand,
    "K,e,mr",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=a",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "qm",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%rm,0",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_sext_operand,
    "We,mr",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "mr",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r,r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "rm,rm",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    immediate_operand,
    "K,n",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "K,i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "rm,rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_immediate_operand,
    "K,e",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "K,i",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=a",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "rm",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=d",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "=a",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=d",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%d",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "n",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r,A",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%d,0",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "rm,rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=A",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=a",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "qm",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=d",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%a",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=1",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "=a",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&d",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=a",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&d",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "rm",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=a",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=d",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "rm",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "1",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=a",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=d",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "1",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=a",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "qm",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%!*a,q,qm,r",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "n,n,qn,n",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "%!*a,q,qm",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "n,n,qn",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "%!*a,r,rm",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "n,n,rn",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "%!*a,r,rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_general_operand,
    "e,e,re",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    flags_reg_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    compare_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "rm",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "n",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "n",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=r,rm,r",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "%0,0,0",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_szext_general_operand,
    "Z,re,rm",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=rm,r,Ya",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "%0,0,qm",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "rn,rm,L",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=rm,r,Ya",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "%0,0,qm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_general_operand,
    "re,rm,L",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=qm,q,r",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "%0,0,0",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "qn,qmn,rn",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "+qm,q",
    QImode,
    1,
    0,
    1,
    1
  },
  {
    general_operand,
    "qn,qmn",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=q,qm,*r",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "%0,0,0",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "qmn,qn,n",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=q,qm",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "%0,0",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "qmn,qn",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=r,rm",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "%0,0",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "rmn,rn",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=r,rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "%0,0",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_general_operand,
    "rme,re",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "+q,qm",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "qmn,qn",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r,&r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r,0",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "rm,rm",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "r,m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=r,r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "r,m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=r,r",
    DImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "r,r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "r,m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=r,rm",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "%0,0",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_general_operand,
    "rme,re",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=q,m,r",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "%0,0,0",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "qmn,qn,rn",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "+q,m",
    QImode,
    1,
    0,
    1,
    1
  },
  {
    general_operand,
    "qmn,qn",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "+q,qm",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "qmn,qn",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=r",
    DImode,
    0,
    0,
    0,
    0
  },
  {
    nonimmediate_operand,
    "%0",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_general_operand,
    "rme",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=ro",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=ro",
    TImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0",
    TImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=qm",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=rm",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=rm",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yv,Yv,f,!r",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,Yv,0,0",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "Yvm,0,X,X",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    absneg_operator,
    "",
    SFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=Yv,Yv,f,!r",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,Yv,0,0",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "Yvm,0,X,X",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    absneg_operator,
    "",
    DFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=f,!r",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    absneg_operator,
    "",
    XFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=Yv,Yv",
    TFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,Yv",
    TFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "Yvm,0",
    TFmode,
    0,
    0,
    1,
    1
  },
  {
    absneg_operator,
    "",
    TFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=f",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yv",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "YvmC",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "Yvm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=Yv",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "YvmC",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "Yvm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=Yv",
    TFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "YvmC",
    TFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    TFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "Yvm",
    TFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=Yv,Yv,Yv,Yv,Yv",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=Yv,Yv,Yv,Yv,Yv",
    V4SFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "Yv,0,0,Yv,Yv",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1,1,Yv,1,Yv",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "X,Yvm,Yvm,0,0",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,Yvm,1,Yvm,1",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=Yv,Yv,Yv,Yv,Yv",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=Yv,Yv,Yv,Yv,Yv",
    V2DFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "Yv,0,0,Yv,Yv",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1,1,Yv,1,Yv",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "X,Yvm,Yvm,0,0",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,Yvm,1,Yvm,1",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=Yv,Yv,Yv,Yv,Yv",
    TFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=Yv,Yv,Yv,Yv,Yv",
    TFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "Yv,0,0,Yv,Yv",
    TFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1,1,Yv,1,Yv",
    TFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "X,Yvm,Yvm,0,0",
    TFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,Yvm,1,Yvm,1",
    TFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=qm,r",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,0",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=&r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_pm1_operand,
    "0n",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "Jc",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "+r*m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "Ic",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "c,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "c,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=rm,r,r",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,l,rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "cI,M,r",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=rm,r,r",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,l,rm",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "cJ,M,r",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=rm,Yp",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,l",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "cI,M",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=qm,r,Yp",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,0,l",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "cI,cI,M",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "+qm",
    QImode,
    1,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "cI",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=qm",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    const_1_to_31_operand,
    "I",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=rm",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    const_1_to_31_operand,
    "I",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const_1_to_31_operand,
    "I",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=rm",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const_1_to_63_operand,
    "J",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=q",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_1_to_31_operand,
    "I",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=r",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_1_to_31_operand,
    "I",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_1_to_31_operand,
    "I",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=r",
    DImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    const_1_to_63_operand,
    "J",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "Jc",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=*d,rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "*a,0",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=rm,r",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "cI,r",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=rm,r",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,rm",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "cJ,r",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=qm",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "cI",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=rm",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "cI",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "c",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "c",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    const_1_to_31_operand,
    "I",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_31_operand,
    "I",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=rm,r",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "cI,I",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=rm,r",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,rm",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "cJ,J",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "rN",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    bt_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    bt_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    bt_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    bt_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    bt_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    bt_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=q",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    ix86_comparison_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "=qm",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    ix86_comparison_operator,
    "",
    QImode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "+qm",
    QImode,
    1,
    0,
    1,
    1
  },
  {
    ix86_comparison_operator,
    "",
    QImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=x,x",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm,xm",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    sse_comparison_operator,
    "",
    SFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=x,x",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm,xm",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    sse_comparison_operator,
    "",
    DFmode,
    0,
    1,
    0,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    ix86_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    ix86_fp_comparison_operator,
    "",
    CCFPmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "f",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=a",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    ix86_fp_comparison_operator,
    "",
    CCFPmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=a",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    ix86_fp_comparison_operator,
    "",
    CCFPmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=a",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    ix86_fp_comparison_operator,
    "",
    CCFPmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=a",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    ix86_fp_comparison_operator,
    "",
    CCFPmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "f",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "fm",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=a",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    ix86_fp_comparison_operator,
    "",
    CCFPmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "fm",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=a",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    ix86_fp_comparison_operator,
    "",
    CCFPUmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "f",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "f",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=a",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    ix86_fp_comparison_operator,
    "",
    CCFPUmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=a",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    ix86_fp_comparison_operator,
    "",
    CCFPUmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=a",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    ix86_swapped_fp_comparison_operator,
    "",
    CCFPmode,
    0,
    1,
    0,
    0
  },
  {
    float_operator,
    "",
    SFmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "f",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=a",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    ix86_swapped_fp_comparison_operator,
    "",
    CCFPmode,
    0,
    1,
    0,
    0
  },
  {
    float_operator,
    "",
    DFmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=a",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    ix86_swapped_fp_comparison_operator,
    "",
    CCFPmode,
    0,
    1,
    0,
    0
  },
  {
    float_operator,
    "",
    XFmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=a",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    ix86_swapped_fp_comparison_operator,
    "",
    CCFPmode,
    0,
    1,
    0,
    0
  },
  {
    float_operator,
    "",
    SFmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "f",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=a",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    ix86_swapped_fp_comparison_operator,
    "",
    CCFPmode,
    0,
    1,
    0,
    0
  },
  {
    float_operator,
    "",
    DFmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=a",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    ix86_swapped_fp_comparison_operator,
    "",
    CCFPmode,
    0,
    1,
    0,
    0
  },
  {
    float_operator,
    "",
    XFmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=a",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    indirect_branch_operand,
    "rBw",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    indirect_branch_operand,
    "rBw",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    indirect_branch_operand,
    "rBw",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    indirect_branch_operand,
    "rBw",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    call_insn_operand,
    "lBwBz",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    call_insn_operand,
    "rBwBz",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    GOT_memory_operand,
    "Bg",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_no_elim_operand,
    "U",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    GOT32_symbol_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    sibcall_insn_operand,
    "UBsBz",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    sibcall_insn_operand,
    "UBsBz",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    call_insn_operand,
    "lBwBz",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    sibcall_insn_operand,
    "UBsBz",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "Bs",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    sibcall_insn_operand,
    "UBsBz",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    BLKmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&q",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "rm",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "r,m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=r,r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    nonimmediate_operand,
    "r,m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "r",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    nonimmediate_operand,
    "rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "r",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "N",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_operand,
    "N",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=r,r,m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,m,r",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "+Q,r",
    HImode,
    1,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=r",
    DImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=&r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=Q",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=&Q",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=Q",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=a",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yb",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    tls_symbolic_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    constant_call_address_operand,
    "Bz",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=d",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=c",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "=a",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yb",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    constant_call_address_operand,
    "Bz",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=d",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=c",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "=a",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "b",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    constant_call_address_operand,
    "Bz",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    tls_symbolic_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=d",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=c",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "=r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "b",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    tls_symbolic_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=a",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    tls_symbolic_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "b",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&a",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    tls_symbolic_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "b",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    tls_modbase_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=f,x,v",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0,0,v",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "fm,xm,vm",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    binary_fp_operator,
    "",
    SFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=f,x,v",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0,0,v",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "fm,xm,vm",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    binary_fp_operator,
    "",
    DFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=x",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=f,f,x,v",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    x87nonimm_ssenomem_operand,
    "0,fm,0,v",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "fm,0,xm,vm",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    binary_fp_operator,
    "",
    SFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=f,f,x,v",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    x87nonimm_ssenomem_operand,
    "0,fm,0,v",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "fm,0,xm,vm",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    binary_fp_operator,
    "",
    DFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=f",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    binary_fp_operator,
    "",
    SFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    binary_fp_operator,
    "",
    DFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=f",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    binary_fp_operator,
    "",
    SFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    binary_fp_operator,
    "",
    DFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=f",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    binary_fp_operator,
    "",
    SFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    binary_fp_operator,
    "",
    DFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=f",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    binary_fp_operator,
    "",
    SFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    binary_fp_operator,
    "",
    DFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=f,f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "fm,0",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0,f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    binary_fp_operator,
    "",
    DFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=f,f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "fm,0",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    binary_fp_operator,
    "",
    DFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=f,f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,f",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "fm,0",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    binary_fp_operator,
    "",
    DFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    binary_fp_operator,
    "",
    XFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=f,f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "f,0",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    binary_fp_operator,
    "",
    XFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    binary_fp_operator,
    "",
    XFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    binary_fp_operator,
    "",
    XFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    binary_fp_operator,
    "",
    XFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    binary_fp_operator,
    "",
    XFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=f,f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "fm,0",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0,f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    binary_fp_operator,
    "",
    XFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=f,f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "fm,0",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0,f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    binary_fp_operator,
    "",
    XFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=f,f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "fm,0",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    binary_fp_operator,
    "",
    XFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=f,f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "fm,0",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    binary_fp_operator,
    "",
    XFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=f,f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,f",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "fm,0",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    binary_fp_operator,
    "",
    XFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=f,f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "fm,0",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    binary_fp_operator,
    "",
    XFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=v",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=u",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=u",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=u",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=u",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    const_double_operand,
    "F",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=f",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=u",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_double_operand,
    "F",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=u",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_double_operand,
    "F",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "u",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=2",
    XFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "=f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "u",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=2",
    XFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "=f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "u",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=2",
    XFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "=f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "u",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=2",
    XFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "=f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "u",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=2",
    XFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "=x,v",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,v",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "n,n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,v",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "n,n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&1f",
    XFmode,
    0,
    0,
    0,
    0
  },
  {
    nonimmediate_operand,
    "=m,?r",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "f,f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=X,m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&1f,&1f",
    XFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=f",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&1f",
    XFmode,
    0,
    0,
    0,
    0
  },
  {
    nonimmediate_operand,
    "=m,?r",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "f,f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m,m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "m,m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "=X,m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&1f,&1f",
    XFmode,
    0,
    0,
    0,
    0
  },
  {
    memory_operand,
    "=m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "=m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=m,?r",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "f,f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m,m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "m,m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "=X,m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=m,?r",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "f,f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m,m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "m,m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "=X,m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=D",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=S",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=D",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=S",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=D",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=S",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=c",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "2",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=D",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=S",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=c",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "2",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=D",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "a",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=D",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "a",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=D",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "a",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=D",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "a",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=D",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "a",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=D",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "a",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=D",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=c",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "a",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=D",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=c",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "a",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=D",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=c",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "a",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=D",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=c",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "a",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=S",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=D",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=c",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "2",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=S",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=D",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=c",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "2",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&c",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=D",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "a",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&c",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=D",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "a",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "i",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    ix86_carry_flag_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=r,r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    ix86_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "rm,0",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,rm",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    ix86_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "rm,0",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r,r",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    ix86_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "r,0",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,r",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=f,f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    fcmov_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "f,0",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,f",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=f,f,&r,&r,r,r",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    fcmov_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "f,0,rm,0,rm,0",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,f,0,rm,0,rm",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=f,f,r,r",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    fcmov_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "f,0,rm,0",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,f,0,rm",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0,v",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "xm,vm",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0,v",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "xm,vm",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm,vm",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm,vm",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    x86_64_nonmemory_operand,
    "re,le",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r,r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    x86_64_nonmemory_operand,
    "re,le",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=a",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=a",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "n",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    address_operand,
    "p",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    address_operand,
    "p",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    memory_operand,
    "=m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&r",
    DImode,
    0,
    0,
    0,
    0
  },
  {
    memory_operand,
    "=m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    memory_operand,
    "=m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "i",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&r",
    DImode,
    0,
    0,
    0,
    0
  },
  {
    flags_reg_operand,
    "",
    CCZmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    flags_reg_operand,
    "",
    CCZmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&r",
    DImode,
    0,
    0,
    0,
    0
  },
  {
    flags_reg_operand,
    "",
    CCZmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=r",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    flags_reg_operand,
    "",
    CCZmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "i",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=r",
    DImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "qm",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "rm",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=A",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "c",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=A",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=c",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    BLKmode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "m",
    BLKmode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "=m",
    BLKmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "A",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    BLKmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "A",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=a,m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "+a",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "c",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "a",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "b",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "a",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "c",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "d",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "a",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "c",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "d",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=w",
    BND32mode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    address_mpx_no_base_operand,
    "Tb",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    bnd_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=w",
    BND64mode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    address_mpx_no_base_operand,
    "Tb",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    bnd_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    nonimmediate_operand,
    "=w,m",
    BND32mode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "wm,w",
    BND32mode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=w,m",
    BND64mode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "wm,w",
    BND64mode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "w",
    BND32mode,
    0,
    0,
    1,
    0
  },
  {
    address_no_seg_operand,
    "Ts",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    bnd_mem_operator,
    "",
    BLKmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "w",
    BND64mode,
    0,
    0,
    1,
    0
  },
  {
    address_no_seg_operand,
    "Ts",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    bnd_mem_operator,
    "",
    BLKmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=w",
    BND32mode,
    0,
    0,
    1,
    0
  },
  {
    address_mpx_no_index_operand,
    "Ti",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    bnd_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=w",
    BND64mode,
    0,
    0,
    1,
    0
  },
  {
    address_mpx_no_index_operand,
    "Ti",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "l",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    bnd_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    address_mpx_no_index_operand,
    "Ti",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "l",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    BND32mode,
    0,
    0,
    1,
    0
  },
  {
    bnd_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    bnd_mem_operator,
    "",
    BLKmode,
    0,
    0,
    1,
    1
  },
  {
    address_mpx_no_index_operand,
    "Ti",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "l",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "w",
    BND64mode,
    0,
    0,
    1,
    0
  },
  {
    bnd_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    bnd_mem_operator,
    "",
    BLKmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    symbol_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=a",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=d",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "c",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "a",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "d",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "c",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=r,o,r,r,m,?!y,!y,?!y,m,r,?!Ym,v,v,v,m,r,Yi,!Ym,*Yi",
    V8QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "rCo,rC,C,rm,rC,C,!y,m,?!y,?!Yn,r,C,v,m,v,Yj,r,*Yj,!Yn",
    V8QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=r,o,r,r,m,?!y,!y,?!y,m,r,?!Ym,v,v,v,m,r,Yi,!Ym,*Yi",
    V4HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "rCo,rC,C,rm,rC,C,!y,m,?!y,?!Yn,r,C,v,m,v,Yj,r,*Yj,!Yn",
    V4HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=r,o,r,r,m,?!y,!y,?!y,m,r,?!Ym,v,v,v,m,r,Yi,!Ym,*Yi",
    V2SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "rCo,rC,C,rm,rC,C,!y,m,?!y,?!Yn,r,C,v,m,v,Yj,r,*Yj,!Yn",
    V2SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=r,o,r,r,m,?!y,!y,?!y,m,r,?!Ym,v,v,v,m,r,Yi,!Ym,*Yi",
    V1DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "rCo,rC,C,rm,rC,C,!y,m,?!y,?!Yn,r,C,v,m,v,Yj,r,*Yj,!Yn",
    V1DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=r,o,r,r,m,?!y,!y,?!y,m,r,?!Ym,v,v,v,m,r,Yi,!Ym,*Yi",
    V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "rCo,rC,C,rm,rC,C,!y,m,?!y,?!Yn,r,C,v,m,v,Yj,r,*Yj,!Yn",
    V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "=m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "y",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0",
    V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "ym",
    V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=y,y",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "0,ym",
    V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "ym,0",
    V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=y",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "ym",
    V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=y",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "ym",
    V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0",
    V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "ym",
    V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "ym",
    V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "ym",
    V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=y",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "ym",
    V2SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=y",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y,y",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "0,rm",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "ym,C",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=x,m,y,m,f,r",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "xm,x,ym,y,m,m",
    V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=y,x,x,y,x,f,r",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,x,x,o,o,o,o",
    V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=y",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0",
    V8QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "ym",
    V8QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=y",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "0",
    V8QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "ym",
    V8QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0",
    V4HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "ym",
    V4HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "0",
    V4HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "ym",
    V4HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0",
    V2SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "ym",
    V2SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "0",
    V2SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "ym",
    V2SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=y",
    V1DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0",
    V1DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "ym",
    V1DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=y",
    V1DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "0",
    V1DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "ym",
    V1DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0",
    V4HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "ym",
    V4HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=y",
    V1DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0",
    V2SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "ym",
    V2SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "yN",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "yN",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    V1DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V1DImode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "yN",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "ym",
    V8QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "ym",
    V4HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "ym",
    V2SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=y",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "ym",
    V4HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "ym",
    V2SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "rm",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "ym",
    V4HImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "ym",
    V2SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y,y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "0,rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "ym,C",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=x,m,y,m,r",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "xm,x,ym,y,m",
    V2SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=y,x,x,y,x,r",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,x,x,o,o,o",
    V2SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=y",
    V1DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "ym",
    V8QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "D",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "D",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "y",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    emms_operation,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "=v,v,v,m",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_or_sse_const_operand,
    "C,BC,vm,v",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=v,v,v,m",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_or_sse_const_operand,
    "C,BC,vm,v",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=v,v,v,m",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_or_sse_const_operand,
    "C,BC,vm,v",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=v,v,v,m",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_or_sse_const_operand,
    "C,BC,vm,v",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=v,v,v,m",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_or_sse_const_operand,
    "C,BC,vm,v",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=v,v,v,m",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_or_sse_const_operand,
    "C,BC,vm,v",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=v,v,v,m",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_or_sse_const_operand,
    "C,BC,vm,v",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=v,v,v,m",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_or_sse_const_operand,
    "C,BC,vm,v",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=v,v,v,m",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_or_sse_const_operand,
    "C,BC,vm,v",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=v,v,v,m",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_or_sse_const_operand,
    "C,BC,vm,v",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=v,v,v,m",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_or_sse_const_operand,
    "C,BC,vm,v",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=v,v,v,m",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_or_sse_const_operand,
    "C,BC,vm,v",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=v,v,v,m",
    V4TImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_or_sse_const_operand,
    "C,BC,vm,v",
    V4TImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=v,v,v,m",
    V2TImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_or_sse_const_operand,
    "C,BC,vm,v",
    V2TImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=v,v,v,m",
    V1TImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_or_sse_const_operand,
    "C,BC,vm,v",
    V1TImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=v,v,v,m",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_or_sse_const_operand,
    "C,BC,vm,v",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=v,v,v,m",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_or_sse_const_operand,
    "C,BC,vm,v",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=v,v,v,m",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_or_sse_const_operand,
    "C,BC,vm,v",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=v,v,v,m",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_or_sse_const_operand,
    "C,BC,vm,v",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=v,v,v,m",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_or_sse_const_operand,
    "C,BC,vm,v",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=v,v,v,m",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_or_sse_const_operand,
    "C,BC,vm,v",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v,v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=?x,x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "r,m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&x,X",
    V4SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "=x",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "=m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=k",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "k",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "k",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=k",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "k",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "k",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=k",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "k",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "k",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=k",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "k",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "k",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=k",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "k",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "n",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=k",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "k",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "n",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=k",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "k",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "n",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=k",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "k",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "n",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=k",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "k",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "k",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=k",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "k",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "k",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=k",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "k",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "k",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x,v,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "0,xBm,v,m",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,0,vm,v",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    absneg_operator,
    "",
    V16SFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=x,x,v,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "0,xBm,v,m",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,0,vm,v",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    absneg_operator,
    "",
    V8SFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=x,x,v,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "0,xBm,v,m",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,0,vm,v",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    absneg_operator,
    "",
    V4SFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=x,x,v,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "0,xBm,v,m",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,0,vm,v",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    absneg_operator,
    "",
    V8DFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=x,x,v,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "0,xBm,v,m",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,0,vm,v",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    absneg_operator,
    "",
    V4DFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=x,x,v,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "0,xBm,v,m",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,0,vm,v",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    absneg_operator,
    "",
    V2DFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=x,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "0,v",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "0,v",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "0,v",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "0,v",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "0,v",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "0,v",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "0,v",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "0,v",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "0,v",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "0,v",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "0,v",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "0,v",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,v",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,v",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm,xm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0,x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,v",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,v",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,v",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,v",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,xm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,xm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,xm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_1_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_1_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_1_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_1_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_1_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_1_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_31_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_31_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_31_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_31_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0,x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,xm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    sse_comparison_operator,
    "",
    V8SFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=x,x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0,x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,xm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    sse_comparison_operator,
    "",
    V4SFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=x,x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0,x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,xm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    sse_comparison_operator,
    "",
    V4DFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=x,x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0,x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,xm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    sse_comparison_operator,
    "",
    V2DFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=x,x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,xm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    sse_comparison_operator,
    "",
    V8SFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=x,x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,xm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    sse_comparison_operator,
    "",
    V4SFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=x,x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,xm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    sse_comparison_operator,
    "",
    V4DFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=x,x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,xm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    sse_comparison_operator,
    "",
    V2DFmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_7_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_7_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_7_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_7_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_7_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_7_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_7_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_7_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_7_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_7_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_31_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_31_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_31_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_31_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_31_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_31_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_31_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_31_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_31_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_31_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_7_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_7_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_7_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_7_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_7_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_7_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_31_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_31_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_31_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_31_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_31_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_31_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_31_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_31_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    sse_comparison_operator,
    "",
    HImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    sse_comparison_operator,
    "",
    QImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    sse_comparison_operator,
    "",
    QImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    sse_comparison_operator,
    "",
    QImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    sse_comparison_operator,
    "",
    QImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    sse_comparison_operator,
    "",
    QImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x,v,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x,v,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,xm,vm,vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C,0C,0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk,Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x,v,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x,v,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,xm,vm,vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C,0C,0C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk,Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x,v,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x,v,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,xm,vm,vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C,0C,0C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk,Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x,v,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x,v,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,xm,vm,vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C,0C,0C",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk,Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x,v,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,x,v,v",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,xm,vm,vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C,0C,0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk,Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x,v,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,x,v,v",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,xm,vm,vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C,0C,0C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk,Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x,v,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,x,v,v",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,xm,vm,vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C,0C,0C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk,Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x,v,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,x,v,v",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,xm,vm,vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C,0C,0C",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk,Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%v",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%v",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x,v,v",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x,v,v",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x,v,v",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x,v,v",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x,v,v",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x,v,v",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x,v,v",
    TFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x,v,v",
    TFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,xm,vm,v",
    TFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x,v,v",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0,x,v,v",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x,v,v",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x,v,v",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0,x,v,v",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x,v,v",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x,v,v",
    TFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,x,v,v",
    TFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,xm,vm,v",
    TFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v,v,v,x,x",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0,0,v,x,x",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm,v,vm,x,m",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "v,vm,0,xm,x",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v,v,v,x,x",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0,0,v,x,x",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm,v,vm,x,m",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "v,vm,0,xm,x",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v,v,v,x,x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0,0,v,x,x",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm,v,vm,x,m",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "v,vm,0,xm,x",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v,v,v,x,x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0,0,v,x,x",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm,v,vm,x,m",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "v,vm,0,xm,x",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v,v,v,x,x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0,0,v,x,x",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm,v,vm,x,m",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "v,vm,0,xm,x",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v,v,v,x,x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0,0,v,x,x",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm,v,vm,x,m",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "v,vm,0,xm,x",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v,v,v",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,0,v",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "vm,v,vm",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "v,vm,0",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v,v,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,0,v",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "vm,v,vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "v,vm,0",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v,v,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0,0,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v,v,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v,v,0",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,0,v",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "vm,v,vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "v,vm,0",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C,C,C",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk,Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0,0,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v,v,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v,v,0",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "C,C,C",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk,Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,0,v",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "vm,v,vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "v,vm,0",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C,C,C",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk,Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,0,v",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "vm,v,vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "v,vm,0",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C,C,C",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk,Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v,v",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,0,v",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "vm,v,vm",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "v,vm,0",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v,v,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,0,v",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "vm,v,vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "v,vm,0",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v,v,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0,0,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v,v,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v,v,0",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,0,v",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "vm,v,vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "v,vm,0",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C,C,C",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk,Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%0,0,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v,v,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v,v,0",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "C,C,C",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk,Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,0,v",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "vm,v,vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "v,vm,0",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C,C,C",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk,Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,0,v",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "vm,v,vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "v,vm,0",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C,C,C",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk,Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm,v",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "v,vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,v",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "v,v",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm,v",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "v,vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm,v",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "v,vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm,v",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "v,vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,v",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "v,v",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm,v",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "v,vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm,v",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "v,vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,v",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "v,v",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,v",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "v,v",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,v",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "v,v",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,v",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "v,v",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v,v,x,x",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0,0,v,x,x",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm,v,vm,x,m",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "v,vm,0,xm,x",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v,v,x,x",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0,0,v,x,x",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm,v,vm,x,m",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "v,vm,0,xm,x",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v,v,x,x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0,0,v,x,x",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm,v,vm,x,m",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "v,vm,0,xm,x",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v,v,x,x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0,0,v,x,x",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm,v,vm,x,m",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "v,vm,0,xm,x",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C,C,C,C,C",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk,Yk,Yk,Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v,v,x,x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0,0,v,x,x",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm,v,vm,x,m",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "v,vm,0,xm,x",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v,v,x,x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0,0,v,x,x",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm,v,vm,x,m",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "v,vm,0,xm,x",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C,C,C,C,C",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk,Yk,Yk,Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v,v,x,x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0,0,v,x,x",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm,v,vm,x,m",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "v,vm,0,xm,x",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v,v,x,x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0,0,v,x,x",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm,v,vm,x,m",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "v,vm,0,xm,x",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C,C,C,C,C",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk,Yk,Yk,Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v,v,x,x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0,0,v,x,x",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm,v,vm,x,m",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "v,vm,0,xm,x",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v,v,x,x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0,0,v,x,x",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm,v,vm,x,m",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "v,vm,0,xm,x",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C,C,C,C,C",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk,Yk,Yk,Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "0,0",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "vm,v",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "v,vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "0,0",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "vm,v",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "v,vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%x,x",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "x,m",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "xm,x",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%x,x",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "x,m",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "xm,x",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "ym",
    V2SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "r,m,rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r,m,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "xBm,v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vBm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vBm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "y,m",
    V2SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "r,m,rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vBm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "x,m,vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "x,m,v",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "x,m,vm",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "x,m,vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,m,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "x,m,vm",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vBm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_all_ones_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_all_ones_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_all_ones_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_all_ones_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_all_ones_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_all_ones_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_all_ones_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_all_ones_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_all_ones_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_all_ones_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_all_ones_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_all_ones_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=x,v,x,v,m",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,v,0,v,0",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "x,v,o,o,v",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=x,v,x,v,o",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,v,0,v,0",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "x,v,m,v,v",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vBm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_8_to_11_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_8_to_11_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_12_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_12_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=m,v,v",
    V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "v,v,o",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=x,v,x,v,o",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,v,0,v,0",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "m,m,x,v,v",
    V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=m,v,v",
    V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "v,v,m",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=x,v,x,v,m",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "x,v,0,v,0",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,v,m,m,v",
    V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x,v,Yr,*x,v,v,*y,*y",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "0,0,Yv,0,0,v,m,0,m",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "Yr,*x,Yv,m,m,m,C,*ym,C",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x,*y,*y",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "0,m,0,m",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    reg_or_0_operand,
    "x,C,*y,C",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v,x,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v,0,v",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "x,v,m,m",
    V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=Yr,*x,v,v,Yi,x,x,v,Yr,*x,x,m,m,m",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "C,C,C,C,C,C,0,v,0,0,x,0,0,0",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "Yr,*x,v,m,r,m,x,v,*rm,*rm,*rm,!x,!*re,!*fF",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=Yr,*x,v,v,Yi,x,x,v,Yr,*x,x,m,m,m",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "C,C,C,C,C,C,0,v,0,0,x,0,0,0",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "Yr,*x,v,m,r,m,x,v,*rm,*rm,*rm,!x,!*re,!*fF",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=Yr,*x,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "Yrm,*xm,vm",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "Yrm,*xm,vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "n,n,n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=v,m,f,r",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm,v,m,m",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=rm,rm,rm,Yv,Yv",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yr,*x,v,0,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "n,n,n,n,n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,*r,f",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "o,o,o",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_3_operand,
    "n,n,n",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "0",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "0",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "0",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "0",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "0",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=vm,v",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "v,vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=vm,v",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "v,vm",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v,v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v,v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=vm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "0",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "0",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=vm,vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,vm",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=vm,vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v,v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,vm",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v,v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=v,m",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm,v",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=v,m",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=v,m",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm,v",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=v,m",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v,v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=v,m",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm,v",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v,m",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v,v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=v,m",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm,v",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v,m",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=v,vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v,v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v,v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=v,vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=vm,v",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "v,vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v,v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v,v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=vm,v",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "v,vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "0",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "0",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=xm,vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x,v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=xm,vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=v,m",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm,v",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=v,m",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v,v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=v,m",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm,v",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=x,m,v,m,v,m",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x,x,v,v,v,v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=v,m",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm,v",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=v,m",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v,v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=v,m",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm,v",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=x,m,v,m,v,m",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x,x,v,v,v,v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=x,v,v,x,v,m",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,v,o,o,o,v",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "x,v,1,0,v,0",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm,v",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "1,vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm,1",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=x,v,v,x,v,o",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,v,m,0,v,0",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "x,v,1,m,m,v",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "C",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "C",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "C",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "C",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "C",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "C",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "C",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "C",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "C",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "C",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "C",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "C",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "C",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "C",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "C",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "C",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "C",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "C",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "C",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "C",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "C",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "C",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_16_to_19_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_16_to_19_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_20_to_23_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_20_to_23_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_8_to_11_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_8_to_11_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_24_to_27_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_24_to_27_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_12_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_12_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_28_to_31_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_28_to_31_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_1_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_8_to_9_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_2_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_10_to_11_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_to_5_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_12_to_13_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_6_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_14_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_1_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_to_5_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_2_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_6_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_1_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_2_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_1_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_2_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_1_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_2_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=m,x,Yv,x,*f,r",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "v,0,v,o,o,o",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=m,x,x",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "x,x,o",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=m,x,x,*f,r",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "v,x,m,m,m",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=m,x,x",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "x,x,m",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=x,v,x,v,o,o,o",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,v,0,v,0,0,0",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "m,m,x,v,x,*f,r",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=v,x,v,x,v,x,x,v,m,m,m",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "C,0,v,0,v,x,o,o,0,0,0",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm,m,m,x,v,0,0,v,x,*f,r",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=x,v,x,v,m,x,x,v,o",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "0,v,0,v,0,x,o,o,v",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "x,v,m,m,v,0,0,v,0",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "0,xm,vm",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C,0C",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x,v,x,v,x,x,v,x,x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "0,x,v,m,m,0,x,xm,0,0",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "x,x,v,1,1,m,m,C,x,m",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=v,m",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v,v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=v,m",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v,v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=v,m",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v,v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=v,m",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v,v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=v,m",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v,v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=v,m",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v,v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=v,m",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v,v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=v,m",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v,v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=v,m",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v,v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=v,m",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v,v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=v,m",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v,v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=v,m",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v,v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=v,m",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v,v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=v,m",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v,v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=v,m",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v,v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "",
    V12QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "",
    V14QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "",
    V12QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "",
    V6HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "0,v",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "0,v",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "0,v",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "0,v",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "0,v",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "0,v",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "0,v",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "0,v",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "0,v",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "0,v",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "0,v",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "0,v",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%v",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%v",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%v",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%v",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%v",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%v",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%v",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%v",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%v",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%v",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%v",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%v",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%v",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%v",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x,v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,0,v",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "YrBm,*xBm,vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C,0C",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%x,v",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "xm,vm",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x,v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,x,v",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,xm,vm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x,v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,0,v",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "YrBm,*xBm,vm",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C,0C",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x,v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,0,v",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "YrBm,*xBm,vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C,0C",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x,v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,0,v",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "YrBm,*xBm,vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C,0C",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,vm",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "v,N",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,vm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "v,N",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "v,N",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "v,N",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "xN,xN",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "xN,xN",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "xN,xN",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "xN,xN",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "v,N",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,vm",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "v,N",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,vm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "v,N",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,vm",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "v,N",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,vm",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "v,N",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "xN,vN",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "xN,vN",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "xN,vN",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x,v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x,v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "xN,xN,vN",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C,0C",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x,v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x,v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "xN,xN,vN",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C,0C",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x,v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x,v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "xN,xN,vN",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C,0C",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x,v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x,v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "xN,xN,vN",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C,0C",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "vN,N",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "vN,N",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V4TImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V4TImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_mul_8_operand,
    "n,n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V2TImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V2TImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_mul_8_operand,
    "n,n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V1TImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V1TImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_mul_8_operand,
    "n,n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x,v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,0,v",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "YrBm,*xBm,vm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C,0C",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x,v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,x,v",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,xm,vm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=Yr,*x,v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,0,v",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "YrBm,*xBm,vm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C,0C",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x,v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,x,v",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,xm,vm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%x",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "xm",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%x",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "xm",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%x",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "xm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%x",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "xm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=Yk",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "%v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x,x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,0,x",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "YrBm,*xBm,xm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,x",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,xm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,x",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,xm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,x",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,xm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=Yr,*x,x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0,x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "YrBm,*xBm,xm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,xm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,xm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,xm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x,v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x,v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,xm,vm",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C,0C",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk,Yk",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x,v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x,v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,xm,vm",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C,0C",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk,Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x,v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x,v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,xm,vm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C,0C",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x,v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x,v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,xm,vm",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C,0C",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk,Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x,v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x,v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,xm,vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C,0C",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x,v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x,v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,xm,vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C,0C",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x,x,x,v,v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0,x,x,v,v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "r,m,r,m,r,m",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x,x,x,v,v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0,x,x,v,v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "r,m,r,m,r,m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x,x,x,v,v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0,x,x,v,v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "r,m,r,m,r,m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x,x,x,v,v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0,x,x,v,v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "r,m,r,m,r,m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_8_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_8_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_8_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_8_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_8_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_8_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_8_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_8_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_8_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_8_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_8_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_8_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_8_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_8_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_8_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_8_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_16_to_31_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_16_to_31_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_16_to_31_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_16_to_31_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_16_to_31_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_16_to_31_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_16_to_31_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_16_to_31_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_16_to_31_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_16_to_31_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_16_to_31_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_16_to_31_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_16_to_31_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_16_to_31_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_16_to_31_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_16_to_31_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_8_to_11_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_8_to_11_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_8_to_11_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_8_to_11_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_12_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_12_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_12_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_12_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vBm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_8_to_11_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_8_to_11_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_8_to_11_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_8_to_11_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vBm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    const_4_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_12_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_12_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_12_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_12_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vBm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    const_4_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,Yi,x,x,v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    reg_or_0_operand,
    "C,C,C,0,v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m,r,m,x,v",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_sse4nonimm_operand,
    "=r,m,r,m",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x,x,v,v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_sse4nonimm_operand,
    "=r,m,r,m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x,x,v,v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_7_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_7_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "o",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "o",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=r,v,m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "mYj,vm,v",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=v,m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "vm,v",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r,x,v",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yj,x,v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=rm,rm,Yr,*x,x,Yv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x,v,0,0,x,v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "o,o",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=rm,rm,m,x,x,Yv,x,v,r",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "x,v,v,0,x,v,x,o,o",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=Yr,*x,x,v,Yr,*x,v,v,*y,*y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "0,0,x,Yv,0,0,Yv,rm,0,rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "rm,rm,rm,rm,Yr,*x,Yv,C,*ym,C",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x,*y,x,x,*y,*y",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "0,rm,rm,0,m,0,*rm",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    reg_or_0_operand,
    "x,C,C,x,C,*y,C",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v,x,x,v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v,0,0,v",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "x,v,x,m,m",
    V2SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=Yr,*x,x,v,Yi,v,x,x,v,x,x,v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "0,0,x,Yv,r,vm,?!*Yn,0,Yv,0,0,v",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "rm,rm,rm,rm,C,C,C,x,Yv,x,m,m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    const1_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    const1_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    const1_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const1_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    const1_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const1_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    const1_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const1_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    const1_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const1_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    const1_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,v",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,vm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const1_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,vm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "D",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "D",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm,vm",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x,v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x,v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,xm,vm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "ym",
    V8QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x,v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,x,v",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,xm,vm",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    const1_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C,0C",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk,Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x,v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,x,v",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,xm,vm",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    const1_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C,0C",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x,v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,x,v",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "xBm,xm,vm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    const1_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C,0C,0C",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%0",
    V4HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "ym",
    V4HImode,
    0,
    0,
    1,
    1
  },
  {
    const1_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x,v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x,v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,xm,vm",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C,0C",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk,Yk",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x,v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x,v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,xm,vm",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C,0C",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk,Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x,v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x,v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,xm,vm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C,0C",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,xm",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,xm",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,xm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_mul_8_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_mul_8_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_mul_8_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x,v",
    V4TImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x,v",
    V4TImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,xm,vm",
    V4TImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_mul_8_operand,
    "n,n,n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x,v",
    V2TImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x,v",
    V2TImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,xm,vm",
    V2TImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_mul_8_operand,
    "n,n,n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x,v",
    TImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x,v",
    TImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,xm,vm",
    TImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_mul_8_operand,
    "n,n,n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "ym",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_mul_8_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vBm",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vBm",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vBm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vBm",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vBm",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vBm",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vBm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vBm",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vBm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vBm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=y",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "ym",
    V8QImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "=m",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x,x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0,x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "YrBm,*xBm,xm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x,x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0,x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "YrBm,*xBm,xm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x,x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0,x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "YrBm,*xBm,xm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x,x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0,x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "YrBm,*xBm,xm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_3_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x,x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0,x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "YrBm,*xBm,xm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yz,Yz,x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x,x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0,x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "YrBm,*xBm,xm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yz,Yz,x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x,x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0,x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "YrBm,*xBm,xm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yz,Yz,x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x,x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0,x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "YrBm,*xBm,xm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yz,Yz,x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x,x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,0,x",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "YrBm,*xBm,xm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "n,n,n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x,x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,0,x",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "YrBm,*xBm,xm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "n,n,n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x,x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,0,x",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "YrBm,*xBm,xm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "n,n,n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x,x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "%0,0,x",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "YrBm,*xBm,xm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "n,n,n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x,v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m,m,m",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=Yr,*x,v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m,m,m",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=Yr,*x,v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m,m,m",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=Yr,*x,x",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0,x",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "YrBm,*xBm,xm",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "n,n,n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x,x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0,x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "YrBm,*xBm,xm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "n,n,n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x,x,v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0,x,v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "YrBm,*xBm,xm,vm",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C,0C,0C",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk,Yk,Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x,x,v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0,x,v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "YrBm,*xBm,xm,vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C,0C,0C",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk,Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x,x,v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0,x,v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "YrBm,*xBm,xm,vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C,0C,0C",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk,Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x,x",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0,x",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "YrBm,*xBm,xm",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yz,Yz,x",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x,x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0,x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "YrBm,*xBm,xm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yz,Yz,x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x,x",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0,x",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "YrBm,*xBm,xm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "n,n,n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    avx2_pblendw_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x,x",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "YrBm,*xBm,xm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x,v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "Yrm,*xm,vm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C,0C",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x,v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "Yrm,*xm,vm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C,0C",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x,v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "Yrm,*xm,vm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C,0C",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x,v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "Yrm,*xm,vm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C,0C",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x,v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "Yrm,*xm,vm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C,0C",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x,v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "Yrm,*xm,vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C,0C",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yr,*x,x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "YrBm,*xBm,xm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yr,*x,x",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "YrBm,*xBm,xm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yr,*x,x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "YrBm,*xBm,xm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yr,*x,x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "YrBm,*xBm,xm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yr,*x,x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "YrBm,*xBm,xm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yr,*x,x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "YrBm,*xBm,xm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yr,*x,x",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "YrBm,*xBm,xm",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yr,*x,x",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "YrBm,*xBm,xm",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yr,*x,x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "YrBm,*xBm,xm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yr,*x,x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "YrBm,*xBm,xm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yr,*x,x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "YrBm,*xBm,xm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yr,*x,x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "YrBm,*xBm,xm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yr,*x,x",
    TFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "YrBm,*xBm,xm",
    TFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=Yr,*x,x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "YrBm,*xBm,xm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "n,n,n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x,x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "YrBm,*xBm,xm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "n,n,n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x,x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "YrBm,*xBm,xm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "n,n,n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x,x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "YrBm,*xBm,xm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "n,n,n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x,x,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0,x,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yr,*x,x,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "n,n,n,n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yr,*x,x,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,0,x,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yr,*x,x,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "n,n,n,n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=c,c",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yz,Yz",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "a,a",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "x,m",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "d,d",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_operand,
    "n,n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=c,c",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "a,a",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "x,m",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "d,d",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_operand,
    "n,n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=Yz,Yz,X,X",
    V16QImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=X,X,c,c",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "x,x,x,x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "a,a,a,a",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "x,m,x,m",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "d,d,d,d",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_operand,
    "n,n,n,n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=c,c",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yz,Yz",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "x,m",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "n,n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=c,c",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "x,m",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "n,n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=Yz,Yz,X,X",
    V16QImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "=X,X,c,c",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "x,x,x,x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "x,m,x,m",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "n,n,n,n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_2_to_3_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V16SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_2_to_3_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V16SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_2_to_3_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V8SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_2_to_3_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V8SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_2_to_3_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V8DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_2_to_3_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V8DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_2_to_3_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V8DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_2_to_3_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V8DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const2367_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V16SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const2367_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V16SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const2367_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V8SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const2367_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V8SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const2367_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V8DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const2367_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V8DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const2367_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V8DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const2367_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V8DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%x",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "xm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%x",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "xm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%x",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "xm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "%x",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "xm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm,x",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "x,m",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm,x",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "x,m",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm,x",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "x,m",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm,x",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "x,m",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm,x",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "x,m",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm,x",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "x,m",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm,x",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "x,m",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm,x",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "x,m",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm,x",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "x,m",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm,x",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "x,m",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm,x",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "x,m",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm,x",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "x,m",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm,x",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "x,m",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm,x",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "x,m",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm,x",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "x,m",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm,x",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "x,m",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "x,m",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "xm,x",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "x,m",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "xm,x",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "x,m",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "xm,x",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "x,m",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "xm,x",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_7_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_31_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_63_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm,x",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "x,m",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm,x",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "x,m",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm,x",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "x,m",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm,x",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "x,m",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    ix86_comparison_int_operator,
    "",
    V16QImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    ix86_comparison_int_operator,
    "",
    V8HImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "x",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    ix86_comparison_int_operator,
    "",
    V4SImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    ix86_comparison_int_operator,
    "",
    V2DImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    ix86_comparison_uns_operator,
    "",
    V16QImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    ix86_comparison_uns_operator,
    "",
    V8HImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "x",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    ix86_comparison_uns_operator,
    "",
    V4SImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    ix86_comparison_uns_operator,
    "",
    V2DImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "x,m",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "xm,x",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_3_operand,
    "n,n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "x,m",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "xm,x",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_3_operand,
    "n,n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "x,m",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "xm,x",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_3_operand,
    "n,n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "x,m",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "xm,x",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_3_operand,
    "n,n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,xm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm,xm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "n,n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vzeroall_operation,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "=x,v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm,vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm,vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm,vm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm,vm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm,vm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm,vm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm,vm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm,vm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm,vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm,vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm,vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm,vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x,v,v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m,x,m,v",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x,v,v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m,x,m,v",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x,v,v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m,x,m,v",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x,v,v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m,x,m,v",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_to_7_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm,r",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm,r",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm,r",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm,r",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm,r",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm,r",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm,r",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm,r",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm,r",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm,r",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm,r",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm,r",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm,r",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm,r",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm,r",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm,r",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm,r",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm,r",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v,x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "Yv,m,0",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v,v,x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "Yv,m,0",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v,v,x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "0,Yv,m,0",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v,v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m,m,m",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v,v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m,m,m",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v,v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m,m,m",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v,v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m,m,m",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x,Yi",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m,x,$r",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x,Yi",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m,x,$r",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x,Yi",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m,x,$r",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x,Yi",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m,x,$r",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x,Yi",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m,x,$r",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x,Yi",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m,x,$r",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x,x,v,x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m,m,x,v,?x",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x,x,v,x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m,m,x,v,?x",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x,x,v,x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m,m,x,v,?x",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x,x,v,x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m,m,x,v,?x",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x,x,v,v,v,v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m,0,?x,m,0,m,0",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x,x,v,v,v,v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m,0,?x,m,0,m,0",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x,x,v,v,v,v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m,0,?x,m,0,m,0",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x,x,v,v,v,v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m,0,?x,m,0,m,0",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x,x,v,v,v,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m,0,?x,m,0,m,0",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,x,x,v,v,v,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m,0,?x,m,0,m,0",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v,v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v,m",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C,0C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk,Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m,o,v",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    avx_vbroadcast_operand,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    const_int_operand,
    "C,n,n",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m,o,?v",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    avx_vbroadcast_operand,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    const_int_operand,
    "C,n,n",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v,v,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "m,o,?v",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    avx_vbroadcast_operand,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    const_int_operand,
    "C,n,n",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x,v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x,v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    palignr_operand,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    const_int_operand,
    "n,n,n",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x,v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x,v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    palignr_operand,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    const_int_operand,
    "n,n,n",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x,v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x,v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    palignr_operand,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    const_int_operand,
    "n,n,n",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x,v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x,v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    palignr_operand,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    const_int_operand,
    "n,n,n",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    palignr_operand,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    const_int_operand,
    "n,n,n",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,x,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0,x,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    palignr_operand,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    const_int_operand,
    "n,n,n",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x,v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm,vm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm,v",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "xm,vm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "+m",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "+m",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "+m",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "+m",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "+m",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "+m",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "+m",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "+m",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=x,m",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "xm,x",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=x,m",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "xm,x",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=x,m",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "xm,x",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v,x,Yv",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,v,x,v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "xm,vm,C,C",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v,x,Yv",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,v,x,v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "xm,vm,C,C",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v,x,Yv",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,v,x,v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "xm,vm,C,C",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v,x,Yv",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,v,x,v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "xm,vm,C,C",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v,x,Yv",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,v,x,v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "xm,vm,C,C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v,x,Yv",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,v,x,v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "xm,vm,C,C",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v,x,Yv",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,v,x,v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "xm,vm,C,C",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v,x,Yv",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,v,x,v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "xm,vm,C,C",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v,x,Yv",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,v,x,v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "xm,vm,C,C",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v,x,Yv",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,v,x,v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "xm,vm,C,C",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v,x,Yv",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,v,x,v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "xm,vm,C,C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=x,v,x,Yv",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "x,v,x,v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "xm,vm,C,C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    V4HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_operand,
    "N",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V4HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_operand,
    "N",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=vm",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_operand,
    "N",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=vm",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_operand,
    "N",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V2DImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V2DImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V2DFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V2DFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V4DImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V4DImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V4DFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V4DFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V4SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V4SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V4SFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V4SFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V8SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V8SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V8SFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V8SFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V2DImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V2DImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V2DFmode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V2DFmode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V4DImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V4DImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V4DFmode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V4DFmode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V4SImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V4SImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V4SFmode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V4SFmode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V8SImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V8SImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V8SFmode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V8SFmode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V2DImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V2DImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V2DFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V2DFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V4DImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V4DImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V4DFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V4DFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V4SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V4SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V4SFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V4SFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V8SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V8SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V8SFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V8SFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V2DImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V2DImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V2DFmode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V2DFmode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V4DImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V4DImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V4DFmode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V4DFmode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V4SImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V4SImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V4SFmode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V4SFmode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V8SImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V8SImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V8SFmode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V8SFmode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V8SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V8SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V8SFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V8SFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V8SImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V8SImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V8SFmode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&x",
    V8SFmode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "1",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "=&v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "2",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=&v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V16SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V16SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V16SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V16SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V8DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V8DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V8DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V8DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V8SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V8SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V8SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V8SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V4DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V4DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V4DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V4DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V4SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V4SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V4SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V4SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V2DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V2DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V2DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V2DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V16SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V16SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V16SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V16SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V8DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V8DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V8DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V8DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V8SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V8SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V8SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V8SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V4DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V4DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V4DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V4DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V4SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V4SImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V4SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V4SFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V2DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V2DImode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V2DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "Tv",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=&Yk",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_mem_operator,
    "",
    V2DFmode,
    0,
    1,
    0,
    1
  },
  {
    register_operand,
    "1",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_operand,
    "n",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_operand,
    "n",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_operand,
    "n",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_operand,
    "n",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_operand,
    "n",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_operand,
    "n",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "v",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "0C",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_3_operand,
    "n",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "xBm",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yz",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=x,m",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "xm,x",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=x,m",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "xm,x",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=x,m",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "xm,x",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=x,m",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "xm,x",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=x,m",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "xm,x",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=x,m",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "xm,x",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "v",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "vm",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=v,v,m",
    V64SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "C,vm,v",
    V64SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "=v,v,m",
    V64SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "C,vm,v",
    V64SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yh",
    V64SFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yh",
    V64SFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yh",
    V64SFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yh",
    V64SFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yh",
    V64SFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yh",
    V64SFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yh",
    V64SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "=v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yh",
    V64SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=v",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "0",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yh",
    V64SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    const0_operand,
    "C",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "Yk",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "=x,m,?r",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "m,m,m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "=X,X,m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=X,xf,xf",
    DFmode,
    0,
    0,
    0,
    0
  },
  {
    memory_operand,
    "=m",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "qn",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "rn",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_nonmemory_operand,
    "re",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "=m,m,m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "x,m,?r",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "=X,X,m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "=X,xf,xf",
    DFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "=f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "=m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "f",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=x",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "=m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "x",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=A",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "+m",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "b",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "c",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=a",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "+m",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "q",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=a",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "+m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=a",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "+m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=q",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "+m",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "0",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "+m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "0",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "+m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "+m",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "i",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "i",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "+m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "i",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "i",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "+m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "i",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=q",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "+m",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "+m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "=r",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "+m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "0",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "+m",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "qn",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "+m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "rn",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "+m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "re",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "+m",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "rN",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "+m",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "rN",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    ordered_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    ordered_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    ordered_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_general_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    ordered_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_general_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    ordered_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    ordered_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    ordered_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_general_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    ext_register_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    ix86_fp_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonmemory_operand,
    "",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    ix86_fp_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonmemory_operand,
    "",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    ix86_fp_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cmp_fp_expander_operand,
    "",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    cmp_fp_expander_operand,
    "",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    ix86_fp_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cmp_fp_expander_operand,
    "",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    cmp_fp_expander_operand,
    "",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    ix86_fp_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cmp_fp_expander_operand,
    "",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    cmp_fp_expander_operand,
    "",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    ix86_fp_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    cmp_fp_expander_operand,
    "",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    cmp_fp_expander_operand,
    "",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    flags_reg_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    flags_reg_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const0_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    XImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    XImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    OImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    OImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    TImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    TImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    CDImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    CDImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    QImode,
    1,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    HImode,
    1,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    TFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    TFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    XFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    XFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimm_ssenomem_operand,
    "",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    XFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    XFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    V4SFmode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "",
    V4SFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    V2DFmode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "",
    V2DFmode,
    0,
    0,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    DImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    DImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    DImode,
    0,
    0,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_general_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_general_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_general_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    x86_64_general_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    x86_64_general_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_nonmemory_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    ext_register_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_szext_general_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_szext_general_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    ext_register_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    ext_register_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    TFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    TFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    TFmode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "",
    TFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    TFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    shiftdi_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    ashldi_input_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    shiftdi_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    shiftdi_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    indirect_branch_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    0,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    tls_symbolic_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    constant_call_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    constant_call_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    scratch_operand,
    "",
    SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    XFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    XFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    scratch_operand,
    "",
    XFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    XFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    XFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
     register_operand,
    "",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    XFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    TFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    BLKmode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "",
    BLKmode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    BLKmode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    BLKmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    BLKmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    immediate_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    BLKmode,
    0,
    0,
    1,
    1
  },
  {
    immediate_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    BLKmode,
    0,
    0,
    1,
    1
  },
  {
    immediate_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    immediate_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    comparison_operator,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    comparison_operator,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    comparison_operator,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    x86_64_general_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    x86_64_general_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    flags_reg_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    ix86_carry_flag_operator,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    comparison_operator,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    comparison_operator,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    comparison_operator,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    XFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    ordered_comparison_operator,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    ordered_comparison_operator,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    ordered_comparison_operator,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    BND32mode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    address_mpx_no_base_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    BND64mode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    address_mpx_no_base_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    BND32mode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    BND32mode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    BND64mode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    BND64mode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    BND32mode,
    0,
    0,
    1,
    0
  },
  {
    address_no_seg_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    BND64mode,
    0,
    0,
    1,
    0
  },
  {
    address_no_seg_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    BND32mode,
    0,
    0,
    1,
    0
  },
  {
    address_mpx_no_index_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    BND64mode,
    0,
    0,
    1,
    0
  },
  {
    address_mpx_no_index_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    address_mpx_no_index_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    BND32mode,
    0,
    0,
    1,
    0
  },
  {
    address_mpx_no_index_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    BND64mode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V1DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V1DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V1DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V1DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V1DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V1DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_3_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V8QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4TImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4TImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V2TImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V2TImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V1TImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V1TImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    HImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    QImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    QImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    QImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    QImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    QImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    HImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    QImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    QImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    QImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    QImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    QImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    DImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    HImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    SImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    HImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    QImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V32QImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16HImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8SImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4DImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16QImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8HImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4SImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V2DImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8SImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4DImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4SImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V2DImode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    TFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    TFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    TFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_4_or_8_to_11_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V2SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_3_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_1_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_1_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_1_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_1_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_1_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_1_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_1_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_1_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_1_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_1_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const48_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    DFmode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    general_vector_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    general_vector_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    general_vector_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    general_vector_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    general_vector_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    general_vector_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    general_vector_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    general_vector_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    general_vector_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    general_vector_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    general_vector_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    general_vector_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_mul_8_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_mul_8_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_mul_8_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_mul_8_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    general_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    vector_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_or_const_vector_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_or_const_vector_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_or_const_vector_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_or_const_vector_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_or_const_vector_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_or_const_vector_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_or_const_vector_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_or_const_vector_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_or_const_vector_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_or_const_vector_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_or_const_vector_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_or_const_vector_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_or_const_vector_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_or_const_vector_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_or_const_vector_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_or_const_vector_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_or_const_vector_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_or_const_vector_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_or_const_vector_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_or_const_vector_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_or_const_vector_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_or_const_vector_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_or_const_vector_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_or_const_vector_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_3_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_3_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_3_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_3_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_1_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_1_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_1_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_1_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_3_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_3_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_3_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_3_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_15_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_2_to_3_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_2_to_3_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_2_to_3_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const2367_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const2367_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const2367_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    general_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonmemory_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_1_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_1_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_1_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_1_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_1_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    const_0_to_1_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    bt_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    bt_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    bt_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    bt_comparison_operator,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    1
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V32HImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V64QImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const_0_to_255_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    vector_move_operand,
    "",
    V8HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand ,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    V2DImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand ,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    V2DFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand ,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    V4DImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand ,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    V4DFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand ,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    V4SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand ,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    V4SFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand ,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    V8SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand ,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    V8SFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand ,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    V2DImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand ,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    V2DFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand ,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    V4DImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand ,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    V4DFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand ,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    V4SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand ,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    V4SFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand ,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    V8SImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand ,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    V8SFmode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V16SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    HImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V8DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V4SFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    vsib_address_operand,
    "",
    VOIDmode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    V2DFmode,
    0,
    0,
    1,
    0
  },
  {
    const1248_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    0,
    "",
    VOIDmode,
    0,
    1,
    0,
    0
  },
  {
    scratch_operand,
    "",
    QImode,
    0,
    0,
    0,
    0
  },
  {
    nonimmediate_operand,
    "",
    V64SFmode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V64SFmode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    V64SImode,
    0,
    0,
    1,
    1
  },
  {
    vector_move_operand,
    "",
    V64SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    nonimmediate_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    memory_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    nonimmediate_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    QImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    QImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    DImode,
    0,
    0,
    1,
    1
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    DImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    HImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "",
    HImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    register_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    memory_operand,
    "",
    SImode,
    0,
    0,
    1,
    1
  },
  {
    nonmemory_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
  {
    const_int_operand,
    "",
    SImode,
    0,
    0,
    1,
    0
  },
};


#if GCC_VERSION >= 2007
__extension__
#endif

const struct insn_data_d insn_data[] = 
{
  /* <internal>:0 */
  {
    "*placeholder_for_nothing",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { 0 },
    &operand_data[0],
    0,
    0,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1266 */
  {
    "*cmpqi_ccno_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1 },
#else
    { 0, output_1, 0 },
#endif
    { 0 },
    &operand_data[1],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1266 */
  {
    "*cmphi_ccno_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2 },
#else
    { 0, output_2, 0 },
#endif
    { 0 },
    &operand_data[3],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1266 */
  {
    "*cmpsi_ccno_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3 },
#else
    { 0, output_3, 0 },
#endif
    { 0 },
    &operand_data[5],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1266 */
  {
    "*cmpdi_ccno_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4 },
#else
    { 0, output_4, 0 },
#endif
    { 0 },
    &operand_data[7],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1279 */
  {
    "*cmpqi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "cmp{b}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1279 */
  {
    "*cmphi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "cmp{w}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[11],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1279 */
  {
    "*cmpsi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "cmp{l}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[13],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1279 */
  {
    "*cmpdi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "cmp{q}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[15],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1288 */
  {
    "*cmpqi_minus_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "cmp{b}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1288 */
  {
    "*cmphi_minus_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "cmp{w}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[11],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1288 */
  {
    "*cmpsi_minus_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "cmp{l}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[13],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1288 */
  {
    "*cmpdi_minus_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "cmp{q}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[15],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1299 */
  {
    "*cmpqi_ext_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "cmp{b}\t{%h1, %0|%0, %h1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[17],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1314 */
  {
    "*cmpqi_ext_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "test{b}\t%h0, %h0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[19],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1339 */
  {
    "*cmpqi_ext_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "cmp{b}\t{%1, %h0|%h0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[21],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1354 */
  {
    "*cmpqi_ext_4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "cmp{b}\t{%h1, %h0|%h0, %h1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[23],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1477 */
  {
    "*cmpsf_0_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_17 },
#else
    { 0, 0, output_17 },
#endif
    { 0 },
    &operand_data[25],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1477 */
  {
    "*cmpdf_0_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_18 },
#else
    { 0, 0, output_18 },
#endif
    { 0 },
    &operand_data[28],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1477 */
  {
    "*cmpxf_0_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_19 },
#else
    { 0, 0, output_19 },
#endif
    { 0 },
    &operand_data[31],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1490 */
  {
    "*cmpsf_0_cc_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[25],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1490 */
  {
    "*cmpdf_0_cc_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[28],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1490 */
  {
    "*cmpxf_0_cc_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[31],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1510 */
  {
    "*cmpxf_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_23 },
#else
    { 0, 0, output_23 },
#endif
    { 0 },
    &operand_data[34],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1523 */
  {
    "*cmpxf_cc_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[34],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1543 */
  {
    "*cmpsf_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_25 },
#else
    { 0, 0, output_25 },
#endif
    { 0 },
    &operand_data[37],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1543 */
  {
    "*cmpdf_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_26 },
#else
    { 0, 0, output_26 },
#endif
    { 0 },
    &operand_data[40],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1556 */
  {
    "*cmpsf_cc_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[37],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1556 */
  {
    "*cmpdf_cc_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[40],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1576 */
  {
    "*cmpusf_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_29 },
#else
    { 0, 0, output_29 },
#endif
    { 0 },
    &operand_data[43],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1576 */
  {
    "*cmpudf_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_30 },
#else
    { 0, 0, output_30 },
#endif
    { 0 },
    &operand_data[46],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1576 */
  {
    "*cmpuxf_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_31 },
#else
    { 0, 0, output_31 },
#endif
    { 0 },
    &operand_data[34],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1589 */
  {
    "*cmpusf_cc_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[43],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1589 */
  {
    "*cmpudf_cc_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[46],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1589 */
  {
    "*cmpuxf_cc_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[34],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1609 */
  {
    "*cmpsf_hi_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_35 },
#else
    { 0, 0, output_35 },
#endif
    { 0 },
    &operand_data[49],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1609 */
  {
    "*cmpdf_hi_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_36 },
#else
    { 0, 0, output_36 },
#endif
    { 0 },
    &operand_data[53],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1609 */
  {
    "*cmpxf_hi_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_37 },
#else
    { 0, 0, output_37 },
#endif
    { 0 },
    &operand_data[57],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1609 */
  {
    "*cmpsf_si_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_38 },
#else
    { 0, 0, output_38 },
#endif
    { 0 },
    &operand_data[61],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1609 */
  {
    "*cmpdf_si_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_39 },
#else
    { 0, 0, output_39 },
#endif
    { 0 },
    &operand_data[65],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1609 */
  {
    "*cmpxf_si_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_40 },
#else
    { 0, 0, output_40 },
#endif
    { 0 },
    &operand_data[69],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1626 */
  {
    "*cmpsf_hi_cc_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[49],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1626 */
  {
    "*cmpdf_hi_cc_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[53],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1626 */
  {
    "*cmpxf_hi_cc_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[57],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1626 */
  {
    "*cmpsf_si_cc_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[61],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1626 */
  {
    "*cmpdf_si_cc_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[65],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1626 */
  {
    "*cmpxf_si_cc_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[69],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1655 */
  {
    "x86_fnstsw_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fnstsw\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_x86_fnstsw_1 },
    &operand_data[25],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1667 */
  {
    "x86_sahf_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_48 },
#else
    { 0, 0, output_48 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_x86_sahf_1 },
    &operand_data[73],
    1,
    1,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1693 */
  {
    "*cmpisf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_49 },
#else
    { 0, 0, output_49 },
#endif
    { 0 },
    &operand_data[74],
    2,
    2,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1693 */
  {
    "*cmpidf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_50 },
#else
    { 0, 0, output_50 },
#endif
    { 0 },
    &operand_data[76],
    2,
    2,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1693 */
  {
    "*cmpiusf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_51 },
#else
    { 0, 0, output_51 },
#endif
    { 0 },
    &operand_data[74],
    2,
    2,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1693 */
  {
    "*cmpiudf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_52 },
#else
    { 0, 0, output_52 },
#endif
    { 0 },
    &operand_data[76],
    2,
    2,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1729 */
  {
    "*cmpixf_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_53 },
#else
    { 0, 0, output_53 },
#endif
    { 0 },
    &operand_data[35],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1729 */
  {
    "*cmpiuxf_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_54 },
#else
    { 0, 0, output_54 },
#endif
    { 0 },
    &operand_data[35],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1746 */
  {
    "*pushdi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[78],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1819 */
  {
    "*pushsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "push{l}\t%1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[80],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1840 */
  {
    "*pushqi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "push{l}\t%k1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[82],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1840 */
  {
    "*pushhi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "push{l}\t%k1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[84],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1848 */
  {
    "*pushsi2_prologue",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "push{l}\t%1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[86],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1848 */
  {
    "*pushdi2_prologue",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "push{q}\t%1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[88],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1857 */
  {
    "*popsi1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pop{l}\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[90],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1857 */
  {
    "*popdi1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pop{q}\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[92],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1865 */
  {
    "*popsi1_epilogue",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pop{l}\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[90],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1865 */
  {
    "*popdi1_epilogue",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pop{q}\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[92],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1874 */
  {
    "*pushflsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pushf{l}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[94],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1874 */
  {
    "*pushfldi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pushf{q}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[96],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1882 */
  {
    "*popflsi1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "popf{l}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[98],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1882 */
  {
    "*popfldi1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "popf{q}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[100],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1973 */
  {
    "*movsi_xor",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "xor{l}\t%k0, %k0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[102],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1984 */
  {
    "*movsi_or",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "or{l}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[104],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1994 */
  {
    "*movxi_internal_avx512f",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_71 },
#else
    { 0, 0, output_71 },
#endif
    { 0 },
    &operand_data[106],
    2,
    2,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:2021 */
  {
    "*movoi_internal_avx",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_72 },
#else
    { 0, 0, output_72 },
#endif
    { 0 },
    &operand_data[108],
    2,
    2,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:2075 */
  {
    "*movti_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_73 },
#else
    { 0, 0, output_73 },
#endif
    { 0 },
    &operand_data[110],
    2,
    2,
    0,
    6,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:2147 */
  {
    "*movdi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_74 },
#else
    { 0, 0, output_74 },
#endif
    { 0 },
    &operand_data[112],
    2,
    2,
    0,
    25,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:2316 */
  {
    "*movsi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_75 },
#else
    { 0, 0, output_75 },
#endif
    { 0 },
    &operand_data[114],
    2,
    2,
    0,
    17,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:2428 */
  {
    "*movhi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_76 },
#else
    { 0, 0, output_76 },
#endif
    { 0 },
    &operand_data[116],
    2,
    2,
    0,
    8,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:2506 */
  {
    "*movqi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_77 },
#else
    { 0, 0, output_77 },
#endif
    { 0 },
    &operand_data[118],
    2,
    2,
    0,
    12,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:2610 */
  {
    "*movabsqi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_78 },
#else
    { 0, 0, output_78 },
#endif
    { 0 },
    &operand_data[120],
    2,
    2,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:2610 */
  {
    "*movabshi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_79 },
#else
    { 0, 0, output_79 },
#endif
    { 0 },
    &operand_data[122],
    2,
    2,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:2610 */
  {
    "*movabssi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_80 },
#else
    { 0, 0, output_80 },
#endif
    { 0 },
    &operand_data[124],
    2,
    2,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:2610 */
  {
    "*movabsdi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_81 },
#else
    { 0, 0, output_81 },
#endif
    { 0 },
    &operand_data[126],
    2,
    2,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:2634 */
  {
    "*movabsqi_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_82 },
#else
    { 0, 0, output_82 },
#endif
    { 0 },
    &operand_data[128],
    2,
    2,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:2634 */
  {
    "*movabshi_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_83 },
#else
    { 0, 0, output_83 },
#endif
    { 0 },
    &operand_data[130],
    2,
    2,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:2634 */
  {
    "*movabssi_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_84 },
#else
    { 0, 0, output_84 },
#endif
    { 0 },
    &operand_data[132],
    2,
    2,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:2634 */
  {
    "*movabsdi_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_85 },
#else
    { 0, 0, output_85 },
#endif
    { 0 },
    &operand_data[134],
    2,
    2,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:2658 */
  {
    "*swapsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "xchg{l}\t%1, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[136],
    2,
    2,
    2,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:2672 */
  {
    "*swapqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_87 },
#else
    { 0, output_87, 0 },
#endif
    { 0 },
    &operand_data[138],
    2,
    2,
    2,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:2672 */
  {
    "*swaphi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_88 },
#else
    { 0, output_88, 0 },
#endif
    { 0 },
    &operand_data[140],
    2,
    2,
    2,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:2712 */
  {
    "*movstrictqi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov{b}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[142],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:2712 */
  {
    "*movstricthi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov{w}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[144],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:2722 */
  {
    "*movstrictqi_xor",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "xor{b}\t%0, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[146],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:2722 */
  {
    "*movstricthi_xor",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "xor{w}\t%0, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[148],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:2751 */
  {
    "*extvhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "movs{bl|x}\t{%h1, %k0|%k0, %h1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[150],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:2751 */
  {
    "*extvsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "movs{bl|x}\t{%h1, %k0|%k0, %h1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[152],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:2782 */
  {
    "*extzvhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "movz{bl|x}\t{%h1, %k0|%k0, %h1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[150],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:2782 */
  {
    "*extzvsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "movz{bl|x}\t{%h1, %k0|%k0, %h1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[152],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:2804 */
  {
    "*extzvqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_97 },
#else
    { 0, 0, output_97 },
#endif
    { 0 },
    &operand_data[154],
    2,
    2,
    0,
    3,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:2882 */
  {
    "insvhi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_98 },
#else
    { 0, 0, output_98 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_insvhi_1 },
    &operand_data[156],
    2,
    2,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:2882 */
  {
    "insvsi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_99 },
#else
    { 0, 0, output_99 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_insvsi_1 },
    &operand_data[158],
    2,
    2,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:2909 */
  {
    "*insvqi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov{b}\t{%1, %h0|%h0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[160],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:2939 */
  {
    "*insvqi_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov{b}\t{%h1, %h0|%h0, %h1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[162],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:2939 */
  {
    "*insvqi_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov{b}\t{%h1, %h0|%h0, %h1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[162],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:2951 */
  {
    "*insvqi_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov{b}\t{%h1, %h0|%h0, %h1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[164],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:2951 */
  {
    "*insvqi_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov{b}\t{%h1, %h0|%h0, %h1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[164],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:2964 */
  {
    "*pushtf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_105 },
#else
    { 0, 0, output_105 },
#endif
    { 0 },
    &operand_data[166],
    2,
    2,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:3019 */
  {
    "*pushxf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_106 },
#else
    { 0, 0, output_106 },
#endif
    { 0 },
    &operand_data[168],
    2,
    2,
    0,
    5,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:3055 */
  {
    "*pushdf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_107 },
#else
    { 0, 0, output_107 },
#endif
    { 0 },
    &operand_data[170],
    2,
    2,
    0,
    6,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:3101 */
  {
    "*pushsf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_108 },
#else
    { 0, 0, output_108 },
#endif
    { 0 },
    &operand_data[172],
    2,
    2,
    0,
    3,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:3170 */
  {
    "*movtf_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_109 },
#else
    { 0, 0, output_109 },
#endif
    { 0 },
    &operand_data[174],
    2,
    2,
    0,
    5,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:3254 */
  {
    "*movxf_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_110 },
#else
    { 0, 0, output_110 },
#endif
    { 0 },
    &operand_data[176],
    2,
    2,
    0,
    12,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:3326 */
  {
    "*movdf_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_111 },
#else
    { 0, 0, output_111 },
#endif
    { 0 },
    &operand_data[178],
    2,
    2,
    0,
    26,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:3527 */
  {
    "*movsf_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_112 },
#else
    { 0, 0, output_112 },
#endif
    { 0 },
    &operand_data[180],
    2,
    2,
    0,
    18,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:3703 */
  {
    "swapxf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_113 },
#else
    { 0, 0, output_113 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_swapxf },
    &operand_data[182],
    2,
    2,
    2,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:3718 */
  {
    "*swapsf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_114 },
#else
    { 0, 0, output_114 },
#endif
    { 0 },
    &operand_data[184],
    2,
    2,
    2,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:3718 */
  {
    "*swapdf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_115 },
#else
    { 0, 0, output_115 },
#endif
    { 0 },
    &operand_data[186],
    2,
    2,
    2,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:3739 */
  {
    "*zero_extendsidi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_116 },
#else
    { 0, 0, output_116 },
#endif
    { 0 },
    &operand_data[188],
    2,
    2,
    0,
    13,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:3881 */
  {
    "zero_extendqisi2_and",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_zero_extendqisi2_and },
    &operand_data[190],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:3881 */
  {
    "zero_extendhisi2_and",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_zero_extendhisi2_and },
    &operand_data[192],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:3908 */
  {
    "*zero_extendqisi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_119 },
#else
    { 0, output_119, 0 },
#endif
    { 0 },
    &operand_data[194],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:3908 */
  {
    "*zero_extendhisi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_120 },
#else
    { 0, output_120, 0 },
#endif
    { 0 },
    &operand_data[196],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:3933 */
  {
    "zero_extendqihi2_and",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_zero_extendqihi2_and },
    &operand_data[198],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:3960 */
  {
    "*zero_extendqihi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_122 },
#else
    { 0, output_122, 0 },
#endif
    { 0 },
    &operand_data[200],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:3971 */
  {
    "*zextqi_doubleword_and",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[202],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:3971 */
  {
    "*zexthi_doubleword_and",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[204],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:3989 */
  {
    "*zextqi_doubleword",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[206],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:3989 */
  {
    "*zexthi_doubleword",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[208],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:4000 */
  {
    "*zextsi_doubleword",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[210],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:4036 */
  {
    "extendsidi2_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_extendsidi2_1 },
    &operand_data[212],
    2,
    3,
    0,
    4,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:4152 */
  {
    "extendhisi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_129 },
#else
    { 0, 0, output_129 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_extendhisi2 },
    &operand_data[215],
    2,
    2,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:4210 */
  {
    "extendqisi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "movs{bl|x}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_extendqisi2 },
    &operand_data[217],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:4227 */
  {
    "extendqihi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_131 },
#else
    { 0, 0, output_131 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_extendqihi2 },
    &operand_data[219],
    2,
    2,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:4362 */
  {
    "*extendsfdf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_132 },
#else
    { 0, 0, output_132 },
#endif
    { 0 },
    &operand_data[221],
    2,
    2,
    0,
    3,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:4416 */
  {
    "*extendsfxf2_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_133 },
#else
    { 0, 0, output_133 },
#endif
    { 0 },
    &operand_data[223],
    2,
    2,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:4416 */
  {
    "*extenddfxf2_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_134 },
#else
    { 0, 0, output_134 },
#endif
    { 0 },
    &operand_data[225],
    2,
    2,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:4515 */
  {
    "*truncdfsf_fast_mixed",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_135 },
#else
    { 0, 0, output_135 },
#endif
    { 0 },
    &operand_data[227],
    2,
    2,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:4541 */
  {
    "*truncdfsf_fast_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_136 },
#else
    { 0, 0, output_136 },
#endif
    { 0 },
    &operand_data[229],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:4550 */
  {
    "*truncdfsf_mixed",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_137 },
#else
    { 0, 0, output_137 },
#endif
    { 0 },
    &operand_data[231],
    3,
    3,
    0,
    5,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:4574 */
  {
    "*truncdfsf_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_138 },
#else
    { 0, 0, output_138 },
#endif
    { 0 },
    &operand_data[234],
    3,
    3,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:4594 */
  {
    "*truncdfsf2_i387_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_139 },
#else
    { 0, 0, output_139 },
#endif
    { 0 },
    &operand_data[237],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:4636 */
  {
    "*truncxfsf2_mixed",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_140 },
#else
    { 0, 0, output_140 },
#endif
    { 0 },
    &operand_data[239],
    3,
    3,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:4650 */
  {
    "*truncxfdf2_mixed",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_141 },
#else
    { 0, 0, output_141 },
#endif
    { 0 },
    &operand_data[242],
    3,
    3,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:4665 */
  {
    "truncxfsf2_i387_noop",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_142 },
#else
    { 0, 0, output_142 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_truncxfsf2_i387_noop },
    &operand_data[245],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:4665 */
  {
    "truncxfdf2_i387_noop",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_143 },
#else
    { 0, 0, output_143 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_truncxfdf2_i387_noop },
    &operand_data[247],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:4674 */
  {
    "*truncxfsf2_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_144 },
#else
    { 0, 0, output_144 },
#endif
    { 0 },
    &operand_data[249],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:4674 */
  {
    "*truncxfdf2_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_145 },
#else
    { 0, 0, output_145 },
#endif
    { 0 },
    &operand_data[251],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:4816 */
  {
    "*fixuns_truncsf_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[253],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:4816 */
  {
    "*fixuns_truncdf_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[258],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:4846 */
  {
    "fix_truncsfsi_sse",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vcvttss2si\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncsfsi_sse },
    &operand_data[263],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:4846 */
  {
    "fix_truncdfsi_sse",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vcvttsd2si\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncdfsi_sse },
    &operand_data[265],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:4875 */
  {
    "fix_trunchi_fisttp_i387_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_trunchi_fisttp_i387_1 },
    &operand_data[267],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:4875 */
  {
    "fix_truncsi_fisttp_i387_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncsi_fisttp_i387_1 },
    &operand_data[269],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:4875 */
  {
    "fix_truncdi_fisttp_i387_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncdi_fisttp_i387_1 },
    &operand_data[271],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:4902 */
  {
    "fix_trunchi_i387_fisttp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_153 },
#else
    { 0, 0, output_153 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_trunchi_i387_fisttp },
    &operand_data[273],
    2,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:4902 */
  {
    "fix_truncsi_i387_fisttp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_154 },
#else
    { 0, 0, output_154 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncsi_i387_fisttp },
    &operand_data[276],
    2,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:4902 */
  {
    "fix_truncdi_i387_fisttp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_155 },
#else
    { 0, 0, output_155 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncdi_i387_fisttp },
    &operand_data[279],
    2,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:4915 */
  {
    "fix_trunchi_i387_fisttp_with_temp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_trunchi_i387_fisttp_with_temp },
    &operand_data[282],
    3,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:4915 */
  {
    "fix_truncsi_i387_fisttp_with_temp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncsi_i387_fisttp_with_temp },
    &operand_data[286],
    3,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:4915 */
  {
    "fix_truncdi_i387_fisttp_with_temp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncdi_i387_fisttp_with_temp },
    &operand_data[290],
    3,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:4953 */
  {
    "*fix_trunchi_i387_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[267],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:4953 */
  {
    "*fix_truncsi_i387_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[269],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:4953 */
  {
    "*fix_truncdi_i387_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[271],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:4986 */
  {
    "fix_truncdi_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_162 },
#else
    { 0, 0, output_162 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncdi_i387 },
    &operand_data[294],
    4,
    5,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:5000 */
  {
    "fix_truncdi_i387_with_temp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncdi_i387_with_temp },
    &operand_data[299],
    5,
    6,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:5042 */
  {
    "fix_trunchi_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_164 },
#else
    { 0, 0, output_164 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_trunchi_i387 },
    &operand_data[305],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:5042 */
  {
    "fix_truncsi_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_165 },
#else
    { 0, 0, output_165 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncsi_i387 },
    &operand_data[309],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:5055 */
  {
    "fix_trunchi_i387_with_temp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_trunchi_i387_with_temp },
    &operand_data[313],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:5055 */
  {
    "fix_truncsi_i387_with_temp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncsi_i387_with_temp },
    &operand_data[318],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:5092 */
  {
    "x86_fnstcw_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fnstcw\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_x86_fnstcw_1 },
    &operand_data[273],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:5103 */
  {
    "x86_fldcw_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fldcw\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_x86_fldcw_1 },
    &operand_data[51],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:5122 */
  {
    "floathisf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fild%Z1\t%1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floathisf2 },
    &operand_data[323],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:5122 */
  {
    "floathidf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fild%Z1\t%1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floathidf2 },
    &operand_data[325],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:5122 */
  {
    "floathixf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fild%Z1\t%1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floathixf2 },
    &operand_data[327],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:5134 */
  {
    "floatsixf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fild%Z1\t%1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatsixf2 },
    &operand_data[329],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:5134 */
  {
    "floatdixf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fild%Z1\t%1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatdixf2 },
    &operand_data[331],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:5169 */
  {
    "*floatsisf2_mixed",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_175 },
#else
    { 0, output_175, 0 },
#endif
    { 0 },
    &operand_data[333],
    2,
    2,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:5169 */
  {
    "*floatsidf2_mixed",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_176 },
#else
    { 0, output_176, 0 },
#endif
    { 0 },
    &operand_data[335],
    2,
    2,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:5205 */
  {
    "*floatsisf2_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fild%Z1\t%1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[337],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:5205 */
  {
    "*floatsidf2_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fild%Z1\t%1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[339],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:5205 */
  {
    "*floatdisf2_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fild%Z1\t%1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[341],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:5205 */
  {
    "*floatdidf2_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fild%Z1\t%1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[343],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:5323 */
  {
    "floatdisf2_i387_with_xmm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatdisf2_i387_with_xmm },
    &operand_data[345],
    3,
    5,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:5323 */
  {
    "floatdidf2_i387_with_xmm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatdidf2_i387_with_xmm },
    &operand_data[350],
    3,
    5,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:5323 */
  {
    "floatdixf2_i387_with_xmm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatdixf2_i387_with_xmm },
    &operand_data[355],
    3,
    5,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:5392 */
  {
    "*floatunssisf2_i387_with_xmm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[360],
    3,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:5392 */
  {
    "*floatunssidf2_i387_with_xmm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[364],
    3,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:5392 */
  {
    "*floatunssixf2_i387_with_xmm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[368],
    3,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:5453 */
  {
    "*leasi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_187 },
#else
    { 0, 0, output_187 },
#endif
    { 0 },
    &operand_data[372],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:5508 */
  {
    "*adddi3_doubleword",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[374],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:5508 */
  {
    "*addti3_doubleword",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[377],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:5540 */
  {
    "*addsi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_190 },
#else
    { 0, 0, output_190 },
#endif
    { 0 },
    &operand_data[380],
    3,
    3,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:5540 */
  {
    "*adddi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_191 },
#else
    { 0, 0, output_191 },
#endif
    { 0 },
    &operand_data[383],
    3,
    3,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:5644 */
  {
    "*addhi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_192 },
#else
    { 0, 0, output_192 },
#endif
    { 0 },
    &operand_data[386],
    3,
    3,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:5693 */
  {
    "*addqi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_193 },
#else
    { 0, 0, output_193 },
#endif
    { 0 },
    &operand_data[389],
    3,
    3,
    0,
    6,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:5756 */
  {
    "*addqi_1_slp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_194 },
#else
    { 0, 0, output_194 },
#endif
    { 0 },
    &operand_data[392],
    2,
    2,
    1,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:5847 */
  {
    "*addqi_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_195 },
#else
    { 0, 0, output_195 },
#endif
    { 0 },
    &operand_data[394],
    3,
    3,
    2,
    3,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:5847 */
  {
    "*addhi_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_196 },
#else
    { 0, 0, output_196 },
#endif
    { 0 },
    &operand_data[397],
    3,
    3,
    2,
    3,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:5847 */
  {
    "*addsi_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_197 },
#else
    { 0, 0, output_197 },
#endif
    { 0 },
    &operand_data[400],
    3,
    3,
    2,
    3,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:5847 */
  {
    "*adddi_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_198 },
#else
    { 0, 0, output_198 },
#endif
    { 0 },
    &operand_data[403],
    3,
    3,
    2,
    3,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:5936 */
  {
    "*addqi_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_199 },
#else
    { 0, 0, output_199 },
#endif
    { 0 },
    &operand_data[406],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:5936 */
  {
    "*addhi_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_200 },
#else
    { 0, 0, output_200 },
#endif
    { 0 },
    &operand_data[409],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:5936 */
  {
    "*addsi_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_201 },
#else
    { 0, 0, output_201 },
#endif
    { 0 },
    &operand_data[412],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:5936 */
  {
    "*adddi_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_202 },
#else
    { 0, 0, output_202 },
#endif
    { 0 },
    &operand_data[415],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6073 */
  {
    "*addqi_4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_203 },
#else
    { 0, 0, output_203 },
#endif
    { 0 },
    &operand_data[418],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6073 */
  {
    "*addhi_4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_204 },
#else
    { 0, 0, output_204 },
#endif
    { 0 },
    &operand_data[421],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6073 */
  {
    "*addsi_4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_205 },
#else
    { 0, 0, output_205 },
#endif
    { 0 },
    &operand_data[424],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6110 */
  {
    "*addqi_5",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_206 },
#else
    { 0, 0, output_206 },
#endif
    { 0 },
    &operand_data[406],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6110 */
  {
    "*addhi_5",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_207 },
#else
    { 0, 0, output_207 },
#endif
    { 0 },
    &operand_data[409],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6110 */
  {
    "*addsi_5",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_208 },
#else
    { 0, 0, output_208 },
#endif
    { 0 },
    &operand_data[412],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6110 */
  {
    "*adddi_5",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_209 },
#else
    { 0, 0, output_209 },
#endif
    { 0 },
    &operand_data[415],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6154 */
  {
    "addqi_ext_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_210 },
#else
    { 0, 0, output_210 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addqi_ext_1 },
    &operand_data[427],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6191 */
  {
    "*addqi_ext_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add{b}\t{%h2, %h0|%h0, %h2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[430],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6239 */
  {
    "*addvqi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add{b}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[433],
    3,
    3,
    4,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6239 */
  {
    "*addvhi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add{w}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[436],
    3,
    3,
    4,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6239 */
  {
    "*addvsi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add{l}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[439],
    3,
    3,
    4,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6239 */
  {
    "*addvdi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add{q}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[442],
    3,
    3,
    4,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6256 */
  {
    "*addvqi4_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add{b}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[445],
    4,
    4,
    3,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6256 */
  {
    "*addvhi4_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add{w}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[449],
    4,
    4,
    3,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6256 */
  {
    "*addvsi4_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add{l}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[453],
    4,
    4,
    3,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6256 */
  {
    "*addvdi4_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add{q}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[457],
    4,
    4,
    3,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6300 */
  {
    "*leaqi_general_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[461],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6300 */
  {
    "*leahi_general_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[465],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6322 */
  {
    "*leaqi_general_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[469],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6322 */
  {
    "*leahi_general_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[473],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6343 */
  {
    "*leaqi_general_2b",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[477],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6343 */
  {
    "*leahi_general_2b",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[481],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6364 */
  {
    "*leaqi_general_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[485],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6364 */
  {
    "*leahi_general_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[490],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6390 */
  {
    "*leaqi_general_3b",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[495],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6390 */
  {
    "*leahi_general_3b",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[500],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6416 */
  {
    "*leaqi_general_4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[505],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6416 */
  {
    "*leaqi_general_4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[505],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6416 */
  {
    "*leahi_general_4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[509],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6416 */
  {
    "*leahi_general_4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[509],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6440 */
  {
    "*leasi_general_4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[513],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6440 */
  {
    "*leasi_general_4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[513],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6468 */
  {
    "*subdi3_doubleword",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[517],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6468 */
  {
    "*subti3_doubleword",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[520],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6498 */
  {
    "*subqi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub{b}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[523],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6498 */
  {
    "*subhi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub{w}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[526],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6498 */
  {
    "*subsi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub{l}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[529],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6498 */
  {
    "*subdi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub{q}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[532],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6520 */
  {
    "*subqi_1_slp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub{b}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[392],
    2,
    2,
    1,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6531 */
  {
    "*subqi_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub{b}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[523],
    3,
    3,
    2,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6531 */
  {
    "*subhi_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub{w}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[526],
    3,
    3,
    2,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6531 */
  {
    "*subsi_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub{l}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[529],
    3,
    3,
    2,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6531 */
  {
    "*subdi_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub{q}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[532],
    3,
    3,
    2,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6588 */
  {
    "*subvqi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub{b}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[535],
    3,
    3,
    4,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6588 */
  {
    "*subvhi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub{w}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[538],
    3,
    3,
    4,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6588 */
  {
    "*subvsi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub{l}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[541],
    3,
    3,
    4,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6588 */
  {
    "*subvdi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub{q}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[544],
    3,
    3,
    4,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6605 */
  {
    "*subvqi4_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub{b}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[445],
    4,
    4,
    3,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6605 */
  {
    "*subvhi4_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub{w}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[449],
    4,
    4,
    3,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6605 */
  {
    "*subvsi4_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub{l}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[453],
    4,
    4,
    3,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6605 */
  {
    "*subvdi4_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub{q}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[457],
    4,
    4,
    3,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6644 */
  {
    "*subqi_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub{b}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[523],
    3,
    3,
    2,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6644 */
  {
    "*subhi_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub{w}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[526],
    3,
    3,
    2,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6644 */
  {
    "*subsi_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub{l}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[529],
    3,
    3,
    2,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6644 */
  {
    "*subdi_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub{q}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[532],
    3,
    3,
    2,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6672 */
  {
    "addqi3_carry",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "adc{b}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addqi3_carry },
    &operand_data[547],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6672 */
  {
    "addhi3_carry",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "adc{w}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addhi3_carry },
    &operand_data[552],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6672 */
  {
    "addsi3_carry",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "adc{l}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addsi3_carry },
    &operand_data[557],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6672 */
  {
    "adddi3_carry",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "adc{q}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_adddi3_carry },
    &operand_data[562],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6706 */
  {
    "addcarrysi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "adc{l}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addcarrysi },
    &operand_data[567],
    5,
    5,
    5,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6706 */
  {
    "addcarrydi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "adc{q}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addcarrydi },
    &operand_data[572],
    5,
    5,
    5,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6728 */
  {
    "subqi3_carry",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sbb{b}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subqi3_carry },
    &operand_data[577],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6728 */
  {
    "subhi3_carry",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sbb{w}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subhi3_carry },
    &operand_data[582],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6728 */
  {
    "subsi3_carry",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sbb{l}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subsi3_carry },
    &operand_data[587],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6728 */
  {
    "subdi3_carry",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sbb{q}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subdi3_carry },
    &operand_data[592],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6761 */
  {
    "subborrowsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sbb{l}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subborrowsi },
    &operand_data[597],
    5,
    5,
    4,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6761 */
  {
    "subborrowdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sbb{q}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subborrowdi },
    &operand_data[602],
    5,
    5,
    4,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6794 */
  {
    "*addqi3_cconly_overflow_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add{b}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[607],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6794 */
  {
    "*addhi3_cconly_overflow_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add{w}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[610],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6794 */
  {
    "*addsi3_cconly_overflow_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add{l}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[613],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6807 */
  {
    "*addqi3_cc_overflow_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add{b}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[547],
    3,
    3,
    3,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6807 */
  {
    "*addhi3_cc_overflow_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add{w}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[552],
    3,
    3,
    3,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6807 */
  {
    "*addsi3_cc_overflow_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add{l}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[557],
    3,
    3,
    3,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6807 */
  {
    "*adddi3_cc_overflow_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add{q}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[562],
    3,
    3,
    3,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6835 */
  {
    "*addqi3_cconly_overflow_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add{b}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[607],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6835 */
  {
    "*addhi3_cconly_overflow_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add{w}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[610],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6835 */
  {
    "*addsi3_cconly_overflow_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add{l}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[613],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6848 */
  {
    "*addqi3_cc_overflow_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add{b}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[547],
    3,
    3,
    3,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6848 */
  {
    "*addhi3_cc_overflow_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add{w}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[552],
    3,
    3,
    3,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6848 */
  {
    "*addsi3_cc_overflow_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add{l}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[557],
    3,
    3,
    3,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6848 */
  {
    "*adddi3_cc_overflow_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add{q}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[562],
    3,
    3,
    3,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6930 */
  {
    "*mulhi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_285 },
#else
    { 0, output_285, 0 },
#endif
    { 0 },
    &operand_data[616],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6930 */
  {
    "*mulsi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_286 },
#else
    { 0, output_286, 0 },
#endif
    { 0 },
    &operand_data[619],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:7001 */
  {
    "*mulqi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mul{b}\t%2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[622],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:7044 */
  {
    "*mulvsi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_288 },
#else
    { 0, output_288, 0 },
#endif
    { 0 },
    &operand_data[625],
    3,
    3,
    4,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:7078 */
  {
    "*mulvhi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "imul{w}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[628],
    3,
    3,
    4,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:7098 */
  {
    "*mulvhi4_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "imul{w}\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[631],
    4,
    4,
    3,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:7098 */
  {
    "*mulvsi4_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "imul{l}\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[635],
    4,
    4,
    3,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:7168 */
  {
    "*umulvhi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mul{w}\t%2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[639],
    3,
    4,
    4,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:7168 */
  {
    "*umulvsi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mul{l}\t%2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[643],
    3,
    4,
    4,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:7213 */
  {
    "*mulvqi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "imul{b}\t%2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[622],
    3,
    3,
    4,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:7213 */
  {
    "*umulvqi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mul{b}\t%2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[622],
    3,
    3,
    4,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:7256 */
  {
    "*bmi2_umulsidi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mulx\t{%3, %0, %1|%1, %0, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[647],
    5,
    5,
    2,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:7274 */
  {
    "*umulsidi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_297 },
#else
    { 0, output_297, 0 },
#endif
    { 0 },
    &operand_data[652],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:7325 */
  {
    "*mulsidi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "imul{l}\t%2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[655],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:7345 */
  {
    "*mulqihi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "imul{b}\t%2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[658],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:7345 */
  {
    "*umulqihi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mul{b}\t%2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[658],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:7430 */
  {
    "*smulsi3_highpart_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "imul{l}\t%2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[661],
    3,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:7430 */
  {
    "*umulsi3_highpart_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mul{l}\t%2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[661],
    3,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:7529 */
  {
    "divmodsi4_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_divmodsi4_1 },
    &operand_data[665],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:7564 */
  {
    "*divmodhi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[669],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:7564 */
  {
    "*divmodsi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[665],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:7599 */
  {
    "*divmodhi4_noext",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "idiv{w}\t%3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[673],
    5,
    5,
    2,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:7599 */
  {
    "*divmodsi4_noext",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "idiv{l}\t%3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[678],
    5,
    5,
    2,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:7655 */
  {
    "divmodhiqi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "idiv{b}\t%2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_divmodhiqi3 },
    &operand_data[683],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:7702 */
  {
    "udivmodsi4_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_udivmodsi4_1 },
    &operand_data[665],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:7724 */
  {
    "*udivmodhi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[669],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:7724 */
  {
    "*udivmodsi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[665],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:7747 */
  {
    "*udivmodsi4_pow2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[686],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:7771 */
  {
    "*udivmodhi4_noext",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "div{w}\t%3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[673],
    5,
    5,
    2,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:7771 */
  {
    "*udivmodsi4_noext",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "div{l}\t%3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[678],
    5,
    5,
    2,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:7821 */
  {
    "udivmodhiqi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "div{b}\t%2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_udivmodhiqi3 },
    &operand_data[683],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:7904 */
  {
    "*testqi_1_maybe_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_316 },
#else
    { 0, 0, output_316 },
#endif
    { 0 },
    &operand_data[690],
    2,
    2,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:7929 */
  {
    "*testqi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "test{b}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[692],
    2,
    2,
    0,
    3,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:7929 */
  {
    "*testhi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "test{w}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[694],
    2,
    2,
    0,
    3,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:7929 */
  {
    "*testsi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "test{l}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[696],
    2,
    2,
    0,
    3,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:7955 */
  {
    "*testqi_ext_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "test{b}\t{%1, %h0|%h0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[21],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:7971 */
  {
    "*testqi_ext_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "test{b}\t{%h1, %h0|%h0, %h1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[23],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:7990 */
  {
    "*testqi_ext_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[698],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:7990 */
  {
    "*testqi_ext_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[698],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:7990 */
  {
    "*testqi_ext_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[698],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:8149 */
  {
    "*anddi3_doubleword",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[703],
    3,
    3,
    0,
    3,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:8228 */
  {
    "*andhi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_326 },
#else
    { 0, output_326, 0 },
#endif
    { 0 },
    &operand_data[706],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:8228 */
  {
    "*andsi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_327 },
#else
    { 0, output_327, 0 },
#endif
    { 0 },
    &operand_data[709],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:8249 */
  {
    "*andqi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_328 },
#else
    { 0, output_328, 0 },
#endif
    { 0 },
    &operand_data[712],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:8267 */
  {
    "*andqi_1_slp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "and{b}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[715],
    2,
    2,
    1,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:8410 */
  {
    "*andqi_2_maybe_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_330 },
#else
    { 0, 0, output_330 },
#endif
    { 0 },
    &operand_data[717],
    3,
    3,
    2,
    3,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:8434 */
  {
    "*andqi_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "and{b}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[720],
    3,
    3,
    2,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:8434 */
  {
    "*andhi_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "and{w}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[723],
    3,
    3,
    2,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:8434 */
  {
    "*andsi_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "and{l}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[726],
    3,
    3,
    2,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:8448 */
  {
    "*andqi_2_slp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "and{b}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[729],
    2,
    2,
    3,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:8463 */
  {
    "andqi_ext_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "and{b}\t{%2, %h0|%h0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andqi_ext_1 },
    &operand_data[427],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:8484 */
  {
    "*andqi_ext_1_cc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "and{b}\t{%2, %h0|%h0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[427],
    3,
    3,
    2,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:8512 */
  {
    "*andqi_ext_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "and{b}\t{%h2, %h0|%h0, %h2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[430],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:8586 */
  {
    "*andndi3_doubleword",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[731],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:8630 */
  {
    "*andnsi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "andn\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[734],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:8642 */
  {
    "*andnqi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "andn\t{%k2, %k1, %k0|%k0, %k1, %k2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[737],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:8642 */
  {
    "*andnhi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "andn\t{%k2, %k1, %k0|%k0, %k1, %k2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[740],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:8654 */
  {
    "*andn_si_ccno",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "andn\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[743],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:8654 */
  {
    "*andn_di_ccno",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "andn\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[746],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:8680 */
  {
    "*iordi3_doubleword",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[703],
    3,
    3,
    0,
    3,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:8680 */
  {
    "*xordi3_doubleword",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[703],
    3,
    3,
    0,
    3,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:8722 */
  {
    "*iorhi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "or{w}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[723],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:8722 */
  {
    "*xorhi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "xor{w}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[723],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:8722 */
  {
    "*iorsi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "or{l}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[726],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:8722 */
  {
    "*xorsi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "xor{l}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[726],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:8722 */
  {
    "*iordi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "or{q}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[749],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:8722 */
  {
    "*xordi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "xor{q}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[749],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:8756 */
  {
    "*iorqi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_352 },
#else
    { 0, output_352, 0 },
#endif
    { 0 },
    &operand_data[752],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:8756 */
  {
    "*xorqi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_353 },
#else
    { 0, output_353, 0 },
#endif
    { 0 },
    &operand_data[752],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:8774 */
  {
    "*iorqi_1_slp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "or{b}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[755],
    2,
    2,
    1,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:8774 */
  {
    "*xorqi_1_slp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "xor{b}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[755],
    2,
    2,
    1,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:8785 */
  {
    "*iorqi_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "or{b}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[720],
    3,
    3,
    2,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:8785 */
  {
    "*xorqi_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "xor{b}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[720],
    3,
    3,
    2,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:8785 */
  {
    "*iorhi_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "or{w}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[723],
    3,
    3,
    2,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:8785 */
  {
    "*xorhi_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "xor{w}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[723],
    3,
    3,
    2,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:8785 */
  {
    "*iorsi_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "or{l}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[726],
    3,
    3,
    2,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:8785 */
  {
    "*xorsi_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "xor{l}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[726],
    3,
    3,
    2,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:8785 */
  {
    "*iordi_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "or{q}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[749],
    3,
    3,
    2,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:8785 */
  {
    "*xordi_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "xor{q}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[749],
    3,
    3,
    2,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:8828 */
  {
    "*iorqi_2_slp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "or{b}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[757],
    2,
    2,
    3,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:8828 */
  {
    "*xorqi_2_slp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "xor{b}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[757],
    2,
    2,
    3,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:8842 */
  {
    "*iorqi_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "or{b}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[607],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:8842 */
  {
    "*xorqi_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "xor{b}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[607],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:8842 */
  {
    "*iorhi_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "or{w}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[610],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:8842 */
  {
    "*xorhi_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "xor{w}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[610],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:8842 */
  {
    "*iorsi_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "or{l}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[613],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:8842 */
  {
    "*xorsi_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "xor{l}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[613],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:8842 */
  {
    "*iordi_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "or{q}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[759],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:8842 */
  {
    "*xordi_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "xor{q}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[759],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:8855 */
  {
    "*iorqi_ext_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "or{b}\t{%2, %h0|%h0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[427],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:8855 */
  {
    "*xorqi_ext_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "xor{b}\t{%2, %h0|%h0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[427],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:8875 */
  {
    "*iorqi_ext_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "or{b}\t{%h2, %h0|%h0, %h2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[430],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:8875 */
  {
    "*xorqi_ext_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "xor{b}\t{%h2, %h0|%h0, %h2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[430],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:8972 */
  {
    "*xorqi_ext_1_cc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "xor{b}\t{%2, %h0|%h0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[427],
    3,
    3,
    2,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9008 */
  {
    "*negdi2_doubleword",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[762],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9008 */
  {
    "*negti2_doubleword",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[764],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9031 */
  {
    "*negqi2_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "neg{b}\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[445],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9031 */
  {
    "*neghi2_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "neg{w}\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[449],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9031 */
  {
    "*negsi2_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "neg{l}\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[453],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9031 */
  {
    "*negdi2_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "neg{q}\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[457],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9057 */
  {
    "*negqi2_cmpz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "neg{b}\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[445],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9057 */
  {
    "*neghi2_cmpz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "neg{w}\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[449],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9057 */
  {
    "*negsi2_cmpz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "neg{l}\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[453],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9057 */
  {
    "*negdi2_cmpz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "neg{q}\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[457],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9105 */
  {
    "*negvqi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "neg{b}\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[766],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9105 */
  {
    "*negvhi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "neg{w}\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[769],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9105 */
  {
    "*negvsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "neg{l}\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[772],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9105 */
  {
    "*negvdi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "neg{q}\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[775],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9125 */
  {
    "*absnegsf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[778],
    4,
    4,
    0,
    4,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9125 */
  {
    "*absnegdf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[782],
    4,
    4,
    0,
    4,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9145 */
  {
    "*absnegxf2_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[786],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9160 */
  {
    "*absnegtf2_sse",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[790],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9293 */
  {
    "*abssf2_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fabs",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[794],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9293 */
  {
    "*negsf2_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fchs",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[794],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9293 */
  {
    "*absdf2_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fabs",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[796],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9293 */
  {
    "*negdf2_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fchs",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[796],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9293 */
  {
    "*absxf2_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fabs",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[798],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9293 */
  {
    "*negxf2_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fchs",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[798],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9303 */
  {
    "*absextendsfdf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fabs",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[800],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9303 */
  {
    "*negextendsfdf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fchs",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[800],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9312 */
  {
    "*absextendsfxf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fabs",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[802],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9312 */
  {
    "*negextendsfxf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fchs",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[802],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9321 */
  {
    "*absextenddfxf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fabs",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[804],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9321 */
  {
    "*negextenddfxf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fchs",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[804],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9343 */
  {
    "copysignsf3_const",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_copysignsf3_const },
    &operand_data[806],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9343 */
  {
    "copysigndf3_const",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_copysigndf3_const },
    &operand_data[810],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9343 */
  {
    "copysigntf3_const",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_copysigntf3_const },
    &operand_data[814],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9357 */
  {
    "copysignsf3_var",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_copysignsf3_var },
    &operand_data[818],
    6,
    6,
    0,
    5,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9357 */
  {
    "copysigndf3_var",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_copysigndf3_var },
    &operand_data[824],
    6,
    6,
    0,
    5,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9357 */
  {
    "copysigntf3_var",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_copysigntf3_var },
    &operand_data[830],
    6,
    6,
    0,
    5,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9395 */
  {
    "*one_cmpldi2_doubleword",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[457],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9408 */
  {
    "*one_cmplhi2_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "not{w}\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[449],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9408 */
  {
    "*one_cmplsi2_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "not{l}\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[453],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9408 */
  {
    "*one_cmpldi2_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "not{q}\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[457],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9426 */
  {
    "*one_cmplqi2_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_419 },
#else
    { 0, output_419, 0 },
#endif
    { 0 },
    &operand_data[836],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9441 */
  {
    "*one_cmplqi2_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[445],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9441 */
  {
    "*one_cmplhi2_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[449],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9441 */
  {
    "*one_cmplsi2_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[453],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9441 */
  {
    "*one_cmpldi2_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[457],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9525 */
  {
    "*ashldi3_doubleword",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[838],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9575 */
  {
    "x86_shld",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "shld{l}\t{%s2%1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_x86_shld },
    &operand_data[841],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9638 */
  {
    "*ashlsi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[844],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9638 */
  {
    "*ashldi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[848],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9661 */
  {
    "*bmi2_ashlsi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "shlx\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[852],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9670 */
  {
    "*ashlsi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_429 },
#else
    { 0, 0, output_429 },
#endif
    { 0 },
    &operand_data[855],
    3,
    3,
    0,
    3,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9670 */
  {
    "*ashldi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_430 },
#else
    { 0, 0, output_430 },
#endif
    { 0 },
    &operand_data[858],
    3,
    3,
    0,
    3,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9800 */
  {
    "*ashlhi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_431 },
#else
    { 0, 0, output_431 },
#endif
    { 0 },
    &operand_data[861],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9844 */
  {
    "*ashlqi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_432 },
#else
    { 0, 0, output_432 },
#endif
    { 0 },
    &operand_data[864],
    3,
    3,
    0,
    3,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9906 */
  {
    "*ashlqi3_1_slp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_433 },
#else
    { 0, 0, output_433 },
#endif
    { 0 },
    &operand_data[867],
    2,
    2,
    1,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9987 */
  {
    "*ashlqi3_cmp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_434 },
#else
    { 0, 0, output_434 },
#endif
    { 0 },
    &operand_data[869],
    3,
    3,
    2,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9987 */
  {
    "*ashlhi3_cmp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_435 },
#else
    { 0, 0, output_435 },
#endif
    { 0 },
    &operand_data[872],
    3,
    3,
    2,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9987 */
  {
    "*ashlsi3_cmp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_436 },
#else
    { 0, 0, output_436 },
#endif
    { 0 },
    &operand_data[875],
    3,
    3,
    2,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9987 */
  {
    "*ashldi3_cmp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_437 },
#else
    { 0, 0, output_437 },
#endif
    { 0 },
    &operand_data[878],
    3,
    3,
    2,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10083 */
  {
    "*ashlqi3_cconly",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_438 },
#else
    { 0, 0, output_438 },
#endif
    { 0 },
    &operand_data[881],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10083 */
  {
    "*ashlhi3_cconly",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_439 },
#else
    { 0, 0, output_439 },
#endif
    { 0 },
    &operand_data[884],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10083 */
  {
    "*ashlsi3_cconly",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_440 },
#else
    { 0, 0, output_440 },
#endif
    { 0 },
    &operand_data[887],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10083 */
  {
    "*ashldi3_cconly",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_441 },
#else
    { 0, 0, output_441 },
#endif
    { 0 },
    &operand_data[890],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10139 */
  {
    "*lshrsi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[844],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10139 */
  {
    "*ashrsi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[844],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10139 */
  {
    "*lshrdi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[848],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10139 */
  {
    "*ashrdi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[848],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10162 */
  {
    "*lshrdi3_doubleword",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[893],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10162 */
  {
    "*ashrdi3_doubleword",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[893],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10206 */
  {
    "x86_shrd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "shrd{l}\t{%s2%1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_x86_shrd },
    &operand_data[841],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10258 */
  {
    "ashrsi3_cvt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_449 },
#else
    { 0, output_449, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashrsi3_cvt },
    &operand_data[896],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10304 */
  {
    "*bmi2_lshrsi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "shrx\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[852],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10304 */
  {
    "*bmi2_ashrsi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sarx\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[852],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10313 */
  {
    "*lshrsi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_452 },
#else
    { 0, 0, output_452 },
#endif
    { 0 },
    &operand_data[899],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10313 */
  {
    "*ashrsi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_453 },
#else
    { 0, 0, output_453 },
#endif
    { 0 },
    &operand_data[899],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10313 */
  {
    "*lshrdi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_454 },
#else
    { 0, 0, output_454 },
#endif
    { 0 },
    &operand_data[902],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10313 */
  {
    "*ashrdi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_455 },
#else
    { 0, 0, output_455 },
#endif
    { 0 },
    &operand_data[902],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10410 */
  {
    "*lshrqi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_456 },
#else
    { 0, 0, output_456 },
#endif
    { 0 },
    &operand_data[905],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10410 */
  {
    "*ashrqi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_457 },
#else
    { 0, 0, output_457 },
#endif
    { 0 },
    &operand_data[905],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10410 */
  {
    "*lshrhi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_458 },
#else
    { 0, 0, output_458 },
#endif
    { 0 },
    &operand_data[908],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10410 */
  {
    "*ashrhi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_459 },
#else
    { 0, 0, output_459 },
#endif
    { 0 },
    &operand_data[908],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10434 */
  {
    "*lshrqi3_1_slp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_460 },
#else
    { 0, 0, output_460 },
#endif
    { 0 },
    &operand_data[867],
    2,
    2,
    1,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10434 */
  {
    "*ashrqi3_1_slp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_461 },
#else
    { 0, 0, output_461 },
#endif
    { 0 },
    &operand_data[867],
    2,
    2,
    1,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10463 */
  {
    "*lshrqi3_cmp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_462 },
#else
    { 0, 0, output_462 },
#endif
    { 0 },
    &operand_data[869],
    3,
    3,
    2,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10463 */
  {
    "*ashrqi3_cmp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_463 },
#else
    { 0, 0, output_463 },
#endif
    { 0 },
    &operand_data[869],
    3,
    3,
    2,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10463 */
  {
    "*lshrhi3_cmp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_464 },
#else
    { 0, 0, output_464 },
#endif
    { 0 },
    &operand_data[872],
    3,
    3,
    2,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10463 */
  {
    "*ashrhi3_cmp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_465 },
#else
    { 0, 0, output_465 },
#endif
    { 0 },
    &operand_data[872],
    3,
    3,
    2,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10463 */
  {
    "*lshrsi3_cmp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_466 },
#else
    { 0, 0, output_466 },
#endif
    { 0 },
    &operand_data[875],
    3,
    3,
    2,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10463 */
  {
    "*ashrsi3_cmp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_467 },
#else
    { 0, 0, output_467 },
#endif
    { 0 },
    &operand_data[875],
    3,
    3,
    2,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10463 */
  {
    "*lshrdi3_cmp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_468 },
#else
    { 0, 0, output_468 },
#endif
    { 0 },
    &operand_data[878],
    3,
    3,
    2,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10463 */
  {
    "*ashrdi3_cmp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_469 },
#else
    { 0, 0, output_469 },
#endif
    { 0 },
    &operand_data[878],
    3,
    3,
    2,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10527 */
  {
    "*lshrqi3_cconly",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_470 },
#else
    { 0, 0, output_470 },
#endif
    { 0 },
    &operand_data[881],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10527 */
  {
    "*ashrqi3_cconly",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_471 },
#else
    { 0, 0, output_471 },
#endif
    { 0 },
    &operand_data[881],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10527 */
  {
    "*lshrhi3_cconly",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_472 },
#else
    { 0, 0, output_472 },
#endif
    { 0 },
    &operand_data[884],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10527 */
  {
    "*ashrhi3_cconly",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_473 },
#else
    { 0, 0, output_473 },
#endif
    { 0 },
    &operand_data[884],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10527 */
  {
    "*lshrsi3_cconly",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_474 },
#else
    { 0, 0, output_474 },
#endif
    { 0 },
    &operand_data[887],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10527 */
  {
    "*ashrsi3_cconly",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_475 },
#else
    { 0, 0, output_475 },
#endif
    { 0 },
    &operand_data[887],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10527 */
  {
    "*lshrdi3_cconly",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_476 },
#else
    { 0, 0, output_476 },
#endif
    { 0 },
    &operand_data[890],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10527 */
  {
    "*ashrdi3_cconly",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_477 },
#else
    { 0, 0, output_477 },
#endif
    { 0 },
    &operand_data[890],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10599 */
  {
    "*rotlsi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[911],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10599 */
  {
    "*rotrsi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[911],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10599 */
  {
    "*rotldi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[915],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10599 */
  {
    "*rotrdi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[915],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10624 */
  {
    "ix86_rotldi3_doubleword",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ix86_rotldi3_doubleword },
    &operand_data[919],
    3,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10652 */
  {
    "ix86_rotrdi3_doubleword",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ix86_rotrdi3_doubleword },
    &operand_data[919],
    3,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10684 */
  {
    "*bmi2_rorxsi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "rorx\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[923],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10694 */
  {
    "*rotlsi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_485 },
#else
    { 0, 0, output_485 },
#endif
    { 0 },
    &operand_data[926],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10694 */
  {
    "*rotrsi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_486 },
#else
    { 0, 0, output_486 },
#endif
    { 0 },
    &operand_data[926],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10694 */
  {
    "*rotldi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_487 },
#else
    { 0, 0, output_487 },
#endif
    { 0 },
    &operand_data[929],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10694 */
  {
    "*rotrdi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_488 },
#else
    { 0, 0, output_488 },
#endif
    { 0 },
    &operand_data[929],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10820 */
  {
    "*rotlqi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_489 },
#else
    { 0, 0, output_489 },
#endif
    { 0 },
    &operand_data[905],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10820 */
  {
    "*rotrqi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_490 },
#else
    { 0, 0, output_490 },
#endif
    { 0 },
    &operand_data[905],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10820 */
  {
    "*rotlhi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_491 },
#else
    { 0, 0, output_491 },
#endif
    { 0 },
    &operand_data[908],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10820 */
  {
    "*rotrhi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_492 },
#else
    { 0, 0, output_492 },
#endif
    { 0 },
    &operand_data[908],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10843 */
  {
    "*rotlqi3_1_slp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_493 },
#else
    { 0, 0, output_493 },
#endif
    { 0 },
    &operand_data[867],
    2,
    2,
    1,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10843 */
  {
    "*rotrqi3_1_slp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_494 },
#else
    { 0, 0, output_494 },
#endif
    { 0 },
    &operand_data[867],
    2,
    2,
    1,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:11008 */
  {
    "*btsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_495 },
#else
    { 0, 0, output_495 },
#endif
    { 0 },
    &operand_data[932],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:11039 */
  {
    "*jcc_btsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[934],
    4,
    4,
    0,
    0,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:11039 */
  {
    "*jcc_btdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[938],
    4,
    4,
    0,
    0,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:11075 */
  {
    "*jcc_btsi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[942],
    4,
    4,
    0,
    0,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:11075 */
  {
    "*jcc_btdi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[946],
    4,
    4,
    0,
    0,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:11109 */
  {
    "*jcc_btsi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[950],
    5,
    5,
    0,
    0,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:11109 */
  {
    "*jcc_btdi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[955],
    5,
    5,
    0,
    0,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:11163 */
  {
    "*setcc_si_1_and",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[960],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:11181 */
  {
    "*setcc_si_1_movzbl",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[960],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:11197 */
  {
    "*setcc_qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "set%C1\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[962],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:11206 */
  {
    "*setcc_qi_slp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "set%C1\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[964],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:11292 */
  {
    "setcc_sf_sse",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_506 },
#else
    { 0, output_506, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_setcc_sf_sse },
    &operand_data[966],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:11292 */
  {
    "setcc_df_sse",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_507 },
#else
    { 0, output_507, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_setcc_df_sse },
    &operand_data[970],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:11310 */
  {
    "*jcc_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%!%+j%C1\t%l0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[974],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:11330 */
  {
    "*jcc_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%!%+j%c1\t%l0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[974],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:11403 */
  {
    "*jccsf_0_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[976],
    4,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:11403 */
  {
    "*jccdf_0_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[981],
    4,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:11403 */
  {
    "*jccxf_0_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[986],
    4,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:11416 */
  {
    "*jccsf_0_r_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[976],
    4,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:11416 */
  {
    "*jccdf_0_r_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[981],
    4,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:11416 */
  {
    "*jccxf_0_r_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[986],
    4,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:11429 */
  {
    "*jccxf_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[991],
    4,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:11442 */
  {
    "*jccxf_r_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[991],
    4,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:11455 */
  {
    "*jccsf_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[996],
    4,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:11455 */
  {
    "*jccdf_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1001],
    4,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:11468 */
  {
    "*jccsf_r_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[996],
    4,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:11468 */
  {
    "*jccdf_r_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1001],
    4,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:11481 */
  {
    "*jccusf_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1006],
    4,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:11481 */
  {
    "*jccudf_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1011],
    4,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:11481 */
  {
    "*jccuxf_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1016],
    4,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:11494 */
  {
    "*jccusf_r_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1006],
    4,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:11494 */
  {
    "*jccudf_r_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1011],
    4,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:11494 */
  {
    "*jccuxf_r_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1016],
    4,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:11549 */
  {
    "*jccsf_hi_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1021],
    5,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:11549 */
  {
    "*jccdf_hi_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1027],
    5,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:11549 */
  {
    "*jccxf_hi_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1033],
    5,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:11549 */
  {
    "*jccsf_si_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1039],
    5,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:11549 */
  {
    "*jccdf_si_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1045],
    5,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:11549 */
  {
    "*jccxf_si_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1051],
    5,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:11566 */
  {
    "*jccsf_hi_r_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1021],
    5,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:11566 */
  {
    "*jccdf_hi_r_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1027],
    5,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:11566 */
  {
    "*jccxf_hi_r_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1033],
    5,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:11566 */
  {
    "*jccsf_si_r_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1039],
    5,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:11566 */
  {
    "*jccdf_si_r_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1045],
    5,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:11566 */
  {
    "*jccxf_si_r_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1051],
    5,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:11607 */
  {
    "jump",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%!jmp\t%l0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_jump },
    &operand_data[788],
    1,
    1,
    0,
    0,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:11633 */
  {
    "*indirect_jump",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_541 },
#else
    { 0, 0, output_541 },
#endif
    { 0 },
    &operand_data[1057],
    1,
    1,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:11633 */
  {
    "*indirect_jump",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_542 },
#else
    { 0, 0, output_542 },
#endif
    { 0 },
    &operand_data[1058],
    1,
    1,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:11687 */
  {
    "*tablejump_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_543 },
#else
    { 0, 0, output_543 },
#endif
    { 0 },
    &operand_data[1059],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:11687 */
  {
    "*tablejump_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_544 },
#else
    { 0, 0, output_544 },
#endif
    { 0 },
    &operand_data[1061],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:11828 */
  {
    "*call",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_545 },
#else
    { 0, 0, output_545 },
#endif
    { 0 },
    &operand_data[1063],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:11828 */
  {
    "*call",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_546 },
#else
    { 0, 0, output_546 },
#endif
    { 0 },
    &operand_data[1065],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:11836 */
  {
    "*call_got_x32",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_547 },
#else
    { 0, 0, output_547 },
#endif
    { 0 },
    &operand_data[1067],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:11849 */
  {
    "*sibcall_GOT_32",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_548 },
#else
    { 0, 0, output_548 },
#endif
    { 0 },
    &operand_data[1069],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:11863 */
  {
    "*sibcall",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_549 },
#else
    { 0, 0, output_549 },
#endif
    { 0 },
    &operand_data[1072],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:11863 */
  {
    "*sibcall",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_550 },
#else
    { 0, 0, output_550 },
#endif
    { 0 },
    &operand_data[1074],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:11870 */
  {
    "*sibcall_memory",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_551 },
#else
    { 0, 0, output_551 },
#endif
    { 0 },
    &operand_data[1076],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:11870 */
  {
    "*sibcall_memory",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_552 },
#else
    { 0, 0, output_552 },
#endif
    { 0 },
    &operand_data[1078],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:11921 */
  {
    "*call_pop",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_553 },
#else
    { 0, 0, output_553 },
#endif
    { 0 },
    &operand_data[1080],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:11931 */
  {
    "*sibcall_pop",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_554 },
#else
    { 0, 0, output_554 },
#endif
    { 0 },
    &operand_data[1083],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:11941 */
  {
    "*sibcall_pop_memory",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_555 },
#else
    { 0, 0, output_555 },
#endif
    { 0 },
    &operand_data[1086],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:12027 */
  {
    "*call_value",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_556 },
#else
    { 0, 0, output_556 },
#endif
    { 0 },
    &operand_data[1062],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:12027 */
  {
    "*call_value",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_557 },
#else
    { 0, 0, output_557 },
#endif
    { 0 },
    &operand_data[1064],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:12036 */
  {
    "*call_value_got_x32",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_558 },
#else
    { 0, 0, output_558 },
#endif
    { 0 },
    &operand_data[1066],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:12051 */
  {
    "*sibcall_value_GOT_32",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_559 },
#else
    { 0, 0, output_559 },
#endif
    { 0 },
    &operand_data[1068],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:12066 */
  {
    "*sibcall_value",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_560 },
#else
    { 0, 0, output_560 },
#endif
    { 0 },
    &operand_data[1071],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:12066 */
  {
    "*sibcall_value",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_561 },
#else
    { 0, 0, output_561 },
#endif
    { 0 },
    &operand_data[1073],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:12074 */
  {
    "*sibcall_value_memory",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_562 },
#else
    { 0, 0, output_562 },
#endif
    { 0 },
    &operand_data[1075],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:12074 */
  {
    "*sibcall_value_memory",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_563 },
#else
    { 0, 0, output_563 },
#endif
    { 0 },
    &operand_data[1077],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:12131 */
  {
    "*call_value_pop",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_564 },
#else
    { 0, 0, output_564 },
#endif
    { 0 },
    &operand_data[1079],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:12142 */
  {
    "*sibcall_value_pop",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_565 },
#else
    { 0, 0, output_565 },
#endif
    { 0 },
    &operand_data[1089],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:12153 */
  {
    "*sibcall_value_pop_memory",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_566 },
#else
    { 0, 0, output_566 },
#endif
    { 0 },
    &operand_data[1093],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:12257 */
  {
    "blockage",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_blockage },
    &operand_data[0],
    0,
    0,
    0,
    0,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:12274 */
  {
    "*memory_blockage",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1097],
    1,
    1,
    1,
    0,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:12283 */
  {
    "prologue_use",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_prologue_use },
    &operand_data[788],
    1,
    1,
    0,
    0,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:12325 */
  {
    "simple_return_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_570 },
#else
    { 0, 0, output_570 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_simple_return_internal },
    &operand_data[0],
    0,
    0,
    0,
    0,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:12335 */
  {
    "interrupt_return",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_571 },
#else
    { 0, 0, output_571 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_interrupt_return },
    &operand_data[0],
    0,
    0,
    0,
    0,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:12346 */
  {
    "simple_return_internal_long",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_572 },
#else
    { 0, 0, output_572 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_simple_return_internal_long },
    &operand_data[0],
    0,
    0,
    0,
    0,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:12357 */
  {
    "simple_return_pop_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%!ret\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_simple_return_pop_internal },
    &operand_data[774],
    1,
    1,
    0,
    0,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:12368 */
  {
    "simple_return_indirect_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_574 },
#else
    { 0, 0, output_574 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_simple_return_indirect_internal },
    &operand_data[842],
    1,
    1,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:12381 */
  {
    "nop",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "nop",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_nop },
    &operand_data[0],
    0,
    0,
    0,
    0,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:12390 */
  {
    "nops",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_576 },
#else
    { 0, 0, output_576 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_nops },
    &operand_data[953],
    1,
    1,
    0,
    0,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:12412 */
  {
    "pad",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_577 },
#else
    { 0, 0, output_577 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_pad },
    &operand_data[788],
    1,
    1,
    0,
    0,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:12444 */
  {
    "*set_got",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_578 },
#else
    { 0, 0, output_578 },
#endif
    { 0 },
    &operand_data[102],
    1,
    1,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:12465 */
  {
    "*set_got_labelled",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_579 },
#else
    { 0, 0, output_579 },
#endif
    { 0 },
    &operand_data[1098],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:12494 */
  {
    "set_got_offset_rex64",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "movabs{q}\t{$_GLOBAL_OFFSET_TABLE_-%l1, %0|%0, OFFSET FLAT:_GLOBAL_OFFSET_TABLE_-%l1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_set_got_offset_rex64 },
    &operand_data[1100],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:12535 */
  {
    "eh_return_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_eh_return_internal },
    &operand_data[0],
    0,
    0,
    0,
    0,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:12543 */
  {
    "leave",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "leave",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_leave },
    &operand_data[0],
    0,
    0,
    0,
    0,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:12571 */
  {
    "split_stack_return",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_583 },
#else
    { 0, 0, output_583 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_split_stack_return },
    &operand_data[774],
    1,
    1,
    0,
    0,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:12648 */
  {
    "ffssi2_no_cmove",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ffssi2_no_cmove },
    &operand_data[1102],
    2,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:12676 */
  {
    "*tzcntsi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tzcnt{l}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[852],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:12703 */
  {
    "*tzcntsi_1_falsedep",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tzcnt{l}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1105],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:12719 */
  {
    "*bsfsi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bsf{l}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[852],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:12733 */
  {
    "ctzsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_588 },
#else
    { 0, 0, output_588 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ctzsi2 },
    &operand_data[852],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:12774 */
  {
    "*ctzsi2_falsedep",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_589 },
#else
    { 0, 0, output_589 },
#endif
    { 0 },
    &operand_data[1105],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:12808 */
  {
    "bsr",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bsr{l}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_bsr },
    &operand_data[852],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:12820 */
  {
    "*bsrhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bsr{w}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1108],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:12852 */
  {
    "clzsi2_lzcnt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "lzcnt{l}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_clzsi2_lzcnt },
    &operand_data[852],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:12875 */
  {
    "*clzsi2_lzcnt_falsedep",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "lzcnt{l}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1105],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:12903 */
  {
    "tzcnt_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tzcnt{l}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_tzcnt_si },
    &operand_data[852],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:12903 */
  {
    "lzcnt_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "lzcnt{l}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lzcnt_si },
    &operand_data[852],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:12927 */
  {
    "*tzcnt_si_falsedep",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tzcnt{l}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1105],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:12927 */
  {
    "*lzcnt_si_falsedep",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "lzcnt{l}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1105],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:12941 */
  {
    "tzcnt_hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tzcnt{w}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_tzcnt_hi },
    &operand_data[1108],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:12941 */
  {
    "lzcnt_hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "lzcnt{w}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lzcnt_hi },
    &operand_data[1108],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:12955 */
  {
    "bmi_bextr_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bextr\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_bmi_bextr_si },
    &operand_data[1110],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:12967 */
  {
    "*bmi_bextr_si_ccz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bextr\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1113],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:12981 */
  {
    "*bmi_blsi_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "blsi\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[852],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:12994 */
  {
    "*bmi_blsmsk_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "blsmsk\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[852],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:13008 */
  {
    "*bmi_blsr_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "blsr\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[852],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:13037 */
  {
    "*bmi2_bzhi_si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bzhi\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1116],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:13055 */
  {
    "*bmi2_bzhi_si3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bzhi\t{%k2, %1, %0|%0, %1, %k2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1120],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:13070 */
  {
    "*bmi2_bzhi_si3_1_ccz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bzhi\t{%k2, %1, %0|%0, %1, %k2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1124],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:13087 */
  {
    "bmi2_pdep_si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pdep\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_bmi2_pdep_si3 },
    &operand_data[1128],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:13098 */
  {
    "bmi2_pext_si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pext\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_bmi2_pext_si3 },
    &operand_data[1128],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:13110 */
  {
    "tbm_bextri_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_610 },
#else
    { 0, 0, output_610 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_tbm_bextri_si },
    &operand_data[1131],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:13125 */
  {
    "*tbm_blcfill_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "blcfill\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[852],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:13138 */
  {
    "*tbm_blci_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "blci\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[852],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:13152 */
  {
    "*tbm_blcic_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "blcic\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[852],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:13166 */
  {
    "*tbm_blcmsk_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "blcmsk\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[852],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:13179 */
  {
    "*tbm_blcs_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "blcs\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[852],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:13192 */
  {
    "*tbm_blsfill_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "blsfill\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[852],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:13205 */
  {
    "*tbm_blsic_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "blsic\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[852],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:13219 */
  {
    "*tbm_t1mskc_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "t1mskc\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[852],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:13233 */
  {
    "*tbm_tzmsk_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "tzmsk\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[852],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:13247 */
  {
    "popcountsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_620 },
#else
    { 0, 0, output_620 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_popcountsi2 },
    &operand_data[852],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:13276 */
  {
    "*popcountsi2_falsedep",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_621 },
#else
    { 0, 0, output_621 },
#endif
    { 0 },
    &operand_data[1105],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:13295 */
  {
    "*popcounthi2_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1135],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:13313 */
  {
    "popcounthi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_623 },
#else
    { 0, 0, output_623 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_popcounthi2 },
    &operand_data[1108],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:13360 */
  {
    "*bswapsi2_movbe",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_624 },
#else
    { 0, output_624, 0 },
#endif
    { 0 },
    &operand_data[1137],
    2,
    2,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:13375 */
  {
    "*bswapsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bswap\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[687],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:13384 */
  {
    "*bswaphi_lowpart_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_626 },
#else
    { 0, output_626, 0 },
#endif
    { 0 },
    &operand_data[1139],
    1,
    1,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:13395 */
  {
    "bswaphi_lowpart",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "rol{w}\t{$8, %0|%0, 8}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_bswaphi_lowpart },
    &operand_data[148],
    1,
    1,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:13445 */
  {
    "paritydi2_cmp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_paritydi2_cmp },
    &operand_data[1140],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:13476 */
  {
    "paritysi2_cmp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_paritysi2_cmp },
    &operand_data[1144],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:13500 */
  {
    "*parityhi2_cmp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "xor{b}\t{%h0, %b0|%b0, %h0}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1147],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:13516 */
  {
    "*tls_global_dynamic_32_gnu",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_631 },
#else
    { 0, 0, output_631 },
#endif
    { 0 },
    &operand_data[1149],
    4,
    6,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:13626 */
  {
    "*tls_local_dynamic_base_32_gnu",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_632 },
#else
    { 0, 0, output_632 },
#endif
    { 0 },
    &operand_data[1155],
    3,
    5,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:13721 */
  {
    "*tls_local_dynamic_32_once",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1160],
    4,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:13750 */
  {
    "*load_tp_x32",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov{l}\t{%%fs:0, %0|%0, DWORD PTR fs:0}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[102],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:13761 */
  {
    "*load_tp_x32_zext",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov{l}\t{%%fs:0, %k0|%k0, DWORD PTR fs:0}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[206],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:13772 */
  {
    "*load_tp_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov{l}\t{%%gs:0, %0|%0, DWORD PTR gs:0}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[102],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:13772 */
  {
    "*load_tp_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov{q}\t{%%fs:0, %0|%0, QWORD PTR fs:0}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[206],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:13783 */
  {
    "*add_tp_x32",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add{l}\t{%%fs:0, %0|%0, DWORD PTR fs:0}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[687],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:13796 */
  {
    "*add_tp_x32_zext",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add{l}\t{%%fs:0, %k0|%k0, DWORD PTR fs:0}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1166],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:13810 */
  {
    "*add_tp_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add{l}\t{%%gs:0, %0|%0, DWORD PTR gs:0}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[687],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:13810 */
  {
    "*add_tp_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "add{q}\t{%%fs:0, %0|%0, QWORD PTR fs:0}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[919],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:13859 */
  {
    "*tls_dynamic_gnu2_lea_32",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "lea{l}\t{%E2@TLSDESC(%1), %0|%0, %E2@TLSDESC[%1]}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1168],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:13872 */
  {
    "*tls_dynamic_gnu2_call_32",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "call\t{*%a1@TLSCALL(%2)|[DWORD PTR [%2+%a1@TLSCALL]]}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1171],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:13887 */
  {
    "*tls_dynamic_gnu2_combine_32",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1175],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:13978 */
  {
    "*fop_sf_comm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_645 },
#else
    { 0, 0, output_645 },
#endif
    { 0 },
    &operand_data[1180],
    4,
    4,
    0,
    3,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:13978 */
  {
    "*fop_df_comm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_646 },
#else
    { 0, 0, output_646 },
#endif
    { 0 },
    &operand_data[1184],
    4,
    4,
    0,
    3,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14012 */
  {
    "*rcpsf2_sse",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vrcpss\t{%1, %d0|%d0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1188],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14024 */
  {
    "*fop_sf_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_648 },
#else
    { 0, 0, output_648 },
#endif
    { 0 },
    &operand_data[1190],
    4,
    4,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14024 */
  {
    "*fop_df_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_649 },
#else
    { 0, 0, output_649 },
#endif
    { 0 },
    &operand_data[1194],
    4,
    4,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14061 */
  {
    "*fop_sf_2_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_650 },
#else
    { 0, 0, output_650 },
#endif
    { 0 },
    &operand_data[1198],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14061 */
  {
    "*fop_df_2_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_651 },
#else
    { 0, 0, output_651 },
#endif
    { 0 },
    &operand_data[1202],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14061 */
  {
    "*fop_sf_2_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_652 },
#else
    { 0, 0, output_652 },
#endif
    { 0 },
    &operand_data[1206],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14061 */
  {
    "*fop_df_2_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_653 },
#else
    { 0, 0, output_653 },
#endif
    { 0 },
    &operand_data[1210],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14082 */
  {
    "*fop_sf_3_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_654 },
#else
    { 0, 0, output_654 },
#endif
    { 0 },
    &operand_data[1214],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14082 */
  {
    "*fop_df_3_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_655 },
#else
    { 0, 0, output_655 },
#endif
    { 0 },
    &operand_data[1218],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14082 */
  {
    "*fop_sf_3_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_656 },
#else
    { 0, 0, output_656 },
#endif
    { 0 },
    &operand_data[1222],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14082 */
  {
    "*fop_df_3_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_657 },
#else
    { 0, 0, output_657 },
#endif
    { 0 },
    &operand_data[1226],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14103 */
  {
    "*fop_df_4_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_658 },
#else
    { 0, 0, output_658 },
#endif
    { 0 },
    &operand_data[1230],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14121 */
  {
    "*fop_df_5_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_659 },
#else
    { 0, 0, output_659 },
#endif
    { 0 },
    &operand_data[1234],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14139 */
  {
    "*fop_df_6_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_660 },
#else
    { 0, 0, output_660 },
#endif
    { 0 },
    &operand_data[1238],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14158 */
  {
    "*fop_xf_comm_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_661 },
#else
    { 0, 0, output_661 },
#endif
    { 0 },
    &operand_data[1242],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14172 */
  {
    "*fop_xf_1_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_662 },
#else
    { 0, 0, output_662 },
#endif
    { 0 },
    &operand_data[1246],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14186 */
  {
    "*fop_xf_2_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_663 },
#else
    { 0, 0, output_663 },
#endif
    { 0 },
    &operand_data[1250],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14186 */
  {
    "*fop_xf_2_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_664 },
#else
    { 0, 0, output_664 },
#endif
    { 0 },
    &operand_data[1254],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14205 */
  {
    "*fop_xf_3_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_665 },
#else
    { 0, 0, output_665 },
#endif
    { 0 },
    &operand_data[1258],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14205 */
  {
    "*fop_xf_3_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_666 },
#else
    { 0, 0, output_666 },
#endif
    { 0 },
    &operand_data[1262],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14224 */
  {
    "*fop_xf_4_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_667 },
#else
    { 0, 0, output_667 },
#endif
    { 0 },
    &operand_data[1266],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14224 */
  {
    "*fop_xf_4_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_668 },
#else
    { 0, 0, output_668 },
#endif
    { 0 },
    &operand_data[1270],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14241 */
  {
    "*fop_xf_5_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_669 },
#else
    { 0, 0, output_669 },
#endif
    { 0 },
    &operand_data[1274],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14241 */
  {
    "*fop_xf_5_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_670 },
#else
    { 0, 0, output_670 },
#endif
    { 0 },
    &operand_data[1278],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14258 */
  {
    "*fop_xf_6_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_671 },
#else
    { 0, 0, output_671 },
#endif
    { 0 },
    &operand_data[1282],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14258 */
  {
    "*fop_xf_6_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_672 },
#else
    { 0, 0, output_672 },
#endif
    { 0 },
    &operand_data[1286],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14281 */
  {
    "truncxfsf2_i387_noop_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_673 },
#else
    { 0, 0, output_673 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_truncxfsf2_i387_noop_unspec },
    &operand_data[245],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14281 */
  {
    "truncxfdf2_i387_noop_unspec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_674 },
#else
    { 0, 0, output_674 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_truncxfdf2_i387_noop_unspec },
    &operand_data[247],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14290 */
  {
    "sqrtxf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fsqrt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sqrtxf2 },
    &operand_data[798],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14301 */
  {
    "sqrt_extendsfxf2_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fsqrt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sqrt_extendsfxf2_i387 },
    &operand_data[802],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14301 */
  {
    "sqrt_extenddfxf2_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fsqrt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sqrt_extenddfxf2_i387 },
    &operand_data[804],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14314 */
  {
    "*rsqrtsf2_sse",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vrsqrtss\t{%1, %d0|%d0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1188],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14336 */
  {
    "*sqrtsf2_sse",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vsqrtss\t{%1, %d0|%d0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1290],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14336 */
  {
    "*sqrtdf2_sse",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vsqrtsd\t{%1, %d0|%d0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1292],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14380 */
  {
    "fpremxf4_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fprem",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fpremxf4_i387 },
    &operand_data[1294],
    4,
    4,
    4,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14455 */
  {
    "fprem1xf4_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fprem1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fprem1xf4_i387 },
    &operand_data[1294],
    4,
    4,
    4,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14539 */
  {
    "*sinxf2_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fsin",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[798],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14539 */
  {
    "*cosxf2_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fcos",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[798],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14550 */
  {
    "*sin_extendsfxf2_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fsin",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[802],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14550 */
  {
    "*cos_extendsfxf2_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fcos",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[802],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14550 */
  {
    "*sin_extenddfxf2_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fsin",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[804],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14550 */
  {
    "*cos_extenddfxf2_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fcos",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[804],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14570 */
  {
    "sincosxf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fsincos",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sincosxf3 },
    &operand_data[1294],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14603 */
  {
    "sincos_extendsfxf3_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fsincos",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sincos_extendsfxf3_i387 },
    &operand_data[1298],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14603 */
  {
    "sincos_extenddfxf3_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fsincos",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sincos_extenddfxf3_i387 },
    &operand_data[1301],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14661 */
  {
    "fptanxf4_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fptan",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fptanxf4_i387 },
    &operand_data[1304],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14675 */
  {
    "fptan_extendsfxf4_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fptan",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fptan_extendsfxf4_i387 },
    &operand_data[1308],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14675 */
  {
    "fptan_extenddfxf4_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fptan",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fptan_extenddfxf4_i387 },
    &operand_data[1312],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14724 */
  {
    "*fpatanxf3_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fpatan",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1316],
    3,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14737 */
  {
    "fpatan_extendsfxf3_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fpatan",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fpatan_extendsfxf3_i387 },
    &operand_data[1320],
    3,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14737 */
  {
    "fpatan_extenddfxf3_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fpatan",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fpatan_extenddfxf3_i387 },
    &operand_data[1324],
    3,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14886 */
  {
    "fyl2xxf3_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fyl2x",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fyl2xxf3_i387 },
    &operand_data[1316],
    3,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14899 */
  {
    "fyl2x_extendsfxf3_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fyl2x",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fyl2x_extendsfxf3_i387 },
    &operand_data[1328],
    3,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14899 */
  {
    "fyl2x_extenddfxf3_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fyl2x",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fyl2x_extenddfxf3_i387 },
    &operand_data[1332],
    3,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15005 */
  {
    "fyl2xp1xf3_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fyl2xp1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fyl2xp1xf3_i387 },
    &operand_data[1316],
    3,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15018 */
  {
    "fyl2xp1_extendsfxf3_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fyl2xp1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fyl2xp1_extendsfxf3_i387 },
    &operand_data[1328],
    3,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15018 */
  {
    "fyl2xp1_extenddfxf3_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fyl2xp1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fyl2xp1_extenddfxf3_i387 },
    &operand_data[1332],
    3,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15063 */
  {
    "fxtractxf3_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fxtract",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fxtractxf3_i387 },
    &operand_data[1294],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15076 */
  {
    "fxtract_extendsfxf3_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fxtract",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fxtract_extendsfxf3_i387 },
    &operand_data[1298],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15076 */
  {
    "fxtract_extenddfxf3_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fxtract",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fxtract_extenddfxf3_i387 },
    &operand_data[1301],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15158 */
  {
    "*f2xm1xf2_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "f2xm1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[798],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15169 */
  {
    "fscalexf4_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fscale",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fscalexf4_i387 },
    &operand_data[1294],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15467 */
  {
    "sse4_1_roundsf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_709 },
#else
    { 0, output_709, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_roundsf2 },
    &operand_data[1336],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15467 */
  {
    "sse4_1_rounddf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_710 },
#else
    { 0, output_710, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_rounddf2 },
    &operand_data[1339],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15483 */
  {
    "rintxf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "frndint",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rintxf2 },
    &operand_data[798],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15493 */
  {
    "rintsf2_frndint",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "frndint",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rintsf2_frndint },
    &operand_data[794],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15493 */
  {
    "rintdf2_frndint",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "frndint",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rintdf2_frndint },
    &operand_data[796],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15555 */
  {
    "*fistdi2_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1342],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15578 */
  {
    "fistdi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_715 },
#else
    { 0, 0, output_715 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fistdi2 },
    &operand_data[1344],
    2,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15588 */
  {
    "fistdi2_with_temp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fistdi2_with_temp },
    &operand_data[1347],
    3,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15620 */
  {
    "*fisthi2_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1351],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15620 */
  {
    "*fistsi2_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1353],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15638 */
  {
    "fisthi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_719 },
#else
    { 0, 0, output_719 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fisthi2 },
    &operand_data[1355],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15638 */
  {
    "fistsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_720 },
#else
    { 0, 0, output_720 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fistsi2 },
    &operand_data[1357],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15647 */
  {
    "fisthi2_with_temp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fisthi2_with_temp },
    &operand_data[1359],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15647 */
  {
    "fistsi2_with_temp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fistsi2_with_temp },
    &operand_data[1362],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15743 */
  {
    "frndintsf2_floor",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_frndintsf2_floor },
    &operand_data[1365],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15743 */
  {
    "frndintsf2_ceil",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_frndintsf2_ceil },
    &operand_data[1365],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15743 */
  {
    "frndintsf2_trunc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_frndintsf2_trunc },
    &operand_data[1365],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15743 */
  {
    "frndintdf2_floor",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_frndintdf2_floor },
    &operand_data[1367],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15743 */
  {
    "frndintdf2_ceil",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_frndintdf2_ceil },
    &operand_data[1367],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15743 */
  {
    "frndintdf2_trunc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_frndintdf2_trunc },
    &operand_data[1367],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15743 */
  {
    "frndintxf2_floor",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_frndintxf2_floor },
    &operand_data[1369],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15743 */
  {
    "frndintxf2_ceil",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_frndintxf2_ceil },
    &operand_data[1369],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15743 */
  {
    "frndintxf2_trunc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_frndintxf2_trunc },
    &operand_data[1369],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15768 */
  {
    "frndintsf2_floor_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fldcw\t%3\n\tfrndint\n\tfldcw\t%2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_frndintsf2_floor_i387 },
    &operand_data[1371],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15768 */
  {
    "frndintsf2_ceil_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fldcw\t%3\n\tfrndint\n\tfldcw\t%2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_frndintsf2_ceil_i387 },
    &operand_data[1371],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15768 */
  {
    "frndintsf2_trunc_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fldcw\t%3\n\tfrndint\n\tfldcw\t%2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_frndintsf2_trunc_i387 },
    &operand_data[1371],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15768 */
  {
    "frndintdf2_floor_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fldcw\t%3\n\tfrndint\n\tfldcw\t%2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_frndintdf2_floor_i387 },
    &operand_data[1375],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15768 */
  {
    "frndintdf2_ceil_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fldcw\t%3\n\tfrndint\n\tfldcw\t%2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_frndintdf2_ceil_i387 },
    &operand_data[1375],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15768 */
  {
    "frndintdf2_trunc_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fldcw\t%3\n\tfrndint\n\tfldcw\t%2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_frndintdf2_trunc_i387 },
    &operand_data[1375],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15768 */
  {
    "frndintxf2_floor_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fldcw\t%3\n\tfrndint\n\tfldcw\t%2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_frndintxf2_floor_i387 },
    &operand_data[1379],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15768 */
  {
    "frndintxf2_ceil_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fldcw\t%3\n\tfrndint\n\tfldcw\t%2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_frndintxf2_ceil_i387 },
    &operand_data[1379],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15768 */
  {
    "frndintxf2_trunc_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fldcw\t%3\n\tfrndint\n\tfldcw\t%2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_frndintxf2_trunc_i387 },
    &operand_data[1379],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15837 */
  {
    "frndintxf2_mask_pm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_frndintxf2_mask_pm },
    &operand_data[1369],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15862 */
  {
    "frndintxf2_mask_pm_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fldcw\t%3\n\tfrndint\n\tfclex\n\tfldcw\t%2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_frndintxf2_mask_pm_i387 },
    &operand_data[1379],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15902 */
  {
    "*fisthi2_floor_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1383],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15902 */
  {
    "*fisthi2_ceil_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1383],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15902 */
  {
    "*fistsi2_floor_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1385],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15902 */
  {
    "*fistsi2_ceil_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1385],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15902 */
  {
    "*fistdi2_floor_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1342],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15902 */
  {
    "*fistdi2_ceil_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1342],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15934 */
  {
    "fistdi2_floor",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_749 },
#else
    { 0, 0, output_749 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fistdi2_floor },
    &operand_data[1387],
    4,
    5,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15934 */
  {
    "fistdi2_ceil",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_750 },
#else
    { 0, 0, output_750 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fistdi2_ceil },
    &operand_data[1387],
    4,
    5,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15948 */
  {
    "fistdi2_floor_with_temp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fistdi2_floor_with_temp },
    &operand_data[1392],
    5,
    6,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15948 */
  {
    "fistdi2_ceil_with_temp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fistdi2_ceil_with_temp },
    &operand_data[1392],
    5,
    6,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15994 */
  {
    "fisthi2_floor",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_753 },
#else
    { 0, 0, output_753 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fisthi2_floor },
    &operand_data[1398],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15994 */
  {
    "fisthi2_ceil",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_754 },
#else
    { 0, 0, output_754 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fisthi2_ceil },
    &operand_data[1398],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15994 */
  {
    "fistsi2_floor",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_755 },
#else
    { 0, 0, output_755 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fistsi2_floor },
    &operand_data[1402],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15994 */
  {
    "fistsi2_ceil",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_756 },
#else
    { 0, 0, output_756 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fistsi2_ceil },
    &operand_data[1402],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16007 */
  {
    "fisthi2_floor_with_temp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fisthi2_floor_with_temp },
    &operand_data[1406],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16007 */
  {
    "fisthi2_ceil_with_temp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fisthi2_ceil_with_temp },
    &operand_data[1406],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16007 */
  {
    "fistsi2_floor_with_temp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fistsi2_floor_with_temp },
    &operand_data[1411],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16007 */
  {
    "fistsi2_ceil_with_temp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fistsi2_ceil_with_temp },
    &operand_data[1411],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16078 */
  {
    "fxamsf2_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fxam\n\tfnstsw\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fxamsf2_i387 },
    &operand_data[25],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16078 */
  {
    "fxamdf2_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fxam\n\tfnstsw\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fxamdf2_i387 },
    &operand_data[28],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16078 */
  {
    "fxamxf2_i387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fxam\n\tfnstsw\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fxamxf2_i387 },
    &operand_data[31],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16090 */
  {
    "fxamsf2_i387_with_temp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fxamsf2_i387_with_temp },
    &operand_data[1416],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16090 */
  {
    "fxamdf2_i387_with_temp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fxamdf2_i387_with_temp },
    &operand_data[1418],
    2,
    2,
    0,
    0,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16203 */
  {
    "movmsk_df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vmovmskpd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmsk_df },
    &operand_data[1420],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16254 */
  {
    "cld",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "cld",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cld },
    &operand_data[0],
    0,
    0,
    0,
    0,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16350 */
  {
    "*strmovsi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%^movs{l|d}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1422],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16350 */
  {
    "*strmovsi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%^movs{l|d}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1426],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16366 */
  {
    "*strmovhi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%^movsw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1422],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16366 */
  {
    "*strmovhi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%^movsw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1426],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16382 */
  {
    "*strmovqi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%^movsb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1422],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16382 */
  {
    "*strmovqi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%^movsb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1426],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16439 */
  {
    "*rep_movsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%^rep{%;} movs{l|d}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1430],
    6,
    6,
    4,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16439 */
  {
    "*rep_movsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%^rep{%;} movs{l|d}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1436],
    6,
    6,
    4,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16459 */
  {
    "*rep_movqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%^rep{%;} movsb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1430],
    6,
    6,
    4,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16459 */
  {
    "*rep_movqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%^rep{%;} movsb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1436],
    6,
    6,
    4,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16559 */
  {
    "*strsetsi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%^stos{l|d}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1442],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16559 */
  {
    "*strsetsi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%^stos{l|d}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1445],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16573 */
  {
    "*strsethi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%^stosw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1448],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16573 */
  {
    "*strsethi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%^stosw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1451],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16587 */
  {
    "*strsetqi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%^stosb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1454],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16587 */
  {
    "*strsetqi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%^stosb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1457],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16638 */
  {
    "*rep_stossi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%^rep{%;} stos{l|d}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1460],
    5,
    5,
    2,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16638 */
  {
    "*rep_stossi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%^rep{%;} stos{l|d}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1465],
    5,
    5,
    2,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16656 */
  {
    "*rep_stosqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%^rep{%;} stosb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1470],
    5,
    5,
    2,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16656 */
  {
    "*rep_stosqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%^rep{%;} stosb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1475],
    5,
    5,
    2,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16796 */
  {
    "*cmpstrnqi_nz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%^repz{%;} cmpsb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1480],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16796 */
  {
    "*cmpstrnqi_nz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%^repz{%;} cmpsb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1487],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16837 */
  {
    "*cmpstrnqi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%^repz{%;} cmpsb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1480],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16837 */
  {
    "*cmpstrnqi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%^repz{%;} cmpsb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1487],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16886 */
  {
    "*strlenqi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%^repnz{%;} scasb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1494],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16886 */
  {
    "*strlenqi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%^repnz{%;} scasb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1500],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:17008 */
  {
    "*x86_movsicc_0_m1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sbb{l}\t%0, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1506],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:17028 */
  {
    "*x86_movsicc_0_m1_se",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sbb{l}\t%0, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1506],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:17046 */
  {
    "*x86_movsicc_0_m1_neg",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sbb{l}\t%0, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1506],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:17062 */
  {
    "*movhicc_noc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_797 },
#else
    { 0, output_797, 0 },
#endif
    { 0 },
    &operand_data[1508],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:17062 */
  {
    "*movsicc_noc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_798 },
#else
    { 0, output_798, 0 },
#endif
    { 0 },
    &operand_data[1512],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:17113 */
  {
    "*movqicc_noc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1516],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:17212 */
  {
    "*movxfcc_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_800 },
#else
    { 0, output_800, 0 },
#endif
    { 0 },
    &operand_data[1520],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:17225 */
  {
    "*movdfcc_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_801 },
#else
    { 0, output_801, 0 },
#endif
    { 0 },
    &operand_data[1524],
    4,
    4,
    0,
    6,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:17262 */
  {
    "*movsfcc_1_387",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_802 },
#else
    { 0, output_802, 0 },
#endif
    { 0 },
    &operand_data[1528],
    4,
    4,
    0,
    4,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:17335 */
  {
    "*xop_pcmov_sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmov\t{%1, %3, %2, %0|%0, %2, %3, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1532],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:17335 */
  {
    "*xop_pcmov_df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmov\t{%1, %3, %2, %0|%0, %2, %3, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1536],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:17350 */
  {
    "smaxsf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_805 },
#else
    { 0, output_805, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxsf3 },
    &operand_data[1540],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:17350 */
  {
    "sminsf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_806 },
#else
    { 0, output_806, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminsf3 },
    &operand_data[1540],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:17350 */
  {
    "smaxdf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_807 },
#else
    { 0, output_807, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxdf3 },
    &operand_data[1543],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:17350 */
  {
    "smindf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_808 },
#else
    { 0, output_808, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smindf3 },
    &operand_data[1543],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:17370 */
  {
    "*ieee_smaxsf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_809 },
#else
    { 0, output_809, 0 },
#endif
    { 0 },
    &operand_data[1546],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:17370 */
  {
    "*ieee_sminsf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_810 },
#else
    { 0, output_810, 0 },
#endif
    { 0 },
    &operand_data[1546],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:17370 */
  {
    "*ieee_smaxdf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_811 },
#else
    { 0, output_811, 0 },
#endif
    { 0 },
    &operand_data[1549],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:17370 */
  {
    "*ieee_smindf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_812 },
#else
    { 0, output_812, 0 },
#endif
    { 0 },
    &operand_data[1549],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:17457 */
  {
    "pro_epilogue_adjust_stack_si_add",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_813 },
#else
    { 0, 0, output_813 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_pro_epilogue_adjust_stack_si_add },
    &operand_data[1552],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:17457 */
  {
    "pro_epilogue_adjust_stack_di_add",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_814 },
#else
    { 0, 0, output_814 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_pro_epilogue_adjust_stack_di_add },
    &operand_data[1555],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:17500 */
  {
    "pro_epilogue_adjust_stack_si_sub",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub{l}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_pro_epilogue_adjust_stack_si_sub },
    &operand_data[1558],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:17500 */
  {
    "pro_epilogue_adjust_stack_di_sub",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sub{q}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_pro_epilogue_adjust_stack_di_sub },
    &operand_data[1561],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:17511 */
  {
    "allocate_stack_worker_probe_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "call\t___chkstk_ms",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_allocate_stack_worker_probe_si },
    &operand_data[1564],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:17511 */
  {
    "allocate_stack_worker_probe_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "call\t___chkstk_ms",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_allocate_stack_worker_probe_di },
    &operand_data[1566],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:17571 */
  {
    "probe_stack_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "or{l}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_probe_stack_si },
    &operand_data[1568],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:17571 */
  {
    "probe_stack_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "or{q}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_probe_stack_di },
    &operand_data[1570],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:17582 */
  {
    "adjust_stack_and_probesi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_821 },
#else
    { 0, 0, output_821 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_adjust_stack_and_probesi },
    &operand_data[687],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:17582 */
  {
    "adjust_stack_and_probedi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_822 },
#else
    { 0, 0, output_822 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_adjust_stack_and_probedi },
    &operand_data[1572],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:17594 */
  {
    "probe_stack_rangesi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_823 },
#else
    { 0, 0, output_823 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_probe_stack_rangesi },
    &operand_data[687],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:17594 */
  {
    "probe_stack_rangedi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_824 },
#else
    { 0, 0, output_824 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_probe_stack_rangedi },
    &operand_data[1572],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:18561 */
  {
    "trap",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_825 },
#else
    { 0, 0, output_825 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_trap },
    &operand_data[0],
    0,
    0,
    0,
    0,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:18617 */
  {
    "*prefetch_sse",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_826 },
#else
    { 0, 0, output_826 },
#endif
    { 0 },
    &operand_data[1575],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:18638 */
  {
    "*prefetch_3dnow",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_827 },
#else
    { 0, 0, output_827 },
#endif
    { 0 },
    &operand_data[1577],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:18654 */
  {
    "*prefetch_prefetchwt1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "prefetchwt1\t%a0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1575],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:18687 */
  {
    "stack_protect_set_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov{l}\t{%1, %2|%2, %1}\n\tmov{l}\t{%2, %0|%0, %2}\n\txor{l}\t%k2, %k2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_stack_protect_set_si },
    &operand_data[1579],
    2,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:18687 */
  {
    "stack_protect_set_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov{q}\t{%1, %2|%2, %1}\n\tmov{q}\t{%2, %0|%0, %2}\n\txor{l}\t%k2, %k2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_stack_protect_set_di },
    &operand_data[1582],
    2,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:18697 */
  {
    "stack_tls_protect_set_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov{l}\t{%@:%P1, %2|%2, DWORD PTR %@:%P1}\n\tmov{l}\t{%2, %0|%0, %2}\n\txor{l}\t%k2, %k2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_stack_tls_protect_set_si },
    &operand_data[1585],
    2,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:18697 */
  {
    "stack_tls_protect_set_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov{q}\t{%@:%P1, %2|%2, QWORD PTR %@:%P1}\n\tmov{q}\t{%2, %0|%0, %2}\n\txor{l}\t%k2, %k2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_stack_tls_protect_set_di },
    &operand_data[1588],
    2,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:18735 */
  {
    "stack_protect_test_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov{l}\t{%1, %3|%3, %1}\n\txor{l}\t{%2, %3|%3, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_stack_protect_test_si },
    &operand_data[1591],
    3,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:18735 */
  {
    "stack_protect_test_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov{q}\t{%1, %3|%3, %1}\n\txor{q}\t{%2, %3|%3, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_stack_protect_test_di },
    &operand_data[1595],
    3,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:18745 */
  {
    "stack_tls_protect_test_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov{l}\t{%1, %3|%3, %1}\n\txor{l}\t{%@:%P2, %3|%3, DWORD PTR %@:%P2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_stack_tls_protect_test_si },
    &operand_data[1599],
    3,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:18745 */
  {
    "stack_tls_protect_test_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mov{q}\t{%1, %3|%3, %1}\n\txor{q}\t{%@:%P2, %3|%3, QWORD PTR %@:%P2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_stack_tls_protect_test_di },
    &operand_data[1603],
    3,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:18755 */
  {
    "sse4_2_crc32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "crc32{b}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_2_crc32qi },
    &operand_data[1607],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:18755 */
  {
    "sse4_2_crc32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "crc32{w}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_2_crc32hi },
    &operand_data[1610],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:18755 */
  {
    "sse4_2_crc32si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "crc32{l}\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_2_crc32si },
    &operand_data[1613],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:18789 */
  {
    "rdpmc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "rdpmc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rdpmc },
    &operand_data[1616],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:18809 */
  {
    "rdtsc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "rdtsc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rdtsc },
    &operand_data[655],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:18827 */
  {
    "rdtscp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "rdtscp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rdtscp },
    &operand_data[1618],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:18855 */
  {
    "fxsave",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fxsave\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fxsave },
    &operand_data[1620],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:18875 */
  {
    "fxrstor",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fxrstor\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fxrstor },
    &operand_data[1621],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:18931 */
  {
    "xsave",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "xsave\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xsave },
    &operand_data[1622],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:18931 */
  {
    "xsaveopt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "xsaveopt\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xsaveopt },
    &operand_data[1622],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:18931 */
  {
    "xsavec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "xsavec\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xsavec },
    &operand_data[1622],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:18931 */
  {
    "xsaves",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "xsaves\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xsaves },
    &operand_data[1622],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:18969 */
  {
    "xrstor",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "xrstor\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xrstor },
    &operand_data[1624],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:18969 */
  {
    "xrstors",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "xrstors\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xrstors },
    &operand_data[1624],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:19015 */
  {
    "fnstenv",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fnstenv\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fnstenv },
    &operand_data[1620],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:19034 */
  {
    "fldenv",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fldenv\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fldenv },
    &operand_data[1621],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:19054 */
  {
    "fnstsw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fnstsw\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fnstsw },
    &operand_data[1626],
    1,
    1,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:19064 */
  {
    "fnclex",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fnclex",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fnclex },
    &operand_data[0],
    0,
    0,
    0,
    0,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:19083 */
  {
    "*lwp_llwpcbsi1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "llwpcb\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[842],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:19083 */
  {
    "*lwp_llwpcbdi1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "llwpcb\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1563],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:19107 */
  {
    "lwp_slwpcbsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "slwpcb\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lwp_slwpcbsi },
    &operand_data[102],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:19107 */
  {
    "lwp_slwpcbdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "slwpcb\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lwp_slwpcbdi },
    &operand_data[206],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:19125 */
  {
    "*lwp_lwpvalsi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "lwpval\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1627],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:19147 */
  {
    "*lwp_lwpinssi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "lwpins\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1627],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:19190 */
  {
    "rdrandhi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "rdrand\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rdrandhi_1 },
    &operand_data[465],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:19190 */
  {
    "rdrandsi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "rdrand\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rdrandsi_1 },
    &operand_data[102],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:19200 */
  {
    "rdseedhi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "rdseed\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rdseedhi_1 },
    &operand_data[465],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:19200 */
  {
    "rdseedsi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "rdseed\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rdseedsi_1 },
    &operand_data[102],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:19221 */
  {
    "*pause",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "rep%; nop",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1097],
    1,
    1,
    1,
    0,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:19251 */
  {
    "xbegin_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "xbegin\t%l1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xbegin_1 },
    &operand_data[1630],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:19264 */
  {
    "xend",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "xend",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xend },
    &operand_data[0],
    0,
    0,
    0,
    0,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:19271 */
  {
    "xabort",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "xabort\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xabort },
    &operand_data[1632],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:19291 */
  {
    "xtest_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "xtest",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xtest_1 },
    &operand_data[0],
    0,
    0,
    0,
    0,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:19299 */
  {
    "clwb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "clwb\t%a0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_clwb },
    &operand_data[1575],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:19308 */
  {
    "clflushopt",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "clflushopt\t%a0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_clflushopt },
    &operand_data[1575],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:19318 */
  {
    "mwaitx",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mwaitx",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mwaitx },
    &operand_data[1633],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:19330 */
  {
    "monitorx_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%^monitorx",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_monitorx_si },
    &operand_data[1636],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:19330 */
  {
    "monitorx_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%^monitorx",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_monitorx_di },
    &operand_data[1639],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:19344 */
  {
    "clzero_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "clzero",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_clzero_si },
    &operand_data[1444],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:19344 */
  {
    "clzero_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "clzero",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_clzero_di },
    &operand_data[1639],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:19369 */
  {
    "*bnd32_mk",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bndmk\t{%3, %0|%0, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1642],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:19369 */
  {
    "*bnd64_mk",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bndmk\t{%3, %0|%0, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1646],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:19388 */
  {
    "*movbnd32_internal_mpx",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bndmov\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1650],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:19388 */
  {
    "*movbnd64_internal_mpx",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bndmov\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1652],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:19408 */
  {
    "*bnd32_cl",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bndcl\t{%a1, %0|%0, %a1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1654],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:19408 */
  {
    "*bnd32_cu",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bndcu\t{%a1, %0|%0, %a1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1654],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:19408 */
  {
    "*bnd32_cn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bndcn\t{%a1, %0|%0, %a1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1654],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:19408 */
  {
    "*bnd64_cl",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bndcl\t{%a1, %0|%0, %a1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1657],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:19408 */
  {
    "*bnd64_cu",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bndcu\t{%a1, %0|%0, %a1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1657],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:19408 */
  {
    "*bnd64_cn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bndcn\t{%a1, %0|%0, %a1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1657],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:19439 */
  {
    "*bnd32_ldx",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bndldx\t{%3, %0|%0, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1660],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:19439 */
  {
    "*bnd64_ldx",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bndldx\t{%3, %0|%0, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1664],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:19477 */
  {
    "*bnd32_stx",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bndstx\t{%2, %3|%3, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1668],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:19477 */
  {
    "*bnd64_stx",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "bndstx\t{%2, %3|%3, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1673],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:19492 */
  {
    "move_size_reloc_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_891 },
#else
    { 0, 0, output_891 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_move_size_reloc_si },
    &operand_data[1678],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:19520 */
  {
    "*rdpkru",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "rdpkru",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1680],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:19540 */
  {
    "*wrpkru",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "wrpkru",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1683],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:19549 */
  {
    "rdpid",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "rdpid\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rdpid },
    &operand_data[102],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:79 */
  {
    "*movv8qi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_895 },
#else
    { 0, 0, output_895 },
#endif
    { 0 },
    &operand_data[1686],
    2,
    2,
    0,
    19,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:79 */
  {
    "*movv4hi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_896 },
#else
    { 0, 0, output_896 },
#endif
    { 0 },
    &operand_data[1688],
    2,
    2,
    0,
    19,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:79 */
  {
    "*movv2si_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_897 },
#else
    { 0, 0, output_897 },
#endif
    { 0 },
    &operand_data[1690],
    2,
    2,
    0,
    19,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:79 */
  {
    "*movv1di_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_898 },
#else
    { 0, 0, output_898 },
#endif
    { 0 },
    &operand_data[1692],
    2,
    2,
    0,
    19,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:79 */
  {
    "*movv2sf_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_899 },
#else
    { 0, 0, output_899 },
#endif
    { 0 },
    &operand_data[1694],
    2,
    2,
    0,
    19,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:223 */
  {
    "sse_movntq",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "movntq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_movntq },
    &operand_data[1696],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:246 */
  {
    "*mmx_addv2sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pfadd\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1698],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:268 */
  {
    "*mmx_subv2sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_902 },
#else
    { 0, output_902, 0 },
#endif
    { 0 },
    &operand_data[1701],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:287 */
  {
    "*mmx_mulv2sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pfmul\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1698],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:320 */
  {
    "*mmx_smaxv2sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pfmax\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1698],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:320 */
  {
    "*mmx_sminv2sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pfmin\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1698],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:337 */
  {
    "mmx_ieee_maxv2sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pfmax\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_ieee_maxv2sf3 },
    &operand_data[1704],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:337 */
  {
    "mmx_ieee_minv2sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pfmin\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_ieee_minv2sf3 },
    &operand_data[1704],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:349 */
  {
    "mmx_rcpv2sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pfrcp\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_rcpv2sf2 },
    &operand_data[1707],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:359 */
  {
    "mmx_rcpit1v2sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pfrcpit1\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_rcpit1v2sf3 },
    &operand_data[1704],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:370 */
  {
    "mmx_rcpit2v2sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pfrcpit2\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_rcpit2v2sf3 },
    &operand_data[1704],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:381 */
  {
    "mmx_rsqrtv2sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pfrsqrt\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_rsqrtv2sf2 },
    &operand_data[1707],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:391 */
  {
    "mmx_rsqit1v2sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pfrsqit1\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_rsqit1v2sf3 },
    &operand_data[1704],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:402 */
  {
    "mmx_haddv2sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pfacc\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_haddv2sf3 },
    &operand_data[1704],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:421 */
  {
    "mmx_hsubv2sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pfnacc\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_hsubv2sf3 },
    &operand_data[1704],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:440 */
  {
    "mmx_addsubv2sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pfpnacc\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_addsubv2sf3 },
    &operand_data[1704],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:467 */
  {
    "*mmx_eqv2sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pfcmpeq\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1709],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:477 */
  {
    "mmx_gtv2sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pfcmpgt\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_gtv2sf3 },
    &operand_data[1712],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:487 */
  {
    "mmx_gev2sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pfcmpge\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_gev2sf3 },
    &operand_data[1712],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:503 */
  {
    "mmx_pf2id",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pf2id\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_pf2id },
    &operand_data[1715],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:512 */
  {
    "mmx_pf2iw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pf2iw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_pf2iw },
    &operand_data[1715],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:524 */
  {
    "mmx_pi2fw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pi2fw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_pi2fw },
    &operand_data[1717],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:536 */
  {
    "mmx_floatv2si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pi2fd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_floatv2si2 },
    &operand_data[1717],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:551 */
  {
    "mmx_pswapdv2sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pswapd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_pswapdv2sf2 },
    &operand_data[1707],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:561 */
  {
    "*vec_dupv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "punpckldq\t%0, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1719],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:570 */
  {
    "*mmx_concatv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_925 },
#else
    { 0, output_925, 0 },
#endif
    { 0 },
    &operand_data[1721],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:595 */
  {
    "*vec_extractv2sf_0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1724],
    2,
    2,
    0,
    6,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:608 */
  {
    "*vec_extractv2sf_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_927 },
#else
    { 0, output_927, 0 },
#endif
    { 0 },
    &operand_data[1726],
    2,
    2,
    0,
    7,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:678 */
  {
    "*mmx_addv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "paddb\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1728],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:678 */
  {
    "*mmx_subv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "psubb\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1731],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:678 */
  {
    "*mmx_addv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "paddw\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1734],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:678 */
  {
    "*mmx_subv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "psubw\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1737],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:678 */
  {
    "*mmx_addv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "paddd\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1740],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:678 */
  {
    "*mmx_subv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "psubd\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1743],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:678 */
  {
    "*mmx_addv1di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "paddq\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1746],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:678 */
  {
    "*mmx_subv1di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "psubq\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1749],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:697 */
  {
    "*mmx_ssaddv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "paddsb\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1728],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:697 */
  {
    "*mmx_usaddv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "paddusb\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1728],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:697 */
  {
    "*mmx_sssubv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "psubsb\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1731],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:697 */
  {
    "*mmx_ussubv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "psubusb\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1731],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:697 */
  {
    "*mmx_ssaddv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "paddsw\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1734],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:697 */
  {
    "*mmx_usaddv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "paddusw\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1734],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:697 */
  {
    "*mmx_sssubv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "psubsw\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1737],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:697 */
  {
    "*mmx_ussubv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "psubusw\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1737],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:714 */
  {
    "*mmx_mulv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pmullw\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1734],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:736 */
  {
    "*mmx_smulv4hi3_highpart",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pmulhw\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1734],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:764 */
  {
    "*mmx_umulv4hi3_highpart",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pmulhuw\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1734],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:802 */
  {
    "*mmx_pmaddwd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pmaddwd\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1752],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:842 */
  {
    "*mmx_pmulhrwv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pmulhrw\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1734],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:875 */
  {
    "*sse2_umulv1siv1di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pmuludq\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1755],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:899 */
  {
    "*mmx_smaxv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pmaxsw\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1734],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:899 */
  {
    "*mmx_sminv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pminsw\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1734],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:918 */
  {
    "*mmx_umaxv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pmaxub\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1728],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:918 */
  {
    "*mmx_uminv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pminub\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1728],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:929 */
  {
    "mmx_ashrv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "psraw\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_ashrv4hi3 },
    &operand_data[1758],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:929 */
  {
    "mmx_ashrv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "psrad\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_ashrv2si3 },
    &operand_data[1761],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:943 */
  {
    "mmx_ashlv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "psllw\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_ashlv4hi3 },
    &operand_data[1758],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:943 */
  {
    "mmx_lshrv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "psrlw\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_lshrv4hi3 },
    &operand_data[1758],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:943 */
  {
    "mmx_ashlv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pslld\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_ashlv2si3 },
    &operand_data[1761],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:943 */
  {
    "mmx_lshrv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "psrld\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_lshrv2si3 },
    &operand_data[1761],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:943 */
  {
    "mmx_ashlv1di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "psllq\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_ashlv1di3 },
    &operand_data[1764],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:943 */
  {
    "mmx_lshrv1di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "psrlq\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_lshrv1di3 },
    &operand_data[1764],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:971 */
  {
    "*mmx_eqv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pcmpeqb\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1728],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:971 */
  {
    "*mmx_eqv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pcmpeqw\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1734],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:971 */
  {
    "*mmx_eqv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pcmpeqd\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1740],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:981 */
  {
    "mmx_gtv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pcmpgtb\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_gtv8qi3 },
    &operand_data[1767],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:981 */
  {
    "mmx_gtv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pcmpgtw\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_gtv4hi3 },
    &operand_data[1770],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:981 */
  {
    "mmx_gtv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pcmpgtd\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_gtv2si3 },
    &operand_data[1773],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:997 */
  {
    "mmx_andnotv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pandn\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_andnotv8qi3 },
    &operand_data[1767],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:997 */
  {
    "mmx_andnotv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pandn\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_andnotv4hi3 },
    &operand_data[1770],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:997 */
  {
    "mmx_andnotv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pandn\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_andnotv2si3 },
    &operand_data[1773],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:1015 */
  {
    "*mmx_andv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pand\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1728],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:1015 */
  {
    "*mmx_iorv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "por\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1728],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:1015 */
  {
    "*mmx_xorv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pxor\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1728],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:1015 */
  {
    "*mmx_andv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pand\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1734],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:1015 */
  {
    "*mmx_iorv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "por\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1734],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:1015 */
  {
    "*mmx_xorv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pxor\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1734],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:1015 */
  {
    "*mmx_andv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pand\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1740],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:1015 */
  {
    "*mmx_iorv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "por\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1740],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:1015 */
  {
    "*mmx_xorv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pxor\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1740],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:1031 */
  {
    "mmx_packsswb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "packsswb\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_packsswb },
    &operand_data[1776],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:1043 */
  {
    "mmx_packssdw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "packssdw\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_packssdw },
    &operand_data[1779],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:1055 */
  {
    "mmx_packuswb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "packuswb\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_packuswb },
    &operand_data[1776],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:1067 */
  {
    "mmx_punpckhbw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "punpckhbw\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_punpckhbw },
    &operand_data[1767],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:1082 */
  {
    "mmx_punpcklbw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "punpcklbw\t{%2, %0|%0, %k2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_punpcklbw },
    &operand_data[1767],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:1097 */
  {
    "mmx_punpckhwd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "punpckhwd\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_punpckhwd },
    &operand_data[1770],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:1110 */
  {
    "mmx_punpcklwd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "punpcklwd\t{%2, %0|%0, %k2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_punpcklwd },
    &operand_data[1770],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:1123 */
  {
    "mmx_punpckhdq",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "punpckhdq\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_punpckhdq },
    &operand_data[1773],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:1136 */
  {
    "mmx_punpckldq",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "punpckldq\t{%2, %0|%0, %k2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_punpckldq },
    &operand_data[1773],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:1162 */
  {
    "*mmx_pinsrw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_989 },
#else
    { 0, 0, output_989 },
#endif
    { 0 },
    &operand_data[1782],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:1183 */
  {
    "mmx_pextrw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pextrw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_pextrw },
    &operand_data[1786],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:1210 */
  {
    "mmx_pshufw_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_991 },
#else
    { 0, 0, output_991 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_pshufw_1 },
    &operand_data[1789],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:1233 */
  {
    "mmx_pswapdv2si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pswapd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_pswapdv2si2 },
    &operand_data[1795],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:1244 */
  {
    "*vec_dupv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pshufw\t{$0, %0, %0|%0, %0, 0}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1797],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:1255 */
  {
    "*vec_dupv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "punpckldq\t%0, %0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1799],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:1264 */
  {
    "*mmx_concatv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_995 },
#else
    { 0, output_995, 0 },
#endif
    { 0 },
    &operand_data[1801],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:1289 */
  {
    "*vec_extractv2si_0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1804],
    2,
    2,
    0,
    5,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:1302 */
  {
    "*vec_extractv2si_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_997 },
#else
    { 0, output_997, 0 },
#endif
    { 0 },
    &operand_data[1806],
    2,
    2,
    0,
    6,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:1453 */
  {
    "*mmx_uavgv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_998 },
#else
    { 0, 0, output_998 },
#endif
    { 0 },
    &operand_data[1728],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:1503 */
  {
    "*mmx_uavgv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pavgw\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1734],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:1522 */
  {
    "mmx_psadbw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "psadbw\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_psadbw },
    &operand_data[1808],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:1532 */
  {
    "mmx_pmovmskb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pmovmskb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_pmovmskb },
    &operand_data[1811],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:1549 */
  {
    "*mmx_maskmovq",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "maskmovq\t{%2, %1|%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1813],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:1549 */
  {
    "*mmx_maskmovq",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "maskmovq\t{%2, %1|%1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1816],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:1586 */
  {
    "*mmx_emms",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "emms",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1819],
    1,
    1,
    0,
    0,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:1619 */
  {
    "*mmx_femms",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "femms",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1819],
    1,
    1,
    0,
    0,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:850 */
  {
    "movv64qi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1006 },
#else
    { 0, 0, output_1006 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv64qi_internal },
    &operand_data[1820],
    2,
    2,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:850 */
  {
    "movv32qi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1007 },
#else
    { 0, 0, output_1007 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv32qi_internal },
    &operand_data[1822],
    2,
    2,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:850 */
  {
    "movv16qi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1008 },
#else
    { 0, 0, output_1008 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv16qi_internal },
    &operand_data[1824],
    2,
    2,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:850 */
  {
    "movv32hi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1009 },
#else
    { 0, 0, output_1009 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv32hi_internal },
    &operand_data[1826],
    2,
    2,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:850 */
  {
    "movv16hi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1010 },
#else
    { 0, 0, output_1010 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv16hi_internal },
    &operand_data[1828],
    2,
    2,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:850 */
  {
    "movv8hi_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1011 },
#else
    { 0, 0, output_1011 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv8hi_internal },
    &operand_data[1830],
    2,
    2,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:850 */
  {
    "movv16si_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1012 },
#else
    { 0, 0, output_1012 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv16si_internal },
    &operand_data[1832],
    2,
    2,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:850 */
  {
    "movv8si_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1013 },
#else
    { 0, 0, output_1013 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv8si_internal },
    &operand_data[1834],
    2,
    2,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:850 */
  {
    "movv4si_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1014 },
#else
    { 0, 0, output_1014 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv4si_internal },
    &operand_data[1836],
    2,
    2,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:850 */
  {
    "movv8di_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1015 },
#else
    { 0, 0, output_1015 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv8di_internal },
    &operand_data[1838],
    2,
    2,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:850 */
  {
    "movv4di_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1016 },
#else
    { 0, 0, output_1016 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv4di_internal },
    &operand_data[1840],
    2,
    2,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:850 */
  {
    "movv2di_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1017 },
#else
    { 0, 0, output_1017 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv2di_internal },
    &operand_data[1842],
    2,
    2,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:850 */
  {
    "movv4ti_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1018 },
#else
    { 0, 0, output_1018 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv4ti_internal },
    &operand_data[1844],
    2,
    2,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:850 */
  {
    "movv2ti_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1019 },
#else
    { 0, 0, output_1019 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv2ti_internal },
    &operand_data[1846],
    2,
    2,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:850 */
  {
    "movv1ti_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1020 },
#else
    { 0, 0, output_1020 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv1ti_internal },
    &operand_data[1848],
    2,
    2,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:850 */
  {
    "movv16sf_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1021 },
#else
    { 0, 0, output_1021 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv16sf_internal },
    &operand_data[1850],
    2,
    2,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:850 */
  {
    "movv8sf_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1022 },
#else
    { 0, 0, output_1022 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv8sf_internal },
    &operand_data[1852],
    2,
    2,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:850 */
  {
    "movv4sf_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1023 },
#else
    { 0, 0, output_1023 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv4sf_internal },
    &operand_data[1854],
    2,
    2,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:850 */
  {
    "movv8df_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1024 },
#else
    { 0, 0, output_1024 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv8df_internal },
    &operand_data[1856],
    2,
    2,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:850 */
  {
    "movv4df_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1025 },
#else
    { 0, 0, output_1025 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv4df_internal },
    &operand_data[1858],
    2,
    2,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:850 */
  {
    "movv2df_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1026 },
#else
    { 0, 0, output_1026 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv2df_internal },
    &operand_data[1860],
    2,
    2,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:987 */
  {
    "avx512f_loadv16si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1027 },
#else
    { 0, 0, output_1027 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_loadv16si_mask },
    &operand_data[1862],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:987 */
  {
    "avx512vl_loadv8si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1028 },
#else
    { 0, 0, output_1028 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_loadv8si_mask },
    &operand_data[1866],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:987 */
  {
    "avx512vl_loadv4si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1029 },
#else
    { 0, 0, output_1029 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_loadv4si_mask },
    &operand_data[1870],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:987 */
  {
    "avx512f_loadv8di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1030 },
#else
    { 0, 0, output_1030 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_loadv8di_mask },
    &operand_data[1874],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:987 */
  {
    "avx512vl_loadv4di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1031 },
#else
    { 0, 0, output_1031 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_loadv4di_mask },
    &operand_data[1878],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:987 */
  {
    "avx512vl_loadv2di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1032 },
#else
    { 0, 0, output_1032 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_loadv2di_mask },
    &operand_data[1882],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:987 */
  {
    "avx512f_loadv16sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1033 },
#else
    { 0, 0, output_1033 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_loadv16sf_mask },
    &operand_data[1886],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:987 */
  {
    "avx512vl_loadv8sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1034 },
#else
    { 0, 0, output_1034 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_loadv8sf_mask },
    &operand_data[1890],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:987 */
  {
    "avx512vl_loadv4sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1035 },
#else
    { 0, 0, output_1035 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_loadv4sf_mask },
    &operand_data[1894],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:987 */
  {
    "avx512f_loadv8df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1036 },
#else
    { 0, 0, output_1036 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_loadv8df_mask },
    &operand_data[1898],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:987 */
  {
    "avx512vl_loadv4df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1037 },
#else
    { 0, 0, output_1037 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_loadv4df_mask },
    &operand_data[1902],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:987 */
  {
    "avx512vl_loadv2df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1038 },
#else
    { 0, 0, output_1038 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_loadv2df_mask },
    &operand_data[1906],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1015 */
  {
    "avx512bw_loadv64qi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovdqu8\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_loadv64qi_mask },
    &operand_data[1910],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1015 */
  {
    "avx512vl_loadv16qi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovdqu8\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_loadv16qi_mask },
    &operand_data[1914],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1015 */
  {
    "avx512vl_loadv32qi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovdqu8\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_loadv32qi_mask },
    &operand_data[1918],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1015 */
  {
    "avx512bw_loadv32hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovdqu16\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_loadv32hi_mask },
    &operand_data[1922],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1015 */
  {
    "avx512vl_loadv16hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovdqu16\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_loadv16hi_mask },
    &operand_data[1926],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1015 */
  {
    "avx512vl_loadv8hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovdqu16\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_loadv8hi_mask },
    &operand_data[1930],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1028 */
  {
    "avx512f_blendmv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vblendmd\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_blendmv16si },
    &operand_data[1934],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1028 */
  {
    "avx512vl_blendmv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vblendmd\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_blendmv8si },
    &operand_data[1938],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1028 */
  {
    "avx512vl_blendmv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vblendmd\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_blendmv4si },
    &operand_data[1942],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1028 */
  {
    "avx512f_blendmv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vblendmq\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_blendmv8di },
    &operand_data[1946],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1028 */
  {
    "avx512vl_blendmv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vblendmq\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_blendmv4di },
    &operand_data[1950],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1028 */
  {
    "avx512vl_blendmv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vblendmq\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_blendmv2di },
    &operand_data[1954],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1028 */
  {
    "avx512f_blendmv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vblendmps\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_blendmv16sf },
    &operand_data[1958],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1028 */
  {
    "avx512vl_blendmv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vblendmps\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_blendmv8sf },
    &operand_data[1962],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1028 */
  {
    "avx512vl_blendmv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vblendmps\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_blendmv4sf },
    &operand_data[1966],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1028 */
  {
    "avx512f_blendmv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vblendmpd\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_blendmv8df },
    &operand_data[1970],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1028 */
  {
    "avx512vl_blendmv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vblendmpd\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_blendmv4df },
    &operand_data[1974],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1028 */
  {
    "avx512vl_blendmv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vblendmpd\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_blendmv2df },
    &operand_data[1978],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1040 */
  {
    "avx512bw_blendmv64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpblendmb\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_blendmv64qi },
    &operand_data[1982],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1040 */
  {
    "avx512vl_blendmv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpblendmb\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_blendmv16qi },
    &operand_data[1986],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1040 */
  {
    "avx512vl_blendmv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpblendmb\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_blendmv32qi },
    &operand_data[1990],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1040 */
  {
    "avx512bw_blendmv32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpblendmw\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_blendmv32hi },
    &operand_data[1994],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1040 */
  {
    "avx512vl_blendmv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpblendmw\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_blendmv16hi },
    &operand_data[1998],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1040 */
  {
    "avx512vl_blendmv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpblendmw\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_blendmv8hi },
    &operand_data[2002],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1052 */
  {
    "avx512f_storev16si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1063 },
#else
    { 0, 0, output_1063 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_storev16si_mask },
    &operand_data[2006],
    3,
    3,
    1,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1052 */
  {
    "avx512vl_storev8si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1064 },
#else
    { 0, 0, output_1064 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_storev8si_mask },
    &operand_data[2009],
    3,
    3,
    1,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1052 */
  {
    "avx512vl_storev4si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1065 },
#else
    { 0, 0, output_1065 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_storev4si_mask },
    &operand_data[2012],
    3,
    3,
    1,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1052 */
  {
    "avx512f_storev8di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1066 },
#else
    { 0, 0, output_1066 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_storev8di_mask },
    &operand_data[2015],
    3,
    3,
    1,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1052 */
  {
    "avx512vl_storev4di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1067 },
#else
    { 0, 0, output_1067 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_storev4di_mask },
    &operand_data[2018],
    3,
    3,
    1,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1052 */
  {
    "avx512vl_storev2di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1068 },
#else
    { 0, 0, output_1068 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_storev2di_mask },
    &operand_data[2021],
    3,
    3,
    1,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1052 */
  {
    "avx512f_storev16sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1069 },
#else
    { 0, 0, output_1069 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_storev16sf_mask },
    &operand_data[2024],
    3,
    3,
    1,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1052 */
  {
    "avx512vl_storev8sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1070 },
#else
    { 0, 0, output_1070 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_storev8sf_mask },
    &operand_data[2027],
    3,
    3,
    1,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1052 */
  {
    "avx512vl_storev4sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1071 },
#else
    { 0, 0, output_1071 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_storev4sf_mask },
    &operand_data[2030],
    3,
    3,
    1,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1052 */
  {
    "avx512f_storev8df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1072 },
#else
    { 0, 0, output_1072 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_storev8df_mask },
    &operand_data[2033],
    3,
    3,
    1,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1052 */
  {
    "avx512vl_storev4df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1073 },
#else
    { 0, 0, output_1073 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_storev4df_mask },
    &operand_data[2036],
    3,
    3,
    1,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1052 */
  {
    "avx512vl_storev2df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1074 },
#else
    { 0, 0, output_1074 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_storev2df_mask },
    &operand_data[2039],
    3,
    3,
    1,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1080 */
  {
    "avx512bw_storev64qi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovdqu8\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_storev64qi_mask },
    &operand_data[2042],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1080 */
  {
    "avx512vl_storev16qi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovdqu8\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_storev16qi_mask },
    &operand_data[2045],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1080 */
  {
    "avx512vl_storev32qi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovdqu8\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_storev32qi_mask },
    &operand_data[2048],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1080 */
  {
    "avx512bw_storev32hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovdqu16\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_storev32hi_mask },
    &operand_data[2051],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1080 */
  {
    "avx512vl_storev16hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovdqu16\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_storev16hi_mask },
    &operand_data[2054],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1080 */
  {
    "avx512vl_storev8hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovdqu16\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_storev8hi_mask },
    &operand_data[2057],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1093 */
  {
    "sse2_movq128",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vmovq\t{%1, %0|%0, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_movq128 },
    &operand_data[2060],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1115 */
  {
    "movdi_to_sse",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movdi_to_sse },
    &operand_data[2062],
    2,
    3,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1219 */
  {
    "avx_lddqu256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vlddqu\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_lddqu256 },
    &operand_data[2065],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1219 */
  {
    "sse3_lddqu",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vlddqu\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse3_lddqu },
    &operand_data[2067],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1240 */
  {
    "sse2_movntisi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "movnti\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_movntisi },
    &operand_data[2069],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1250 */
  {
    "avx512f_movntv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vmovntps\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_movntv16sf },
    &operand_data[2024],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1250 */
  {
    "avx_movntv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vmovntps\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_movntv8sf },
    &operand_data[2027],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1250 */
  {
    "sse_movntv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vmovntps\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_movntv4sf },
    &operand_data[2030],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1250 */
  {
    "avx512f_movntv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vmovntpd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_movntv8df },
    &operand_data[2033],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1250 */
  {
    "avx_movntv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vmovntpd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_movntv4df },
    &operand_data[2036],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1250 */
  {
    "sse2_movntv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vmovntpd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_movntv2df },
    &operand_data[2039],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1261 */
  {
    "avx512f_movntv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vmovntdq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_movntv8di },
    &operand_data[2015],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1261 */
  {
    "avx_movntv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vmovntdq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_movntv4di },
    &operand_data[2018],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1261 */
  {
    "sse2_movntv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vmovntdq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_movntv2di },
    &operand_data[2021],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1321 */
  {
    "kandqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1095 },
#else
    { 0, 0, output_1095 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_kandqi },
    &operand_data[2071],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1321 */
  {
    "kiorqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1096 },
#else
    { 0, 0, output_1096 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_kiorqi },
    &operand_data[2071],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1321 */
  {
    "kxorqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1097 },
#else
    { 0, 0, output_1097 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_kxorqi },
    &operand_data[2071],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1321 */
  {
    "kandhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1098 },
#else
    { 0, 0, output_1098 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_kandhi },
    &operand_data[2074],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1321 */
  {
    "kiorhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1099 },
#else
    { 0, 0, output_1099 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_kiorhi },
    &operand_data[2074],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1321 */
  {
    "kxorhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1100 },
#else
    { 0, 0, output_1100 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_kxorhi },
    &operand_data[2074],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1321 */
  {
    "kandsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1101 },
#else
    { 0, 0, output_1101 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_kandsi },
    &operand_data[2077],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1321 */
  {
    "kiorsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1102 },
#else
    { 0, 0, output_1102 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_kiorsi },
    &operand_data[2077],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1321 */
  {
    "kxorsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1103 },
#else
    { 0, 0, output_1103 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_kxorsi },
    &operand_data[2077],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1321 */
  {
    "kanddi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1104 },
#else
    { 0, 0, output_1104 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_kanddi },
    &operand_data[2080],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1321 */
  {
    "kiordi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1105 },
#else
    { 0, 0, output_1105 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_kiordi },
    &operand_data[2080],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1321 */
  {
    "kxordi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1106 },
#else
    { 0, 0, output_1106 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_kxordi },
    &operand_data[2080],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1343 */
  {
    "kandnqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1107 },
#else
    { 0, 0, output_1107 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_kandnqi },
    &operand_data[2071],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1343 */
  {
    "kandnhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1108 },
#else
    { 0, 0, output_1108 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_kandnhi },
    &operand_data[2074],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1343 */
  {
    "kandnsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1109 },
#else
    { 0, 0, output_1109 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_kandnsi },
    &operand_data[2077],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1343 */
  {
    "kandndi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1110 },
#else
    { 0, 0, output_1110 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_kandndi },
    &operand_data[2080],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1366 */
  {
    "kxnorqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1111 },
#else
    { 0, 0, output_1111 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_kxnorqi },
    &operand_data[2071],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1366 */
  {
    "kxnorhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1112 },
#else
    { 0, 0, output_1112 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_kxnorhi },
    &operand_data[2074],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1366 */
  {
    "kxnorsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1113 },
#else
    { 0, 0, output_1113 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_kxnorsi },
    &operand_data[2077],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1366 */
  {
    "kxnordi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1114 },
#else
    { 0, 0, output_1114 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_kxnordi },
    &operand_data[2080],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1389 */
  {
    "knotqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1115 },
#else
    { 0, 0, output_1115 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_knotqi },
    &operand_data[2071],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1389 */
  {
    "knothi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1116 },
#else
    { 0, 0, output_1116 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_knothi },
    &operand_data[2074],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1389 */
  {
    "knotsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1117 },
#else
    { 0, 0, output_1117 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_knotsi },
    &operand_data[2077],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1389 */
  {
    "knotdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1118 },
#else
    { 0, 0, output_1118 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_knotdi },
    &operand_data[2080],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1410 */
  {
    "kaddqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "kaddb\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_kaddqi },
    &operand_data[2071],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1410 */
  {
    "kaddhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "kaddw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_kaddhi },
    &operand_data[2074],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1410 */
  {
    "kaddsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "kaddd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_kaddsi },
    &operand_data[2077],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1410 */
  {
    "kadddi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "kaddq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_kadddi },
    &operand_data[2080],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1425 */
  {
    "kashiftqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "kshiftlb\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_kashiftqi },
    &operand_data[2083],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1425 */
  {
    "klshiftrtqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "kshiftrb\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_klshiftrtqi },
    &operand_data[2083],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1425 */
  {
    "kashifthi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "kshiftlw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_kashifthi },
    &operand_data[2086],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1425 */
  {
    "klshiftrthi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "kshiftrw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_klshiftrthi },
    &operand_data[2086],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1425 */
  {
    "kashiftsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "kshiftld\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_kashiftsi },
    &operand_data[2089],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1425 */
  {
    "klshiftrtsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "kshiftrd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_klshiftrtsi },
    &operand_data[2089],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1425 */
  {
    "kashiftdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "kshiftlq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_kashiftdi },
    &operand_data[2092],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1425 */
  {
    "klshiftrtdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "kshiftrq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_klshiftrtdi },
    &operand_data[2092],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1437 */
  {
    "ktestqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ktestb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ktestqi },
    &operand_data[2072],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1437 */
  {
    "ktesthi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ktestw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ktesthi },
    &operand_data[2075],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1437 */
  {
    "ktestsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ktestd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ktestsi },
    &operand_data[2078],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1437 */
  {
    "ktestdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "ktestq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ktestdi },
    &operand_data[2081],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1449 */
  {
    "kortestqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "kortestb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_kortestqi },
    &operand_data[2072],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1449 */
  {
    "kortesthi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "kortestw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_kortesthi },
    &operand_data[2075],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1449 */
  {
    "kortestsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "kortestd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_kortestsi },
    &operand_data[2078],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1449 */
  {
    "kortestdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "kortestq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_kortestdi },
    &operand_data[2081],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1461 */
  {
    "kunpckhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "kunpckbw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_kunpckhi },
    &operand_data[2095],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1474 */
  {
    "kunpcksi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "kunpckwd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_kunpcksi },
    &operand_data[2098],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1485 */
  {
    "kunpckdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "kunpckdq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_kunpckdi },
    &operand_data[2101],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1510 */
  {
    "*absnegv16sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2104],
    4,
    4,
    0,
    4,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1510 */
  {
    "*absnegv8sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2108],
    4,
    4,
    0,
    4,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1510 */
  {
    "*absnegv4sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2112],
    4,
    4,
    0,
    4,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1510 */
  {
    "*absnegv8df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2116],
    4,
    4,
    0,
    4,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1510 */
  {
    "*absnegv4df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2120],
    4,
    4,
    0,
    4,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1510 */
  {
    "*absnegv2df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2124],
    4,
    4,
    0,
    4,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1556 */
  {
    "*addv16sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1148 },
#else
    { 0, output_1148, 0 },
#endif
    { 0 },
    &operand_data[2128],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1556 */
  {
    "*addv16sf3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1149 },
#else
    { 0, output_1149, 0 },
#endif
    { 0 },
    &operand_data[2131],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1556 */
  {
    "*addv16sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1150 },
#else
    { 0, output_1150, 0 },
#endif
    { 0 },
    &operand_data[2135],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1556 */
  {
    "*addv16sf3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1151 },
#else
    { 0, output_1151, 0 },
#endif
    { 0 },
    &operand_data[2140],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1556 */
  {
    "*subv16sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1152 },
#else
    { 0, output_1152, 0 },
#endif
    { 0 },
    &operand_data[2146],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1556 */
  {
    "*subv16sf3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1153 },
#else
    { 0, output_1153, 0 },
#endif
    { 0 },
    &operand_data[2149],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1556 */
  {
    "*subv16sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1154 },
#else
    { 0, output_1154, 0 },
#endif
    { 0 },
    &operand_data[2153],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1556 */
  {
    "*subv16sf3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1155 },
#else
    { 0, output_1155, 0 },
#endif
    { 0 },
    &operand_data[2158],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1556 */
  {
    "*addv8sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1156 },
#else
    { 0, output_1156, 0 },
#endif
    { 0 },
    &operand_data[2164],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1556 */
  {
    "*addv8sf3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1157 },
#else
    { 0, output_1157, 0 },
#endif
    { 0 },
    &operand_data[2167],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1556 */
  {
    "*addv8sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1158 },
#else
    { 0, output_1158, 0 },
#endif
    { 0 },
    &operand_data[2171],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1556 */
  {
    "*addv8sf3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1159 },
#else
    { 0, output_1159, 0 },
#endif
    { 0 },
    &operand_data[2176],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1556 */
  {
    "*subv8sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1160 },
#else
    { 0, output_1160, 0 },
#endif
    { 0 },
    &operand_data[2182],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1556 */
  {
    "*subv8sf3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1161 },
#else
    { 0, output_1161, 0 },
#endif
    { 0 },
    &operand_data[2185],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1556 */
  {
    "*subv8sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1162 },
#else
    { 0, output_1162, 0 },
#endif
    { 0 },
    &operand_data[2189],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1556 */
  {
    "*subv8sf3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1163 },
#else
    { 0, output_1163, 0 },
#endif
    { 0 },
    &operand_data[2194],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1556 */
  {
    "*addv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1164 },
#else
    { 0, output_1164, 0 },
#endif
    { 0 },
    &operand_data[2200],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1556 */
  {
    "*addv4sf3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1165 },
#else
    { 0, output_1165, 0 },
#endif
    { 0 },
    &operand_data[2203],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1556 */
  {
    "*addv4sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1166 },
#else
    { 0, output_1166, 0 },
#endif
    { 0 },
    &operand_data[2207],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1556 */
  {
    "*addv4sf3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1167 },
#else
    { 0, output_1167, 0 },
#endif
    { 0 },
    &operand_data[2212],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1556 */
  {
    "*subv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1168 },
#else
    { 0, output_1168, 0 },
#endif
    { 0 },
    &operand_data[2218],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1556 */
  {
    "*subv4sf3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1169 },
#else
    { 0, output_1169, 0 },
#endif
    { 0 },
    &operand_data[2221],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1556 */
  {
    "*subv4sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1170 },
#else
    { 0, output_1170, 0 },
#endif
    { 0 },
    &operand_data[2225],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1556 */
  {
    "*subv4sf3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1171 },
#else
    { 0, output_1171, 0 },
#endif
    { 0 },
    &operand_data[2230],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1556 */
  {
    "*addv8df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1172 },
#else
    { 0, output_1172, 0 },
#endif
    { 0 },
    &operand_data[2236],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1556 */
  {
    "*addv8df3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1173 },
#else
    { 0, output_1173, 0 },
#endif
    { 0 },
    &operand_data[2239],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1556 */
  {
    "*addv8df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1174 },
#else
    { 0, output_1174, 0 },
#endif
    { 0 },
    &operand_data[2243],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1556 */
  {
    "*addv8df3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1175 },
#else
    { 0, output_1175, 0 },
#endif
    { 0 },
    &operand_data[2248],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1556 */
  {
    "*subv8df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1176 },
#else
    { 0, output_1176, 0 },
#endif
    { 0 },
    &operand_data[2254],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1556 */
  {
    "*subv8df3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1177 },
#else
    { 0, output_1177, 0 },
#endif
    { 0 },
    &operand_data[2257],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1556 */
  {
    "*subv8df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1178 },
#else
    { 0, output_1178, 0 },
#endif
    { 0 },
    &operand_data[2261],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1556 */
  {
    "*subv8df3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1179 },
#else
    { 0, output_1179, 0 },
#endif
    { 0 },
    &operand_data[2266],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1556 */
  {
    "*addv4df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1180 },
#else
    { 0, output_1180, 0 },
#endif
    { 0 },
    &operand_data[2272],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1556 */
  {
    "*addv4df3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1181 },
#else
    { 0, output_1181, 0 },
#endif
    { 0 },
    &operand_data[2275],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1556 */
  {
    "*addv4df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1182 },
#else
    { 0, output_1182, 0 },
#endif
    { 0 },
    &operand_data[2279],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1556 */
  {
    "*addv4df3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1183 },
#else
    { 0, output_1183, 0 },
#endif
    { 0 },
    &operand_data[2284],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1556 */
  {
    "*subv4df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1184 },
#else
    { 0, output_1184, 0 },
#endif
    { 0 },
    &operand_data[2290],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1556 */
  {
    "*subv4df3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1185 },
#else
    { 0, output_1185, 0 },
#endif
    { 0 },
    &operand_data[2293],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1556 */
  {
    "*subv4df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1186 },
#else
    { 0, output_1186, 0 },
#endif
    { 0 },
    &operand_data[2297],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1556 */
  {
    "*subv4df3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1187 },
#else
    { 0, output_1187, 0 },
#endif
    { 0 },
    &operand_data[2302],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1556 */
  {
    "*addv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1188 },
#else
    { 0, output_1188, 0 },
#endif
    { 0 },
    &operand_data[2308],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1556 */
  {
    "*addv2df3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1189 },
#else
    { 0, output_1189, 0 },
#endif
    { 0 },
    &operand_data[2311],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1556 */
  {
    "*addv2df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1190 },
#else
    { 0, output_1190, 0 },
#endif
    { 0 },
    &operand_data[2315],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1556 */
  {
    "*addv2df3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1191 },
#else
    { 0, output_1191, 0 },
#endif
    { 0 },
    &operand_data[2320],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1556 */
  {
    "*subv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1192 },
#else
    { 0, output_1192, 0 },
#endif
    { 0 },
    &operand_data[2326],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1556 */
  {
    "*subv2df3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1193 },
#else
    { 0, output_1193, 0 },
#endif
    { 0 },
    &operand_data[2329],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1556 */
  {
    "*subv2df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1194 },
#else
    { 0, output_1194, 0 },
#endif
    { 0 },
    &operand_data[2333],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1556 */
  {
    "*subv2df3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1195 },
#else
    { 0, output_1195, 0 },
#endif
    { 0 },
    &operand_data[2338],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1570 */
  {
    "sse_vmaddv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1196 },
#else
    { 0, output_1196, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_vmaddv4sf3 },
    &operand_data[2344],
    3,
    3,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1570 */
  {
    "sse_vmaddv4sf3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1197 },
#else
    { 0, output_1197, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_vmaddv4sf3_round },
    &operand_data[2347],
    4,
    4,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1570 */
  {
    "sse_vmsubv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1198 },
#else
    { 0, output_1198, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_vmsubv4sf3 },
    &operand_data[2344],
    3,
    3,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1570 */
  {
    "sse_vmsubv4sf3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1199 },
#else
    { 0, output_1199, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_vmsubv4sf3_round },
    &operand_data[2347],
    4,
    4,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1570 */
  {
    "sse2_vmaddv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1200 },
#else
    { 0, output_1200, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_vmaddv2df3 },
    &operand_data[2351],
    3,
    3,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1570 */
  {
    "sse2_vmaddv2df3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1201 },
#else
    { 0, output_1201, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_vmaddv2df3_round },
    &operand_data[2354],
    4,
    4,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1570 */
  {
    "sse2_vmsubv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1202 },
#else
    { 0, output_1202, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_vmsubv2df3 },
    &operand_data[2351],
    3,
    3,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1570 */
  {
    "sse2_vmsubv2df3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1203 },
#else
    { 0, output_1203, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_vmsubv2df3_round },
    &operand_data[2354],
    4,
    4,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1595 */
  {
    "*mulv16sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1204 },
#else
    { 0, output_1204, 0 },
#endif
    { 0 },
    &operand_data[2128],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1595 */
  {
    "*mulv16sf3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1205 },
#else
    { 0, output_1205, 0 },
#endif
    { 0 },
    &operand_data[2131],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1595 */
  {
    "*mulv16sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1206 },
#else
    { 0, output_1206, 0 },
#endif
    { 0 },
    &operand_data[2135],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1595 */
  {
    "*mulv16sf3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1207 },
#else
    { 0, output_1207, 0 },
#endif
    { 0 },
    &operand_data[2140],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1595 */
  {
    "*mulv8sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1208 },
#else
    { 0, output_1208, 0 },
#endif
    { 0 },
    &operand_data[2164],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1595 */
  {
    "*mulv8sf3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1209 },
#else
    { 0, output_1209, 0 },
#endif
    { 0 },
    &operand_data[2167],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1595 */
  {
    "*mulv8sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1210 },
#else
    { 0, output_1210, 0 },
#endif
    { 0 },
    &operand_data[2171],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1595 */
  {
    "*mulv8sf3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1211 },
#else
    { 0, output_1211, 0 },
#endif
    { 0 },
    &operand_data[2176],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1595 */
  {
    "*mulv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1212 },
#else
    { 0, output_1212, 0 },
#endif
    { 0 },
    &operand_data[2200],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1595 */
  {
    "*mulv4sf3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1213 },
#else
    { 0, output_1213, 0 },
#endif
    { 0 },
    &operand_data[2203],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1595 */
  {
    "*mulv4sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1214 },
#else
    { 0, output_1214, 0 },
#endif
    { 0 },
    &operand_data[2207],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1595 */
  {
    "*mulv4sf3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1215 },
#else
    { 0, output_1215, 0 },
#endif
    { 0 },
    &operand_data[2212],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1595 */
  {
    "*mulv8df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1216 },
#else
    { 0, output_1216, 0 },
#endif
    { 0 },
    &operand_data[2236],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1595 */
  {
    "*mulv8df3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1217 },
#else
    { 0, output_1217, 0 },
#endif
    { 0 },
    &operand_data[2239],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1595 */
  {
    "*mulv8df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1218 },
#else
    { 0, output_1218, 0 },
#endif
    { 0 },
    &operand_data[2243],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1595 */
  {
    "*mulv8df3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1219 },
#else
    { 0, output_1219, 0 },
#endif
    { 0 },
    &operand_data[2248],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1595 */
  {
    "*mulv4df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1220 },
#else
    { 0, output_1220, 0 },
#endif
    { 0 },
    &operand_data[2272],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1595 */
  {
    "*mulv4df3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1221 },
#else
    { 0, output_1221, 0 },
#endif
    { 0 },
    &operand_data[2275],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1595 */
  {
    "*mulv4df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1222 },
#else
    { 0, output_1222, 0 },
#endif
    { 0 },
    &operand_data[2279],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1595 */
  {
    "*mulv4df3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1223 },
#else
    { 0, output_1223, 0 },
#endif
    { 0 },
    &operand_data[2284],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1595 */
  {
    "*mulv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1224 },
#else
    { 0, output_1224, 0 },
#endif
    { 0 },
    &operand_data[2308],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1595 */
  {
    "*mulv2df3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1225 },
#else
    { 0, output_1225, 0 },
#endif
    { 0 },
    &operand_data[2311],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1595 */
  {
    "*mulv2df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1226 },
#else
    { 0, output_1226, 0 },
#endif
    { 0 },
    &operand_data[2315],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1595 */
  {
    "*mulv2df3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1227 },
#else
    { 0, output_1227, 0 },
#endif
    { 0 },
    &operand_data[2320],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1610 */
  {
    "sse_vmmulv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1228 },
#else
    { 0, output_1228, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_vmmulv4sf3 },
    &operand_data[2344],
    3,
    3,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1610 */
  {
    "sse_vmmulv4sf3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1229 },
#else
    { 0, output_1229, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_vmmulv4sf3_round },
    &operand_data[2347],
    4,
    4,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1610 */
  {
    "sse_vmdivv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1230 },
#else
    { 0, output_1230, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_vmdivv4sf3 },
    &operand_data[2344],
    3,
    3,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1610 */
  {
    "sse_vmdivv4sf3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1231 },
#else
    { 0, output_1231, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_vmdivv4sf3_round },
    &operand_data[2347],
    4,
    4,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1610 */
  {
    "sse2_vmmulv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1232 },
#else
    { 0, output_1232, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_vmmulv2df3 },
    &operand_data[2351],
    3,
    3,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1610 */
  {
    "sse2_vmmulv2df3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1233 },
#else
    { 0, output_1233, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_vmmulv2df3_round },
    &operand_data[2354],
    4,
    4,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1610 */
  {
    "sse2_vmdivv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1234 },
#else
    { 0, output_1234, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_vmdivv2df3 },
    &operand_data[2351],
    3,
    3,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1610 */
  {
    "sse2_vmdivv2df3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1235 },
#else
    { 0, output_1235, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_vmdivv2df3_round },
    &operand_data[2354],
    4,
    4,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1654 */
  {
    "avx512f_divv16sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1236 },
#else
    { 0, output_1236, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_divv16sf3 },
    &operand_data[2358],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1654 */
  {
    "avx512f_divv16sf3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1237 },
#else
    { 0, output_1237, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_divv16sf3_round },
    &operand_data[2149],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1654 */
  {
    "avx512f_divv16sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1238 },
#else
    { 0, output_1238, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_divv16sf3_mask },
    &operand_data[2358],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1654 */
  {
    "avx512f_divv16sf3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1239 },
#else
    { 0, output_1239, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_divv16sf3_mask_round },
    &operand_data[2158],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1654 */
  {
    "avx_divv8sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1240 },
#else
    { 0, output_1240, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_divv8sf3 },
    &operand_data[2363],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1654 */
  {
    "avx_divv8sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1241 },
#else
    { 0, output_1241, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_divv8sf3_mask },
    &operand_data[2363],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1654 */
  {
    "sse_divv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1242 },
#else
    { 0, output_1242, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_divv4sf3 },
    &operand_data[2344],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1654 */
  {
    "sse_divv4sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1243 },
#else
    { 0, output_1243, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_divv4sf3_mask },
    &operand_data[2368],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1654 */
  {
    "avx512f_divv8df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1244 },
#else
    { 0, output_1244, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_divv8df3 },
    &operand_data[2373],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1654 */
  {
    "avx512f_divv8df3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1245 },
#else
    { 0, output_1245, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_divv8df3_round },
    &operand_data[2257],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1654 */
  {
    "avx512f_divv8df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1246 },
#else
    { 0, output_1246, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_divv8df3_mask },
    &operand_data[2373],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1654 */
  {
    "avx512f_divv8df3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1247 },
#else
    { 0, output_1247, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_divv8df3_mask_round },
    &operand_data[2266],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1654 */
  {
    "avx_divv4df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1248 },
#else
    { 0, output_1248, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_divv4df3 },
    &operand_data[2378],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1654 */
  {
    "avx_divv4df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1249 },
#else
    { 0, output_1249, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_divv4df3_mask },
    &operand_data[2378],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1654 */
  {
    "sse2_divv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1250 },
#else
    { 0, output_1250, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_divv2df3 },
    &operand_data[2351],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1654 */
  {
    "sse2_divv2df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1251 },
#else
    { 0, output_1251, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_divv2df3_mask },
    &operand_data[2383],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1668 */
  {
    "avx_rcpv8sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vrcpps\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_rcpv8sf2 },
    &operand_data[2388],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1668 */
  {
    "sse_rcpv4sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vrcpps\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_rcpv4sf2 },
    &operand_data[2390],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1680 */
  {
    "sse_vmrcpv4sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1254 },
#else
    { 0, output_1254, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_vmrcpv4sf2 },
    &operand_data[2392],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1698 */
  {
    "*rcp14v16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrcp14ps\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2395],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1698 */
  {
    "rcp14v16sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrcp14ps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rcp14v16sf_mask },
    &operand_data[2395],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1698 */
  {
    "*rcp14v8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrcp14ps\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2399],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1698 */
  {
    "rcp14v8sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrcp14ps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rcp14v8sf_mask },
    &operand_data[2399],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1698 */
  {
    "*rcp14v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrcp14ps\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2403],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1698 */
  {
    "rcp14v4sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrcp14ps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rcp14v4sf_mask },
    &operand_data[2403],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1698 */
  {
    "*rcp14v8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrcp14pd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2407],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1698 */
  {
    "rcp14v8df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrcp14pd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rcp14v8df_mask },
    &operand_data[2407],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1698 */
  {
    "*rcp14v4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrcp14pd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2411],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1698 */
  {
    "rcp14v4df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrcp14pd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rcp14v4df_mask },
    &operand_data[2411],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1698 */
  {
    "*rcp14v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrcp14pd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2415],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1698 */
  {
    "rcp14v2df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrcp14pd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rcp14v2df_mask },
    &operand_data[2415],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1709 */
  {
    "srcp14v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrcp14ss\t{%1, %2, %0|%0, %2, %k1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_srcp14v4sf },
    &operand_data[2419],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1709 */
  {
    "srcp14v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrcp14sd\t{%1, %2, %0|%0, %2, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_srcp14v2df },
    &operand_data[2422],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1744 */
  {
    "avx512f_sqrtv16sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1269 },
#else
    { 0, output_1269, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sqrtv16sf2 },
    &operand_data[2425],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1744 */
  {
    "avx512f_sqrtv16sf2_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1270 },
#else
    { 0, output_1270, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sqrtv16sf2_round },
    &operand_data[2427],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1744 */
  {
    "avx512f_sqrtv16sf2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1271 },
#else
    { 0, output_1271, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sqrtv16sf2_mask },
    &operand_data[2430],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1744 */
  {
    "avx512f_sqrtv16sf2_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1272 },
#else
    { 0, output_1272, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sqrtv16sf2_mask_round },
    &operand_data[2434],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1744 */
  {
    "avx_sqrtv8sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1273 },
#else
    { 0, output_1273, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_sqrtv8sf2 },
    &operand_data[2439],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1744 */
  {
    "avx_sqrtv8sf2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1274 },
#else
    { 0, output_1274, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_sqrtv8sf2_mask },
    &operand_data[2439],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1744 */
  {
    "sse_sqrtv4sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1275 },
#else
    { 0, output_1275, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_sqrtv4sf2 },
    &operand_data[2443],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1744 */
  {
    "sse_sqrtv4sf2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1276 },
#else
    { 0, output_1276, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_sqrtv4sf2_mask },
    &operand_data[2443],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1744 */
  {
    "avx512f_sqrtv8df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1277 },
#else
    { 0, output_1277, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sqrtv8df2 },
    &operand_data[2447],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1744 */
  {
    "avx512f_sqrtv8df2_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1278 },
#else
    { 0, output_1278, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sqrtv8df2_round },
    &operand_data[2449],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1744 */
  {
    "avx512f_sqrtv8df2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1279 },
#else
    { 0, output_1279, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sqrtv8df2_mask },
    &operand_data[2452],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1744 */
  {
    "avx512f_sqrtv8df2_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1280 },
#else
    { 0, output_1280, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sqrtv8df2_mask_round },
    &operand_data[2456],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1744 */
  {
    "avx_sqrtv4df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1281 },
#else
    { 0, output_1281, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_sqrtv4df2 },
    &operand_data[2461],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1744 */
  {
    "avx_sqrtv4df2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1282 },
#else
    { 0, output_1282, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_sqrtv4df2_mask },
    &operand_data[2461],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1744 */
  {
    "sse2_sqrtv2df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1283 },
#else
    { 0, output_1283, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_sqrtv2df2 },
    &operand_data[2465],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1744 */
  {
    "sse2_sqrtv2df2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1284 },
#else
    { 0, output_1284, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_sqrtv2df2_mask },
    &operand_data[2465],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1758 */
  {
    "sse_vmsqrtv4sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1285 },
#else
    { 0, output_1285, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_vmsqrtv4sf2 },
    &operand_data[2469],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1758 */
  {
    "sse_vmsqrtv4sf2_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1286 },
#else
    { 0, output_1286, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_vmsqrtv4sf2_round },
    &operand_data[2472],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1758 */
  {
    "sse2_vmsqrtv2df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1287 },
#else
    { 0, output_1287, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_vmsqrtv2df2 },
    &operand_data[2476],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1758 */
  {
    "sse2_vmsqrtv2df2_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1288 },
#else
    { 0, output_1288, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_vmsqrtv2df2_round },
    &operand_data[2479],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1797 */
  {
    "avx_rsqrtv8sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vrsqrtps\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_rsqrtv8sf2 },
    &operand_data[2388],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1797 */
  {
    "sse_rsqrtv4sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vrsqrtps\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_rsqrtv4sf2 },
    &operand_data[2390],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1807 */
  {
    "*rsqrt14v16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrt14ps\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2395],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1807 */
  {
    "rsqrt14v16sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrt14ps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rsqrt14v16sf_mask },
    &operand_data[2395],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1807 */
  {
    "*rsqrt14v8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrt14ps\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2399],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1807 */
  {
    "rsqrt14v8sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrt14ps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rsqrt14v8sf_mask },
    &operand_data[2399],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1807 */
  {
    "*rsqrt14v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrt14ps\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2403],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1807 */
  {
    "rsqrt14v4sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrt14ps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rsqrt14v4sf_mask },
    &operand_data[2403],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1807 */
  {
    "*rsqrt14v8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrt14pd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2407],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1807 */
  {
    "rsqrt14v8df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrt14pd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rsqrt14v8df_mask },
    &operand_data[2407],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1807 */
  {
    "*rsqrt14v4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrt14pd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2411],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1807 */
  {
    "rsqrt14v4df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrt14pd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rsqrt14v4df_mask },
    &operand_data[2411],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1807 */
  {
    "*rsqrt14v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrt14pd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2415],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1807 */
  {
    "rsqrt14v2df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrt14pd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rsqrt14v2df_mask },
    &operand_data[2415],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1818 */
  {
    "rsqrt14v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrt14ss\t{%1, %2, %0|%0, %2, %k1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rsqrt14v4sf },
    &operand_data[2419],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1818 */
  {
    "rsqrt14v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrt14sd\t{%1, %2, %0|%0, %2, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rsqrt14v2df },
    &operand_data[2422],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1832 */
  {
    "sse_vmrsqrtv4sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1305 },
#else
    { 0, output_1305, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_vmrsqrtv4sf2 },
    &operand_data[2392],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1873 */
  {
    "*smaxv16sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1306 },
#else
    { 0, output_1306, 0 },
#endif
    { 0 },
    &operand_data[2128],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1873 */
  {
    "*smaxv16sf3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1307 },
#else
    { 0, output_1307, 0 },
#endif
    { 0 },
    &operand_data[2483],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1873 */
  {
    "*smaxv16sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1308 },
#else
    { 0, output_1308, 0 },
#endif
    { 0 },
    &operand_data[2135],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1873 */
  {
    "*smaxv16sf3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1309 },
#else
    { 0, output_1309, 0 },
#endif
    { 0 },
    &operand_data[2487],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1873 */
  {
    "*sminv16sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1310 },
#else
    { 0, output_1310, 0 },
#endif
    { 0 },
    &operand_data[2128],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1873 */
  {
    "*sminv16sf3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1311 },
#else
    { 0, output_1311, 0 },
#endif
    { 0 },
    &operand_data[2483],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1873 */
  {
    "*sminv16sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1312 },
#else
    { 0, output_1312, 0 },
#endif
    { 0 },
    &operand_data[2135],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1873 */
  {
    "*sminv16sf3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1313 },
#else
    { 0, output_1313, 0 },
#endif
    { 0 },
    &operand_data[2487],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1873 */
  {
    "*smaxv8sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1314 },
#else
    { 0, output_1314, 0 },
#endif
    { 0 },
    &operand_data[2164],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1873 */
  {
    "*smaxv8sf3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1315 },
#else
    { 0, output_1315, 0 },
#endif
    { 0 },
    &operand_data[2493],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1873 */
  {
    "*smaxv8sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1316 },
#else
    { 0, output_1316, 0 },
#endif
    { 0 },
    &operand_data[2171],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1873 */
  {
    "*smaxv8sf3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1317 },
#else
    { 0, output_1317, 0 },
#endif
    { 0 },
    &operand_data[2497],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1873 */
  {
    "*sminv8sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1318 },
#else
    { 0, output_1318, 0 },
#endif
    { 0 },
    &operand_data[2164],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1873 */
  {
    "*sminv8sf3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1319 },
#else
    { 0, output_1319, 0 },
#endif
    { 0 },
    &operand_data[2493],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1873 */
  {
    "*sminv8sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1320 },
#else
    { 0, output_1320, 0 },
#endif
    { 0 },
    &operand_data[2171],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1873 */
  {
    "*sminv8sf3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1321 },
#else
    { 0, output_1321, 0 },
#endif
    { 0 },
    &operand_data[2497],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1873 */
  {
    "*smaxv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1322 },
#else
    { 0, output_1322, 0 },
#endif
    { 0 },
    &operand_data[2200],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1873 */
  {
    "*smaxv4sf3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1323 },
#else
    { 0, output_1323, 0 },
#endif
    { 0 },
    &operand_data[2503],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1873 */
  {
    "*smaxv4sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1324 },
#else
    { 0, output_1324, 0 },
#endif
    { 0 },
    &operand_data[2207],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1873 */
  {
    "*smaxv4sf3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1325 },
#else
    { 0, output_1325, 0 },
#endif
    { 0 },
    &operand_data[2507],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1873 */
  {
    "*sminv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1326 },
#else
    { 0, output_1326, 0 },
#endif
    { 0 },
    &operand_data[2200],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1873 */
  {
    "*sminv4sf3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1327 },
#else
    { 0, output_1327, 0 },
#endif
    { 0 },
    &operand_data[2503],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1873 */
  {
    "*sminv4sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1328 },
#else
    { 0, output_1328, 0 },
#endif
    { 0 },
    &operand_data[2207],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1873 */
  {
    "*sminv4sf3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1329 },
#else
    { 0, output_1329, 0 },
#endif
    { 0 },
    &operand_data[2507],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1873 */
  {
    "*smaxv8df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1330 },
#else
    { 0, output_1330, 0 },
#endif
    { 0 },
    &operand_data[2236],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1873 */
  {
    "*smaxv8df3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1331 },
#else
    { 0, output_1331, 0 },
#endif
    { 0 },
    &operand_data[2513],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1873 */
  {
    "*smaxv8df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1332 },
#else
    { 0, output_1332, 0 },
#endif
    { 0 },
    &operand_data[2243],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1873 */
  {
    "*smaxv8df3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1333 },
#else
    { 0, output_1333, 0 },
#endif
    { 0 },
    &operand_data[2517],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1873 */
  {
    "*sminv8df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1334 },
#else
    { 0, output_1334, 0 },
#endif
    { 0 },
    &operand_data[2236],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1873 */
  {
    "*sminv8df3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1335 },
#else
    { 0, output_1335, 0 },
#endif
    { 0 },
    &operand_data[2513],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1873 */
  {
    "*sminv8df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1336 },
#else
    { 0, output_1336, 0 },
#endif
    { 0 },
    &operand_data[2243],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1873 */
  {
    "*sminv8df3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1337 },
#else
    { 0, output_1337, 0 },
#endif
    { 0 },
    &operand_data[2517],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1873 */
  {
    "*smaxv4df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1338 },
#else
    { 0, output_1338, 0 },
#endif
    { 0 },
    &operand_data[2272],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1873 */
  {
    "*smaxv4df3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1339 },
#else
    { 0, output_1339, 0 },
#endif
    { 0 },
    &operand_data[2523],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1873 */
  {
    "*smaxv4df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1340 },
#else
    { 0, output_1340, 0 },
#endif
    { 0 },
    &operand_data[2279],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1873 */
  {
    "*smaxv4df3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1341 },
#else
    { 0, output_1341, 0 },
#endif
    { 0 },
    &operand_data[2527],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1873 */
  {
    "*sminv4df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1342 },
#else
    { 0, output_1342, 0 },
#endif
    { 0 },
    &operand_data[2272],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1873 */
  {
    "*sminv4df3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1343 },
#else
    { 0, output_1343, 0 },
#endif
    { 0 },
    &operand_data[2523],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1873 */
  {
    "*sminv4df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1344 },
#else
    { 0, output_1344, 0 },
#endif
    { 0 },
    &operand_data[2279],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1873 */
  {
    "*sminv4df3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1345 },
#else
    { 0, output_1345, 0 },
#endif
    { 0 },
    &operand_data[2527],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1873 */
  {
    "*smaxv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1346 },
#else
    { 0, output_1346, 0 },
#endif
    { 0 },
    &operand_data[2308],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1873 */
  {
    "*smaxv2df3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1347 },
#else
    { 0, output_1347, 0 },
#endif
    { 0 },
    &operand_data[2533],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1873 */
  {
    "*smaxv2df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1348 },
#else
    { 0, output_1348, 0 },
#endif
    { 0 },
    &operand_data[2315],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1873 */
  {
    "*smaxv2df3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1349 },
#else
    { 0, output_1349, 0 },
#endif
    { 0 },
    &operand_data[2537],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1873 */
  {
    "*sminv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1350 },
#else
    { 0, output_1350, 0 },
#endif
    { 0 },
    &operand_data[2308],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1873 */
  {
    "*sminv2df3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1351 },
#else
    { 0, output_1351, 0 },
#endif
    { 0 },
    &operand_data[2533],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1873 */
  {
    "*sminv2df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1352 },
#else
    { 0, output_1352, 0 },
#endif
    { 0 },
    &operand_data[2315],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1873 */
  {
    "*sminv2df3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1353 },
#else
    { 0, output_1353, 0 },
#endif
    { 0 },
    &operand_data[2537],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1895 */
  {
    "ieee_maxv16sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1354 },
#else
    { 0, output_1354, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ieee_maxv16sf3 },
    &operand_data[2358],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1895 */
  {
    "ieee_maxv16sf3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1355 },
#else
    { 0, output_1355, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ieee_maxv16sf3_round },
    &operand_data[2543],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1895 */
  {
    "ieee_maxv16sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1356 },
#else
    { 0, output_1356, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ieee_maxv16sf3_mask },
    &operand_data[2358],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1895 */
  {
    "ieee_maxv16sf3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1357 },
#else
    { 0, output_1357, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ieee_maxv16sf3_mask_round },
    &operand_data[2547],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1895 */
  {
    "ieee_minv16sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1358 },
#else
    { 0, output_1358, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ieee_minv16sf3 },
    &operand_data[2358],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1895 */
  {
    "ieee_minv16sf3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1359 },
#else
    { 0, output_1359, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ieee_minv16sf3_round },
    &operand_data[2543],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1895 */
  {
    "ieee_minv16sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1360 },
#else
    { 0, output_1360, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ieee_minv16sf3_mask },
    &operand_data[2358],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1895 */
  {
    "ieee_minv16sf3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1361 },
#else
    { 0, output_1361, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ieee_minv16sf3_mask_round },
    &operand_data[2547],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1895 */
  {
    "ieee_maxv8sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1362 },
#else
    { 0, output_1362, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ieee_maxv8sf3 },
    &operand_data[2363],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1895 */
  {
    "ieee_maxv8sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1363 },
#else
    { 0, output_1363, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ieee_maxv8sf3_mask },
    &operand_data[2363],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1895 */
  {
    "ieee_minv8sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1364 },
#else
    { 0, output_1364, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ieee_minv8sf3 },
    &operand_data[2363],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1895 */
  {
    "ieee_minv8sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1365 },
#else
    { 0, output_1365, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ieee_minv8sf3_mask },
    &operand_data[2363],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1895 */
  {
    "ieee_maxv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1366 },
#else
    { 0, output_1366, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ieee_maxv4sf3 },
    &operand_data[2344],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1895 */
  {
    "ieee_maxv4sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1367 },
#else
    { 0, output_1367, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ieee_maxv4sf3_mask },
    &operand_data[2368],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1895 */
  {
    "ieee_minv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1368 },
#else
    { 0, output_1368, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ieee_minv4sf3 },
    &operand_data[2344],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1895 */
  {
    "ieee_minv4sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1369 },
#else
    { 0, output_1369, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ieee_minv4sf3_mask },
    &operand_data[2368],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1895 */
  {
    "ieee_maxv8df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1370 },
#else
    { 0, output_1370, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ieee_maxv8df3 },
    &operand_data[2373],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1895 */
  {
    "ieee_maxv8df3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1371 },
#else
    { 0, output_1371, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ieee_maxv8df3_round },
    &operand_data[2553],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1895 */
  {
    "ieee_maxv8df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1372 },
#else
    { 0, output_1372, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ieee_maxv8df3_mask },
    &operand_data[2373],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1895 */
  {
    "ieee_maxv8df3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1373 },
#else
    { 0, output_1373, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ieee_maxv8df3_mask_round },
    &operand_data[2557],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1895 */
  {
    "ieee_minv8df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1374 },
#else
    { 0, output_1374, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ieee_minv8df3 },
    &operand_data[2373],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1895 */
  {
    "ieee_minv8df3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1375 },
#else
    { 0, output_1375, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ieee_minv8df3_round },
    &operand_data[2553],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1895 */
  {
    "ieee_minv8df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1376 },
#else
    { 0, output_1376, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ieee_minv8df3_mask },
    &operand_data[2373],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1895 */
  {
    "ieee_minv8df3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1377 },
#else
    { 0, output_1377, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ieee_minv8df3_mask_round },
    &operand_data[2557],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1895 */
  {
    "ieee_maxv4df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1378 },
#else
    { 0, output_1378, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ieee_maxv4df3 },
    &operand_data[2378],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1895 */
  {
    "ieee_maxv4df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1379 },
#else
    { 0, output_1379, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ieee_maxv4df3_mask },
    &operand_data[2378],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1895 */
  {
    "ieee_minv4df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1380 },
#else
    { 0, output_1380, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ieee_minv4df3 },
    &operand_data[2378],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1895 */
  {
    "ieee_minv4df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1381 },
#else
    { 0, output_1381, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ieee_minv4df3_mask },
    &operand_data[2378],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1895 */
  {
    "ieee_maxv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1382 },
#else
    { 0, output_1382, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ieee_maxv2df3 },
    &operand_data[2351],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1895 */
  {
    "ieee_maxv2df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1383 },
#else
    { 0, output_1383, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ieee_maxv2df3_mask },
    &operand_data[2383],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1895 */
  {
    "ieee_minv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1384 },
#else
    { 0, output_1384, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ieee_minv2df3 },
    &operand_data[2351],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1895 */
  {
    "ieee_minv2df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1385 },
#else
    { 0, output_1385, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ieee_minv2df3_mask },
    &operand_data[2383],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1912 */
  {
    "sse_vmsmaxv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1386 },
#else
    { 0, output_1386, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_vmsmaxv4sf3 },
    &operand_data[2344],
    3,
    3,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1912 */
  {
    "sse_vmsmaxv4sf3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1387 },
#else
    { 0, output_1387, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_vmsmaxv4sf3_round },
    &operand_data[2563],
    4,
    4,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1912 */
  {
    "sse_vmsminv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1388 },
#else
    { 0, output_1388, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_vmsminv4sf3 },
    &operand_data[2344],
    3,
    3,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1912 */
  {
    "sse_vmsminv4sf3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1389 },
#else
    { 0, output_1389, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_vmsminv4sf3_round },
    &operand_data[2563],
    4,
    4,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1912 */
  {
    "sse2_vmsmaxv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1390 },
#else
    { 0, output_1390, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_vmsmaxv2df3 },
    &operand_data[2351],
    3,
    3,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1912 */
  {
    "sse2_vmsmaxv2df3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1391 },
#else
    { 0, output_1391, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_vmsmaxv2df3_round },
    &operand_data[2567],
    4,
    4,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1912 */
  {
    "sse2_vmsminv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1392 },
#else
    { 0, output_1392, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_vmsminv2df3 },
    &operand_data[2351],
    3,
    3,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1912 */
  {
    "sse2_vmsminv2df3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1393 },
#else
    { 0, output_1393, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_vmsminv2df3_round },
    &operand_data[2567],
    4,
    4,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1930 */
  {
    "avx_addsubv4df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddsubpd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_addsubv4df3 },
    &operand_data[2571],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1944 */
  {
    "sse3_addsubv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1395 },
#else
    { 0, output_1395, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse3_addsubv2df3 },
    &operand_data[2574],
    3,
    3,
    2,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1962 */
  {
    "avx_addsubv8sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vaddsubps\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_addsubv8sf3 },
    &operand_data[2577],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1976 */
  {
    "sse3_addsubv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1397 },
#else
    { 0, output_1397, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse3_addsubv4sf3 },
    &operand_data[2580],
    3,
    3,
    2,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2112 */
  {
    "avx_haddv4df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhaddpd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_haddv4df3 },
    &operand_data[2571],
    3,
    3,
    6,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2112 */
  {
    "avx_hsubv4df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhsubpd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_hsubv4df3 },
    &operand_data[2571],
    3,
    3,
    6,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2154 */
  {
    "*sse3_haddv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1400 },
#else
    { 0, output_1400, 0 },
#endif
    { 0 },
    &operand_data[2583],
    7,
    7,
    2,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2182 */
  {
    "sse3_hsubv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1401 },
#else
    { 0, output_1401, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse3_hsubv2df3 },
    &operand_data[2574],
    3,
    3,
    2,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2204 */
  {
    "*sse3_haddv2df3_low",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1402 },
#else
    { 0, output_1402, 0 },
#endif
    { 0 },
    &operand_data[2590],
    4,
    4,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2223 */
  {
    "*sse3_hsubv2df3_low",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1403 },
#else
    { 0, output_1403, 0 },
#endif
    { 0 },
    &operand_data[2590],
    2,
    2,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2241 */
  {
    "avx_haddv8sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhaddps\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_haddv8sf3 },
    &operand_data[2577],
    3,
    3,
    14,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2241 */
  {
    "avx_hsubv8sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vhsubps\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_hsubv8sf3 },
    &operand_data[2577],
    3,
    3,
    14,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2284 */
  {
    "sse3_haddv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1406 },
#else
    { 0, output_1406, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse3_haddv4sf3 },
    &operand_data[2580],
    3,
    3,
    6,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2284 */
  {
    "sse3_hsubv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1407 },
#else
    { 0, output_1407, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse3_hsubv4sf3 },
    &operand_data[2580],
    3,
    3,
    6,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2456 */
  {
    "*reducepv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vreduceps\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2594],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2456 */
  {
    "reducepv16sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vreduceps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reducepv16sf_mask },
    &operand_data[2594],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2456 */
  {
    "*reducepv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vreduceps\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2599],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2456 */
  {
    "reducepv8sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vreduceps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reducepv8sf_mask },
    &operand_data[2599],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2456 */
  {
    "*reducepv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vreduceps\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2604],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2456 */
  {
    "reducepv4sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vreduceps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reducepv4sf_mask },
    &operand_data[2604],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2456 */
  {
    "*reducepv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vreducepd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2609],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2456 */
  {
    "reducepv8df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vreducepd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reducepv8df_mask },
    &operand_data[2609],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2456 */
  {
    "*reducepv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vreducepd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2614],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2456 */
  {
    "reducepv4df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vreducepd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reducepv4df_mask },
    &operand_data[2614],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2456 */
  {
    "*reducepv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vreducepd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2619],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2456 */
  {
    "reducepv2df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vreducepd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reducepv2df_mask },
    &operand_data[2619],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2468 */
  {
    "reducesv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vreducess\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reducesv4sf },
    &operand_data[2624],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2468 */
  {
    "reducesv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vreducesd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reducesv2df },
    &operand_data[2628],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2490 */
  {
    "avx_cmpv8sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmpps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_cmpv8sf3 },
    &operand_data[2632],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2490 */
  {
    "avx_cmpv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmpps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_cmpv4sf3 },
    &operand_data[2636],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2490 */
  {
    "avx_cmpv4df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmppd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_cmpv4df3 },
    &operand_data[2640],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2490 */
  {
    "avx_cmpv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmppd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_cmpv2df3 },
    &operand_data[2644],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2504 */
  {
    "avx_vmcmpv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmpss\t{%3, %2, %1, %0|%0, %1, %k2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vmcmpv4sf3 },
    &operand_data[2636],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2504 */
  {
    "avx_vmcmpv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmpsd\t{%3, %2, %1, %0|%0, %1, %q2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vmcmpv2df3 },
    &operand_data[2644],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2521 */
  {
    "*avx_maskcmpv8sf3_comm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1428 },
#else
    { 0, output_1428, 0 },
#endif
    { 0 },
    &operand_data[2648],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2521 */
  {
    "*sse_maskcmpv4sf3_comm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1429 },
#else
    { 0, output_1429, 0 },
#endif
    { 0 },
    &operand_data[2652],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2521 */
  {
    "*avx_maskcmpv4df3_comm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1430 },
#else
    { 0, output_1430, 0 },
#endif
    { 0 },
    &operand_data[2656],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2521 */
  {
    "*sse2_maskcmpv2df3_comm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1431 },
#else
    { 0, output_1431, 0 },
#endif
    { 0 },
    &operand_data[2660],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2537 */
  {
    "avx_maskcmpv8sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1432 },
#else
    { 0, output_1432, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_maskcmpv8sf3 },
    &operand_data[2664],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2537 */
  {
    "sse_maskcmpv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1433 },
#else
    { 0, output_1433, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_maskcmpv4sf3 },
    &operand_data[2668],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2537 */
  {
    "avx_maskcmpv4df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1434 },
#else
    { 0, output_1434, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_maskcmpv4df3 },
    &operand_data[2672],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2537 */
  {
    "sse2_maskcmpv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1435 },
#else
    { 0, output_1435, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_maskcmpv2df3 },
    &operand_data[2676],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2552 */
  {
    "sse_vmmaskcmpv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1436 },
#else
    { 0, output_1436, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_vmmaskcmpv4sf3 },
    &operand_data[2668],
    4,
    4,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2552 */
  {
    "sse2_vmmaskcmpv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1437 },
#else
    { 0, output_1437, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_vmmaskcmpv2df3 },
    &operand_data[2676],
    4,
    4,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2581 */
  {
    "avx512f_cmpv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_cmpv16si3 },
    &operand_data[2680],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2581 */
  {
    "avx512f_cmpv16si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpd\t{%3, %2, %1, %0%{%4%}|%0%{%4%}, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_cmpv16si3_mask },
    &operand_data[2680],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2581 */
  {
    "avx512f_cmpv16si3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpd\t{%3, %r4%2, %1, %0|%0, %1, %2%r4, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_cmpv16si3_round },
    &operand_data[2685],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2581 */
  {
    "avx512f_cmpv16si3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpd\t{%3, %r5%2, %1, %0%{%4%}|%0%{%4%}, %1, %2%r5, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_cmpv16si3_mask_round },
    &operand_data[2690],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2581 */
  {
    "avx512vl_cmpv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cmpv8si3 },
    &operand_data[2696],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2581 */
  {
    "avx512vl_cmpv8si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpd\t{%3, %2, %1, %0%{%4%}|%0%{%4%}, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cmpv8si3_mask },
    &operand_data[2696],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2581 */
  {
    "avx512vl_cmpv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cmpv4si3 },
    &operand_data[2701],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2581 */
  {
    "avx512vl_cmpv4si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpd\t{%3, %2, %1, %0%{%4%}|%0%{%4%}, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cmpv4si3_mask },
    &operand_data[2701],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2581 */
  {
    "avx512f_cmpv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpq\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_cmpv8di3 },
    &operand_data[2706],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2581 */
  {
    "avx512f_cmpv8di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpq\t{%3, %2, %1, %0%{%4%}|%0%{%4%}, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_cmpv8di3_mask },
    &operand_data[2706],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2581 */
  {
    "avx512f_cmpv8di3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpq\t{%3, %r4%2, %1, %0|%0, %1, %2%r4, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_cmpv8di3_round },
    &operand_data[2711],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2581 */
  {
    "avx512f_cmpv8di3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpq\t{%3, %r5%2, %1, %0%{%4%}|%0%{%4%}, %1, %2%r5, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_cmpv8di3_mask_round },
    &operand_data[2716],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2581 */
  {
    "avx512vl_cmpv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpq\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cmpv4di3 },
    &operand_data[2722],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2581 */
  {
    "avx512vl_cmpv4di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpq\t{%3, %2, %1, %0%{%4%}|%0%{%4%}, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cmpv4di3_mask },
    &operand_data[2722],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2581 */
  {
    "avx512vl_cmpv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpq\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cmpv2di3 },
    &operand_data[2727],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2581 */
  {
    "avx512vl_cmpv2di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpq\t{%3, %2, %1, %0%{%4%}|%0%{%4%}, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cmpv2di3_mask },
    &operand_data[2727],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2581 */
  {
    "avx512f_cmpv16sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmpps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_cmpv16sf3 },
    &operand_data[2732],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2581 */
  {
    "avx512f_cmpv16sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmpps\t{%3, %2, %1, %0%{%4%}|%0%{%4%}, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_cmpv16sf3_mask },
    &operand_data[2732],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2581 */
  {
    "avx512f_cmpv16sf3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmpps\t{%3, %r4%2, %1, %0|%0, %1, %2%r4, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_cmpv16sf3_round },
    &operand_data[2737],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2581 */
  {
    "avx512f_cmpv16sf3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmpps\t{%3, %r5%2, %1, %0%{%4%}|%0%{%4%}, %1, %2%r5, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_cmpv16sf3_mask_round },
    &operand_data[2742],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2581 */
  {
    "avx512vl_cmpv8sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmpps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cmpv8sf3 },
    &operand_data[2748],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2581 */
  {
    "avx512vl_cmpv8sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmpps\t{%3, %2, %1, %0%{%4%}|%0%{%4%}, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cmpv8sf3_mask },
    &operand_data[2748],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2581 */
  {
    "avx512vl_cmpv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmpps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cmpv4sf3 },
    &operand_data[2753],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2581 */
  {
    "avx512vl_cmpv4sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmpps\t{%3, %2, %1, %0%{%4%}|%0%{%4%}, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cmpv4sf3_mask },
    &operand_data[2753],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2581 */
  {
    "avx512f_cmpv8df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmppd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_cmpv8df3 },
    &operand_data[2758],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2581 */
  {
    "avx512f_cmpv8df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmppd\t{%3, %2, %1, %0%{%4%}|%0%{%4%}, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_cmpv8df3_mask },
    &operand_data[2758],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2581 */
  {
    "avx512f_cmpv8df3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmppd\t{%3, %r4%2, %1, %0|%0, %1, %2%r4, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_cmpv8df3_round },
    &operand_data[2763],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2581 */
  {
    "avx512f_cmpv8df3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmppd\t{%3, %r5%2, %1, %0%{%4%}|%0%{%4%}, %1, %2%r5, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_cmpv8df3_mask_round },
    &operand_data[2768],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2581 */
  {
    "avx512vl_cmpv4df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmppd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cmpv4df3 },
    &operand_data[2774],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2581 */
  {
    "avx512vl_cmpv4df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmppd\t{%3, %2, %1, %0%{%4%}|%0%{%4%}, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cmpv4df3_mask },
    &operand_data[2774],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2581 */
  {
    "avx512vl_cmpv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmppd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cmpv2df3 },
    &operand_data[2779],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2581 */
  {
    "avx512vl_cmpv2df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmppd\t{%3, %2, %1, %0%{%4%}|%0%{%4%}, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cmpv2df3_mask },
    &operand_data[2779],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2595 */
  {
    "avx512bw_cmpv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpb\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_cmpv64qi3 },
    &operand_data[2784],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2595 */
  {
    "avx512bw_cmpv64qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpb\t{%3, %2, %1, %0%{%4%}|%0%{%4%}, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_cmpv64qi3_mask },
    &operand_data[2784],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2595 */
  {
    "avx512vl_cmpv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpb\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cmpv16qi3 },
    &operand_data[2789],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2595 */
  {
    "avx512vl_cmpv16qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpb\t{%3, %2, %1, %0%{%4%}|%0%{%4%}, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cmpv16qi3_mask },
    &operand_data[2789],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2595 */
  {
    "avx512vl_cmpv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpb\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cmpv32qi3 },
    &operand_data[2794],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2595 */
  {
    "avx512vl_cmpv32qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpb\t{%3, %2, %1, %0%{%4%}|%0%{%4%}, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cmpv32qi3_mask },
    &operand_data[2794],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2595 */
  {
    "avx512bw_cmpv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpw\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_cmpv32hi3 },
    &operand_data[2799],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2595 */
  {
    "avx512bw_cmpv32hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpw\t{%3, %2, %1, %0%{%4%}|%0%{%4%}, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_cmpv32hi3_mask },
    &operand_data[2799],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2595 */
  {
    "avx512vl_cmpv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpw\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cmpv16hi3 },
    &operand_data[2804],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2595 */
  {
    "avx512vl_cmpv16hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpw\t{%3, %2, %1, %0%{%4%}|%0%{%4%}, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cmpv16hi3_mask },
    &operand_data[2804],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2595 */
  {
    "avx512vl_cmpv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpw\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cmpv8hi3 },
    &operand_data[2809],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2595 */
  {
    "avx512vl_cmpv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpw\t{%3, %2, %1, %0%{%4%}|%0%{%4%}, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cmpv8hi3_mask },
    &operand_data[2809],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2609 */
  {
    "avx512bw_ucmpv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpub\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_ucmpv64qi3 },
    &operand_data[2784],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2609 */
  {
    "avx512bw_ucmpv64qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpub\t{%3, %2, %1, %0%{%4%}|%0%{%4%}, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_ucmpv64qi3_mask },
    &operand_data[2784],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2609 */
  {
    "avx512vl_ucmpv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpub\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ucmpv16qi3 },
    &operand_data[2789],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2609 */
  {
    "avx512vl_ucmpv16qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpub\t{%3, %2, %1, %0%{%4%}|%0%{%4%}, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ucmpv16qi3_mask },
    &operand_data[2789],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2609 */
  {
    "avx512vl_ucmpv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpub\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ucmpv32qi3 },
    &operand_data[2794],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2609 */
  {
    "avx512vl_ucmpv32qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpub\t{%3, %2, %1, %0%{%4%}|%0%{%4%}, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ucmpv32qi3_mask },
    &operand_data[2794],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2609 */
  {
    "avx512bw_ucmpv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpuw\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_ucmpv32hi3 },
    &operand_data[2799],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2609 */
  {
    "avx512bw_ucmpv32hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpuw\t{%3, %2, %1, %0%{%4%}|%0%{%4%}, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_ucmpv32hi3_mask },
    &operand_data[2799],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2609 */
  {
    "avx512vl_ucmpv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpuw\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ucmpv16hi3 },
    &operand_data[2804],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2609 */
  {
    "avx512vl_ucmpv16hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpuw\t{%3, %2, %1, %0%{%4%}|%0%{%4%}, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ucmpv16hi3_mask },
    &operand_data[2804],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2609 */
  {
    "avx512vl_ucmpv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpuw\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ucmpv8hi3 },
    &operand_data[2809],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2609 */
  {
    "avx512vl_ucmpv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpuw\t{%3, %2, %1, %0%{%4%}|%0%{%4%}, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ucmpv8hi3_mask },
    &operand_data[2809],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2623 */
  {
    "avx512f_ucmpv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpud\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_ucmpv16si3 },
    &operand_data[2680],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2623 */
  {
    "avx512f_ucmpv16si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpud\t{%3, %2, %1, %0%{%4%}|%0%{%4%}, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_ucmpv16si3_mask },
    &operand_data[2680],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2623 */
  {
    "avx512vl_ucmpv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpud\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ucmpv8si3 },
    &operand_data[2696],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2623 */
  {
    "avx512vl_ucmpv8si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpud\t{%3, %2, %1, %0%{%4%}|%0%{%4%}, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ucmpv8si3_mask },
    &operand_data[2696],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2623 */
  {
    "avx512vl_ucmpv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpud\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ucmpv4si3 },
    &operand_data[2701],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2623 */
  {
    "avx512vl_ucmpv4si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpud\t{%3, %2, %1, %0%{%4%}|%0%{%4%}, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ucmpv4si3_mask },
    &operand_data[2701],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2623 */
  {
    "avx512f_ucmpv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpuq\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_ucmpv8di3 },
    &operand_data[2706],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2623 */
  {
    "avx512f_ucmpv8di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpuq\t{%3, %2, %1, %0%{%4%}|%0%{%4%}, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_ucmpv8di3_mask },
    &operand_data[2706],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2623 */
  {
    "avx512vl_ucmpv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpuq\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ucmpv4di3 },
    &operand_data[2722],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2623 */
  {
    "avx512vl_ucmpv4di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpuq\t{%3, %2, %1, %0%{%4%}|%0%{%4%}, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ucmpv4di3_mask },
    &operand_data[2722],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2623 */
  {
    "avx512vl_ucmpv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpuq\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ucmpv2di3 },
    &operand_data[2727],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2623 */
  {
    "avx512vl_ucmpv2di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpuq\t{%3, %2, %1, %0%{%4%}|%0%{%4%}, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ucmpv2di3_mask },
    &operand_data[2727],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2637 */
  {
    "avx512f_vmcmpv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmpss\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vmcmpv4sf3 },
    &operand_data[2814],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2637 */
  {
    "avx512f_vmcmpv4sf3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmpss\t{%3, %r4%2, %1, %0|%0, %1, %2%r4, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vmcmpv4sf3_round },
    &operand_data[2818],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2637 */
  {
    "avx512f_vmcmpv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmpsd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vmcmpv2df3 },
    &operand_data[2823],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2637 */
  {
    "avx512f_vmcmpv2df3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmpsd\t{%3, %r4%2, %1, %0|%0, %1, %2%r4, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vmcmpv2df3_round },
    &operand_data[2827],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2653 */
  {
    "avx512f_vmcmpv4sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmpss\t{%3, %2, %1, %0%{%4%}|%0%{%4%}, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vmcmpv4sf3_mask },
    &operand_data[2832],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2653 */
  {
    "avx512f_vmcmpv4sf3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmpss\t{%3, %r5%2, %1, %0%{%4%}|%0%{%4%}, %1, %2%r5, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vmcmpv4sf3_mask_round },
    &operand_data[2837],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2653 */
  {
    "avx512f_vmcmpv2df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmpsd\t{%3, %2, %1, %0%{%4%}|%0%{%4%}, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vmcmpv2df3_mask },
    &operand_data[2843],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2653 */
  {
    "avx512f_vmcmpv2df3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmpsd\t{%3, %r5%2, %1, %0%{%4%}|%0%{%4%}, %1, %2%r5, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vmcmpv2df3_mask_round },
    &operand_data[2848],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2671 */
  {
    "avx512f_maskcmpv16sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp%D3ps\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_maskcmpv16sf3 },
    &operand_data[2854],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2671 */
  {
    "avx512f_maskcmpv8sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp%D3ps\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_maskcmpv8sf3 },
    &operand_data[2858],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2671 */
  {
    "avx512f_maskcmpv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp%D3ps\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_maskcmpv4sf3 },
    &operand_data[2862],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2671 */
  {
    "avx512f_maskcmpv8df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp%D3pd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_maskcmpv8df3 },
    &operand_data[2866],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2671 */
  {
    "avx512f_maskcmpv4df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp%D3pd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_maskcmpv4df3 },
    &operand_data[2870],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2671 */
  {
    "avx512f_maskcmpv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcmp%D3pd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_maskcmpv2df3 },
    &operand_data[2874],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2683 */
  {
    "sse_comi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vcomiss\t{%1, %0|%0, %k1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_comi },
    &operand_data[1967],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2683 */
  {
    "sse_comi_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vcomiss\t{%r2%1, %0|%0, %k1%r2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_comi_round },
    &operand_data[2878],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2683 */
  {
    "sse2_comi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vcomisd\t{%1, %0|%0, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_comi },
    &operand_data[1979],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2683 */
  {
    "sse2_comi_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vcomisd\t{%r2%1, %0|%0, %q1%r2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_comi_round },
    &operand_data[2881],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2703 */
  {
    "sse_ucomi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vucomiss\t{%1, %0|%0, %k1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_ucomi },
    &operand_data[1967],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2703 */
  {
    "sse_ucomi_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vucomiss\t{%r2%1, %0|%0, %k1%r2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_ucomi_round },
    &operand_data[2878],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2703 */
  {
    "sse2_ucomi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vucomisd\t{%1, %0|%0, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_ucomi },
    &operand_data[1979],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2703 */
  {
    "sse2_ucomi_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vucomisd\t{%r2%1, %0|%0, %q1%r2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_ucomi_round },
    &operand_data[2881],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3017 */
  {
    "avx_andnotv8sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1528 },
#else
    { 0, 0, output_1528 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_andnotv8sf3 },
    &operand_data[2884],
    3,
    3,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3017 */
  {
    "avx_andnotv8sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1529 },
#else
    { 0, 0, output_1529 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_andnotv8sf3_mask },
    &operand_data[2884],
    5,
    5,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3017 */
  {
    "sse_andnotv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1530 },
#else
    { 0, 0, output_1530 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_andnotv4sf3 },
    &operand_data[2889],
    3,
    3,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3017 */
  {
    "sse_andnotv4sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1531 },
#else
    { 0, 0, output_1531 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_andnotv4sf3_mask },
    &operand_data[2889],
    5,
    5,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3017 */
  {
    "avx_andnotv4df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1532 },
#else
    { 0, 0, output_1532 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_andnotv4df3 },
    &operand_data[2894],
    3,
    3,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3017 */
  {
    "avx_andnotv4df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1533 },
#else
    { 0, 0, output_1533 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_andnotv4df3_mask },
    &operand_data[2894],
    5,
    5,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3017 */
  {
    "sse2_andnotv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1534 },
#else
    { 0, 0, output_1534 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_andnotv2df3 },
    &operand_data[2899],
    3,
    3,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3017 */
  {
    "sse2_andnotv2df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1535 },
#else
    { 0, 0, output_1535 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_andnotv2df3_mask },
    &operand_data[2899],
    5,
    5,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3083 */
  {
    "avx512f_andnotv16sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1536 },
#else
    { 0, 0, output_1536 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_andnotv16sf3 },
    &operand_data[1958],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3083 */
  {
    "avx512f_andnotv16sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1537 },
#else
    { 0, 0, output_1537 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_andnotv16sf3_mask },
    &operand_data[2904],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3083 */
  {
    "avx512f_andnotv8df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1538 },
#else
    { 0, 0, output_1538 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_andnotv8df3 },
    &operand_data[1970],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3083 */
  {
    "avx512f_andnotv8df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1539 },
#else
    { 0, 0, output_1539 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_andnotv8df3_mask },
    &operand_data[2909],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3133 */
  {
    "*andv8sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1540 },
#else
    { 0, 0, output_1540 },
#endif
    { 0 },
    &operand_data[2914],
    3,
    3,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3133 */
  {
    "*andv8sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1541 },
#else
    { 0, 0, output_1541 },
#endif
    { 0 },
    &operand_data[2914],
    5,
    5,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3133 */
  {
    "*iorv8sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1542 },
#else
    { 0, 0, output_1542 },
#endif
    { 0 },
    &operand_data[2914],
    3,
    3,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3133 */
  {
    "*iorv8sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1543 },
#else
    { 0, 0, output_1543 },
#endif
    { 0 },
    &operand_data[2914],
    5,
    5,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3133 */
  {
    "*xorv8sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1544 },
#else
    { 0, 0, output_1544 },
#endif
    { 0 },
    &operand_data[2914],
    3,
    3,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3133 */
  {
    "*xorv8sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1545 },
#else
    { 0, 0, output_1545 },
#endif
    { 0 },
    &operand_data[2914],
    5,
    5,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3133 */
  {
    "*andv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1546 },
#else
    { 0, 0, output_1546 },
#endif
    { 0 },
    &operand_data[2919],
    3,
    3,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3133 */
  {
    "*andv4sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1547 },
#else
    { 0, 0, output_1547 },
#endif
    { 0 },
    &operand_data[2919],
    5,
    5,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3133 */
  {
    "*iorv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1548 },
#else
    { 0, 0, output_1548 },
#endif
    { 0 },
    &operand_data[2919],
    3,
    3,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3133 */
  {
    "*iorv4sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1549 },
#else
    { 0, 0, output_1549 },
#endif
    { 0 },
    &operand_data[2919],
    5,
    5,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3133 */
  {
    "*xorv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1550 },
#else
    { 0, 0, output_1550 },
#endif
    { 0 },
    &operand_data[2919],
    3,
    3,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3133 */
  {
    "*xorv4sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1551 },
#else
    { 0, 0, output_1551 },
#endif
    { 0 },
    &operand_data[2919],
    5,
    5,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3133 */
  {
    "*andv4df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1552 },
#else
    { 0, 0, output_1552 },
#endif
    { 0 },
    &operand_data[2924],
    3,
    3,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3133 */
  {
    "*andv4df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1553 },
#else
    { 0, 0, output_1553 },
#endif
    { 0 },
    &operand_data[2924],
    5,
    5,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3133 */
  {
    "*iorv4df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1554 },
#else
    { 0, 0, output_1554 },
#endif
    { 0 },
    &operand_data[2924],
    3,
    3,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3133 */
  {
    "*iorv4df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1555 },
#else
    { 0, 0, output_1555 },
#endif
    { 0 },
    &operand_data[2924],
    5,
    5,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3133 */
  {
    "*xorv4df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1556 },
#else
    { 0, 0, output_1556 },
#endif
    { 0 },
    &operand_data[2924],
    3,
    3,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3133 */
  {
    "*xorv4df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1557 },
#else
    { 0, 0, output_1557 },
#endif
    { 0 },
    &operand_data[2924],
    5,
    5,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3133 */
  {
    "*andv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1558 },
#else
    { 0, 0, output_1558 },
#endif
    { 0 },
    &operand_data[2929],
    3,
    3,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3133 */
  {
    "*andv2df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1559 },
#else
    { 0, 0, output_1559 },
#endif
    { 0 },
    &operand_data[2929],
    5,
    5,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3133 */
  {
    "*iorv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1560 },
#else
    { 0, 0, output_1560 },
#endif
    { 0 },
    &operand_data[2929],
    3,
    3,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3133 */
  {
    "*iorv2df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1561 },
#else
    { 0, 0, output_1561 },
#endif
    { 0 },
    &operand_data[2929],
    5,
    5,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3133 */
  {
    "*xorv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1562 },
#else
    { 0, 0, output_1562 },
#endif
    { 0 },
    &operand_data[2929],
    3,
    3,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3133 */
  {
    "*xorv2df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1563 },
#else
    { 0, 0, output_1563 },
#endif
    { 0 },
    &operand_data[2929],
    5,
    5,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3198 */
  {
    "*andv16sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1564 },
#else
    { 0, 0, output_1564 },
#endif
    { 0 },
    &operand_data[2934],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3198 */
  {
    "*andv16sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1565 },
#else
    { 0, 0, output_1565 },
#endif
    { 0 },
    &operand_data[2934],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3198 */
  {
    "*iorv16sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1566 },
#else
    { 0, 0, output_1566 },
#endif
    { 0 },
    &operand_data[2934],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3198 */
  {
    "*iorv16sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1567 },
#else
    { 0, 0, output_1567 },
#endif
    { 0 },
    &operand_data[2934],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3198 */
  {
    "*xorv16sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1568 },
#else
    { 0, 0, output_1568 },
#endif
    { 0 },
    &operand_data[2934],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3198 */
  {
    "*xorv16sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1569 },
#else
    { 0, 0, output_1569 },
#endif
    { 0 },
    &operand_data[2934],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3198 */
  {
    "*andv8df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1570 },
#else
    { 0, 0, output_1570 },
#endif
    { 0 },
    &operand_data[2939],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3198 */
  {
    "*andv8df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1571 },
#else
    { 0, 0, output_1571 },
#endif
    { 0 },
    &operand_data[2939],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3198 */
  {
    "*iorv8df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1572 },
#else
    { 0, 0, output_1572 },
#endif
    { 0 },
    &operand_data[2939],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3198 */
  {
    "*iorv8df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1573 },
#else
    { 0, 0, output_1573 },
#endif
    { 0 },
    &operand_data[2939],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3198 */
  {
    "*xorv8df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1574 },
#else
    { 0, 0, output_1574 },
#endif
    { 0 },
    &operand_data[2939],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3198 */
  {
    "*xorv8df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1575 },
#else
    { 0, 0, output_1575 },
#endif
    { 0 },
    &operand_data[2939],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3254 */
  {
    "*andnotsf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1576 },
#else
    { 0, 0, output_1576 },
#endif
    { 0 },
    &operand_data[2944],
    3,
    3,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3254 */
  {
    "*andnotdf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1577 },
#else
    { 0, 0, output_1577 },
#endif
    { 0 },
    &operand_data[2947],
    3,
    3,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3322 */
  {
    "*andnottf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1578 },
#else
    { 0, 0, output_1578 },
#endif
    { 0 },
    &operand_data[2950],
    3,
    3,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3378 */
  {
    "*andsf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1579 },
#else
    { 0, 0, output_1579 },
#endif
    { 0 },
    &operand_data[2953],
    3,
    3,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3378 */
  {
    "*iorsf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1580 },
#else
    { 0, 0, output_1580 },
#endif
    { 0 },
    &operand_data[2953],
    3,
    3,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3378 */
  {
    "*xorsf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1581 },
#else
    { 0, 0, output_1581 },
#endif
    { 0 },
    &operand_data[2953],
    3,
    3,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3378 */
  {
    "*anddf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1582 },
#else
    { 0, 0, output_1582 },
#endif
    { 0 },
    &operand_data[2956],
    3,
    3,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3378 */
  {
    "*iordf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1583 },
#else
    { 0, 0, output_1583 },
#endif
    { 0 },
    &operand_data[2956],
    3,
    3,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3378 */
  {
    "*xordf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1584 },
#else
    { 0, 0, output_1584 },
#endif
    { 0 },
    &operand_data[2956],
    3,
    3,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3452 */
  {
    "*andtf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1585 },
#else
    { 0, 0, output_1585 },
#endif
    { 0 },
    &operand_data[2959],
    3,
    3,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3452 */
  {
    "*iortf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1586 },
#else
    { 0, 0, output_1586 },
#endif
    { 0 },
    &operand_data[2959],
    3,
    3,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3452 */
  {
    "*xortf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_1587 },
#else
    { 0, 0, output_1587 },
#endif
    { 0 },
    &operand_data[2959],
    3,
    3,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3597 */
  {
    "*fma_fmadd_sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1588 },
#else
    { 0, output_1588, 0 },
#endif
    { 0 },
    &operand_data[2962],
    4,
    4,
    0,
    5,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3597 */
  {
    "*fma_fmadd_df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1589 },
#else
    { 0, output_1589, 0 },
#endif
    { 0 },
    &operand_data[2966],
    4,
    4,
    0,
    5,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3597 */
  {
    "*fma_fmadd_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1590 },
#else
    { 0, output_1590, 0 },
#endif
    { 0 },
    &operand_data[2970],
    4,
    4,
    0,
    5,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3597 */
  {
    "*fma_fmadd_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1591 },
#else
    { 0, output_1591, 0 },
#endif
    { 0 },
    &operand_data[2974],
    4,
    4,
    0,
    5,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3597 */
  {
    "*fma_fmadd_v8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1592 },
#else
    { 0, output_1592, 0 },
#endif
    { 0 },
    &operand_data[2978],
    4,
    4,
    0,
    5,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3597 */
  {
    "*fma_fmadd_v4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1593 },
#else
    { 0, output_1593, 0 },
#endif
    { 0 },
    &operand_data[2982],
    4,
    4,
    0,
    5,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3619 */
  {
    "*fma_fmadd_sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1594 },
#else
    { 0, output_1594, 0 },
#endif
    { 0 },
    &operand_data[2986],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3619 */
  {
    "*fma_fmadd_v16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1595 },
#else
    { 0, output_1595, 0 },
#endif
    { 0 },
    &operand_data[2990],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3619 */
  {
    "*fma_fmadd_v16sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1596 },
#else
    { 0, output_1596, 0 },
#endif
    { 0 },
    &operand_data[2994],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3619 */
  {
    "fma_fmadd_v16sf_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1597 },
#else
    { 0, output_1597, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fmadd_v16sf_maskz_1 },
    &operand_data[2999],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3619 */
  {
    "fma_fmadd_v16sf_maskz_1_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1598 },
#else
    { 0, output_1598, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fmadd_v16sf_maskz_1_round },
    &operand_data[3005],
    7,
    7,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3619 */
  {
    "*fma_fmadd_v8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1599 },
#else
    { 0, output_1599, 0 },
#endif
    { 0 },
    &operand_data[3012],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3619 */
  {
    "fma_fmadd_v8sf_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1600 },
#else
    { 0, output_1600, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fmadd_v8sf_maskz_1 },
    &operand_data[3012],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3619 */
  {
    "*fma_fmadd_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1601 },
#else
    { 0, output_1601, 0 },
#endif
    { 0 },
    &operand_data[3018],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3619 */
  {
    "fma_fmadd_v4sf_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1602 },
#else
    { 0, output_1602, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fmadd_v4sf_maskz_1 },
    &operand_data[3018],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3619 */
  {
    "*fma_fmadd_df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1603 },
#else
    { 0, output_1603, 0 },
#endif
    { 0 },
    &operand_data[3024],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3619 */
  {
    "*fma_fmadd_v8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1604 },
#else
    { 0, output_1604, 0 },
#endif
    { 0 },
    &operand_data[3028],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3619 */
  {
    "*fma_fmadd_v8df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1605 },
#else
    { 0, output_1605, 0 },
#endif
    { 0 },
    &operand_data[3032],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3619 */
  {
    "fma_fmadd_v8df_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1606 },
#else
    { 0, output_1606, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fmadd_v8df_maskz_1 },
    &operand_data[3037],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3619 */
  {
    "fma_fmadd_v8df_maskz_1_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1607 },
#else
    { 0, output_1607, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fmadd_v8df_maskz_1_round },
    &operand_data[3043],
    7,
    7,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3619 */
  {
    "*fma_fmadd_v4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1608 },
#else
    { 0, output_1608, 0 },
#endif
    { 0 },
    &operand_data[3050],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3619 */
  {
    "fma_fmadd_v4df_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1609 },
#else
    { 0, output_1609, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fmadd_v4df_maskz_1 },
    &operand_data[3050],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3619 */
  {
    "*fma_fmadd_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1610 },
#else
    { 0, output_1610, 0 },
#endif
    { 0 },
    &operand_data[3056],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3619 */
  {
    "fma_fmadd_v2df_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1611 },
#else
    { 0, output_1611, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fmadd_v2df_maskz_1 },
    &operand_data[3056],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3633 */
  {
    "avx512f_fmadd_v16sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1612 },
#else
    { 0, output_1612, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmadd_v16sf_mask },
    &operand_data[3062],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3633 */
  {
    "avx512f_fmadd_v16sf_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1613 },
#else
    { 0, output_1613, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmadd_v16sf_mask_round },
    &operand_data[3067],
    6,
    6,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3633 */
  {
    "avx512vl_fmadd_v8sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1614 },
#else
    { 0, output_1614, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmadd_v8sf_mask },
    &operand_data[3073],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3633 */
  {
    "avx512vl_fmadd_v4sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1615 },
#else
    { 0, output_1615, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmadd_v4sf_mask },
    &operand_data[3078],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3633 */
  {
    "avx512f_fmadd_v8df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1616 },
#else
    { 0, output_1616, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmadd_v8df_mask },
    &operand_data[3083],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3633 */
  {
    "avx512f_fmadd_v8df_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1617 },
#else
    { 0, output_1617, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmadd_v8df_mask_round },
    &operand_data[3088],
    6,
    6,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3633 */
  {
    "avx512vl_fmadd_v4df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1618 },
#else
    { 0, output_1618, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmadd_v4df_mask },
    &operand_data[3094],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3633 */
  {
    "avx512vl_fmadd_v2df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1619 },
#else
    { 0, output_1619, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmadd_v2df_mask },
    &operand_data[3099],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3650 */
  {
    "avx512f_fmadd_v16sf_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmadd231ps\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmadd_v16sf_mask3 },
    &operand_data[3104],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3650 */
  {
    "avx512f_fmadd_v16sf_mask3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmadd231ps\t{%R5%2, %1, %0%{%4%}|%0%{%4%}, %1, %2%R5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmadd_v16sf_mask3_round },
    &operand_data[3109],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3650 */
  {
    "avx512vl_fmadd_v8sf_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmadd231ps\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmadd_v8sf_mask3 },
    &operand_data[3115],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3650 */
  {
    "avx512vl_fmadd_v8sf_mask3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmadd231ps\t{%R5%2, %1, %0%{%4%}|%0%{%4%}, %1, %2%R5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmadd_v8sf_mask3_round },
    &operand_data[3120],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3650 */
  {
    "avx512vl_fmadd_v4sf_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmadd231ps\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmadd_v4sf_mask3 },
    &operand_data[3126],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3650 */
  {
    "avx512vl_fmadd_v4sf_mask3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmadd231ps\t{%R5%2, %1, %0%{%4%}|%0%{%4%}, %1, %2%R5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmadd_v4sf_mask3_round },
    &operand_data[3131],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3650 */
  {
    "avx512f_fmadd_v8df_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmadd231pd\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmadd_v8df_mask3 },
    &operand_data[3137],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3650 */
  {
    "avx512f_fmadd_v8df_mask3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmadd231pd\t{%R5%2, %1, %0%{%4%}|%0%{%4%}, %1, %2%R5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmadd_v8df_mask3_round },
    &operand_data[3142],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3650 */
  {
    "avx512vl_fmadd_v4df_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmadd231pd\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmadd_v4df_mask3 },
    &operand_data[3148],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3650 */
  {
    "avx512vl_fmadd_v4df_mask3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmadd231pd\t{%R5%2, %1, %0%{%4%}|%0%{%4%}, %1, %2%R5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmadd_v4df_mask3_round },
    &operand_data[3153],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3650 */
  {
    "avx512vl_fmadd_v2df_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmadd231pd\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmadd_v2df_mask3 },
    &operand_data[3159],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3650 */
  {
    "avx512vl_fmadd_v2df_mask3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmadd231pd\t{%R5%2, %1, %0%{%4%}|%0%{%4%}, %1, %2%R5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmadd_v2df_mask3_round },
    &operand_data[3164],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3665 */
  {
    "*fma_fmsub_sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1632 },
#else
    { 0, output_1632, 0 },
#endif
    { 0 },
    &operand_data[2962],
    4,
    4,
    0,
    5,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3665 */
  {
    "*fma_fmsub_df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1633 },
#else
    { 0, output_1633, 0 },
#endif
    { 0 },
    &operand_data[2966],
    4,
    4,
    0,
    5,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3665 */
  {
    "*fma_fmsub_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1634 },
#else
    { 0, output_1634, 0 },
#endif
    { 0 },
    &operand_data[2970],
    4,
    4,
    0,
    5,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3665 */
  {
    "*fma_fmsub_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1635 },
#else
    { 0, output_1635, 0 },
#endif
    { 0 },
    &operand_data[2974],
    4,
    4,
    0,
    5,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3665 */
  {
    "*fma_fmsub_v8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1636 },
#else
    { 0, output_1636, 0 },
#endif
    { 0 },
    &operand_data[2978],
    4,
    4,
    0,
    5,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3665 */
  {
    "*fma_fmsub_v4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1637 },
#else
    { 0, output_1637, 0 },
#endif
    { 0 },
    &operand_data[2982],
    4,
    4,
    0,
    5,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3683 */
  {
    "*fma_fmsub_sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1638 },
#else
    { 0, output_1638, 0 },
#endif
    { 0 },
    &operand_data[2986],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3683 */
  {
    "*fma_fmsub_v16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1639 },
#else
    { 0, output_1639, 0 },
#endif
    { 0 },
    &operand_data[2990],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3683 */
  {
    "*fma_fmsub_v16sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1640 },
#else
    { 0, output_1640, 0 },
#endif
    { 0 },
    &operand_data[2994],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3683 */
  {
    "fma_fmsub_v16sf_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1641 },
#else
    { 0, output_1641, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fmsub_v16sf_maskz_1 },
    &operand_data[2999],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3683 */
  {
    "fma_fmsub_v16sf_maskz_1_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1642 },
#else
    { 0, output_1642, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fmsub_v16sf_maskz_1_round },
    &operand_data[3005],
    7,
    7,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3683 */
  {
    "*fma_fmsub_v8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1643 },
#else
    { 0, output_1643, 0 },
#endif
    { 0 },
    &operand_data[3012],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3683 */
  {
    "fma_fmsub_v8sf_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1644 },
#else
    { 0, output_1644, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fmsub_v8sf_maskz_1 },
    &operand_data[3012],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3683 */
  {
    "*fma_fmsub_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1645 },
#else
    { 0, output_1645, 0 },
#endif
    { 0 },
    &operand_data[3018],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3683 */
  {
    "fma_fmsub_v4sf_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1646 },
#else
    { 0, output_1646, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fmsub_v4sf_maskz_1 },
    &operand_data[3018],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3683 */
  {
    "*fma_fmsub_df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1647 },
#else
    { 0, output_1647, 0 },
#endif
    { 0 },
    &operand_data[3024],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3683 */
  {
    "*fma_fmsub_v8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1648 },
#else
    { 0, output_1648, 0 },
#endif
    { 0 },
    &operand_data[3028],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3683 */
  {
    "*fma_fmsub_v8df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1649 },
#else
    { 0, output_1649, 0 },
#endif
    { 0 },
    &operand_data[3032],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3683 */
  {
    "fma_fmsub_v8df_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1650 },
#else
    { 0, output_1650, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fmsub_v8df_maskz_1 },
    &operand_data[3037],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3683 */
  {
    "fma_fmsub_v8df_maskz_1_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1651 },
#else
    { 0, output_1651, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fmsub_v8df_maskz_1_round },
    &operand_data[3043],
    7,
    7,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3683 */
  {
    "*fma_fmsub_v4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1652 },
#else
    { 0, output_1652, 0 },
#endif
    { 0 },
    &operand_data[3050],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3683 */
  {
    "fma_fmsub_v4df_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1653 },
#else
    { 0, output_1653, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fmsub_v4df_maskz_1 },
    &operand_data[3050],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3683 */
  {
    "*fma_fmsub_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1654 },
#else
    { 0, output_1654, 0 },
#endif
    { 0 },
    &operand_data[3056],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3683 */
  {
    "fma_fmsub_v2df_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1655 },
#else
    { 0, output_1655, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fmsub_v2df_maskz_1 },
    &operand_data[3056],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3698 */
  {
    "avx512f_fmsub_v16sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1656 },
#else
    { 0, output_1656, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmsub_v16sf_mask },
    &operand_data[3062],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3698 */
  {
    "avx512f_fmsub_v16sf_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1657 },
#else
    { 0, output_1657, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmsub_v16sf_mask_round },
    &operand_data[3067],
    6,
    6,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3698 */
  {
    "avx512vl_fmsub_v8sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1658 },
#else
    { 0, output_1658, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmsub_v8sf_mask },
    &operand_data[3073],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3698 */
  {
    "avx512vl_fmsub_v8sf_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1659 },
#else
    { 0, output_1659, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmsub_v8sf_mask_round },
    &operand_data[3170],
    6,
    6,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3698 */
  {
    "avx512vl_fmsub_v4sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1660 },
#else
    { 0, output_1660, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmsub_v4sf_mask },
    &operand_data[3078],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3698 */
  {
    "avx512vl_fmsub_v4sf_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1661 },
#else
    { 0, output_1661, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmsub_v4sf_mask_round },
    &operand_data[3176],
    6,
    6,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3698 */
  {
    "avx512f_fmsub_v8df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1662 },
#else
    { 0, output_1662, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmsub_v8df_mask },
    &operand_data[3083],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3698 */
  {
    "avx512f_fmsub_v8df_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1663 },
#else
    { 0, output_1663, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmsub_v8df_mask_round },
    &operand_data[3088],
    6,
    6,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3698 */
  {
    "avx512vl_fmsub_v4df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1664 },
#else
    { 0, output_1664, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmsub_v4df_mask },
    &operand_data[3094],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3698 */
  {
    "avx512vl_fmsub_v4df_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1665 },
#else
    { 0, output_1665, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmsub_v4df_mask_round },
    &operand_data[3182],
    6,
    6,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3698 */
  {
    "avx512vl_fmsub_v2df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1666 },
#else
    { 0, output_1666, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmsub_v2df_mask },
    &operand_data[3099],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3698 */
  {
    "avx512vl_fmsub_v2df_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1667 },
#else
    { 0, output_1667, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmsub_v2df_mask_round },
    &operand_data[3188],
    6,
    6,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3716 */
  {
    "avx512f_fmsub_v16sf_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmsub231ps\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmsub_v16sf_mask3 },
    &operand_data[3104],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3716 */
  {
    "avx512f_fmsub_v16sf_mask3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmsub231ps\t{%R5%2, %1, %0%{%4%}|%0%{%4%}, %1, %2%R5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmsub_v16sf_mask3_round },
    &operand_data[3109],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3716 */
  {
    "avx512vl_fmsub_v8sf_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmsub231ps\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmsub_v8sf_mask3 },
    &operand_data[3115],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3716 */
  {
    "avx512vl_fmsub_v4sf_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmsub231ps\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmsub_v4sf_mask3 },
    &operand_data[3126],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3716 */
  {
    "avx512f_fmsub_v8df_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmsub231pd\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmsub_v8df_mask3 },
    &operand_data[3137],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3716 */
  {
    "avx512f_fmsub_v8df_mask3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmsub231pd\t{%R5%2, %1, %0%{%4%}|%0%{%4%}, %1, %2%R5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmsub_v8df_mask3_round },
    &operand_data[3142],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3716 */
  {
    "avx512vl_fmsub_v4df_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmsub231pd\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmsub_v4df_mask3 },
    &operand_data[3148],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3716 */
  {
    "avx512vl_fmsub_v2df_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmsub231pd\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmsub_v2df_mask3 },
    &operand_data[3159],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3732 */
  {
    "*fma_fnmadd_sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1676 },
#else
    { 0, output_1676, 0 },
#endif
    { 0 },
    &operand_data[2962],
    4,
    4,
    0,
    5,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3732 */
  {
    "*fma_fnmadd_df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1677 },
#else
    { 0, output_1677, 0 },
#endif
    { 0 },
    &operand_data[2966],
    4,
    4,
    0,
    5,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3732 */
  {
    "*fma_fnmadd_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1678 },
#else
    { 0, output_1678, 0 },
#endif
    { 0 },
    &operand_data[2970],
    4,
    4,
    0,
    5,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3732 */
  {
    "*fma_fnmadd_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1679 },
#else
    { 0, output_1679, 0 },
#endif
    { 0 },
    &operand_data[2974],
    4,
    4,
    0,
    5,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3732 */
  {
    "*fma_fnmadd_v8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1680 },
#else
    { 0, output_1680, 0 },
#endif
    { 0 },
    &operand_data[2978],
    4,
    4,
    0,
    5,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3732 */
  {
    "*fma_fnmadd_v4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1681 },
#else
    { 0, output_1681, 0 },
#endif
    { 0 },
    &operand_data[2982],
    4,
    4,
    0,
    5,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3750 */
  {
    "*fma_fnmadd_sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1682 },
#else
    { 0, output_1682, 0 },
#endif
    { 0 },
    &operand_data[2986],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3750 */
  {
    "*fma_fnmadd_v16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1683 },
#else
    { 0, output_1683, 0 },
#endif
    { 0 },
    &operand_data[2990],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3750 */
  {
    "*fma_fnmadd_v16sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1684 },
#else
    { 0, output_1684, 0 },
#endif
    { 0 },
    &operand_data[2994],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3750 */
  {
    "fma_fnmadd_v16sf_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1685 },
#else
    { 0, output_1685, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fnmadd_v16sf_maskz_1 },
    &operand_data[2999],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3750 */
  {
    "fma_fnmadd_v16sf_maskz_1_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1686 },
#else
    { 0, output_1686, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fnmadd_v16sf_maskz_1_round },
    &operand_data[3005],
    7,
    7,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3750 */
  {
    "*fma_fnmadd_v8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1687 },
#else
    { 0, output_1687, 0 },
#endif
    { 0 },
    &operand_data[3012],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3750 */
  {
    "fma_fnmadd_v8sf_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1688 },
#else
    { 0, output_1688, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fnmadd_v8sf_maskz_1 },
    &operand_data[3012],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3750 */
  {
    "*fma_fnmadd_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1689 },
#else
    { 0, output_1689, 0 },
#endif
    { 0 },
    &operand_data[3018],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3750 */
  {
    "fma_fnmadd_v4sf_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1690 },
#else
    { 0, output_1690, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fnmadd_v4sf_maskz_1 },
    &operand_data[3018],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3750 */
  {
    "*fma_fnmadd_df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1691 },
#else
    { 0, output_1691, 0 },
#endif
    { 0 },
    &operand_data[3024],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3750 */
  {
    "*fma_fnmadd_v8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1692 },
#else
    { 0, output_1692, 0 },
#endif
    { 0 },
    &operand_data[3028],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3750 */
  {
    "*fma_fnmadd_v8df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1693 },
#else
    { 0, output_1693, 0 },
#endif
    { 0 },
    &operand_data[3032],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3750 */
  {
    "fma_fnmadd_v8df_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1694 },
#else
    { 0, output_1694, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fnmadd_v8df_maskz_1 },
    &operand_data[3037],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3750 */
  {
    "fma_fnmadd_v8df_maskz_1_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1695 },
#else
    { 0, output_1695, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fnmadd_v8df_maskz_1_round },
    &operand_data[3043],
    7,
    7,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3750 */
  {
    "*fma_fnmadd_v4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1696 },
#else
    { 0, output_1696, 0 },
#endif
    { 0 },
    &operand_data[3050],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3750 */
  {
    "fma_fnmadd_v4df_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1697 },
#else
    { 0, output_1697, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fnmadd_v4df_maskz_1 },
    &operand_data[3050],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3750 */
  {
    "*fma_fnmadd_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1698 },
#else
    { 0, output_1698, 0 },
#endif
    { 0 },
    &operand_data[3056],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3750 */
  {
    "fma_fnmadd_v2df_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1699 },
#else
    { 0, output_1699, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fnmadd_v2df_maskz_1 },
    &operand_data[3056],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3765 */
  {
    "avx512f_fnmadd_v16sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1700 },
#else
    { 0, output_1700, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fnmadd_v16sf_mask },
    &operand_data[3062],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3765 */
  {
    "avx512f_fnmadd_v16sf_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1701 },
#else
    { 0, output_1701, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fnmadd_v16sf_mask_round },
    &operand_data[3067],
    6,
    6,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3765 */
  {
    "avx512vl_fnmadd_v8sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1702 },
#else
    { 0, output_1702, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fnmadd_v8sf_mask },
    &operand_data[3073],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3765 */
  {
    "avx512vl_fnmadd_v4sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1703 },
#else
    { 0, output_1703, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fnmadd_v4sf_mask },
    &operand_data[3078],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3765 */
  {
    "avx512f_fnmadd_v8df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1704 },
#else
    { 0, output_1704, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fnmadd_v8df_mask },
    &operand_data[3083],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3765 */
  {
    "avx512f_fnmadd_v8df_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1705 },
#else
    { 0, output_1705, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fnmadd_v8df_mask_round },
    &operand_data[3088],
    6,
    6,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3765 */
  {
    "avx512vl_fnmadd_v4df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1706 },
#else
    { 0, output_1706, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fnmadd_v4df_mask },
    &operand_data[3094],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3765 */
  {
    "avx512vl_fnmadd_v2df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1707 },
#else
    { 0, output_1707, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fnmadd_v2df_mask },
    &operand_data[3099],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3783 */
  {
    "avx512f_fnmadd_v16sf_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfnmadd231ps\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fnmadd_v16sf_mask3 },
    &operand_data[3104],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3783 */
  {
    "avx512f_fnmadd_v16sf_mask3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfnmadd231ps\t{%R5%2, %1, %0%{%4%}|%0%{%4%}, %1, %2%R5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fnmadd_v16sf_mask3_round },
    &operand_data[3109],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3783 */
  {
    "avx512vl_fnmadd_v8sf_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfnmadd231ps\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fnmadd_v8sf_mask3 },
    &operand_data[3115],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3783 */
  {
    "avx512vl_fnmadd_v4sf_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfnmadd231ps\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fnmadd_v4sf_mask3 },
    &operand_data[3126],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3783 */
  {
    "avx512f_fnmadd_v8df_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfnmadd231pd\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fnmadd_v8df_mask3 },
    &operand_data[3137],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3783 */
  {
    "avx512f_fnmadd_v8df_mask3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfnmadd231pd\t{%R5%2, %1, %0%{%4%}|%0%{%4%}, %1, %2%R5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fnmadd_v8df_mask3_round },
    &operand_data[3142],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3783 */
  {
    "avx512vl_fnmadd_v4df_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfnmadd231pd\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fnmadd_v4df_mask3 },
    &operand_data[3148],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3783 */
  {
    "avx512vl_fnmadd_v2df_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfnmadd231pd\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fnmadd_v2df_mask3 },
    &operand_data[3159],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3799 */
  {
    "*fma_fnmsub_sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1716 },
#else
    { 0, output_1716, 0 },
#endif
    { 0 },
    &operand_data[2962],
    4,
    4,
    0,
    5,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3799 */
  {
    "*fma_fnmsub_sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1717 },
#else
    { 0, output_1717, 0 },
#endif
    { 0 },
    &operand_data[3194],
    5,
    5,
    0,
    5,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3799 */
  {
    "*fma_fnmsub_df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1718 },
#else
    { 0, output_1718, 0 },
#endif
    { 0 },
    &operand_data[2966],
    4,
    4,
    0,
    5,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3799 */
  {
    "*fma_fnmsub_df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1719 },
#else
    { 0, output_1719, 0 },
#endif
    { 0 },
    &operand_data[3199],
    5,
    5,
    0,
    5,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3799 */
  {
    "*fma_fnmsub_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1720 },
#else
    { 0, output_1720, 0 },
#endif
    { 0 },
    &operand_data[2970],
    4,
    4,
    0,
    5,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3799 */
  {
    "*fma_fnmsub_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1721 },
#else
    { 0, output_1721, 0 },
#endif
    { 0 },
    &operand_data[3204],
    5,
    5,
    0,
    5,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3799 */
  {
    "*fma_fnmsub_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1722 },
#else
    { 0, output_1722, 0 },
#endif
    { 0 },
    &operand_data[3209],
    6,
    6,
    0,
    5,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3799 */
  {
    "*fma_fnmsub_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1723 },
#else
    { 0, output_1723, 0 },
#endif
    { 0 },
    &operand_data[3209],
    7,
    7,
    0,
    5,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3799 */
  {
    "*fma_fnmsub_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1724 },
#else
    { 0, output_1724, 0 },
#endif
    { 0 },
    &operand_data[2974],
    4,
    4,
    0,
    5,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3799 */
  {
    "*fma_fnmsub_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1725 },
#else
    { 0, output_1725, 0 },
#endif
    { 0 },
    &operand_data[3216],
    5,
    5,
    0,
    5,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3799 */
  {
    "*fma_fnmsub_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1726 },
#else
    { 0, output_1726, 0 },
#endif
    { 0 },
    &operand_data[3221],
    6,
    6,
    0,
    5,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3799 */
  {
    "*fma_fnmsub_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1727 },
#else
    { 0, output_1727, 0 },
#endif
    { 0 },
    &operand_data[3221],
    7,
    7,
    0,
    5,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3799 */
  {
    "*fma_fnmsub_v8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1728 },
#else
    { 0, output_1728, 0 },
#endif
    { 0 },
    &operand_data[2978],
    4,
    4,
    0,
    5,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3799 */
  {
    "*fma_fnmsub_v8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1729 },
#else
    { 0, output_1729, 0 },
#endif
    { 0 },
    &operand_data[3228],
    5,
    5,
    0,
    5,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3799 */
  {
    "*fma_fnmsub_v8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1730 },
#else
    { 0, output_1730, 0 },
#endif
    { 0 },
    &operand_data[3233],
    6,
    6,
    0,
    5,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3799 */
  {
    "*fma_fnmsub_v8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1731 },
#else
    { 0, output_1731, 0 },
#endif
    { 0 },
    &operand_data[3233],
    7,
    7,
    0,
    5,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3799 */
  {
    "*fma_fnmsub_v4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1732 },
#else
    { 0, output_1732, 0 },
#endif
    { 0 },
    &operand_data[2982],
    4,
    4,
    0,
    5,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3799 */
  {
    "*fma_fnmsub_v4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1733 },
#else
    { 0, output_1733, 0 },
#endif
    { 0 },
    &operand_data[3240],
    5,
    5,
    0,
    5,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3799 */
  {
    "*fma_fnmsub_v4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1734 },
#else
    { 0, output_1734, 0 },
#endif
    { 0 },
    &operand_data[3245],
    6,
    6,
    0,
    5,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3799 */
  {
    "*fma_fnmsub_v4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1735 },
#else
    { 0, output_1735, 0 },
#endif
    { 0 },
    &operand_data[3245],
    7,
    7,
    0,
    5,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3818 */
  {
    "*fma_fnmsub_sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1736 },
#else
    { 0, output_1736, 0 },
#endif
    { 0 },
    &operand_data[2986],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3818 */
  {
    "*fma_fnmsub_v16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1737 },
#else
    { 0, output_1737, 0 },
#endif
    { 0 },
    &operand_data[2990],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3818 */
  {
    "*fma_fnmsub_v16sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1738 },
#else
    { 0, output_1738, 0 },
#endif
    { 0 },
    &operand_data[2994],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3818 */
  {
    "fma_fnmsub_v16sf_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1739 },
#else
    { 0, output_1739, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fnmsub_v16sf_maskz_1 },
    &operand_data[2999],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3818 */
  {
    "fma_fnmsub_v16sf_maskz_1_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1740 },
#else
    { 0, output_1740, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fnmsub_v16sf_maskz_1_round },
    &operand_data[3005],
    7,
    7,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3818 */
  {
    "*fma_fnmsub_v8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1741 },
#else
    { 0, output_1741, 0 },
#endif
    { 0 },
    &operand_data[3012],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3818 */
  {
    "fma_fnmsub_v8sf_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1742 },
#else
    { 0, output_1742, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fnmsub_v8sf_maskz_1 },
    &operand_data[3012],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3818 */
  {
    "*fma_fnmsub_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1743 },
#else
    { 0, output_1743, 0 },
#endif
    { 0 },
    &operand_data[3018],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3818 */
  {
    "fma_fnmsub_v4sf_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1744 },
#else
    { 0, output_1744, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fnmsub_v4sf_maskz_1 },
    &operand_data[3018],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3818 */
  {
    "*fma_fnmsub_df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1745 },
#else
    { 0, output_1745, 0 },
#endif
    { 0 },
    &operand_data[3024],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3818 */
  {
    "*fma_fnmsub_v8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1746 },
#else
    { 0, output_1746, 0 },
#endif
    { 0 },
    &operand_data[3028],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3818 */
  {
    "*fma_fnmsub_v8df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1747 },
#else
    { 0, output_1747, 0 },
#endif
    { 0 },
    &operand_data[3032],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3818 */
  {
    "fma_fnmsub_v8df_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1748 },
#else
    { 0, output_1748, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fnmsub_v8df_maskz_1 },
    &operand_data[3037],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3818 */
  {
    "fma_fnmsub_v8df_maskz_1_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1749 },
#else
    { 0, output_1749, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fnmsub_v8df_maskz_1_round },
    &operand_data[3043],
    7,
    7,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3818 */
  {
    "*fma_fnmsub_v4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1750 },
#else
    { 0, output_1750, 0 },
#endif
    { 0 },
    &operand_data[3050],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3818 */
  {
    "fma_fnmsub_v4df_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1751 },
#else
    { 0, output_1751, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fnmsub_v4df_maskz_1 },
    &operand_data[3050],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3818 */
  {
    "*fma_fnmsub_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1752 },
#else
    { 0, output_1752, 0 },
#endif
    { 0 },
    &operand_data[3056],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3818 */
  {
    "fma_fnmsub_v2df_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1753 },
#else
    { 0, output_1753, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fnmsub_v2df_maskz_1 },
    &operand_data[3056],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3834 */
  {
    "avx512f_fnmsub_v16sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1754 },
#else
    { 0, output_1754, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fnmsub_v16sf_mask },
    &operand_data[3062],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3834 */
  {
    "avx512f_fnmsub_v16sf_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1755 },
#else
    { 0, output_1755, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fnmsub_v16sf_mask_round },
    &operand_data[3067],
    6,
    6,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3834 */
  {
    "avx512vl_fnmsub_v8sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1756 },
#else
    { 0, output_1756, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fnmsub_v8sf_mask },
    &operand_data[3073],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3834 */
  {
    "avx512vl_fnmsub_v4sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1757 },
#else
    { 0, output_1757, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fnmsub_v4sf_mask },
    &operand_data[3078],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3834 */
  {
    "avx512f_fnmsub_v8df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1758 },
#else
    { 0, output_1758, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fnmsub_v8df_mask },
    &operand_data[3083],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3834 */
  {
    "avx512f_fnmsub_v8df_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1759 },
#else
    { 0, output_1759, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fnmsub_v8df_mask_round },
    &operand_data[3088],
    6,
    6,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3834 */
  {
    "avx512vl_fnmsub_v4df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1760 },
#else
    { 0, output_1760, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fnmsub_v4df_mask },
    &operand_data[3094],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3834 */
  {
    "avx512vl_fnmsub_v2df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1761 },
#else
    { 0, output_1761, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fnmsub_v2df_mask },
    &operand_data[3099],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3853 */
  {
    "avx512f_fnmsub_v16sf_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfnmsub231ps\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fnmsub_v16sf_mask3 },
    &operand_data[3104],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3853 */
  {
    "avx512f_fnmsub_v16sf_mask3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfnmsub231ps\t{%R5%2, %1, %0%{%4%}|%0%{%4%}, %1, %2%R5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fnmsub_v16sf_mask3_round },
    &operand_data[3109],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3853 */
  {
    "avx512vl_fnmsub_v8sf_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfnmsub231ps\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fnmsub_v8sf_mask3 },
    &operand_data[3115],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3853 */
  {
    "avx512vl_fnmsub_v8sf_mask3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfnmsub231ps\t{%R5%2, %1, %0%{%4%}|%0%{%4%}, %1, %2%R5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fnmsub_v8sf_mask3_round },
    &operand_data[3120],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3853 */
  {
    "avx512vl_fnmsub_v4sf_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfnmsub231ps\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fnmsub_v4sf_mask3 },
    &operand_data[3126],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3853 */
  {
    "avx512vl_fnmsub_v4sf_mask3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfnmsub231ps\t{%R5%2, %1, %0%{%4%}|%0%{%4%}, %1, %2%R5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fnmsub_v4sf_mask3_round },
    &operand_data[3131],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3853 */
  {
    "avx512f_fnmsub_v8df_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfnmsub231pd\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fnmsub_v8df_mask3 },
    &operand_data[3137],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3853 */
  {
    "avx512f_fnmsub_v8df_mask3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfnmsub231pd\t{%R5%2, %1, %0%{%4%}|%0%{%4%}, %1, %2%R5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fnmsub_v8df_mask3_round },
    &operand_data[3142],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3853 */
  {
    "avx512vl_fnmsub_v4df_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfnmsub231pd\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fnmsub_v4df_mask3 },
    &operand_data[3148],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3853 */
  {
    "avx512vl_fnmsub_v4df_mask3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfnmsub231pd\t{%R5%2, %1, %0%{%4%}|%0%{%4%}, %1, %2%R5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fnmsub_v4df_mask3_round },
    &operand_data[3153],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3853 */
  {
    "avx512vl_fnmsub_v2df_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfnmsub231pd\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fnmsub_v2df_mask3 },
    &operand_data[3159],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3853 */
  {
    "avx512vl_fnmsub_v2df_mask3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfnmsub231pd\t{%R5%2, %1, %0%{%4%}|%0%{%4%}, %1, %2%R5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fnmsub_v2df_mask3_round },
    &operand_data[3164],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3904 */
  {
    "*fma_fmaddsub_v8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1774 },
#else
    { 0, output_1774, 0 },
#endif
    { 0 },
    &operand_data[2978],
    4,
    4,
    0,
    5,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3904 */
  {
    "*fma_fmaddsub_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1775 },
#else
    { 0, output_1775, 0 },
#endif
    { 0 },
    &operand_data[2970],
    4,
    4,
    0,
    5,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3904 */
  {
    "*fma_fmaddsub_v4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1776 },
#else
    { 0, output_1776, 0 },
#endif
    { 0 },
    &operand_data[2982],
    4,
    4,
    0,
    5,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3904 */
  {
    "*fma_fmaddsub_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1777 },
#else
    { 0, output_1777, 0 },
#endif
    { 0 },
    &operand_data[2974],
    4,
    4,
    0,
    5,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3922 */
  {
    "*fma_fmaddsub_sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1778 },
#else
    { 0, output_1778, 0 },
#endif
    { 0 },
    &operand_data[2986],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3922 */
  {
    "*fma_fmaddsub_v16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1779 },
#else
    { 0, output_1779, 0 },
#endif
    { 0 },
    &operand_data[2990],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3922 */
  {
    "*fma_fmaddsub_v16sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1780 },
#else
    { 0, output_1780, 0 },
#endif
    { 0 },
    &operand_data[2994],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3922 */
  {
    "fma_fmaddsub_v16sf_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1781 },
#else
    { 0, output_1781, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fmaddsub_v16sf_maskz_1 },
    &operand_data[2999],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3922 */
  {
    "fma_fmaddsub_v16sf_maskz_1_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1782 },
#else
    { 0, output_1782, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fmaddsub_v16sf_maskz_1_round },
    &operand_data[3005],
    7,
    7,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3922 */
  {
    "*fma_fmaddsub_v8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1783 },
#else
    { 0, output_1783, 0 },
#endif
    { 0 },
    &operand_data[3012],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3922 */
  {
    "fma_fmaddsub_v8sf_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1784 },
#else
    { 0, output_1784, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fmaddsub_v8sf_maskz_1 },
    &operand_data[3012],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3922 */
  {
    "*fma_fmaddsub_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1785 },
#else
    { 0, output_1785, 0 },
#endif
    { 0 },
    &operand_data[3018],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3922 */
  {
    "fma_fmaddsub_v4sf_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1786 },
#else
    { 0, output_1786, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fmaddsub_v4sf_maskz_1 },
    &operand_data[3018],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3922 */
  {
    "*fma_fmaddsub_df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1787 },
#else
    { 0, output_1787, 0 },
#endif
    { 0 },
    &operand_data[3024],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3922 */
  {
    "*fma_fmaddsub_v8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1788 },
#else
    { 0, output_1788, 0 },
#endif
    { 0 },
    &operand_data[3028],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3922 */
  {
    "*fma_fmaddsub_v8df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1789 },
#else
    { 0, output_1789, 0 },
#endif
    { 0 },
    &operand_data[3032],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3922 */
  {
    "fma_fmaddsub_v8df_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1790 },
#else
    { 0, output_1790, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fmaddsub_v8df_maskz_1 },
    &operand_data[3037],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3922 */
  {
    "fma_fmaddsub_v8df_maskz_1_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1791 },
#else
    { 0, output_1791, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fmaddsub_v8df_maskz_1_round },
    &operand_data[3043],
    7,
    7,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3922 */
  {
    "*fma_fmaddsub_v4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1792 },
#else
    { 0, output_1792, 0 },
#endif
    { 0 },
    &operand_data[3050],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3922 */
  {
    "fma_fmaddsub_v4df_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1793 },
#else
    { 0, output_1793, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fmaddsub_v4df_maskz_1 },
    &operand_data[3050],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3922 */
  {
    "*fma_fmaddsub_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1794 },
#else
    { 0, output_1794, 0 },
#endif
    { 0 },
    &operand_data[3056],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3922 */
  {
    "fma_fmaddsub_v2df_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1795 },
#else
    { 0, output_1795, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fmaddsub_v2df_maskz_1 },
    &operand_data[3056],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3937 */
  {
    "avx512f_fmaddsub_v16sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1796 },
#else
    { 0, output_1796, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmaddsub_v16sf_mask },
    &operand_data[3062],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3937 */
  {
    "avx512f_fmaddsub_v16sf_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1797 },
#else
    { 0, output_1797, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmaddsub_v16sf_mask_round },
    &operand_data[3067],
    6,
    6,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3937 */
  {
    "avx512vl_fmaddsub_v8sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1798 },
#else
    { 0, output_1798, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmaddsub_v8sf_mask },
    &operand_data[3073],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3937 */
  {
    "avx512vl_fmaddsub_v8sf_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1799 },
#else
    { 0, output_1799, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmaddsub_v8sf_mask_round },
    &operand_data[3170],
    6,
    6,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3937 */
  {
    "avx512vl_fmaddsub_v4sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1800 },
#else
    { 0, output_1800, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmaddsub_v4sf_mask },
    &operand_data[3078],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3937 */
  {
    "avx512vl_fmaddsub_v4sf_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1801 },
#else
    { 0, output_1801, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmaddsub_v4sf_mask_round },
    &operand_data[3176],
    6,
    6,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3937 */
  {
    "avx512f_fmaddsub_v8df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1802 },
#else
    { 0, output_1802, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmaddsub_v8df_mask },
    &operand_data[3083],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3937 */
  {
    "avx512f_fmaddsub_v8df_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1803 },
#else
    { 0, output_1803, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmaddsub_v8df_mask_round },
    &operand_data[3088],
    6,
    6,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3937 */
  {
    "avx512vl_fmaddsub_v4df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1804 },
#else
    { 0, output_1804, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmaddsub_v4df_mask },
    &operand_data[3094],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3937 */
  {
    "avx512vl_fmaddsub_v4df_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1805 },
#else
    { 0, output_1805, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmaddsub_v4df_mask_round },
    &operand_data[3182],
    6,
    6,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3937 */
  {
    "avx512vl_fmaddsub_v2df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1806 },
#else
    { 0, output_1806, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmaddsub_v2df_mask },
    &operand_data[3099],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3937 */
  {
    "avx512vl_fmaddsub_v2df_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1807 },
#else
    { 0, output_1807, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmaddsub_v2df_mask_round },
    &operand_data[3188],
    6,
    6,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3955 */
  {
    "avx512f_fmaddsub_v16sf_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmaddsub231ps\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmaddsub_v16sf_mask3 },
    &operand_data[3104],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3955 */
  {
    "avx512f_fmaddsub_v16sf_mask3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmaddsub231ps\t{%R5%2, %1, %0%{%4%}|%0%{%4%}, %1, %2%R5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmaddsub_v16sf_mask3_round },
    &operand_data[3109],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3955 */
  {
    "avx512vl_fmaddsub_v8sf_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmaddsub231ps\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmaddsub_v8sf_mask3 },
    &operand_data[3115],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3955 */
  {
    "avx512vl_fmaddsub_v8sf_mask3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmaddsub231ps\t{%R5%2, %1, %0%{%4%}|%0%{%4%}, %1, %2%R5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmaddsub_v8sf_mask3_round },
    &operand_data[3120],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3955 */
  {
    "avx512vl_fmaddsub_v4sf_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmaddsub231ps\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmaddsub_v4sf_mask3 },
    &operand_data[3126],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3955 */
  {
    "avx512vl_fmaddsub_v4sf_mask3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmaddsub231ps\t{%R5%2, %1, %0%{%4%}|%0%{%4%}, %1, %2%R5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmaddsub_v4sf_mask3_round },
    &operand_data[3131],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3955 */
  {
    "avx512f_fmaddsub_v8df_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmaddsub231pd\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmaddsub_v8df_mask3 },
    &operand_data[3137],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3955 */
  {
    "avx512f_fmaddsub_v8df_mask3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmaddsub231pd\t{%R5%2, %1, %0%{%4%}|%0%{%4%}, %1, %2%R5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmaddsub_v8df_mask3_round },
    &operand_data[3142],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3955 */
  {
    "avx512vl_fmaddsub_v4df_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmaddsub231pd\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmaddsub_v4df_mask3 },
    &operand_data[3148],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3955 */
  {
    "avx512vl_fmaddsub_v4df_mask3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmaddsub231pd\t{%R5%2, %1, %0%{%4%}|%0%{%4%}, %1, %2%R5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmaddsub_v4df_mask3_round },
    &operand_data[3153],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3955 */
  {
    "avx512vl_fmaddsub_v2df_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmaddsub231pd\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmaddsub_v2df_mask3 },
    &operand_data[3159],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3955 */
  {
    "avx512vl_fmaddsub_v2df_mask3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmaddsub231pd\t{%R5%2, %1, %0%{%4%}|%0%{%4%}, %1, %2%R5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmaddsub_v2df_mask3_round },
    &operand_data[3164],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3971 */
  {
    "*fma_fmsubadd_v8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1820 },
#else
    { 0, output_1820, 0 },
#endif
    { 0 },
    &operand_data[2978],
    4,
    4,
    0,
    5,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3971 */
  {
    "*fma_fmsubadd_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1821 },
#else
    { 0, output_1821, 0 },
#endif
    { 0 },
    &operand_data[2970],
    4,
    4,
    0,
    5,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3971 */
  {
    "*fma_fmsubadd_v4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1822 },
#else
    { 0, output_1822, 0 },
#endif
    { 0 },
    &operand_data[2982],
    4,
    4,
    0,
    5,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3971 */
  {
    "*fma_fmsubadd_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1823 },
#else
    { 0, output_1823, 0 },
#endif
    { 0 },
    &operand_data[2974],
    4,
    4,
    0,
    5,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3990 */
  {
    "*fma_fmsubadd_sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1824 },
#else
    { 0, output_1824, 0 },
#endif
    { 0 },
    &operand_data[2986],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3990 */
  {
    "*fma_fmsubadd_v16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1825 },
#else
    { 0, output_1825, 0 },
#endif
    { 0 },
    &operand_data[2990],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3990 */
  {
    "*fma_fmsubadd_v16sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1826 },
#else
    { 0, output_1826, 0 },
#endif
    { 0 },
    &operand_data[2994],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3990 */
  {
    "fma_fmsubadd_v16sf_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1827 },
#else
    { 0, output_1827, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fmsubadd_v16sf_maskz_1 },
    &operand_data[2999],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3990 */
  {
    "fma_fmsubadd_v16sf_maskz_1_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1828 },
#else
    { 0, output_1828, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fmsubadd_v16sf_maskz_1_round },
    &operand_data[3005],
    7,
    7,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3990 */
  {
    "*fma_fmsubadd_v8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1829 },
#else
    { 0, output_1829, 0 },
#endif
    { 0 },
    &operand_data[3012],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3990 */
  {
    "fma_fmsubadd_v8sf_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1830 },
#else
    { 0, output_1830, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fmsubadd_v8sf_maskz_1 },
    &operand_data[3012],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3990 */
  {
    "*fma_fmsubadd_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1831 },
#else
    { 0, output_1831, 0 },
#endif
    { 0 },
    &operand_data[3018],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3990 */
  {
    "fma_fmsubadd_v4sf_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1832 },
#else
    { 0, output_1832, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fmsubadd_v4sf_maskz_1 },
    &operand_data[3018],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3990 */
  {
    "*fma_fmsubadd_df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1833 },
#else
    { 0, output_1833, 0 },
#endif
    { 0 },
    &operand_data[3024],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3990 */
  {
    "*fma_fmsubadd_v8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1834 },
#else
    { 0, output_1834, 0 },
#endif
    { 0 },
    &operand_data[3028],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3990 */
  {
    "*fma_fmsubadd_v8df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1835 },
#else
    { 0, output_1835, 0 },
#endif
    { 0 },
    &operand_data[3032],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3990 */
  {
    "fma_fmsubadd_v8df_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1836 },
#else
    { 0, output_1836, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fmsubadd_v8df_maskz_1 },
    &operand_data[3037],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3990 */
  {
    "fma_fmsubadd_v8df_maskz_1_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1837 },
#else
    { 0, output_1837, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fmsubadd_v8df_maskz_1_round },
    &operand_data[3043],
    7,
    7,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3990 */
  {
    "*fma_fmsubadd_v4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1838 },
#else
    { 0, output_1838, 0 },
#endif
    { 0 },
    &operand_data[3050],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3990 */
  {
    "fma_fmsubadd_v4df_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1839 },
#else
    { 0, output_1839, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fmsubadd_v4df_maskz_1 },
    &operand_data[3050],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3990 */
  {
    "*fma_fmsubadd_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1840 },
#else
    { 0, output_1840, 0 },
#endif
    { 0 },
    &operand_data[3056],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3990 */
  {
    "fma_fmsubadd_v2df_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1841 },
#else
    { 0, output_1841, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma_fmsubadd_v2df_maskz_1 },
    &operand_data[3056],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4006 */
  {
    "avx512f_fmsubadd_v16sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1842 },
#else
    { 0, output_1842, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmsubadd_v16sf_mask },
    &operand_data[3062],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4006 */
  {
    "avx512f_fmsubadd_v16sf_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1843 },
#else
    { 0, output_1843, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmsubadd_v16sf_mask_round },
    &operand_data[3067],
    6,
    6,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4006 */
  {
    "avx512vl_fmsubadd_v8sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1844 },
#else
    { 0, output_1844, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmsubadd_v8sf_mask },
    &operand_data[3073],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4006 */
  {
    "avx512vl_fmsubadd_v8sf_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1845 },
#else
    { 0, output_1845, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmsubadd_v8sf_mask_round },
    &operand_data[3170],
    6,
    6,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4006 */
  {
    "avx512vl_fmsubadd_v4sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1846 },
#else
    { 0, output_1846, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmsubadd_v4sf_mask },
    &operand_data[3078],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4006 */
  {
    "avx512vl_fmsubadd_v4sf_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1847 },
#else
    { 0, output_1847, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmsubadd_v4sf_mask_round },
    &operand_data[3176],
    6,
    6,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4006 */
  {
    "avx512f_fmsubadd_v8df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1848 },
#else
    { 0, output_1848, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmsubadd_v8df_mask },
    &operand_data[3083],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4006 */
  {
    "avx512f_fmsubadd_v8df_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1849 },
#else
    { 0, output_1849, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmsubadd_v8df_mask_round },
    &operand_data[3088],
    6,
    6,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4006 */
  {
    "avx512vl_fmsubadd_v4df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1850 },
#else
    { 0, output_1850, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmsubadd_v4df_mask },
    &operand_data[3094],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4006 */
  {
    "avx512vl_fmsubadd_v4df_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1851 },
#else
    { 0, output_1851, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmsubadd_v4df_mask_round },
    &operand_data[3182],
    6,
    6,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4006 */
  {
    "avx512vl_fmsubadd_v2df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1852 },
#else
    { 0, output_1852, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmsubadd_v2df_mask },
    &operand_data[3099],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4006 */
  {
    "avx512vl_fmsubadd_v2df_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1853 },
#else
    { 0, output_1853, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmsubadd_v2df_mask_round },
    &operand_data[3188],
    6,
    6,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4025 */
  {
    "avx512f_fmsubadd_v16sf_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmsubadd231ps\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmsubadd_v16sf_mask3 },
    &operand_data[3104],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4025 */
  {
    "avx512f_fmsubadd_v16sf_mask3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmsubadd231ps\t{%R5%2, %1, %0%{%4%}|%0%{%4%}, %1, %2%R5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmsubadd_v16sf_mask3_round },
    &operand_data[3109],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4025 */
  {
    "avx512vl_fmsubadd_v8sf_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmsubadd231ps\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmsubadd_v8sf_mask3 },
    &operand_data[3115],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4025 */
  {
    "avx512vl_fmsubadd_v8sf_mask3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmsubadd231ps\t{%R5%2, %1, %0%{%4%}|%0%{%4%}, %1, %2%R5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmsubadd_v8sf_mask3_round },
    &operand_data[3120],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4025 */
  {
    "avx512vl_fmsubadd_v4sf_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmsubadd231ps\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmsubadd_v4sf_mask3 },
    &operand_data[3126],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4025 */
  {
    "avx512vl_fmsubadd_v4sf_mask3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmsubadd231ps\t{%R5%2, %1, %0%{%4%}|%0%{%4%}, %1, %2%R5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmsubadd_v4sf_mask3_round },
    &operand_data[3131],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4025 */
  {
    "avx512f_fmsubadd_v8df_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmsubadd231pd\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmsubadd_v8df_mask3 },
    &operand_data[3137],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4025 */
  {
    "avx512f_fmsubadd_v8df_mask3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmsubadd231pd\t{%R5%2, %1, %0%{%4%}|%0%{%4%}, %1, %2%R5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmsubadd_v8df_mask3_round },
    &operand_data[3142],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4025 */
  {
    "avx512vl_fmsubadd_v4df_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmsubadd231pd\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmsubadd_v4df_mask3 },
    &operand_data[3148],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4025 */
  {
    "avx512vl_fmsubadd_v4df_mask3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmsubadd231pd\t{%R5%2, %1, %0%{%4%}|%0%{%4%}, %1, %2%R5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmsubadd_v4df_mask3_round },
    &operand_data[3153],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4025 */
  {
    "avx512vl_fmsubadd_v2df_mask3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmsubadd231pd\t{%2, %1, %0%{%4%}|%0%{%4%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmsubadd_v2df_mask3 },
    &operand_data[3159],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4025 */
  {
    "avx512vl_fmsubadd_v2df_mask3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmsubadd231pd\t{%R5%2, %1, %0%{%4%}|%0%{%4%}, %1, %2%R5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmsubadd_v2df_mask3_round },
    &operand_data[3164],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4056 */
  {
    "*fmai_fmadd_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1866 },
#else
    { 0, output_1866, 0 },
#endif
    { 0 },
    &operand_data[3252],
    4,
    4,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4056 */
  {
    "*fmai_fmadd_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1867 },
#else
    { 0, output_1867, 0 },
#endif
    { 0 },
    &operand_data[3256],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4056 */
  {
    "*fmai_fmadd_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1868 },
#else
    { 0, output_1868, 0 },
#endif
    { 0 },
    &operand_data[3261],
    4,
    4,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4056 */
  {
    "*fmai_fmadd_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1869 },
#else
    { 0, output_1869, 0 },
#endif
    { 0 },
    &operand_data[3265],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4072 */
  {
    "*fmai_fmsub_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1870 },
#else
    { 0, output_1870, 0 },
#endif
    { 0 },
    &operand_data[3252],
    4,
    4,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4072 */
  {
    "*fmai_fmsub_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1871 },
#else
    { 0, output_1871, 0 },
#endif
    { 0 },
    &operand_data[3256],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4072 */
  {
    "*fmai_fmsub_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1872 },
#else
    { 0, output_1872, 0 },
#endif
    { 0 },
    &operand_data[3261],
    4,
    4,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4072 */
  {
    "*fmai_fmsub_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1873 },
#else
    { 0, output_1873, 0 },
#endif
    { 0 },
    &operand_data[3265],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4089 */
  {
    "*fmai_fnmadd_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1874 },
#else
    { 0, output_1874, 0 },
#endif
    { 0 },
    &operand_data[3252],
    4,
    4,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4089 */
  {
    "*fmai_fnmadd_v4sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1875 },
#else
    { 0, output_1875, 0 },
#endif
    { 0 },
    &operand_data[3256],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4089 */
  {
    "*fmai_fnmadd_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1876 },
#else
    { 0, output_1876, 0 },
#endif
    { 0 },
    &operand_data[3261],
    4,
    4,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4089 */
  {
    "*fmai_fnmadd_v2df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1877 },
#else
    { 0, output_1877, 0 },
#endif
    { 0 },
    &operand_data[3265],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4106 */
  {
    "*fmai_fnmsub_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1878 },
#else
    { 0, output_1878, 0 },
#endif
    { 0 },
    &operand_data[3252],
    4,
    4,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4106 */
  {
    "*fmai_fnmsub_v4sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1879 },
#else
    { 0, output_1879, 0 },
#endif
    { 0 },
    &operand_data[3256],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4106 */
  {
    "*fmai_fnmsub_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1880 },
#else
    { 0, output_1880, 0 },
#endif
    { 0 },
    &operand_data[3261],
    4,
    4,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4106 */
  {
    "*fmai_fnmsub_v2df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1881 },
#else
    { 0, output_1881, 0 },
#endif
    { 0 },
    &operand_data[3265],
    5,
    5,
    1,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4139 */
  {
    "*fma4i_vmfmadd_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmaddss\t{%3, %2, %1, %0|%0, %1, %k2, %k3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3270],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4139 */
  {
    "*fma4i_vmfmadd_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmaddsd\t{%3, %2, %1, %0|%0, %1, %q2, %q3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3275],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4153 */
  {
    "*fma4i_vmfmsub_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmsubss\t{%3, %2, %1, %0|%0, %1, %k2, %k3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3270],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4153 */
  {
    "*fma4i_vmfmsub_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfmsubsd\t{%3, %2, %1, %0|%0, %1, %q2, %q3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3275],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4168 */
  {
    "*fma4i_vmfnmadd_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfnmaddss\t{%3, %2, %1, %0|%0, %1, %k2, %k3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3270],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4168 */
  {
    "*fma4i_vmfnmadd_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfnmaddsd\t{%3, %2, %1, %0|%0, %1, %q2, %q3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3275],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4183 */
  {
    "*fma4i_vmfnmsub_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfnmsubss\t{%3, %2, %1, %0|%0, %1, %k2, %k3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3270],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4183 */
  {
    "*fma4i_vmfnmsub_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfnmsubsd\t{%3, %2, %1, %0|%0, %1, %q2, %q3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3275],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4205 */
  {
    "sse_cvtpi2ps",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "cvtpi2ps\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_cvtpi2ps },
    &operand_data[3280],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4217 */
  {
    "sse_cvtps2pi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "cvtps2pi\t{%1, %0|%0, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_cvtps2pi },
    &operand_data[3283],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4229 */
  {
    "sse_cvttps2pi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "cvttps2pi\t{%1, %0|%0, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_cvttps2pi },
    &operand_data[3283],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4241 */
  {
    "sse_cvtsi2ss",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1893 },
#else
    { 0, output_1893, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_cvtsi2ss },
    &operand_data[3285],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4241 */
  {
    "sse_cvtsi2ss_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1894 },
#else
    { 0, output_1894, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_cvtsi2ss_round },
    &operand_data[3288],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4286 */
  {
    "sse_cvtss2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vcvtss2si\t{%1, %0|%0, %k1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_cvtss2si },
    &operand_data[3292],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4286 */
  {
    "sse_cvtss2si_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vcvtss2si\t{%R2%1, %0|%0, %k1%R2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_cvtss2si_round },
    &operand_data[3294],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4302 */
  {
    "sse_cvtss2si_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vcvtss2si\t{%1, %0|%0, %k1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_cvtss2si_2 },
    &operand_data[263],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4346 */
  {
    "sse_cvttss2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vcvttss2si\t{%1, %0|%0, %k1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_cvttss2si },
    &operand_data[3292],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4346 */
  {
    "sse_cvttss2si_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vcvttss2si\t{%r2%1, %0|%0, %k1%r2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_cvttss2si_round },
    &operand_data[3297],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4378 */
  {
    "cvtusi2ss32",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtusi2ss\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cvtusi2ss32 },
    &operand_data[3300],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4378 */
  {
    "cvtusi2ss32_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtusi2ss\t{%2, %R3%1, %0|%0, %1%R3, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cvtusi2ss32_round },
    &operand_data[3303],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4378 */
  {
    "cvtusi2sd32",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtusi2sd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cvtusi2sd32 },
    &operand_data[3307],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4406 */
  {
    "floatv16siv16sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1903 },
#else
    { 0, output_1903, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatv16siv16sf2 },
    &operand_data[3310],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4406 */
  {
    "floatv16siv16sf2_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1904 },
#else
    { 0, output_1904, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatv16siv16sf2_round },
    &operand_data[3312],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4406 */
  {
    "floatv16siv16sf2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1905 },
#else
    { 0, output_1905, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatv16siv16sf2_mask },
    &operand_data[3315],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4406 */
  {
    "floatv16siv16sf2_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1906 },
#else
    { 0, output_1906, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatv16siv16sf2_mask_round },
    &operand_data[3319],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4406 */
  {
    "floatv8siv8sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1907 },
#else
    { 0, output_1907, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatv8siv8sf2 },
    &operand_data[3324],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4406 */
  {
    "floatv8siv8sf2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1908 },
#else
    { 0, output_1908, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatv8siv8sf2_mask },
    &operand_data[3324],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4406 */
  {
    "floatv4siv4sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1909 },
#else
    { 0, output_1909, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatv4siv4sf2 },
    &operand_data[3328],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4406 */
  {
    "floatv4siv4sf2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1910 },
#else
    { 0, output_1910, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatv4siv4sf2_mask },
    &operand_data[3328],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4419 */
  {
    "ufloatv16siv16sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtudq2ps\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv16siv16sf2 },
    &operand_data[3332],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4419 */
  {
    "ufloatv16siv16sf2_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtudq2ps\t{%R2%1, %0|%0, %1%R2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv16siv16sf2_round },
    &operand_data[3334],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4419 */
  {
    "ufloatv16siv16sf2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtudq2ps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv16siv16sf2_mask },
    &operand_data[3337],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4419 */
  {
    "ufloatv16siv16sf2_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtudq2ps\t{%R4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%R4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv16siv16sf2_mask_round },
    &operand_data[3341],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4419 */
  {
    "ufloatv8siv8sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtudq2ps\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv8siv8sf2 },
    &operand_data[3346],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4419 */
  {
    "ufloatv8siv8sf2_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtudq2ps\t{%R2%1, %0|%0, %1%R2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv8siv8sf2_round },
    &operand_data[3348],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4419 */
  {
    "ufloatv8siv8sf2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtudq2ps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv8siv8sf2_mask },
    &operand_data[3351],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4419 */
  {
    "ufloatv8siv8sf2_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtudq2ps\t{%R4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%R4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv8siv8sf2_mask_round },
    &operand_data[3355],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4419 */
  {
    "ufloatv4siv4sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtudq2ps\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv4siv4sf2 },
    &operand_data[3360],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4419 */
  {
    "ufloatv4siv4sf2_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtudq2ps\t{%R2%1, %0|%0, %1%R2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv4siv4sf2_round },
    &operand_data[3362],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4419 */
  {
    "ufloatv4siv4sf2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtudq2ps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv4siv4sf2_mask },
    &operand_data[3365],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4419 */
  {
    "ufloatv4siv4sf2_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtudq2ps\t{%R4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%R4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv4siv4sf2_mask_round },
    &operand_data[3369],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4455 */
  {
    "avx_fix_notruncv8sfv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vcvtps2dq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_fix_notruncv8sfv8si },
    &operand_data[3374],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4455 */
  {
    "avx_fix_notruncv8sfv8si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vcvtps2dq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_fix_notruncv8sfv8si_mask },
    &operand_data[3374],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4455 */
  {
    "sse2_fix_notruncv4sfv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vcvtps2dq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_fix_notruncv4sfv4si },
    &operand_data[3378],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4455 */
  {
    "sse2_fix_notruncv4sfv4si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vcvtps2dq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_fix_notruncv4sfv4si_mask },
    &operand_data[3378],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4471 */
  {
    "avx512f_fix_notruncv16sfv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2dq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fix_notruncv16sfv16si },
    &operand_data[3382],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4471 */
  {
    "avx512f_fix_notruncv16sfv16si_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2dq\t{%R2%1, %0|%0, %1%R2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fix_notruncv16sfv16si_round },
    &operand_data[3384],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4471 */
  {
    "avx512f_fix_notruncv16sfv16si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2dq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fix_notruncv16sfv16si_mask },
    &operand_data[3387],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4471 */
  {
    "avx512f_fix_notruncv16sfv16si_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2dq\t{%R4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%R4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fix_notruncv16sfv16si_mask_round },
    &operand_data[3391],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4482 */
  {
    "*avx512f_ufix_notruncv16sfv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2udq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3396],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4482 */
  {
    "*avx512f_ufix_notruncv16sfv16si_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2udq\t{%R2%1, %0|%0, %1%R2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3398],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4482 */
  {
    "avx512f_ufix_notruncv16sfv16si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2udq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_ufix_notruncv16sfv16si_mask },
    &operand_data[3401],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4482 */
  {
    "avx512f_ufix_notruncv16sfv16si_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2udq\t{%R4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%R4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_ufix_notruncv16sfv16si_mask_round },
    &operand_data[3405],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4482 */
  {
    "*avx512vl_ufix_notruncv8sfv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2udq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3410],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4482 */
  {
    "*avx512vl_ufix_notruncv8sfv8si_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2udq\t{%R2%1, %0|%0, %1%R2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3412],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4482 */
  {
    "avx512vl_ufix_notruncv8sfv8si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2udq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ufix_notruncv8sfv8si_mask },
    &operand_data[3415],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4482 */
  {
    "avx512vl_ufix_notruncv8sfv8si_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2udq\t{%R4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%R4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ufix_notruncv8sfv8si_mask_round },
    &operand_data[3419],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4482 */
  {
    "*avx512vl_ufix_notruncv4sfv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2udq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3424],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4482 */
  {
    "*avx512vl_ufix_notruncv4sfv4si_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2udq\t{%R2%1, %0|%0, %1%R2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3426],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4482 */
  {
    "avx512vl_ufix_notruncv4sfv4si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2udq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ufix_notruncv4sfv4si_mask },
    &operand_data[3429],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4482 */
  {
    "avx512vl_ufix_notruncv4sfv4si_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2udq\t{%R4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%R4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ufix_notruncv4sfv4si_mask_round },
    &operand_data[3433],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4493 */
  {
    "*avx512dq_cvtps2qqv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2qq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3438],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4493 */
  {
    "*avx512dq_cvtps2qqv8di_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2qq\t{%R2%1, %0|%0, %1%R2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3440],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4493 */
  {
    "avx512dq_cvtps2qqv8di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2qq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_cvtps2qqv8di_mask },
    &operand_data[3443],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4493 */
  {
    "avx512dq_cvtps2qqv8di_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2qq\t{%R4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%R4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_cvtps2qqv8di_mask_round },
    &operand_data[3447],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4493 */
  {
    "*avx512dq_cvtps2qqv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2qq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3452],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4493 */
  {
    "avx512dq_cvtps2qqv4di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2qq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_cvtps2qqv4di_mask },
    &operand_data[3452],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4503 */
  {
    "*avx512dq_cvtps2qqv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2qq\t{%1, %0|%0, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3456],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4503 */
  {
    "avx512dq_cvtps2qqv2di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2qq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_cvtps2qqv2di_mask },
    &operand_data[3456],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4516 */
  {
    "*avx512dq_cvtps2uqqv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2uqq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3438],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4516 */
  {
    "*avx512dq_cvtps2uqqv8di_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2uqq\t{%R2%1, %0|%0, %1%R2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3440],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4516 */
  {
    "avx512dq_cvtps2uqqv8di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2uqq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_cvtps2uqqv8di_mask },
    &operand_data[3443],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4516 */
  {
    "avx512dq_cvtps2uqqv8di_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2uqq\t{%R4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%R4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_cvtps2uqqv8di_mask_round },
    &operand_data[3447],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4516 */
  {
    "*avx512dq_cvtps2uqqv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2uqq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3452],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4516 */
  {
    "avx512dq_cvtps2uqqv4di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2uqq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_cvtps2uqqv4di_mask },
    &operand_data[3452],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4526 */
  {
    "*avx512dq_cvtps2uqqv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2uqq\t{%1, %0|%0, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3456],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4526 */
  {
    "avx512dq_cvtps2uqqv2di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2uqq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_cvtps2uqqv2di_mask },
    &operand_data[3456],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4539 */
  {
    "fix_truncv16sfv16si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttps2dq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncv16sfv16si2 },
    &operand_data[3382],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4539 */
  {
    "fix_truncv16sfv16si2_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttps2dq\t{%r2%1, %0|%0, %1%r2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncv16sfv16si2_round },
    &operand_data[3460],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4539 */
  {
    "fix_truncv16sfv16si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttps2dq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncv16sfv16si2_mask },
    &operand_data[3387],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4539 */
  {
    "fix_truncv16sfv16si2_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttps2dq\t{%r4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%r4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncv16sfv16si2_mask_round },
    &operand_data[3463],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4539 */
  {
    "ufix_truncv16sfv16si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttps2udq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_truncv16sfv16si2 },
    &operand_data[3382],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4539 */
  {
    "ufix_truncv16sfv16si2_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttps2udq\t{%r2%1, %0|%0, %1%r2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_truncv16sfv16si2_round },
    &operand_data[3460],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4539 */
  {
    "ufix_truncv16sfv16si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttps2udq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_truncv16sfv16si2_mask },
    &operand_data[3387],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4539 */
  {
    "ufix_truncv16sfv16si2_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttps2udq\t{%r4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%r4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_truncv16sfv16si2_mask_round },
    &operand_data[3463],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4549 */
  {
    "fix_truncv8sfv8si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttps2dq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncv8sfv8si2 },
    &operand_data[3410],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4549 */
  {
    "fix_truncv8sfv8si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttps2dq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncv8sfv8si2_mask },
    &operand_data[3415],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4558 */
  {
    "fix_truncv4sfv4si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vcvttps2dq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncv4sfv4si2 },
    &operand_data[3378],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4558 */
  {
    "fix_truncv4sfv4si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vcvttps2dq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncv4sfv4si2_mask },
    &operand_data[3378],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4603 */
  {
    "sse2_cvtpi2pd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "cvtpi2pd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_cvtpi2pd },
    &operand_data[3468],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4613 */
  {
    "sse2_cvtpd2pi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "cvtpd2pi\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_cvtpd2pi },
    &operand_data[3470],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4626 */
  {
    "sse2_cvttpd2pi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "cvttpd2pi\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_cvttpd2pi },
    &operand_data[3470],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4637 */
  {
    "sse2_cvtsi2sd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_1974 },
#else
    { 0, output_1974, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_cvtsi2sd },
    &operand_data[3472],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4681 */
  {
    "avx512f_vcvtss2usi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtss2usi\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vcvtss2usi },
    &operand_data[3475],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4681 */
  {
    "avx512f_vcvtss2usi_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtss2usi\t{%R2%1, %0|%0, %1%R2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vcvtss2usi_round },
    &operand_data[3477],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4707 */
  {
    "avx512f_vcvttss2usi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttss2usi\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vcvttss2usi },
    &operand_data[3480],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4707 */
  {
    "avx512f_vcvttss2usi_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttss2usi\t{%r2%1, %0|%0, %1%r2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vcvttss2usi_round },
    &operand_data[3482],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4731 */
  {
    "avx512f_vcvtsd2usi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtsd2usi\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vcvtsd2usi },
    &operand_data[3485],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4731 */
  {
    "avx512f_vcvtsd2usi_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtsd2usi\t{%R2%1, %0|%0, %1%R2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vcvtsd2usi_round },
    &operand_data[3487],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4757 */
  {
    "avx512f_vcvttsd2usi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttsd2usi\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vcvttsd2usi },
    &operand_data[3490],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4757 */
  {
    "avx512f_vcvttsd2usi_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttsd2usi\t{%r2%1, %0|%0, %1%r2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vcvttsd2usi_round },
    &operand_data[3492],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4781 */
  {
    "sse2_cvtsd2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vcvtsd2si\t{%1, %0|%0, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_cvtsd2si },
    &operand_data[3495],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4781 */
  {
    "sse2_cvtsd2si_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vcvtsd2si\t{%R2%1, %0|%0, %q1%R2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_cvtsd2si_round },
    &operand_data[3497],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4798 */
  {
    "sse2_cvtsd2si_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vcvtsd2si\t{%1, %0|%0, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_cvtsd2si_2 },
    &operand_data[265],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4842 */
  {
    "sse2_cvttsd2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vcvttsd2si\t{%1, %0|%0, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_cvttsd2si },
    &operand_data[3495],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4842 */
  {
    "sse2_cvttsd2si_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vcvttsd2si\t{%r2%1, %0|%0, %q1%r2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_cvttsd2si_round },
    &operand_data[3500],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4881 */
  {
    "floatv8siv8df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtdq2pd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatv8siv8df2 },
    &operand_data[3503],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4881 */
  {
    "floatv8siv8df2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtdq2pd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatv8siv8df2_mask },
    &operand_data[3503],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4881 */
  {
    "floatv4siv4df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtdq2pd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatv4siv4df2 },
    &operand_data[3507],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4881 */
  {
    "floatv4siv4df2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtdq2pd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatv4siv4df2_mask },
    &operand_data[3507],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4890 */
  {
    "floatv8div8df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtqq2pd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatv8div8df2 },
    &operand_data[3511],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4890 */
  {
    "floatv8div8df2_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtqq2pd\t{%R2%1, %0|%0, %1%R2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatv8div8df2_round },
    &operand_data[3513],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4890 */
  {
    "floatv8div8df2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtqq2pd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatv8div8df2_mask },
    &operand_data[3516],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4890 */
  {
    "floatv8div8df2_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtqq2pd\t{%R4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%R4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatv8div8df2_mask_round },
    &operand_data[3520],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4890 */
  {
    "ufloatv8div8df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtuqq2pd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv8div8df2 },
    &operand_data[3511],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4890 */
  {
    "ufloatv8div8df2_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtuqq2pd\t{%R2%1, %0|%0, %1%R2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv8div8df2_round },
    &operand_data[3513],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4890 */
  {
    "ufloatv8div8df2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtuqq2pd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv8div8df2_mask },
    &operand_data[3516],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4890 */
  {
    "ufloatv8div8df2_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtuqq2pd\t{%R4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%R4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv8div8df2_mask_round },
    &operand_data[3520],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4890 */
  {
    "floatv4div4df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtqq2pd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatv4div4df2 },
    &operand_data[3525],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4890 */
  {
    "floatv4div4df2_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtqq2pd\t{%R2%1, %0|%0, %1%R2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatv4div4df2_round },
    &operand_data[3527],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4890 */
  {
    "floatv4div4df2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtqq2pd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatv4div4df2_mask },
    &operand_data[3530],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4890 */
  {
    "floatv4div4df2_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtqq2pd\t{%R4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%R4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatv4div4df2_mask_round },
    &operand_data[3534],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4890 */
  {
    "ufloatv4div4df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtuqq2pd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv4div4df2 },
    &operand_data[3525],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4890 */
  {
    "ufloatv4div4df2_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtuqq2pd\t{%R2%1, %0|%0, %1%R2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv4div4df2_round },
    &operand_data[3527],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4890 */
  {
    "ufloatv4div4df2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtuqq2pd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv4div4df2_mask },
    &operand_data[3530],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4890 */
  {
    "ufloatv4div4df2_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtuqq2pd\t{%R4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%R4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv4div4df2_mask_round },
    &operand_data[3534],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4890 */
  {
    "floatv2div2df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtqq2pd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatv2div2df2 },
    &operand_data[3539],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4890 */
  {
    "floatv2div2df2_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtqq2pd\t{%R2%1, %0|%0, %1%R2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatv2div2df2_round },
    &operand_data[3541],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4890 */
  {
    "floatv2div2df2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtqq2pd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatv2div2df2_mask },
    &operand_data[3544],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4890 */
  {
    "floatv2div2df2_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtqq2pd\t{%R4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%R4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatv2div2df2_mask_round },
    &operand_data[3548],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4890 */
  {
    "ufloatv2div2df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtuqq2pd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv2div2df2 },
    &operand_data[3539],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4890 */
  {
    "ufloatv2div2df2_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtuqq2pd\t{%R2%1, %0|%0, %1%R2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv2div2df2_round },
    &operand_data[3541],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4890 */
  {
    "ufloatv2div2df2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtuqq2pd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv2div2df2_mask },
    &operand_data[3544],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4890 */
  {
    "ufloatv2div2df2_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtuqq2pd\t{%R4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%R4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv2div2df2_mask_round },
    &operand_data[3548],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4914 */
  {
    "floatv8div8sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtqq2ps\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatv8div8sf2 },
    &operand_data[3553],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4914 */
  {
    "floatv8div8sf2_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtqq2ps\t{%R2%1, %0|%0, %1%R2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatv8div8sf2_round },
    &operand_data[3555],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4914 */
  {
    "floatv8div8sf2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtqq2ps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatv8div8sf2_mask },
    &operand_data[3558],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4914 */
  {
    "floatv8div8sf2_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtqq2ps\t{%R4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%R4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatv8div8sf2_mask_round },
    &operand_data[3562],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4914 */
  {
    "ufloatv8div8sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtuqq2ps\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv8div8sf2 },
    &operand_data[3553],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4914 */
  {
    "ufloatv8div8sf2_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtuqq2ps\t{%R2%1, %0|%0, %1%R2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv8div8sf2_round },
    &operand_data[3555],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4914 */
  {
    "ufloatv8div8sf2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtuqq2ps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv8div8sf2_mask },
    &operand_data[3558],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4914 */
  {
    "ufloatv8div8sf2_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtuqq2ps\t{%R4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%R4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv8div8sf2_mask_round },
    &operand_data[3562],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4914 */
  {
    "floatv4div4sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtqq2ps{y}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatv4div4sf2 },
    &operand_data[3567],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4914 */
  {
    "floatv4div4sf2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtqq2ps{y}\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatv4div4sf2_mask },
    &operand_data[3567],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4914 */
  {
    "ufloatv4div4sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtuqq2ps{y}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv4div4sf2 },
    &operand_data[3567],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4914 */
  {
    "ufloatv4div4sf2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtuqq2ps{y}\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv4div4sf2_mask },
    &operand_data[3567],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4924 */
  {
    "*floatv2div2sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtqq2ps{x}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3571],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4924 */
  {
    "*ufloatv2div2sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtuqq2ps{x}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3571],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4935 */
  {
    "floatv2div2sf2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtqq2ps{x}\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatv2div2sf2_mask },
    &operand_data[3571],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4935 */
  {
    "ufloatv2div2sf2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtuqq2ps{x}\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv2div2sf2_mask },
    &operand_data[3571],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4951 */
  {
    "*floatv2div2sf2_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtqq2ps{x}\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3575],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4951 */
  {
    "*ufloatv2div2sf2_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtuqq2ps{x}\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3575],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4966 */
  {
    "ufloatv8siv8df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtudq2pd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv8siv8df2 },
    &operand_data[3503],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4966 */
  {
    "ufloatv8siv8df2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtudq2pd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv8siv8df2_mask },
    &operand_data[3503],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4966 */
  {
    "ufloatv4siv4df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtudq2pd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv4siv4df2 },
    &operand_data[3507],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4966 */
  {
    "ufloatv4siv4df2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtudq2pd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv4siv4df2_mask },
    &operand_data[3507],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4976 */
  {
    "ufloatv2siv2df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtudq2pd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv2siv2df2 },
    &operand_data[3578],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4976 */
  {
    "ufloatv2siv2df2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtudq2pd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufloatv2siv2df2_mask },
    &operand_data[3578],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4988 */
  {
    "avx512f_cvtdq2pd512_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtdq2pd\t{%t1, %0|%0, %t1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_cvtdq2pd512_2 },
    &operand_data[3582],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5003 */
  {
    "avx_cvtdq2pd256_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtdq2pd\t{%x1, %0|%0, %x1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_cvtdq2pd256_2 },
    &operand_data[3584],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5016 */
  {
    "sse2_cvtdq2pd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vcvtdq2pd\t{%1, %0|%0, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_cvtdq2pd },
    &operand_data[3578],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5016 */
  {
    "sse2_cvtdq2pd_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vcvtdq2pd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_cvtdq2pd_mask },
    &operand_data[3578],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5028 */
  {
    "avx512f_cvtpd2dq512",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2dq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_cvtpd2dq512 },
    &operand_data[3586],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5028 */
  {
    "avx512f_cvtpd2dq512_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2dq\t{%R2%1, %0|%0, %1%R2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_cvtpd2dq512_round },
    &operand_data[3588],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5028 */
  {
    "avx512f_cvtpd2dq512_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2dq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_cvtpd2dq512_mask },
    &operand_data[3591],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5028 */
  {
    "avx512f_cvtpd2dq512_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2dq\t{%R4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%R4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_cvtpd2dq512_mask_round },
    &operand_data[3595],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5039 */
  {
    "avx_cvtpd2dq256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2dq{y}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_cvtpd2dq256 },
    &operand_data[3600],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5039 */
  {
    "avx_cvtpd2dq256_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2dq{y}\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_cvtpd2dq256_mask },
    &operand_data[3600],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5058 */
  {
    "*avx_cvtpd2dq256_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2dq{y}\t{%1, %x0|%x0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3604],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5071 */
  {
    "sse2_cvtpd2dq",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2051 },
#else
    { 0, 0, output_2051 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_cvtpd2dq },
    &operand_data[3607],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5071 */
  {
    "sse2_cvtpd2dq_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2052 },
#else
    { 0, 0, output_2052 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_cvtpd2dq_mask },
    &operand_data[3607],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5097 */
  {
    "ufix_notruncv8dfv8si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2udq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_notruncv8dfv8si2 },
    &operand_data[3611],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5097 */
  {
    "ufix_notruncv8dfv8si2_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2udq\t{%R2%1, %0|%0, %1%R2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_notruncv8dfv8si2_round },
    &operand_data[3613],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5097 */
  {
    "ufix_notruncv8dfv8si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2udq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_notruncv8dfv8si2_mask },
    &operand_data[3616],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5097 */
  {
    "ufix_notruncv8dfv8si2_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2udq\t{%R4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%R4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_notruncv8dfv8si2_mask_round },
    &operand_data[3620],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5097 */
  {
    "ufix_notruncv4dfv4si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2udq{y}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_notruncv4dfv4si2 },
    &operand_data[3600],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5097 */
  {
    "ufix_notruncv4dfv4si2_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2udq{y}\t{%R2%1, %0|%0, %1%R2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_notruncv4dfv4si2_round },
    &operand_data[3625],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5097 */
  {
    "ufix_notruncv4dfv4si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2udq{y}\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_notruncv4dfv4si2_mask },
    &operand_data[3600],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5097 */
  {
    "ufix_notruncv4dfv4si2_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2udq{y}\t{%R4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%R4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_notruncv4dfv4si2_mask_round },
    &operand_data[3628],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5108 */
  {
    "ufix_notruncv2dfv2si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2udq{x}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_notruncv2dfv2si2 },
    &operand_data[3633],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5108 */
  {
    "ufix_notruncv2dfv2si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2udq{x}\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_notruncv2dfv2si2_mask },
    &operand_data[3633],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5121 */
  {
    "fix_truncv8dfv8si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttpd2dq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncv8dfv8si2 },
    &operand_data[3586],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5121 */
  {
    "fix_truncv8dfv8si2_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttpd2dq\t{%r2%1, %0|%0, %1%r2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncv8dfv8si2_round },
    &operand_data[3637],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5121 */
  {
    "fix_truncv8dfv8si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttpd2dq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncv8dfv8si2_mask },
    &operand_data[3591],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5121 */
  {
    "fix_truncv8dfv8si2_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttpd2dq\t{%r4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%r4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncv8dfv8si2_mask_round },
    &operand_data[3640],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5121 */
  {
    "ufix_truncv8dfv8si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttpd2udq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_truncv8dfv8si2 },
    &operand_data[3586],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5121 */
  {
    "ufix_truncv8dfv8si2_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttpd2udq\t{%r2%1, %0|%0, %1%r2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_truncv8dfv8si2_round },
    &operand_data[3637],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5121 */
  {
    "ufix_truncv8dfv8si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttpd2udq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_truncv8dfv8si2_mask },
    &operand_data[3591],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5121 */
  {
    "ufix_truncv8dfv8si2_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttpd2udq\t{%r4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%r4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_truncv8dfv8si2_mask_round },
    &operand_data[3640],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5131 */
  {
    "ufix_truncv2dfv2si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttpd2udq{x}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_truncv2dfv2si2 },
    &operand_data[3633],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5131 */
  {
    "ufix_truncv2dfv2si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttpd2udq{x}\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_truncv2dfv2si2_mask },
    &operand_data[3633],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5142 */
  {
    "fix_truncv4dfv4si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttpd2dq{y}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncv4dfv4si2 },
    &operand_data[3600],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5142 */
  {
    "fix_truncv4dfv4si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttpd2dq{y}\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncv4dfv4si2_mask },
    &operand_data[3600],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5151 */
  {
    "ufix_truncv4dfv4si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttpd2udq{y}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_truncv4dfv4si2 },
    &operand_data[3600],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5151 */
  {
    "ufix_truncv4dfv4si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttpd2udq{y}\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_truncv4dfv4si2_mask },
    &operand_data[3600],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5160 */
  {
    "fix_truncv8dfv8di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttpd2qq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncv8dfv8di2 },
    &operand_data[3645],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5160 */
  {
    "fix_truncv8dfv8di2_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttpd2qq\t{%r2%1, %0|%0, %1%r2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncv8dfv8di2_round },
    &operand_data[3647],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5160 */
  {
    "fix_truncv8dfv8di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttpd2qq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncv8dfv8di2_mask },
    &operand_data[3650],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5160 */
  {
    "fix_truncv8dfv8di2_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttpd2qq\t{%r4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%r4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncv8dfv8di2_mask_round },
    &operand_data[3654],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5160 */
  {
    "ufix_truncv8dfv8di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttpd2uqq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_truncv8dfv8di2 },
    &operand_data[3645],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5160 */
  {
    "ufix_truncv8dfv8di2_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttpd2uqq\t{%r2%1, %0|%0, %1%r2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_truncv8dfv8di2_round },
    &operand_data[3647],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5160 */
  {
    "ufix_truncv8dfv8di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttpd2uqq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_truncv8dfv8di2_mask },
    &operand_data[3650],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5160 */
  {
    "ufix_truncv8dfv8di2_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttpd2uqq\t{%r4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%r4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_truncv8dfv8di2_mask_round },
    &operand_data[3654],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5160 */
  {
    "fix_truncv4dfv4di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttpd2qq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncv4dfv4di2 },
    &operand_data[3659],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5160 */
  {
    "fix_truncv4dfv4di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttpd2qq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncv4dfv4di2_mask },
    &operand_data[3659],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5160 */
  {
    "ufix_truncv4dfv4di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttpd2uqq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_truncv4dfv4di2 },
    &operand_data[3659],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5160 */
  {
    "ufix_truncv4dfv4di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttpd2uqq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_truncv4dfv4di2_mask },
    &operand_data[3659],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5160 */
  {
    "fix_truncv2dfv2di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttpd2qq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncv2dfv2di2 },
    &operand_data[3663],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5160 */
  {
    "fix_truncv2dfv2di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttpd2qq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncv2dfv2di2_mask },
    &operand_data[3663],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5160 */
  {
    "ufix_truncv2dfv2di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttpd2uqq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_truncv2dfv2di2 },
    &operand_data[3663],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5160 */
  {
    "ufix_truncv2dfv2di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttpd2uqq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_truncv2dfv2di2_mask },
    &operand_data[3663],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5170 */
  {
    "fix_notruncv8dfv8di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2qq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_notruncv8dfv8di2 },
    &operand_data[3645],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5170 */
  {
    "fix_notruncv8dfv8di2_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2qq\t{%R2%1, %0|%0, %1%R2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_notruncv8dfv8di2_round },
    &operand_data[3667],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5170 */
  {
    "fix_notruncv8dfv8di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2qq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_notruncv8dfv8di2_mask },
    &operand_data[3650],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5170 */
  {
    "fix_notruncv8dfv8di2_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2qq\t{%R4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%R4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_notruncv8dfv8di2_mask_round },
    &operand_data[3670],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5170 */
  {
    "fix_notruncv4dfv4di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2qq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_notruncv4dfv4di2 },
    &operand_data[3659],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5170 */
  {
    "fix_notruncv4dfv4di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2qq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_notruncv4dfv4di2_mask },
    &operand_data[3659],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5170 */
  {
    "fix_notruncv2dfv2di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2qq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_notruncv2dfv2di2 },
    &operand_data[3663],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5170 */
  {
    "fix_notruncv2dfv2di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2qq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_notruncv2dfv2di2_mask },
    &operand_data[3663],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5181 */
  {
    "ufix_notruncv8dfv8di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2uqq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_notruncv8dfv8di2 },
    &operand_data[3675],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5181 */
  {
    "ufix_notruncv8dfv8di2_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2uqq\t{%R2%1, %0|%0, %1%R2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_notruncv8dfv8di2_round },
    &operand_data[3677],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5181 */
  {
    "ufix_notruncv8dfv8di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2uqq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_notruncv8dfv8di2_mask },
    &operand_data[3680],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5181 */
  {
    "ufix_notruncv8dfv8di2_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2uqq\t{%R4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%R4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_notruncv8dfv8di2_mask_round },
    &operand_data[3684],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5181 */
  {
    "ufix_notruncv4dfv4di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2uqq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_notruncv4dfv4di2 },
    &operand_data[3689],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5181 */
  {
    "ufix_notruncv4dfv4di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2uqq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_notruncv4dfv4di2_mask },
    &operand_data[3689],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5181 */
  {
    "ufix_notruncv2dfv2di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2uqq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_notruncv2dfv2di2 },
    &operand_data[3693],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5181 */
  {
    "ufix_notruncv2dfv2di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2uqq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_notruncv2dfv2di2_mask },
    &operand_data[3693],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5192 */
  {
    "fix_truncv8sfv8di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttps2qq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncv8sfv8di2 },
    &operand_data[3697],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5192 */
  {
    "fix_truncv8sfv8di2_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttps2qq\t{%r2%1, %0|%0, %1%r2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncv8sfv8di2_round },
    &operand_data[3699],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5192 */
  {
    "fix_truncv8sfv8di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttps2qq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncv8sfv8di2_mask },
    &operand_data[3702],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5192 */
  {
    "fix_truncv8sfv8di2_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttps2qq\t{%r4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%r4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncv8sfv8di2_mask_round },
    &operand_data[3706],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5192 */
  {
    "ufix_truncv8sfv8di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttps2uqq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_truncv8sfv8di2 },
    &operand_data[3697],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5192 */
  {
    "ufix_truncv8sfv8di2_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttps2uqq\t{%r2%1, %0|%0, %1%r2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_truncv8sfv8di2_round },
    &operand_data[3699],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5192 */
  {
    "ufix_truncv8sfv8di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttps2uqq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_truncv8sfv8di2_mask },
    &operand_data[3702],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5192 */
  {
    "ufix_truncv8sfv8di2_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttps2uqq\t{%r4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%r4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_truncv8sfv8di2_mask_round },
    &operand_data[3706],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5192 */
  {
    "fix_truncv4sfv4di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttps2qq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncv4sfv4di2 },
    &operand_data[3711],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5192 */
  {
    "fix_truncv4sfv4di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttps2qq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncv4sfv4di2_mask },
    &operand_data[3711],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5192 */
  {
    "ufix_truncv4sfv4di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttps2uqq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_truncv4sfv4di2 },
    &operand_data[3711],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5192 */
  {
    "ufix_truncv4sfv4di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttps2uqq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_truncv4sfv4di2_mask },
    &operand_data[3711],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5202 */
  {
    "fix_truncv2sfv2di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttps2qq\t{%1, %0|%0, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncv2sfv2di2 },
    &operand_data[3456],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5202 */
  {
    "fix_truncv2sfv2di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttps2qq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncv2sfv2di2_mask },
    &operand_data[3456],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5202 */
  {
    "ufix_truncv2sfv2di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttps2uqq\t{%1, %0|%0, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_truncv2sfv2di2 },
    &operand_data[3456],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5202 */
  {
    "ufix_truncv2sfv2di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttps2uqq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_truncv2sfv2di2_mask },
    &operand_data[3456],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5214 */
  {
    "ufix_truncv8sfv8si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttps2udq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_truncv8sfv8si2 },
    &operand_data[3410],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5214 */
  {
    "ufix_truncv8sfv8si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttps2udq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_truncv8sfv8si2_mask },
    &operand_data[3415],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5214 */
  {
    "ufix_truncv4sfv4si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttps2udq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_truncv4sfv4si2 },
    &operand_data[3424],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5214 */
  {
    "ufix_truncv4sfv4si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvttps2udq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ufix_truncv4sfv4si2_mask },
    &operand_data[3429],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5232 */
  {
    "sse2_cvttpd2dq",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2129 },
#else
    { 0, 0, output_2129 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_cvttpd2dq },
    &operand_data[3607],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5232 */
  {
    "sse2_cvttpd2dq_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2130 },
#else
    { 0, 0, output_2130 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_cvttpd2dq_mask },
    &operand_data[3607],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5251 */
  {
    "sse2_cvtsd2ss",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2131 },
#else
    { 0, output_2131, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_cvtsd2ss },
    &operand_data[3715],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5251 */
  {
    "sse2_cvtsd2ss_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2132 },
#else
    { 0, output_2132, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_cvtsd2ss_round },
    &operand_data[3718],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5273 */
  {
    "*sse2_vd_cvtsd2ss",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2133 },
#else
    { 0, output_2133, 0 },
#endif
    { 0 },
    &operand_data[3722],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5294 */
  {
    "sse2_cvtss2sd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2134 },
#else
    { 0, output_2134, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_cvtss2sd },
    &operand_data[3725],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5294 */
  {
    "sse2_cvtss2sd_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2135 },
#else
    { 0, output_2135, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_cvtss2sd_round },
    &operand_data[3728],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5317 */
  {
    "*sse2_vd_cvtss2sd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2136 },
#else
    { 0, output_2136, 0 },
#endif
    { 0 },
    &operand_data[3732],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5338 */
  {
    "*avx512f_cvtpd2ps512",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2ps\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3735],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5338 */
  {
    "*avx512f_cvtpd2ps512_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2ps\t{%R2%1, %0|%0, %1%R2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3737],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5338 */
  {
    "avx512f_cvtpd2ps512_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2ps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_cvtpd2ps512_mask },
    &operand_data[3740],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5338 */
  {
    "avx512f_cvtpd2ps512_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2ps\t{%R4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%R4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_cvtpd2ps512_mask_round },
    &operand_data[3744],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5348 */
  {
    "avx_cvtpd2ps256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2ps{y}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_cvtpd2ps256 },
    &operand_data[3749],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5348 */
  {
    "avx_cvtpd2ps256_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtpd2ps{y}\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_cvtpd2ps256_mask },
    &operand_data[3749],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5380 */
  {
    "*sse2_cvtpd2ps",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2143 },
#else
    { 0, 0, output_2143 },
#endif
    { 0 },
    &operand_data[3753],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5380 */
  {
    "*sse2_cvtpd2ps_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2144 },
#else
    { 0, 0, output_2144 },
#endif
    { 0 },
    &operand_data[3753],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5405 */
  {
    "avx512f_cvtps2pd512",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2pd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_cvtps2pd512 },
    &operand_data[3758],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5405 */
  {
    "avx512f_cvtps2pd512_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2pd\t{%r2%1, %0|%0, %1%r2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_cvtps2pd512_round },
    &operand_data[3760],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5405 */
  {
    "avx512f_cvtps2pd512_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2pd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_cvtps2pd512_mask },
    &operand_data[3763],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5405 */
  {
    "avx512f_cvtps2pd512_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2pd\t{%r4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%r4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_cvtps2pd512_mask_round },
    &operand_data[3767],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5405 */
  {
    "avx_cvtps2pd256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2pd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_cvtps2pd256 },
    &operand_data[3772],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5405 */
  {
    "avx_cvtps2pd256_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2pd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_cvtps2pd256_mask },
    &operand_data[3772],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5415 */
  {
    "*avx_cvtps2pd256_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2pd\t{%x1, %0|%0, %x1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3776],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5428 */
  {
    "vec_unpacks_lo_v16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2pd\t{%t1, %0|%0, %t1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_lo_v16sf },
    &operand_data[3778],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5443 */
  {
    "avx512bw_cvtb2maskv64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovb2m\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_cvtb2maskv64qi },
    &operand_data[2784],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5443 */
  {
    "avx512vl_cvtb2maskv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovb2m\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cvtb2maskv16qi },
    &operand_data[2789],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5443 */
  {
    "avx512vl_cvtb2maskv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovb2m\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cvtb2maskv32qi },
    &operand_data[2794],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5443 */
  {
    "avx512bw_cvtw2maskv32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovw2m\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_cvtw2maskv32hi },
    &operand_data[2799],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5443 */
  {
    "avx512vl_cvtw2maskv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovw2m\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cvtw2maskv16hi },
    &operand_data[2804],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5443 */
  {
    "avx512vl_cvtw2maskv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovw2m\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cvtw2maskv8hi },
    &operand_data[2809],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5453 */
  {
    "avx512f_cvtd2maskv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovd2m\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_cvtd2maskv16si },
    &operand_data[2680],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5453 */
  {
    "avx512vl_cvtd2maskv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovd2m\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cvtd2maskv8si },
    &operand_data[2696],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5453 */
  {
    "avx512vl_cvtd2maskv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovd2m\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cvtd2maskv4si },
    &operand_data[2701],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5453 */
  {
    "avx512f_cvtq2maskv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovq2m\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_cvtq2maskv8di },
    &operand_data[2706],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5453 */
  {
    "avx512vl_cvtq2maskv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovq2m\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cvtq2maskv4di },
    &operand_data[2722],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5453 */
  {
    "avx512vl_cvtq2maskv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovq2m\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cvtq2maskv2di },
    &operand_data[2727],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5475 */
  {
    "*avx512bw_cvtmask2bv64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovm2b\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3780],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5475 */
  {
    "*avx512vl_cvtmask2bv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovm2b\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3784],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5475 */
  {
    "*avx512vl_cvtmask2bv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovm2b\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3788],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5475 */
  {
    "*avx512bw_cvtmask2wv32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovm2w\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3792],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5475 */
  {
    "*avx512vl_cvtmask2wv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovm2w\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3796],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5475 */
  {
    "*avx512vl_cvtmask2wv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovm2w\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3800],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5498 */
  {
    "*avx512f_cvtmask2dv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovm2d\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3804],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5498 */
  {
    "*avx512vl_cvtmask2dv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovm2d\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3808],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5498 */
  {
    "*avx512vl_cvtmask2dv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovm2d\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3812],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5498 */
  {
    "*avx512f_cvtmask2qv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovm2q\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3816],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5498 */
  {
    "*avx512vl_cvtmask2qv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovm2q\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3820],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5498 */
  {
    "*avx512vl_cvtmask2qv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovm2q\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3824],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5509 */
  {
    "sse2_cvtps2pd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vcvtps2pd\t{%1, %0|%0, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_cvtps2pd },
    &operand_data[3828],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5509 */
  {
    "sse2_cvtps2pd_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vcvtps2pd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_cvtps2pd_mask },
    &operand_data[3828],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:6126 */
  {
    "sse_movhlps",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2179 },
#else
    { 0, output_2179, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_movhlps },
    &operand_data[3832],
    3,
    3,
    0,
    5,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:6171 */
  {
    "sse_movlhps",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2180 },
#else
    { 0, output_2180, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_movlhps },
    &operand_data[3835],
    3,
    3,
    0,
    5,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:6193 */
  {
    "*avx512f_unpckhps512",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vunpckhps\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1958],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:6193 */
  {
    "avx512f_unpckhps512_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vunpckhps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_unpckhps512_mask },
    &operand_data[2904],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:6214 */
  {
    "avx_unpckhps256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vunpckhps\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_unpckhps256 },
    &operand_data[1962],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:6214 */
  {
    "avx_unpckhps256_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vunpckhps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_unpckhps256_mask },
    &operand_data[3838],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:6264 */
  {
    "vec_interleave_highv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2185 },
#else
    { 0, output_2185, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_interleave_highv4sf },
    &operand_data[2344],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:6264 */
  {
    "vec_interleave_highv4sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2186 },
#else
    { 0, output_2186, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_interleave_highv4sf_mask },
    &operand_data[2368],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:6281 */
  {
    "*avx512f_unpcklps512",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vunpcklps\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1958],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:6281 */
  {
    "avx512f_unpcklps512_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vunpcklps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_unpcklps512_mask },
    &operand_data[2904],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:6302 */
  {
    "avx_unpcklps256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vunpcklps\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_unpcklps256 },
    &operand_data[1962],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:6302 */
  {
    "avx_unpcklps256_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vunpcklps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_unpcklps256_mask },
    &operand_data[3838],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:6318 */
  {
    "unpcklps128_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vunpcklps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_unpcklps128_mask },
    &operand_data[3843],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:6369 */
  {
    "vec_interleave_lowv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2192 },
#else
    { 0, output_2192, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_interleave_lowv4sf },
    &operand_data[2344],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:6388 */
  {
    "avx_movshdup256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovshdup\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_movshdup256 },
    &operand_data[2399],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:6388 */
  {
    "avx_movshdup256_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovshdup\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_movshdup256_mask },
    &operand_data[2399],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:6404 */
  {
    "sse3_movshdup",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vmovshdup\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse3_movshdup },
    &operand_data[3848],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:6404 */
  {
    "sse3_movshdup_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vmovshdup\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse3_movshdup_mask },
    &operand_data[3848],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:6421 */
  {
    "*avx512f_movshdup512",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovshdup\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2395],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:6421 */
  {
    "avx512f_movshdup512_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovshdup\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_movshdup512_mask },
    &operand_data[2395],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:6441 */
  {
    "avx_movsldup256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovsldup\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_movsldup256 },
    &operand_data[2399],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:6441 */
  {
    "avx_movsldup256_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovsldup\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_movsldup256_mask },
    &operand_data[2399],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:6457 */
  {
    "sse3_movsldup",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vmovsldup\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse3_movsldup },
    &operand_data[3848],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:6457 */
  {
    "sse3_movsldup_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vmovsldup\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse3_movsldup_mask },
    &operand_data[3848],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:6474 */
  {
    "*avx512f_movsldup512",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovsldup\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2395],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:6474 */
  {
    "avx512f_movsldup512_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmovsldup\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_movsldup512_mask },
    &operand_data[2395],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:6518 */
  {
    "avx_shufps256_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2205 },
#else
    { 0, 0, output_2205 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_shufps256_1 },
    &operand_data[3852],
    11,
    11,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:6518 */
  {
    "avx_shufps256_1_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2206 },
#else
    { 0, 0, output_2206 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_shufps256_1_mask },
    &operand_data[3852],
    13,
    13,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:6572 */
  {
    "sse_shufps_v4sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2207 },
#else
    { 0, 0, output_2207 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_shufps_v4sf_mask },
    &operand_data[3865],
    9,
    9,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:6601 */
  {
    "sse_shufps_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2208 },
#else
    { 0, 0, output_2208 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_shufps_v4si },
    &operand_data[3874],
    7,
    7,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:6601 */
  {
    "sse_shufps_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2209 },
#else
    { 0, 0, output_2209 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_shufps_v4sf },
    &operand_data[3881],
    7,
    7,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:6636 */
  {
    "sse_storehps",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2210 },
#else
    { 0, output_2210, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_storehps },
    &operand_data[3888],
    2,
    2,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:6670 */
  {
    "sse_loadhps",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2211 },
#else
    { 0, output_2211, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_loadhps },
    &operand_data[3890],
    3,
    3,
    0,
    5,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:6689 */
  {
    "sse_storelps",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2212 },
#else
    { 0, output_2212, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_storelps },
    &operand_data[3893],
    2,
    2,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:6723 */
  {
    "sse_loadlps",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2213 },
#else
    { 0, output_2213, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_loadlps },
    &operand_data[3895],
    3,
    3,
    0,
    5,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:6746 */
  {
    "sse_movss",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2214 },
#else
    { 0, output_2214, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_movss },
    &operand_data[3898],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:6761 */
  {
    "avx2_vec_dupv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbroadcastss\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_vec_dupv8sf },
    &operand_data[3901],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:6761 */
  {
    "avx2_vec_dupv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbroadcastss\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_vec_dupv4sf },
    &operand_data[1966],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:6773 */
  {
    "avx2_vec_dupv8sf_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbroadcastss\t{%x1, %0|%0, %x1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_vec_dupv8sf_1 },
    &operand_data[1962],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:6785 */
  {
    "avx512f_vec_dupv16sf_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbroadcastss\t{%x1, %0|%0, %x1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vec_dupv16sf_1 },
    &operand_data[1958],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:6785 */
  {
    "avx512f_vec_dupv8df_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbroadcastsd\t{%x1, %0|%0, %x1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vec_dupv8df_1 },
    &operand_data[1970],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:6799 */
  {
    "*vec_concatv2sf_sse4_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2220 },
#else
    { 0, output_2220, 0 },
#endif
    { 0 },
    &operand_data[3903],
    3,
    3,
    0,
    9,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:6858 */
  {
    "*vec_concatv2sf_sse",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2221 },
#else
    { 0, output_2221, 0 },
#endif
    { 0 },
    &operand_data[3906],
    3,
    3,
    0,
    4,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:6872 */
  {
    "*vec_concatv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2222 },
#else
    { 0, output_2222, 0 },
#endif
    { 0 },
    &operand_data[3909],
    3,
    3,
    0,
    4,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:6899 */
  {
    "vec_setv4si_0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2223 },
#else
    { 0, output_2223, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv4si_0 },
    &operand_data[3912],
    3,
    3,
    0,
    14,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:6899 */
  {
    "vec_setv4sf_0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2224 },
#else
    { 0, output_2224, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv4sf_0 },
    &operand_data[3915],
    3,
    3,
    0,
    14,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:6967 */
  {
    "*vec_setv4sf_sse4_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2225 },
#else
    { 0, 0, output_2225 },
#endif
    { 0 },
    &operand_data[3918],
    4,
    4,
    0,
    3,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:6998 */
  {
    "sse4_1_insertps",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2226 },
#else
    { 0, 0, output_2226 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_insertps },
    &operand_data[3922],
    4,
    4,
    0,
    3,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7054 */
  {
    "*vec_extractv4sf_0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3926],
    2,
    2,
    0,
    4,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7065 */
  {
    "*sse4_1_extractps",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2228 },
#else
    { 0, output_2228, 0 },
#endif
    { 0 },
    &operand_data[3928],
    3,
    3,
    0,
    5,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7107 */
  {
    "*vec_extractv4sf_mem",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[3931],
    3,
    3,
    0,
    3,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7158 */
  {
    "avx512dq_vextractf64x2_1_maskm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2230 },
#else
    { 0, 0, output_2230 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_vextractf64x2_1_maskm },
    &operand_data[3934],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7158 */
  {
    "avx512dq_vextracti64x2_1_maskm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2231 },
#else
    { 0, 0, output_2231 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_vextracti64x2_1_maskm },
    &operand_data[3940],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7182 */
  {
    "avx512f_vextractf32x4_1_maskm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2232 },
#else
    { 0, 0, output_2232 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vextractf32x4_1_maskm },
    &operand_data[3946],
    8,
    8,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7182 */
  {
    "avx512f_vextracti32x4_1_maskm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2233 },
#else
    { 0, 0, output_2233 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vextracti32x4_1_maskm },
    &operand_data[3954],
    8,
    8,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7210 */
  {
    "*avx512dq_vextractf64x2_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2234 },
#else
    { 0, 0, output_2234 },
#endif
    { 0 },
    &operand_data[3962],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7210 */
  {
    "avx512dq_vextractf64x2_1_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2235 },
#else
    { 0, 0, output_2235 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_vextractf64x2_1_mask },
    &operand_data[3966],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7210 */
  {
    "*avx512dq_vextracti64x2_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2236 },
#else
    { 0, 0, output_2236 },
#endif
    { 0 },
    &operand_data[3972],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7210 */
  {
    "avx512dq_vextracti64x2_1_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2237 },
#else
    { 0, 0, output_2237 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_vextracti64x2_1_mask },
    &operand_data[3976],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7229 */
  {
    "*avx512f_vextractf32x4_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2238 },
#else
    { 0, 0, output_2238 },
#endif
    { 0 },
    &operand_data[3982],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7229 */
  {
    "avx512f_vextractf32x4_1_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2239 },
#else
    { 0, 0, output_2239 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vextractf32x4_1_mask },
    &operand_data[3988],
    8,
    8,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7229 */
  {
    "*avx512f_vextracti32x4_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2240 },
#else
    { 0, 0, output_2240 },
#endif
    { 0 },
    &operand_data[3996],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7229 */
  {
    "avx512f_vextracti32x4_1_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2241 },
#else
    { 0, 0, output_2241 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vextracti32x4_1_mask },
    &operand_data[4002],
    8,
    8,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7306 */
  {
    "vec_extract_lo_v8df_maskm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vextractf64x4\t{$0x0, %1, %0%{%3%}|%0%{%3%}, %1, 0x0}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_lo_v8df_maskm },
    &operand_data[4010],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7306 */
  {
    "vec_extract_lo_v8di_maskm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vextracti64x4\t{$0x0, %1, %0%{%3%}|%0%{%3%}, %1, 0x0}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_lo_v8di_maskm },
    &operand_data[4014],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7324 */
  {
    "vec_extract_lo_v8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2244 },
#else
    { 0, 0, output_2244 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_lo_v8df },
    &operand_data[4018],
    2,
    2,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7324 */
  {
    "vec_extract_lo_v8df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2245 },
#else
    { 0, 0, output_2245 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_lo_v8df_mask },
    &operand_data[4020],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7324 */
  {
    "vec_extract_lo_v8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2246 },
#else
    { 0, 0, output_2246 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_lo_v8di },
    &operand_data[4024],
    2,
    2,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7324 */
  {
    "vec_extract_lo_v8di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2247 },
#else
    { 0, 0, output_2247 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_lo_v8di_mask },
    &operand_data[4026],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7344 */
  {
    "vec_extract_hi_v8df_maskm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vextractf64x4\t{$0x1, %1, %0%{%3%}|%0%{%3%}, %1, 0x1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_hi_v8df_maskm },
    &operand_data[4010],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7344 */
  {
    "vec_extract_hi_v8di_maskm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vextracti64x4\t{$0x1, %1, %0%{%3%}|%0%{%3%}, %1, 0x1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_hi_v8di_maskm },
    &operand_data[4014],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7363 */
  {
    "vec_extract_hi_v8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vextractf64x4\t{$0x1, %1, %0|%0, %1, 0x1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_hi_v8df },
    &operand_data[4030],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7363 */
  {
    "vec_extract_hi_v8df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vextractf64x4\t{$0x1, %1, %0%{%3%}%N2|%0%{%3%}%N2, %1, 0x1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_hi_v8df_mask },
    &operand_data[4032],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7363 */
  {
    "vec_extract_hi_v8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vextracti64x4\t{$0x1, %1, %0|%0, %1, 0x1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_hi_v8di },
    &operand_data[4036],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7363 */
  {
    "vec_extract_hi_v8di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vextracti64x4\t{$0x1, %1, %0%{%3%}%N2|%0%{%3%}%N2, %1, 0x1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_hi_v8di_mask },
    &operand_data[4038],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7377 */
  {
    "vec_extract_hi_v16sf_maskm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vextractf32x8\t{$0x1, %1, %0%{%3%}|%0%{%3%}, %1, 0x1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_hi_v16sf_maskm },
    &operand_data[4042],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7377 */
  {
    "vec_extract_hi_v16si_maskm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vextracti32x8\t{$0x1, %1, %0%{%3%}|%0%{%3%}, %1, 0x1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_hi_v16si_maskm },
    &operand_data[4046],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7397 */
  {
    "vec_extract_hi_v16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2256 },
#else
    { 0, output_2256, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_hi_v16sf },
    &operand_data[4050],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7397 */
  {
    "vec_extract_hi_v16sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2257 },
#else
    { 0, output_2257, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_hi_v16sf_mask },
    &operand_data[4052],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7397 */
  {
    "vec_extract_hi_v16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2258 },
#else
    { 0, output_2258, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_hi_v16si },
    &operand_data[4056],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7397 */
  {
    "vec_extract_hi_v16si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2259 },
#else
    { 0, output_2259, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_hi_v16si_mask },
    &operand_data[4058],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7480 */
  {
    "vec_extract_lo_v16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2260 },
#else
    { 0, 0, output_2260 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_lo_v16sf },
    &operand_data[4062],
    2,
    2,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7480 */
  {
    "vec_extract_lo_v16sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2261 },
#else
    { 0, 0, output_2261 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_lo_v16sf_mask },
    &operand_data[4064],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7480 */
  {
    "vec_extract_lo_v16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2262 },
#else
    { 0, 0, output_2262 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_lo_v16si },
    &operand_data[4068],
    2,
    2,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7480 */
  {
    "vec_extract_lo_v16si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2263 },
#else
    { 0, 0, output_2263 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_lo_v16si_mask },
    &operand_data[4070],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7512 */
  {
    "vec_extract_lo_v4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2264 },
#else
    { 0, 0, output_2264 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_lo_v4di },
    &operand_data[4074],
    2,
    2,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7512 */
  {
    "vec_extract_lo_v4di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2265 },
#else
    { 0, 0, output_2265 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_lo_v4di_mask },
    &operand_data[4076],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7512 */
  {
    "vec_extract_lo_v4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2266 },
#else
    { 0, 0, output_2266 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_lo_v4df },
    &operand_data[4080],
    2,
    2,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7512 */
  {
    "vec_extract_lo_v4df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2267 },
#else
    { 0, 0, output_2267 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_lo_v4df_mask },
    &operand_data[4082],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7544 */
  {
    "vec_extract_hi_v4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2268 },
#else
    { 0, 0, output_2268 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_hi_v4di },
    &operand_data[4086],
    2,
    2,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7544 */
  {
    "vec_extract_hi_v4di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2269 },
#else
    { 0, 0, output_2269 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_hi_v4di_mask },
    &operand_data[4088],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7544 */
  {
    "vec_extract_hi_v4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2270 },
#else
    { 0, 0, output_2270 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_hi_v4df },
    &operand_data[4092],
    2,
    2,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7544 */
  {
    "vec_extract_hi_v4df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2271 },
#else
    { 0, 0, output_2271 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_hi_v4df_mask },
    &operand_data[4094],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7579 */
  {
    "vec_extract_lo_v8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2272 },
#else
    { 0, 0, output_2272 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_lo_v8si },
    &operand_data[4098],
    2,
    2,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7579 */
  {
    "vec_extract_lo_v8si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2273 },
#else
    { 0, 0, output_2273 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_lo_v8si_mask },
    &operand_data[4100],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7579 */
  {
    "vec_extract_lo_v8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2274 },
#else
    { 0, 0, output_2274 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_lo_v8sf },
    &operand_data[4104],
    2,
    2,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7579 */
  {
    "vec_extract_lo_v8sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2275 },
#else
    { 0, 0, output_2275 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_lo_v8sf_mask },
    &operand_data[4106],
    4,
    4,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7602 */
  {
    "vec_extract_lo_v8si_maskm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vextracti32x4\t{$0x0, %1, %0%{%3%}|%0%{%3%}, %1, 0x0}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_lo_v8si_maskm },
    &operand_data[4110],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7602 */
  {
    "vec_extract_lo_v8sf_maskm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vextractf32x4\t{$0x0, %1, %0%{%3%}|%0%{%3%}, %1, 0x0}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_lo_v8sf_maskm },
    &operand_data[4114],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7620 */
  {
    "vec_extract_hi_v8si_maskm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vextracti32x4\t{$0x1, %1, %0%{%3%}|%0%{%3%}, %1, 0x1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_hi_v8si_maskm },
    &operand_data[4118],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7620 */
  {
    "vec_extract_hi_v8sf_maskm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vextractf32x4\t{$0x1, %1, %0%{%3%}|%0%{%3%}, %1, 0x1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_hi_v8sf_maskm },
    &operand_data[4122],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7637 */
  {
    "vec_extract_hi_v8si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vextracti32x4\t{$0x1, %1, %0%{%3%}%N2|%0%{%3%}%N2, %1, 0x1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_hi_v8si_mask },
    &operand_data[4126],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7637 */
  {
    "vec_extract_hi_v8sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vextractf32x4\t{$0x1, %1, %0%{%3%}%N2|%0%{%3%}%N2, %1, 0x1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_hi_v8sf_mask },
    &operand_data[4130],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7653 */
  {
    "vec_extract_hi_v8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2282 },
#else
    { 0, output_2282, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_hi_v8si },
    &operand_data[4134],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7653 */
  {
    "vec_extract_hi_v8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2283 },
#else
    { 0, output_2283, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_hi_v8sf },
    &operand_data[4136],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7669 */
  {
    "vec_extract_lo_v32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_lo_v32hi },
    &operand_data[4138],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7687 */
  {
    "vec_extract_hi_v32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vextracti64x4\t{$0x1, %1, %0|%0, %1, 0x1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_hi_v32hi },
    &operand_data[4140],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7708 */
  {
    "vec_extract_lo_v16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_lo_v16hi },
    &operand_data[4142],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7722 */
  {
    "vec_extract_hi_v16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2287 },
#else
    { 0, output_2287, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_hi_v16hi },
    &operand_data[4144],
    2,
    2,
    0,
    6,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7746 */
  {
    "vec_extract_lo_v64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_lo_v64qi },
    &operand_data[4146],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7772 */
  {
    "vec_extract_hi_v64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vextracti64x4\t{$0x1, %1, %0|%0, %1, 0x1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_hi_v64qi },
    &operand_data[4148],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7801 */
  {
    "vec_extract_lo_v32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_lo_v32qi },
    &operand_data[4150],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7819 */
  {
    "vec_extract_hi_v32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2291 },
#else
    { 0, output_2291, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extract_hi_v32qi },
    &operand_data[4152],
    2,
    2,
    0,
    6,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7873 */
  {
    "*avx512f_unpckhpd512",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vunpckhpd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1970],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7873 */
  {
    "avx512f_unpckhpd512_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vunpckhpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_unpckhpd512_mask },
    &operand_data[2909],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7890 */
  {
    "avx_unpckhpd256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vunpckhpd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_unpckhpd256 },
    &operand_data[1974],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7890 */
  {
    "avx_unpckhpd256_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vunpckhpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_unpckhpd256_mask },
    &operand_data[4154],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7933 */
  {
    "avx512vl_unpckhpd128_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vunpckhpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_unpckhpd128_mask },
    &operand_data[4159],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7963 */
  {
    "*vec_interleave_highv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2297 },
#else
    { 0, output_2297, 0 },
#endif
    { 0 },
    &operand_data[4164],
    3,
    3,
    0,
    6,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8012 */
  {
    "*avx512f_unpcklpd512",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2298 },
#else
    { 0, output_2298, 0 },
#endif
    { 0 },
    &operand_data[4167],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8012 */
  {
    "*avx512f_unpcklpd512_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2299 },
#else
    { 0, output_2299, 0 },
#endif
    { 0 },
    &operand_data[4167],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8051 */
  {
    "*avx_unpcklpd256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2300 },
#else
    { 0, output_2300, 0 },
#endif
    { 0 },
    &operand_data[4172],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8051 */
  {
    "*avx_unpcklpd256_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2301 },
#else
    { 0, output_2301, 0 },
#endif
    { 0 },
    &operand_data[4172],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8095 */
  {
    "avx512vl_unpcklpd128_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vunpcklpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_unpcklpd128_mask },
    &operand_data[4159],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8125 */
  {
    "*vec_interleave_lowv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2303 },
#else
    { 0, output_2303, 0 },
#endif
    { 0 },
    &operand_data[4177],
    3,
    3,
    0,
    6,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8182 */
  {
    "avx512f_vmscalefv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscalefss\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vmscalefv4sf },
    &operand_data[4180],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8182 */
  {
    "avx512f_vmscalefv4sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscalefss\t{%R3%2, %1, %0|%0, %1, %2%R3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vmscalefv4sf_round },
    &operand_data[4183],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8182 */
  {
    "avx512f_vmscalefv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscalefsd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vmscalefv2df },
    &operand_data[4187],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8182 */
  {
    "avx512f_vmscalefv2df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscalefsd\t{%R3%2, %1, %0|%0, %1, %2%R3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vmscalefv2df_round },
    &operand_data[4190],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8196 */
  {
    "avx512f_scalefv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscalefps\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_scalefv16sf },
    &operand_data[1958],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8196 */
  {
    "avx512f_scalefv16sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscalefps\t{%R3%2, %1, %0|%0, %1, %2%R3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_scalefv16sf_round },
    &operand_data[4194],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8196 */
  {
    "avx512f_scalefv16sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscalefps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_scalefv16sf_mask },
    &operand_data[2904],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8196 */
  {
    "avx512f_scalefv16sf_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscalefps\t{%R5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%R5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_scalefv16sf_mask_round },
    &operand_data[4198],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8196 */
  {
    "avx512vl_scalefv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscalefps\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_scalefv8sf },
    &operand_data[1962],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8196 */
  {
    "avx512vl_scalefv8sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscalefps\t{%R3%2, %1, %0|%0, %1, %2%R3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_scalefv8sf_round },
    &operand_data[4204],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8196 */
  {
    "avx512vl_scalefv8sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscalefps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_scalefv8sf_mask },
    &operand_data[3838],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8196 */
  {
    "avx512vl_scalefv8sf_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscalefps\t{%R5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%R5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_scalefv8sf_mask_round },
    &operand_data[4208],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8196 */
  {
    "avx512vl_scalefv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscalefps\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_scalefv4sf },
    &operand_data[1966],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8196 */
  {
    "avx512vl_scalefv4sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscalefps\t{%R3%2, %1, %0|%0, %1, %2%R3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_scalefv4sf_round },
    &operand_data[4214],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8196 */
  {
    "avx512vl_scalefv4sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscalefps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_scalefv4sf_mask },
    &operand_data[3843],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8196 */
  {
    "avx512vl_scalefv4sf_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscalefps\t{%R5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%R5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_scalefv4sf_mask_round },
    &operand_data[4218],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8196 */
  {
    "avx512f_scalefv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscalefpd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_scalefv8df },
    &operand_data[1970],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8196 */
  {
    "avx512f_scalefv8df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscalefpd\t{%R3%2, %1, %0|%0, %1, %2%R3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_scalefv8df_round },
    &operand_data[4224],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8196 */
  {
    "avx512f_scalefv8df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscalefpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_scalefv8df_mask },
    &operand_data[2909],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8196 */
  {
    "avx512f_scalefv8df_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscalefpd\t{%R5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%R5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_scalefv8df_mask_round },
    &operand_data[4228],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8196 */
  {
    "avx512vl_scalefv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscalefpd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_scalefv4df },
    &operand_data[1974],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8196 */
  {
    "avx512vl_scalefv4df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscalefpd\t{%R3%2, %1, %0|%0, %1, %2%R3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_scalefv4df_round },
    &operand_data[4234],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8196 */
  {
    "avx512vl_scalefv4df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscalefpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_scalefv4df_mask },
    &operand_data[4154],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8196 */
  {
    "avx512vl_scalefv4df_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscalefpd\t{%R5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%R5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_scalefv4df_mask_round },
    &operand_data[4238],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8196 */
  {
    "avx512vl_scalefv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscalefpd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_scalefv2df },
    &operand_data[1978],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8196 */
  {
    "avx512vl_scalefv2df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscalefpd\t{%R3%2, %1, %0|%0, %1, %2%R3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_scalefv2df_round },
    &operand_data[4244],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8196 */
  {
    "avx512vl_scalefv2df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscalefpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_scalefv2df_mask },
    &operand_data[4159],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8196 */
  {
    "avx512vl_scalefv2df_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscalefpd\t{%R5%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2%R5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_scalefv2df_mask_round },
    &operand_data[4248],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8222 */
  {
    "avx512f_vternlogv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpternlogd\t{%4, %3, %2, %0|%0, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vternlogv16si },
    &operand_data[4254],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8222 */
  {
    "avx512f_vternlogv16si_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpternlogd\t{%4, %3, %2, %0%{%6%}%N5|%0%{%6%}%N5, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vternlogv16si_maskz_1 },
    &operand_data[4254],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8222 */
  {
    "avx512vl_vternlogv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpternlogd\t{%4, %3, %2, %0|%0, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vternlogv8si },
    &operand_data[4261],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8222 */
  {
    "avx512vl_vternlogv8si_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpternlogd\t{%4, %3, %2, %0%{%6%}%N5|%0%{%6%}%N5, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vternlogv8si_maskz_1 },
    &operand_data[4261],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8222 */
  {
    "avx512vl_vternlogv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpternlogd\t{%4, %3, %2, %0|%0, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vternlogv4si },
    &operand_data[4268],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8222 */
  {
    "avx512vl_vternlogv4si_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpternlogd\t{%4, %3, %2, %0%{%6%}%N5|%0%{%6%}%N5, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vternlogv4si_maskz_1 },
    &operand_data[4268],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8222 */
  {
    "avx512f_vternlogv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpternlogq\t{%4, %3, %2, %0|%0, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vternlogv8di },
    &operand_data[4275],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8222 */
  {
    "avx512f_vternlogv8di_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpternlogq\t{%4, %3, %2, %0%{%6%}%N5|%0%{%6%}%N5, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vternlogv8di_maskz_1 },
    &operand_data[4275],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8222 */
  {
    "avx512vl_vternlogv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpternlogq\t{%4, %3, %2, %0|%0, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vternlogv4di },
    &operand_data[4282],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8222 */
  {
    "avx512vl_vternlogv4di_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpternlogq\t{%4, %3, %2, %0%{%6%}%N5|%0%{%6%}%N5, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vternlogv4di_maskz_1 },
    &operand_data[4282],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8222 */
  {
    "avx512vl_vternlogv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpternlogq\t{%4, %3, %2, %0|%0, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vternlogv2di },
    &operand_data[4289],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8222 */
  {
    "avx512vl_vternlogv2di_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpternlogq\t{%4, %3, %2, %0%{%6%}%N5|%0%{%6%}%N5, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vternlogv2di_maskz_1 },
    &operand_data[4289],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8236 */
  {
    "avx512f_vternlogv16si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpternlogd\t{%4, %3, %2, %0%{%5%}|%0%{%5%}, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vternlogv16si_mask },
    &operand_data[4296],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8236 */
  {
    "avx512vl_vternlogv8si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpternlogd\t{%4, %3, %2, %0%{%5%}|%0%{%5%}, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vternlogv8si_mask },
    &operand_data[4302],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8236 */
  {
    "avx512vl_vternlogv4si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpternlogd\t{%4, %3, %2, %0%{%5%}|%0%{%5%}, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vternlogv4si_mask },
    &operand_data[4308],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8236 */
  {
    "avx512f_vternlogv8di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpternlogq\t{%4, %3, %2, %0%{%5%}|%0%{%5%}, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vternlogv8di_mask },
    &operand_data[4314],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8236 */
  {
    "avx512vl_vternlogv4di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpternlogq\t{%4, %3, %2, %0%{%5%}|%0%{%5%}, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vternlogv4di_mask },
    &operand_data[4320],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8236 */
  {
    "avx512vl_vternlogv2di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpternlogq\t{%4, %3, %2, %0%{%5%}|%0%{%5%}, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vternlogv2di_mask },
    &operand_data[4326],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8253 */
  {
    "avx512f_getexpv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetexpps\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_getexpv16sf },
    &operand_data[4332],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8253 */
  {
    "avx512f_getexpv16sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetexpps\t{%r2%1, %0|%0, %1%r2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_getexpv16sf_round },
    &operand_data[4334],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8253 */
  {
    "avx512f_getexpv16sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetexpps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_getexpv16sf_mask },
    &operand_data[4337],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8253 */
  {
    "avx512f_getexpv16sf_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetexpps\t{%r4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%r4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_getexpv16sf_mask_round },
    &operand_data[4341],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8253 */
  {
    "avx512vl_getexpv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetexpps\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_getexpv8sf },
    &operand_data[4346],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8253 */
  {
    "avx512vl_getexpv8sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetexpps\t{%r2%1, %0|%0, %1%r2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_getexpv8sf_round },
    &operand_data[4348],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8253 */
  {
    "avx512vl_getexpv8sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetexpps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_getexpv8sf_mask },
    &operand_data[4351],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8253 */
  {
    "avx512vl_getexpv8sf_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetexpps\t{%r4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%r4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_getexpv8sf_mask_round },
    &operand_data[4355],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8253 */
  {
    "avx512vl_getexpv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetexpps\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_getexpv4sf },
    &operand_data[4360],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8253 */
  {
    "avx512vl_getexpv4sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetexpps\t{%r2%1, %0|%0, %1%r2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_getexpv4sf_round },
    &operand_data[4362],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8253 */
  {
    "avx512vl_getexpv4sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetexpps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_getexpv4sf_mask },
    &operand_data[4365],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8253 */
  {
    "avx512vl_getexpv4sf_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetexpps\t{%r4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%r4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_getexpv4sf_mask_round },
    &operand_data[4369],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8253 */
  {
    "avx512f_getexpv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetexppd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_getexpv8df },
    &operand_data[4374],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8253 */
  {
    "avx512f_getexpv8df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetexppd\t{%r2%1, %0|%0, %1%r2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_getexpv8df_round },
    &operand_data[4376],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8253 */
  {
    "avx512f_getexpv8df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetexppd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_getexpv8df_mask },
    &operand_data[4379],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8253 */
  {
    "avx512f_getexpv8df_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetexppd\t{%r4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%r4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_getexpv8df_mask_round },
    &operand_data[4383],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8253 */
  {
    "avx512vl_getexpv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetexppd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_getexpv4df },
    &operand_data[4388],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8253 */
  {
    "avx512vl_getexpv4df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetexppd\t{%r2%1, %0|%0, %1%r2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_getexpv4df_round },
    &operand_data[4390],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8253 */
  {
    "avx512vl_getexpv4df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetexppd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_getexpv4df_mask },
    &operand_data[4393],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8253 */
  {
    "avx512vl_getexpv4df_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetexppd\t{%r4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%r4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_getexpv4df_mask_round },
    &operand_data[4397],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8253 */
  {
    "avx512vl_getexpv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetexppd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_getexpv2df },
    &operand_data[4402],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8253 */
  {
    "avx512vl_getexpv2df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetexppd\t{%r2%1, %0|%0, %1%r2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_getexpv2df_round },
    &operand_data[4404],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8253 */
  {
    "avx512vl_getexpv2df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetexppd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_getexpv2df_mask },
    &operand_data[4407],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8253 */
  {
    "avx512vl_getexpv2df_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetexppd\t{%r4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%r4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_getexpv2df_mask_round },
    &operand_data[4411],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8262 */
  {
    "avx512f_sgetexpv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetexpss\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sgetexpv4sf },
    &operand_data[4180],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8262 */
  {
    "avx512f_sgetexpv4sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetexpss\t{%r3%2, %1, %0|%0, %1, %2%r3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sgetexpv4sf_round },
    &operand_data[4416],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8262 */
  {
    "avx512f_sgetexpv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetexpsd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sgetexpv2df },
    &operand_data[4187],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8262 */
  {
    "avx512f_sgetexpv2df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetexpsd\t{%r3%2, %1, %0|%0, %1, %2%r3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sgetexpv2df_round },
    &operand_data[4420],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8276 */
  {
    "*avx512f_alignv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "valignd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4424],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8276 */
  {
    "avx512f_alignv16si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "valignd\t{%3, %2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_alignv16si_mask },
    &operand_data[4424],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8276 */
  {
    "*avx512vl_alignv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "valignd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4430],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8276 */
  {
    "avx512vl_alignv8si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "valignd\t{%3, %2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_alignv8si_mask },
    &operand_data[4430],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8276 */
  {
    "*avx512vl_alignv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "valignd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4436],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8276 */
  {
    "avx512vl_alignv4si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "valignd\t{%3, %2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_alignv4si_mask },
    &operand_data[4436],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8276 */
  {
    "*avx512f_alignv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "valignq\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4442],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8276 */
  {
    "avx512f_alignv8di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "valignq\t{%3, %2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_alignv8di_mask },
    &operand_data[4442],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8276 */
  {
    "*avx512vl_alignv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "valignq\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4448],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8276 */
  {
    "avx512vl_alignv4di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "valignq\t{%3, %2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_alignv4di_mask },
    &operand_data[4448],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8276 */
  {
    "*avx512vl_alignv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "valignq\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4454],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8276 */
  {
    "avx512vl_alignv2di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "valignq\t{%3, %2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_alignv2di_mask },
    &operand_data[4454],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8335 */
  {
    "avx512f_fixupimmv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmps\t{%4, %3, %2, %0|%0, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fixupimmv16sf },
    &operand_data[4460],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8335 */
  {
    "avx512f_fixupimmv16sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmps\t{%4, %r5%3, %2, %0|%0, %2, %3%r5, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fixupimmv16sf_round },
    &operand_data[4465],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8335 */
  {
    "avx512f_fixupimmv16sf_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmps\t{%4, %3, %2, %0%{%6%}%N5|%0%{%6%}%N5, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fixupimmv16sf_maskz_1 },
    &operand_data[4471],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8335 */
  {
    "avx512f_fixupimmv16sf_maskz_1_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmps\t{%4, %r7%3, %2, %0%{%6%}%N5|%0%{%6%}%N5, %2, %3%r7, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fixupimmv16sf_maskz_1_round },
    &operand_data[4478],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8335 */
  {
    "avx512vl_fixupimmv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmps\t{%4, %3, %2, %0|%0, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fixupimmv8sf },
    &operand_data[4486],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8335 */
  {
    "avx512vl_fixupimmv8sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmps\t{%4, %r5%3, %2, %0|%0, %2, %3%r5, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fixupimmv8sf_round },
    &operand_data[4491],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8335 */
  {
    "avx512vl_fixupimmv8sf_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmps\t{%4, %3, %2, %0%{%6%}%N5|%0%{%6%}%N5, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fixupimmv8sf_maskz_1 },
    &operand_data[4497],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8335 */
  {
    "avx512vl_fixupimmv8sf_maskz_1_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmps\t{%4, %r7%3, %2, %0%{%6%}%N5|%0%{%6%}%N5, %2, %3%r7, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fixupimmv8sf_maskz_1_round },
    &operand_data[4504],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8335 */
  {
    "avx512vl_fixupimmv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmps\t{%4, %3, %2, %0|%0, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fixupimmv4sf },
    &operand_data[4512],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8335 */
  {
    "avx512vl_fixupimmv4sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmps\t{%4, %r5%3, %2, %0|%0, %2, %3%r5, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fixupimmv4sf_round },
    &operand_data[4517],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8335 */
  {
    "avx512vl_fixupimmv4sf_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmps\t{%4, %3, %2, %0%{%6%}%N5|%0%{%6%}%N5, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fixupimmv4sf_maskz_1 },
    &operand_data[4523],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8335 */
  {
    "avx512vl_fixupimmv4sf_maskz_1_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmps\t{%4, %r7%3, %2, %0%{%6%}%N5|%0%{%6%}%N5, %2, %3%r7, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fixupimmv4sf_maskz_1_round },
    &operand_data[4530],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8335 */
  {
    "avx512f_fixupimmv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmpd\t{%4, %3, %2, %0|%0, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fixupimmv8df },
    &operand_data[4538],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8335 */
  {
    "avx512f_fixupimmv8df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmpd\t{%4, %r5%3, %2, %0|%0, %2, %3%r5, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fixupimmv8df_round },
    &operand_data[4543],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8335 */
  {
    "avx512f_fixupimmv8df_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmpd\t{%4, %3, %2, %0%{%6%}%N5|%0%{%6%}%N5, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fixupimmv8df_maskz_1 },
    &operand_data[4549],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8335 */
  {
    "avx512f_fixupimmv8df_maskz_1_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmpd\t{%4, %r7%3, %2, %0%{%6%}%N5|%0%{%6%}%N5, %2, %3%r7, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fixupimmv8df_maskz_1_round },
    &operand_data[4556],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8335 */
  {
    "avx512vl_fixupimmv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmpd\t{%4, %3, %2, %0|%0, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fixupimmv4df },
    &operand_data[4564],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8335 */
  {
    "avx512vl_fixupimmv4df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmpd\t{%4, %r5%3, %2, %0|%0, %2, %3%r5, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fixupimmv4df_round },
    &operand_data[4569],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8335 */
  {
    "avx512vl_fixupimmv4df_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmpd\t{%4, %3, %2, %0%{%6%}%N5|%0%{%6%}%N5, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fixupimmv4df_maskz_1 },
    &operand_data[4575],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8335 */
  {
    "avx512vl_fixupimmv4df_maskz_1_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmpd\t{%4, %r7%3, %2, %0%{%6%}%N5|%0%{%6%}%N5, %2, %3%r7, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fixupimmv4df_maskz_1_round },
    &operand_data[4582],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8335 */
  {
    "avx512vl_fixupimmv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmpd\t{%4, %3, %2, %0|%0, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fixupimmv2df },
    &operand_data[4590],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8335 */
  {
    "avx512vl_fixupimmv2df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmpd\t{%4, %r5%3, %2, %0|%0, %2, %3%r5, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fixupimmv2df_round },
    &operand_data[4595],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8335 */
  {
    "avx512vl_fixupimmv2df_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmpd\t{%4, %3, %2, %0%{%6%}%N5|%0%{%6%}%N5, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fixupimmv2df_maskz_1 },
    &operand_data[4601],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8335 */
  {
    "avx512vl_fixupimmv2df_maskz_1_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmpd\t{%4, %r7%3, %2, %0%{%6%}%N5|%0%{%6%}%N5, %2, %3%r7, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fixupimmv2df_maskz_1_round },
    &operand_data[4608],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8348 */
  {
    "avx512f_fixupimmv16sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmps\t{%4, %3, %2, %0%{%5%}|%0%{%5%}, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fixupimmv16sf_mask },
    &operand_data[4616],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8348 */
  {
    "avx512f_fixupimmv16sf_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmps\t{%4, %r6%3, %2, %0%{%5%}|%0%{%5%}, %2, %3%r6, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fixupimmv16sf_mask_round },
    &operand_data[4622],
    7,
    7,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8348 */
  {
    "avx512vl_fixupimmv8sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmps\t{%4, %3, %2, %0%{%5%}|%0%{%5%}, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fixupimmv8sf_mask },
    &operand_data[4629],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8348 */
  {
    "avx512vl_fixupimmv8sf_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmps\t{%4, %r6%3, %2, %0%{%5%}|%0%{%5%}, %2, %3%r6, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fixupimmv8sf_mask_round },
    &operand_data[4635],
    7,
    7,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8348 */
  {
    "avx512vl_fixupimmv4sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmps\t{%4, %3, %2, %0%{%5%}|%0%{%5%}, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fixupimmv4sf_mask },
    &operand_data[4642],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8348 */
  {
    "avx512vl_fixupimmv4sf_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmps\t{%4, %r6%3, %2, %0%{%5%}|%0%{%5%}, %2, %3%r6, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fixupimmv4sf_mask_round },
    &operand_data[4648],
    7,
    7,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8348 */
  {
    "avx512f_fixupimmv8df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmpd\t{%4, %3, %2, %0%{%5%}|%0%{%5%}, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fixupimmv8df_mask },
    &operand_data[4655],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8348 */
  {
    "avx512f_fixupimmv8df_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmpd\t{%4, %r6%3, %2, %0%{%5%}|%0%{%5%}, %2, %3%r6, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fixupimmv8df_mask_round },
    &operand_data[4661],
    7,
    7,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8348 */
  {
    "avx512vl_fixupimmv4df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmpd\t{%4, %3, %2, %0%{%5%}|%0%{%5%}, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fixupimmv4df_mask },
    &operand_data[4668],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8348 */
  {
    "avx512vl_fixupimmv4df_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmpd\t{%4, %r6%3, %2, %0%{%5%}|%0%{%5%}, %2, %3%r6, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fixupimmv4df_mask_round },
    &operand_data[4674],
    7,
    7,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8348 */
  {
    "avx512vl_fixupimmv2df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmpd\t{%4, %3, %2, %0%{%5%}|%0%{%5%}, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fixupimmv2df_mask },
    &operand_data[4681],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8348 */
  {
    "avx512vl_fixupimmv2df_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmpd\t{%4, %r6%3, %2, %0%{%5%}|%0%{%5%}, %2, %3%r6, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fixupimmv2df_mask_round },
    &operand_data[4687],
    7,
    7,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8380 */
  {
    "avx512f_sfixupimmv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmss\t{%4, %3, %2, %0|%0, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sfixupimmv4sf },
    &operand_data[4694],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8380 */
  {
    "avx512f_sfixupimmv4sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmss\t{%4, %r5%3, %2, %0|%0, %2, %3%r5, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sfixupimmv4sf_round },
    &operand_data[4699],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8380 */
  {
    "avx512f_sfixupimmv4sf_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmss\t{%4, %3, %2, %0%{%6%}%N5|%0%{%6%}%N5, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sfixupimmv4sf_maskz_1 },
    &operand_data[4705],
    7,
    7,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8380 */
  {
    "avx512f_sfixupimmv4sf_maskz_1_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmss\t{%4, %r7%3, %2, %0%{%6%}%N5|%0%{%6%}%N5, %2, %3%r7, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sfixupimmv4sf_maskz_1_round },
    &operand_data[4712],
    8,
    8,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8380 */
  {
    "avx512f_sfixupimmv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmsd\t{%4, %3, %2, %0|%0, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sfixupimmv2df },
    &operand_data[4720],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8380 */
  {
    "avx512f_sfixupimmv2df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmsd\t{%4, %r5%3, %2, %0|%0, %2, %3%r5, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sfixupimmv2df_round },
    &operand_data[4725],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8380 */
  {
    "avx512f_sfixupimmv2df_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmsd\t{%4, %3, %2, %0%{%6%}%N5|%0%{%6%}%N5, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sfixupimmv2df_maskz_1 },
    &operand_data[4731],
    7,
    7,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8380 */
  {
    "avx512f_sfixupimmv2df_maskz_1_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmsd\t{%4, %r7%3, %2, %0%{%6%}%N5|%0%{%6%}%N5, %2, %3%r7, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sfixupimmv2df_maskz_1_round },
    &operand_data[4738],
    8,
    8,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8396 */
  {
    "avx512f_sfixupimmv4sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmss\t{%4, %3, %2, %0%{%5%}|%0%{%5%}, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sfixupimmv4sf_mask },
    &operand_data[4746],
    6,
    6,
    2,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8396 */
  {
    "avx512f_sfixupimmv4sf_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmss\t{%4, %r6%3, %2, %0%{%5%}|%0%{%5%}, %2, %3%r6, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sfixupimmv4sf_mask_round },
    &operand_data[4752],
    7,
    7,
    2,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8396 */
  {
    "avx512f_sfixupimmv2df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmsd\t{%4, %3, %2, %0%{%5%}|%0%{%5%}, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sfixupimmv2df_mask },
    &operand_data[4759],
    6,
    6,
    2,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8396 */
  {
    "avx512f_sfixupimmv2df_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfixupimmsd\t{%4, %r6%3, %2, %0%{%5%}|%0%{%5%}, %2, %3%r6, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sfixupimmv2df_mask_round },
    &operand_data[4765],
    7,
    7,
    2,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8415 */
  {
    "avx512f_rndscalev16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrndscaleps\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_rndscalev16sf },
    &operand_data[2594],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8415 */
  {
    "avx512f_rndscalev16sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrndscaleps\t{%2, %r3%1, %0|%0, %1%r3, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_rndscalev16sf_round },
    &operand_data[4772],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8415 */
  {
    "avx512f_rndscalev16sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrndscaleps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_rndscalev16sf_mask },
    &operand_data[2594],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8415 */
  {
    "avx512f_rndscalev16sf_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrndscaleps\t{%2, %r5%1, %0%{%4%}%N3|%0%{%4%}%N3, %1%r5, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_rndscalev16sf_mask_round },
    &operand_data[4776],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8415 */
  {
    "avx512vl_rndscalev8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrndscaleps\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rndscalev8sf },
    &operand_data[2599],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8415 */
  {
    "avx512vl_rndscalev8sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrndscaleps\t{%2, %r3%1, %0|%0, %1%r3, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rndscalev8sf_round },
    &operand_data[4782],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8415 */
  {
    "avx512vl_rndscalev8sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrndscaleps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rndscalev8sf_mask },
    &operand_data[2599],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8415 */
  {
    "avx512vl_rndscalev8sf_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrndscaleps\t{%2, %r5%1, %0%{%4%}%N3|%0%{%4%}%N3, %1%r5, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rndscalev8sf_mask_round },
    &operand_data[4786],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8415 */
  {
    "avx512vl_rndscalev4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrndscaleps\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rndscalev4sf },
    &operand_data[2604],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8415 */
  {
    "avx512vl_rndscalev4sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrndscaleps\t{%2, %r3%1, %0|%0, %1%r3, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rndscalev4sf_round },
    &operand_data[4792],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8415 */
  {
    "avx512vl_rndscalev4sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrndscaleps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rndscalev4sf_mask },
    &operand_data[2604],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8415 */
  {
    "avx512vl_rndscalev4sf_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrndscaleps\t{%2, %r5%1, %0%{%4%}%N3|%0%{%4%}%N3, %1%r5, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rndscalev4sf_mask_round },
    &operand_data[4796],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8415 */
  {
    "avx512f_rndscalev8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrndscalepd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_rndscalev8df },
    &operand_data[2609],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8415 */
  {
    "avx512f_rndscalev8df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrndscalepd\t{%2, %r3%1, %0|%0, %1%r3, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_rndscalev8df_round },
    &operand_data[4802],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8415 */
  {
    "avx512f_rndscalev8df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrndscalepd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_rndscalev8df_mask },
    &operand_data[2609],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8415 */
  {
    "avx512f_rndscalev8df_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrndscalepd\t{%2, %r5%1, %0%{%4%}%N3|%0%{%4%}%N3, %1%r5, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_rndscalev8df_mask_round },
    &operand_data[4806],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8415 */
  {
    "avx512vl_rndscalev4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrndscalepd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rndscalev4df },
    &operand_data[2614],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8415 */
  {
    "avx512vl_rndscalev4df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrndscalepd\t{%2, %r3%1, %0|%0, %1%r3, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rndscalev4df_round },
    &operand_data[4812],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8415 */
  {
    "avx512vl_rndscalev4df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrndscalepd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rndscalev4df_mask },
    &operand_data[2614],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8415 */
  {
    "avx512vl_rndscalev4df_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrndscalepd\t{%2, %r5%1, %0%{%4%}%N3|%0%{%4%}%N3, %1%r5, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rndscalev4df_mask_round },
    &operand_data[4816],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8415 */
  {
    "avx512vl_rndscalev2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrndscalepd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rndscalev2df },
    &operand_data[2619],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8415 */
  {
    "avx512vl_rndscalev2df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrndscalepd\t{%2, %r3%1, %0|%0, %1%r3, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rndscalev2df_round },
    &operand_data[4822],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8415 */
  {
    "avx512vl_rndscalev2df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrndscalepd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rndscalev2df_mask },
    &operand_data[2619],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8415 */
  {
    "avx512vl_rndscalev2df_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrndscalepd\t{%2, %r5%1, %0%{%4%}%N3|%0%{%4%}%N3, %1%r5, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rndscalev2df_mask_round },
    &operand_data[4826],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8427 */
  {
    "avx512f_rndscalev4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrndscaless\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_rndscalev4sf },
    &operand_data[4832],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8427 */
  {
    "avx512f_rndscalev4sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrndscaless\t{%3, %r4%2, %1, %0|%0, %1, %2%r4, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_rndscalev4sf_round },
    &operand_data[4836],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8427 */
  {
    "avx512f_rndscalev2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrndscalesd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_rndscalev2df },
    &operand_data[4841],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8427 */
  {
    "avx512f_rndscalev2df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrndscalesd\t{%3, %r4%2, %1, %0|%0, %1, %2%r4, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_rndscalev2df_round },
    &operand_data[4845],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8444 */
  {
    "avx512f_shufps512_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2466 },
#else
    { 0, 0, output_2466 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_shufps512_1 },
    &operand_data[4850],
    19,
    19,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8444 */
  {
    "avx512f_shufps512_1_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2467 },
#else
    { 0, 0, output_2467 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_shufps512_1_mask },
    &operand_data[4850],
    21,
    21,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8517 */
  {
    "avx512f_shufpd512_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2468 },
#else
    { 0, 0, output_2468 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_shufpd512_1 },
    &operand_data[4871],
    11,
    11,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8517 */
  {
    "avx512f_shufpd512_1_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2469 },
#else
    { 0, 0, output_2469 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_shufpd512_1_mask },
    &operand_data[4871],
    13,
    13,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8570 */
  {
    "avx_shufpd256_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2470 },
#else
    { 0, 0, output_2470 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_shufpd256_1 },
    &operand_data[4884],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8570 */
  {
    "avx_shufpd256_1_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2471 },
#else
    { 0, 0, output_2471 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_shufpd256_1_mask },
    &operand_data[4884],
    9,
    9,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8611 */
  {
    "sse2_shufpd_v2df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2472 },
#else
    { 0, 0, output_2472 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_shufpd_v2df_mask },
    &operand_data[4893],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8637 */
  {
    "avx2_interleave_highv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpunpckhqdq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_interleave_highv4di },
    &operand_data[1950],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8637 */
  {
    "avx2_interleave_highv4di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpunpckhqdq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_interleave_highv4di_mask },
    &operand_data[4900],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8653 */
  {
    "*avx512f_interleave_highv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpunpckhqdq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1946],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8653 */
  {
    "avx512f_interleave_highv8di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpunpckhqdq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_interleave_highv8di_mask },
    &operand_data[4905],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8669 */
  {
    "vec_interleave_highv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2477 },
#else
    { 0, output_2477, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_interleave_highv2di },
    &operand_data[4910],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8669 */
  {
    "vec_interleave_highv2di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2478 },
#else
    { 0, output_2478, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_interleave_highv2di_mask },
    &operand_data[4910],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8687 */
  {
    "avx2_interleave_lowv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpunpcklqdq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_interleave_lowv4di },
    &operand_data[1950],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8687 */
  {
    "avx2_interleave_lowv4di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpunpcklqdq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_interleave_lowv4di_mask },
    &operand_data[4900],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8703 */
  {
    "*avx512f_interleave_lowv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpunpcklqdq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1946],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8703 */
  {
    "avx512f_interleave_lowv8di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpunpcklqdq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_interleave_lowv8di_mask },
    &operand_data[4905],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8719 */
  {
    "vec_interleave_lowv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2483 },
#else
    { 0, output_2483, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_interleave_lowv2di },
    &operand_data[4910],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8719 */
  {
    "vec_interleave_lowv2di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2484 },
#else
    { 0, output_2484, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_interleave_lowv2di_mask },
    &operand_data[4910],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8737 */
  {
    "sse2_shufpd_v2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2485 },
#else
    { 0, 0, output_2485 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_shufpd_v2di },
    &operand_data[4915],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8737 */
  {
    "sse2_shufpd_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2486 },
#else
    { 0, 0, output_2486 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_shufpd_v2df },
    &operand_data[4920],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8770 */
  {
    "sse2_storehpd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2487 },
#else
    { 0, output_2487, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_storehpd },
    &operand_data[4925],
    2,
    2,
    0,
    6,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8803 */
  {
    "*vec_extractv2df_1_sse",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2488 },
#else
    { 0, output_2488, 0 },
#endif
    { 0 },
    &operand_data[4927],
    2,
    2,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8819 */
  {
    "sse2_storelpd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2489 },
#else
    { 0, output_2489, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_storelpd },
    &operand_data[4929],
    2,
    2,
    0,
    5,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8848 */
  {
    "*vec_extractv2df_0_sse",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2490 },
#else
    { 0, output_2490, 0 },
#endif
    { 0 },
    &operand_data[4931],
    2,
    2,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8884 */
  {
    "sse2_loadhpd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2491 },
#else
    { 0, output_2491, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_loadhpd },
    &operand_data[4933],
    3,
    3,
    0,
    7,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8943 */
  {
    "sse2_loadlpd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2492 },
#else
    { 0, output_2492, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_loadlpd },
    &operand_data[4936],
    3,
    3,
    0,
    11,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9004 */
  {
    "sse2_movsd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2493 },
#else
    { 0, output_2493, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_movsd },
    &operand_data[4939],
    3,
    3,
    0,
    9,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9046 */
  {
    "vec_dupv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2494 },
#else
    { 0, output_2494, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_dupv2df },
    &operand_data[4942],
    2,
    2,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9046 */
  {
    "vec_dupv2df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2495 },
#else
    { 0, output_2495, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_dupv2df_mask },
    &operand_data[4942],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9060 */
  {
    "vec_concatv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2496 },
#else
    { 0, output_2496, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_concatv2df },
    &operand_data[4946],
    3,
    3,
    0,
    10,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9126 */
  {
    "*avx512f_ss_truncatev16siv16qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsdb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4949],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9126 */
  {
    "*avx512f_truncatev16siv16qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovdb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4949],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9126 */
  {
    "*avx512f_us_truncatev16siv16qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusdb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4949],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9126 */
  {
    "*avx512f_ss_truncatev16siv16hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsdw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4951],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9126 */
  {
    "*avx512f_truncatev16siv16hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovdw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4951],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9126 */
  {
    "*avx512f_us_truncatev16siv16hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusdw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4951],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9126 */
  {
    "*avx512f_ss_truncatev8div8si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsqd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4953],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9126 */
  {
    "*avx512f_truncatev8div8si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovqd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4953],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9126 */
  {
    "*avx512f_us_truncatev8div8si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusqd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4953],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9126 */
  {
    "*avx512f_ss_truncatev8div8hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsqw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4955],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9126 */
  {
    "*avx512f_truncatev8div8hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovqw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4955],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9126 */
  {
    "*avx512f_us_truncatev8div8hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusqw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4955],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9137 */
  {
    "avx512f_ss_truncatev16siv16qi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsdb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_ss_truncatev16siv16qi2_mask },
    &operand_data[4957],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9137 */
  {
    "avx512f_truncatev16siv16qi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovdb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_truncatev16siv16qi2_mask },
    &operand_data[4957],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9137 */
  {
    "avx512f_us_truncatev16siv16qi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusdb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_us_truncatev16siv16qi2_mask },
    &operand_data[4957],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9137 */
  {
    "avx512f_ss_truncatev16siv16hi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsdw\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_ss_truncatev16siv16hi2_mask },
    &operand_data[4961],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9137 */
  {
    "avx512f_truncatev16siv16hi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovdw\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_truncatev16siv16hi2_mask },
    &operand_data[4961],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9137 */
  {
    "avx512f_us_truncatev16siv16hi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusdw\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_us_truncatev16siv16hi2_mask },
    &operand_data[4961],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9137 */
  {
    "avx512f_ss_truncatev8div8si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsqd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_ss_truncatev8div8si2_mask },
    &operand_data[4965],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9137 */
  {
    "avx512f_truncatev8div8si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovqd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_truncatev8div8si2_mask },
    &operand_data[4965],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9137 */
  {
    "avx512f_us_truncatev8div8si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusqd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_us_truncatev8div8si2_mask },
    &operand_data[4965],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9137 */
  {
    "avx512f_ss_truncatev8div8hi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsqw\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_ss_truncatev8div8hi2_mask },
    &operand_data[4969],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9137 */
  {
    "avx512f_truncatev8div8hi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovqw\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_truncatev8div8hi2_mask },
    &operand_data[4969],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9137 */
  {
    "avx512f_us_truncatev8div8hi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusqw\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_us_truncatev8div8hi2_mask },
    &operand_data[4969],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9160 */
  {
    "avx512bw_ss_truncatev32hiv32qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovswb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_ss_truncatev32hiv32qi2 },
    &operand_data[4973],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9160 */
  {
    "avx512bw_truncatev32hiv32qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovwb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_truncatev32hiv32qi2 },
    &operand_data[4973],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9160 */
  {
    "avx512bw_us_truncatev32hiv32qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovuswb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_us_truncatev32hiv32qi2 },
    &operand_data[4973],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9171 */
  {
    "avx512bw_ss_truncatev32hiv32qi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovswb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_ss_truncatev32hiv32qi2_mask },
    &operand_data[4973],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9171 */
  {
    "avx512bw_truncatev32hiv32qi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovwb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_truncatev32hiv32qi2_mask },
    &operand_data[4973],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9171 */
  {
    "avx512bw_us_truncatev32hiv32qi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovuswb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_us_truncatev32hiv32qi2_mask },
    &operand_data[4973],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9199 */
  {
    "*avx512vl_ss_truncatev4div4si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsqd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4977],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9199 */
  {
    "*avx512vl_truncatev4div4si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovqd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4977],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9199 */
  {
    "*avx512vl_us_truncatev4div4si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusqd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4977],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9199 */
  {
    "*avx512vl_ss_truncatev8siv8hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsdw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4979],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9199 */
  {
    "*avx512vl_truncatev8siv8hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovdw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4979],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9199 */
  {
    "*avx512vl_us_truncatev8siv8hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusdw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4979],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9199 */
  {
    "*avx512vl_ss_truncatev16hiv16qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovswb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4981],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9199 */
  {
    "*avx512vl_truncatev16hiv16qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovwb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4981],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9199 */
  {
    "*avx512vl_us_truncatev16hiv16qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovuswb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4981],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9210 */
  {
    "avx512vl_ss_truncatev4div4si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsqd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ss_truncatev4div4si2_mask },
    &operand_data[4983],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9210 */
  {
    "avx512vl_truncatev4div4si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovqd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_truncatev4div4si2_mask },
    &operand_data[4983],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9210 */
  {
    "avx512vl_us_truncatev4div4si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusqd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_us_truncatev4div4si2_mask },
    &operand_data[4983],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9210 */
  {
    "avx512vl_ss_truncatev8siv8hi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsdw\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ss_truncatev8siv8hi2_mask },
    &operand_data[4987],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9210 */
  {
    "avx512vl_truncatev8siv8hi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovdw\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_truncatev8siv8hi2_mask },
    &operand_data[4987],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9210 */
  {
    "avx512vl_us_truncatev8siv8hi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusdw\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_us_truncatev8siv8hi2_mask },
    &operand_data[4987],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9210 */
  {
    "avx512vl_ss_truncatev16hiv16qi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovswb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ss_truncatev16hiv16qi2_mask },
    &operand_data[4991],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9210 */
  {
    "avx512vl_truncatev16hiv16qi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovwb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_truncatev16hiv16qi2_mask },
    &operand_data[4991],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9210 */
  {
    "avx512vl_us_truncatev16hiv16qi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovuswb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_us_truncatev16hiv16qi2_mask },
    &operand_data[4991],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9241 */
  {
    "*avx512vl_ss_truncatev4div4qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsqb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4995],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9241 */
  {
    "*avx512vl_truncatev4div4qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovqb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4995],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9241 */
  {
    "*avx512vl_us_truncatev4div4qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusqb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4995],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9241 */
  {
    "*avx512vl_ss_truncatev2div2qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsqb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4998],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9241 */
  {
    "*avx512vl_truncatev2div2qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovqb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4998],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9241 */
  {
    "*avx512vl_us_truncatev2div2qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusqb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4998],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9241 */
  {
    "*avx512vl_ss_truncatev8siv8qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsdb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5001],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9241 */
  {
    "*avx512vl_truncatev8siv8qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovdb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5001],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9241 */
  {
    "*avx512vl_us_truncatev8siv8qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusdb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5001],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9241 */
  {
    "*avx512vl_ss_truncatev4siv4qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsdb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5004],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9241 */
  {
    "*avx512vl_truncatev4siv4qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovdb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5004],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9241 */
  {
    "*avx512vl_us_truncatev4siv4qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusdb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5004],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9241 */
  {
    "*avx512vl_ss_truncatev8hiv8qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovswb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5007],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9241 */
  {
    "*avx512vl_truncatev8hiv8qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovwb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5007],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9241 */
  {
    "*avx512vl_us_truncatev8hiv8qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovuswb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5007],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9253 */
  {
    "*avx512vl_ss_truncatev2div2qi2_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsqb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5010],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9253 */
  {
    "*avx512vl_truncatev2div2qi2_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovqb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5010],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9253 */
  {
    "*avx512vl_us_truncatev2div2qi2_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusqb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5010],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9274 */
  {
    "avx512vl_ss_truncatev2div2qi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsqb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ss_truncatev2div2qi2_mask },
    &operand_data[5012],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9274 */
  {
    "avx512vl_truncatev2div2qi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovqb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_truncatev2div2qi2_mask },
    &operand_data[5012],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9274 */
  {
    "avx512vl_us_truncatev2div2qi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusqb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_us_truncatev2div2qi2_mask },
    &operand_data[5012],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9297 */
  {
    "*avx512vl_ss_truncatev2div2qi2_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsqb\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5016],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9297 */
  {
    "*avx512vl_truncatev2div2qi2_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovqb\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5016],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9297 */
  {
    "*avx512vl_us_truncatev2div2qi2_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusqb\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5016],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9318 */
  {
    "avx512vl_ss_truncatev2div2qi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsqb\t{%1, %0%{%2%}|%w0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ss_truncatev2div2qi2_mask_store },
    &operand_data[5019],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9318 */
  {
    "avx512vl_truncatev2div2qi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovqb\t{%1, %0%{%2%}|%w0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_truncatev2div2qi2_mask_store },
    &operand_data[5019],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9318 */
  {
    "avx512vl_us_truncatev2div2qi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusqb\t{%1, %0%{%2%}|%w0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_us_truncatev2div2qi2_mask_store },
    &operand_data[5019],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9344 */
  {
    "*avx512vl_ss_truncatev4siv4qi2_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsdb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5022],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9344 */
  {
    "*avx512vl_truncatev4siv4qi2_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovdb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5022],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9344 */
  {
    "*avx512vl_us_truncatev4siv4qi2_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusdb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5022],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9344 */
  {
    "*avx512vl_ss_truncatev4div4qi2_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsqb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5024],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9344 */
  {
    "*avx512vl_truncatev4div4qi2_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovqb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5024],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9344 */
  {
    "*avx512vl_us_truncatev4div4qi2_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusqb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5024],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9364 */
  {
    "avx512vl_ss_truncatev4siv4qi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsdb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ss_truncatev4siv4qi2_mask },
    &operand_data[5026],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9364 */
  {
    "avx512vl_truncatev4siv4qi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovdb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_truncatev4siv4qi2_mask },
    &operand_data[5026],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9364 */
  {
    "avx512vl_us_truncatev4siv4qi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusdb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_us_truncatev4siv4qi2_mask },
    &operand_data[5026],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9364 */
  {
    "avx512vl_ss_truncatev4div4qi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsqb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ss_truncatev4div4qi2_mask },
    &operand_data[5030],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9364 */
  {
    "avx512vl_truncatev4div4qi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovqb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_truncatev4div4qi2_mask },
    &operand_data[5030],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9364 */
  {
    "avx512vl_us_truncatev4div4qi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusqb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_us_truncatev4div4qi2_mask },
    &operand_data[5030],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9387 */
  {
    "*avx512vl_ss_truncatev4siv4qi2_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsdb\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5034],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9387 */
  {
    "*avx512vl_truncatev4siv4qi2_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovdb\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5034],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9387 */
  {
    "*avx512vl_us_truncatev4siv4qi2_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusdb\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5034],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9387 */
  {
    "*avx512vl_ss_truncatev4div4qi2_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsqb\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5037],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9387 */
  {
    "*avx512vl_truncatev4div4qi2_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovqb\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5037],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9387 */
  {
    "*avx512vl_us_truncatev4div4qi2_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusqb\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5037],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9408 */
  {
    "avx512vl_ss_truncatev4siv4qi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2590 },
#else
    { 0, 0, output_2590 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ss_truncatev4siv4qi2_mask_store },
    &operand_data[5040],
    3,
    3,
    2,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9408 */
  {
    "avx512vl_truncatev4siv4qi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2591 },
#else
    { 0, 0, output_2591 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_truncatev4siv4qi2_mask_store },
    &operand_data[5040],
    3,
    3,
    2,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9408 */
  {
    "avx512vl_us_truncatev4siv4qi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2592 },
#else
    { 0, 0, output_2592 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_us_truncatev4siv4qi2_mask_store },
    &operand_data[5040],
    3,
    3,
    2,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9408 */
  {
    "avx512vl_ss_truncatev4div4qi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2593 },
#else
    { 0, 0, output_2593 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ss_truncatev4div4qi2_mask_store },
    &operand_data[5043],
    3,
    3,
    2,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9408 */
  {
    "avx512vl_truncatev4div4qi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2594 },
#else
    { 0, 0, output_2594 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_truncatev4div4qi2_mask_store },
    &operand_data[5043],
    3,
    3,
    2,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9408 */
  {
    "avx512vl_us_truncatev4div4qi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2595 },
#else
    { 0, 0, output_2595 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_us_truncatev4div4qi2_mask_store },
    &operand_data[5043],
    3,
    3,
    2,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9441 */
  {
    "*avx512vl_ss_truncatev8hiv8qi2_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovswb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5046],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9441 */
  {
    "*avx512vl_truncatev8hiv8qi2_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovwb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5046],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9441 */
  {
    "*avx512vl_us_truncatev8hiv8qi2_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovuswb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5046],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9441 */
  {
    "*avx512vl_ss_truncatev8siv8qi2_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsdb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5048],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9441 */
  {
    "*avx512vl_truncatev8siv8qi2_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovdb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5048],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9441 */
  {
    "*avx512vl_us_truncatev8siv8qi2_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusdb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5048],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9459 */
  {
    "avx512vl_ss_truncatev8hiv8qi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovswb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ss_truncatev8hiv8qi2_mask },
    &operand_data[5050],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9459 */
  {
    "avx512vl_truncatev8hiv8qi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovwb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_truncatev8hiv8qi2_mask },
    &operand_data[5050],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9459 */
  {
    "avx512vl_us_truncatev8hiv8qi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovuswb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_us_truncatev8hiv8qi2_mask },
    &operand_data[5050],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9459 */
  {
    "avx512vl_ss_truncatev8siv8qi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsdb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ss_truncatev8siv8qi2_mask },
    &operand_data[5054],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9459 */
  {
    "avx512vl_truncatev8siv8qi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovdb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_truncatev8siv8qi2_mask },
    &operand_data[5054],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9459 */
  {
    "avx512vl_us_truncatev8siv8qi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusdb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_us_truncatev8siv8qi2_mask },
    &operand_data[5054],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9482 */
  {
    "*avx512vl_ss_truncatev8hiv8qi2_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovswb\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5058],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9482 */
  {
    "*avx512vl_truncatev8hiv8qi2_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovwb\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5058],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9482 */
  {
    "*avx512vl_us_truncatev8hiv8qi2_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovuswb\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5058],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9482 */
  {
    "*avx512vl_ss_truncatev8siv8qi2_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsdb\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5061],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9482 */
  {
    "*avx512vl_truncatev8siv8qi2_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovdb\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5061],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9482 */
  {
    "*avx512vl_us_truncatev8siv8qi2_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusdb\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5061],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9503 */
  {
    "avx512vl_ss_truncatev8hiv8qi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2614 },
#else
    { 0, 0, output_2614 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ss_truncatev8hiv8qi2_mask_store },
    &operand_data[5064],
    3,
    3,
    2,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9503 */
  {
    "avx512vl_truncatev8hiv8qi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2615 },
#else
    { 0, 0, output_2615 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_truncatev8hiv8qi2_mask_store },
    &operand_data[5064],
    3,
    3,
    2,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9503 */
  {
    "avx512vl_us_truncatev8hiv8qi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2616 },
#else
    { 0, 0, output_2616 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_us_truncatev8hiv8qi2_mask_store },
    &operand_data[5064],
    3,
    3,
    2,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9503 */
  {
    "avx512vl_ss_truncatev8siv8qi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2617 },
#else
    { 0, 0, output_2617 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ss_truncatev8siv8qi2_mask_store },
    &operand_data[5067],
    3,
    3,
    2,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9503 */
  {
    "avx512vl_truncatev8siv8qi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2618 },
#else
    { 0, 0, output_2618 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_truncatev8siv8qi2_mask_store },
    &operand_data[5067],
    3,
    3,
    2,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9503 */
  {
    "avx512vl_us_truncatev8siv8qi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2619 },
#else
    { 0, 0, output_2619 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_us_truncatev8siv8qi2_mask_store },
    &operand_data[5067],
    3,
    3,
    2,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9541 */
  {
    "*avx512vl_ss_truncatev4div4hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsqw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5070],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9541 */
  {
    "*avx512vl_truncatev4div4hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovqw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5070],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9541 */
  {
    "*avx512vl_us_truncatev4div4hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusqw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5070],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9541 */
  {
    "*avx512vl_ss_truncatev2div2hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsqw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5073],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9541 */
  {
    "*avx512vl_truncatev2div2hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovqw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5073],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9541 */
  {
    "*avx512vl_us_truncatev2div2hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusqw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5073],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9541 */
  {
    "*avx512vl_ss_truncatev4siv4hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsdw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5076],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9541 */
  {
    "*avx512vl_truncatev4siv4hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovdw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5076],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9541 */
  {
    "*avx512vl_us_truncatev4siv4hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusdw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5076],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9553 */
  {
    "*avx512vl_ss_truncatev4siv4hi2_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsdw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5079],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9553 */
  {
    "*avx512vl_truncatev4siv4hi2_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovdw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5079],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9553 */
  {
    "*avx512vl_us_truncatev4siv4hi2_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusdw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5079],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9553 */
  {
    "*avx512vl_ss_truncatev4div4hi2_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsqw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5081],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9553 */
  {
    "*avx512vl_truncatev4div4hi2_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovqw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5081],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9553 */
  {
    "*avx512vl_us_truncatev4div4hi2_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusqw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5081],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9569 */
  {
    "avx512vl_ss_truncatev4siv4hi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsdw\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ss_truncatev4siv4hi2_mask },
    &operand_data[5083],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9569 */
  {
    "avx512vl_truncatev4siv4hi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovdw\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_truncatev4siv4hi2_mask },
    &operand_data[5083],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9569 */
  {
    "avx512vl_us_truncatev4siv4hi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusdw\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_us_truncatev4siv4hi2_mask },
    &operand_data[5083],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9569 */
  {
    "avx512vl_ss_truncatev4div4hi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsqw\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ss_truncatev4div4hi2_mask },
    &operand_data[5087],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9569 */
  {
    "avx512vl_truncatev4div4hi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovqw\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_truncatev4div4hi2_mask },
    &operand_data[5087],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9569 */
  {
    "avx512vl_us_truncatev4div4hi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusqw\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_us_truncatev4div4hi2_mask },
    &operand_data[5087],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9588 */
  {
    "*avx512vl_ss_truncatev4siv4hi2_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsdw\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5091],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9588 */
  {
    "*avx512vl_truncatev4siv4hi2_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovdw\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5091],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9588 */
  {
    "*avx512vl_us_truncatev4siv4hi2_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusdw\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5091],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9588 */
  {
    "*avx512vl_ss_truncatev4div4hi2_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsqw\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5094],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9588 */
  {
    "*avx512vl_truncatev4div4hi2_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovqw\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5094],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9588 */
  {
    "*avx512vl_us_truncatev4div4hi2_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusqw\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5094],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9605 */
  {
    "avx512vl_ss_truncatev4siv4hi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2647 },
#else
    { 0, 0, output_2647 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ss_truncatev4siv4hi2_mask_store },
    &operand_data[5097],
    3,
    3,
    2,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9605 */
  {
    "avx512vl_truncatev4siv4hi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2648 },
#else
    { 0, 0, output_2648 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_truncatev4siv4hi2_mask_store },
    &operand_data[5097],
    3,
    3,
    2,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9605 */
  {
    "avx512vl_us_truncatev4siv4hi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2649 },
#else
    { 0, 0, output_2649 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_us_truncatev4siv4hi2_mask_store },
    &operand_data[5097],
    3,
    3,
    2,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9605 */
  {
    "avx512vl_ss_truncatev4div4hi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2650 },
#else
    { 0, 0, output_2650 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ss_truncatev4div4hi2_mask_store },
    &operand_data[5100],
    3,
    3,
    2,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9605 */
  {
    "avx512vl_truncatev4div4hi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2651 },
#else
    { 0, 0, output_2651 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_truncatev4div4hi2_mask_store },
    &operand_data[5100],
    3,
    3,
    2,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9605 */
  {
    "avx512vl_us_truncatev4div4hi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2652 },
#else
    { 0, 0, output_2652 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_us_truncatev4div4hi2_mask_store },
    &operand_data[5100],
    3,
    3,
    2,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9631 */
  {
    "*avx512vl_ss_truncatev2div2hi2_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsqw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5103],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9631 */
  {
    "*avx512vl_truncatev2div2hi2_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovqw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5103],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9631 */
  {
    "*avx512vl_us_truncatev2div2hi2_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusqw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5103],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9648 */
  {
    "avx512vl_ss_truncatev2div2hi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsqw\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ss_truncatev2div2hi2_mask },
    &operand_data[5105],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9648 */
  {
    "avx512vl_truncatev2div2hi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovqw\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_truncatev2div2hi2_mask },
    &operand_data[5105],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9648 */
  {
    "avx512vl_us_truncatev2div2hi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusqw\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_us_truncatev2div2hi2_mask },
    &operand_data[5105],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9667 */
  {
    "*avx512vl_ss_truncatev2div2hi2_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsqw\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5109],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9667 */
  {
    "*avx512vl_truncatev2div2hi2_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovqw\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5109],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9667 */
  {
    "*avx512vl_us_truncatev2div2hi2_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusqw\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5109],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9684 */
  {
    "avx512vl_ss_truncatev2div2hi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsqw\t{%1, %0%{%2%}|%0%{%2%}, %g1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ss_truncatev2div2hi2_mask_store },
    &operand_data[5112],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9684 */
  {
    "avx512vl_truncatev2div2hi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovqw\t{%1, %0%{%2%}|%0%{%2%}, %g1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_truncatev2div2hi2_mask_store },
    &operand_data[5112],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9684 */
  {
    "avx512vl_us_truncatev2div2hi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusqw\t{%1, %0%{%2%}|%0%{%2%}, %g1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_us_truncatev2div2hi2_mask_store },
    &operand_data[5112],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9706 */
  {
    "*avx512vl_ss_truncatev2div2si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsqd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5115],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9706 */
  {
    "*avx512vl_truncatev2div2si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovqd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5115],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9706 */
  {
    "*avx512vl_us_truncatev2div2si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusqd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5115],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9718 */
  {
    "*avx512vl_ss_truncatev2div2si2_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsqd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5118],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9718 */
  {
    "*avx512vl_truncatev2div2si2_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovqd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5118],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9718 */
  {
    "*avx512vl_us_truncatev2div2si2_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusqd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5118],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9733 */
  {
    "avx512vl_ss_truncatev2div2si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsqd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ss_truncatev2div2si2_mask },
    &operand_data[5120],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9733 */
  {
    "avx512vl_truncatev2div2si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovqd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_truncatev2div2si2_mask },
    &operand_data[5120],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9733 */
  {
    "avx512vl_us_truncatev2div2si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusqd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_us_truncatev2div2si2_mask },
    &operand_data[5120],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9750 */
  {
    "*avx512vl_ss_truncatev2div2si2_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsqd\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5124],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9750 */
  {
    "*avx512vl_truncatev2div2si2_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovqd\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5124],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9750 */
  {
    "*avx512vl_us_truncatev2div2si2_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusqd\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5124],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9765 */
  {
    "avx512vl_ss_truncatev2div2si2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsqd\t{%1, %0%{%2%}|%0%{%2%}, %t1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ss_truncatev2div2si2_mask_store },
    &operand_data[5127],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9765 */
  {
    "avx512vl_truncatev2div2si2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovqd\t{%1, %0%{%2%}|%0%{%2%}, %t1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_truncatev2div2si2_mask_store },
    &operand_data[5127],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9765 */
  {
    "avx512vl_us_truncatev2div2si2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusqd\t{%1, %0%{%2%}|%0%{%2%}, %t1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_us_truncatev2div2si2_mask_store },
    &operand_data[5127],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9785 */
  {
    "*avx512f_ss_truncatev8div16qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsqb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5130],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9785 */
  {
    "*avx512f_truncatev8div16qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovqb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5130],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9785 */
  {
    "*avx512f_us_truncatev8div16qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusqb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5130],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9800 */
  {
    "*avx512f_ss_truncatev8div16qi2_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsqb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5132],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9800 */
  {
    "*avx512f_truncatev8div16qi2_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovqb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5132],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9800 */
  {
    "*avx512f_us_truncatev8div16qi2_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusqb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5132],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9818 */
  {
    "avx512f_ss_truncatev8div16qi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsqb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_ss_truncatev8div16qi2_mask },
    &operand_data[5134],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9818 */
  {
    "avx512f_truncatev8div16qi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovqb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_truncatev8div16qi2_mask },
    &operand_data[5134],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9818 */
  {
    "avx512f_us_truncatev8div16qi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusqb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_us_truncatev8div16qi2_mask },
    &operand_data[5134],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9841 */
  {
    "*avx512f_ss_truncatev8div16qi2_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsqb\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5138],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9841 */
  {
    "*avx512f_truncatev8div16qi2_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovqb\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5138],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9841 */
  {
    "*avx512f_us_truncatev8div16qi2_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusqb\t{%1, %0%{%2%}%{z%}|%0%{%2%}%{z%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5138],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9862 */
  {
    "avx512f_ss_truncatev8div16qi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsqb\t{%1, %0%{%2%}|%q0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_ss_truncatev8div16qi2_mask_store },
    &operand_data[5141],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9862 */
  {
    "avx512f_truncatev8div16qi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovqb\t{%1, %0%{%2%}|%q0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_truncatev8div16qi2_mask_store },
    &operand_data[5141],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9862 */
  {
    "avx512f_us_truncatev8div16qi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovusqb\t{%1, %0%{%2%}|%q0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_us_truncatev8div16qi2_mask_store },
    &operand_data[5141],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9932 */
  {
    "*addv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2695 },
#else
    { 0, output_2695, 0 },
#endif
    { 0 },
    &operand_data[5144],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9932 */
  {
    "*addv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2696 },
#else
    { 0, output_2696, 0 },
#endif
    { 0 },
    &operand_data[5144],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9932 */
  {
    "*subv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2697 },
#else
    { 0, output_2697, 0 },
#endif
    { 0 },
    &operand_data[5149],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9932 */
  {
    "*subv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2698 },
#else
    { 0, output_2698, 0 },
#endif
    { 0 },
    &operand_data[5149],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9932 */
  {
    "*addv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2699 },
#else
    { 0, output_2699, 0 },
#endif
    { 0 },
    &operand_data[5154],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9932 */
  {
    "*addv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2700 },
#else
    { 0, output_2700, 0 },
#endif
    { 0 },
    &operand_data[5154],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9932 */
  {
    "*subv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2701 },
#else
    { 0, output_2701, 0 },
#endif
    { 0 },
    &operand_data[5159],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9932 */
  {
    "*subv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2702 },
#else
    { 0, output_2702, 0 },
#endif
    { 0 },
    &operand_data[5159],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9932 */
  {
    "*addv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2703 },
#else
    { 0, output_2703, 0 },
#endif
    { 0 },
    &operand_data[5164],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9932 */
  {
    "*addv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2704 },
#else
    { 0, output_2704, 0 },
#endif
    { 0 },
    &operand_data[5164],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9932 */
  {
    "*subv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2705 },
#else
    { 0, output_2705, 0 },
#endif
    { 0 },
    &operand_data[5169],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9932 */
  {
    "*subv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2706 },
#else
    { 0, output_2706, 0 },
#endif
    { 0 },
    &operand_data[5169],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9932 */
  {
    "*addv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2707 },
#else
    { 0, output_2707, 0 },
#endif
    { 0 },
    &operand_data[5174],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9932 */
  {
    "*addv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2708 },
#else
    { 0, output_2708, 0 },
#endif
    { 0 },
    &operand_data[5174],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9932 */
  {
    "*subv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2709 },
#else
    { 0, output_2709, 0 },
#endif
    { 0 },
    &operand_data[5179],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9932 */
  {
    "*subv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2710 },
#else
    { 0, output_2710, 0 },
#endif
    { 0 },
    &operand_data[5179],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9932 */
  {
    "*addv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2711 },
#else
    { 0, output_2711, 0 },
#endif
    { 0 },
    &operand_data[5184],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9932 */
  {
    "*addv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2712 },
#else
    { 0, output_2712, 0 },
#endif
    { 0 },
    &operand_data[5184],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9932 */
  {
    "*subv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2713 },
#else
    { 0, output_2713, 0 },
#endif
    { 0 },
    &operand_data[5189],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9932 */
  {
    "*subv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2714 },
#else
    { 0, output_2714, 0 },
#endif
    { 0 },
    &operand_data[5189],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9932 */
  {
    "*addv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2715 },
#else
    { 0, output_2715, 0 },
#endif
    { 0 },
    &operand_data[5194],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9932 */
  {
    "*addv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2716 },
#else
    { 0, output_2716, 0 },
#endif
    { 0 },
    &operand_data[5194],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9932 */
  {
    "*subv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2717 },
#else
    { 0, output_2717, 0 },
#endif
    { 0 },
    &operand_data[5199],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9932 */
  {
    "*subv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2718 },
#else
    { 0, output_2718, 0 },
#endif
    { 0 },
    &operand_data[5199],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9932 */
  {
    "*addv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2719 },
#else
    { 0, output_2719, 0 },
#endif
    { 0 },
    &operand_data[5204],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9932 */
  {
    "*addv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2720 },
#else
    { 0, output_2720, 0 },
#endif
    { 0 },
    &operand_data[5204],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9932 */
  {
    "*subv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2721 },
#else
    { 0, output_2721, 0 },
#endif
    { 0 },
    &operand_data[5209],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9932 */
  {
    "*subv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2722 },
#else
    { 0, output_2722, 0 },
#endif
    { 0 },
    &operand_data[5209],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9932 */
  {
    "*addv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2723 },
#else
    { 0, output_2723, 0 },
#endif
    { 0 },
    &operand_data[5214],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9932 */
  {
    "*addv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2724 },
#else
    { 0, output_2724, 0 },
#endif
    { 0 },
    &operand_data[5214],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9932 */
  {
    "*subv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2725 },
#else
    { 0, output_2725, 0 },
#endif
    { 0 },
    &operand_data[5219],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9932 */
  {
    "*subv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2726 },
#else
    { 0, output_2726, 0 },
#endif
    { 0 },
    &operand_data[5219],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9932 */
  {
    "*addv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2727 },
#else
    { 0, output_2727, 0 },
#endif
    { 0 },
    &operand_data[5224],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9932 */
  {
    "*addv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2728 },
#else
    { 0, output_2728, 0 },
#endif
    { 0 },
    &operand_data[5224],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9932 */
  {
    "*subv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2729 },
#else
    { 0, output_2729, 0 },
#endif
    { 0 },
    &operand_data[5229],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9932 */
  {
    "*subv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2730 },
#else
    { 0, output_2730, 0 },
#endif
    { 0 },
    &operand_data[5229],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9932 */
  {
    "*addv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2731 },
#else
    { 0, output_2731, 0 },
#endif
    { 0 },
    &operand_data[5234],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9932 */
  {
    "*addv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2732 },
#else
    { 0, output_2732, 0 },
#endif
    { 0 },
    &operand_data[5234],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9932 */
  {
    "*subv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2733 },
#else
    { 0, output_2733, 0 },
#endif
    { 0 },
    &operand_data[5239],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9932 */
  {
    "*subv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2734 },
#else
    { 0, output_2734, 0 },
#endif
    { 0 },
    &operand_data[5239],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9932 */
  {
    "*addv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2735 },
#else
    { 0, output_2735, 0 },
#endif
    { 0 },
    &operand_data[5244],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9932 */
  {
    "*addv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2736 },
#else
    { 0, output_2736, 0 },
#endif
    { 0 },
    &operand_data[5244],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9932 */
  {
    "*subv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2737 },
#else
    { 0, output_2737, 0 },
#endif
    { 0 },
    &operand_data[5249],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9932 */
  {
    "*subv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2738 },
#else
    { 0, output_2738, 0 },
#endif
    { 0 },
    &operand_data[5249],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9932 */
  {
    "*addv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2739 },
#else
    { 0, output_2739, 0 },
#endif
    { 0 },
    &operand_data[5254],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9932 */
  {
    "*addv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2740 },
#else
    { 0, output_2740, 0 },
#endif
    { 0 },
    &operand_data[5254],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9932 */
  {
    "*subv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2741 },
#else
    { 0, output_2741, 0 },
#endif
    { 0 },
    &operand_data[5259],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9932 */
  {
    "*subv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2742 },
#else
    { 0, output_2742, 0 },
#endif
    { 0 },
    &operand_data[5259],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9948 */
  {
    "*addv16si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpaddd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5264],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9948 */
  {
    "*subv16si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsubd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5269],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9948 */
  {
    "*addv8si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpaddd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5274],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9948 */
  {
    "*subv8si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsubd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5279],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9948 */
  {
    "*addv4si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpaddd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5284],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9948 */
  {
    "*subv4si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsubd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5289],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9948 */
  {
    "*addv8di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpaddq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5294],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9948 */
  {
    "*subv8di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsubq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5299],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9948 */
  {
    "*addv4di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpaddq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5304],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9948 */
  {
    "*subv4di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsubq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5309],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9948 */
  {
    "*addv2di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpaddq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5314],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9948 */
  {
    "*subv2di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsubq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5319],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9963 */
  {
    "*addv64qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpaddb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5324],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9963 */
  {
    "*subv64qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsubb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5329],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9963 */
  {
    "*addv16qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpaddb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5334],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9963 */
  {
    "*subv16qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsubb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5339],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9963 */
  {
    "*addv32qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpaddb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5344],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9963 */
  {
    "*subv32qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsubb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5349],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9963 */
  {
    "*addv32hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpaddw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5354],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9963 */
  {
    "*subv32hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsubw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5359],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9963 */
  {
    "*addv16hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpaddw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5364],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9963 */
  {
    "*subv16hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsubw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5369],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9963 */
  {
    "*addv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpaddw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5374],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9963 */
  {
    "*subv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsubw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5379],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9985 */
  {
    "*avx512bw_ssaddv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2767 },
#else
    { 0, output_2767, 0 },
#endif
    { 0 },
    &operand_data[5144],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9985 */
  {
    "*avx512bw_ssaddv64qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2768 },
#else
    { 0, output_2768, 0 },
#endif
    { 0 },
    &operand_data[5144],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9985 */
  {
    "*avx512bw_usaddv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2769 },
#else
    { 0, output_2769, 0 },
#endif
    { 0 },
    &operand_data[5144],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9985 */
  {
    "*avx512bw_usaddv64qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2770 },
#else
    { 0, output_2770, 0 },
#endif
    { 0 },
    &operand_data[5144],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9985 */
  {
    "*avx512bw_sssubv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2771 },
#else
    { 0, output_2771, 0 },
#endif
    { 0 },
    &operand_data[5149],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9985 */
  {
    "*avx512bw_sssubv64qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2772 },
#else
    { 0, output_2772, 0 },
#endif
    { 0 },
    &operand_data[5149],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9985 */
  {
    "*avx512bw_ussubv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2773 },
#else
    { 0, output_2773, 0 },
#endif
    { 0 },
    &operand_data[5149],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9985 */
  {
    "*avx512bw_ussubv64qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2774 },
#else
    { 0, output_2774, 0 },
#endif
    { 0 },
    &operand_data[5149],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9985 */
  {
    "*avx2_ssaddv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2775 },
#else
    { 0, output_2775, 0 },
#endif
    { 0 },
    &operand_data[5154],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9985 */
  {
    "*avx2_ssaddv32qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2776 },
#else
    { 0, output_2776, 0 },
#endif
    { 0 },
    &operand_data[5154],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9985 */
  {
    "*avx2_usaddv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2777 },
#else
    { 0, output_2777, 0 },
#endif
    { 0 },
    &operand_data[5154],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9985 */
  {
    "*avx2_usaddv32qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2778 },
#else
    { 0, output_2778, 0 },
#endif
    { 0 },
    &operand_data[5154],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9985 */
  {
    "*avx2_sssubv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2779 },
#else
    { 0, output_2779, 0 },
#endif
    { 0 },
    &operand_data[5159],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9985 */
  {
    "*avx2_sssubv32qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2780 },
#else
    { 0, output_2780, 0 },
#endif
    { 0 },
    &operand_data[5159],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9985 */
  {
    "*avx2_ussubv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2781 },
#else
    { 0, output_2781, 0 },
#endif
    { 0 },
    &operand_data[5159],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9985 */
  {
    "*avx2_ussubv32qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2782 },
#else
    { 0, output_2782, 0 },
#endif
    { 0 },
    &operand_data[5159],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9985 */
  {
    "*sse2_ssaddv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2783 },
#else
    { 0, output_2783, 0 },
#endif
    { 0 },
    &operand_data[5164],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9985 */
  {
    "*sse2_ssaddv16qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2784 },
#else
    { 0, output_2784, 0 },
#endif
    { 0 },
    &operand_data[5164],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9985 */
  {
    "*sse2_usaddv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2785 },
#else
    { 0, output_2785, 0 },
#endif
    { 0 },
    &operand_data[5164],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9985 */
  {
    "*sse2_usaddv16qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2786 },
#else
    { 0, output_2786, 0 },
#endif
    { 0 },
    &operand_data[5164],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9985 */
  {
    "*sse2_sssubv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2787 },
#else
    { 0, output_2787, 0 },
#endif
    { 0 },
    &operand_data[5169],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9985 */
  {
    "*sse2_sssubv16qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2788 },
#else
    { 0, output_2788, 0 },
#endif
    { 0 },
    &operand_data[5169],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9985 */
  {
    "*sse2_ussubv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2789 },
#else
    { 0, output_2789, 0 },
#endif
    { 0 },
    &operand_data[5169],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9985 */
  {
    "*sse2_ussubv16qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2790 },
#else
    { 0, output_2790, 0 },
#endif
    { 0 },
    &operand_data[5169],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9985 */
  {
    "*avx512bw_ssaddv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2791 },
#else
    { 0, output_2791, 0 },
#endif
    { 0 },
    &operand_data[5174],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9985 */
  {
    "*avx512bw_ssaddv32hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2792 },
#else
    { 0, output_2792, 0 },
#endif
    { 0 },
    &operand_data[5174],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9985 */
  {
    "*avx512bw_usaddv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2793 },
#else
    { 0, output_2793, 0 },
#endif
    { 0 },
    &operand_data[5174],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9985 */
  {
    "*avx512bw_usaddv32hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2794 },
#else
    { 0, output_2794, 0 },
#endif
    { 0 },
    &operand_data[5174],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9985 */
  {
    "*avx512bw_sssubv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2795 },
#else
    { 0, output_2795, 0 },
#endif
    { 0 },
    &operand_data[5179],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9985 */
  {
    "*avx512bw_sssubv32hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2796 },
#else
    { 0, output_2796, 0 },
#endif
    { 0 },
    &operand_data[5179],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9985 */
  {
    "*avx512bw_ussubv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2797 },
#else
    { 0, output_2797, 0 },
#endif
    { 0 },
    &operand_data[5179],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9985 */
  {
    "*avx512bw_ussubv32hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2798 },
#else
    { 0, output_2798, 0 },
#endif
    { 0 },
    &operand_data[5179],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9985 */
  {
    "*avx2_ssaddv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2799 },
#else
    { 0, output_2799, 0 },
#endif
    { 0 },
    &operand_data[5184],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9985 */
  {
    "*avx2_ssaddv16hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2800 },
#else
    { 0, output_2800, 0 },
#endif
    { 0 },
    &operand_data[5184],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9985 */
  {
    "*avx2_usaddv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2801 },
#else
    { 0, output_2801, 0 },
#endif
    { 0 },
    &operand_data[5184],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9985 */
  {
    "*avx2_usaddv16hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2802 },
#else
    { 0, output_2802, 0 },
#endif
    { 0 },
    &operand_data[5184],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9985 */
  {
    "*avx2_sssubv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2803 },
#else
    { 0, output_2803, 0 },
#endif
    { 0 },
    &operand_data[5189],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9985 */
  {
    "*avx2_sssubv16hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2804 },
#else
    { 0, output_2804, 0 },
#endif
    { 0 },
    &operand_data[5189],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9985 */
  {
    "*avx2_ussubv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2805 },
#else
    { 0, output_2805, 0 },
#endif
    { 0 },
    &operand_data[5189],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9985 */
  {
    "*avx2_ussubv16hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2806 },
#else
    { 0, output_2806, 0 },
#endif
    { 0 },
    &operand_data[5189],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9985 */
  {
    "*sse2_ssaddv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2807 },
#else
    { 0, output_2807, 0 },
#endif
    { 0 },
    &operand_data[5194],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9985 */
  {
    "*sse2_ssaddv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2808 },
#else
    { 0, output_2808, 0 },
#endif
    { 0 },
    &operand_data[5194],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9985 */
  {
    "*sse2_usaddv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2809 },
#else
    { 0, output_2809, 0 },
#endif
    { 0 },
    &operand_data[5194],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9985 */
  {
    "*sse2_usaddv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2810 },
#else
    { 0, output_2810, 0 },
#endif
    { 0 },
    &operand_data[5194],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9985 */
  {
    "*sse2_sssubv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2811 },
#else
    { 0, output_2811, 0 },
#endif
    { 0 },
    &operand_data[5199],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9985 */
  {
    "*sse2_sssubv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2812 },
#else
    { 0, output_2812, 0 },
#endif
    { 0 },
    &operand_data[5199],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9985 */
  {
    "*sse2_ussubv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2813 },
#else
    { 0, output_2813, 0 },
#endif
    { 0 },
    &operand_data[5199],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9985 */
  {
    "*sse2_ussubv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2814 },
#else
    { 0, output_2814, 0 },
#endif
    { 0 },
    &operand_data[5199],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10018 */
  {
    "*mulv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2815 },
#else
    { 0, output_2815, 0 },
#endif
    { 0 },
    &operand_data[5174],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10018 */
  {
    "*mulv32hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2816 },
#else
    { 0, output_2816, 0 },
#endif
    { 0 },
    &operand_data[5174],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10018 */
  {
    "*mulv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2817 },
#else
    { 0, output_2817, 0 },
#endif
    { 0 },
    &operand_data[5184],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10018 */
  {
    "*mulv16hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2818 },
#else
    { 0, output_2818, 0 },
#endif
    { 0 },
    &operand_data[5184],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10018 */
  {
    "*mulv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2819 },
#else
    { 0, output_2819, 0 },
#endif
    { 0 },
    &operand_data[5194],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10018 */
  {
    "*mulv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2820 },
#else
    { 0, output_2820, 0 },
#endif
    { 0 },
    &operand_data[5194],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10048 */
  {
    "*smulv32hi3_highpart",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2821 },
#else
    { 0, output_2821, 0 },
#endif
    { 0 },
    &operand_data[5174],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10048 */
  {
    "*smulv32hi3_highpart_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2822 },
#else
    { 0, output_2822, 0 },
#endif
    { 0 },
    &operand_data[5174],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10048 */
  {
    "*umulv32hi3_highpart",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2823 },
#else
    { 0, output_2823, 0 },
#endif
    { 0 },
    &operand_data[5174],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10048 */
  {
    "*umulv32hi3_highpart_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2824 },
#else
    { 0, output_2824, 0 },
#endif
    { 0 },
    &operand_data[5174],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10048 */
  {
    "*smulv16hi3_highpart",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2825 },
#else
    { 0, output_2825, 0 },
#endif
    { 0 },
    &operand_data[5184],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10048 */
  {
    "*smulv16hi3_highpart_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2826 },
#else
    { 0, output_2826, 0 },
#endif
    { 0 },
    &operand_data[5184],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10048 */
  {
    "*umulv16hi3_highpart",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2827 },
#else
    { 0, output_2827, 0 },
#endif
    { 0 },
    &operand_data[5184],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10048 */
  {
    "*umulv16hi3_highpart_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2828 },
#else
    { 0, output_2828, 0 },
#endif
    { 0 },
    &operand_data[5184],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10048 */
  {
    "*smulv8hi3_highpart",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2829 },
#else
    { 0, output_2829, 0 },
#endif
    { 0 },
    &operand_data[5194],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10048 */
  {
    "*smulv8hi3_highpart_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2830 },
#else
    { 0, output_2830, 0 },
#endif
    { 0 },
    &operand_data[5194],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10048 */
  {
    "*umulv8hi3_highpart",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2831 },
#else
    { 0, output_2831, 0 },
#endif
    { 0 },
    &operand_data[5194],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10048 */
  {
    "*umulv8hi3_highpart_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2832 },
#else
    { 0, output_2832, 0 },
#endif
    { 0 },
    &operand_data[5194],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10090 */
  {
    "*vec_widen_umult_even_v16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmuludq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5384],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10090 */
  {
    "*vec_widen_umult_even_v16si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmuludq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5384],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10131 */
  {
    "*vec_widen_umult_even_v8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmuludq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5389],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10131 */
  {
    "*vec_widen_umult_even_v8si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmuludq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5389],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10165 */
  {
    "*vec_widen_umult_even_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2837 },
#else
    { 0, output_2837, 0 },
#endif
    { 0 },
    &operand_data[5394],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10165 */
  {
    "*vec_widen_umult_even_v4si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2838 },
#else
    { 0, output_2838, 0 },
#endif
    { 0 },
    &operand_data[5394],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10207 */
  {
    "*vec_widen_smult_even_v16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmuldq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5384],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10207 */
  {
    "*vec_widen_smult_even_v16si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmuldq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5384],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10248 */
  {
    "*vec_widen_smult_even_v8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmuldq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5389],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10248 */
  {
    "*vec_widen_smult_even_v8si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmuldq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5389],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10283 */
  {
    "*sse4_1_mulv2siv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2843 },
#else
    { 0, output_2843, 0 },
#endif
    { 0 },
    &operand_data[5399],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10283 */
  {
    "*sse4_1_mulv2siv2di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2844 },
#else
    { 0, output_2844, 0 },
#endif
    { 0 },
    &operand_data[5399],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10307 */
  {
    "avx512bw_pmaddwd512v32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaddwd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_pmaddwd512v32hi },
    &operand_data[5404],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10307 */
  {
    "avx512bw_pmaddwd512v32hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaddwd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_pmaddwd512v32hi_mask },
    &operand_data[5404],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10307 */
  {
    "avx512bw_pmaddwd512v16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaddwd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_pmaddwd512v16hi },
    &operand_data[5409],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10307 */
  {
    "avx512bw_pmaddwd512v16hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaddwd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_pmaddwd512v16hi_mask },
    &operand_data[5409],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10307 */
  {
    "avx512bw_pmaddwd512v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaddwd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_pmaddwd512v8hi },
    &operand_data[5414],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10307 */
  {
    "avx512bw_pmaddwd512v8hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaddwd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_pmaddwd512v8hi_mask },
    &operand_data[5414],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10353 */
  {
    "*avx2_pmaddwd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaddwd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5419],
    3,
    3,
    2,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10417 */
  {
    "*sse2_pmaddwd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2852 },
#else
    { 0, output_2852, 0 },
#endif
    { 0 },
    &operand_data[5422],
    3,
    3,
    2,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10452 */
  {
    "avx512dq_mulv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmullq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_mulv8di3 },
    &operand_data[1946],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10452 */
  {
    "avx512dq_mulv8di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmullq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_mulv8di3_mask },
    &operand_data[4905],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10452 */
  {
    "avx512dq_mulv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmullq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_mulv4di3 },
    &operand_data[1950],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10452 */
  {
    "avx512dq_mulv4di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmullq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_mulv4di3_mask },
    &operand_data[4900],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10452 */
  {
    "avx512dq_mulv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmullq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_mulv2di3 },
    &operand_data[1954],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10452 */
  {
    "avx512dq_mulv2di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmullq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_mulv2di3_mask },
    &operand_data[5425],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10485 */
  {
    "*avx512f_mulv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2859 },
#else
    { 0, output_2859, 0 },
#endif
    { 0 },
    &operand_data[5430],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10485 */
  {
    "*avx512f_mulv16si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2860 },
#else
    { 0, output_2860, 0 },
#endif
    { 0 },
    &operand_data[5430],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10485 */
  {
    "*avx2_mulv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2861 },
#else
    { 0, output_2861, 0 },
#endif
    { 0 },
    &operand_data[5435],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10485 */
  {
    "*avx2_mulv8si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2862 },
#else
    { 0, output_2862, 0 },
#endif
    { 0 },
    &operand_data[5435],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10485 */
  {
    "*sse4_1_mulv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2863 },
#else
    { 0, output_2863, 0 },
#endif
    { 0 },
    &operand_data[5440],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10485 */
  {
    "*sse4_1_mulv4si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2864 },
#else
    { 0, output_2864, 0 },
#endif
    { 0 },
    &operand_data[5440],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10625 */
  {
    "*ashrv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsraw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5445],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10625 */
  {
    "ashrv16hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsraw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashrv16hi3_mask },
    &operand_data[5445],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10625 */
  {
    "*ashrv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsraw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5450],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10625 */
  {
    "ashrv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsraw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashrv8hi3_mask },
    &operand_data[5450],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10625 */
  {
    "*ashrv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsrad\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5455],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10625 */
  {
    "ashrv8si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsrad\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashrv8si3_mask },
    &operand_data[5455],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10625 */
  {
    "*ashrv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsrad\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5460],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10625 */
  {
    "ashrv4si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsrad\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashrv4si3_mask },
    &operand_data[5460],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10639 */
  {
    "ashrv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2873 },
#else
    { 0, output_2873, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashrv16hi3 },
    &operand_data[5465],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10639 */
  {
    "ashrv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2874 },
#else
    { 0, output_2874, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashrv8hi3 },
    &operand_data[5468],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10639 */
  {
    "ashrv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2875 },
#else
    { 0, output_2875, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashrv8si3 },
    &operand_data[5471],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10639 */
  {
    "ashrv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2876 },
#else
    { 0, output_2876, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashrv4si3 },
    &operand_data[5474],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10658 */
  {
    "*ashrv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsraq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5477],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10658 */
  {
    "ashrv2di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsraq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashrv2di3_mask },
    &operand_data[5477],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10672 */
  {
    "ashrv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsraw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashrv32hi3 },
    &operand_data[5482],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10672 */
  {
    "ashrv32hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsraw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashrv32hi3_mask },
    &operand_data[5482],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10672 */
  {
    "ashrv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsraq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashrv4di3 },
    &operand_data[5487],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10672 */
  {
    "ashrv4di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsraq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashrv4di3_mask },
    &operand_data[5487],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10672 */
  {
    "ashrv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsrad\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashrv16si3 },
    &operand_data[5492],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10672 */
  {
    "ashrv16si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsrad\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashrv16si3_mask },
    &operand_data[5492],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10672 */
  {
    "ashrv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsraq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashrv8di3 },
    &operand_data[5497],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10672 */
  {
    "ashrv8di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsraq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashrv8di3_mask },
    &operand_data[5497],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10686 */
  {
    "ashlv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2887 },
#else
    { 0, output_2887, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv32hi3 },
    &operand_data[5502],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10686 */
  {
    "ashlv32hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2888 },
#else
    { 0, output_2888, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv32hi3_mask },
    &operand_data[5502],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10686 */
  {
    "lshrv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2889 },
#else
    { 0, output_2889, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lshrv32hi3 },
    &operand_data[5502],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10686 */
  {
    "lshrv32hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2890 },
#else
    { 0, output_2890, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lshrv32hi3_mask },
    &operand_data[5502],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10686 */
  {
    "ashlv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2891 },
#else
    { 0, output_2891, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv16hi3 },
    &operand_data[5507],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10686 */
  {
    "ashlv16hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2892 },
#else
    { 0, output_2892, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv16hi3_mask },
    &operand_data[5507],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10686 */
  {
    "lshrv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2893 },
#else
    { 0, output_2893, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lshrv16hi3 },
    &operand_data[5507],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10686 */
  {
    "lshrv16hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2894 },
#else
    { 0, output_2894, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lshrv16hi3_mask },
    &operand_data[5507],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10686 */
  {
    "ashlv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2895 },
#else
    { 0, output_2895, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv8hi3 },
    &operand_data[5512],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10686 */
  {
    "ashlv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2896 },
#else
    { 0, output_2896, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv8hi3_mask },
    &operand_data[5512],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10686 */
  {
    "lshrv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2897 },
#else
    { 0, output_2897, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lshrv8hi3 },
    &operand_data[5512],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10686 */
  {
    "lshrv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2898 },
#else
    { 0, output_2898, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lshrv8hi3_mask },
    &operand_data[5512],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10705 */
  {
    "ashlv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2899 },
#else
    { 0, output_2899, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv8si3 },
    &operand_data[5517],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10705 */
  {
    "ashlv8si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2900 },
#else
    { 0, output_2900, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv8si3_mask },
    &operand_data[5517],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10705 */
  {
    "lshrv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2901 },
#else
    { 0, output_2901, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lshrv8si3 },
    &operand_data[5517],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10705 */
  {
    "lshrv8si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2902 },
#else
    { 0, output_2902, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lshrv8si3_mask },
    &operand_data[5517],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10705 */
  {
    "ashlv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2903 },
#else
    { 0, output_2903, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv4si3 },
    &operand_data[5522],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10705 */
  {
    "ashlv4si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2904 },
#else
    { 0, output_2904, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv4si3_mask },
    &operand_data[5522],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10705 */
  {
    "lshrv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2905 },
#else
    { 0, output_2905, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lshrv4si3 },
    &operand_data[5522],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10705 */
  {
    "lshrv4si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2906 },
#else
    { 0, output_2906, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lshrv4si3_mask },
    &operand_data[5522],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10705 */
  {
    "ashlv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2907 },
#else
    { 0, output_2907, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv4di3 },
    &operand_data[5527],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10705 */
  {
    "ashlv4di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2908 },
#else
    { 0, output_2908, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv4di3_mask },
    &operand_data[5527],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10705 */
  {
    "lshrv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2909 },
#else
    { 0, output_2909, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lshrv4di3 },
    &operand_data[5527],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10705 */
  {
    "lshrv4di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2910 },
#else
    { 0, output_2910, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lshrv4di3_mask },
    &operand_data[5527],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10705 */
  {
    "ashlv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2911 },
#else
    { 0, output_2911, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv2di3 },
    &operand_data[5532],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10705 */
  {
    "ashlv2di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2912 },
#else
    { 0, output_2912, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv2di3_mask },
    &operand_data[5532],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10705 */
  {
    "lshrv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2913 },
#else
    { 0, output_2913, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lshrv2di3 },
    &operand_data[5532],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10705 */
  {
    "lshrv2di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_2914 },
#else
    { 0, output_2914, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lshrv2di3_mask },
    &operand_data[5532],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10725 */
  {
    "ashlv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpslld\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv16si3 },
    &operand_data[5537],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10725 */
  {
    "ashlv16si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpslld\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv16si3_mask },
    &operand_data[5537],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10725 */
  {
    "lshrv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsrld\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lshrv16si3 },
    &operand_data[5537],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10725 */
  {
    "lshrv16si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsrld\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lshrv16si3_mask },
    &operand_data[5537],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10725 */
  {
    "ashlv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsllq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv8di3 },
    &operand_data[5542],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10725 */
  {
    "ashlv8di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsllq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv8di3_mask },
    &operand_data[5542],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10725 */
  {
    "lshrv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsrlq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lshrv8di3 },
    &operand_data[5542],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10725 */
  {
    "lshrv8di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsrlq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lshrv8di3_mask },
    &operand_data[5542],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10755 */
  {
    "avx512bw_ashlv4ti3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2923 },
#else
    { 0, 0, output_2923 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_ashlv4ti3 },
    &operand_data[5547],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10755 */
  {
    "avx2_ashlv2ti3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2924 },
#else
    { 0, 0, output_2924 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_ashlv2ti3 },
    &operand_data[5550],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10755 */
  {
    "sse2_ashlv1ti3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2925 },
#else
    { 0, 0, output_2925 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_ashlv1ti3 },
    &operand_data[5553],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10794 */
  {
    "avx512bw_lshrv4ti3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2926 },
#else
    { 0, 0, output_2926 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_lshrv4ti3 },
    &operand_data[5547],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10794 */
  {
    "avx2_lshrv2ti3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2927 },
#else
    { 0, 0, output_2927 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_lshrv2ti3 },
    &operand_data[5550],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10794 */
  {
    "sse2_lshrv1ti3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_2928 },
#else
    { 0, 0, output_2928 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_lshrv1ti3 },
    &operand_data[5553],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10821 */
  {
    "avx512f_rolvv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprolvd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_rolvv16si },
    &operand_data[1934],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10821 */
  {
    "avx512f_rolvv16si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprolvd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_rolvv16si_mask },
    &operand_data[5556],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10821 */
  {
    "avx512f_rorvv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprorvd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_rorvv16si },
    &operand_data[1934],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10821 */
  {
    "avx512f_rorvv16si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprorvd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_rorvv16si_mask },
    &operand_data[5556],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10821 */
  {
    "avx512vl_rolvv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprolvd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rolvv8si },
    &operand_data[1938],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10821 */
  {
    "avx512vl_rolvv8si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprolvd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rolvv8si_mask },
    &operand_data[5561],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10821 */
  {
    "avx512vl_rorvv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprorvd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rorvv8si },
    &operand_data[1938],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10821 */
  {
    "avx512vl_rorvv8si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprorvd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rorvv8si_mask },
    &operand_data[5561],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10821 */
  {
    "avx512vl_rolvv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprolvd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rolvv4si },
    &operand_data[1942],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10821 */
  {
    "avx512vl_rolvv4si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprolvd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rolvv4si_mask },
    &operand_data[5566],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10821 */
  {
    "avx512vl_rorvv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprorvd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rorvv4si },
    &operand_data[1942],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10821 */
  {
    "avx512vl_rorvv4si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprorvd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rorvv4si_mask },
    &operand_data[5566],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10821 */
  {
    "avx512f_rolvv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprolvq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_rolvv8di },
    &operand_data[1946],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10821 */
  {
    "avx512f_rolvv8di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprolvq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_rolvv8di_mask },
    &operand_data[4905],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10821 */
  {
    "avx512f_rorvv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprorvq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_rorvv8di },
    &operand_data[1946],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10821 */
  {
    "avx512f_rorvv8di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprorvq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_rorvv8di_mask },
    &operand_data[4905],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10821 */
  {
    "avx512vl_rolvv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprolvq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rolvv4di },
    &operand_data[1950],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10821 */
  {
    "avx512vl_rolvv4di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprolvq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rolvv4di_mask },
    &operand_data[4900],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10821 */
  {
    "avx512vl_rorvv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprorvq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rorvv4di },
    &operand_data[1950],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10821 */
  {
    "avx512vl_rorvv4di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprorvq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rorvv4di_mask },
    &operand_data[4900],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10821 */
  {
    "avx512vl_rolvv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprolvq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rolvv2di },
    &operand_data[1954],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10821 */
  {
    "avx512vl_rolvv2di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprolvq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rolvv2di_mask },
    &operand_data[5425],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10821 */
  {
    "avx512vl_rorvv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprorvq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rorvv2di },
    &operand_data[1954],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10821 */
  {
    "avx512vl_rorvv2di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprorvq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rorvv2di_mask },
    &operand_data[5425],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10831 */
  {
    "avx512f_rolv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprold\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_rolv16si },
    &operand_data[5571],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10831 */
  {
    "avx512f_rolv16si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprold\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_rolv16si_mask },
    &operand_data[5571],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10831 */
  {
    "avx512f_rorv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprord\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_rorv16si },
    &operand_data[5571],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10831 */
  {
    "avx512f_rorv16si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprord\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_rorv16si_mask },
    &operand_data[5571],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10831 */
  {
    "avx512vl_rolv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprold\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rolv8si },
    &operand_data[5576],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10831 */
  {
    "avx512vl_rolv8si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprold\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rolv8si_mask },
    &operand_data[5576],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10831 */
  {
    "avx512vl_rorv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprord\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rorv8si },
    &operand_data[5576],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10831 */
  {
    "avx512vl_rorv8si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprord\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rorv8si_mask },
    &operand_data[5576],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10831 */
  {
    "avx512vl_rolv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprold\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rolv4si },
    &operand_data[5581],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10831 */
  {
    "avx512vl_rolv4si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprold\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rolv4si_mask },
    &operand_data[5581],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10831 */
  {
    "avx512vl_rorv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprord\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rorv4si },
    &operand_data[5581],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10831 */
  {
    "avx512vl_rorv4si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprord\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rorv4si_mask },
    &operand_data[5581],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10831 */
  {
    "avx512f_rolv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprolq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_rolv8di },
    &operand_data[5586],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10831 */
  {
    "avx512f_rolv8di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprolq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_rolv8di_mask },
    &operand_data[5586],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10831 */
  {
    "avx512f_rorv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprorq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_rorv8di },
    &operand_data[5586],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10831 */
  {
    "avx512f_rorv8di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprorq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_rorv8di_mask },
    &operand_data[5586],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10831 */
  {
    "avx512vl_rolv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprolq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rolv4di },
    &operand_data[5591],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10831 */
  {
    "avx512vl_rolv4di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprolq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rolv4di_mask },
    &operand_data[5591],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10831 */
  {
    "avx512vl_rorv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprorq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rorv4di },
    &operand_data[5591],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10831 */
  {
    "avx512vl_rorv4di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprorq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rorv4di_mask },
    &operand_data[5591],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10831 */
  {
    "avx512vl_rolv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprolq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rolv2di },
    &operand_data[5596],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10831 */
  {
    "avx512vl_rolv2di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprolq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rolv2di_mask },
    &operand_data[5596],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10831 */
  {
    "avx512vl_rorv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprorq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rorv2di },
    &operand_data[5596],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10831 */
  {
    "avx512vl_rorv2di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprorq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_rorv2di_mask },
    &operand_data[5596],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10849 */
  {
    "*avx2_smaxv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxsb\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5344],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10849 */
  {
    "*avx2_sminv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminsb\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5344],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10849 */
  {
    "*avx2_umaxv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxub\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5344],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10849 */
  {
    "*avx2_uminv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminub\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5344],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10849 */
  {
    "*avx2_smaxv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxsw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5364],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10849 */
  {
    "*avx2_sminv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminsw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5364],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10849 */
  {
    "*avx2_umaxv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxuw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5364],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10849 */
  {
    "*avx2_uminv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminuw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5364],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10849 */
  {
    "*avx2_smaxv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxsd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5274],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10849 */
  {
    "*avx2_sminv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminsd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5274],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10849 */
  {
    "*avx2_umaxv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxud\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5274],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10849 */
  {
    "*avx2_uminv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminud\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5274],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10872 */
  {
    "*avx512f_smaxv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxsd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5264],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10872 */
  {
    "*avx512f_smaxv16si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxsd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5264],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10872 */
  {
    "*avx512f_sminv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminsd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5264],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10872 */
  {
    "*avx512f_sminv16si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminsd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5264],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10872 */
  {
    "*avx512f_umaxv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxud\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5264],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10872 */
  {
    "*avx512f_umaxv16si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxud\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5264],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10872 */
  {
    "*avx512f_uminv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminud\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5264],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10872 */
  {
    "*avx512f_uminv16si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminud\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5264],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10872 */
  {
    "*avx512f_smaxv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxsd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5274],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10872 */
  {
    "*avx512f_smaxv8si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxsd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5274],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10872 */
  {
    "*avx512f_sminv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminsd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5274],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10872 */
  {
    "*avx512f_sminv8si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminsd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5274],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10872 */
  {
    "*avx512f_umaxv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxud\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5274],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10872 */
  {
    "*avx512f_umaxv8si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxud\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5274],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10872 */
  {
    "*avx512f_uminv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminud\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5274],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10872 */
  {
    "*avx512f_uminv8si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminud\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5274],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10872 */
  {
    "*avx512f_smaxv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxsd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5284],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10872 */
  {
    "*avx512f_smaxv4si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxsd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5284],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10872 */
  {
    "*avx512f_sminv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminsd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5284],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10872 */
  {
    "*avx512f_sminv4si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminsd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5284],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10872 */
  {
    "*avx512f_umaxv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxud\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5284],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10872 */
  {
    "*avx512f_umaxv4si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxud\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5284],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10872 */
  {
    "*avx512f_uminv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminud\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5284],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10872 */
  {
    "*avx512f_uminv4si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminud\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5284],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10872 */
  {
    "*avx512f_smaxv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxsq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5294],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10872 */
  {
    "*avx512f_smaxv8di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxsq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5294],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10872 */
  {
    "*avx512f_sminv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminsq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5294],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10872 */
  {
    "*avx512f_sminv8di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminsq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5294],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10872 */
  {
    "*avx512f_umaxv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxuq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5294],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10872 */
  {
    "*avx512f_umaxv8di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxuq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5294],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10872 */
  {
    "*avx512f_uminv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminuq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5294],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10872 */
  {
    "*avx512f_uminv8di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminuq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5294],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10872 */
  {
    "*avx512f_smaxv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxsq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5304],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10872 */
  {
    "*avx512f_smaxv4di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxsq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5304],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10872 */
  {
    "*avx512f_sminv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminsq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5304],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10872 */
  {
    "*avx512f_sminv4di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminsq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5304],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10872 */
  {
    "*avx512f_umaxv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxuq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5304],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10872 */
  {
    "*avx512f_umaxv4di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxuq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5304],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10872 */
  {
    "*avx512f_uminv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminuq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5304],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10872 */
  {
    "*avx512f_uminv4di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminuq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5304],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10872 */
  {
    "*avx512f_smaxv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxsq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5314],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10872 */
  {
    "*avx512f_smaxv2di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxsq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5314],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10872 */
  {
    "*avx512f_sminv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminsq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5314],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10872 */
  {
    "*avx512f_sminv2di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminsq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5314],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10872 */
  {
    "*avx512f_umaxv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxuq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5314],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10872 */
  {
    "*avx512f_umaxv2di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxuq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5314],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10872 */
  {
    "*avx512f_uminv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminuq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5314],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10872 */
  {
    "*avx512f_uminv2di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminuq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5314],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10884 */
  {
    "*smaxv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxsb\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1982],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10884 */
  {
    "smaxv64qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxsb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv64qi3_mask },
    &operand_data[5601],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10884 */
  {
    "*sminv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminsb\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1982],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10884 */
  {
    "sminv64qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminsb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv64qi3_mask },
    &operand_data[5601],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10884 */
  {
    "*umaxv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxub\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1982],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10884 */
  {
    "umaxv64qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxub\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umaxv64qi3_mask },
    &operand_data[5601],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10884 */
  {
    "*uminv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminub\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1982],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10884 */
  {
    "uminv64qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminub\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_uminv64qi3_mask },
    &operand_data[5601],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10884 */
  {
    "*smaxv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxsb\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1986],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10884 */
  {
    "smaxv16qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxsb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv16qi3_mask },
    &operand_data[5606],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10884 */
  {
    "*sminv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminsb\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1986],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10884 */
  {
    "sminv16qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminsb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv16qi3_mask },
    &operand_data[5606],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10884 */
  {
    "*umaxv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxub\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1986],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10884 */
  {
    "umaxv16qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxub\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umaxv16qi3_mask },
    &operand_data[5606],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10884 */
  {
    "*uminv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminub\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1986],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10884 */
  {
    "uminv16qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminub\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_uminv16qi3_mask },
    &operand_data[5606],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10884 */
  {
    "*smaxv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxsb\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1990],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10884 */
  {
    "smaxv32qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxsb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv32qi3_mask },
    &operand_data[5611],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10884 */
  {
    "*sminv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminsb\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1990],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10884 */
  {
    "sminv32qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminsb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv32qi3_mask },
    &operand_data[5611],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10884 */
  {
    "*umaxv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxub\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1990],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10884 */
  {
    "umaxv32qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxub\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umaxv32qi3_mask },
    &operand_data[5611],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10884 */
  {
    "*uminv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminub\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1990],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10884 */
  {
    "uminv32qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminub\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_uminv32qi3_mask },
    &operand_data[5611],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10884 */
  {
    "*smaxv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxsw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1994],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10884 */
  {
    "smaxv32hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxsw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv32hi3_mask },
    &operand_data[5616],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10884 */
  {
    "*sminv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminsw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1994],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10884 */
  {
    "sminv32hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminsw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv32hi3_mask },
    &operand_data[5616],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10884 */
  {
    "*umaxv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxuw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1994],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10884 */
  {
    "umaxv32hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxuw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umaxv32hi3_mask },
    &operand_data[5616],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10884 */
  {
    "*uminv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminuw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1994],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10884 */
  {
    "uminv32hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminuw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_uminv32hi3_mask },
    &operand_data[5616],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10884 */
  {
    "*smaxv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxsw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1998],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10884 */
  {
    "smaxv16hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxsw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv16hi3_mask },
    &operand_data[5621],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10884 */
  {
    "*sminv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminsw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1998],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10884 */
  {
    "sminv16hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminsw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv16hi3_mask },
    &operand_data[5621],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10884 */
  {
    "*umaxv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxuw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1998],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10884 */
  {
    "umaxv16hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxuw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umaxv16hi3_mask },
    &operand_data[5621],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10884 */
  {
    "*uminv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminuw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1998],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10884 */
  {
    "uminv16hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminuw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_uminv16hi3_mask },
    &operand_data[5621],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10884 */
  {
    "*smaxv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxsw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2002],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10884 */
  {
    "smaxv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxsw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv8hi3_mask },
    &operand_data[5626],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10884 */
  {
    "*sminv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminsw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2002],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10884 */
  {
    "sminv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminsw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv8hi3_mask },
    &operand_data[5626],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10884 */
  {
    "*umaxv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxuw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2002],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10884 */
  {
    "umaxv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaxuw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umaxv8hi3_mask },
    &operand_data[5626],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10884 */
  {
    "*uminv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminuw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2002],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10884 */
  {
    "uminv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpminuw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_uminv8hi3_mask },
    &operand_data[5626],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10976 */
  {
    "*sse4_1_smaxv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3085 },
#else
    { 0, output_3085, 0 },
#endif
    { 0 },
    &operand_data[5631],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10976 */
  {
    "*sse4_1_smaxv16qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3086 },
#else
    { 0, output_3086, 0 },
#endif
    { 0 },
    &operand_data[5631],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10976 */
  {
    "*sse4_1_sminv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3087 },
#else
    { 0, output_3087, 0 },
#endif
    { 0 },
    &operand_data[5631],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10976 */
  {
    "*sse4_1_sminv16qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3088 },
#else
    { 0, output_3088, 0 },
#endif
    { 0 },
    &operand_data[5631],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10976 */
  {
    "*sse4_1_smaxv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3089 },
#else
    { 0, output_3089, 0 },
#endif
    { 0 },
    &operand_data[5440],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10976 */
  {
    "*sse4_1_smaxv4si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3090 },
#else
    { 0, output_3090, 0 },
#endif
    { 0 },
    &operand_data[5440],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10976 */
  {
    "*sse4_1_sminv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3091 },
#else
    { 0, output_3091, 0 },
#endif
    { 0 },
    &operand_data[5440],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10976 */
  {
    "*sse4_1_sminv4si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3092 },
#else
    { 0, output_3092, 0 },
#endif
    { 0 },
    &operand_data[5440],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10994 */
  {
    "*smaxv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3093 },
#else
    { 0, output_3093, 0 },
#endif
    { 0 },
    &operand_data[5636],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10994 */
  {
    "*sminv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3094 },
#else
    { 0, output_3094, 0 },
#endif
    { 0 },
    &operand_data[5636],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11061 */
  {
    "*sse4_1_umaxv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3095 },
#else
    { 0, output_3095, 0 },
#endif
    { 0 },
    &operand_data[5639],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11061 */
  {
    "*sse4_1_umaxv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3096 },
#else
    { 0, output_3096, 0 },
#endif
    { 0 },
    &operand_data[5639],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11061 */
  {
    "*sse4_1_uminv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3097 },
#else
    { 0, output_3097, 0 },
#endif
    { 0 },
    &operand_data[5639],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11061 */
  {
    "*sse4_1_uminv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3098 },
#else
    { 0, output_3098, 0 },
#endif
    { 0 },
    &operand_data[5639],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11061 */
  {
    "*sse4_1_umaxv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3099 },
#else
    { 0, output_3099, 0 },
#endif
    { 0 },
    &operand_data[5440],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11061 */
  {
    "*sse4_1_umaxv4si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3100 },
#else
    { 0, output_3100, 0 },
#endif
    { 0 },
    &operand_data[5440],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11061 */
  {
    "*sse4_1_uminv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3101 },
#else
    { 0, output_3101, 0 },
#endif
    { 0 },
    &operand_data[5440],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11061 */
  {
    "*sse4_1_uminv4si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3102 },
#else
    { 0, output_3102, 0 },
#endif
    { 0 },
    &operand_data[5440],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11079 */
  {
    "*umaxv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3103 },
#else
    { 0, output_3103, 0 },
#endif
    { 0 },
    &operand_data[5644],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11079 */
  {
    "*uminv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3104 },
#else
    { 0, output_3104, 0 },
#endif
    { 0 },
    &operand_data[5644],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11110 */
  {
    "*avx2_eqv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpeqb\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5647],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11110 */
  {
    "*avx2_eqv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpeqw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5650],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11110 */
  {
    "*avx2_eqv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpeqd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5653],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11110 */
  {
    "*avx2_eqv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpeqq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5656],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11140 */
  {
    "avx512bw_eqv64qi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpeqb\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_eqv64qi3_1 },
    &operand_data[5659],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11140 */
  {
    "avx512bw_eqv64qi3_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpeqb\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_eqv64qi3_mask_1 },
    &operand_data[5659],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11140 */
  {
    "avx512vl_eqv16qi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpeqb\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_eqv16qi3_1 },
    &operand_data[5663],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11140 */
  {
    "avx512vl_eqv16qi3_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpeqb\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_eqv16qi3_mask_1 },
    &operand_data[5663],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11140 */
  {
    "avx512vl_eqv32qi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpeqb\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_eqv32qi3_1 },
    &operand_data[5667],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11140 */
  {
    "avx512vl_eqv32qi3_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpeqb\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_eqv32qi3_mask_1 },
    &operand_data[5667],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11140 */
  {
    "avx512bw_eqv32hi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpeqw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_eqv32hi3_1 },
    &operand_data[5671],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11140 */
  {
    "avx512bw_eqv32hi3_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpeqw\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_eqv32hi3_mask_1 },
    &operand_data[5671],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11140 */
  {
    "avx512vl_eqv16hi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpeqw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_eqv16hi3_1 },
    &operand_data[5675],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11140 */
  {
    "avx512vl_eqv16hi3_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpeqw\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_eqv16hi3_mask_1 },
    &operand_data[5675],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11140 */
  {
    "avx512vl_eqv8hi3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpeqw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_eqv8hi3_1 },
    &operand_data[5679],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11140 */
  {
    "avx512vl_eqv8hi3_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpeqw\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_eqv8hi3_mask_1 },
    &operand_data[5679],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11153 */
  {
    "avx512f_eqv16si3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpeqd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_eqv16si3_1 },
    &operand_data[5683],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11153 */
  {
    "avx512f_eqv16si3_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpeqd\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_eqv16si3_mask_1 },
    &operand_data[5683],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11153 */
  {
    "avx512vl_eqv8si3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpeqd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_eqv8si3_1 },
    &operand_data[5687],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11153 */
  {
    "avx512vl_eqv8si3_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpeqd\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_eqv8si3_mask_1 },
    &operand_data[5687],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11153 */
  {
    "avx512vl_eqv4si3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpeqd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_eqv4si3_1 },
    &operand_data[5691],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11153 */
  {
    "avx512vl_eqv4si3_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpeqd\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_eqv4si3_mask_1 },
    &operand_data[5691],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11153 */
  {
    "avx512f_eqv8di3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpeqq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_eqv8di3_1 },
    &operand_data[5695],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11153 */
  {
    "avx512f_eqv8di3_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpeqq\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_eqv8di3_mask_1 },
    &operand_data[5695],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11153 */
  {
    "avx512vl_eqv4di3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpeqq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_eqv4di3_1 },
    &operand_data[5699],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11153 */
  {
    "avx512vl_eqv4di3_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpeqq\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_eqv4di3_mask_1 },
    &operand_data[5699],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11153 */
  {
    "avx512vl_eqv2di3_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpeqq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_eqv2di3_1 },
    &operand_data[5703],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11153 */
  {
    "avx512vl_eqv2di3_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpeqq\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_eqv2di3_mask_1 },
    &operand_data[5703],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11166 */
  {
    "*sse4_1_eqv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3133 },
#else
    { 0, output_3133, 0 },
#endif
    { 0 },
    &operand_data[5707],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11182 */
  {
    "*sse2_eqv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3134 },
#else
    { 0, output_3134, 0 },
#endif
    { 0 },
    &operand_data[5710],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11182 */
  {
    "*sse2_eqv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3135 },
#else
    { 0, output_3135, 0 },
#endif
    { 0 },
    &operand_data[5713],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11182 */
  {
    "*sse2_eqv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3136 },
#else
    { 0, output_3136, 0 },
#endif
    { 0 },
    &operand_data[5716],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11214 */
  {
    "sse4_2_gtv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3137 },
#else
    { 0, output_3137, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_2_gtv2di3 },
    &operand_data[5719],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11230 */
  {
    "avx2_gtv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpgtb\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_gtv32qi3 },
    &operand_data[5722],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11230 */
  {
    "avx2_gtv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpgtw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_gtv16hi3 },
    &operand_data[5725],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11230 */
  {
    "avx2_gtv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpgtd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_gtv8si3 },
    &operand_data[5728],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11230 */
  {
    "avx2_gtv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpgtq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_gtv4di3 },
    &operand_data[5731],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11242 */
  {
    "avx512f_gtv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpgtd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_gtv16si3 },
    &operand_data[2680],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11242 */
  {
    "avx512f_gtv16si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpgtd\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_gtv16si3_mask },
    &operand_data[5734],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11242 */
  {
    "avx512vl_gtv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpgtd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_gtv8si3 },
    &operand_data[2696],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11242 */
  {
    "avx512vl_gtv8si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpgtd\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_gtv8si3_mask },
    &operand_data[5738],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11242 */
  {
    "avx512vl_gtv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpgtd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_gtv4si3 },
    &operand_data[2701],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11242 */
  {
    "avx512vl_gtv4si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpgtd\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_gtv4si3_mask },
    &operand_data[5742],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11242 */
  {
    "avx512f_gtv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpgtq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_gtv8di3 },
    &operand_data[2706],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11242 */
  {
    "avx512f_gtv8di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpgtq\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_gtv8di3_mask },
    &operand_data[5746],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11242 */
  {
    "avx512vl_gtv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpgtq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_gtv4di3 },
    &operand_data[2722],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11242 */
  {
    "avx512vl_gtv4di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpgtq\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_gtv4di3_mask },
    &operand_data[5750],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11242 */
  {
    "avx512vl_gtv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpgtq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_gtv2di3 },
    &operand_data[2727],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11242 */
  {
    "avx512vl_gtv2di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpgtq\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_gtv2di3_mask },
    &operand_data[5754],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11254 */
  {
    "avx512bw_gtv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpgtb\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_gtv64qi3 },
    &operand_data[2784],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11254 */
  {
    "avx512bw_gtv64qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpgtb\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_gtv64qi3_mask },
    &operand_data[5758],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11254 */
  {
    "avx512vl_gtv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpgtb\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_gtv16qi3 },
    &operand_data[2789],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11254 */
  {
    "avx512vl_gtv16qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpgtb\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_gtv16qi3_mask },
    &operand_data[5762],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11254 */
  {
    "avx512vl_gtv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpgtb\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_gtv32qi3 },
    &operand_data[2794],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11254 */
  {
    "avx512vl_gtv32qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpgtb\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_gtv32qi3_mask },
    &operand_data[5766],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11254 */
  {
    "avx512bw_gtv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpgtw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_gtv32hi3 },
    &operand_data[2799],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11254 */
  {
    "avx512bw_gtv32hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpgtw\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_gtv32hi3_mask },
    &operand_data[5770],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11254 */
  {
    "avx512vl_gtv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpgtw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_gtv16hi3 },
    &operand_data[2804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11254 */
  {
    "avx512vl_gtv16hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpgtw\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_gtv16hi3_mask },
    &operand_data[5774],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11254 */
  {
    "avx512vl_gtv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpgtw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_gtv8hi3 },
    &operand_data[2809],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11254 */
  {
    "avx512vl_gtv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmpgtw\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_gtv8hi3_mask },
    &operand_data[5778],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11266 */
  {
    "sse2_gtv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3166 },
#else
    { 0, output_3166, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_gtv16qi3 },
    &operand_data[5782],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11266 */
  {
    "sse2_gtv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3167 },
#else
    { 0, output_3167, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_gtv8hi3 },
    &operand_data[5785],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11266 */
  {
    "sse2_gtv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3168 },
#else
    { 0, output_3168, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_gtv4si3 },
    &operand_data[5788],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11522 */
  {
    "*andnotv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3169 },
#else
    { 0, 0, output_3169 },
#endif
    { 0 },
    &operand_data[5791],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11522 */
  {
    "*andnotv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3170 },
#else
    { 0, 0, output_3170 },
#endif
    { 0 },
    &operand_data[5794],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11522 */
  {
    "*andnotv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3171 },
#else
    { 0, 0, output_3171 },
#endif
    { 0 },
    &operand_data[5797],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11522 */
  {
    "*andnotv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3172 },
#else
    { 0, 0, output_3172 },
#endif
    { 0 },
    &operand_data[5800],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11522 */
  {
    "*andnotv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3173 },
#else
    { 0, 0, output_3173 },
#endif
    { 0 },
    &operand_data[5803],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11522 */
  {
    "*andnotv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3174 },
#else
    { 0, 0, output_3174 },
#endif
    { 0 },
    &operand_data[5806],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11522 */
  {
    "*andnotv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3175 },
#else
    { 0, 0, output_3175 },
#endif
    { 0 },
    &operand_data[5809],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11522 */
  {
    "*andnotv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3176 },
#else
    { 0, 0, output_3176 },
#endif
    { 0 },
    &operand_data[5812],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11522 */
  {
    "*andnotv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3177 },
#else
    { 0, 0, output_3177 },
#endif
    { 0 },
    &operand_data[5815],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11522 */
  {
    "*andnotv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3178 },
#else
    { 0, 0, output_3178 },
#endif
    { 0 },
    &operand_data[3874],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11522 */
  {
    "*andnotv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3179 },
#else
    { 0, 0, output_3179 },
#endif
    { 0 },
    &operand_data[5818],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11522 */
  {
    "*andnotv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3180 },
#else
    { 0, 0, output_3180 },
#endif
    { 0 },
    &operand_data[4910],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11625 */
  {
    "*andnotv16si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpandnd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5556],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11625 */
  {
    "*andnotv8si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpandnd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5561],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11625 */
  {
    "*andnotv4si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpandnd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5566],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11625 */
  {
    "*andnotv8di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpandnq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4905],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11625 */
  {
    "*andnotv4di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpandnq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4900],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11625 */
  {
    "*andnotv2di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpandnq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5425],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11651 */
  {
    "*andv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3187 },
#else
    { 0, 0, output_3187 },
#endif
    { 0 },
    &operand_data[5204],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11651 */
  {
    "andv16si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3188 },
#else
    { 0, 0, output_3188 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv16si3_mask },
    &operand_data[5204],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11651 */
  {
    "*iorv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3189 },
#else
    { 0, 0, output_3189 },
#endif
    { 0 },
    &operand_data[5204],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11651 */
  {
    "iorv16si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3190 },
#else
    { 0, 0, output_3190 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv16si3_mask },
    &operand_data[5204],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11651 */
  {
    "*xorv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3191 },
#else
    { 0, 0, output_3191 },
#endif
    { 0 },
    &operand_data[5204],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11651 */
  {
    "xorv16si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3192 },
#else
    { 0, 0, output_3192 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv16si3_mask },
    &operand_data[5204],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11651 */
  {
    "*andv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3193 },
#else
    { 0, 0, output_3193 },
#endif
    { 0 },
    &operand_data[5214],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11651 */
  {
    "andv8si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3194 },
#else
    { 0, 0, output_3194 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv8si3_mask },
    &operand_data[5214],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11651 */
  {
    "*iorv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3195 },
#else
    { 0, 0, output_3195 },
#endif
    { 0 },
    &operand_data[5214],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11651 */
  {
    "iorv8si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3196 },
#else
    { 0, 0, output_3196 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv8si3_mask },
    &operand_data[5214],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11651 */
  {
    "*xorv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3197 },
#else
    { 0, 0, output_3197 },
#endif
    { 0 },
    &operand_data[5214],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11651 */
  {
    "xorv8si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3198 },
#else
    { 0, 0, output_3198 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv8si3_mask },
    &operand_data[5214],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11651 */
  {
    "*andv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3199 },
#else
    { 0, 0, output_3199 },
#endif
    { 0 },
    &operand_data[5224],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11651 */
  {
    "andv4si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3200 },
#else
    { 0, 0, output_3200 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv4si3_mask },
    &operand_data[5224],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11651 */
  {
    "*iorv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3201 },
#else
    { 0, 0, output_3201 },
#endif
    { 0 },
    &operand_data[5224],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11651 */
  {
    "iorv4si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3202 },
#else
    { 0, 0, output_3202 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv4si3_mask },
    &operand_data[5224],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11651 */
  {
    "*xorv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3203 },
#else
    { 0, 0, output_3203 },
#endif
    { 0 },
    &operand_data[5224],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11651 */
  {
    "xorv4si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3204 },
#else
    { 0, 0, output_3204 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv4si3_mask },
    &operand_data[5224],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11651 */
  {
    "*andv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3205 },
#else
    { 0, 0, output_3205 },
#endif
    { 0 },
    &operand_data[5234],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11651 */
  {
    "andv8di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3206 },
#else
    { 0, 0, output_3206 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv8di3_mask },
    &operand_data[5234],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11651 */
  {
    "*iorv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3207 },
#else
    { 0, 0, output_3207 },
#endif
    { 0 },
    &operand_data[5234],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11651 */
  {
    "iorv8di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3208 },
#else
    { 0, 0, output_3208 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv8di3_mask },
    &operand_data[5234],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11651 */
  {
    "*xorv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3209 },
#else
    { 0, 0, output_3209 },
#endif
    { 0 },
    &operand_data[5234],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11651 */
  {
    "xorv8di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3210 },
#else
    { 0, 0, output_3210 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv8di3_mask },
    &operand_data[5234],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11651 */
  {
    "*andv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3211 },
#else
    { 0, 0, output_3211 },
#endif
    { 0 },
    &operand_data[5244],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11651 */
  {
    "andv4di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3212 },
#else
    { 0, 0, output_3212 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv4di3_mask },
    &operand_data[5244],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11651 */
  {
    "*iorv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3213 },
#else
    { 0, 0, output_3213 },
#endif
    { 0 },
    &operand_data[5244],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11651 */
  {
    "iorv4di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3214 },
#else
    { 0, 0, output_3214 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv4di3_mask },
    &operand_data[5244],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11651 */
  {
    "*xorv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3215 },
#else
    { 0, 0, output_3215 },
#endif
    { 0 },
    &operand_data[5244],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11651 */
  {
    "xorv4di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3216 },
#else
    { 0, 0, output_3216 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv4di3_mask },
    &operand_data[5244],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11651 */
  {
    "*andv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3217 },
#else
    { 0, 0, output_3217 },
#endif
    { 0 },
    &operand_data[5254],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11651 */
  {
    "andv2di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3218 },
#else
    { 0, 0, output_3218 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv2di3_mask },
    &operand_data[5254],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11651 */
  {
    "*iorv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3219 },
#else
    { 0, 0, output_3219 },
#endif
    { 0 },
    &operand_data[5254],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11651 */
  {
    "iorv2di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3220 },
#else
    { 0, 0, output_3220 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv2di3_mask },
    &operand_data[5254],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11651 */
  {
    "*xorv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3221 },
#else
    { 0, 0, output_3221 },
#endif
    { 0 },
    &operand_data[5254],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11651 */
  {
    "xorv2di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3222 },
#else
    { 0, 0, output_3222 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv2di3_mask },
    &operand_data[5254],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11749 */
  {
    "*andv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3223 },
#else
    { 0, 0, output_3223 },
#endif
    { 0 },
    &operand_data[5144],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11749 */
  {
    "*andv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3224 },
#else
    { 0, 0, output_3224 },
#endif
    { 0 },
    &operand_data[5144],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11749 */
  {
    "*iorv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3225 },
#else
    { 0, 0, output_3225 },
#endif
    { 0 },
    &operand_data[5144],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11749 */
  {
    "*iorv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3226 },
#else
    { 0, 0, output_3226 },
#endif
    { 0 },
    &operand_data[5144],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11749 */
  {
    "*xorv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3227 },
#else
    { 0, 0, output_3227 },
#endif
    { 0 },
    &operand_data[5144],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11749 */
  {
    "*xorv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3228 },
#else
    { 0, 0, output_3228 },
#endif
    { 0 },
    &operand_data[5144],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11749 */
  {
    "*andv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3229 },
#else
    { 0, 0, output_3229 },
#endif
    { 0 },
    &operand_data[5154],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11749 */
  {
    "*andv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3230 },
#else
    { 0, 0, output_3230 },
#endif
    { 0 },
    &operand_data[5154],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11749 */
  {
    "*iorv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3231 },
#else
    { 0, 0, output_3231 },
#endif
    { 0 },
    &operand_data[5154],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11749 */
  {
    "*iorv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3232 },
#else
    { 0, 0, output_3232 },
#endif
    { 0 },
    &operand_data[5154],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11749 */
  {
    "*xorv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3233 },
#else
    { 0, 0, output_3233 },
#endif
    { 0 },
    &operand_data[5154],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11749 */
  {
    "*xorv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3234 },
#else
    { 0, 0, output_3234 },
#endif
    { 0 },
    &operand_data[5154],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11749 */
  {
    "*andv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3235 },
#else
    { 0, 0, output_3235 },
#endif
    { 0 },
    &operand_data[5164],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11749 */
  {
    "*andv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3236 },
#else
    { 0, 0, output_3236 },
#endif
    { 0 },
    &operand_data[5164],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11749 */
  {
    "*iorv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3237 },
#else
    { 0, 0, output_3237 },
#endif
    { 0 },
    &operand_data[5164],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11749 */
  {
    "*iorv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3238 },
#else
    { 0, 0, output_3238 },
#endif
    { 0 },
    &operand_data[5164],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11749 */
  {
    "*xorv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3239 },
#else
    { 0, 0, output_3239 },
#endif
    { 0 },
    &operand_data[5164],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11749 */
  {
    "*xorv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3240 },
#else
    { 0, 0, output_3240 },
#endif
    { 0 },
    &operand_data[5164],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11749 */
  {
    "*andv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3241 },
#else
    { 0, 0, output_3241 },
#endif
    { 0 },
    &operand_data[5174],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11749 */
  {
    "*andv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3242 },
#else
    { 0, 0, output_3242 },
#endif
    { 0 },
    &operand_data[5174],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11749 */
  {
    "*iorv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3243 },
#else
    { 0, 0, output_3243 },
#endif
    { 0 },
    &operand_data[5174],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11749 */
  {
    "*iorv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3244 },
#else
    { 0, 0, output_3244 },
#endif
    { 0 },
    &operand_data[5174],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11749 */
  {
    "*xorv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3245 },
#else
    { 0, 0, output_3245 },
#endif
    { 0 },
    &operand_data[5174],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11749 */
  {
    "*xorv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3246 },
#else
    { 0, 0, output_3246 },
#endif
    { 0 },
    &operand_data[5174],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11749 */
  {
    "*andv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3247 },
#else
    { 0, 0, output_3247 },
#endif
    { 0 },
    &operand_data[5184],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11749 */
  {
    "*andv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3248 },
#else
    { 0, 0, output_3248 },
#endif
    { 0 },
    &operand_data[5184],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11749 */
  {
    "*iorv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3249 },
#else
    { 0, 0, output_3249 },
#endif
    { 0 },
    &operand_data[5184],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11749 */
  {
    "*iorv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3250 },
#else
    { 0, 0, output_3250 },
#endif
    { 0 },
    &operand_data[5184],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11749 */
  {
    "*xorv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3251 },
#else
    { 0, 0, output_3251 },
#endif
    { 0 },
    &operand_data[5184],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11749 */
  {
    "*xorv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3252 },
#else
    { 0, 0, output_3252 },
#endif
    { 0 },
    &operand_data[5184],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11749 */
  {
    "*andv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3253 },
#else
    { 0, 0, output_3253 },
#endif
    { 0 },
    &operand_data[5194],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11749 */
  {
    "*andv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3254 },
#else
    { 0, 0, output_3254 },
#endif
    { 0 },
    &operand_data[5194],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11749 */
  {
    "*iorv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3255 },
#else
    { 0, 0, output_3255 },
#endif
    { 0 },
    &operand_data[5194],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11749 */
  {
    "*iorv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3256 },
#else
    { 0, 0, output_3256 },
#endif
    { 0 },
    &operand_data[5194],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11749 */
  {
    "*xorv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3257 },
#else
    { 0, 0, output_3257 },
#endif
    { 0 },
    &operand_data[5194],
    3,
    3,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11749 */
  {
    "*xorv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3258 },
#else
    { 0, 0, output_3258 },
#endif
    { 0 },
    &operand_data[5194],
    5,
    5,
    0,
    2,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11843 */
  {
    "avx512bw_testmv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestmb\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_testmv64qi3 },
    &operand_data[2784],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11843 */
  {
    "avx512bw_testmv64qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestmb\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_testmv64qi3_mask },
    &operand_data[5758],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11843 */
  {
    "avx512vl_testmv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestmb\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_testmv16qi3 },
    &operand_data[2789],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11843 */
  {
    "avx512vl_testmv16qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestmb\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_testmv16qi3_mask },
    &operand_data[5762],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11843 */
  {
    "avx512vl_testmv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestmb\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_testmv32qi3 },
    &operand_data[2794],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11843 */
  {
    "avx512vl_testmv32qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestmb\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_testmv32qi3_mask },
    &operand_data[5766],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11843 */
  {
    "avx512bw_testmv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestmw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_testmv32hi3 },
    &operand_data[2799],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11843 */
  {
    "avx512bw_testmv32hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestmw\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_testmv32hi3_mask },
    &operand_data[5770],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11843 */
  {
    "avx512vl_testmv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestmw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_testmv16hi3 },
    &operand_data[2804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11843 */
  {
    "avx512vl_testmv16hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestmw\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_testmv16hi3_mask },
    &operand_data[5774],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11843 */
  {
    "avx512vl_testmv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestmw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_testmv8hi3 },
    &operand_data[2809],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11843 */
  {
    "avx512vl_testmv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestmw\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_testmv8hi3_mask },
    &operand_data[5778],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11854 */
  {
    "avx512f_testmv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestmd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_testmv16si3 },
    &operand_data[2680],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11854 */
  {
    "avx512f_testmv16si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestmd\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_testmv16si3_mask },
    &operand_data[5734],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11854 */
  {
    "avx512vl_testmv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestmd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_testmv8si3 },
    &operand_data[2696],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11854 */
  {
    "avx512vl_testmv8si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestmd\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_testmv8si3_mask },
    &operand_data[5738],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11854 */
  {
    "avx512vl_testmv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestmd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_testmv4si3 },
    &operand_data[2701],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11854 */
  {
    "avx512vl_testmv4si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestmd\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_testmv4si3_mask },
    &operand_data[5742],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11854 */
  {
    "avx512f_testmv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestmq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_testmv8di3 },
    &operand_data[2706],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11854 */
  {
    "avx512f_testmv8di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestmq\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_testmv8di3_mask },
    &operand_data[5746],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11854 */
  {
    "avx512vl_testmv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestmq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_testmv4di3 },
    &operand_data[2722],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11854 */
  {
    "avx512vl_testmv4di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestmq\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_testmv4di3_mask },
    &operand_data[5750],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11854 */
  {
    "avx512vl_testmv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestmq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_testmv2di3 },
    &operand_data[2727],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11854 */
  {
    "avx512vl_testmv2di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestmq\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_testmv2di3_mask },
    &operand_data[5754],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11865 */
  {
    "avx512bw_testnmv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestnmb\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_testnmv64qi3 },
    &operand_data[2784],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11865 */
  {
    "avx512bw_testnmv64qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestnmb\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_testnmv64qi3_mask },
    &operand_data[5758],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11865 */
  {
    "avx512vl_testnmv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestnmb\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_testnmv16qi3 },
    &operand_data[2789],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11865 */
  {
    "avx512vl_testnmv16qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestnmb\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_testnmv16qi3_mask },
    &operand_data[5762],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11865 */
  {
    "avx512vl_testnmv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestnmb\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_testnmv32qi3 },
    &operand_data[2794],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11865 */
  {
    "avx512vl_testnmv32qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestnmb\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_testnmv32qi3_mask },
    &operand_data[5766],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11865 */
  {
    "avx512bw_testnmv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestnmw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_testnmv32hi3 },
    &operand_data[2799],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11865 */
  {
    "avx512bw_testnmv32hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestnmw\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_testnmv32hi3_mask },
    &operand_data[5770],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11865 */
  {
    "avx512vl_testnmv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestnmw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_testnmv16hi3 },
    &operand_data[2804],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11865 */
  {
    "avx512vl_testnmv16hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestnmw\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_testnmv16hi3_mask },
    &operand_data[5774],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11865 */
  {
    "avx512vl_testnmv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestnmw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_testnmv8hi3 },
    &operand_data[2809],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11865 */
  {
    "avx512vl_testnmv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestnmw\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_testnmv8hi3_mask },
    &operand_data[5778],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11876 */
  {
    "avx512f_testnmv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestnmd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_testnmv16si3 },
    &operand_data[2680],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11876 */
  {
    "avx512f_testnmv16si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestnmd\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_testnmv16si3_mask },
    &operand_data[5734],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11876 */
  {
    "avx512vl_testnmv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestnmd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_testnmv8si3 },
    &operand_data[2696],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11876 */
  {
    "avx512vl_testnmv8si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestnmd\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_testnmv8si3_mask },
    &operand_data[5738],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11876 */
  {
    "avx512vl_testnmv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestnmd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_testnmv4si3 },
    &operand_data[2701],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11876 */
  {
    "avx512vl_testnmv4si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestnmd\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_testnmv4si3_mask },
    &operand_data[5742],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11876 */
  {
    "avx512f_testnmv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestnmq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_testnmv8di3 },
    &operand_data[2706],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11876 */
  {
    "avx512f_testnmv8di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestnmq\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_testnmv8di3_mask },
    &operand_data[5746],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11876 */
  {
    "avx512vl_testnmv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestnmq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_testnmv4di3 },
    &operand_data[2722],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11876 */
  {
    "avx512vl_testnmv4di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestnmq\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_testnmv4di3_mask },
    &operand_data[5750],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11876 */
  {
    "avx512vl_testnmv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestnmq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_testnmv2di3 },
    &operand_data[2727],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11876 */
  {
    "avx512vl_testnmv2di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vptestnmq\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_testnmv2di3_mask },
    &operand_data[5754],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11922 */
  {
    "avx512bw_packsswb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3307 },
#else
    { 0, output_3307, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_packsswb },
    &operand_data[5821],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11922 */
  {
    "avx512bw_packsswb_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3308 },
#else
    { 0, output_3308, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_packsswb_mask },
    &operand_data[5821],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11922 */
  {
    "avx2_packsswb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3309 },
#else
    { 0, output_3309, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_packsswb },
    &operand_data[5826],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11922 */
  {
    "avx2_packsswb_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3310 },
#else
    { 0, output_3310, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_packsswb_mask },
    &operand_data[5826],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11922 */
  {
    "sse2_packsswb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3311 },
#else
    { 0, output_3311, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_packsswb },
    &operand_data[5831],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11922 */
  {
    "sse2_packsswb_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3312 },
#else
    { 0, output_3312, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_packsswb_mask },
    &operand_data[5831],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11940 */
  {
    "avx512bw_packssdw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3313 },
#else
    { 0, output_3313, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_packssdw },
    &operand_data[5836],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11940 */
  {
    "avx512bw_packssdw_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3314 },
#else
    { 0, output_3314, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_packssdw_mask },
    &operand_data[5836],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11940 */
  {
    "avx2_packssdw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3315 },
#else
    { 0, output_3315, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_packssdw },
    &operand_data[5841],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11940 */
  {
    "avx2_packssdw_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3316 },
#else
    { 0, output_3316, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_packssdw_mask },
    &operand_data[5841],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11940 */
  {
    "sse2_packssdw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3317 },
#else
    { 0, output_3317, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_packssdw },
    &operand_data[5846],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11940 */
  {
    "sse2_packssdw_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3318 },
#else
    { 0, output_3318, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_packssdw_mask },
    &operand_data[5846],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11958 */
  {
    "avx512bw_packuswb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3319 },
#else
    { 0, output_3319, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_packuswb },
    &operand_data[5821],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11958 */
  {
    "avx512bw_packuswb_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3320 },
#else
    { 0, output_3320, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_packuswb_mask },
    &operand_data[5821],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11958 */
  {
    "avx2_packuswb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3321 },
#else
    { 0, output_3321, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_packuswb },
    &operand_data[5826],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11958 */
  {
    "avx2_packuswb_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3322 },
#else
    { 0, output_3322, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_packuswb_mask },
    &operand_data[5826],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11958 */
  {
    "sse2_packuswb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3323 },
#else
    { 0, output_3323, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_packuswb },
    &operand_data[5831],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11958 */
  {
    "sse2_packuswb_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3324 },
#else
    { 0, output_3324, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_packuswb_mask },
    &operand_data[5831],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11976 */
  {
    "avx512bw_interleave_highv64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpunpckhbw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_interleave_highv64qi },
    &operand_data[1982],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11976 */
  {
    "avx512bw_interleave_highv64qi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpunpckhbw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_interleave_highv64qi_mask },
    &operand_data[5601],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12020 */
  {
    "avx2_interleave_highv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpunpckhbw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_interleave_highv32qi },
    &operand_data[1990],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12020 */
  {
    "avx2_interleave_highv32qi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpunpckhbw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_interleave_highv32qi_mask },
    &operand_data[5611],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12048 */
  {
    "vec_interleave_highv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3329 },
#else
    { 0, output_3329, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_interleave_highv16qi },
    &operand_data[5803],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12048 */
  {
    "vec_interleave_highv16qi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3330 },
#else
    { 0, output_3330, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_interleave_highv16qi_mask },
    &operand_data[5851],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12072 */
  {
    "avx512bw_interleave_lowv64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpunpcklbw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_interleave_lowv64qi },
    &operand_data[1982],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12072 */
  {
    "avx512bw_interleave_lowv64qi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpunpcklbw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_interleave_lowv64qi_mask },
    &operand_data[5601],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12116 */
  {
    "avx2_interleave_lowv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpunpcklbw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_interleave_lowv32qi },
    &operand_data[1990],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12116 */
  {
    "avx2_interleave_lowv32qi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpunpcklbw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_interleave_lowv32qi_mask },
    &operand_data[5611],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12144 */
  {
    "vec_interleave_lowv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3335 },
#else
    { 0, output_3335, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_interleave_lowv16qi },
    &operand_data[5803],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12144 */
  {
    "vec_interleave_lowv16qi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3336 },
#else
    { 0, output_3336, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_interleave_lowv16qi_mask },
    &operand_data[5851],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12168 */
  {
    "avx512bw_interleave_highv32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpunpckhwd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_interleave_highv32hi },
    &operand_data[1994],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12168 */
  {
    "avx512bw_interleave_highv32hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpunpckhwd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_interleave_highv32hi_mask },
    &operand_data[5616],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12196 */
  {
    "avx2_interleave_highv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpunpckhwd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_interleave_highv16hi },
    &operand_data[1998],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12196 */
  {
    "avx2_interleave_highv16hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpunpckhwd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_interleave_highv16hi_mask },
    &operand_data[5621],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12216 */
  {
    "vec_interleave_highv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3341 },
#else
    { 0, output_3341, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_interleave_highv8hi },
    &operand_data[5812],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12216 */
  {
    "vec_interleave_highv8hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3342 },
#else
    { 0, output_3342, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_interleave_highv8hi_mask },
    &operand_data[5856],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12236 */
  {
    "*avx512bw_interleave_lowv32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpunpcklwd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1994],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12236 */
  {
    "avx512bw_interleave_lowv32hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpunpcklwd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_interleave_lowv32hi_mask },
    &operand_data[5616],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12264 */
  {
    "avx2_interleave_lowv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpunpcklwd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_interleave_lowv16hi },
    &operand_data[1998],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12264 */
  {
    "avx2_interleave_lowv16hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpunpcklwd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_interleave_lowv16hi_mask },
    &operand_data[5621],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12284 */
  {
    "vec_interleave_lowv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3347 },
#else
    { 0, output_3347, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_interleave_lowv8hi },
    &operand_data[5812],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12284 */
  {
    "vec_interleave_lowv8hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3348 },
#else
    { 0, output_3348, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_interleave_lowv8hi_mask },
    &operand_data[5856],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12304 */
  {
    "avx2_interleave_highv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpunpckhdq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_interleave_highv8si },
    &operand_data[1938],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12304 */
  {
    "avx2_interleave_highv8si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpunpckhdq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_interleave_highv8si_mask },
    &operand_data[5561],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12320 */
  {
    "*avx512f_interleave_highv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpunpckhdq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1934],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12320 */
  {
    "avx512f_interleave_highv16si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpunpckhdq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_interleave_highv16si_mask },
    &operand_data[5556],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12341 */
  {
    "vec_interleave_highv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3353 },
#else
    { 0, output_3353, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_interleave_highv4si },
    &operand_data[3874],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12341 */
  {
    "vec_interleave_highv4si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3354 },
#else
    { 0, output_3354, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_interleave_highv4si_mask },
    &operand_data[5861],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12359 */
  {
    "avx2_interleave_lowv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpunpckldq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_interleave_lowv8si },
    &operand_data[1938],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12359 */
  {
    "avx2_interleave_lowv8si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpunpckldq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_interleave_lowv8si_mask },
    &operand_data[5561],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12375 */
  {
    "*avx512f_interleave_lowv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpunpckldq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1934],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12375 */
  {
    "avx512f_interleave_lowv16si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpunpckldq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_interleave_lowv16si_mask },
    &operand_data[5556],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12395 */
  {
    "vec_interleave_lowv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3359 },
#else
    { 0, output_3359, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_interleave_lowv4si },
    &operand_data[3874],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12395 */
  {
    "vec_interleave_lowv4si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3360 },
#else
    { 0, output_3360, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_interleave_lowv4si_mask },
    &operand_data[5861],
    5,
    5,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12464 */
  {
    "sse4_1_pinsrb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3361 },
#else
    { 0, 0, output_3361 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_pinsrb },
    &operand_data[5866],
    4,
    4,
    0,
    6,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12464 */
  {
    "sse2_pinsrw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3362 },
#else
    { 0, 0, output_3362 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_pinsrw },
    &operand_data[5870],
    4,
    4,
    0,
    6,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12464 */
  {
    "sse4_1_pinsrd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3363 },
#else
    { 0, 0, output_3363 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_pinsrd },
    &operand_data[5874],
    4,
    4,
    0,
    6,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12464 */
  {
    "sse4_1_pinsrq",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3364 },
#else
    { 0, 0, output_3364 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_pinsrq },
    &operand_data[5878],
    4,
    4,
    0,
    6,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12541 */
  {
    "*avx512dq_vinsertf64x2_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3365 },
#else
    { 0, 0, output_3365 },
#endif
    { 0 },
    &operand_data[5882],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12541 */
  {
    "avx512dq_vinsertf64x2_1_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3366 },
#else
    { 0, 0, output_3366 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_vinsertf64x2_1_mask },
    &operand_data[5882],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12541 */
  {
    "*avx512dq_vinserti64x2_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3367 },
#else
    { 0, 0, output_3367 },
#endif
    { 0 },
    &operand_data[5888],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12541 */
  {
    "avx512dq_vinserti64x2_1_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3368 },
#else
    { 0, 0, output_3368 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_vinserti64x2_1_mask },
    &operand_data[5888],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12541 */
  {
    "*avx512f_vinsertf32x4_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3369 },
#else
    { 0, 0, output_3369 },
#endif
    { 0 },
    &operand_data[5894],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12541 */
  {
    "avx512f_vinsertf32x4_1_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3370 },
#else
    { 0, 0, output_3370 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vinsertf32x4_1_mask },
    &operand_data[5894],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12541 */
  {
    "*avx512f_vinserti32x4_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3371 },
#else
    { 0, 0, output_3371 },
#endif
    { 0 },
    &operand_data[5900],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12541 */
  {
    "avx512f_vinserti32x4_1_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3372 },
#else
    { 0, 0, output_3372 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vinserti32x4_1_mask },
    &operand_data[5900],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12594 */
  {
    "vec_set_lo_v16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vinsertf32x8\t{$0x0, %2, %1, %0|%0, %1, %2, 0x0}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_lo_v16sf },
    &operand_data[5906],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12594 */
  {
    "vec_set_lo_v16sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vinsertf32x8\t{$0x0, %2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2, 0x0}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_lo_v16sf_mask },
    &operand_data[5906],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12594 */
  {
    "vec_set_lo_v16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vinserti32x8\t{$0x0, %2, %1, %0|%0, %1, %2, 0x0}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_lo_v16si },
    &operand_data[5911],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12594 */
  {
    "vec_set_lo_v16si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vinserti32x8\t{$0x0, %2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2, 0x0}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_lo_v16si_mask },
    &operand_data[5911],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12611 */
  {
    "vec_set_hi_v16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vinsertf32x8\t{$0x1, %2, %1, %0|%0, %1, %2, 0x1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_hi_v16sf },
    &operand_data[5906],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12611 */
  {
    "vec_set_hi_v16sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vinsertf32x8\t{$0x1, %2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2, 0x1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_hi_v16sf_mask },
    &operand_data[5906],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12611 */
  {
    "vec_set_hi_v16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vinserti32x8\t{$0x1, %2, %1, %0|%0, %1, %2, 0x1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_hi_v16si },
    &operand_data[5911],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12611 */
  {
    "vec_set_hi_v16si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vinserti32x8\t{$0x1, %2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2, 0x1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_hi_v16si_mask },
    &operand_data[5911],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12628 */
  {
    "vec_set_lo_v8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vinsertf64x4\t{$0x0, %2, %1, %0|%0, %1, %2, 0x0}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_lo_v8df },
    &operand_data[5916],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12628 */
  {
    "vec_set_lo_v8df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vinsertf64x4\t{$0x0, %2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2, 0x0}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_lo_v8df_mask },
    &operand_data[5916],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12628 */
  {
    "vec_set_lo_v8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vinserti64x4\t{$0x0, %2, %1, %0|%0, %1, %2, 0x0}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_lo_v8di },
    &operand_data[5921],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12628 */
  {
    "vec_set_lo_v8di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vinserti64x4\t{$0x0, %2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2, 0x0}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_lo_v8di_mask },
    &operand_data[5921],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12643 */
  {
    "vec_set_hi_v8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vinsertf64x4\t{$0x1, %2, %1, %0|%0, %1, %2, 0x1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_hi_v8df },
    &operand_data[5916],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12643 */
  {
    "vec_set_hi_v8df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vinsertf64x4\t{$0x1, %2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2, 0x1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_hi_v8df_mask },
    &operand_data[5916],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12643 */
  {
    "vec_set_hi_v8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vinserti64x4\t{$0x1, %2, %1, %0|%0, %1, %2, 0x1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_hi_v8di },
    &operand_data[5921],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12643 */
  {
    "vec_set_hi_v8di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vinserti64x4\t{$0x1, %2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2, 0x1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_hi_v8di_mask },
    &operand_data[5921],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12678 */
  {
    "*avx512dq_shuf_i64x2_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3389 },
#else
    { 0, 0, output_3389 },
#endif
    { 0 },
    &operand_data[5926],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12678 */
  {
    "avx512dq_shuf_i64x2_1_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3390 },
#else
    { 0, 0, output_3390 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_shuf_i64x2_1_mask },
    &operand_data[5926],
    9,
    9,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12678 */
  {
    "*avx512dq_shuf_f64x2_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3391 },
#else
    { 0, 0, output_3391 },
#endif
    { 0 },
    &operand_data[5935],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12678 */
  {
    "avx512dq_shuf_f64x2_1_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3392 },
#else
    { 0, 0, output_3392 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_shuf_f64x2_1_mask },
    &operand_data[5935],
    9,
    9,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12727 */
  {
    "avx512f_shuf_f64x2_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3393 },
#else
    { 0, 0, output_3393 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_shuf_f64x2_1 },
    &operand_data[5944],
    11,
    11,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12727 */
  {
    "avx512f_shuf_f64x2_1_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3394 },
#else
    { 0, 0, output_3394 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_shuf_f64x2_1_mask },
    &operand_data[5944],
    13,
    13,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12727 */
  {
    "avx512f_shuf_i64x2_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3395 },
#else
    { 0, 0, output_3395 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_shuf_i64x2_1 },
    &operand_data[5957],
    11,
    11,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12727 */
  {
    "avx512f_shuf_i64x2_1_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3396 },
#else
    { 0, 0, output_3396 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_shuf_i64x2_1_mask },
    &operand_data[5957],
    13,
    13,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12785 */
  {
    "avx512vl_shuf_i32x4_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3397 },
#else
    { 0, 0, output_3397 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_shuf_i32x4_1 },
    &operand_data[5970],
    11,
    11,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12785 */
  {
    "avx512vl_shuf_i32x4_1_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3398 },
#else
    { 0, 0, output_3398 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_shuf_i32x4_1_mask },
    &operand_data[5970],
    13,
    13,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12785 */
  {
    "avx512vl_shuf_f32x4_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3399 },
#else
    { 0, 0, output_3399 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_shuf_f32x4_1 },
    &operand_data[5983],
    11,
    11,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12785 */
  {
    "avx512vl_shuf_f32x4_1_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3400 },
#else
    { 0, 0, output_3400 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_shuf_f32x4_1_mask },
    &operand_data[5983],
    13,
    13,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12851 */
  {
    "avx512f_shuf_f32x4_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3401 },
#else
    { 0, 0, output_3401 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_shuf_f32x4_1 },
    &operand_data[5996],
    19,
    19,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12851 */
  {
    "avx512f_shuf_f32x4_1_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3402 },
#else
    { 0, 0, output_3402 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_shuf_f32x4_1_mask },
    &operand_data[5996],
    21,
    21,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12851 */
  {
    "avx512f_shuf_i32x4_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3403 },
#else
    { 0, 0, output_3403 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_shuf_i32x4_1 },
    &operand_data[6017],
    19,
    19,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12851 */
  {
    "avx512f_shuf_i32x4_1_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3404 },
#else
    { 0, 0, output_3404 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_shuf_i32x4_1_mask },
    &operand_data[6017],
    21,
    21,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12931 */
  {
    "avx512f_pshufd_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3405 },
#else
    { 0, 0, output_3405 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_pshufd_1 },
    &operand_data[6038],
    18,
    18,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12931 */
  {
    "avx512f_pshufd_1_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3406 },
#else
    { 0, 0, output_3406 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_pshufd_1_mask },
    &operand_data[6038],
    20,
    20,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13020 */
  {
    "avx2_pshufd_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3407 },
#else
    { 0, 0, output_3407 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pshufd_1 },
    &operand_data[6058],
    10,
    10,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13020 */
  {
    "avx2_pshufd_1_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3408 },
#else
    { 0, 0, output_3408 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pshufd_1_mask },
    &operand_data[6058],
    12,
    12,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13086 */
  {
    "sse2_pshufd_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3409 },
#else
    { 0, 0, output_3409 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_pshufd_1 },
    &operand_data[6070],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13086 */
  {
    "sse2_pshufd_1_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3410 },
#else
    { 0, 0, output_3410 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_pshufd_1_mask },
    &operand_data[6070],
    8,
    8,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13111 */
  {
    "*avx512bw_pshuflwv32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpshuflw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6078],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13111 */
  {
    "avx512bw_pshuflwv32hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpshuflw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_pshuflwv32hi_mask },
    &operand_data[6078],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13164 */
  {
    "avx2_pshuflw_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3413 },
#else
    { 0, 0, output_3413 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pshuflw_1 },
    &operand_data[6083],
    10,
    10,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13164 */
  {
    "avx2_pshuflw_1_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3414 },
#else
    { 0, 0, output_3414 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pshuflw_1_mask },
    &operand_data[6083],
    12,
    12,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13238 */
  {
    "sse2_pshuflw_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3415 },
#else
    { 0, 0, output_3415 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_pshuflw_1 },
    &operand_data[6095],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13238 */
  {
    "sse2_pshuflw_1_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3416 },
#else
    { 0, 0, output_3416 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_pshuflw_1_mask },
    &operand_data[6095],
    8,
    8,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13287 */
  {
    "*avx512bw_pshufhwv32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpshufhw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6078],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13287 */
  {
    "avx512bw_pshufhwv32hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpshufhw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_pshufhwv32hi_mask },
    &operand_data[6078],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13321 */
  {
    "avx2_pshufhw_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3419 },
#else
    { 0, 0, output_3419 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pshufhw_1 },
    &operand_data[6103],
    10,
    10,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13321 */
  {
    "avx2_pshufhw_1_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3420 },
#else
    { 0, 0, output_3420 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pshufhw_1_mask },
    &operand_data[6103],
    12,
    12,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13395 */
  {
    "sse2_pshufhw_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3421 },
#else
    { 0, 0, output_3421 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_pshufhw_1 },
    &operand_data[6115],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13395 */
  {
    "sse2_pshufhw_1_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3422 },
#else
    { 0, 0, output_3422 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_pshufhw_1_mask },
    &operand_data[6115],
    8,
    8,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13435 */
  {
    "sse2_loadld",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3423 },
#else
    { 0, output_3423, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_loadld },
    &operand_data[6123],
    3,
    3,
    0,
    5,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13458 */
  {
    "*vec_extractv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3424 },
#else
    { 0, output_3424, 0 },
#endif
    { 0 },
    &operand_data[6126],
    3,
    3,
    0,
    4,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13458 */
  {
    "*vec_extractv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3425 },
#else
    { 0, output_3425, 0 },
#endif
    { 0 },
    &operand_data[6129],
    3,
    3,
    0,
    4,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13483 */
  {
    "*vec_extractv16qi_zext",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3426 },
#else
    { 0, output_3426, 0 },
#endif
    { 0 },
    &operand_data[6132],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13483 */
  {
    "*vec_extractv8hi_zext",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3427 },
#else
    { 0, output_3427, 0 },
#endif
    { 0 },
    &operand_data[6135],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13507 */
  {
    "*vec_extractv16qi_mem",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6138],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13507 */
  {
    "*vec_extractv8hi_mem",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6141],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13516 */
  {
    "*vec_extractv4si_0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6144],
    2,
    2,
    0,
    3,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13524 */
  {
    "*vec_extractv2di_0_sse",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6146],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13542 */
  {
    "*vec_extractv4si_0_zext_sse4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6148],
    2,
    2,
    0,
    3,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13571 */
  {
    "*vec_extractv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3433 },
#else
    { 0, 0, output_3433 },
#endif
    { 0 },
    &operand_data[6150],
    3,
    3,
    0,
    6,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13623 */
  {
    "*vec_extractv4si_mem",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6153],
    3,
    3,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13645 */
  {
    "*vec_extractv2di_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3435 },
#else
    { 0, output_3435, 0 },
#endif
    { 0 },
    &operand_data[6156],
    2,
    2,
    0,
    9,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13768 */
  {
    "*vec_concatv2si_sse4_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3436 },
#else
    { 0, output_3436, 0 },
#endif
    { 0 },
    &operand_data[6158],
    3,
    3,
    0,
    10,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13812 */
  {
    "*vec_concatv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3437 },
#else
    { 0, output_3437, 0 },
#endif
    { 0 },
    &operand_data[6161],
    3,
    3,
    0,
    7,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13830 */
  {
    "*vec_concatv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3438 },
#else
    { 0, output_3438, 0 },
#endif
    { 0 },
    &operand_data[6164],
    3,
    3,
    0,
    5,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13848 */
  {
    "vec_concatv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3439 },
#else
    { 0, 0, output_3439 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_concatv2di },
    &operand_data[6167],
    3,
    3,
    0,
    12,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14007 */
  {
    "*avx512bw_uavgv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3440 },
#else
    { 0, output_3440, 0 },
#endif
    { 0 },
    &operand_data[6170],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14007 */
  {
    "*avx512bw_uavgv64qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3441 },
#else
    { 0, output_3441, 0 },
#endif
    { 0 },
    &operand_data[6174],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14007 */
  {
    "*avx2_uavgv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3442 },
#else
    { 0, output_3442, 0 },
#endif
    { 0 },
    &operand_data[6180],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14007 */
  {
    "*avx2_uavgv32qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3443 },
#else
    { 0, output_3443, 0 },
#endif
    { 0 },
    &operand_data[6184],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14007 */
  {
    "*sse2_uavgv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3444 },
#else
    { 0, output_3444, 0 },
#endif
    { 0 },
    &operand_data[6190],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14007 */
  {
    "*sse2_uavgv16qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3445 },
#else
    { 0, output_3445, 0 },
#endif
    { 0 },
    &operand_data[6194],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14007 */
  {
    "*avx512bw_uavgv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3446 },
#else
    { 0, output_3446, 0 },
#endif
    { 0 },
    &operand_data[6200],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14007 */
  {
    "*avx512bw_uavgv32hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3447 },
#else
    { 0, output_3447, 0 },
#endif
    { 0 },
    &operand_data[6204],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14007 */
  {
    "*avx2_uavgv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3448 },
#else
    { 0, output_3448, 0 },
#endif
    { 0 },
    &operand_data[6210],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14007 */
  {
    "*avx2_uavgv16hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3449 },
#else
    { 0, output_3449, 0 },
#endif
    { 0 },
    &operand_data[6214],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14007 */
  {
    "*sse2_uavgv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3450 },
#else
    { 0, output_3450, 0 },
#endif
    { 0 },
    &operand_data[6220],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14007 */
  {
    "*sse2_uavgv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3451 },
#else
    { 0, output_3451, 0 },
#endif
    { 0 },
    &operand_data[6224],
    6,
    6,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14032 */
  {
    "avx512f_psadbw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3452 },
#else
    { 0, output_3452, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_psadbw },
    &operand_data[6230],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14032 */
  {
    "avx2_psadbw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3453 },
#else
    { 0, output_3453, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_psadbw },
    &operand_data[6233],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14032 */
  {
    "sse2_psadbw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3454 },
#else
    { 0, output_3454, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_psadbw },
    &operand_data[6236],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14049 */
  {
    "avx_movmskps256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vmovmskps\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_movmskps256 },
    &operand_data[6239],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14049 */
  {
    "sse_movmskps",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vmovmskps\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_movmskps },
    &operand_data[6241],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14049 */
  {
    "avx_movmskpd256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vmovmskpd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_movmskpd256 },
    &operand_data[6243],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14049 */
  {
    "sse2_movmskpd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vmovmskpd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_movmskpd },
    &operand_data[6245],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14072 */
  {
    "avx2_pmovmskb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpmovmskb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pmovmskb },
    &operand_data[6247],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14072 */
  {
    "sse2_pmovmskb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpmovmskb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_pmovmskb },
    &operand_data[6249],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14113 */
  {
    "*sse2_maskmovdqu",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3461 },
#else
    { 0, 0, output_3461 },
#endif
    { 0 },
    &operand_data[6251],
    3,
    3,
    1,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14113 */
  {
    "*sse2_maskmovdqu",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3462 },
#else
    { 0, 0, output_3462 },
#endif
    { 0 },
    &operand_data[6254],
    3,
    3,
    1,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14138 */
  {
    "sse_ldmxcsr",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vldmxcsr\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_ldmxcsr },
    &operand_data[63],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14148 */
  {
    "sse_stmxcsr",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vstmxcsr\t%0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_stmxcsr },
    &operand_data[276],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14158 */
  {
    "sse2_clflush",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "clflush\t%a0",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_clflush },
    &operand_data[1575],
    1,
    1,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14170 */
  {
    "sse3_mwait",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mwait",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse3_mwait },
    &operand_data[1633],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14181 */
  {
    "sse3_monitor_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%^monitor",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse3_monitor_si },
    &operand_data[1636],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14181 */
  {
    "sse3_monitor_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%^monitor",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse3_monitor_di },
    &operand_data[1639],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14202 */
  {
    "avx2_phaddwv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vphaddw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_phaddwv16hi3 },
    &operand_data[5725],
    3,
    3,
    30,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14202 */
  {
    "avx2_phaddswv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vphaddsw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_phaddswv16hi3 },
    &operand_data[5725],
    3,
    3,
    30,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14202 */
  {
    "avx2_phsubwv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vphsubw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_phsubwv16hi3 },
    &operand_data[5725],
    3,
    3,
    30,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14202 */
  {
    "avx2_phsubswv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vphsubsw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_phsubswv16hi3 },
    &operand_data[5725],
    3,
    3,
    30,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14278 */
  {
    "ssse3_phaddwv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3473 },
#else
    { 0, output_3473, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssse3_phaddwv8hi3 },
    &operand_data[5785],
    3,
    3,
    14,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14278 */
  {
    "ssse3_phaddswv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3474 },
#else
    { 0, output_3474, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssse3_phaddswv8hi3 },
    &operand_data[5785],
    3,
    3,
    14,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14278 */
  {
    "ssse3_phsubwv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3475 },
#else
    { 0, output_3475, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssse3_phsubwv8hi3 },
    &operand_data[5785],
    3,
    3,
    14,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14278 */
  {
    "ssse3_phsubswv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3476 },
#else
    { 0, output_3476, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssse3_phsubswv8hi3 },
    &operand_data[5785],
    3,
    3,
    14,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14327 */
  {
    "ssse3_phaddwv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "phaddw\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssse3_phaddwv4hi3 },
    &operand_data[1770],
    3,
    3,
    6,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14327 */
  {
    "ssse3_phaddswv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "phaddsw\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssse3_phaddswv4hi3 },
    &operand_data[1770],
    3,
    3,
    6,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14327 */
  {
    "ssse3_phsubwv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "phsubw\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssse3_phsubwv4hi3 },
    &operand_data[1770],
    3,
    3,
    6,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14327 */
  {
    "ssse3_phsubswv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "phsubsw\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssse3_phsubswv4hi3 },
    &operand_data[1770],
    3,
    3,
    6,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14356 */
  {
    "avx2_phadddv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vphaddd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_phadddv8si3 },
    &operand_data[5728],
    3,
    3,
    14,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14356 */
  {
    "avx2_phsubdv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vphsubd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_phsubdv8si3 },
    &operand_data[5728],
    3,
    3,
    14,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14400 */
  {
    "ssse3_phadddv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3483 },
#else
    { 0, output_3483, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssse3_phadddv4si3 },
    &operand_data[5788],
    3,
    3,
    6,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14400 */
  {
    "ssse3_phsubdv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3484 },
#else
    { 0, output_3484, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssse3_phsubdv4si3 },
    &operand_data[5788],
    3,
    3,
    6,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14433 */
  {
    "ssse3_phadddv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "phaddd\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssse3_phadddv2si3 },
    &operand_data[1773],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14433 */
  {
    "ssse3_phsubdv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "phsubd\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssse3_phsubdv2si3 },
    &operand_data[1773],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14454 */
  {
    "avx2_pmaddubsw256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaddubsw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pmaddubsw256 },
    &operand_data[6257],
    3,
    3,
    2,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14511 */
  {
    "avx512bw_pmaddubsw512v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaddubsw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_pmaddubsw512v8hi },
    &operand_data[6260],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14511 */
  {
    "avx512bw_pmaddubsw512v8hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaddubsw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_pmaddubsw512v8hi_mask },
    &operand_data[6260],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14511 */
  {
    "avx512bw_pmaddubsw512v16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaddubsw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_pmaddubsw512v16hi },
    &operand_data[6265],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14511 */
  {
    "avx512bw_pmaddubsw512v16hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaddubsw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_pmaddubsw512v16hi_mask },
    &operand_data[6265],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14511 */
  {
    "avx512bw_pmaddubsw512v32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaddubsw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_pmaddubsw512v32hi },
    &operand_data[6270],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14511 */
  {
    "avx512bw_pmaddubsw512v32hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaddubsw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_pmaddubsw512v32hi_mask },
    &operand_data[6270],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14523 */
  {
    "avx512bw_umulhrswv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmulhrsw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_umulhrswv32hi3 },
    &operand_data[5354],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14523 */
  {
    "avx512bw_umulhrswv32hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmulhrsw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_umulhrswv32hi3_mask },
    &operand_data[5354],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14558 */
  {
    "ssse3_pmaddubsw128",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3496 },
#else
    { 0, output_3496, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssse3_pmaddubsw128 },
    &operand_data[6275],
    3,
    3,
    2,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14602 */
  {
    "ssse3_pmaddubsw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pmaddubsw\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssse3_pmaddubsw },
    &operand_data[6278],
    3,
    3,
    2,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14679 */
  {
    "*avx512bw_pmulhrswv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3498 },
#else
    { 0, output_3498, 0 },
#endif
    { 0 },
    &operand_data[6281],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14679 */
  {
    "*avx512bw_pmulhrswv32hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3499 },
#else
    { 0, output_3499, 0 },
#endif
    { 0 },
    &operand_data[6281],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14679 */
  {
    "*avx2_pmulhrswv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3500 },
#else
    { 0, output_3500, 0 },
#endif
    { 0 },
    &operand_data[6287],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14679 */
  {
    "*avx2_pmulhrswv16hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3501 },
#else
    { 0, output_3501, 0 },
#endif
    { 0 },
    &operand_data[6287],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14679 */
  {
    "*ssse3_pmulhrswv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3502 },
#else
    { 0, output_3502, 0 },
#endif
    { 0 },
    &operand_data[6293],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14679 */
  {
    "*ssse3_pmulhrswv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3503 },
#else
    { 0, output_3503, 0 },
#endif
    { 0 },
    &operand_data[6293],
    6,
    6,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14706 */
  {
    "*ssse3_pmulhrswv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pmulhrsw\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6299],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14727 */
  {
    "avx512bw_pshufbv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3505 },
#else
    { 0, output_3505, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_pshufbv64qi3 },
    &operand_data[6303],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14727 */
  {
    "avx512bw_pshufbv64qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3506 },
#else
    { 0, output_3506, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_pshufbv64qi3_mask },
    &operand_data[6303],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14727 */
  {
    "avx2_pshufbv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3507 },
#else
    { 0, output_3507, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pshufbv32qi3 },
    &operand_data[6308],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14727 */
  {
    "avx2_pshufbv32qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3508 },
#else
    { 0, output_3508, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pshufbv32qi3_mask },
    &operand_data[6308],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14727 */
  {
    "ssse3_pshufbv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3509 },
#else
    { 0, output_3509, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssse3_pshufbv16qi3 },
    &operand_data[6313],
    3,
    3,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14727 */
  {
    "ssse3_pshufbv16qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3510 },
#else
    { 0, output_3510, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssse3_pshufbv16qi3_mask },
    &operand_data[6313],
    5,
    5,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14746 */
  {
    "ssse3_pshufbv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pshufb\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssse3_pshufbv8qi3 },
    &operand_data[1767],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14758 */
  {
    "avx2_psignv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3512 },
#else
    { 0, output_3512, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_psignv32qi3 },
    &operand_data[6318],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14758 */
  {
    "ssse3_psignv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3513 },
#else
    { 0, output_3513, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssse3_psignv16qi3 },
    &operand_data[5782],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14758 */
  {
    "avx2_psignv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3514 },
#else
    { 0, output_3514, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_psignv16hi3 },
    &operand_data[6321],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14758 */
  {
    "ssse3_psignv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3515 },
#else
    { 0, output_3515, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssse3_psignv8hi3 },
    &operand_data[5785],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14758 */
  {
    "avx2_psignv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3516 },
#else
    { 0, output_3516, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_psignv8si3 },
    &operand_data[6324],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14758 */
  {
    "ssse3_psignv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3517 },
#else
    { 0, output_3517, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssse3_psignv4si3 },
    &operand_data[5788],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14775 */
  {
    "ssse3_psignv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "psignb\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssse3_psignv8qi3 },
    &operand_data[1767],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14775 */
  {
    "ssse3_psignv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "psignw\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssse3_psignv4hi3 },
    &operand_data[1770],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14775 */
  {
    "ssse3_psignv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "psignd\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssse3_psignv2si3 },
    &operand_data[1773],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14788 */
  {
    "avx512bw_palignrv64qi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3521 },
#else
    { 0, 0, output_3521 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_palignrv64qi_mask },
    &operand_data[6327],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14788 */
  {
    "avx2_palignrv32qi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3522 },
#else
    { 0, 0, output_3522 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_palignrv32qi_mask },
    &operand_data[6333],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14788 */
  {
    "ssse3_palignrv16qi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3523 },
#else
    { 0, 0, output_3523 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssse3_palignrv16qi_mask },
    &operand_data[6339],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14810 */
  {
    "avx512bw_palignrv4ti",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3524 },
#else
    { 0, 0, output_3524 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_palignrv4ti },
    &operand_data[6345],
    4,
    4,
    0,
    3,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14810 */
  {
    "avx2_palignrv2ti",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3525 },
#else
    { 0, 0, output_3525 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_palignrv2ti },
    &operand_data[6349],
    4,
    4,
    0,
    3,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14810 */
  {
    "ssse3_palignrti",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3526 },
#else
    { 0, 0, output_3526 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssse3_palignrti },
    &operand_data[6353],
    4,
    4,
    0,
    3,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14841 */
  {
    "ssse3_palignrdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3527 },
#else
    { 0, 0, output_3527 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssse3_palignrdi },
    &operand_data[6357],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14867 */
  {
    "*absv64qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpabsb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6361],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14867 */
  {
    "*absv32qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpabsb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6363],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14867 */
  {
    "*absv16qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpabsb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6365],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14867 */
  {
    "*absv32hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpabsw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6367],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14867 */
  {
    "*absv16hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpabsw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6369],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14867 */
  {
    "*absv8hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpabsw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6095],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14867 */
  {
    "*absv16si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpabsd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6371],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14867 */
  {
    "*absv8si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpabsd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6373],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14867 */
  {
    "*absv4si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpabsd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6070],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14867 */
  {
    "*absv8di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpabsq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6375],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14867 */
  {
    "*absv4di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpabsq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6377],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14867 */
  {
    "*absv2di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpabsq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6379],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14879 */
  {
    "absv16si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpabsd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv16si2_mask },
    &operand_data[6381],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14879 */
  {
    "absv8si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpabsd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv8si2_mask },
    &operand_data[6385],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14879 */
  {
    "absv4si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpabsd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv4si2_mask },
    &operand_data[6389],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14879 */
  {
    "absv8di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpabsq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv8di2_mask },
    &operand_data[6393],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14879 */
  {
    "absv4di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpabsq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv4di2_mask },
    &operand_data[6397],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14879 */
  {
    "absv2di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpabsq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv2di2_mask },
    &operand_data[6401],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14892 */
  {
    "absv64qi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpabsb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv64qi2_mask },
    &operand_data[6405],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14892 */
  {
    "absv16qi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpabsb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv16qi2_mask },
    &operand_data[6409],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14892 */
  {
    "absv32qi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpabsb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv32qi2_mask },
    &operand_data[6413],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14892 */
  {
    "absv32hi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpabsw\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv32hi2_mask },
    &operand_data[6417],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14892 */
  {
    "absv16hi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpabsw\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv16hi2_mask },
    &operand_data[6421],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14892 */
  {
    "absv8hi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpabsw\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv8hi2_mask },
    &operand_data[6425],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14918 */
  {
    "absv8qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pabsb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv8qi2 },
    &operand_data[6429],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14918 */
  {
    "absv4hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pabsw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv4hi2 },
    &operand_data[1789],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14918 */
  {
    "absv2si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "pabsd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv2si2 },
    &operand_data[1795],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14936 */
  {
    "sse4a_movntsf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "movntss\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4a_movntsf },
    &operand_data[6431],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14936 */
  {
    "sse4a_movntdf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "movntsd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4a_movntdf },
    &operand_data[6433],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14946 */
  {
    "sse4a_vmmovntv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "movntss\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4a_vmmovntv4sf },
    &operand_data[6435],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14946 */
  {
    "sse4a_vmmovntv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "movntsd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4a_vmmovntv2df },
    &operand_data[6437],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14958 */
  {
    "sse4a_extrqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "extrq\t{%3, %2, %0|%0, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4a_extrqi },
    &operand_data[6439],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14971 */
  {
    "sse4a_extrq",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "extrq\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4a_extrq },
    &operand_data[6443],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14982 */
  {
    "sse4a_insertqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "insertq\t{%4, %3, %2, %0|%0, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4a_insertqi },
    &operand_data[6446],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14997 */
  {
    "sse4a_insertq",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "insertq\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4a_insertq },
    &operand_data[6446],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15019 */
  {
    "avx_blendps256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3563 },
#else
    { 0, output_3563, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_blendps256 },
    &operand_data[6451],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15019 */
  {
    "sse4_1_blendps",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3564 },
#else
    { 0, output_3564, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_blendps },
    &operand_data[6455],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15019 */
  {
    "avx_blendpd256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3565 },
#else
    { 0, output_3565, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_blendpd256 },
    &operand_data[6459],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15019 */
  {
    "sse4_1_blendpd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3566 },
#else
    { 0, output_3566, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_blendpd },
    &operand_data[6463],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15038 */
  {
    "avx_blendvps256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3567 },
#else
    { 0, output_3567, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_blendvps256 },
    &operand_data[6467],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15038 */
  {
    "sse4_1_blendvps",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3568 },
#else
    { 0, output_3568, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_blendvps },
    &operand_data[6471],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15038 */
  {
    "avx_blendvpd256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3569 },
#else
    { 0, output_3569, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_blendvpd256 },
    &operand_data[6475],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15038 */
  {
    "sse4_1_blendvpd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3570 },
#else
    { 0, output_3570, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_blendvpd },
    &operand_data[6479],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15059 */
  {
    "avx_dpps256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3571 },
#else
    { 0, output_3571, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_dpps256 },
    &operand_data[6483],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15059 */
  {
    "sse4_1_dpps",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3572 },
#else
    { 0, output_3572, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_dpps },
    &operand_data[6487],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15059 */
  {
    "avx_dppd256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3573 },
#else
    { 0, output_3573, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_dppd256 },
    &operand_data[6491],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15059 */
  {
    "sse4_1_dppd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3574 },
#else
    { 0, output_3574, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_dppd },
    &operand_data[6495],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15085 */
  {
    "avx512f_movntdqa",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vmovntdqa\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_movntdqa },
    &operand_data[6499],
    2,
    2,
    0,
    3,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15085 */
  {
    "avx2_movntdqa",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vmovntdqa\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_movntdqa },
    &operand_data[6501],
    2,
    2,
    0,
    3,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15085 */
  {
    "sse4_1_movntdqa",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vmovntdqa\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_movntdqa },
    &operand_data[6503],
    2,
    2,
    0,
    3,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15097 */
  {
    "avx2_mpsadbw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3578 },
#else
    { 0, output_3578, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_mpsadbw },
    &operand_data[6505],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15097 */
  {
    "sse4_1_mpsadbw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3579 },
#else
    { 0, output_3579, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_mpsadbw },
    &operand_data[6509],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15118 */
  {
    "avx512bw_packusdw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3580 },
#else
    { 0, output_3580, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_packusdw },
    &operand_data[6513],
    3,
    3,
    0,
    4,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15118 */
  {
    "avx512bw_packusdw_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3581 },
#else
    { 0, output_3581, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_packusdw_mask },
    &operand_data[6513],
    5,
    5,
    0,
    4,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15118 */
  {
    "avx2_packusdw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3582 },
#else
    { 0, output_3582, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_packusdw },
    &operand_data[6518],
    3,
    3,
    0,
    4,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15118 */
  {
    "avx2_packusdw_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3583 },
#else
    { 0, output_3583, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_packusdw_mask },
    &operand_data[6518],
    5,
    5,
    0,
    4,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15118 */
  {
    "sse4_1_packusdw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3584 },
#else
    { 0, output_3584, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_packusdw },
    &operand_data[6523],
    3,
    3,
    0,
    4,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15118 */
  {
    "sse4_1_packusdw_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3585 },
#else
    { 0, output_3585, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_packusdw_mask },
    &operand_data[6523],
    5,
    5,
    0,
    4,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15137 */
  {
    "avx2_pblendvb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3586 },
#else
    { 0, output_3586, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pblendvb },
    &operand_data[6528],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15137 */
  {
    "sse4_1_pblendvb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3587 },
#else
    { 0, output_3587, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_pblendvb },
    &operand_data[6532],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15157 */
  {
    "sse4_1_pblendw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3588 },
#else
    { 0, output_3588, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_pblendw },
    &operand_data[6536],
    4,
    4,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15188 */
  {
    "*avx2_pblendw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3589 },
#else
    { 0, 0, output_3589 },
#endif
    { 0 },
    &operand_data[6540],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15205 */
  {
    "avx2_pblenddv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpblendd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pblenddv8si },
    &operand_data[6544],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15205 */
  {
    "avx2_pblenddv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpblendd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pblenddv4si },
    &operand_data[6548],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15219 */
  {
    "sse4_1_phminposuw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vphminposuw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_phminposuw },
    &operand_data[6552],
    2,
    2,
    0,
    3,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15231 */
  {
    "avx2_sign_extendv16qiv16hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsxbw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_sign_extendv16qiv16hi2 },
    &operand_data[6554],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15231 */
  {
    "avx2_sign_extendv16qiv16hi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsxbw\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_sign_extendv16qiv16hi2_mask },
    &operand_data[6554],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15231 */
  {
    "avx2_zero_extendv16qiv16hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovzxbw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_zero_extendv16qiv16hi2 },
    &operand_data[6554],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15231 */
  {
    "avx2_zero_extendv16qiv16hi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovzxbw\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_zero_extendv16qiv16hi2_mask },
    &operand_data[6554],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15242 */
  {
    "avx512bw_sign_extendv32qiv32hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsxbw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_sign_extendv32qiv32hi2 },
    &operand_data[6558],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15242 */
  {
    "avx512bw_sign_extendv32qiv32hi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsxbw\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_sign_extendv32qiv32hi2_mask },
    &operand_data[6558],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15242 */
  {
    "avx512bw_zero_extendv32qiv32hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovzxbw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_zero_extendv32qiv32hi2 },
    &operand_data[6558],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15242 */
  {
    "avx512bw_zero_extendv32qiv32hi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovzxbw\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_zero_extendv32qiv32hi2_mask },
    &operand_data[6558],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15253 */
  {
    "sse4_1_sign_extendv8qiv8hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpmovsxbw\t{%1, %0|%0, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_sign_extendv8qiv8hi2 },
    &operand_data[6562],
    2,
    2,
    0,
    3,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15253 */
  {
    "sse4_1_sign_extendv8qiv8hi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpmovsxbw\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_sign_extendv8qiv8hi2_mask },
    &operand_data[6562],
    4,
    4,
    0,
    3,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15253 */
  {
    "sse4_1_zero_extendv8qiv8hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpmovzxbw\t{%1, %0|%0, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_zero_extendv8qiv8hi2 },
    &operand_data[6562],
    2,
    2,
    0,
    3,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15253 */
  {
    "sse4_1_zero_extendv8qiv8hi2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpmovzxbw\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_zero_extendv8qiv8hi2_mask },
    &operand_data[6562],
    4,
    4,
    0,
    3,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15270 */
  {
    "*avx512f_sign_extendv16qiv16si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsxbd\t{%1, %0|%0, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6566],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15270 */
  {
    "avx512f_sign_extendv16qiv16si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsxbd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sign_extendv16qiv16si2_mask },
    &operand_data[6566],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15270 */
  {
    "*avx512f_zero_extendv16qiv16si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovzxbd\t{%1, %0|%0, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6566],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15270 */
  {
    "avx512f_zero_extendv16qiv16si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovzxbd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_zero_extendv16qiv16si2_mask },
    &operand_data[6566],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15280 */
  {
    "avx2_sign_extendv8qiv8si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsxbd\t{%1, %0|%0, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_sign_extendv8qiv8si2 },
    &operand_data[6570],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15280 */
  {
    "avx2_sign_extendv8qiv8si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsxbd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_sign_extendv8qiv8si2_mask },
    &operand_data[6570],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15280 */
  {
    "avx2_zero_extendv8qiv8si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovzxbd\t{%1, %0|%0, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_zero_extendv8qiv8si2 },
    &operand_data[6570],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15280 */
  {
    "avx2_zero_extendv8qiv8si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovzxbd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_zero_extendv8qiv8si2_mask },
    &operand_data[6570],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15296 */
  {
    "sse4_1_sign_extendv4qiv4si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpmovsxbd\t{%1, %0|%0, %k1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_sign_extendv4qiv4si2 },
    &operand_data[6574],
    2,
    2,
    0,
    3,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15296 */
  {
    "sse4_1_sign_extendv4qiv4si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpmovsxbd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %k1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_sign_extendv4qiv4si2_mask },
    &operand_data[6574],
    4,
    4,
    0,
    3,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15296 */
  {
    "sse4_1_zero_extendv4qiv4si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpmovzxbd\t{%1, %0|%0, %k1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_zero_extendv4qiv4si2 },
    &operand_data[6574],
    2,
    2,
    0,
    3,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15296 */
  {
    "sse4_1_zero_extendv4qiv4si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpmovzxbd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %k1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_zero_extendv4qiv4si2_mask },
    &operand_data[6574],
    4,
    4,
    0,
    3,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15311 */
  {
    "avx512f_sign_extendv16hiv16si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsxwd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sign_extendv16hiv16si2 },
    &operand_data[6578],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15311 */
  {
    "avx512f_sign_extendv16hiv16si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsxwd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sign_extendv16hiv16si2_mask },
    &operand_data[6578],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15311 */
  {
    "avx512f_zero_extendv16hiv16si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovzxwd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_zero_extendv16hiv16si2 },
    &operand_data[6578],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15311 */
  {
    "avx512f_zero_extendv16hiv16si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovzxwd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_zero_extendv16hiv16si2_mask },
    &operand_data[6578],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15321 */
  {
    "avx2_sign_extendv8hiv8si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsxwd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_sign_extendv8hiv8si2 },
    &operand_data[6582],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15321 */
  {
    "avx2_sign_extendv8hiv8si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsxwd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_sign_extendv8hiv8si2_mask },
    &operand_data[6582],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15321 */
  {
    "avx2_zero_extendv8hiv8si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovzxwd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_zero_extendv8hiv8si2 },
    &operand_data[6582],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15321 */
  {
    "avx2_zero_extendv8hiv8si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovzxwd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_zero_extendv8hiv8si2_mask },
    &operand_data[6582],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15332 */
  {
    "sse4_1_sign_extendv4hiv4si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpmovsxwd\t{%1, %0|%0, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_sign_extendv4hiv4si2 },
    &operand_data[6586],
    2,
    2,
    0,
    3,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15332 */
  {
    "sse4_1_sign_extendv4hiv4si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpmovsxwd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_sign_extendv4hiv4si2_mask },
    &operand_data[6586],
    4,
    4,
    0,
    3,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15332 */
  {
    "sse4_1_zero_extendv4hiv4si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpmovzxwd\t{%1, %0|%0, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_zero_extendv4hiv4si2 },
    &operand_data[6586],
    2,
    2,
    0,
    3,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15332 */
  {
    "sse4_1_zero_extendv4hiv4si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpmovzxwd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_zero_extendv4hiv4si2_mask },
    &operand_data[6586],
    4,
    4,
    0,
    3,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15347 */
  {
    "avx512f_sign_extendv8qiv8di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsxbq\t{%1, %0|%0, %k1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sign_extendv8qiv8di2 },
    &operand_data[6590],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15347 */
  {
    "avx512f_sign_extendv8qiv8di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsxbq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %k1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sign_extendv8qiv8di2_mask },
    &operand_data[6590],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15347 */
  {
    "avx512f_zero_extendv8qiv8di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovzxbq\t{%1, %0|%0, %k1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_zero_extendv8qiv8di2 },
    &operand_data[6590],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15347 */
  {
    "avx512f_zero_extendv8qiv8di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovzxbq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %k1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_zero_extendv8qiv8di2_mask },
    &operand_data[6590],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15362 */
  {
    "avx2_sign_extendv4qiv4di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsxbq\t{%1, %0|%0, %k1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_sign_extendv4qiv4di2 },
    &operand_data[6594],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15362 */
  {
    "avx2_sign_extendv4qiv4di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsxbq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %k1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_sign_extendv4qiv4di2_mask },
    &operand_data[6594],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15362 */
  {
    "avx2_zero_extendv4qiv4di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovzxbq\t{%1, %0|%0, %k1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_zero_extendv4qiv4di2 },
    &operand_data[6594],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15362 */
  {
    "avx2_zero_extendv4qiv4di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovzxbq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %k1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_zero_extendv4qiv4di2_mask },
    &operand_data[6594],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15376 */
  {
    "sse4_1_sign_extendv2qiv2di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpmovsxbq\t{%1, %0|%0, %w1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_sign_extendv2qiv2di2 },
    &operand_data[6598],
    2,
    2,
    0,
    3,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15376 */
  {
    "sse4_1_sign_extendv2qiv2di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpmovsxbq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %w1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_sign_extendv2qiv2di2_mask },
    &operand_data[6598],
    4,
    4,
    0,
    3,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15376 */
  {
    "sse4_1_zero_extendv2qiv2di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpmovzxbq\t{%1, %0|%0, %w1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_zero_extendv2qiv2di2 },
    &operand_data[6598],
    2,
    2,
    0,
    3,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15376 */
  {
    "sse4_1_zero_extendv2qiv2di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpmovzxbq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %w1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_zero_extendv2qiv2di2_mask },
    &operand_data[6598],
    4,
    4,
    0,
    3,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15390 */
  {
    "avx512f_sign_extendv8hiv8di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsxwq\t{%1, %0|%0, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sign_extendv8hiv8di2 },
    &operand_data[6602],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15390 */
  {
    "avx512f_sign_extendv8hiv8di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsxwq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sign_extendv8hiv8di2_mask },
    &operand_data[6602],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15390 */
  {
    "avx512f_zero_extendv8hiv8di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovzxwq\t{%1, %0|%0, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_zero_extendv8hiv8di2 },
    &operand_data[6602],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15390 */
  {
    "avx512f_zero_extendv8hiv8di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovzxwq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_zero_extendv8hiv8di2_mask },
    &operand_data[6602],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15400 */
  {
    "avx2_sign_extendv4hiv4di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsxwq\t{%1, %0|%0, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_sign_extendv4hiv4di2 },
    &operand_data[6606],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15400 */
  {
    "avx2_sign_extendv4hiv4di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsxwq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_sign_extendv4hiv4di2_mask },
    &operand_data[6606],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15400 */
  {
    "avx2_zero_extendv4hiv4di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovzxwq\t{%1, %0|%0, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_zero_extendv4hiv4di2 },
    &operand_data[6606],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15400 */
  {
    "avx2_zero_extendv4hiv4di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovzxwq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_zero_extendv4hiv4di2_mask },
    &operand_data[6606],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15414 */
  {
    "sse4_1_sign_extendv2hiv2di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpmovsxwq\t{%1, %0|%0, %k1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_sign_extendv2hiv2di2 },
    &operand_data[6610],
    2,
    2,
    0,
    3,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15414 */
  {
    "sse4_1_sign_extendv2hiv2di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpmovsxwq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %k1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_sign_extendv2hiv2di2_mask },
    &operand_data[6610],
    4,
    4,
    0,
    3,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15414 */
  {
    "sse4_1_zero_extendv2hiv2di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpmovzxwq\t{%1, %0|%0, %k1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_zero_extendv2hiv2di2 },
    &operand_data[6610],
    2,
    2,
    0,
    3,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15414 */
  {
    "sse4_1_zero_extendv2hiv2di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpmovzxwq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %k1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_zero_extendv2hiv2di2_mask },
    &operand_data[6610],
    4,
    4,
    0,
    3,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15428 */
  {
    "avx512f_sign_extendv8siv8di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsxdq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sign_extendv8siv8di2 },
    &operand_data[6614],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15428 */
  {
    "avx512f_sign_extendv8siv8di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsxdq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sign_extendv8siv8di2_mask },
    &operand_data[6614],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15428 */
  {
    "avx512f_zero_extendv8siv8di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovzxdq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_zero_extendv8siv8di2 },
    &operand_data[6614],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15428 */
  {
    "avx512f_zero_extendv8siv8di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovzxdq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_zero_extendv8siv8di2_mask },
    &operand_data[6614],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15438 */
  {
    "avx2_sign_extendv4siv4di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsxdq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_sign_extendv4siv4di2 },
    &operand_data[6618],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15438 */
  {
    "avx2_sign_extendv4siv4di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovsxdq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_sign_extendv4siv4di2_mask },
    &operand_data[6618],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15438 */
  {
    "avx2_zero_extendv4siv4di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovzxdq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_zero_extendv4siv4di2 },
    &operand_data[6618],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15438 */
  {
    "avx2_zero_extendv4siv4di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmovzxdq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_zero_extendv4siv4di2_mask },
    &operand_data[6618],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15449 */
  {
    "sse4_1_sign_extendv2siv2di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpmovsxdq\t{%1, %0|%0, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_sign_extendv2siv2di2 },
    &operand_data[6622],
    2,
    2,
    0,
    3,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15449 */
  {
    "sse4_1_sign_extendv2siv2di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpmovsxdq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_sign_extendv2siv2di2_mask },
    &operand_data[6622],
    4,
    4,
    0,
    3,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15449 */
  {
    "sse4_1_zero_extendv2siv2di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpmovzxdq\t{%1, %0|%0, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_zero_extendv2siv2di2 },
    &operand_data[6622],
    2,
    2,
    0,
    3,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15449 */
  {
    "sse4_1_zero_extendv2siv2di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpmovzxdq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_zero_extendv2siv2di2_mask },
    &operand_data[6622],
    4,
    4,
    0,
    3,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15465 */
  {
    "avx_vtestps256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vtestps\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vtestps256 },
    &operand_data[2578],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15465 */
  {
    "avx_vtestps",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vtestps\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vtestps },
    &operand_data[2637],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15465 */
  {
    "avx_vtestpd256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vtestpd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vtestpd256 },
    &operand_data[2572],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15465 */
  {
    "avx_vtestpd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vtestpd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vtestpd },
    &operand_data[2645],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15479 */
  {
    "sse4_1_ptestv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vptest\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_ptestv16qi },
    &operand_data[6626],
    2,
    2,
    0,
    3,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15479 */
  {
    "sse4_1_ptestv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vptest\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_ptestv8hi },
    &operand_data[6628],
    2,
    2,
    0,
    3,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15479 */
  {
    "sse4_1_ptestv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vptest\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_ptestv4si },
    &operand_data[6630],
    2,
    2,
    0,
    3,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15479 */
  {
    "sse4_1_ptestv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vptest\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_ptestv2di },
    &operand_data[6632],
    2,
    2,
    0,
    3,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15479 */
  {
    "sse4_1_ptestv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vptest\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_ptestv4sf },
    &operand_data[6634],
    2,
    2,
    0,
    3,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15479 */
  {
    "sse4_1_ptestv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vptest\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_ptestv2df },
    &operand_data[6636],
    2,
    2,
    0,
    3,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15479 */
  {
    "avx_ptestv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vptest\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_ptestv32qi },
    &operand_data[6638],
    2,
    2,
    0,
    3,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15479 */
  {
    "avx_ptestv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vptest\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_ptestv16hi },
    &operand_data[6640],
    2,
    2,
    0,
    3,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15479 */
  {
    "avx_ptestv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vptest\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_ptestv8si },
    &operand_data[6642],
    2,
    2,
    0,
    3,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15479 */
  {
    "avx_ptestv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vptest\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_ptestv4di },
    &operand_data[6644],
    2,
    2,
    0,
    3,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15479 */
  {
    "avx_ptestv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vptest\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_ptestv8sf },
    &operand_data[6646],
    2,
    2,
    0,
    3,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15479 */
  {
    "avx_ptestv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vptest\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_ptestv4df },
    &operand_data[6648],
    2,
    2,
    0,
    3,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15497 */
  {
    "ptesttf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vptest\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ptesttf2 },
    &operand_data[6650],
    2,
    2,
    0,
    3,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15510 */
  {
    "avx_roundps256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vroundps\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_roundps256 },
    &operand_data[6652],
    3,
    3,
    0,
    3,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15510 */
  {
    "sse4_1_roundps",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vroundps\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_roundps },
    &operand_data[6655],
    3,
    3,
    0,
    3,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15510 */
  {
    "avx_roundpd256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vroundpd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_roundpd256 },
    &operand_data[6658],
    3,
    3,
    0,
    3,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15510 */
  {
    "sse4_1_roundpd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vroundpd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_roundpd },
    &operand_data[6661],
    3,
    3,
    0,
    3,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15602 */
  {
    "sse4_1_roundss",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3686 },
#else
    { 0, output_3686, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_roundss },
    &operand_data[6664],
    4,
    4,
    0,
    4,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15602 */
  {
    "sse4_1_roundsd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3687 },
#else
    { 0, output_3687, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_roundsd },
    &operand_data[6668],
    4,
    4,
    0,
    4,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15713 */
  {
    "sse4_2_pcmpestr",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_2_pcmpestr },
    &operand_data[6672],
    7,
    7,
    10,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15773 */
  {
    "sse4_2_pcmpestri",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpcmpestri\t{%5, %3, %1|%1, %3, %5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_2_pcmpestri },
    &operand_data[6679],
    6,
    6,
    5,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15801 */
  {
    "sse4_2_pcmpestrm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpcmpestrm\t{%5, %3, %1|%1, %3, %5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_2_pcmpestrm },
    &operand_data[6673],
    6,
    6,
    5,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15829 */
  {
    "sse4_2_pcmpestr_cconly",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3691 },
#else
    { 0, output_3691, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_2_pcmpestr_cconly },
    &operand_data[6685],
    7,
    7,
    0,
    4,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15855 */
  {
    "sse4_2_pcmpistr",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_2_pcmpistr },
    &operand_data[6692],
    5,
    5,
    6,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15906 */
  {
    "sse4_2_pcmpistri",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpcmpistri\t{%3, %2, %1|%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_2_pcmpistri },
    &operand_data[6697],
    4,
    4,
    3,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15930 */
  {
    "sse4_2_pcmpistrm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vpcmpistrm\t{%3, %2, %1|%1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_2_pcmpistrm },
    &operand_data[6693],
    4,
    4,
    3,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15954 */
  {
    "sse4_2_pcmpistr_cconly",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3695 },
#else
    { 0, output_3695, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_2_pcmpistr_cconly },
    &operand_data[6701],
    5,
    5,
    0,
    4,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15999 */
  {
    "*avx512pf_gatherpfv16sisf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3696 },
#else
    { 0, 0, output_3696 },
#endif
    { 0 },
    &operand_data[6706],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15999 */
  {
    "*avx512pf_gatherpfv16sisf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3697 },
#else
    { 0, 0, output_3697 },
#endif
    { 0 },
    &operand_data[6712],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15999 */
  {
    "*avx512pf_gatherpfv8disf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3698 },
#else
    { 0, 0, output_3698 },
#endif
    { 0 },
    &operand_data[6718],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15999 */
  {
    "*avx512pf_gatherpfv8disf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3699 },
#else
    { 0, 0, output_3699 },
#endif
    { 0 },
    &operand_data[6724],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16044 */
  {
    "*avx512pf_gatherpfv8sidf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3700 },
#else
    { 0, 0, output_3700 },
#endif
    { 0 },
    &operand_data[6730],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16044 */
  {
    "*avx512pf_gatherpfv8sidf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3701 },
#else
    { 0, 0, output_3701 },
#endif
    { 0 },
    &operand_data[6736],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16044 */
  {
    "*avx512pf_gatherpfv8didf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3702 },
#else
    { 0, 0, output_3702 },
#endif
    { 0 },
    &operand_data[6742],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16044 */
  {
    "*avx512pf_gatherpfv8didf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3703 },
#else
    { 0, 0, output_3703 },
#endif
    { 0 },
    &operand_data[6748],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16089 */
  {
    "*avx512pf_scatterpfv16sisf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3704 },
#else
    { 0, 0, output_3704 },
#endif
    { 0 },
    &operand_data[6754],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16089 */
  {
    "*avx512pf_scatterpfv16sisf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3705 },
#else
    { 0, 0, output_3705 },
#endif
    { 0 },
    &operand_data[6760],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16089 */
  {
    "*avx512pf_scatterpfv8disf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3706 },
#else
    { 0, 0, output_3706 },
#endif
    { 0 },
    &operand_data[6766],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16089 */
  {
    "*avx512pf_scatterpfv8disf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3707 },
#else
    { 0, 0, output_3707 },
#endif
    { 0 },
    &operand_data[6772],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16136 */
  {
    "*avx512pf_scatterpfv8sidf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3708 },
#else
    { 0, 0, output_3708 },
#endif
    { 0 },
    &operand_data[6778],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16136 */
  {
    "*avx512pf_scatterpfv8sidf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3709 },
#else
    { 0, 0, output_3709 },
#endif
    { 0 },
    &operand_data[6784],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16136 */
  {
    "*avx512pf_scatterpfv8didf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3710 },
#else
    { 0, 0, output_3710 },
#endif
    { 0 },
    &operand_data[6790],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16136 */
  {
    "*avx512pf_scatterpfv8didf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3711 },
#else
    { 0, 0, output_3711 },
#endif
    { 0 },
    &operand_data[6796],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16165 */
  {
    "avx512er_exp2v16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vexp2ps\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512er_exp2v16sf },
    &operand_data[4332],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16165 */
  {
    "avx512er_exp2v16sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vexp2ps\t{%r2%1, %0|%0, %1%r2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512er_exp2v16sf_round },
    &operand_data[4334],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16165 */
  {
    "avx512er_exp2v16sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vexp2ps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512er_exp2v16sf_mask },
    &operand_data[4337],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16165 */
  {
    "avx512er_exp2v16sf_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vexp2ps\t{%r4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%r4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512er_exp2v16sf_mask_round },
    &operand_data[4341],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16165 */
  {
    "avx512er_exp2v8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vexp2pd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512er_exp2v8df },
    &operand_data[4374],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16165 */
  {
    "avx512er_exp2v8df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vexp2pd\t{%r2%1, %0|%0, %1%r2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512er_exp2v8df_round },
    &operand_data[4376],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16165 */
  {
    "avx512er_exp2v8df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vexp2pd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512er_exp2v8df_mask },
    &operand_data[4379],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16165 */
  {
    "avx512er_exp2v8df_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vexp2pd\t{%r4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%r4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512er_exp2v8df_mask_round },
    &operand_data[4383],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16176 */
  {
    "*avx512er_rcp28v16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrcp28ps\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4332],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16176 */
  {
    "*avx512er_rcp28v16sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrcp28ps\t{%r2%1, %0|%0, %1%r2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4334],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16176 */
  {
    "avx512er_rcp28v16sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrcp28ps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512er_rcp28v16sf_mask },
    &operand_data[4337],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16176 */
  {
    "avx512er_rcp28v16sf_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrcp28ps\t{%r4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%r4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512er_rcp28v16sf_mask_round },
    &operand_data[4341],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16176 */
  {
    "*avx512er_rcp28v8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrcp28pd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4374],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16176 */
  {
    "*avx512er_rcp28v8df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrcp28pd\t{%r2%1, %0|%0, %1%r2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4376],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16176 */
  {
    "avx512er_rcp28v8df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrcp28pd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512er_rcp28v8df_mask },
    &operand_data[4379],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16176 */
  {
    "avx512er_rcp28v8df_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrcp28pd\t{%r4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%r4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512er_rcp28v8df_mask_round },
    &operand_data[4383],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16187 */
  {
    "avx512er_vmrcp28v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrcp28ss\t{%1, %2, %0|%0, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512er_vmrcp28v4sf },
    &operand_data[6802],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16187 */
  {
    "avx512er_vmrcp28v4sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrcp28ss\t{%r3%1, %2, %0|%0, %2, %1%r3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512er_vmrcp28v4sf_round },
    &operand_data[4416],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16187 */
  {
    "avx512er_vmrcp28v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrcp28sd\t{%1, %2, %0|%0, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512er_vmrcp28v2df },
    &operand_data[6805],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16187 */
  {
    "avx512er_vmrcp28v2df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrcp28sd\t{%r3%1, %2, %0|%0, %2, %1%r3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512er_vmrcp28v2df_round },
    &operand_data[4420],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16202 */
  {
    "*avx512er_rsqrt28v16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrt28ps\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4332],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16202 */
  {
    "*avx512er_rsqrt28v16sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrt28ps\t{%r2%1, %0|%0, %1%r2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4334],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16202 */
  {
    "avx512er_rsqrt28v16sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrt28ps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512er_rsqrt28v16sf_mask },
    &operand_data[4337],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16202 */
  {
    "avx512er_rsqrt28v16sf_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrt28ps\t{%r4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%r4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512er_rsqrt28v16sf_mask_round },
    &operand_data[4341],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16202 */
  {
    "*avx512er_rsqrt28v8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrt28pd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4374],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16202 */
  {
    "*avx512er_rsqrt28v8df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrt28pd\t{%r2%1, %0|%0, %1%r2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[4376],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16202 */
  {
    "avx512er_rsqrt28v8df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrt28pd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512er_rsqrt28v8df_mask },
    &operand_data[4379],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16202 */
  {
    "avx512er_rsqrt28v8df_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrt28pd\t{%r4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%r4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512er_rsqrt28v8df_mask_round },
    &operand_data[4383],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16213 */
  {
    "avx512er_vmrsqrt28v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrt28ss\t{%1, %2, %0|%0, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512er_vmrsqrt28v4sf },
    &operand_data[6802],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16213 */
  {
    "avx512er_vmrsqrt28v4sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrt28ss\t{%r3%1, %2, %0|%0, %2, %1%r3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512er_vmrsqrt28v4sf_round },
    &operand_data[4416],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16213 */
  {
    "avx512er_vmrsqrt28v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrt28sd\t{%1, %2, %0|%0, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512er_vmrsqrt28v2df },
    &operand_data[6805],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16213 */
  {
    "avx512er_vmrsqrt28v2df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrsqrt28sd\t{%r3%1, %2, %0|%0, %2, %1%r3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512er_vmrsqrt28v2df_round },
    &operand_data[4420],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16241 */
  {
    "xop_pmacsww",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmacsww\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pmacsww },
    &operand_data[6808],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16241 */
  {
    "xop_pmacssww",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmacssww\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pmacssww },
    &operand_data[6808],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16241 */
  {
    "xop_pmacsdd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmacsdd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pmacsdd },
    &operand_data[6812],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16241 */
  {
    "xop_pmacssdd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmacssdd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pmacssdd },
    &operand_data[6812],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16253 */
  {
    "xop_pmacsdql",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmacsdql\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pmacsdql },
    &operand_data[6816],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16253 */
  {
    "xop_pmacssdql",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmacssdql\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pmacssdql },
    &operand_data[6816],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16271 */
  {
    "xop_pmacsdqh",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmacsdqh\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pmacsdqh },
    &operand_data[6816],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16271 */
  {
    "xop_pmacssdqh",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmacssdqh\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pmacssdqh },
    &operand_data[6816],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16290 */
  {
    "xop_pmacswd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmacswd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pmacswd },
    &operand_data[6820],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16290 */
  {
    "xop_pmacsswd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmacsswd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pmacsswd },
    &operand_data[6820],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16310 */
  {
    "xop_pmadcswd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmadcswd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pmadcswd },
    &operand_data[6820],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16310 */
  {
    "xop_pmadcsswd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmadcsswd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pmadcsswd },
    &operand_data[6820],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16343 */
  {
    "xop_pcmov_v32qi256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmov\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pcmov_v32qi256 },
    &operand_data[6824],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16343 */
  {
    "xop_pcmov_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmov\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pcmov_v16qi },
    &operand_data[6828],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16343 */
  {
    "xop_pcmov_v16hi256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmov\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pcmov_v16hi256 },
    &operand_data[6832],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16343 */
  {
    "xop_pcmov_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmov\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pcmov_v8hi },
    &operand_data[6836],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16343 */
  {
    "xop_pcmov_v16si512",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmov\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pcmov_v16si512 },
    &operand_data[6840],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16343 */
  {
    "xop_pcmov_v8si256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmov\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pcmov_v8si256 },
    &operand_data[6844],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16343 */
  {
    "xop_pcmov_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmov\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pcmov_v4si },
    &operand_data[6848],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16343 */
  {
    "xop_pcmov_v8di512",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmov\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pcmov_v8di512 },
    &operand_data[6852],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16343 */
  {
    "xop_pcmov_v4di256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmov\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pcmov_v4di256 },
    &operand_data[6856],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16343 */
  {
    "xop_pcmov_v2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmov\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pcmov_v2di },
    &operand_data[6860],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16343 */
  {
    "xop_pcmov_v16sf512",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmov\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pcmov_v16sf512 },
    &operand_data[6864],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16343 */
  {
    "xop_pcmov_v8sf256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmov\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pcmov_v8sf256 },
    &operand_data[6868],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16343 */
  {
    "xop_pcmov_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmov\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pcmov_v4sf },
    &operand_data[6872],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16343 */
  {
    "xop_pcmov_v8df512",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmov\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pcmov_v8df512 },
    &operand_data[6876],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16343 */
  {
    "xop_pcmov_v4df256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmov\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pcmov_v4df256 },
    &operand_data[6880],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16343 */
  {
    "xop_pcmov_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcmov\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pcmov_v2df },
    &operand_data[6884],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16354 */
  {
    "xop_phaddbw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vphaddbw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_phaddbw },
    &operand_data[6888],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16354 */
  {
    "xop_phaddubw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vphaddubw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_phaddubw },
    &operand_data[6888],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16375 */
  {
    "xop_phaddbd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vphaddbd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_phaddbd },
    &operand_data[6890],
    2,
    2,
    3,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16375 */
  {
    "xop_phaddubd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vphaddubd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_phaddubd },
    &operand_data[6890],
    2,
    2,
    3,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16404 */
  {
    "xop_phaddbq",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vphaddbq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_phaddbq },
    &operand_data[6892],
    2,
    2,
    7,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16404 */
  {
    "xop_phaddubq",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vphaddubq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_phaddubq },
    &operand_data[6892],
    2,
    2,
    7,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16449 */
  {
    "xop_phaddwd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vphaddwd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_phaddwd },
    &operand_data[6894],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16449 */
  {
    "xop_phadduwd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vphadduwd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_phadduwd },
    &operand_data[6894],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16466 */
  {
    "xop_phaddwq",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vphaddwq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_phaddwq },
    &operand_data[6896],
    2,
    2,
    3,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16466 */
  {
    "xop_phadduwq",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vphadduwq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_phadduwq },
    &operand_data[6896],
    2,
    2,
    3,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16491 */
  {
    "xop_phadddq",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vphadddq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_phadddq },
    &operand_data[6898],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16491 */
  {
    "xop_phaddudq",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vphaddudq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_phaddudq },
    &operand_data[6898],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16506 */
  {
    "xop_phsubbw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vphsubbw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_phsubbw },
    &operand_data[6888],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16527 */
  {
    "xop_phsubwd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vphsubwd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_phsubwd },
    &operand_data[6894],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16544 */
  {
    "xop_phsubdq",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vphsubdq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_phsubdq },
    &operand_data[6898],
    2,
    2,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16560 */
  {
    "xop_pperm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpperm\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pperm },
    &operand_data[6900],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16573 */
  {
    "xop_pperm_pack_v2di_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpperm\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pperm_pack_v2di_v4si },
    &operand_data[6904],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16586 */
  {
    "xop_pperm_pack_v4si_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpperm\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pperm_pack_v4si_v8hi },
    &operand_data[6908],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16599 */
  {
    "xop_pperm_pack_v8hi_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpperm\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pperm_pack_v8hi_v16qi },
    &operand_data[6912],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16677 */
  {
    "xop_rotlv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprotb\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_rotlv16qi3 },
    &operand_data[6916],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16677 */
  {
    "xop_rotlv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprotw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_rotlv8hi3 },
    &operand_data[6919],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16677 */
  {
    "xop_rotlv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprotd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_rotlv4si3 },
    &operand_data[6922],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16677 */
  {
    "xop_rotlv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprotq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_rotlv2di3 },
    &operand_data[6925],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16688 */
  {
    "xop_rotrv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3795 },
#else
    { 0, 0, output_3795 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_rotrv16qi3 },
    &operand_data[6916],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16688 */
  {
    "xop_rotrv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3796 },
#else
    { 0, 0, output_3796 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_rotrv8hi3 },
    &operand_data[6919],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16688 */
  {
    "xop_rotrv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3797 },
#else
    { 0, 0, output_3797 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_rotrv4si3 },
    &operand_data[6922],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16688 */
  {
    "xop_rotrv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3798 },
#else
    { 0, 0, output_3798 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_rotrv2di3 },
    &operand_data[6925],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16725 */
  {
    "xop_vrotlv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprotb\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_vrotlv16qi3 },
    &operand_data[6928],
    3,
    3,
    3,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16725 */
  {
    "xop_vrotlv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprotw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_vrotlv8hi3 },
    &operand_data[6931],
    3,
    3,
    3,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16725 */
  {
    "xop_vrotlv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprotd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_vrotlv4si3 },
    &operand_data[6934],
    3,
    3,
    3,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16725 */
  {
    "xop_vrotlv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vprotq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_vrotlv2di3 },
    &operand_data[6937],
    3,
    3,
    3,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16900 */
  {
    "xop_shav16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpshab\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_shav16qi3 },
    &operand_data[6928],
    3,
    3,
    3,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16900 */
  {
    "xop_shav8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpshaw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_shav8hi3 },
    &operand_data[6931],
    3,
    3,
    3,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16900 */
  {
    "xop_shav4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpshad\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_shav4si3 },
    &operand_data[6934],
    3,
    3,
    3,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16900 */
  {
    "xop_shav2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpshaq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_shav2di3 },
    &operand_data[6937],
    3,
    3,
    3,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16919 */
  {
    "xop_shlv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpshlb\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_shlv16qi3 },
    &operand_data[6928],
    3,
    3,
    3,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16919 */
  {
    "xop_shlv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpshlw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_shlv8hi3 },
    &operand_data[6931],
    3,
    3,
    3,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16919 */
  {
    "xop_shlv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpshld\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_shlv4si3 },
    &operand_data[6934],
    3,
    3,
    3,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16919 */
  {
    "xop_shlv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpshlq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_shlv2di3 },
    &operand_data[6937],
    3,
    3,
    3,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17011 */
  {
    "xop_frczsf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfrczss\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_frczsf2 },
    &operand_data[1188],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17011 */
  {
    "xop_frczdf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfrczsd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_frczdf2 },
    &operand_data[6940],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17011 */
  {
    "xop_frczv4sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfrczps\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_frczv4sf2 },
    &operand_data[6942],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17011 */
  {
    "xop_frczv2df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfrczpd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_frczv2df2 },
    &operand_data[6944],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17011 */
  {
    "xop_frczv8sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfrczps\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_frczv8sf2 },
    &operand_data[6946],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17011 */
  {
    "xop_frczv4df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfrczpd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_frczv4df2 },
    &operand_data[6948],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17032 */
  {
    "*xop_vmfrczv4sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfrczss\t{%1, %0|%0, %k1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6950],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17032 */
  {
    "*xop_vmfrczv2df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfrczsd\t{%1, %0|%0, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6953],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17045 */
  {
    "xop_maskcmpv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcom%Y1b\t{%3, %2, %0|%0, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_maskcmpv16qi3 },
    &operand_data[6956],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17045 */
  {
    "xop_maskcmpv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcom%Y1w\t{%3, %2, %0|%0, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_maskcmpv8hi3 },
    &operand_data[6960],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17045 */
  {
    "xop_maskcmpv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcom%Y1d\t{%3, %2, %0|%0, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_maskcmpv4si3 },
    &operand_data[6964],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17045 */
  {
    "xop_maskcmpv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcom%Y1q\t{%3, %2, %0|%0, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_maskcmpv2di3 },
    &operand_data[6968],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17059 */
  {
    "xop_maskcmp_unsv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcom%Y1ub\t{%3, %2, %0|%0, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_maskcmp_unsv16qi3 },
    &operand_data[6972],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17059 */
  {
    "xop_maskcmp_unsv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcom%Y1uw\t{%3, %2, %0|%0, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_maskcmp_unsv8hi3 },
    &operand_data[6976],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17059 */
  {
    "xop_maskcmp_unsv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcom%Y1ud\t{%3, %2, %0|%0, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_maskcmp_unsv4si3 },
    &operand_data[6980],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17059 */
  {
    "xop_maskcmp_unsv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcom%Y1uq\t{%3, %2, %0|%0, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_maskcmp_unsv2di3 },
    &operand_data[6984],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17076 */
  {
    "xop_maskcmp_uns2v16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcom%Y1ub\t{%3, %2, %0|%0, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_maskcmp_uns2v16qi3 },
    &operand_data[6972],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17076 */
  {
    "xop_maskcmp_uns2v8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcom%Y1uw\t{%3, %2, %0|%0, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_maskcmp_uns2v8hi3 },
    &operand_data[6976],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17076 */
  {
    "xop_maskcmp_uns2v4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcom%Y1ud\t{%3, %2, %0|%0, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_maskcmp_uns2v4si3 },
    &operand_data[6980],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17076 */
  {
    "xop_maskcmp_uns2v2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcom%Y1uq\t{%3, %2, %0|%0, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_maskcmp_uns2v2di3 },
    &operand_data[6984],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17093 */
  {
    "xop_pcom_tfv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3831 },
#else
    { 0, 0, output_3831 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pcom_tfv16qi3 },
    &operand_data[6988],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17093 */
  {
    "xop_pcom_tfv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3832 },
#else
    { 0, 0, output_3832 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pcom_tfv8hi3 },
    &operand_data[6992],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17093 */
  {
    "xop_pcom_tfv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3833 },
#else
    { 0, 0, output_3833 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pcom_tfv4si3 },
    &operand_data[6996],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17093 */
  {
    "xop_pcom_tfv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3834 },
#else
    { 0, 0, output_3834 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_pcom_tfv2di3 },
    &operand_data[7000],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17112 */
  {
    "xop_vpermil2v8sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermil2ps\t{%4, %3, %2, %1, %0|%0, %1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_vpermil2v8sf3 },
    &operand_data[7004],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17112 */
  {
    "xop_vpermil2v4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermil2ps\t{%4, %3, %2, %1, %0|%0, %1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_vpermil2v4sf3 },
    &operand_data[7009],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17112 */
  {
    "xop_vpermil2v4df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermil2pd\t{%4, %3, %2, %1, %0|%0, %1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_vpermil2v4df3 },
    &operand_data[7014],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17112 */
  {
    "xop_vpermil2v2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermil2pd\t{%4, %3, %2, %1, %0|%0, %1, %2, %3, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_vpermil2v2df3 },
    &operand_data[7019],
    5,
    5,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17128 */
  {
    "aesenc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3839 },
#else
    { 0, output_3839, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_aesenc },
    &operand_data[7024],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17144 */
  {
    "aesenclast",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3840 },
#else
    { 0, output_3840, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_aesenclast },
    &operand_data[7024],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17160 */
  {
    "aesdec",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3841 },
#else
    { 0, output_3841, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_aesdec },
    &operand_data[7024],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17176 */
  {
    "aesdeclast",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3842 },
#else
    { 0, output_3842, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_aesdeclast },
    &operand_data[7024],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17192 */
  {
    "aesimc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vaesimc\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_aesimc },
    &operand_data[7027],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17203 */
  {
    "aeskeygenassist",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%vaeskeygenassist\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_aeskeygenassist },
    &operand_data[7027],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17216 */
  {
    "pclmulqdq",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3845 },
#else
    { 0, output_3845, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_pclmulqdq },
    &operand_data[7030],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17252 */
  {
    "*avx_vzeroall",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vzeroall",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7034],
    1,
    1,
    0,
    0,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17266 */
  {
    "avx_vzeroupper",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vzeroupper",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vzeroupper },
    &operand_data[0],
    0,
    0,
    0,
    0,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17283 */
  {
    "avx2_pbroadcastv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastd\t{%1, %0|%0, %k1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pbroadcastv16si },
    &operand_data[7035],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17283 */
  {
    "avx2_pbroadcastv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastq\t{%1, %0|%0, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pbroadcastv8di },
    &operand_data[7037],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17283 */
  {
    "avx2_pbroadcastv64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastb\t{%1, %0|%0, %b1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pbroadcastv64qi },
    &operand_data[7039],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17283 */
  {
    "avx2_pbroadcastv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastb\t{%1, %0|%0, %b1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pbroadcastv32qi },
    &operand_data[7041],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17283 */
  {
    "avx2_pbroadcastv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastb\t{%1, %0|%0, %b1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pbroadcastv16qi },
    &operand_data[7043],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17283 */
  {
    "avx2_pbroadcastv32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastw\t{%1, %0|%0, %w1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pbroadcastv32hi },
    &operand_data[7045],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17283 */
  {
    "avx2_pbroadcastv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastw\t{%1, %0|%0, %w1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pbroadcastv16hi },
    &operand_data[7047],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17283 */
  {
    "avx2_pbroadcastv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastw\t{%1, %0|%0, %w1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pbroadcastv8hi },
    &operand_data[7049],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17283 */
  {
    "avx2_pbroadcastv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastd\t{%1, %0|%0, %k1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pbroadcastv8si },
    &operand_data[7051],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17283 */
  {
    "avx2_pbroadcastv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastd\t{%1, %0|%0, %k1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pbroadcastv4si },
    &operand_data[7053],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17283 */
  {
    "avx2_pbroadcastv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastq\t{%1, %0|%0, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pbroadcastv4di },
    &operand_data[7055],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17283 */
  {
    "avx2_pbroadcastv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastq\t{%1, %0|%0, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pbroadcastv2di },
    &operand_data[7057],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17297 */
  {
    "avx2_pbroadcastv32qi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3860 },
#else
    { 0, output_3860, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pbroadcastv32qi_1 },
    &operand_data[7059],
    2,
    2,
    0,
    4,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17297 */
  {
    "avx2_pbroadcastv16hi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3861 },
#else
    { 0, output_3861, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pbroadcastv16hi_1 },
    &operand_data[7061],
    2,
    2,
    0,
    4,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17297 */
  {
    "avx2_pbroadcastv8si_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3862 },
#else
    { 0, output_3862, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pbroadcastv8si_1 },
    &operand_data[7063],
    2,
    2,
    0,
    4,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17297 */
  {
    "avx2_pbroadcastv4di_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3863 },
#else
    { 0, output_3863, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pbroadcastv4di_1 },
    &operand_data[7065],
    2,
    2,
    0,
    4,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17315 */
  {
    "avx2_permvarv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermd\t{%1, %2, %0|%0, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_permvarv8si },
    &operand_data[7067],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17315 */
  {
    "avx2_permvarv8si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermd\t{%1, %2, %0%{%4%}%N3|%0%{%4%}%N3, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_permvarv8si_mask },
    &operand_data[7067],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17315 */
  {
    "avx2_permvarv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermps\t{%1, %2, %0|%0, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_permvarv8sf },
    &operand_data[7072],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17315 */
  {
    "avx2_permvarv8sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermps\t{%1, %2, %0%{%4%}%N3|%0%{%4%}%N3, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_permvarv8sf_mask },
    &operand_data[7072],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17315 */
  {
    "avx512f_permvarv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermd\t{%1, %2, %0|%0, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_permvarv16si },
    &operand_data[7077],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17315 */
  {
    "avx512f_permvarv16si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermd\t{%1, %2, %0%{%4%}%N3|%0%{%4%}%N3, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_permvarv16si_mask },
    &operand_data[7077],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17315 */
  {
    "avx512f_permvarv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermps\t{%1, %2, %0|%0, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_permvarv16sf },
    &operand_data[7082],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17315 */
  {
    "avx512f_permvarv16sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermps\t{%1, %2, %0%{%4%}%N3|%0%{%4%}%N3, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_permvarv16sf_mask },
    &operand_data[7082],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17315 */
  {
    "avx512f_permvarv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermq\t{%1, %2, %0|%0, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_permvarv8di },
    &operand_data[7087],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17315 */
  {
    "avx512f_permvarv8di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermq\t{%1, %2, %0%{%4%}%N3|%0%{%4%}%N3, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_permvarv8di_mask },
    &operand_data[7087],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17315 */
  {
    "avx512f_permvarv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermpd\t{%1, %2, %0|%0, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_permvarv8df },
    &operand_data[7092],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17315 */
  {
    "avx512f_permvarv8df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermpd\t{%1, %2, %0%{%4%}%N3|%0%{%4%}%N3, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_permvarv8df_mask },
    &operand_data[7092],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17315 */
  {
    "avx2_permvarv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermq\t{%1, %2, %0|%0, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_permvarv4di },
    &operand_data[7097],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17315 */
  {
    "avx2_permvarv4di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermq\t{%1, %2, %0%{%4%}%N3|%0%{%4%}%N3, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_permvarv4di_mask },
    &operand_data[7097],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17315 */
  {
    "avx2_permvarv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermpd\t{%1, %2, %0|%0, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_permvarv4df },
    &operand_data[7102],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17315 */
  {
    "avx2_permvarv4df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermpd\t{%1, %2, %0%{%4%}%N3|%0%{%4%}%N3, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_permvarv4df_mask },
    &operand_data[7102],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17327 */
  {
    "avx512bw_permvarv64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermb\t{%1, %2, %0|%0, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_permvarv64qi },
    &operand_data[7107],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17327 */
  {
    "avx512bw_permvarv64qi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermb\t{%1, %2, %0%{%4%}%N3|%0%{%4%}%N3, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_permvarv64qi_mask },
    &operand_data[7107],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17327 */
  {
    "avx512vl_permvarv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermb\t{%1, %2, %0|%0, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_permvarv16qi },
    &operand_data[7112],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17327 */
  {
    "avx512vl_permvarv16qi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermb\t{%1, %2, %0%{%4%}%N3|%0%{%4%}%N3, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_permvarv16qi_mask },
    &operand_data[7112],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17327 */
  {
    "avx512vl_permvarv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermb\t{%1, %2, %0|%0, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_permvarv32qi },
    &operand_data[7117],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17327 */
  {
    "avx512vl_permvarv32qi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermb\t{%1, %2, %0%{%4%}%N3|%0%{%4%}%N3, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_permvarv32qi_mask },
    &operand_data[7117],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17339 */
  {
    "avx512vl_permvarv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermw\t{%1, %2, %0|%0, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_permvarv8hi },
    &operand_data[7122],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17339 */
  {
    "avx512vl_permvarv8hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermw\t{%1, %2, %0%{%4%}%N3|%0%{%4%}%N3, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_permvarv8hi_mask },
    &operand_data[7122],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17339 */
  {
    "avx512vl_permvarv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermw\t{%1, %2, %0|%0, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_permvarv16hi },
    &operand_data[7127],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17339 */
  {
    "avx512vl_permvarv16hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermw\t{%1, %2, %0%{%4%}%N3|%0%{%4%}%N3, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_permvarv16hi_mask },
    &operand_data[7127],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17339 */
  {
    "avx512bw_permvarv32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermw\t{%1, %2, %0|%0, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_permvarv32hi },
    &operand_data[7132],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17339 */
  {
    "avx512bw_permvarv32hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermw\t{%1, %2, %0%{%4%}%N3|%0%{%4%}%N3, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_permvarv32hi_mask },
    &operand_data[7132],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17384 */
  {
    "avx2_permv4di_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3892 },
#else
    { 0, 0, output_3892 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_permv4di_1 },
    &operand_data[7137],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17384 */
  {
    "avx2_permv4di_1_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3893 },
#else
    { 0, 0, output_3893 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_permv4di_1_mask },
    &operand_data[7137],
    8,
    8,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17384 */
  {
    "avx2_permv4df_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3894 },
#else
    { 0, 0, output_3894 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_permv4df_1 },
    &operand_data[7145],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17384 */
  {
    "avx2_permv4df_1_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3895 },
#else
    { 0, 0, output_3895 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_permv4df_1_mask },
    &operand_data[7145],
    8,
    8,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17447 */
  {
    "avx512f_permv8df_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3896 },
#else
    { 0, 0, output_3896 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_permv8df_1 },
    &operand_data[7153],
    10,
    10,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17447 */
  {
    "avx512f_permv8df_1_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3897 },
#else
    { 0, 0, output_3897 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_permv8df_1_mask },
    &operand_data[7153],
    12,
    12,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17447 */
  {
    "avx512f_permv8di_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3898 },
#else
    { 0, 0, output_3898 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_permv8di_1 },
    &operand_data[7165],
    10,
    10,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17447 */
  {
    "avx512f_permv8di_1_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3899 },
#else
    { 0, 0, output_3899 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_permv8di_1_mask },
    &operand_data[7165],
    12,
    12,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17477 */
  {
    "avx2_permv2ti",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vperm2i128\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_permv2ti },
    &operand_data[7177],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17490 */
  {
    "avx2_vec_dupv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbroadcastsd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_vec_dupv4df },
    &operand_data[7181],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17502 */
  {
    "avx512f_vec_dupv16si_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3902 },
#else
    { 0, output_3902, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vec_dupv16si_1 },
    &operand_data[1862],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17502 */
  {
    "avx512f_vec_dupv8di_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3903 },
#else
    { 0, output_3903, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vec_dupv8di_1 },
    &operand_data[1874],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17502 */
  {
    "avx512bw_vec_dupv32hi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3904 },
#else
    { 0, output_3904, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_vec_dupv32hi_1 },
    &operand_data[1922],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17502 */
  {
    "avx512bw_vec_dupv64qi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3905 },
#else
    { 0, output_3905, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_vec_dupv64qi_1 },
    &operand_data[1910],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17516 */
  {
    "avx512f_vec_dupv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3906 },
#else
    { 0, 0, output_3906 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vec_dupv16si },
    &operand_data[7183],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17516 */
  {
    "avx512f_vec_dupv16si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3907 },
#else
    { 0, 0, output_3907 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vec_dupv16si_mask },
    &operand_data[7183],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17516 */
  {
    "avx512vl_vec_dupv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3908 },
#else
    { 0, 0, output_3908 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dupv8si },
    &operand_data[7187],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17516 */
  {
    "avx512vl_vec_dupv8si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3909 },
#else
    { 0, 0, output_3909 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dupv8si_mask },
    &operand_data[7187],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17516 */
  {
    "avx512vl_vec_dupv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3910 },
#else
    { 0, 0, output_3910 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dupv4si },
    &operand_data[5581],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17516 */
  {
    "avx512vl_vec_dupv4si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3911 },
#else
    { 0, 0, output_3911 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dupv4si_mask },
    &operand_data[6389],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17516 */
  {
    "avx512f_vec_dupv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3912 },
#else
    { 0, 0, output_3912 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vec_dupv8di },
    &operand_data[7191],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17516 */
  {
    "avx512f_vec_dupv8di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3913 },
#else
    { 0, 0, output_3913 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vec_dupv8di_mask },
    &operand_data[7191],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17516 */
  {
    "avx512vl_vec_dupv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3914 },
#else
    { 0, 0, output_3914 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dupv4di },
    &operand_data[7195],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17516 */
  {
    "avx512vl_vec_dupv4di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3915 },
#else
    { 0, 0, output_3915 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dupv4di_mask },
    &operand_data[7195],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17516 */
  {
    "avx512vl_vec_dupv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3916 },
#else
    { 0, 0, output_3916 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dupv2di },
    &operand_data[2060],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17516 */
  {
    "avx512vl_vec_dupv2di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3917 },
#else
    { 0, 0, output_3917 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dupv2di_mask },
    &operand_data[6401],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17516 */
  {
    "avx512f_vec_dupv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3918 },
#else
    { 0, 0, output_3918 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vec_dupv16sf },
    &operand_data[7199],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17516 */
  {
    "avx512f_vec_dupv16sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3919 },
#else
    { 0, 0, output_3919 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vec_dupv16sf_mask },
    &operand_data[7199],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17516 */
  {
    "avx512vl_vec_dupv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3920 },
#else
    { 0, 0, output_3920 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dupv8sf },
    &operand_data[7203],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17516 */
  {
    "avx512vl_vec_dupv8sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3921 },
#else
    { 0, 0, output_3921 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dupv8sf_mask },
    &operand_data[7203],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17516 */
  {
    "avx512vl_vec_dupv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3922 },
#else
    { 0, 0, output_3922 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dupv4sf },
    &operand_data[2403],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17516 */
  {
    "avx512vl_vec_dupv4sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3923 },
#else
    { 0, 0, output_3923 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dupv4sf_mask },
    &operand_data[2403],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17516 */
  {
    "avx512f_vec_dupv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3924 },
#else
    { 0, 0, output_3924 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vec_dupv8df },
    &operand_data[7207],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17516 */
  {
    "avx512f_vec_dupv8df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3925 },
#else
    { 0, 0, output_3925 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vec_dupv8df_mask },
    &operand_data[7207],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17516 */
  {
    "avx512vl_vec_dupv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3926 },
#else
    { 0, 0, output_3926 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dupv4df },
    &operand_data[7211],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17516 */
  {
    "avx512vl_vec_dupv4df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3927 },
#else
    { 0, 0, output_3927 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dupv4df_mask },
    &operand_data[7211],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17516 */
  {
    "avx512vl_vec_dupv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3928 },
#else
    { 0, 0, output_3928 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dupv2df },
    &operand_data[2415],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17516 */
  {
    "avx512vl_vec_dupv2df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_3929 },
#else
    { 0, 0, output_3929 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dupv2df_mask },
    &operand_data[2415],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17538 */
  {
    "avx512bw_vec_dupv64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_vec_dupv64qi },
    &operand_data[7215],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17538 */
  {
    "avx512bw_vec_dupv64qi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_vec_dupv64qi_mask },
    &operand_data[7215],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17538 */
  {
    "avx512vl_vec_dupv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dupv16qi },
    &operand_data[6409],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17538 */
  {
    "avx512vl_vec_dupv16qi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dupv16qi_mask },
    &operand_data[6409],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17538 */
  {
    "avx512vl_vec_dupv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastb\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dupv32qi },
    &operand_data[7219],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17538 */
  {
    "avx512vl_vec_dupv32qi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastb\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dupv32qi_mask },
    &operand_data[7219],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17538 */
  {
    "avx512bw_vec_dupv32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_vec_dupv32hi },
    &operand_data[7223],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17538 */
  {
    "avx512bw_vec_dupv32hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastw\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_vec_dupv32hi_mask },
    &operand_data[7223],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17538 */
  {
    "avx512vl_vec_dupv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dupv16hi },
    &operand_data[7227],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17538 */
  {
    "avx512vl_vec_dupv16hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastw\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dupv16hi_mask },
    &operand_data[7227],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17538 */
  {
    "avx512vl_vec_dupv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastw\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dupv8hi },
    &operand_data[6425],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17538 */
  {
    "avx512vl_vec_dupv8hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastw\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dupv8hi_mask },
    &operand_data[6425],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17550 */
  {
    "*avx512f_broadcastv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3942 },
#else
    { 0, output_3942, 0 },
#endif
    { 0 },
    &operand_data[7231],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17550 */
  {
    "avx512f_broadcastv16sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3943 },
#else
    { 0, output_3943, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_broadcastv16sf_mask },
    &operand_data[7231],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17550 */
  {
    "*avx512f_broadcastv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3944 },
#else
    { 0, output_3944, 0 },
#endif
    { 0 },
    &operand_data[7235],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17550 */
  {
    "avx512f_broadcastv16si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3945 },
#else
    { 0, output_3945, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_broadcastv16si_mask },
    &operand_data[7235],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17562 */
  {
    "*avx512f_broadcastv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3946 },
#else
    { 0, output_3946, 0 },
#endif
    { 0 },
    &operand_data[7239],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17562 */
  {
    "avx512f_broadcastv8df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3947 },
#else
    { 0, output_3947, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_broadcastv8df_mask },
    &operand_data[7239],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17562 */
  {
    "*avx512f_broadcastv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3948 },
#else
    { 0, output_3948, 0 },
#endif
    { 0 },
    &operand_data[7243],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17562 */
  {
    "avx512f_broadcastv8di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3949 },
#else
    { 0, output_3949, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_broadcastv8di_mask },
    &operand_data[7243],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17574 */
  {
    "*avx512bw_vec_dup_gprv64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3950 },
#else
    { 0, output_3950, 0 },
#endif
    { 0 },
    &operand_data[7247],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17574 */
  {
    "avx512bw_vec_dup_gprv64qi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3951 },
#else
    { 0, output_3951, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_vec_dup_gprv64qi_mask },
    &operand_data[7247],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17574 */
  {
    "*avx512vl_vec_dup_gprv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3952 },
#else
    { 0, output_3952, 0 },
#endif
    { 0 },
    &operand_data[7251],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17574 */
  {
    "avx512vl_vec_dup_gprv16qi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3953 },
#else
    { 0, output_3953, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dup_gprv16qi_mask },
    &operand_data[7251],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17574 */
  {
    "*avx512vl_vec_dup_gprv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3954 },
#else
    { 0, output_3954, 0 },
#endif
    { 0 },
    &operand_data[7255],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17574 */
  {
    "avx512vl_vec_dup_gprv32qi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3955 },
#else
    { 0, output_3955, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dup_gprv32qi_mask },
    &operand_data[7255],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17574 */
  {
    "*avx512bw_vec_dup_gprv32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3956 },
#else
    { 0, output_3956, 0 },
#endif
    { 0 },
    &operand_data[7259],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17574 */
  {
    "avx512bw_vec_dup_gprv32hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3957 },
#else
    { 0, output_3957, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_vec_dup_gprv32hi_mask },
    &operand_data[7259],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17574 */
  {
    "*avx512vl_vec_dup_gprv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3958 },
#else
    { 0, output_3958, 0 },
#endif
    { 0 },
    &operand_data[7263],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17574 */
  {
    "avx512vl_vec_dup_gprv16hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3959 },
#else
    { 0, output_3959, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dup_gprv16hi_mask },
    &operand_data[7263],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17574 */
  {
    "*avx512vl_vec_dup_gprv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3960 },
#else
    { 0, output_3960, 0 },
#endif
    { 0 },
    &operand_data[7267],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17574 */
  {
    "avx512vl_vec_dup_gprv8hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3961 },
#else
    { 0, output_3961, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dup_gprv8hi_mask },
    &operand_data[7267],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17586 */
  {
    "*avx512f_vec_dup_gprv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7271],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17586 */
  {
    "avx512f_vec_dup_gprv16si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vec_dup_gprv16si_mask },
    &operand_data[7271],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17586 */
  {
    "*avx512vl_vec_dup_gprv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7275],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17586 */
  {
    "avx512vl_vec_dup_gprv8si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dup_gprv8si_mask },
    &operand_data[7275],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17586 */
  {
    "*avx512vl_vec_dup_gprv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7279],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17586 */
  {
    "avx512vl_vec_dup_gprv4si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dup_gprv4si_mask },
    &operand_data[7279],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17586 */
  {
    "*avx512f_vec_dup_gprv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7283],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17586 */
  {
    "avx512f_vec_dup_gprv8di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vec_dup_gprv8di_mask },
    &operand_data[7283],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17586 */
  {
    "*avx512vl_vec_dup_gprv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7287],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17586 */
  {
    "avx512vl_vec_dup_gprv4di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dup_gprv4di_mask },
    &operand_data[7287],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17586 */
  {
    "*avx512vl_vec_dup_gprv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7291],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17586 */
  {
    "avx512vl_vec_dup_gprv2di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dup_gprv2di_mask },
    &operand_data[7291],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17586 */
  {
    "*avx512f_vec_dup_gprv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbroadcastss\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7295],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17586 */
  {
    "avx512f_vec_dup_gprv16sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbroadcastss\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vec_dup_gprv16sf_mask },
    &operand_data[7295],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17586 */
  {
    "*avx512vl_vec_dup_gprv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbroadcastss\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7299],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17586 */
  {
    "avx512vl_vec_dup_gprv8sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbroadcastss\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dup_gprv8sf_mask },
    &operand_data[7299],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17586 */
  {
    "*avx512vl_vec_dup_gprv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbroadcastss\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7303],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17586 */
  {
    "avx512vl_vec_dup_gprv4sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbroadcastss\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dup_gprv4sf_mask },
    &operand_data[7303],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17586 */
  {
    "*avx512f_vec_dup_gprv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbroadcastsd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7307],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17586 */
  {
    "avx512f_vec_dup_gprv8df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbroadcastsd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vec_dup_gprv8df_mask },
    &operand_data[7307],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17586 */
  {
    "*avx512vl_vec_dup_gprv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbroadcastsd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7311],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17586 */
  {
    "avx512vl_vec_dup_gprv4df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbroadcastsd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dup_gprv4df_mask },
    &operand_data[7311],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17586 */
  {
    "*avx512vl_vec_dup_gprv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbroadcastsd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7315],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17586 */
  {
    "avx512vl_vec_dup_gprv2df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbroadcastsd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vec_dup_gprv2df_mask },
    &operand_data[7315],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17601 */
  {
    "vec_dupv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3986 },
#else
    { 0, output_3986, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_dupv4sf },
    &operand_data[7319],
    2,
    2,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17617 */
  {
    "*vec_dupv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3987 },
#else
    { 0, output_3987, 0 },
#endif
    { 0 },
    &operand_data[7321],
    2,
    2,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17633 */
  {
    "*vec_dupv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3988 },
#else
    { 0, output_3988, 0 },
#endif
    { 0 },
    &operand_data[7323],
    2,
    2,
    0,
    4,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17648 */
  {
    "avx2_vbroadcasti128_v32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3989 },
#else
    { 0, output_3989, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_vbroadcasti128_v32qi },
    &operand_data[7325],
    2,
    2,
    1,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17648 */
  {
    "avx2_vbroadcasti128_v16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3990 },
#else
    { 0, output_3990, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_vbroadcasti128_v16hi },
    &operand_data[7327],
    2,
    2,
    1,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17648 */
  {
    "avx2_vbroadcasti128_v8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3991 },
#else
    { 0, output_3991, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_vbroadcasti128_v8si },
    &operand_data[7329],
    2,
    2,
    1,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17648 */
  {
    "avx2_vbroadcasti128_v4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3992 },
#else
    { 0, output_3992, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_vbroadcasti128_v4di },
    &operand_data[7331],
    2,
    2,
    1,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17671 */
  {
    "*vec_dupv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3993 },
#else
    { 0, output_3993, 0 },
#endif
    { 0 },
    &operand_data[7333],
    2,
    2,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17671 */
  {
    "*vec_dupv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3994 },
#else
    { 0, output_3994, 0 },
#endif
    { 0 },
    &operand_data[7335],
    2,
    2,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17671 */
  {
    "*vec_dupv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3995 },
#else
    { 0, output_3995, 0 },
#endif
    { 0 },
    &operand_data[7337],
    2,
    2,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17671 */
  {
    "*vec_dupv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3996 },
#else
    { 0, output_3996, 0 },
#endif
    { 0 },
    &operand_data[7339],
    2,
    2,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17671 */
  {
    "*vec_dupv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3997 },
#else
    { 0, output_3997, 0 },
#endif
    { 0 },
    &operand_data[7341],
    2,
    2,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17671 */
  {
    "*vec_dupv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3998 },
#else
    { 0, output_3998, 0 },
#endif
    { 0 },
    &operand_data[7343],
    2,
    2,
    0,
    3,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17686 */
  {
    "vec_dupv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_3999 },
#else
    { 0, output_3999, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_dupv8si },
    &operand_data[7345],
    2,
    2,
    0,
    5,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17686 */
  {
    "vec_dupv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4000 },
#else
    { 0, output_4000, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_dupv8sf },
    &operand_data[7347],
    2,
    2,
    0,
    5,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17686 */
  {
    "vec_dupv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4001 },
#else
    { 0, output_4001, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_dupv4di },
    &operand_data[7349],
    2,
    2,
    0,
    5,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17686 */
  {
    "vec_dupv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4002 },
#else
    { 0, output_4002, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_dupv4df },
    &operand_data[7351],
    2,
    2,
    0,
    5,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17737 */
  {
    "avx_vbroadcastf128_v32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4003 },
#else
    { 0, output_4003, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vbroadcastf128_v32qi },
    &operand_data[7353],
    2,
    2,
    1,
    7,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17737 */
  {
    "avx_vbroadcastf128_v16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4004 },
#else
    { 0, output_4004, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vbroadcastf128_v16hi },
    &operand_data[7355],
    2,
    2,
    1,
    7,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17737 */
  {
    "avx_vbroadcastf128_v8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4005 },
#else
    { 0, output_4005, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vbroadcastf128_v8si },
    &operand_data[7357],
    2,
    2,
    1,
    7,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17737 */
  {
    "avx_vbroadcastf128_v4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4006 },
#else
    { 0, output_4006, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vbroadcastf128_v4di },
    &operand_data[7359],
    2,
    2,
    1,
    7,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17737 */
  {
    "avx_vbroadcastf128_v8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4007 },
#else
    { 0, output_4007, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vbroadcastf128_v8sf },
    &operand_data[7361],
    2,
    2,
    1,
    7,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17737 */
  {
    "avx_vbroadcastf128_v4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4008 },
#else
    { 0, output_4008, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vbroadcastf128_v4df },
    &operand_data[7363],
    2,
    2,
    1,
    7,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17770 */
  {
    "*avx512dq_broadcastv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbroadcasti32x2\t{%1, %0|%0, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7183],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17770 */
  {
    "avx512dq_broadcastv16si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbroadcasti32x2\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_broadcastv16si_mask },
    &operand_data[7183],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17770 */
  {
    "*avx512dq_broadcastv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbroadcasti32x2\t{%1, %0|%0, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7187],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17770 */
  {
    "avx512dq_broadcastv8si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbroadcasti32x2\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_broadcastv8si_mask },
    &operand_data[7187],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17770 */
  {
    "*avx512dq_broadcastv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbroadcasti32x2\t{%1, %0|%0, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5581],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17770 */
  {
    "avx512dq_broadcastv4si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbroadcasti32x2\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_broadcastv4si_mask },
    &operand_data[6389],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17770 */
  {
    "*avx512dq_broadcastv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbroadcastf32x2\t{%1, %0|%0, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7199],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17770 */
  {
    "avx512dq_broadcastv16sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbroadcastf32x2\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_broadcastv16sf_mask },
    &operand_data[7199],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17770 */
  {
    "*avx512dq_broadcastv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbroadcastf32x2\t{%1, %0|%0, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7203],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17770 */
  {
    "avx512dq_broadcastv8sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vbroadcastf32x2\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %q1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_broadcastv8sf_mask },
    &operand_data[7203],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17783 */
  {
    "*avx512vl_broadcastv8si_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4019 },
#else
    { 0, output_4019, 0 },
#endif
    { 0 },
    &operand_data[7365],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17783 */
  {
    "avx512vl_broadcastv8si_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4020 },
#else
    { 0, output_4020, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_broadcastv8si_mask_1 },
    &operand_data[7365],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17783 */
  {
    "*avx512vl_broadcastv8sf_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4021 },
#else
    { 0, output_4021, 0 },
#endif
    { 0 },
    &operand_data[7369],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17783 */
  {
    "avx512vl_broadcastv8sf_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4022 },
#else
    { 0, output_4022, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_broadcastv8sf_mask_1 },
    &operand_data[7369],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17796 */
  {
    "*avx512dq_broadcastv16sf_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4023 },
#else
    { 0, output_4023, 0 },
#endif
    { 0 },
    &operand_data[7373],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17796 */
  {
    "avx512dq_broadcastv16sf_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4024 },
#else
    { 0, output_4024, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_broadcastv16sf_mask_1 },
    &operand_data[7373],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17796 */
  {
    "*avx512dq_broadcastv16si_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4025 },
#else
    { 0, output_4025, 0 },
#endif
    { 0 },
    &operand_data[7377],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17796 */
  {
    "avx512dq_broadcastv16si_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4026 },
#else
    { 0, output_4026, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_broadcastv16si_mask_1 },
    &operand_data[7377],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17813 */
  {
    "*avx512dq_broadcastv8di_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4027 },
#else
    { 0, output_4027, 0 },
#endif
    { 0 },
    &operand_data[7381],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17813 */
  {
    "avx512dq_broadcastv8di_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4028 },
#else
    { 0, output_4028, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_broadcastv8di_mask_1 },
    &operand_data[7381],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17813 */
  {
    "*avx512dq_broadcastv8df_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4029 },
#else
    { 0, output_4029, 0 },
#endif
    { 0 },
    &operand_data[7385],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17813 */
  {
    "avx512dq_broadcastv8df_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4030 },
#else
    { 0, output_4030, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_broadcastv8df_mask_1 },
    &operand_data[7385],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17813 */
  {
    "*avx512dq_broadcastv4di_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4031 },
#else
    { 0, output_4031, 0 },
#endif
    { 0 },
    &operand_data[7389],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17813 */
  {
    "avx512dq_broadcastv4di_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4032 },
#else
    { 0, output_4032, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_broadcastv4di_mask_1 },
    &operand_data[7389],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17813 */
  {
    "*avx512dq_broadcastv4df_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4033 },
#else
    { 0, output_4033, 0 },
#endif
    { 0 },
    &operand_data[7393],
    2,
    2,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17813 */
  {
    "avx512dq_broadcastv4df_mask_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4034 },
#else
    { 0, output_4034, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_broadcastv4df_mask_1 },
    &operand_data[7393],
    4,
    4,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17826 */
  {
    "avx512cd_maskb_vec_dupv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastmb2q\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512cd_maskb_vec_dupv8di },
    &operand_data[3816],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17826 */
  {
    "avx512cd_maskb_vec_dupv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastmb2q\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512cd_maskb_vec_dupv4di },
    &operand_data[3820],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17826 */
  {
    "avx512cd_maskb_vec_dupv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastmb2q\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512cd_maskb_vec_dupv2di },
    &operand_data[3824],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17837 */
  {
    "avx512cd_maskw_vec_dupv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastmw2d\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512cd_maskw_vec_dupv16si },
    &operand_data[3804],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17837 */
  {
    "avx512cd_maskw_vec_dupv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastmw2d\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512cd_maskw_vec_dupv8si },
    &operand_data[7397],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17837 */
  {
    "avx512cd_maskw_vec_dupv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpbroadcastmw2d\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512cd_maskw_vec_dupv4si },
    &operand_data[7399],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17851 */
  {
    "*avx_vperm_broadcast_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4041 },
#else
    { 0, 0, output_4041 },
#endif
    { 0 },
    &operand_data[7401],
    4,
    4,
    0,
    3,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17879 */
  {
    "*avx_vperm_broadcast_v8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7405],
    4,
    4,
    0,
    3,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17879 */
  {
    "*avx_vperm_broadcast_v4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7409],
    4,
    4,
    0,
    3,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17983 */
  {
    "*avx512f_vpermilpv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4044 },
#else
    { 0, 0, output_4044 },
#endif
    { 0 },
    &operand_data[7413],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17983 */
  {
    "*avx512f_vpermilpv16sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4045 },
#else
    { 0, 0, output_4045 },
#endif
    { 0 },
    &operand_data[7413],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17983 */
  {
    "*avx_vpermilpv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4046 },
#else
    { 0, 0, output_4046 },
#endif
    { 0 },
    &operand_data[7419],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17983 */
  {
    "*avx_vpermilpv8sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4047 },
#else
    { 0, 0, output_4047 },
#endif
    { 0 },
    &operand_data[7419],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17983 */
  {
    "*avx_vpermilpv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4048 },
#else
    { 0, 0, output_4048 },
#endif
    { 0 },
    &operand_data[7425],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17983 */
  {
    "*avx_vpermilpv4sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4049 },
#else
    { 0, 0, output_4049 },
#endif
    { 0 },
    &operand_data[7425],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17983 */
  {
    "*avx512f_vpermilpv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4050 },
#else
    { 0, 0, output_4050 },
#endif
    { 0 },
    &operand_data[7431],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17983 */
  {
    "*avx512f_vpermilpv8df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4051 },
#else
    { 0, 0, output_4051 },
#endif
    { 0 },
    &operand_data[7431],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17983 */
  {
    "*avx_vpermilpv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4052 },
#else
    { 0, 0, output_4052 },
#endif
    { 0 },
    &operand_data[7437],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17983 */
  {
    "*avx_vpermilpv4df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4053 },
#else
    { 0, 0, output_4053 },
#endif
    { 0 },
    &operand_data[7437],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17983 */
  {
    "*avx_vpermilpv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4054 },
#else
    { 0, 0, output_4054 },
#endif
    { 0 },
    &operand_data[7443],
    4,
    4,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17983 */
  {
    "*avx_vpermilpv2df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4055 },
#else
    { 0, 0, output_4055 },
#endif
    { 0 },
    &operand_data[7443],
    6,
    6,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18002 */
  {
    "avx512f_vpermilvarv16sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermilps\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermilvarv16sf3 },
    &operand_data[7449],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18002 */
  {
    "avx512f_vpermilvarv16sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermilps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermilvarv16sf3_mask },
    &operand_data[7449],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18002 */
  {
    "avx_vpermilvarv8sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermilps\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vpermilvarv8sf3 },
    &operand_data[7454],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18002 */
  {
    "avx_vpermilvarv8sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermilps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vpermilvarv8sf3_mask },
    &operand_data[7454],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18002 */
  {
    "avx_vpermilvarv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermilps\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vpermilvarv4sf3 },
    &operand_data[7459],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18002 */
  {
    "avx_vpermilvarv4sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermilps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vpermilvarv4sf3_mask },
    &operand_data[7459],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18002 */
  {
    "avx512f_vpermilvarv8df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermilpd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermilvarv8df3 },
    &operand_data[7464],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18002 */
  {
    "avx512f_vpermilvarv8df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermilpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermilvarv8df3_mask },
    &operand_data[7464],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18002 */
  {
    "avx_vpermilvarv4df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermilpd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vpermilvarv4df3 },
    &operand_data[7469],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18002 */
  {
    "avx_vpermilvarv4df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermilpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vpermilvarv4df3_mask },
    &operand_data[7469],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18002 */
  {
    "avx_vpermilvarv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermilpd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vpermilvarv2df3 },
    &operand_data[7474],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18002 */
  {
    "avx_vpermilvarv2df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermilpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vpermilvarv2df3_mask },
    &operand_data[7474],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18058 */
  {
    "avx512f_vpermi2varv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2d\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermi2varv16si3 },
    &operand_data[7479],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18058 */
  {
    "avx512f_vpermi2varv16si3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2d\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermi2varv16si3_maskz_1 },
    &operand_data[7479],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18058 */
  {
    "avx512f_vpermi2varv16sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2ps\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermi2varv16sf3 },
    &operand_data[7485],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18058 */
  {
    "avx512f_vpermi2varv16sf3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2ps\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermi2varv16sf3_maskz_1 },
    &operand_data[7485],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18058 */
  {
    "avx512f_vpermi2varv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2q\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermi2varv8di3 },
    &operand_data[7491],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18058 */
  {
    "avx512f_vpermi2varv8di3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2q\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermi2varv8di3_maskz_1 },
    &operand_data[7491],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18058 */
  {
    "avx512f_vpermi2varv8df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2pd\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermi2varv8df3 },
    &operand_data[7497],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18058 */
  {
    "avx512f_vpermi2varv8df3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2pd\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermi2varv8df3_maskz_1 },
    &operand_data[7497],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18058 */
  {
    "avx512vl_vpermi2varv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2d\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv8si3 },
    &operand_data[7503],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18058 */
  {
    "avx512vl_vpermi2varv8si3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2d\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv8si3_maskz_1 },
    &operand_data[7503],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18058 */
  {
    "avx512vl_vpermi2varv8sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2ps\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv8sf3 },
    &operand_data[7509],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18058 */
  {
    "avx512vl_vpermi2varv8sf3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2ps\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv8sf3_maskz_1 },
    &operand_data[7509],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18058 */
  {
    "avx512vl_vpermi2varv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2q\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv4di3 },
    &operand_data[7515],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18058 */
  {
    "avx512vl_vpermi2varv4di3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2q\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv4di3_maskz_1 },
    &operand_data[7515],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18058 */
  {
    "avx512vl_vpermi2varv4df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2pd\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv4df3 },
    &operand_data[7521],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18058 */
  {
    "avx512vl_vpermi2varv4df3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2pd\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv4df3_maskz_1 },
    &operand_data[7521],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18058 */
  {
    "avx512vl_vpermi2varv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2d\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv4si3 },
    &operand_data[7527],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18058 */
  {
    "avx512vl_vpermi2varv4si3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2d\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv4si3_maskz_1 },
    &operand_data[7527],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18058 */
  {
    "avx512vl_vpermi2varv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2ps\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv4sf3 },
    &operand_data[7533],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18058 */
  {
    "avx512vl_vpermi2varv4sf3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2ps\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv4sf3_maskz_1 },
    &operand_data[7533],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18058 */
  {
    "avx512vl_vpermi2varv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2q\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv2di3 },
    &operand_data[7539],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18058 */
  {
    "avx512vl_vpermi2varv2di3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2q\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv2di3_maskz_1 },
    &operand_data[7539],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18058 */
  {
    "avx512vl_vpermi2varv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2pd\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv2df3 },
    &operand_data[7545],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18058 */
  {
    "avx512vl_vpermi2varv2df3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2pd\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv2df3_maskz_1 },
    &operand_data[7545],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18071 */
  {
    "avx512bw_vpermi2varv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2b\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_vpermi2varv64qi3 },
    &operand_data[7551],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18071 */
  {
    "avx512bw_vpermi2varv64qi3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2b\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_vpermi2varv64qi3_maskz_1 },
    &operand_data[7551],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18071 */
  {
    "avx512vl_vpermi2varv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2b\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv16qi3 },
    &operand_data[7557],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18071 */
  {
    "avx512vl_vpermi2varv16qi3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2b\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv16qi3_maskz_1 },
    &operand_data[7557],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18071 */
  {
    "avx512vl_vpermi2varv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2b\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv32qi3 },
    &operand_data[7563],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18071 */
  {
    "avx512vl_vpermi2varv32qi3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2b\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv32qi3_maskz_1 },
    &operand_data[7563],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18084 */
  {
    "avx512vl_vpermi2varv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2w\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv8hi3 },
    &operand_data[7569],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18084 */
  {
    "avx512vl_vpermi2varv8hi3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2w\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv8hi3_maskz_1 },
    &operand_data[7569],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18084 */
  {
    "avx512vl_vpermi2varv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2w\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv16hi3 },
    &operand_data[7575],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18084 */
  {
    "avx512vl_vpermi2varv16hi3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2w\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv16hi3_maskz_1 },
    &operand_data[7575],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18084 */
  {
    "avx512bw_vpermi2varv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2w\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_vpermi2varv32hi3 },
    &operand_data[7581],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18084 */
  {
    "avx512bw_vpermi2varv32hi3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2w\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_vpermi2varv32hi3_maskz_1 },
    &operand_data[7581],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18097 */
  {
    "avx512f_vpermi2varv16si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2d\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermi2varv16si3_mask },
    &operand_data[7587],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18097 */
  {
    "avx512f_vpermi2varv16sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2ps\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermi2varv16sf3_mask },
    &operand_data[7592],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18097 */
  {
    "avx512f_vpermi2varv8di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2q\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermi2varv8di3_mask },
    &operand_data[7597],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18097 */
  {
    "avx512f_vpermi2varv8df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2pd\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermi2varv8df3_mask },
    &operand_data[7602],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18097 */
  {
    "avx512vl_vpermi2varv8si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2d\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv8si3_mask },
    &operand_data[7607],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18097 */
  {
    "avx512vl_vpermi2varv8sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2ps\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv8sf3_mask },
    &operand_data[7612],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18097 */
  {
    "avx512vl_vpermi2varv4di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2q\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv4di3_mask },
    &operand_data[7617],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18097 */
  {
    "avx512vl_vpermi2varv4df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2pd\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv4df3_mask },
    &operand_data[7622],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18097 */
  {
    "avx512vl_vpermi2varv4si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2d\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv4si3_mask },
    &operand_data[7627],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18097 */
  {
    "avx512vl_vpermi2varv4sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2ps\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv4sf3_mask },
    &operand_data[7632],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18097 */
  {
    "avx512vl_vpermi2varv2di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2q\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv2di3_mask },
    &operand_data[7637],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18097 */
  {
    "avx512vl_vpermi2varv2df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2pd\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv2df3_mask },
    &operand_data[7642],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18113 */
  {
    "avx512bw_vpermi2varv64qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2b\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_vpermi2varv64qi3_mask },
    &operand_data[7647],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18113 */
  {
    "avx512vl_vpermi2varv16qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2b\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv16qi3_mask },
    &operand_data[7652],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18113 */
  {
    "avx512vl_vpermi2varv32qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2b\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv32qi3_mask },
    &operand_data[7657],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18129 */
  {
    "avx512vl_vpermi2varv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2w\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv8hi3_mask },
    &operand_data[7662],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18129 */
  {
    "avx512vl_vpermi2varv16hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2w\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv16hi3_mask },
    &operand_data[7667],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18129 */
  {
    "avx512bw_vpermi2varv32hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermi2w\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_vpermi2varv32hi3_mask },
    &operand_data[7672],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18187 */
  {
    "avx512f_vpermt2varv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2d\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermt2varv16si3 },
    &operand_data[7479],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18187 */
  {
    "avx512f_vpermt2varv16si3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2d\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermt2varv16si3_maskz_1 },
    &operand_data[7479],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18187 */
  {
    "avx512f_vpermt2varv16sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2ps\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermt2varv16sf3 },
    &operand_data[7677],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18187 */
  {
    "avx512f_vpermt2varv16sf3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2ps\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermt2varv16sf3_maskz_1 },
    &operand_data[7677],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18187 */
  {
    "avx512f_vpermt2varv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2q\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermt2varv8di3 },
    &operand_data[7491],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18187 */
  {
    "avx512f_vpermt2varv8di3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2q\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermt2varv8di3_maskz_1 },
    &operand_data[7491],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18187 */
  {
    "avx512f_vpermt2varv8df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2pd\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermt2varv8df3 },
    &operand_data[7683],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18187 */
  {
    "avx512f_vpermt2varv8df3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2pd\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermt2varv8df3_maskz_1 },
    &operand_data[7683],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18187 */
  {
    "avx512vl_vpermt2varv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2d\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv8si3 },
    &operand_data[7503],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18187 */
  {
    "avx512vl_vpermt2varv8si3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2d\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv8si3_maskz_1 },
    &operand_data[7503],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18187 */
  {
    "avx512vl_vpermt2varv8sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2ps\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv8sf3 },
    &operand_data[7689],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18187 */
  {
    "avx512vl_vpermt2varv8sf3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2ps\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv8sf3_maskz_1 },
    &operand_data[7689],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18187 */
  {
    "avx512vl_vpermt2varv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2q\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv4di3 },
    &operand_data[7515],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18187 */
  {
    "avx512vl_vpermt2varv4di3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2q\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv4di3_maskz_1 },
    &operand_data[7515],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18187 */
  {
    "avx512vl_vpermt2varv4df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2pd\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv4df3 },
    &operand_data[7695],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18187 */
  {
    "avx512vl_vpermt2varv4df3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2pd\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv4df3_maskz_1 },
    &operand_data[7695],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18187 */
  {
    "avx512vl_vpermt2varv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2d\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv4si3 },
    &operand_data[7527],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18187 */
  {
    "avx512vl_vpermt2varv4si3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2d\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv4si3_maskz_1 },
    &operand_data[7527],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18187 */
  {
    "avx512vl_vpermt2varv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2ps\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv4sf3 },
    &operand_data[7701],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18187 */
  {
    "avx512vl_vpermt2varv4sf3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2ps\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv4sf3_maskz_1 },
    &operand_data[7701],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18187 */
  {
    "avx512vl_vpermt2varv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2q\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv2di3 },
    &operand_data[7539],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18187 */
  {
    "avx512vl_vpermt2varv2di3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2q\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv2di3_maskz_1 },
    &operand_data[7539],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18187 */
  {
    "avx512vl_vpermt2varv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2pd\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv2df3 },
    &operand_data[7707],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18187 */
  {
    "avx512vl_vpermt2varv2df3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2pd\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv2df3_maskz_1 },
    &operand_data[7707],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18200 */
  {
    "avx512bw_vpermt2varv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2b\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_vpermt2varv64qi3 },
    &operand_data[7551],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18200 */
  {
    "avx512bw_vpermt2varv64qi3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2b\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_vpermt2varv64qi3_maskz_1 },
    &operand_data[7551],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18200 */
  {
    "avx512vl_vpermt2varv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2b\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv16qi3 },
    &operand_data[7557],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18200 */
  {
    "avx512vl_vpermt2varv16qi3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2b\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv16qi3_maskz_1 },
    &operand_data[7557],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18200 */
  {
    "avx512vl_vpermt2varv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2b\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv32qi3 },
    &operand_data[7563],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18200 */
  {
    "avx512vl_vpermt2varv32qi3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2b\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv32qi3_maskz_1 },
    &operand_data[7563],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18213 */
  {
    "avx512vl_vpermt2varv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2w\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv8hi3 },
    &operand_data[7569],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18213 */
  {
    "avx512vl_vpermt2varv8hi3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2w\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv8hi3_maskz_1 },
    &operand_data[7569],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18213 */
  {
    "avx512vl_vpermt2varv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2w\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv16hi3 },
    &operand_data[7575],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18213 */
  {
    "avx512vl_vpermt2varv16hi3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2w\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv16hi3_maskz_1 },
    &operand_data[7575],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18213 */
  {
    "avx512bw_vpermt2varv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2w\t{%3, %1, %0|%0, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_vpermt2varv32hi3 },
    &operand_data[7581],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18213 */
  {
    "avx512bw_vpermt2varv32hi3_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2w\t{%3, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_vpermt2varv32hi3_maskz_1 },
    &operand_data[7581],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18226 */
  {
    "avx512f_vpermt2varv16si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2d\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermt2varv16si3_mask },
    &operand_data[7587],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18226 */
  {
    "avx512f_vpermt2varv16sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2ps\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermt2varv16sf3_mask },
    &operand_data[7713],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18226 */
  {
    "avx512f_vpermt2varv8di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2q\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermt2varv8di3_mask },
    &operand_data[7597],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18226 */
  {
    "avx512f_vpermt2varv8df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2pd\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermt2varv8df3_mask },
    &operand_data[7718],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18226 */
  {
    "avx512vl_vpermt2varv8si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2d\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv8si3_mask },
    &operand_data[7607],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18226 */
  {
    "avx512vl_vpermt2varv8sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2ps\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv8sf3_mask },
    &operand_data[7723],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18226 */
  {
    "avx512vl_vpermt2varv4di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2q\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv4di3_mask },
    &operand_data[7617],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18226 */
  {
    "avx512vl_vpermt2varv4df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2pd\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv4df3_mask },
    &operand_data[7728],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18226 */
  {
    "avx512vl_vpermt2varv4si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2d\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv4si3_mask },
    &operand_data[7627],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18226 */
  {
    "avx512vl_vpermt2varv4sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2ps\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv4sf3_mask },
    &operand_data[7733],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18226 */
  {
    "avx512vl_vpermt2varv2di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2q\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv2di3_mask },
    &operand_data[7637],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18226 */
  {
    "avx512vl_vpermt2varv2df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2pd\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv2df3_mask },
    &operand_data[7738],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18242 */
  {
    "avx512bw_vpermt2varv64qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2b\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_vpermt2varv64qi3_mask },
    &operand_data[7647],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18242 */
  {
    "avx512vl_vpermt2varv16qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2b\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv16qi3_mask },
    &operand_data[7652],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18242 */
  {
    "avx512vl_vpermt2varv32qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2b\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv32qi3_mask },
    &operand_data[7657],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18258 */
  {
    "avx512vl_vpermt2varv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2w\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv8hi3_mask },
    &operand_data[7662],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18258 */
  {
    "avx512vl_vpermt2varv16hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2w\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv16hi3_mask },
    &operand_data[7667],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18258 */
  {
    "avx512bw_vpermt2varv32hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpermt2w\t{%3, %1, %0%{%4%}|%0%{%4%}, %1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_vpermt2varv32hi3_mask },
    &operand_data[7672],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18311 */
  {
    "*avx_vperm2f128v8si_full",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vperm2%~128\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[6544],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18311 */
  {
    "*avx_vperm2f128v8sf_full",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vperm2f128\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7743],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18311 */
  {
    "*avx_vperm2f128v4df_full",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vperm2f128\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7747],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18326 */
  {
    "*avx_vperm2f128v8si_nozero",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4179 },
#else
    { 0, 0, output_4179 },
#endif
    { 0 },
    &operand_data[7751],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18326 */
  {
    "*avx_vperm2f128v8sf_nozero",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4180 },
#else
    { 0, 0, output_4180 },
#endif
    { 0 },
    &operand_data[7756],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18326 */
  {
    "*avx_vperm2f128v4df_nozero",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4181 },
#else
    { 0, 0, output_4181 },
#endif
    { 0 },
    &operand_data[7761],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18351 */
  {
    "*ssse3_palignrv16qi_perm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4182 },
#else
    { 0, 0, output_4182 },
#endif
    { 0 },
    &operand_data[7766],
    4,
    4,
    0,
    3,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18351 */
  {
    "*ssse3_palignrv8hi_perm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4183 },
#else
    { 0, 0, output_4183 },
#endif
    { 0 },
    &operand_data[7770],
    4,
    4,
    0,
    3,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18351 */
  {
    "*ssse3_palignrv4si_perm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4184 },
#else
    { 0, 0, output_4184 },
#endif
    { 0 },
    &operand_data[7774],
    4,
    4,
    0,
    3,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18351 */
  {
    "*ssse3_palignrv2di_perm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4185 },
#else
    { 0, 0, output_4185 },
#endif
    { 0 },
    &operand_data[7778],
    4,
    4,
    0,
    3,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18351 */
  {
    "*ssse3_palignrv4sf_perm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4186 },
#else
    { 0, 0, output_4186 },
#endif
    { 0 },
    &operand_data[7782],
    4,
    4,
    0,
    3,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18351 */
  {
    "*ssse3_palignrv2df_perm",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4187 },
#else
    { 0, 0, output_4187 },
#endif
    { 0 },
    &operand_data[7786],
    4,
    4,
    0,
    3,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18434 */
  {
    "vec_set_lo_v4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4188 },
#else
    { 0, 0, output_4188 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_lo_v4di },
    &operand_data[7790],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18434 */
  {
    "vec_set_lo_v4di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4189 },
#else
    { 0, 0, output_4189 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_lo_v4di_mask },
    &operand_data[7790],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18434 */
  {
    "vec_set_lo_v4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4190 },
#else
    { 0, 0, output_4190 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_lo_v4df },
    &operand_data[7795],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18434 */
  {
    "vec_set_lo_v4df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4191 },
#else
    { 0, 0, output_4191 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_lo_v4df_mask },
    &operand_data[7795],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18456 */
  {
    "vec_set_hi_v4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4192 },
#else
    { 0, 0, output_4192 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_hi_v4di },
    &operand_data[7790],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18456 */
  {
    "vec_set_hi_v4di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4193 },
#else
    { 0, 0, output_4193 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_hi_v4di_mask },
    &operand_data[7790],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18456 */
  {
    "vec_set_hi_v4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4194 },
#else
    { 0, 0, output_4194 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_hi_v4df },
    &operand_data[7795],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18456 */
  {
    "vec_set_hi_v4df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4195 },
#else
    { 0, 0, output_4195 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_hi_v4df_mask },
    &operand_data[7795],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18478 */
  {
    "vec_set_lo_v8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4196 },
#else
    { 0, 0, output_4196 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_lo_v8si },
    &operand_data[7800],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18478 */
  {
    "vec_set_lo_v8si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4197 },
#else
    { 0, 0, output_4197 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_lo_v8si_mask },
    &operand_data[7800],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18478 */
  {
    "vec_set_lo_v8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4198 },
#else
    { 0, 0, output_4198 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_lo_v8sf },
    &operand_data[7805],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18478 */
  {
    "vec_set_lo_v8sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4199 },
#else
    { 0, 0, output_4199 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_lo_v8sf_mask },
    &operand_data[7805],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18499 */
  {
    "vec_set_hi_v8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4200 },
#else
    { 0, 0, output_4200 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_hi_v8si },
    &operand_data[7800],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18499 */
  {
    "vec_set_hi_v8si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4201 },
#else
    { 0, 0, output_4201 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_hi_v8si_mask },
    &operand_data[7800],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18499 */
  {
    "vec_set_hi_v8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4202 },
#else
    { 0, 0, output_4202 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_hi_v8sf },
    &operand_data[7805],
    3,
    3,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18499 */
  {
    "vec_set_hi_v8sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4203 },
#else
    { 0, 0, output_4203 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_hi_v8sf_mask },
    &operand_data[7805],
    5,
    5,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18520 */
  {
    "vec_set_lo_v16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4204 },
#else
    { 0, output_4204, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_lo_v16hi },
    &operand_data[7810],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18540 */
  {
    "vec_set_hi_v16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4205 },
#else
    { 0, output_4205, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_hi_v16hi },
    &operand_data[7810],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18560 */
  {
    "vec_set_lo_v32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4206 },
#else
    { 0, output_4206, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_lo_v32qi },
    &operand_data[7813],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18584 */
  {
    "vec_set_hi_v32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .multi = output_4207 },
#else
    { 0, output_4207, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_set_hi_v32qi },
    &operand_data[7816],
    3,
    3,
    0,
    2,
    2
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18608 */
  {
    "avx_maskloadps",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmaskmovps\t{%1, %2, %0|%0, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_maskloadps },
    &operand_data[7819],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18608 */
  {
    "avx_maskloadpd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmaskmovpd\t{%1, %2, %0|%0, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_maskloadpd },
    &operand_data[7822],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18608 */
  {
    "avx_maskloadps256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmaskmovps\t{%1, %2, %0|%0, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_maskloadps256 },
    &operand_data[7825],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18608 */
  {
    "avx_maskloadpd256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmaskmovpd\t{%1, %2, %0|%0, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_maskloadpd256 },
    &operand_data[7828],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18608 */
  {
    "avx2_maskloadd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaskmovd\t{%1, %2, %0|%0, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_maskloadd },
    &operand_data[7831],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18608 */
  {
    "avx2_maskloadq",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaskmovq\t{%1, %2, %0|%0, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_maskloadq },
    &operand_data[7834],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18608 */
  {
    "avx2_maskloadd256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaskmovd\t{%1, %2, %0|%0, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_maskloadd256 },
    &operand_data[7837],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18608 */
  {
    "avx2_maskloadq256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaskmovq\t{%1, %2, %0|%0, %2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_maskloadq256 },
    &operand_data[7840],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18622 */
  {
    "avx_maskstoreps",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmaskmovps\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_maskstoreps },
    &operand_data[7843],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18622 */
  {
    "avx_maskstorepd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmaskmovpd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_maskstorepd },
    &operand_data[7846],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18622 */
  {
    "avx_maskstoreps256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmaskmovps\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_maskstoreps256 },
    &operand_data[7849],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18622 */
  {
    "avx_maskstorepd256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vmaskmovpd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_maskstorepd256 },
    &operand_data[7852],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18622 */
  {
    "avx2_maskstored",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaskmovd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_maskstored },
    &operand_data[7855],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18622 */
  {
    "avx2_maskstoreq",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaskmovq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_maskstoreq },
    &operand_data[7858],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18622 */
  {
    "avx2_maskstored256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaskmovd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_maskstored256 },
    &operand_data[7861],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18622 */
  {
    "avx2_maskstoreq256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmaskmovq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_maskstoreq256 },
    &operand_data[7864],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18703 */
  {
    "avx_si256_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_si256_si },
    &operand_data[7867],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18703 */
  {
    "avx_ps256_ps",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_ps256_ps },
    &operand_data[7869],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18703 */
  {
    "avx_pd256_pd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_pd256_pd },
    &operand_data[7871],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18738 */
  {
    "avx2_ashrvv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsravd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_ashrvv4si },
    &operand_data[1942],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18738 */
  {
    "avx2_ashrvv4si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsravd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_ashrvv4si_mask },
    &operand_data[5566],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18738 */
  {
    "avx2_ashrvv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsravd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_ashrvv8si },
    &operand_data[1938],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18738 */
  {
    "avx2_ashrvv8si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsravd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_ashrvv8si_mask },
    &operand_data[5561],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18738 */
  {
    "avx512f_ashrvv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsravd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_ashrvv16si },
    &operand_data[1934],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18738 */
  {
    "avx512f_ashrvv16si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsravd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_ashrvv16si_mask },
    &operand_data[5556],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18738 */
  {
    "avx2_ashrvv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsravq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_ashrvv2di },
    &operand_data[1954],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18738 */
  {
    "avx2_ashrvv2di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsravq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_ashrvv2di_mask },
    &operand_data[5425],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18738 */
  {
    "avx2_ashrvv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsravq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_ashrvv4di },
    &operand_data[1950],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18738 */
  {
    "avx2_ashrvv4di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsravq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_ashrvv4di_mask },
    &operand_data[4900],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18738 */
  {
    "avx512f_ashrvv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsravq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_ashrvv8di },
    &operand_data[1946],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18738 */
  {
    "avx512f_ashrvv8di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsravq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_ashrvv8di_mask },
    &operand_data[4905],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18749 */
  {
    "avx512vl_ashrvv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsravw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ashrvv8hi },
    &operand_data[2002],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18749 */
  {
    "avx512vl_ashrvv8hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsravw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ashrvv8hi_mask },
    &operand_data[5626],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18749 */
  {
    "avx512vl_ashrvv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsravw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ashrvv16hi },
    &operand_data[1998],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18749 */
  {
    "avx512vl_ashrvv16hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsravw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ashrvv16hi_mask },
    &operand_data[5621],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18749 */
  {
    "avx512bw_ashrvv32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsravw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_ashrvv32hi },
    &operand_data[1994],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18749 */
  {
    "avx512bw_ashrvv32hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsravw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_ashrvv32hi_mask },
    &operand_data[5616],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18760 */
  {
    "avx512f_ashlvv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsllvd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_ashlvv16si },
    &operand_data[1934],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18760 */
  {
    "avx512f_ashlvv16si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsllvd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_ashlvv16si_mask },
    &operand_data[5556],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18760 */
  {
    "avx512f_lshrvv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsrlvd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_lshrvv16si },
    &operand_data[1934],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18760 */
  {
    "avx512f_lshrvv16si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsrlvd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_lshrvv16si_mask },
    &operand_data[5556],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18760 */
  {
    "avx2_ashlvv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsllvd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_ashlvv8si },
    &operand_data[1938],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18760 */
  {
    "avx2_ashlvv8si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsllvd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_ashlvv8si_mask },
    &operand_data[5561],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18760 */
  {
    "avx2_lshrvv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsrlvd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_lshrvv8si },
    &operand_data[1938],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18760 */
  {
    "avx2_lshrvv8si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsrlvd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_lshrvv8si_mask },
    &operand_data[5561],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18760 */
  {
    "avx2_ashlvv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsllvd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_ashlvv4si },
    &operand_data[1942],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18760 */
  {
    "avx2_ashlvv4si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsllvd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_ashlvv4si_mask },
    &operand_data[5566],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18760 */
  {
    "avx2_lshrvv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsrlvd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_lshrvv4si },
    &operand_data[1942],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18760 */
  {
    "avx2_lshrvv4si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsrlvd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_lshrvv4si_mask },
    &operand_data[5566],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18760 */
  {
    "avx512f_ashlvv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsllvq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_ashlvv8di },
    &operand_data[1946],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18760 */
  {
    "avx512f_ashlvv8di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsllvq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_ashlvv8di_mask },
    &operand_data[4905],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18760 */
  {
    "avx512f_lshrvv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsrlvq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_lshrvv8di },
    &operand_data[1946],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18760 */
  {
    "avx512f_lshrvv8di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsrlvq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_lshrvv8di_mask },
    &operand_data[4905],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18760 */
  {
    "avx2_ashlvv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsllvq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_ashlvv4di },
    &operand_data[1950],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18760 */
  {
    "avx2_ashlvv4di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsllvq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_ashlvv4di_mask },
    &operand_data[4900],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18760 */
  {
    "avx2_lshrvv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsrlvq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_lshrvv4di },
    &operand_data[1950],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18760 */
  {
    "avx2_lshrvv4di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsrlvq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_lshrvv4di_mask },
    &operand_data[4900],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18760 */
  {
    "avx2_ashlvv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsllvq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_ashlvv2di },
    &operand_data[1954],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18760 */
  {
    "avx2_ashlvv2di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsllvq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_ashlvv2di_mask },
    &operand_data[5425],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18760 */
  {
    "avx2_lshrvv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsrlvq\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_lshrvv2di },
    &operand_data[1954],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18760 */
  {
    "avx2_lshrvv2di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsrlvq\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_lshrvv2di_mask },
    &operand_data[5425],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18771 */
  {
    "avx512vl_ashlvv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsllvw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ashlvv8hi },
    &operand_data[2002],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18771 */
  {
    "avx512vl_ashlvv8hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsllvw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ashlvv8hi_mask },
    &operand_data[5626],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18771 */
  {
    "avx512vl_lshrvv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsrlvw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_lshrvv8hi },
    &operand_data[2002],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18771 */
  {
    "avx512vl_lshrvv8hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsrlvw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_lshrvv8hi_mask },
    &operand_data[5626],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18771 */
  {
    "avx512vl_ashlvv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsllvw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ashlvv16hi },
    &operand_data[1998],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18771 */
  {
    "avx512vl_ashlvv16hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsllvw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ashlvv16hi_mask },
    &operand_data[5621],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18771 */
  {
    "avx512vl_lshrvv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsrlvw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_lshrvv16hi },
    &operand_data[1998],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18771 */
  {
    "avx512vl_lshrvv16hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsrlvw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_lshrvv16hi_mask },
    &operand_data[5621],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18771 */
  {
    "avx512bw_ashlvv32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsllvw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_ashlvv32hi },
    &operand_data[1994],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18771 */
  {
    "avx512bw_ashlvv32hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsllvw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_ashlvv32hi_mask },
    &operand_data[5616],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18771 */
  {
    "avx512bw_lshrvv32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsrlvw\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_lshrvv32hi },
    &operand_data[1994],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18771 */
  {
    "avx512bw_lshrvv32hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpsrlvw\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_lshrvv32hi_mask },
    &operand_data[5616],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18782 */
  {
    "avx_vec_concatv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4281 },
#else
    { 0, 0, output_4281 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vec_concatv32qi },
    &operand_data[7873],
    3,
    3,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18782 */
  {
    "avx_vec_concatv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4282 },
#else
    { 0, 0, output_4282 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vec_concatv16hi },
    &operand_data[7876],
    3,
    3,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18782 */
  {
    "avx_vec_concatv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4283 },
#else
    { 0, 0, output_4283 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vec_concatv8si },
    &operand_data[7879],
    3,
    3,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18782 */
  {
    "avx_vec_concatv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4284 },
#else
    { 0, 0, output_4284 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vec_concatv4di },
    &operand_data[7882],
    3,
    3,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18782 */
  {
    "avx_vec_concatv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4285 },
#else
    { 0, 0, output_4285 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vec_concatv8sf },
    &operand_data[7885],
    3,
    3,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18782 */
  {
    "avx_vec_concatv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4286 },
#else
    { 0, 0, output_4286 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vec_concatv4df },
    &operand_data[7888],
    3,
    3,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18782 */
  {
    "avx_vec_concatv64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4287 },
#else
    { 0, 0, output_4287 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vec_concatv64qi },
    &operand_data[7891],
    3,
    3,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18782 */
  {
    "avx_vec_concatv32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4288 },
#else
    { 0, 0, output_4288 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vec_concatv32hi },
    &operand_data[7894],
    3,
    3,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18782 */
  {
    "avx_vec_concatv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4289 },
#else
    { 0, 0, output_4289 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vec_concatv16si },
    &operand_data[7897],
    3,
    3,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18782 */
  {
    "avx_vec_concatv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4290 },
#else
    { 0, 0, output_4290 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vec_concatv8di },
    &operand_data[7900],
    3,
    3,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18782 */
  {
    "avx_vec_concatv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4291 },
#else
    { 0, 0, output_4291 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vec_concatv16sf },
    &operand_data[7903],
    3,
    3,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18782 */
  {
    "avx_vec_concatv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4292 },
#else
    { 0, 0, output_4292 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vec_concatv8df },
    &operand_data[7906],
    3,
    3,
    0,
    4,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18847 */
  {
    "vcvtph2ps",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtph2ps\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcvtph2ps },
    &operand_data[7909],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18847 */
  {
    "vcvtph2ps_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtph2ps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcvtph2ps_mask },
    &operand_data[7909],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18860 */
  {
    "*vcvtph2ps_load",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtph2ps\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7913],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18860 */
  {
    "*vcvtph2ps_load_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtph2ps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7913],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18870 */
  {
    "vcvtph2ps256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtph2ps\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcvtph2ps256 },
    &operand_data[7917],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18870 */
  {
    "vcvtph2ps256_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtph2ps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcvtph2ps256_mask },
    &operand_data[7917],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18881 */
  {
    "*avx512f_vcvtph2ps512",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtph2ps\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7921],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18881 */
  {
    "*avx512f_vcvtph2ps512_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtph2ps\t{%r2%1, %0|%0, %1%r2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7923],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18881 */
  {
    "avx512f_vcvtph2ps512_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtph2ps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vcvtph2ps512_mask },
    &operand_data[7926],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18881 */
  {
    "avx512f_vcvtph2ps512_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtph2ps\t{%r4%1, %0%{%3%}%N2|%0%{%3%}%N2, %1%r4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vcvtph2ps512_mask_round },
    &operand_data[7930],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18915 */
  {
    "*vcvtps2ph",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2ph\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7935],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18915 */
  {
    "*vcvtps2ph_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2ph\t{%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7935],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18928 */
  {
    "*vcvtps2ph_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2ph\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7941],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18939 */
  {
    "vcvtps2ph256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2ph\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcvtps2ph256 },
    &operand_data[7944],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18939 */
  {
    "vcvtps2ph256_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2ph\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcvtps2ph256_mask },
    &operand_data[7944],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18951 */
  {
    "*avx512f_vcvtps2ph512",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2ph\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7949],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18951 */
  {
    "avx512f_vcvtps2ph512_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcvtps2ph\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vcvtps2ph512_mask },
    &operand_data[7949],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19005 */
  {
    "*avx2_gathersiv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdq\t{%1, %7, %0|%0, %7, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7954],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19005 */
  {
    "*avx2_gathersiv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdq\t{%1, %7, %0|%0, %7, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7962],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19005 */
  {
    "*avx2_gathersiv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdpd\t{%1, %7, %0|%0, %7, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7970],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19005 */
  {
    "*avx2_gathersiv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdpd\t{%1, %7, %0|%0, %7, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7978],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19005 */
  {
    "*avx2_gathersiv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdq\t{%1, %7, %0|%0, %7, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7986],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19005 */
  {
    "*avx2_gathersiv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdq\t{%1, %7, %0|%0, %7, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[7994],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19005 */
  {
    "*avx2_gathersiv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdpd\t{%1, %7, %0|%0, %7, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8002],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19005 */
  {
    "*avx2_gathersiv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdpd\t{%1, %7, %0|%0, %7, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8010],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19005 */
  {
    "*avx2_gathersiv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdd\t{%1, %7, %0|%0, %7, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8018],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19005 */
  {
    "*avx2_gathersiv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdd\t{%1, %7, %0|%0, %7, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8026],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19005 */
  {
    "*avx2_gathersiv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdps\t{%1, %7, %0|%0, %7, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8034],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19005 */
  {
    "*avx2_gathersiv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdps\t{%1, %7, %0|%0, %7, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8042],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19005 */
  {
    "*avx2_gathersiv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdd\t{%1, %7, %0|%0, %7, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8050],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19005 */
  {
    "*avx2_gathersiv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdd\t{%1, %7, %0|%0, %7, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8058],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19005 */
  {
    "*avx2_gathersiv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdps\t{%1, %7, %0|%0, %7, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8066],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19005 */
  {
    "*avx2_gathersiv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdps\t{%1, %7, %0|%0, %7, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8074],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19025 */
  {
    "*avx2_gathersiv2di_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdq\t{%1, %6, %0|%0, %6, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8082],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19025 */
  {
    "*avx2_gathersiv2di_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdq\t{%1, %6, %0|%0, %6, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8089],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19025 */
  {
    "*avx2_gathersiv2df_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdpd\t{%1, %6, %0|%0, %6, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8096],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19025 */
  {
    "*avx2_gathersiv2df_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdpd\t{%1, %6, %0|%0, %6, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8103],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19025 */
  {
    "*avx2_gathersiv4di_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdq\t{%1, %6, %0|%0, %6, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8110],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19025 */
  {
    "*avx2_gathersiv4di_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdq\t{%1, %6, %0|%0, %6, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8117],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19025 */
  {
    "*avx2_gathersiv4df_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdpd\t{%1, %6, %0|%0, %6, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8124],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19025 */
  {
    "*avx2_gathersiv4df_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdpd\t{%1, %6, %0|%0, %6, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8131],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19025 */
  {
    "*avx2_gathersiv4si_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdd\t{%1, %6, %0|%0, %6, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8138],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19025 */
  {
    "*avx2_gathersiv4si_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdd\t{%1, %6, %0|%0, %6, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8145],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19025 */
  {
    "*avx2_gathersiv4sf_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdps\t{%1, %6, %0|%0, %6, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8152],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19025 */
  {
    "*avx2_gathersiv4sf_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdps\t{%1, %6, %0|%0, %6, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8159],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19025 */
  {
    "*avx2_gathersiv8si_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdd\t{%1, %6, %0|%0, %6, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8166],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19025 */
  {
    "*avx2_gathersiv8si_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdd\t{%1, %6, %0|%0, %6, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8173],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19025 */
  {
    "*avx2_gathersiv8sf_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdps\t{%1, %6, %0|%0, %6, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8180],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19025 */
  {
    "*avx2_gathersiv8sf_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdps\t{%1, %6, %0|%0, %6, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8187],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19066 */
  {
    "*avx2_gatherdiv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherqq\t{%5, %7, %2|%2, %7, %5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8194],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19066 */
  {
    "*avx2_gatherdiv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherqq\t{%5, %7, %2|%2, %7, %5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8202],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19066 */
  {
    "*avx2_gatherdiv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherqpd\t{%5, %7, %2|%2, %7, %5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8210],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19066 */
  {
    "*avx2_gatherdiv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherqpd\t{%5, %7, %2|%2, %7, %5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8218],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19066 */
  {
    "*avx2_gatherdiv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherqq\t{%5, %7, %2|%2, %7, %5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8226],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19066 */
  {
    "*avx2_gatherdiv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherqq\t{%5, %7, %2|%2, %7, %5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8234],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19066 */
  {
    "*avx2_gatherdiv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherqpd\t{%5, %7, %2|%2, %7, %5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8242],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19066 */
  {
    "*avx2_gatherdiv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherqpd\t{%5, %7, %2|%2, %7, %5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8250],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19066 */
  {
    "*avx2_gatherdiv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherqd\t{%5, %7, %2|%2, %7, %5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8258],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19066 */
  {
    "*avx2_gatherdiv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherqd\t{%5, %7, %2|%2, %7, %5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8266],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19066 */
  {
    "*avx2_gatherdiv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherqps\t{%5, %7, %2|%2, %7, %5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8274],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19066 */
  {
    "*avx2_gatherdiv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherqps\t{%5, %7, %2|%2, %7, %5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8282],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19066 */
  {
    "*avx2_gatherdiv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherqd\t{%5, %7, %2|%2, %7, %5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8290],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19066 */
  {
    "*avx2_gatherdiv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherqd\t{%5, %7, %2|%2, %7, %5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8298],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19066 */
  {
    "*avx2_gatherdiv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherqps\t{%5, %7, %2|%2, %7, %5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8306],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19066 */
  {
    "*avx2_gatherdiv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherqps\t{%5, %7, %2|%2, %7, %5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8314],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19086 */
  {
    "*avx2_gatherdiv2di_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4358 },
#else
    { 0, 0, output_4358 },
#endif
    { 0 },
    &operand_data[8322],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19086 */
  {
    "*avx2_gatherdiv2di_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4359 },
#else
    { 0, 0, output_4359 },
#endif
    { 0 },
    &operand_data[8329],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19086 */
  {
    "*avx2_gatherdiv2df_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4360 },
#else
    { 0, 0, output_4360 },
#endif
    { 0 },
    &operand_data[8336],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19086 */
  {
    "*avx2_gatherdiv2df_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4361 },
#else
    { 0, 0, output_4361 },
#endif
    { 0 },
    &operand_data[8343],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19086 */
  {
    "*avx2_gatherdiv4di_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4362 },
#else
    { 0, 0, output_4362 },
#endif
    { 0 },
    &operand_data[8350],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19086 */
  {
    "*avx2_gatherdiv4di_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4363 },
#else
    { 0, 0, output_4363 },
#endif
    { 0 },
    &operand_data[8357],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19086 */
  {
    "*avx2_gatherdiv4df_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4364 },
#else
    { 0, 0, output_4364 },
#endif
    { 0 },
    &operand_data[8364],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19086 */
  {
    "*avx2_gatherdiv4df_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4365 },
#else
    { 0, 0, output_4365 },
#endif
    { 0 },
    &operand_data[8371],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19086 */
  {
    "*avx2_gatherdiv4si_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4366 },
#else
    { 0, 0, output_4366 },
#endif
    { 0 },
    &operand_data[8378],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19086 */
  {
    "*avx2_gatherdiv4si_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4367 },
#else
    { 0, 0, output_4367 },
#endif
    { 0 },
    &operand_data[8385],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19086 */
  {
    "*avx2_gatherdiv4sf_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4368 },
#else
    { 0, 0, output_4368 },
#endif
    { 0 },
    &operand_data[8392],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19086 */
  {
    "*avx2_gatherdiv4sf_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4369 },
#else
    { 0, 0, output_4369 },
#endif
    { 0 },
    &operand_data[8399],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19086 */
  {
    "*avx2_gatherdiv8si_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4370 },
#else
    { 0, 0, output_4370 },
#endif
    { 0 },
    &operand_data[8406],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19086 */
  {
    "*avx2_gatherdiv8si_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4371 },
#else
    { 0, 0, output_4371 },
#endif
    { 0 },
    &operand_data[8413],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19086 */
  {
    "*avx2_gatherdiv8sf_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4372 },
#else
    { 0, 0, output_4372 },
#endif
    { 0 },
    &operand_data[8420],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19086 */
  {
    "*avx2_gatherdiv8sf_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4373 },
#else
    { 0, 0, output_4373 },
#endif
    { 0 },
    &operand_data[8427],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19110 */
  {
    "*avx2_gatherdiv8si_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherqd\t{%5, %7, %0|%0, %7, %5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8434],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19110 */
  {
    "*avx2_gatherdiv8si_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherqd\t{%5, %7, %0|%0, %7, %5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8442],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19110 */
  {
    "*avx2_gatherdiv8sf_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherqps\t{%5, %7, %0|%0, %7, %5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8450],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19110 */
  {
    "*avx2_gatherdiv8sf_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherqps\t{%5, %7, %0|%0, %7, %5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8458],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19133 */
  {
    "*avx2_gatherdiv8si_4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherqd\t{%4, %6, %0|%0, %6, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8466],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19133 */
  {
    "*avx2_gatherdiv8si_4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherqd\t{%4, %6, %0|%0, %6, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8473],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19133 */
  {
    "*avx2_gatherdiv8sf_4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherqps\t{%4, %6, %0|%0, %6, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8480],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19133 */
  {
    "*avx2_gatherdiv8sf_4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherqps\t{%4, %6, %0|%0, %6, %4}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8487],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19181 */
  {
    "*avx512f_gathersiv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdd\t{%6, %0%{%2%}|%0%{%2%}, %g6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8494],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19181 */
  {
    "*avx512f_gathersiv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdd\t{%6, %0%{%2%}|%0%{%2%}, %g6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8502],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19181 */
  {
    "*avx512f_gathersiv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdps\t{%6, %0%{%2%}|%0%{%2%}, %g6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8510],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19181 */
  {
    "*avx512f_gathersiv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdps\t{%6, %0%{%2%}|%0%{%2%}, %g6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8518],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19181 */
  {
    "*avx512f_gathersiv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdq\t{%6, %0%{%2%}|%0%{%2%}, %g6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8526],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19181 */
  {
    "*avx512f_gathersiv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdq\t{%6, %0%{%2%}|%0%{%2%}, %g6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8534],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19181 */
  {
    "*avx512f_gathersiv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdpd\t{%6, %0%{%2%}|%0%{%2%}, %g6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8542],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19181 */
  {
    "*avx512f_gathersiv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdpd\t{%6, %0%{%2%}|%0%{%2%}, %g6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8550],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19181 */
  {
    "*avx512f_gathersiv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdd\t{%6, %0%{%2%}|%0%{%2%}, %t6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8558],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19181 */
  {
    "*avx512f_gathersiv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdd\t{%6, %0%{%2%}|%0%{%2%}, %t6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8566],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19181 */
  {
    "*avx512f_gathersiv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdps\t{%6, %0%{%2%}|%0%{%2%}, %t6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8574],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19181 */
  {
    "*avx512f_gathersiv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdps\t{%6, %0%{%2%}|%0%{%2%}, %t6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8582],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19181 */
  {
    "*avx512f_gathersiv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdq\t{%6, %0%{%2%}|%0%{%2%}, %t6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8590],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19181 */
  {
    "*avx512f_gathersiv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdq\t{%6, %0%{%2%}|%0%{%2%}, %t6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8598],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19181 */
  {
    "*avx512f_gathersiv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdpd\t{%6, %0%{%2%}|%0%{%2%}, %t6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8606],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19181 */
  {
    "*avx512f_gathersiv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdpd\t{%6, %0%{%2%}|%0%{%2%}, %t6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8614],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19181 */
  {
    "*avx512f_gathersiv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdd\t{%6, %0%{%2%}|%0%{%2%}, %x6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8622],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19181 */
  {
    "*avx512f_gathersiv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdd\t{%6, %0%{%2%}|%0%{%2%}, %x6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8630],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19181 */
  {
    "*avx512f_gathersiv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdps\t{%6, %0%{%2%}|%0%{%2%}, %x6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8638],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19181 */
  {
    "*avx512f_gathersiv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdps\t{%6, %0%{%2%}|%0%{%2%}, %x6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8646],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19181 */
  {
    "*avx512f_gathersiv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdq\t{%6, %0%{%2%}|%0%{%2%}, %x6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8654],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19181 */
  {
    "*avx512f_gathersiv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdq\t{%6, %0%{%2%}|%0%{%2%}, %x6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8662],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19181 */
  {
    "*avx512f_gathersiv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdpd\t{%6, %0%{%2%}|%0%{%2%}, %x6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8670],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19181 */
  {
    "*avx512f_gathersiv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdpd\t{%6, %0%{%2%}|%0%{%2%}, %x6}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8678],
    8,
    8,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19200 */
  {
    "*avx512f_gathersiv16si_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdd\t{%5, %0%{%1%}|%0%{%1%}, %g5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8686],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19200 */
  {
    "*avx512f_gathersiv16si_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdd\t{%5, %0%{%1%}|%0%{%1%}, %g5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8693],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19200 */
  {
    "*avx512f_gathersiv16sf_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdps\t{%5, %0%{%1%}|%0%{%1%}, %g5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8700],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19200 */
  {
    "*avx512f_gathersiv16sf_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdps\t{%5, %0%{%1%}|%0%{%1%}, %g5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8707],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19200 */
  {
    "*avx512f_gathersiv8di_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdq\t{%5, %0%{%1%}|%0%{%1%}, %g5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8714],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19200 */
  {
    "*avx512f_gathersiv8di_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdq\t{%5, %0%{%1%}|%0%{%1%}, %g5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8721],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19200 */
  {
    "*avx512f_gathersiv8df_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdpd\t{%5, %0%{%1%}|%0%{%1%}, %g5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8728],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19200 */
  {
    "*avx512f_gathersiv8df_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdpd\t{%5, %0%{%1%}|%0%{%1%}, %g5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8735],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19200 */
  {
    "*avx512f_gathersiv8si_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdd\t{%5, %0%{%1%}|%0%{%1%}, %t5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8742],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19200 */
  {
    "*avx512f_gathersiv8si_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdd\t{%5, %0%{%1%}|%0%{%1%}, %t5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8749],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19200 */
  {
    "*avx512f_gathersiv8sf_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdps\t{%5, %0%{%1%}|%0%{%1%}, %t5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8756],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19200 */
  {
    "*avx512f_gathersiv8sf_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdps\t{%5, %0%{%1%}|%0%{%1%}, %t5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8763],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19200 */
  {
    "*avx512f_gathersiv4di_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdq\t{%5, %0%{%1%}|%0%{%1%}, %t5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8770],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19200 */
  {
    "*avx512f_gathersiv4di_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdq\t{%5, %0%{%1%}|%0%{%1%}, %t5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8777],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19200 */
  {
    "*avx512f_gathersiv4df_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdpd\t{%5, %0%{%1%}|%0%{%1%}, %t5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8784],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19200 */
  {
    "*avx512f_gathersiv4df_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdpd\t{%5, %0%{%1%}|%0%{%1%}, %t5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8791],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19200 */
  {
    "*avx512f_gathersiv4si_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdd\t{%5, %0%{%1%}|%0%{%1%}, %x5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8798],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19200 */
  {
    "*avx512f_gathersiv4si_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdd\t{%5, %0%{%1%}|%0%{%1%}, %x5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8805],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19200 */
  {
    "*avx512f_gathersiv4sf_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdps\t{%5, %0%{%1%}|%0%{%1%}, %x5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8812],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19200 */
  {
    "*avx512f_gathersiv4sf_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdps\t{%5, %0%{%1%}|%0%{%1%}, %x5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8819],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19200 */
  {
    "*avx512f_gathersiv2di_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdq\t{%5, %0%{%1%}|%0%{%1%}, %x5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8826],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19200 */
  {
    "*avx512f_gathersiv2di_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpgatherdq\t{%5, %0%{%1%}|%0%{%1%}, %x5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8833],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19200 */
  {
    "*avx512f_gathersiv2df_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdpd\t{%5, %0%{%1%}|%0%{%1%}, %x5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8840],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19200 */
  {
    "*avx512f_gathersiv2df_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgatherdpd\t{%5, %0%{%1%}|%0%{%1%}, %x5}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[8847],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19239 */
  {
    "*avx512f_gatherdiv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4430 },
#else
    { 0, 0, output_4430 },
#endif
    { 0 },
    &operand_data[8854],
    8,
    8,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19239 */
  {
    "*avx512f_gatherdiv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4431 },
#else
    { 0, 0, output_4431 },
#endif
    { 0 },
    &operand_data[8862],
    8,
    8,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19239 */
  {
    "*avx512f_gatherdiv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4432 },
#else
    { 0, 0, output_4432 },
#endif
    { 0 },
    &operand_data[8870],
    8,
    8,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19239 */
  {
    "*avx512f_gatherdiv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4433 },
#else
    { 0, 0, output_4433 },
#endif
    { 0 },
    &operand_data[8878],
    8,
    8,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19239 */
  {
    "*avx512f_gatherdiv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4434 },
#else
    { 0, 0, output_4434 },
#endif
    { 0 },
    &operand_data[8886],
    8,
    8,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19239 */
  {
    "*avx512f_gatherdiv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4435 },
#else
    { 0, 0, output_4435 },
#endif
    { 0 },
    &operand_data[8894],
    8,
    8,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19239 */
  {
    "*avx512f_gatherdiv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4436 },
#else
    { 0, 0, output_4436 },
#endif
    { 0 },
    &operand_data[8902],
    8,
    8,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19239 */
  {
    "*avx512f_gatherdiv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4437 },
#else
    { 0, 0, output_4437 },
#endif
    { 0 },
    &operand_data[8910],
    8,
    8,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19239 */
  {
    "*avx512f_gatherdiv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4438 },
#else
    { 0, 0, output_4438 },
#endif
    { 0 },
    &operand_data[8918],
    8,
    8,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19239 */
  {
    "*avx512f_gatherdiv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4439 },
#else
    { 0, 0, output_4439 },
#endif
    { 0 },
    &operand_data[8926],
    8,
    8,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19239 */
  {
    "*avx512f_gatherdiv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4440 },
#else
    { 0, 0, output_4440 },
#endif
    { 0 },
    &operand_data[8934],
    8,
    8,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19239 */
  {
    "*avx512f_gatherdiv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4441 },
#else
    { 0, 0, output_4441 },
#endif
    { 0 },
    &operand_data[8942],
    8,
    8,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19239 */
  {
    "*avx512f_gatherdiv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4442 },
#else
    { 0, 0, output_4442 },
#endif
    { 0 },
    &operand_data[8950],
    8,
    8,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19239 */
  {
    "*avx512f_gatherdiv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4443 },
#else
    { 0, 0, output_4443 },
#endif
    { 0 },
    &operand_data[8958],
    8,
    8,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19239 */
  {
    "*avx512f_gatherdiv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4444 },
#else
    { 0, 0, output_4444 },
#endif
    { 0 },
    &operand_data[8966],
    8,
    8,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19239 */
  {
    "*avx512f_gatherdiv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4445 },
#else
    { 0, 0, output_4445 },
#endif
    { 0 },
    &operand_data[8974],
    8,
    8,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19239 */
  {
    "*avx512f_gatherdiv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4446 },
#else
    { 0, 0, output_4446 },
#endif
    { 0 },
    &operand_data[8982],
    8,
    8,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19239 */
  {
    "*avx512f_gatherdiv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4447 },
#else
    { 0, 0, output_4447 },
#endif
    { 0 },
    &operand_data[8990],
    8,
    8,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19239 */
  {
    "*avx512f_gatherdiv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4448 },
#else
    { 0, 0, output_4448 },
#endif
    { 0 },
    &operand_data[8998],
    8,
    8,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19239 */
  {
    "*avx512f_gatherdiv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4449 },
#else
    { 0, 0, output_4449 },
#endif
    { 0 },
    &operand_data[9006],
    8,
    8,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19239 */
  {
    "*avx512f_gatherdiv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4450 },
#else
    { 0, 0, output_4450 },
#endif
    { 0 },
    &operand_data[9014],
    8,
    8,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19239 */
  {
    "*avx512f_gatherdiv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4451 },
#else
    { 0, 0, output_4451 },
#endif
    { 0 },
    &operand_data[9022],
    8,
    8,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19239 */
  {
    "*avx512f_gatherdiv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4452 },
#else
    { 0, 0, output_4452 },
#endif
    { 0 },
    &operand_data[9030],
    8,
    8,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19239 */
  {
    "*avx512f_gatherdiv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4453 },
#else
    { 0, 0, output_4453 },
#endif
    { 0 },
    &operand_data[9038],
    8,
    8,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19260 */
  {
    "*avx512f_gatherdiv16si_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4454 },
#else
    { 0, 0, output_4454 },
#endif
    { 0 },
    &operand_data[9046],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19260 */
  {
    "*avx512f_gatherdiv16si_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4455 },
#else
    { 0, 0, output_4455 },
#endif
    { 0 },
    &operand_data[9053],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19260 */
  {
    "*avx512f_gatherdiv16sf_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4456 },
#else
    { 0, 0, output_4456 },
#endif
    { 0 },
    &operand_data[9060],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19260 */
  {
    "*avx512f_gatherdiv16sf_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4457 },
#else
    { 0, 0, output_4457 },
#endif
    { 0 },
    &operand_data[9067],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19260 */
  {
    "*avx512f_gatherdiv8di_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4458 },
#else
    { 0, 0, output_4458 },
#endif
    { 0 },
    &operand_data[9074],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19260 */
  {
    "*avx512f_gatherdiv8di_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4459 },
#else
    { 0, 0, output_4459 },
#endif
    { 0 },
    &operand_data[9081],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19260 */
  {
    "*avx512f_gatherdiv8df_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4460 },
#else
    { 0, 0, output_4460 },
#endif
    { 0 },
    &operand_data[9088],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19260 */
  {
    "*avx512f_gatherdiv8df_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4461 },
#else
    { 0, 0, output_4461 },
#endif
    { 0 },
    &operand_data[9095],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19260 */
  {
    "*avx512f_gatherdiv8si_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4462 },
#else
    { 0, 0, output_4462 },
#endif
    { 0 },
    &operand_data[9102],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19260 */
  {
    "*avx512f_gatherdiv8si_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4463 },
#else
    { 0, 0, output_4463 },
#endif
    { 0 },
    &operand_data[9109],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19260 */
  {
    "*avx512f_gatherdiv8sf_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4464 },
#else
    { 0, 0, output_4464 },
#endif
    { 0 },
    &operand_data[9116],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19260 */
  {
    "*avx512f_gatherdiv8sf_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4465 },
#else
    { 0, 0, output_4465 },
#endif
    { 0 },
    &operand_data[9123],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19260 */
  {
    "*avx512f_gatherdiv4di_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4466 },
#else
    { 0, 0, output_4466 },
#endif
    { 0 },
    &operand_data[9130],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19260 */
  {
    "*avx512f_gatherdiv4di_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4467 },
#else
    { 0, 0, output_4467 },
#endif
    { 0 },
    &operand_data[9137],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19260 */
  {
    "*avx512f_gatherdiv4df_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4468 },
#else
    { 0, 0, output_4468 },
#endif
    { 0 },
    &operand_data[9144],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19260 */
  {
    "*avx512f_gatherdiv4df_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4469 },
#else
    { 0, 0, output_4469 },
#endif
    { 0 },
    &operand_data[9151],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19260 */
  {
    "*avx512f_gatherdiv4si_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4470 },
#else
    { 0, 0, output_4470 },
#endif
    { 0 },
    &operand_data[9158],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19260 */
  {
    "*avx512f_gatherdiv4si_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4471 },
#else
    { 0, 0, output_4471 },
#endif
    { 0 },
    &operand_data[9165],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19260 */
  {
    "*avx512f_gatherdiv4sf_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4472 },
#else
    { 0, 0, output_4472 },
#endif
    { 0 },
    &operand_data[9172],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19260 */
  {
    "*avx512f_gatherdiv4sf_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4473 },
#else
    { 0, 0, output_4473 },
#endif
    { 0 },
    &operand_data[9179],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19260 */
  {
    "*avx512f_gatherdiv2di_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4474 },
#else
    { 0, 0, output_4474 },
#endif
    { 0 },
    &operand_data[9186],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19260 */
  {
    "*avx512f_gatherdiv2di_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4475 },
#else
    { 0, 0, output_4475 },
#endif
    { 0 },
    &operand_data[9193],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19260 */
  {
    "*avx512f_gatherdiv2df_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4476 },
#else
    { 0, 0, output_4476 },
#endif
    { 0 },
    &operand_data[9200],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19260 */
  {
    "*avx512f_gatherdiv2df_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4477 },
#else
    { 0, 0, output_4477 },
#endif
    { 0 },
    &operand_data[9207],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19306 */
  {
    "*avx512f_scattersiv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpscatterdd\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9214],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19306 */
  {
    "*avx512f_scattersiv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpscatterdd\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9221],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19306 */
  {
    "*avx512f_scattersiv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscatterdps\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9228],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19306 */
  {
    "*avx512f_scattersiv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscatterdps\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9235],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19306 */
  {
    "*avx512f_scattersiv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpscatterdq\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9242],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19306 */
  {
    "*avx512f_scattersiv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpscatterdq\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9249],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19306 */
  {
    "*avx512f_scattersiv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscatterdpd\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9256],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19306 */
  {
    "*avx512f_scattersiv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscatterdpd\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9263],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19306 */
  {
    "*avx512f_scattersiv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpscatterdd\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9270],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19306 */
  {
    "*avx512f_scattersiv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpscatterdd\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9277],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19306 */
  {
    "*avx512f_scattersiv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscatterdps\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9284],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19306 */
  {
    "*avx512f_scattersiv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscatterdps\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9291],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19306 */
  {
    "*avx512f_scattersiv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpscatterdq\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9298],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19306 */
  {
    "*avx512f_scattersiv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpscatterdq\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9305],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19306 */
  {
    "*avx512f_scattersiv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscatterdpd\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9312],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19306 */
  {
    "*avx512f_scattersiv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscatterdpd\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9319],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19306 */
  {
    "*avx512f_scattersiv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpscatterdd\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9326],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19306 */
  {
    "*avx512f_scattersiv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpscatterdd\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9333],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19306 */
  {
    "*avx512f_scattersiv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscatterdps\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9340],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19306 */
  {
    "*avx512f_scattersiv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscatterdps\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9347],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19306 */
  {
    "*avx512f_scattersiv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpscatterdq\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9354],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19306 */
  {
    "*avx512f_scattersiv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpscatterdq\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9361],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19306 */
  {
    "*avx512f_scattersiv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscatterdpd\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9368],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19306 */
  {
    "*avx512f_scattersiv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vscatterdpd\t{%3, %5%{%1%}|%5%{%1%}, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9375],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19342 */
  {
    "*avx512f_scatterdiv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4502 },
#else
    { 0, 0, output_4502 },
#endif
    { 0 },
    &operand_data[9382],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19342 */
  {
    "*avx512f_scatterdiv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4503 },
#else
    { 0, 0, output_4503 },
#endif
    { 0 },
    &operand_data[9389],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19342 */
  {
    "*avx512f_scatterdiv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4504 },
#else
    { 0, 0, output_4504 },
#endif
    { 0 },
    &operand_data[9396],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19342 */
  {
    "*avx512f_scatterdiv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4505 },
#else
    { 0, 0, output_4505 },
#endif
    { 0 },
    &operand_data[9403],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19342 */
  {
    "*avx512f_scatterdiv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4506 },
#else
    { 0, 0, output_4506 },
#endif
    { 0 },
    &operand_data[9410],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19342 */
  {
    "*avx512f_scatterdiv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4507 },
#else
    { 0, 0, output_4507 },
#endif
    { 0 },
    &operand_data[9417],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19342 */
  {
    "*avx512f_scatterdiv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4508 },
#else
    { 0, 0, output_4508 },
#endif
    { 0 },
    &operand_data[9424],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19342 */
  {
    "*avx512f_scatterdiv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4509 },
#else
    { 0, 0, output_4509 },
#endif
    { 0 },
    &operand_data[9431],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19342 */
  {
    "*avx512f_scatterdiv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4510 },
#else
    { 0, 0, output_4510 },
#endif
    { 0 },
    &operand_data[9438],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19342 */
  {
    "*avx512f_scatterdiv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4511 },
#else
    { 0, 0, output_4511 },
#endif
    { 0 },
    &operand_data[9445],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19342 */
  {
    "*avx512f_scatterdiv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4512 },
#else
    { 0, 0, output_4512 },
#endif
    { 0 },
    &operand_data[9452],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19342 */
  {
    "*avx512f_scatterdiv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4513 },
#else
    { 0, 0, output_4513 },
#endif
    { 0 },
    &operand_data[9459],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19342 */
  {
    "*avx512f_scatterdiv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4514 },
#else
    { 0, 0, output_4514 },
#endif
    { 0 },
    &operand_data[9466],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19342 */
  {
    "*avx512f_scatterdiv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4515 },
#else
    { 0, 0, output_4515 },
#endif
    { 0 },
    &operand_data[9473],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19342 */
  {
    "*avx512f_scatterdiv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4516 },
#else
    { 0, 0, output_4516 },
#endif
    { 0 },
    &operand_data[9480],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19342 */
  {
    "*avx512f_scatterdiv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4517 },
#else
    { 0, 0, output_4517 },
#endif
    { 0 },
    &operand_data[9487],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19342 */
  {
    "*avx512f_scatterdiv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4518 },
#else
    { 0, 0, output_4518 },
#endif
    { 0 },
    &operand_data[9494],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19342 */
  {
    "*avx512f_scatterdiv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4519 },
#else
    { 0, 0, output_4519 },
#endif
    { 0 },
    &operand_data[9501],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19342 */
  {
    "*avx512f_scatterdiv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4520 },
#else
    { 0, 0, output_4520 },
#endif
    { 0 },
    &operand_data[9508],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19342 */
  {
    "*avx512f_scatterdiv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4521 },
#else
    { 0, 0, output_4521 },
#endif
    { 0 },
    &operand_data[9515],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19342 */
  {
    "*avx512f_scatterdiv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4522 },
#else
    { 0, 0, output_4522 },
#endif
    { 0 },
    &operand_data[9522],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19342 */
  {
    "*avx512f_scatterdiv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4523 },
#else
    { 0, 0, output_4523 },
#endif
    { 0 },
    &operand_data[9529],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19342 */
  {
    "*avx512f_scatterdiv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4524 },
#else
    { 0, 0, output_4524 },
#endif
    { 0 },
    &operand_data[9536],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19342 */
  {
    "*avx512f_scatterdiv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4525 },
#else
    { 0, 0, output_4525 },
#endif
    { 0 },
    &operand_data[9543],
    7,
    7,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19364 */
  {
    "avx512f_compressv16si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcompressd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_compressv16si_mask },
    &operand_data[9550],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19364 */
  {
    "avx512f_compressv16sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcompressps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_compressv16sf_mask },
    &operand_data[4341],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19364 */
  {
    "avx512f_compressv8di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcompressq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_compressv8di_mask },
    &operand_data[9554],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19364 */
  {
    "avx512f_compressv8df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcompresspd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_compressv8df_mask },
    &operand_data[4383],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19364 */
  {
    "avx512vl_compressv8si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcompressd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_compressv8si_mask },
    &operand_data[9558],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19364 */
  {
    "avx512vl_compressv8sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcompressps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_compressv8sf_mask },
    &operand_data[4355],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19364 */
  {
    "avx512vl_compressv4di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcompressq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_compressv4di_mask },
    &operand_data[9562],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19364 */
  {
    "avx512vl_compressv4df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcompresspd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_compressv4df_mask },
    &operand_data[4397],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19364 */
  {
    "avx512vl_compressv4si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcompressd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_compressv4si_mask },
    &operand_data[9566],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19364 */
  {
    "avx512vl_compressv4sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcompressps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_compressv4sf_mask },
    &operand_data[4369],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19364 */
  {
    "avx512vl_compressv2di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcompressq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_compressv2di_mask },
    &operand_data[9570],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19364 */
  {
    "avx512vl_compressv2df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcompresspd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_compressv2df_mask },
    &operand_data[4411],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19377 */
  {
    "avx512f_compressstorev16si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcompressd\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_compressstorev16si_mask },
    &operand_data[9574],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19377 */
  {
    "avx512f_compressstorev16sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcompressps\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_compressstorev16sf_mask },
    &operand_data[9577],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19377 */
  {
    "avx512f_compressstorev8di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcompressq\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_compressstorev8di_mask },
    &operand_data[9580],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19377 */
  {
    "avx512f_compressstorev8df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcompresspd\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_compressstorev8df_mask },
    &operand_data[9583],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19377 */
  {
    "avx512vl_compressstorev8si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcompressd\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_compressstorev8si_mask },
    &operand_data[9586],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19377 */
  {
    "avx512vl_compressstorev8sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcompressps\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_compressstorev8sf_mask },
    &operand_data[9589],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19377 */
  {
    "avx512vl_compressstorev4di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcompressq\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_compressstorev4di_mask },
    &operand_data[9592],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19377 */
  {
    "avx512vl_compressstorev4df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcompresspd\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_compressstorev4df_mask },
    &operand_data[9595],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19377 */
  {
    "avx512vl_compressstorev4si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcompressd\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_compressstorev4si_mask },
    &operand_data[9598],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19377 */
  {
    "avx512vl_compressstorev4sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcompressps\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_compressstorev4sf_mask },
    &operand_data[9601],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19377 */
  {
    "avx512vl_compressstorev2di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpcompressq\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_compressstorev2di_mask },
    &operand_data[9604],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19377 */
  {
    "avx512vl_compressstorev2df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vcompresspd\t{%1, %0%{%2%}|%0%{%2%}, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_compressstorev2df_mask },
    &operand_data[9607],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19401 */
  {
    "avx512f_expandv16si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpexpandd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_expandv16si_mask },
    &operand_data[1862],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19401 */
  {
    "avx512f_expandv16sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vexpandps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_expandv16sf_mask },
    &operand_data[1886],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19401 */
  {
    "avx512f_expandv8di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpexpandq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_expandv8di_mask },
    &operand_data[1874],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19401 */
  {
    "avx512f_expandv8df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vexpandpd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_expandv8df_mask },
    &operand_data[1898],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19401 */
  {
    "avx512vl_expandv8si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpexpandd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_expandv8si_mask },
    &operand_data[1866],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19401 */
  {
    "avx512vl_expandv8sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vexpandps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_expandv8sf_mask },
    &operand_data[1890],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19401 */
  {
    "avx512vl_expandv4di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpexpandq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_expandv4di_mask },
    &operand_data[1878],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19401 */
  {
    "avx512vl_expandv4df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vexpandpd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_expandv4df_mask },
    &operand_data[1902],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19401 */
  {
    "avx512vl_expandv4si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpexpandd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_expandv4si_mask },
    &operand_data[1870],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19401 */
  {
    "avx512vl_expandv4sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vexpandps\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_expandv4sf_mask },
    &operand_data[1894],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19401 */
  {
    "avx512vl_expandv2di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpexpandq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_expandv2di_mask },
    &operand_data[1882],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19401 */
  {
    "avx512vl_expandv2df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vexpandpd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_expandv2df_mask },
    &operand_data[1906],
    4,
    4,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19415 */
  {
    "avx512dq_rangepv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrangeps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_rangepv16sf },
    &operand_data[9610],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19415 */
  {
    "avx512dq_rangepv16sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrangeps\t{%3, %r4%2, %1, %0|%0, %1, %2%r4, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_rangepv16sf_round },
    &operand_data[9614],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19415 */
  {
    "avx512dq_rangepv16sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrangeps\t{%3, %2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_rangepv16sf_mask },
    &operand_data[9619],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19415 */
  {
    "avx512dq_rangepv16sf_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrangeps\t{%3, %r6%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2%r6, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_rangepv16sf_mask_round },
    &operand_data[9625],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19415 */
  {
    "avx512dq_rangepv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrangeps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_rangepv8sf },
    &operand_data[9632],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19415 */
  {
    "avx512dq_rangepv8sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrangeps\t{%3, %2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_rangepv8sf_mask },
    &operand_data[9632],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19415 */
  {
    "avx512dq_rangepv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrangeps\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_rangepv4sf },
    &operand_data[9638],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19415 */
  {
    "avx512dq_rangepv4sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrangeps\t{%3, %2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_rangepv4sf_mask },
    &operand_data[9638],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19415 */
  {
    "avx512dq_rangepv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrangepd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_rangepv8df },
    &operand_data[9644],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19415 */
  {
    "avx512dq_rangepv8df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrangepd\t{%3, %r4%2, %1, %0|%0, %1, %2%r4, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_rangepv8df_round },
    &operand_data[9648],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19415 */
  {
    "avx512dq_rangepv8df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrangepd\t{%3, %2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_rangepv8df_mask },
    &operand_data[9653],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19415 */
  {
    "avx512dq_rangepv8df_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrangepd\t{%3, %r6%2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2%r6, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_rangepv8df_mask_round },
    &operand_data[9659],
    7,
    7,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19415 */
  {
    "avx512dq_rangepv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrangepd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_rangepv4df },
    &operand_data[9666],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19415 */
  {
    "avx512dq_rangepv4df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrangepd\t{%3, %2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_rangepv4df_mask },
    &operand_data[9666],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19415 */
  {
    "avx512dq_rangepv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrangepd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_rangepv2df },
    &operand_data[9672],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19415 */
  {
    "avx512dq_rangepv2df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrangepd\t{%3, %2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_rangepv2df_mask },
    &operand_data[9672],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19428 */
  {
    "avx512dq_rangesv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrangess\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_rangesv4sf },
    &operand_data[9638],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19428 */
  {
    "avx512dq_rangesv4sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrangess\t{%3, %r4%2, %1, %0|%0, %1, %2%r4, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_rangesv4sf_round },
    &operand_data[9678],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19428 */
  {
    "avx512dq_rangesv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrangesd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_rangesv2df },
    &operand_data[9672],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19428 */
  {
    "avx512dq_rangesv2df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vrangesd\t{%3, %r4%2, %1, %0|%0, %1, %2%r4, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_rangesv2df_round },
    &operand_data[9683],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19444 */
  {
    "avx512dq_fpclassv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfpclassps\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_fpclassv16sf },
    &operand_data[9688],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19444 */
  {
    "avx512dq_fpclassv16sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfpclassps\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_fpclassv16sf_mask },
    &operand_data[9688],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19444 */
  {
    "avx512dq_fpclassv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfpclassps\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_fpclassv8sf },
    &operand_data[9692],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19444 */
  {
    "avx512dq_fpclassv8sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfpclassps\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_fpclassv8sf_mask },
    &operand_data[9692],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19444 */
  {
    "avx512dq_fpclassv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfpclassps\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_fpclassv4sf },
    &operand_data[9696],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19444 */
  {
    "avx512dq_fpclassv4sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfpclassps\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_fpclassv4sf_mask },
    &operand_data[9696],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19444 */
  {
    "avx512dq_fpclassv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfpclasspd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_fpclassv8df },
    &operand_data[9700],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19444 */
  {
    "avx512dq_fpclassv8df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfpclasspd\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_fpclassv8df_mask },
    &operand_data[9700],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19444 */
  {
    "avx512dq_fpclassv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfpclasspd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_fpclassv4df },
    &operand_data[9704],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19444 */
  {
    "avx512dq_fpclassv4df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfpclasspd\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_fpclassv4df_mask },
    &operand_data[9704],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19444 */
  {
    "avx512dq_fpclassv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfpclasspd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_fpclassv2df },
    &operand_data[9708],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19444 */
  {
    "avx512dq_fpclassv2df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfpclasspd\t{%2, %1, %0%{%3%}|%0%{%3%}, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_fpclassv2df_mask },
    &operand_data[9708],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19457 */
  {
    "avx512dq_vmfpclassv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfpclassss\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_vmfpclassv4sf },
    &operand_data[9696],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19457 */
  {
    "avx512dq_vmfpclassv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vfpclasssd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_vmfpclassv2df },
    &operand_data[9708],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19472 */
  {
    "avx512f_getmantv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetmantps\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_getmantv16sf },
    &operand_data[9712],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19472 */
  {
    "avx512f_getmantv16sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetmantps\t{%2, %r3%1, %0|%0, %1%r3, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_getmantv16sf_round },
    &operand_data[9715],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19472 */
  {
    "avx512f_getmantv16sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetmantps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_getmantv16sf_mask },
    &operand_data[9719],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19472 */
  {
    "avx512f_getmantv16sf_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetmantps\t{%2, %r5%1, %0%{%4%}%N3|%0%{%4%}%N3, %1%r5, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_getmantv16sf_mask_round },
    &operand_data[9724],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19472 */
  {
    "avx512vl_getmantv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetmantps\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_getmantv8sf },
    &operand_data[9730],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19472 */
  {
    "avx512vl_getmantv8sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetmantps\t{%2, %r3%1, %0|%0, %1%r3, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_getmantv8sf_round },
    &operand_data[9733],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19472 */
  {
    "avx512vl_getmantv8sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetmantps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_getmantv8sf_mask },
    &operand_data[9737],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19472 */
  {
    "avx512vl_getmantv8sf_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetmantps\t{%2, %r5%1, %0%{%4%}%N3|%0%{%4%}%N3, %1%r5, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_getmantv8sf_mask_round },
    &operand_data[9742],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19472 */
  {
    "avx512vl_getmantv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetmantps\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_getmantv4sf },
    &operand_data[9748],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19472 */
  {
    "avx512vl_getmantv4sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetmantps\t{%2, %r3%1, %0|%0, %1%r3, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_getmantv4sf_round },
    &operand_data[9751],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19472 */
  {
    "avx512vl_getmantv4sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetmantps\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_getmantv4sf_mask },
    &operand_data[9755],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19472 */
  {
    "avx512vl_getmantv4sf_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetmantps\t{%2, %r5%1, %0%{%4%}%N3|%0%{%4%}%N3, %1%r5, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_getmantv4sf_mask_round },
    &operand_data[9760],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19472 */
  {
    "avx512f_getmantv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetmantpd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_getmantv8df },
    &operand_data[9766],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19472 */
  {
    "avx512f_getmantv8df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetmantpd\t{%2, %r3%1, %0|%0, %1%r3, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_getmantv8df_round },
    &operand_data[9769],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19472 */
  {
    "avx512f_getmantv8df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetmantpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_getmantv8df_mask },
    &operand_data[9773],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19472 */
  {
    "avx512f_getmantv8df_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetmantpd\t{%2, %r5%1, %0%{%4%}%N3|%0%{%4%}%N3, %1%r5, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_getmantv8df_mask_round },
    &operand_data[9778],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19472 */
  {
    "avx512vl_getmantv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetmantpd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_getmantv4df },
    &operand_data[9784],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19472 */
  {
    "avx512vl_getmantv4df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetmantpd\t{%2, %r3%1, %0|%0, %1%r3, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_getmantv4df_round },
    &operand_data[9787],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19472 */
  {
    "avx512vl_getmantv4df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetmantpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_getmantv4df_mask },
    &operand_data[9791],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19472 */
  {
    "avx512vl_getmantv4df_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetmantpd\t{%2, %r5%1, %0%{%4%}%N3|%0%{%4%}%N3, %1%r5, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_getmantv4df_mask_round },
    &operand_data[9796],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19472 */
  {
    "avx512vl_getmantv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetmantpd\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_getmantv2df },
    &operand_data[9802],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19472 */
  {
    "avx512vl_getmantv2df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetmantpd\t{%2, %r3%1, %0|%0, %1%r3, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_getmantv2df_round },
    &operand_data[9805],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19472 */
  {
    "avx512vl_getmantv2df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetmantpd\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_getmantv2df_mask },
    &operand_data[9809],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19472 */
  {
    "avx512vl_getmantv2df_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetmantpd\t{%2, %r5%1, %0%{%4%}%N3|%0%{%4%}%N3, %1%r5, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_getmantv2df_mask_round },
    &operand_data[9814],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19483 */
  {
    "avx512f_vgetmantv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetmantss\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vgetmantv4sf },
    &operand_data[9638],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19483 */
  {
    "avx512f_vgetmantv4sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetmantss\t{%3, %r4%2, %1, %0|%0, %1, %2%r4, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vgetmantv4sf_round },
    &operand_data[9678],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19483 */
  {
    "avx512f_vgetmantv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetmantsd\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vgetmantv2df },
    &operand_data[9672],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19483 */
  {
    "avx512f_vgetmantv2df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vgetmantsd\t{%3, %r4%2, %1, %0|%0, %1, %2%r4, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vgetmantv2df_round },
    &operand_data[9683],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19500 */
  {
    "*avx512bw_dbpsadbwv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vdbpsadbw\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9820],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19500 */
  {
    "avx512bw_dbpsadbwv8hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vdbpsadbw\t{%3, %2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_dbpsadbwv8hi_mask },
    &operand_data[9820],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19500 */
  {
    "*avx512bw_dbpsadbwv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vdbpsadbw\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9826],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19500 */
  {
    "avx512bw_dbpsadbwv16hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vdbpsadbw\t{%3, %2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_dbpsadbwv16hi_mask },
    &operand_data[9826],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19500 */
  {
    "*avx512bw_dbpsadbwv32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vdbpsadbw\t{%3, %2, %1, %0|%0, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9832],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19500 */
  {
    "avx512bw_dbpsadbwv32hi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vdbpsadbw\t{%3, %2, %1, %0%{%5%}%N4|%0%{%5%}%N4, %1, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_dbpsadbwv32hi_mask },
    &operand_data[9832],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19515 */
  {
    "clzv16si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vplzcntd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_clzv16si2 },
    &operand_data[5571],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19515 */
  {
    "clzv16si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vplzcntd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_clzv16si2_mask },
    &operand_data[6381],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19515 */
  {
    "clzv8si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vplzcntd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_clzv8si2 },
    &operand_data[5576],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19515 */
  {
    "clzv8si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vplzcntd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_clzv8si2_mask },
    &operand_data[6385],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19515 */
  {
    "clzv4si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vplzcntd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_clzv4si2 },
    &operand_data[5581],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19515 */
  {
    "clzv4si2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vplzcntd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_clzv4si2_mask },
    &operand_data[6389],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19515 */
  {
    "clzv8di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vplzcntq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_clzv8di2 },
    &operand_data[5586],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19515 */
  {
    "clzv8di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vplzcntq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_clzv8di2_mask },
    &operand_data[6393],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19515 */
  {
    "clzv4di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vplzcntq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_clzv4di2 },
    &operand_data[5591],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19515 */
  {
    "clzv4di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vplzcntq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_clzv4di2_mask },
    &operand_data[6397],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19515 */
  {
    "clzv2di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vplzcntq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_clzv2di2 },
    &operand_data[2060],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19515 */
  {
    "clzv2di2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vplzcntq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_clzv2di2_mask },
    &operand_data[6401],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19525 */
  {
    "*conflictv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpconflictd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5571],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19525 */
  {
    "conflictv16si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpconflictd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_conflictv16si_mask },
    &operand_data[6381],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19525 */
  {
    "*conflictv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpconflictd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5576],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19525 */
  {
    "conflictv8si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpconflictd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_conflictv8si_mask },
    &operand_data[6385],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19525 */
  {
    "*conflictv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpconflictd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5581],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19525 */
  {
    "conflictv4si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpconflictd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_conflictv4si_mask },
    &operand_data[6389],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19525 */
  {
    "*conflictv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpconflictq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5586],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19525 */
  {
    "conflictv8di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpconflictq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_conflictv8di_mask },
    &operand_data[6393],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19525 */
  {
    "*conflictv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpconflictq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[5591],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19525 */
  {
    "conflictv4di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpconflictq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_conflictv4di_mask },
    &operand_data[6397],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19525 */
  {
    "*conflictv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpconflictq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[2060],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19525 */
  {
    "conflictv2di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpconflictq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_conflictv2di_mask },
    &operand_data[6401],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19536 */
  {
    "sha1msg1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sha1msg1\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sha1msg1 },
    &operand_data[9838],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19547 */
  {
    "sha1msg2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sha1msg2\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sha1msg2 },
    &operand_data[9838],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19558 */
  {
    "sha1nexte",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sha1nexte\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sha1nexte },
    &operand_data[9838],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19569 */
  {
    "sha1rnds4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sha1rnds4\t{%3, %2, %0|%0, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sha1rnds4 },
    &operand_data[9838],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19582 */
  {
    "sha256msg1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sha256msg1\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sha256msg1 },
    &operand_data[9838],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19593 */
  {
    "sha256msg2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sha256msg2\t{%2, %0|%0, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sha256msg2 },
    &operand_data[9838],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19604 */
  {
    "sha256rnds2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sha256rnds2\t{%3, %2, %0|%0, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sha256rnds2 },
    &operand_data[9842],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19617 */
  {
    "avx512f_si512_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_si512_si },
    &operand_data[9846],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19617 */
  {
    "avx512f_ps512_ps",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_ps512_ps },
    &operand_data[9848],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19617 */
  {
    "avx512f_pd512_pd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_pd512_pd },
    &operand_data[9850],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19634 */
  {
    "avx512f_si512_256si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_si512_256si },
    &operand_data[9852],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19634 */
  {
    "avx512f_ps512_256ps",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_ps512_256ps },
    &operand_data[9854],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19634 */
  {
    "avx512f_pd512_256pd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_pd512_256pd },
    &operand_data[9856],
    2,
    2,
    0,
    2,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19686 */
  {
    "vpamdd52luqv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmadd52luq\t{%3, %2, %0|%0, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vpamdd52luqv8di },
    &operand_data[4275],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19686 */
  {
    "vpamdd52luqv8di_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmadd52luq\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vpamdd52luqv8di_maskz_1 },
    &operand_data[9858],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19686 */
  {
    "vpamdd52huqv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmadd52huq\t{%3, %2, %0|%0, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vpamdd52huqv8di },
    &operand_data[4275],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19686 */
  {
    "vpamdd52huqv8di_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmadd52huq\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vpamdd52huqv8di_maskz_1 },
    &operand_data[9858],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19686 */
  {
    "vpamdd52luqv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmadd52luq\t{%3, %2, %0|%0, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vpamdd52luqv4di },
    &operand_data[4282],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19686 */
  {
    "vpamdd52luqv4di_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmadd52luq\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vpamdd52luqv4di_maskz_1 },
    &operand_data[9864],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19686 */
  {
    "vpamdd52huqv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmadd52huq\t{%3, %2, %0|%0, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vpamdd52huqv4di },
    &operand_data[4282],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19686 */
  {
    "vpamdd52huqv4di_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmadd52huq\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vpamdd52huqv4di_maskz_1 },
    &operand_data[9864],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19686 */
  {
    "vpamdd52luqv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmadd52luq\t{%3, %2, %0|%0, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vpamdd52luqv2di },
    &operand_data[4289],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19686 */
  {
    "vpamdd52luqv2di_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmadd52luq\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vpamdd52luqv2di_maskz_1 },
    &operand_data[9870],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19686 */
  {
    "vpamdd52huqv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmadd52huq\t{%3, %2, %0|%0, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vpamdd52huqv2di },
    &operand_data[4289],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19686 */
  {
    "vpamdd52huqv2di_maskz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmadd52huq\t{%3, %2, %0%{%5%}%N4|%0%{%5%}%N4, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vpamdd52huqv2di_maskz_1 },
    &operand_data[9870],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19699 */
  {
    "vpamdd52luqv8di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmadd52luq\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vpamdd52luqv8di_mask },
    &operand_data[9876],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19699 */
  {
    "vpamdd52huqv8di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmadd52huq\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vpamdd52huqv8di_mask },
    &operand_data[9876],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19699 */
  {
    "vpamdd52luqv4di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmadd52luq\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vpamdd52luqv4di_mask },
    &operand_data[9881],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19699 */
  {
    "vpamdd52huqv4di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmadd52huq\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vpamdd52huqv4di_mask },
    &operand_data[9881],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19699 */
  {
    "vpamdd52luqv2di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmadd52luq\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vpamdd52luqv2di_mask },
    &operand_data[9886],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19699 */
  {
    "vpamdd52huqv2di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmadd52huq\t{%3, %2, %0%{%4%}|%0%{%4%}, %2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vpamdd52huqv2di_mask },
    &operand_data[9886],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19715 */
  {
    "vpmultishiftqbv64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmultishiftqb\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vpmultishiftqbv64qi },
    &operand_data[1982],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19715 */
  {
    "vpmultishiftqbv64qi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmultishiftqb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vpmultishiftqbv64qi_mask },
    &operand_data[5601],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19715 */
  {
    "vpmultishiftqbv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmultishiftqb\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vpmultishiftqbv16qi },
    &operand_data[1986],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19715 */
  {
    "vpmultishiftqbv16qi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmultishiftqb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vpmultishiftqbv16qi_mask },
    &operand_data[5606],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19715 */
  {
    "vpmultishiftqbv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmultishiftqb\t{%2, %1, %0|%0, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vpmultishiftqbv32qi },
    &operand_data[1990],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19715 */
  {
    "vpmultishiftqbv32qi_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpmultishiftqb\t{%2, %1, %0%{%4%}%N3|%0%{%4%}%N3, %1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vpmultishiftqbv32qi_mask },
    &operand_data[5611],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19742 */
  {
    "*movv64sf_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9891],
    2,
    2,
    0,
    3,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19742 */
  {
    "*movv64si_internal",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[9893],
    2,
    2,
    0,
    3,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19766 */
  {
    "avx5124fmaddps_4fmaddps",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "v4fmaddps\t{%3, %g2, %0|%0, %g2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx5124fmaddps_4fmaddps },
    &operand_data[9895],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19778 */
  {
    "avx5124fmaddps_4fmaddps_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "v4fmaddps\t{%2, %g1, %0%{%4%}|%{%4%}%0, %g1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx5124fmaddps_4fmaddps_mask },
    &operand_data[9899],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19792 */
  {
    "avx5124fmaddps_4fmaddps_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "v4fmaddps\t{%3, %g2, %0%{%5%}%{z%}|%{%5%}%{z%}%0, %g2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx5124fmaddps_4fmaddps_maskz },
    &operand_data[9904],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19807 */
  {
    "avx5124fmaddps_4fmaddss",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "v4fmaddss\t{%3, %x2, %0|%0, %x2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx5124fmaddps_4fmaddss },
    &operand_data[9910],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19819 */
  {
    "avx5124fmaddps_4fmaddss_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "v4fmaddss\t{%2, %x1, %0%{%4%}|%{%4%}%0, %x1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx5124fmaddps_4fmaddss_mask },
    &operand_data[9914],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19833 */
  {
    "avx5124fmaddps_4fmaddss_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "v4fmaddss\t{%3, %x2, %0%{%5%}%{z%}|%{%5%}%{z%}%0, %x2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx5124fmaddps_4fmaddss_maskz },
    &operand_data[9919],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19848 */
  {
    "avx5124fmaddps_4fnmaddps",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "v4fnmaddps\t{%3, %g2, %0|%0, %g2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx5124fmaddps_4fnmaddps },
    &operand_data[9895],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19860 */
  {
    "avx5124fmaddps_4fnmaddps_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "v4fnmaddps\t{%2, %g1, %0%{%4%}|%{%4%}%0, %g1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx5124fmaddps_4fnmaddps_mask },
    &operand_data[9899],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19874 */
  {
    "avx5124fmaddps_4fnmaddps_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "v4fnmaddps\t{%3, %g2, %0%{%5%}%{z%}|%{%5%}%{z%}%0, %g2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx5124fmaddps_4fnmaddps_maskz },
    &operand_data[9904],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19889 */
  {
    "avx5124fmaddps_4fnmaddss",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "v4fnmaddss\t{%3, %x2, %0|%0, %x2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx5124fmaddps_4fnmaddss },
    &operand_data[9910],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19901 */
  {
    "avx5124fmaddps_4fnmaddss_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "v4fnmaddss\t{%2, %x1, %0%{%4%}|%{%4%}%0, %x1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx5124fmaddps_4fnmaddss_mask },
    &operand_data[9914],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19915 */
  {
    "avx5124fmaddps_4fnmaddss_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "v4fnmaddss\t{%3, %x2, %0%{%5%}%{z%}|%{%5%}%{z%}%0, %x2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx5124fmaddps_4fnmaddss_maskz },
    &operand_data[9919],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19930 */
  {
    "avx5124vnniw_vp4dpwssd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vp4dpwssd\t{%3, %g2, %0|%0, %g2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx5124vnniw_vp4dpwssd },
    &operand_data[9925],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19942 */
  {
    "avx5124vnniw_vp4dpwssd_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vp4dpwssd\t{%2, %g1, %0%{%4%}|%{%4%}%0, %g1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx5124vnniw_vp4dpwssd_mask },
    &operand_data[9929],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19956 */
  {
    "avx5124vnniw_vp4dpwssd_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vp4dpwssd\t{%3, %g2, %0%{%5%}%{z%}|%{%5%}%{z%}%0, %g2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx5124vnniw_vp4dpwssd_maskz },
    &operand_data[9934],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19971 */
  {
    "avx5124vnniw_vp4dpwssds",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vp4dpwssds\t{%3, %g2, %0|%0, %g2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx5124vnniw_vp4dpwssds },
    &operand_data[9925],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19983 */
  {
    "avx5124vnniw_vp4dpwssds_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vp4dpwssds\t{%2, %g1, %0%{%4%}|%{%4%}%0, %g1, %2}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx5124vnniw_vp4dpwssds_mask },
    &operand_data[9929],
    5,
    5,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19997 */
  {
    "avx5124vnniw_vp4dpwssds_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vp4dpwssds\t{%3, %g2, %0%{%5%}%{z%}|%{%5%}%{z%}%0, %g2, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx5124vnniw_vp4dpwssds_maskz },
    &operand_data[9934],
    6,
    6,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:20012 */
  {
    "vpopcountv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpopcntd\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vpopcountv16si },
    &operand_data[5571],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:20012 */
  {
    "vpopcountv16si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpopcntd\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vpopcountv16si_mask },
    &operand_data[6381],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:20012 */
  {
    "vpopcountv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpopcntq\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vpopcountv8di },
    &operand_data[5586],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:20012 */
  {
    "vpopcountv8di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "vpopcntq\t{%1, %0%{%3%}%N2|%0%{%3%}%N2, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vpopcountv8di_mask },
    &operand_data[6393],
    4,
    4,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sync.md:51 */
  {
    "*sse2_lfence",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "lfence",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1097],
    1,
    1,
    1,
    0,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sync.md:70 */
  {
    "*sse_sfence",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "sfence",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { 0 },
    &operand_data[1097],
    1,
    1,
    1,
    0,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sync.md:89 */
  {
    "mfence_sse2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "mfence",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mfence_sse2 },
    &operand_data[1097],
    1,
    1,
    1,
    0,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sync.md:99 */
  {
    "mfence_nosse",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "lock{%;} or{l}\t{$0, (%%esp)|DWORD PTR [esp], 0}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mfence_nosse },
    &operand_data[1097],
    1,
    1,
    1,
    0,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sync.md:177 */
  {
    "atomic_loaddi_fpu",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_loaddi_fpu },
    &operand_data[9940],
    3,
    4,
    0,
    3,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sync.md:286 */
  {
    "atomic_storeqi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%K2mov{b}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_storeqi_1 },
    &operand_data[9944],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sync.md:286 */
  {
    "atomic_storehi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%K2mov{w}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_storehi_1 },
    &operand_data[9947],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sync.md:286 */
  {
    "atomic_storesi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%K2mov{l}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_storesi_1 },
    &operand_data[9950],
    3,
    3,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sync.md:294 */
  {
    "atomic_storedi_fpu",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "#",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_storedi_fpu },
    &operand_data[9953],
    3,
    4,
    0,
    3,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sync.md:367 */
  {
    "loaddi_via_fpu",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "fild%Z1\t%1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_loaddi_via_fpu },
    &operand_data[9957],
    2,
    2,
    0,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sync.md:377 */
  {
    "storedi_via_fpu",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4725 },
#else
    { 0, 0, output_4725 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_storedi_via_fpu },
    &operand_data[9959],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sync.md:390 */
  {
    "loaddi_via_sse",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4726 },
#else
    { 0, 0, output_4726 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_loaddi_via_sse },
    &operand_data[9961],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sync.md:403 */
  {
    "storedi_via_sse",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4727 },
#else
    { 0, 0, output_4727 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_storedi_via_sse },
    &operand_data[9963],
    2,
    2,
    0,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sync.md:479 */
  {
    "atomic_compare_and_swapdi_doubleword",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "lock{%;} %K5cmpxchg8b\t%1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_compare_and_swapdi_doubleword },
    &operand_data[9965],
    6,
    6,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sync.md:495 */
  {
    "atomic_compare_and_swapqi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "lock{%;} %K4cmpxchg{b}\t{%3, %1|%1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_compare_and_swapqi_1 },
    &operand_data[9971],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sync.md:495 */
  {
    "atomic_compare_and_swaphi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "lock{%;} %K4cmpxchg{w}\t{%3, %1|%1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_compare_and_swaphi_1 },
    &operand_data[9976],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sync.md:495 */
  {
    "atomic_compare_and_swapsi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "lock{%;} %K4cmpxchg{l}\t{%3, %1|%1, %3}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_compare_and_swapsi_1 },
    &operand_data[9981],
    5,
    5,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sync.md:513 */
  {
    "atomic_fetch_addqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "lock{%;} %K3xadd{b}\t{%0, %1|%1, %0}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_fetch_addqi },
    &operand_data[9986],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sync.md:513 */
  {
    "atomic_fetch_addhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "lock{%;} %K3xadd{w}\t{%0, %1|%1, %0}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_fetch_addhi },
    &operand_data[9990],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sync.md:513 */
  {
    "atomic_fetch_addsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "lock{%;} %K3xadd{l}\t{%0, %1|%1, %0}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_fetch_addsi },
    &operand_data[9994],
    4,
    4,
    2,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sync.md:587 */
  {
    "*atomic_fetch_add_cmpqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4735 },
#else
    { 0, 0, output_4735 },
#endif
    { 0 },
    &operand_data[9998],
    4,
    4,
    2,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sync.md:587 */
  {
    "*atomic_fetch_add_cmphi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4736 },
#else
    { 0, 0, output_4736 },
#endif
    { 0 },
    &operand_data[10002],
    4,
    4,
    2,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sync.md:587 */
  {
    "*atomic_fetch_add_cmpsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4737 },
#else
    { 0, 0, output_4737 },
#endif
    { 0 },
    &operand_data[10006],
    4,
    4,
    2,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sync.md:620 */
  {
    "atomic_exchangeqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%K3xchg{b}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_exchangeqi },
    &operand_data[10010],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sync.md:620 */
  {
    "atomic_exchangehi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%K3xchg{w}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_exchangehi },
    &operand_data[10014],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sync.md:620 */
  {
    "atomic_exchangesi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "%K3xchg{l}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_exchangesi },
    &operand_data[10018],
    4,
    4,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sync.md:631 */
  {
    "atomic_addqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4741 },
#else
    { 0, 0, output_4741 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_addqi },
    &operand_data[10022],
    3,
    3,
    1,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sync.md:631 */
  {
    "atomic_addhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4742 },
#else
    { 0, 0, output_4742 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_addhi },
    &operand_data[10025],
    3,
    3,
    1,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sync.md:631 */
  {
    "atomic_addsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4743 },
#else
    { 0, 0, output_4743 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_addsi },
    &operand_data[10028],
    3,
    3,
    1,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sync.md:658 */
  {
    "atomic_subqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4744 },
#else
    { 0, 0, output_4744 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_subqi },
    &operand_data[10022],
    3,
    3,
    1,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sync.md:658 */
  {
    "atomic_subhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4745 },
#else
    { 0, 0, output_4745 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_subhi },
    &operand_data[10025],
    3,
    3,
    1,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sync.md:658 */
  {
    "atomic_subsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .function = output_4746 },
#else
    { 0, 0, output_4746 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_subsi },
    &operand_data[10028],
    3,
    3,
    1,
    1,
    3
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sync.md:685 */
  {
    "atomic_andqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "lock{%;} %K2and{b}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_andqi },
    &operand_data[10022],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sync.md:685 */
  {
    "atomic_orqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "lock{%;} %K2or{b}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_orqi },
    &operand_data[10022],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sync.md:685 */
  {
    "atomic_xorqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "lock{%;} %K2xor{b}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_xorqi },
    &operand_data[10022],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sync.md:685 */
  {
    "atomic_andhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "lock{%;} %K2and{w}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_andhi },
    &operand_data[10025],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sync.md:685 */
  {
    "atomic_orhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "lock{%;} %K2or{w}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_orhi },
    &operand_data[10025],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sync.md:685 */
  {
    "atomic_xorhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "lock{%;} %K2xor{w}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_xorhi },
    &operand_data[10025],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sync.md:685 */
  {
    "atomic_andsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "lock{%;} %K2and{l}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_andsi },
    &operand_data[10028],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sync.md:685 */
  {
    "atomic_orsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "lock{%;} %K2or{l}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_orsi },
    &operand_data[10028],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sync.md:685 */
  {
    "atomic_xorsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "lock{%;} %K2xor{l}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_xorsi },
    &operand_data[10028],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sync.md:717 */
  {
    "atomic_bit_test_and_sethi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "lock{%;} %K2bts{w}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_bit_test_and_sethi_1 },
    &operand_data[10031],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sync.md:717 */
  {
    "atomic_bit_test_and_setsi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "lock{%;} %K2bts{l}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_bit_test_and_setsi_1 },
    &operand_data[10034],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sync.md:754 */
  {
    "atomic_bit_test_and_complementhi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "lock{%;} %K2btc{w}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_bit_test_and_complementhi_1 },
    &operand_data[10031],
    3,
    3,
    3,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sync.md:754 */
  {
    "atomic_bit_test_and_complementsi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "lock{%;} %K2btc{l}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_bit_test_and_complementsi_1 },
    &operand_data[10034],
    3,
    3,
    3,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sync.md:792 */
  {
    "atomic_bit_test_and_resethi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "lock{%;} %K2btr{w}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_bit_test_and_resethi_1 },
    &operand_data[10031],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sync.md:792 */
  {
    "atomic_bit_test_and_resetsi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { .single =
#else
    {
#endif
    "lock{%;} %K2btr{l}\t{%1, %0|%0, %1}",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    },
#else
    0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_bit_test_and_resetsi_1 },
    &operand_data[10034],
    3,
    3,
    1,
    1,
    1
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1227 */
  {
    "cbranchqi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cbranchqi4 },
    &operand_data[10037],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1227 */
  {
    "cbranchhi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cbranchhi4 },
    &operand_data[10041],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1227 */
  {
    "cbranchsi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cbranchsi4 },
    &operand_data[10045],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1227 */
  {
    "cbranchdi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cbranchdi4 },
    &operand_data[10049],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1245 */
  {
    "cstoreqi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cstoreqi4 },
    &operand_data[10053],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1245 */
  {
    "cstorehi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cstorehi4 },
    &operand_data[10057],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1245 */
  {
    "cstoresi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cstoresi4 },
    &operand_data[10061],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1261 */
  {
    "cmpsi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cmpsi_1 },
    &operand_data[10046],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1329 */
  {
    "cmpqi_ext_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cmpqi_ext_3 },
    &operand_data[10065],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1377 */
  {
    "cbranchxf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cbranchxf4 },
    &operand_data[10067],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1394 */
  {
    "cstorexf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cstorexf4 },
    &operand_data[10071],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1409 */
  {
    "cbranchsf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cbranchsf4 },
    &operand_data[10075],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1409 */
  {
    "cbranchdf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cbranchdf4 },
    &operand_data[10079],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1426 */
  {
    "cstoresf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cstoresf4 },
    &operand_data[10083],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1426 */
  {
    "cstoredf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cstoredf4 },
    &operand_data[10087],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1441 */
  {
    "cbranchcc4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cbranchcc4 },
    &operand_data[10091],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1455 */
  {
    "cstorecc4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cstorecc4 },
    &operand_data[10095],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1927 */
  {
    "movxi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movxi },
    &operand_data[10099],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1933 */
  {
    "movoi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movoi },
    &operand_data[10101],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1939 */
  {
    "movti",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movti },
    &operand_data[10103],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1955 */
  {
    "movcdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movcdi },
    &operand_data[10105],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1967 */
  {
    "movqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movqi },
    &operand_data[10038],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1967 */
  {
    "movhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movhi },
    &operand_data[10042],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1967 */
  {
    "movsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movsi },
    &operand_data[10107],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:1967 */
  {
    "movdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movdi },
    &operand_data[10109],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:2697 */
  {
    "movstrictqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movstrictqi },
    &operand_data[10111],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:2697 */
  {
    "movstricthi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movstricthi },
    &operand_data[10113],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:2733 */
  {
    "extvhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_extvhi },
    &operand_data[10115],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:2733 */
  {
    "extvsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_extvsi },
    &operand_data[10119],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:2761 */
  {
    "extzvhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_extzvhi },
    &operand_data[10115],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:2761 */
  {
    "extzvsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_extzvsi },
    &operand_data[10119],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:2849 */
  {
    "insvhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_insvhi },
    &operand_data[10123],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:2849 */
  {
    "insvsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_insvsi },
    &operand_data[10127],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:3158 */
  {
    "movtf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movtf },
    &operand_data[10131],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:3164 */
  {
    "movsf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movsf },
    &operand_data[10133],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:3164 */
  {
    "movdf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movdf },
    &operand_data[10135],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:3164 */
  {
    "movxf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movxf },
    &operand_data[10137],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:3735 */
  {
    "zero_extendsidi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_zero_extendsidi2 },
    &operand_data[10139],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:3868 */
  {
    "zero_extendqisi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_zero_extendqisi2 },
    &operand_data[10141],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:3868 */
  {
    "zero_extendhisi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_zero_extendhisi2 },
    &operand_data[1135],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:3920 */
  {
    "zero_extendqihi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_zero_extendqihi2 },
    &operand_data[10143],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:4012 */
  {
    "extendsidi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_extendsidi2 },
    &operand_data[956],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:4274 */
  {
    "extendsfdf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_extendsfdf2 },
    &operand_data[10145],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:4396 */
  {
    "extendsfxf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_extendsfxf2 },
    &operand_data[10147],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:4396 */
  {
    "extenddfxf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_extenddfxf2 },
    &operand_data[10149],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:4433 */
  {
    "truncdfsf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_truncdfsf2 },
    &operand_data[10151],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:4508 */
  {
    "truncdfsf2_with_temp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_truncdfsf2_with_temp },
    &operand_data[10153],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:4617 */
  {
    "truncxfsf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_truncxfsf2 },
    &operand_data[10156],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:4617 */
  {
    "truncxfdf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_truncxfdf2 },
    &operand_data[10158],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:4702 */
  {
    "fix_truncxfdi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncxfdi2 },
    &operand_data[1342],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:4715 */
  {
    "fix_truncsfdi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncsfdi2 },
    &operand_data[10160],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:4715 */
  {
    "fix_truncdfdi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncdfdi2 },
    &operand_data[10162],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:4739 */
  {
    "fix_truncxfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncxfsi2 },
    &operand_data[1385],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:4752 */
  {
    "fix_truncsfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncsfsi2 },
    &operand_data[10164],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:4752 */
  {
    "fix_truncdfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncdfsi2 },
    &operand_data[10166],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:4776 */
  {
    "fix_truncsfhi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncsfhi2 },
    &operand_data[10168],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:4776 */
  {
    "fix_truncdfhi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncdfhi2 },
    &operand_data[10170],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:4776 */
  {
    "fix_truncxfhi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fix_truncxfhi2 },
    &operand_data[1383],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:4792 */
  {
    "fixuns_truncsfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fixuns_truncsfsi2 },
    &operand_data[10172],
    2,
    5,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:4792 */
  {
    "fixuns_truncdfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fixuns_truncdfsi2 },
    &operand_data[10177],
    2,
    5,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:4837 */
  {
    "fixuns_truncsfhi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fixuns_truncsfhi2 },
    &operand_data[10182],
    2,
    2,
    2,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:4837 */
  {
    "fixuns_truncdfhi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fixuns_truncdfhi2 },
    &operand_data[10184],
    2,
    2,
    2,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:5144 */
  {
    "floatsisf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatsisf2 },
    &operand_data[10165],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:5144 */
  {
    "floatsidf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatsidf2 },
    &operand_data[10163],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:5376 */
  {
    "floatunsqisf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatunsqisf2 },
    &operand_data[10186],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:5376 */
  {
    "floatunshisf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatunshisf2 },
    &operand_data[10169],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:5376 */
  {
    "floatunsqidf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatunsqidf2 },
    &operand_data[10188],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:5376 */
  {
    "floatunshidf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatunshidf2 },
    &operand_data[10167],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:5411 */
  {
    "floatunssisf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatunssisf2 },
    &operand_data[10190],
    2,
    4,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:5411 */
  {
    "floatunssidf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatunssidf2 },
    &operand_data[10194],
    2,
    4,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:5411 */
  {
    "floatunssixf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatunssixf2 },
    &operand_data[10198],
    2,
    4,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:5501 */
  {
    "addqi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addqi3 },
    &operand_data[10202],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:5501 */
  {
    "addhi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addhi3 },
    &operand_data[10205],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:5501 */
  {
    "addsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addsi3 },
    &operand_data[10208],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:5501 */
  {
    "adddi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_adddi3 },
    &operand_data[10211],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6214 */
  {
    "addvqi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addvqi4 },
    &operand_data[10214],
    4,
    4,
    4,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6214 */
  {
    "addvhi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addvhi4 },
    &operand_data[10218],
    4,
    4,
    4,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6214 */
  {
    "addvsi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addvsi4 },
    &operand_data[10222],
    4,
    4,
    4,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6281 */
  {
    "uaddvqi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_uaddvqi4 },
    &operand_data[10214],
    4,
    4,
    3,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6281 */
  {
    "uaddvhi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_uaddvhi4 },
    &operand_data[10218],
    4,
    4,
    3,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6281 */
  {
    "uaddvsi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_uaddvsi4 },
    &operand_data[10222],
    4,
    4,
    3,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6461 */
  {
    "subqi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subqi3 },
    &operand_data[10202],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6461 */
  {
    "subhi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subhi3 },
    &operand_data[10205],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6461 */
  {
    "subsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subsi3 },
    &operand_data[10208],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6461 */
  {
    "subdi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subdi3 },
    &operand_data[10211],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6563 */
  {
    "subvqi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subvqi4 },
    &operand_data[10214],
    4,
    4,
    4,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6563 */
  {
    "subvhi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subvhi4 },
    &operand_data[10218],
    4,
    4,
    4,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6563 */
  {
    "subvsi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subvsi4 },
    &operand_data[10222],
    4,
    4,
    4,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6630 */
  {
    "usubvqi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_usubvqi4 },
    &operand_data[10214],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6630 */
  {
    "usubvhi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_usubvhi4 },
    &operand_data[10218],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6630 */
  {
    "usubvsi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_usubvsi4 },
    &operand_data[10222],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6783 */
  {
    "addqi3_cconly_overflow",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addqi3_cconly_overflow },
    &operand_data[10226],
    2,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6878 */
  {
    "addxf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addxf3 },
    &operand_data[10229],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6878 */
  {
    "subxf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subxf3 },
    &operand_data[10229],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6885 */
  {
    "addsf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addsf3 },
    &operand_data[10232],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6885 */
  {
    "subsf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subsf3 },
    &operand_data[10232],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6885 */
  {
    "adddf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_adddf3 },
    &operand_data[10235],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6885 */
  {
    "subdf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subdf3 },
    &operand_data[10235],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6895 */
  {
    "mulhi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulhi3 },
    &operand_data[10238],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6895 */
  {
    "mulsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulsi3 },
    &operand_data[10241],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:6902 */
  {
    "mulqi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulqi3 },
    &operand_data[10244],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:7020 */
  {
    "mulvhi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulvhi4 },
    &operand_data[10247],
    4,
    4,
    4,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:7020 */
  {
    "mulvsi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulvsi4 },
    &operand_data[10251],
    4,
    4,
    4,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:7144 */
  {
    "umulvhi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umulvhi4 },
    &operand_data[10255],
    4,
    5,
    4,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:7144 */
  {
    "umulvsi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umulvsi4 },
    &operand_data[10260],
    4,
    5,
    4,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:7192 */
  {
    "mulvqi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulvqi4 },
    &operand_data[10265],
    4,
    4,
    4,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:7192 */
  {
    "umulvqi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umulvqi4 },
    &operand_data[10265],
    4,
    4,
    4,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:7237 */
  {
    "mulsidi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulsidi3 },
    &operand_data[10269],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:7237 */
  {
    "umulsidi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umulsidi3 },
    &operand_data[10269],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:7246 */
  {
    "mulqihi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulqihi3 },
    &operand_data[10272],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:7246 */
  {
    "umulqihi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umulqihi3 },
    &operand_data[10272],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:7366 */
  {
    "smulsi3_highpart",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smulsi3_highpart },
    &operand_data[10275],
    3,
    5,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:7366 */
  {
    "umulsi3_highpart",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umulsi3_highpart },
    &operand_data[10275],
    3,
    5,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:7456 */
  {
    "mulxf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulxf3 },
    &operand_data[10229],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:7462 */
  {
    "mulsf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulsf3 },
    &operand_data[10232],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:7462 */
  {
    "muldf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_muldf3 },
    &operand_data[10235],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:7473 */
  {
    "divxf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_divxf3 },
    &operand_data[10229],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:7479 */
  {
    "divsf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_divsf3 },
    &operand_data[10232],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:7479 */
  {
    "divdf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_divdf3 },
    &operand_data[10235],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:7501 */
  {
    "divmodhi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_divmodhi4 },
    &operand_data[10280],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:7501 */
  {
    "divmodsi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_divmodsi4 },
    &operand_data[10284],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:7612 */
  {
    "divmodqi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_divmodqi4 },
    &operand_data[10288],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:7674 */
  {
    "udivmodhi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_udivmodhi4 },
    &operand_data[10280],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:7674 */
  {
    "udivmodsi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_udivmodsi4 },
    &operand_data[10284],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:7784 */
  {
    "udivmodqi4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_udivmodqi4 },
    &operand_data[10288],
    4,
    4,
    2,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:7864 */
  {
    "testsi_ccno_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_testsi_ccno_1 },
    &operand_data[10292],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:7871 */
  {
    "testqi_ccz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_testqi_ccz_1 },
    &operand_data[10294],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:7944 */
  {
    "testqi_ext_1_ccno",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_testqi_ext_1_ccno },
    &operand_data[10296],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:8103 */
  {
    "andqi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andqi3 },
    &operand_data[10202],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:8103 */
  {
    "andhi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andhi3 },
    &operand_data[10205],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:8103 */
  {
    "andsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andsi3 },
    &operand_data[10298],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:8103 */
  {
    "anddi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_anddi3 },
    &operand_data[10301],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:8673 */
  {
    "iorqi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorqi3 },
    &operand_data[10202],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:8673 */
  {
    "xorqi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorqi3 },
    &operand_data[10202],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:8673 */
  {
    "iorhi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorhi3 },
    &operand_data[10205],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:8673 */
  {
    "xorhi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorhi3 },
    &operand_data[10205],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:8673 */
  {
    "iorsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorsi3 },
    &operand_data[10208],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:8673 */
  {
    "xorsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorsi3 },
    &operand_data[10208],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:8673 */
  {
    "iordi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iordi3 },
    &operand_data[10211],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:8673 */
  {
    "xordi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xordi3 },
    &operand_data[10211],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:8950 */
  {
    "xorqi_ext_1_cc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorqi_ext_1_cc },
    &operand_data[10304],
    3,
    3,
    2,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9002 */
  {
    "negqi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negqi2 },
    &operand_data[10202],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9002 */
  {
    "neghi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_neghi2 },
    &operand_data[10205],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9002 */
  {
    "negsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negsi2 },
    &operand_data[844],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9002 */
  {
    "negdi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negdi2 },
    &operand_data[848],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9088 */
  {
    "negvqi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negvqi3 },
    &operand_data[10307],
    3,
    3,
    2,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9088 */
  {
    "negvhi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negvhi3 },
    &operand_data[10310],
    3,
    3,
    2,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9088 */
  {
    "negvsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negvsi3 },
    &operand_data[10313],
    3,
    3,
    2,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9119 */
  {
    "abssf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_abssf2 },
    &operand_data[1365],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9119 */
  {
    "negsf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negsf2 },
    &operand_data[1365],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9119 */
  {
    "absdf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absdf2 },
    &operand_data[1367],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9119 */
  {
    "negdf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negdf2 },
    &operand_data[1367],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9119 */
  {
    "absxf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absxf2 },
    &operand_data[1369],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9119 */
  {
    "negxf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negxf2 },
    &operand_data[1369],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9154 */
  {
    "abstf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_abstf2 },
    &operand_data[10316],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9154 */
  {
    "negtf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negtf2 },
    &operand_data[10316],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9335 */
  {
    "copysignsf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_copysignsf3 },
    &operand_data[10318],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9335 */
  {
    "copysigndf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_copysigndf3 },
    &operand_data[10321],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9335 */
  {
    "copysigntf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_copysigntf3 },
    &operand_data[10324],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9389 */
  {
    "one_cmplqi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_one_cmplqi2 },
    &operand_data[10202],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9389 */
  {
    "one_cmplhi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_one_cmplhi2 },
    &operand_data[10205],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9389 */
  {
    "one_cmplsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_one_cmplsi2 },
    &operand_data[844],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9389 */
  {
    "one_cmpldi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_one_cmpldi2 },
    &operand_data[848],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9518 */
  {
    "ashlqi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlqi3 },
    &operand_data[10327],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9518 */
  {
    "ashlhi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlhi3 },
    &operand_data[10330],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9518 */
  {
    "ashlsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlsi3 },
    &operand_data[10333],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9518 */
  {
    "ashldi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashldi3 },
    &operand_data[10336],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9592 */
  {
    "x86_shiftsi_adj_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_x86_shiftsi_adj_1 },
    &operand_data[10339],
    4,
    4,
    4,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:9608 */
  {
    "x86_shiftsi_adj_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_x86_shiftsi_adj_2 },
    &operand_data[10339],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10131 */
  {
    "lshrqi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lshrqi3 },
    &operand_data[10327],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10131 */
  {
    "ashrqi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashrqi3 },
    &operand_data[10327],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10131 */
  {
    "lshrhi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lshrhi3 },
    &operand_data[10330],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10131 */
  {
    "ashrhi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashrhi3 },
    &operand_data[10330],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10131 */
  {
    "lshrsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lshrsi3 },
    &operand_data[10333],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10131 */
  {
    "ashrsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashrsi3 },
    &operand_data[10333],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10131 */
  {
    "lshrdi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lshrdi3 },
    &operand_data[10343],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10131 */
  {
    "ashrdi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashrdi3 },
    &operand_data[10343],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10275 */
  {
    "x86_shiftsi_adj_3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_x86_shiftsi_adj_3 },
    &operand_data[10339],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10574 */
  {
    "rotldi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rotldi3 },
    &operand_data[10343],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10574 */
  {
    "rotrdi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rotrdi3 },
    &operand_data[10343],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10591 */
  {
    "rotlqi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rotlqi3 },
    &operand_data[10327],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10591 */
  {
    "rotrqi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rotrqi3 },
    &operand_data[10327],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10591 */
  {
    "rotlhi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rotlhi3 },
    &operand_data[10330],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10591 */
  {
    "rotrhi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rotrhi3 },
    &operand_data[10330],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10591 */
  {
    "rotlsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rotlsi3 },
    &operand_data[10333],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:10591 */
  {
    "rotrsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rotrsi3 },
    &operand_data[10333],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:11624 */
  {
    "indirect_jump",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_indirect_jump },
    &operand_data[10346],
    1,
    1,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:11645 */
  {
    "tablejump",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_tablejump },
    &operand_data[10346],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:11806 */
  {
    "call",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_call },
    &operand_data[10348],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:11817 */
  {
    "sibcall",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sibcall },
    &operand_data[10348],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:11908 */
  {
    "call_pop",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_call_pop },
    &operand_data[10351],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:12003 */
  {
    "call_value",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_call_value },
    &operand_data[10347],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:12015 */
  {
    "sibcall_value",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sibcall_value },
    &operand_data[10347],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:12117 */
  {
    "call_value_pop",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_call_value_pop },
    &operand_data[10350],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:12209 */
  {
    "untyped_call",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_untyped_call },
    &operand_data[10355],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:12265 */
  {
    "memory_blockage",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_memory_blockage },
    &operand_data[0],
    0,
    0,
    2,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:12293 */
  {
    "return",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_return },
    &operand_data[0],
    0,
    0,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:12313 */
  {
    "simple_return",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_simple_return },
    &operand_data[0],
    0,
    0,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:12428 */
  {
    "prologue",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_prologue },
    &operand_data[0],
    0,
    0,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:12433 */
  {
    "set_got",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_set_got },
    &operand_data[935],
    1,
    1,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:12453 */
  {
    "set_got_labelled",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_set_got_labelled },
    &operand_data[10314],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:12506 */
  {
    "epilogue",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_epilogue },
    &operand_data[0],
    0,
    0,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:12511 */
  {
    "sibcall_epilogue",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sibcall_epilogue },
    &operand_data[0],
    0,
    0,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:12516 */
  {
    "eh_return",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_eh_return },
    &operand_data[268],
    1,
    1,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:12561 */
  {
    "split_stack_prologue",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_split_stack_prologue },
    &operand_data[0],
    0,
    0,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:12595 */
  {
    "split_stack_space_check",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_split_stack_space_check },
    &operand_data[10358],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:12619 */
  {
    "ffssi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ffssi2 },
    &operand_data[10222],
    2,
    2,
    9,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:12832 */
  {
    "clzsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_clzsi2 },
    &operand_data[10222],
    2,
    2,
    4,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:13023 */
  {
    "bmi2_bzhi_si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_bmi2_bzhi_si3 },
    &operand_data[10275],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:13339 */
  {
    "bswapsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_bswapsi2 },
    &operand_data[10222],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:13404 */
  {
    "paritydi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_paritydi2 },
    &operand_data[10360],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:13429 */
  {
    "paritysi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_paritysi2 },
    &operand_data[951],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:13548 */
  {
    "tls_global_dynamic_32",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_tls_global_dynamic_32 },
    &operand_data[10362],
    4,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:13654 */
  {
    "tls_local_dynamic_base_32",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_tls_local_dynamic_base_32 },
    &operand_data[10368],
    3,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:13841 */
  {
    "tls_dynamic_gnu2_32",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_tls_dynamic_gnu2_32 },
    &operand_data[10362],
    3,
    3,
    4,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14326 */
  {
    "rsqrtsf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rsqrtsf2 },
    &operand_data[10233],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14351 */
  {
    "sqrtsf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sqrtsf2 },
    &operand_data[10233],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14351 */
  {
    "sqrtdf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sqrtdf2 },
    &operand_data[10236],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14398 */
  {
    "fmodxf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmodxf3 },
    &operand_data[10373],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14422 */
  {
    "fmodsf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmodsf3 },
    &operand_data[10376],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14422 */
  {
    "fmoddf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmoddf3 },
    &operand_data[10379],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14473 */
  {
    "remainderxf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_remainderxf3 },
    &operand_data[10373],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14497 */
  {
    "remaindersf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_remaindersf3 },
    &operand_data[10376],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14497 */
  {
    "remainderdf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_remainderdf3 },
    &operand_data[10379],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14643 */
  {
    "sincossf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sincossf3 },
    &operand_data[10382],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14643 */
  {
    "sincosdf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sincosdf3 },
    &operand_data[10385],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14692 */
  {
    "tanxf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_tanxf2 },
    &operand_data[1369],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14705 */
  {
    "tansf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_tansf2 },
    &operand_data[1365],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14705 */
  {
    "tandf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_tandf2 },
    &operand_data[1367],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14754 */
  {
    "atan2xf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atan2xf3 },
    &operand_data[10388],
    3,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14763 */
  {
    "atan2sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atan2sf3 },
    &operand_data[10382],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14763 */
  {
    "atan2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atan2df3 },
    &operand_data[10385],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14779 */
  {
    "atanxf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atanxf2 },
    &operand_data[10392],
    2,
    4,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14792 */
  {
    "atansf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atansf2 },
    &operand_data[1365],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14792 */
  {
    "atandf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atandf2 },
    &operand_data[1367],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14810 */
  {
    "asinxf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_asinxf2 },
    &operand_data[10396],
    2,
    7,
    9,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14831 */
  {
    "asinsf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_asinsf2 },
    &operand_data[10376],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14831 */
  {
    "asindf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_asindf2 },
    &operand_data[10379],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14848 */
  {
    "acosxf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_acosxf2 },
    &operand_data[10396],
    2,
    7,
    9,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14869 */
  {
    "acossf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_acossf2 },
    &operand_data[10376],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14869 */
  {
    "acosdf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_acosdf2 },
    &operand_data[10379],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14915 */
  {
    "logxf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_logxf2 },
    &operand_data[10392],
    2,
    4,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14927 */
  {
    "logsf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_logsf2 },
    &operand_data[1365],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14927 */
  {
    "logdf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_logdf2 },
    &operand_data[1367],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14945 */
  {
    "log10xf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_log10xf2 },
    &operand_data[10392],
    2,
    4,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14957 */
  {
    "log10sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_log10sf2 },
    &operand_data[1365],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14957 */
  {
    "log10df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_log10df2 },
    &operand_data[1367],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14975 */
  {
    "log2xf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_log2xf2 },
    &operand_data[10392],
    2,
    4,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14987 */
  {
    "log2sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_log2sf2 },
    &operand_data[1365],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:14987 */
  {
    "log2df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_log2df2 },
    &operand_data[1367],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15034 */
  {
    "log1pxf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_log1pxf2 },
    &operand_data[1369],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15044 */
  {
    "log1psf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_log1psf2 },
    &operand_data[1365],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15044 */
  {
    "log1pdf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_log1pdf2 },
    &operand_data[1367],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15092 */
  {
    "logbxf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_logbxf2 },
    &operand_data[1369],
    2,
    2,
    2,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15102 */
  {
    "logbsf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_logbsf2 },
    &operand_data[1365],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15102 */
  {
    "logbdf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_logbdf2 },
    &operand_data[1367],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15118 */
  {
    "ilogbxf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ilogbxf2 },
    &operand_data[1353],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15137 */
  {
    "ilogbsf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ilogbsf2 },
    &operand_data[10403],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15137 */
  {
    "ilogbdf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ilogbdf2 },
    &operand_data[10405],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15184 */
  {
    "expNcorexf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_expNcorexf3 },
    &operand_data[10229],
    3,
    3,
    16,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15208 */
  {
    "expxf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_expxf2 },
    &operand_data[1369],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15223 */
  {
    "expsf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_expsf2 },
    &operand_data[10376],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15223 */
  {
    "expdf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_expdf2 },
    &operand_data[10379],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15242 */
  {
    "exp10xf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_exp10xf2 },
    &operand_data[1369],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15257 */
  {
    "exp10sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_exp10sf2 },
    &operand_data[10376],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15257 */
  {
    "exp10df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_exp10df2 },
    &operand_data[10379],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15276 */
  {
    "exp2xf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_exp2xf2 },
    &operand_data[1369],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15291 */
  {
    "exp2sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_exp2sf2 },
    &operand_data[10376],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15291 */
  {
    "exp2df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_exp2df2 },
    &operand_data[10379],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15310 */
  {
    "expm1xf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_expm1xf2 },
    &operand_data[1369],
    2,
    2,
    28,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15347 */
  {
    "expm1sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_expm1sf2 },
    &operand_data[10376],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15347 */
  {
    "expm1df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_expm1df2 },
    &operand_data[10379],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15366 */
  {
    "ldexpxf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ldexpxf3 },
    &operand_data[10407],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15384 */
  {
    "ldexpsf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ldexpsf3 },
    &operand_data[10410],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15384 */
  {
    "ldexpdf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ldexpdf3 },
    &operand_data[10413],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15404 */
  {
    "scalbxf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_scalbxf3 },
    &operand_data[10416],
    3,
    3,
    3,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15418 */
  {
    "scalbsf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_scalbsf3 },
    &operand_data[10376],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15418 */
  {
    "scalbdf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_scalbdf3 },
    &operand_data[10379],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15440 */
  {
    "significandxf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_significandxf2 },
    &operand_data[1369],
    2,
    2,
    2,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15450 */
  {
    "significandsf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_significandsf2 },
    &operand_data[1365],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15450 */
  {
    "significanddf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_significanddf2 },
    &operand_data[1367],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15503 */
  {
    "rintsf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rintsf2 },
    &operand_data[1365],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15503 */
  {
    "rintdf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rintdf2 },
    &operand_data[1367],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15524 */
  {
    "roundsf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_roundsf2 },
    &operand_data[10233],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15524 */
  {
    "rounddf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rounddf2 },
    &operand_data[10236],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15524 */
  {
    "roundxf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_roundxf2 },
    &operand_data[10418],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15674 */
  {
    "lrintxfhi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lrintxfhi2 },
    &operand_data[1383],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15674 */
  {
    "lrintxfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lrintxfsi2 },
    &operand_data[1385],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15674 */
  {
    "lrintxfdi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lrintxfdi2 },
    &operand_data[1342],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15680 */
  {
    "lrintsfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lrintsfsi2 },
    &operand_data[10164],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15680 */
  {
    "lrintdfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lrintdfsi2 },
    &operand_data[10166],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15686 */
  {
    "lroundsfhi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lroundsfhi2 },
    &operand_data[10168],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15686 */
  {
    "lrounddfhi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lrounddfhi2 },
    &operand_data[10170],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15686 */
  {
    "lroundxfhi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lroundxfhi2 },
    &operand_data[1383],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15686 */
  {
    "lroundsfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lroundsfsi2 },
    &operand_data[10164],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15686 */
  {
    "lrounddfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lrounddfsi2 },
    &operand_data[10166],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15686 */
  {
    "lroundxfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lroundxfsi2 },
    &operand_data[1385],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15686 */
  {
    "lroundsfdi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lroundsfdi2 },
    &operand_data[10160],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15686 */
  {
    "lrounddfdi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lrounddfdi2 },
    &operand_data[10162],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15686 */
  {
    "lroundxfdi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lroundxfdi2 },
    &operand_data[1342],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15781 */
  {
    "floorxf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floorxf2 },
    &operand_data[1369],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15781 */
  {
    "ceilxf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ceilxf2 },
    &operand_data[1369],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15781 */
  {
    "btruncxf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_btruncxf2 },
    &operand_data[1369],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15789 */
  {
    "floorsf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floorsf2 },
    &operand_data[1365],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15789 */
  {
    "ceilsf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ceilsf2 },
    &operand_data[1365],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15789 */
  {
    "btruncsf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_btruncsf2 },
    &operand_data[1365],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15789 */
  {
    "floordf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floordf2 },
    &operand_data[1367],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15789 */
  {
    "ceildf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ceildf2 },
    &operand_data[1367],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15789 */
  {
    "btruncdf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_btruncdf2 },
    &operand_data[1367],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15875 */
  {
    "nearbyintxf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_nearbyintxf2 },
    &operand_data[1369],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15883 */
  {
    "nearbyintsf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_nearbyintsf2 },
    &operand_data[1365],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:15883 */
  {
    "nearbyintdf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_nearbyintdf2 },
    &operand_data[1367],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16048 */
  {
    "lfloorxfhi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lfloorxfhi2 },
    &operand_data[1383],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16048 */
  {
    "lceilxfhi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lceilxfhi2 },
    &operand_data[1383],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16048 */
  {
    "lfloorxfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lfloorxfsi2 },
    &operand_data[1385],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16048 */
  {
    "lceilxfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lceilxfsi2 },
    &operand_data[1385],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16048 */
  {
    "lfloorxfdi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lfloorxfdi2 },
    &operand_data[1342],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16048 */
  {
    "lceilxfdi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lceilxfdi2 },
    &operand_data[1342],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16057 */
  {
    "lfloorsfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lfloorsfsi2 },
    &operand_data[10164],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16057 */
  {
    "lceilsfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lceilsfsi2 },
    &operand_data[10164],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16057 */
  {
    "lfloordfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lfloordfsi2 },
    &operand_data[10166],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16057 */
  {
    "lceildfsi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lceildfsi2 },
    &operand_data[10166],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16111 */
  {
    "isinfxf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_isinfxf2 },
    &operand_data[1353],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16133 */
  {
    "isinfsf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_isinfsf2 },
    &operand_data[10172],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16133 */
  {
    "isinfdf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_isinfdf2 },
    &operand_data[10177],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16165 */
  {
    "signbittf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_signbittf2 },
    &operand_data[10420],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16190 */
  {
    "signbitxf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_signbitxf2 },
    &operand_data[1353],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16216 */
  {
    "signbitdf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_signbitdf2 },
    &operand_data[10405],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16238 */
  {
    "signbitsf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_signbitsf2 },
    &operand_data[10403],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16262 */
  {
    "movmemsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmemsi },
    &operand_data[10422],
    9,
    9,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16287 */
  {
    "strmov",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_strmov },
    &operand_data[10431],
    4,
    4,
    4,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16320 */
  {
    "strmov_singleop",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_strmov_singleop },
    &operand_data[10431],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16403 */
  {
    "rep_mov",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rep_mov },
    &operand_data[10437],
    7,
    7,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16477 */
  {
    "setmemsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_setmemsi },
    &operand_data[10444],
    9,
    9,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16502 */
  {
    "strset",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_strset },
    &operand_data[10431],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16532 */
  {
    "strset_singleop",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_strset_singleop },
    &operand_data[10439],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16606 */
  {
    "rep_stos",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rep_stos },
    &operand_data[10453],
    5,
    5,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16678 */
  {
    "cmpstrnsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cmpstrnsi },
    &operand_data[10458],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16763 */
  {
    "cmpintqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cmpintqi },
    &operand_data[944],
    1,
    1,
    4,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16781 */
  {
    "cmpstrnqi_nz_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cmpstrnqi_nz_1 },
    &operand_data[10463],
    6,
    6,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16819 */
  {
    "cmpstrnqi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cmpstrnqi_1 },
    &operand_data[10463],
    6,
    6,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16861 */
  {
    "strlensi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_strlensi },
    &operand_data[10469],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16861 */
  {
    "strlendi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_strlendi },
    &operand_data[10473],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16875 */
  {
    "strlenqi_1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_strlenqi_1 },
    &operand_data[10477],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16985 */
  {
    "movqicc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movqicc },
    &operand_data[10480],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16985 */
  {
    "movhicc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movhicc },
    &operand_data[10484],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16985 */
  {
    "movsicc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movsicc },
    &operand_data[10488],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:16997 */
  {
    "x86_movsicc_0_m1",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_x86_movsicc_0_m1 },
    &operand_data[10492],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:17202 */
  {
    "movsfcc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movsfcc },
    &operand_data[10495],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:17202 */
  {
    "movdfcc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movdfcc },
    &operand_data[10499],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:17202 */
  {
    "movxfcc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movxfcc },
    &operand_data[10503],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:17437 */
  {
    "addqicc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addqicc },
    &operand_data[10507],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:17437 */
  {
    "addhicc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addhicc },
    &operand_data[10511],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:17437 */
  {
    "addsicc",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addsicc },
    &operand_data[10515],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:17521 */
  {
    "allocate_stack",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_allocate_stack },
    &operand_data[10519],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:17558 */
  {
    "probe_stack",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_probe_stack },
    &operand_data[10432],
    1,
    1,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:17604 */
  {
    "builtin_setjmp_receiver",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_builtin_setjmp_receiver },
    &operand_data[788],
    1,
    1,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:18573 */
  {
    "prefetch",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_prefetch },
    &operand_data[10521],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:18665 */
  {
    "stack_protect_set",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_stack_protect_set },
    &operand_data[10467],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:18707 */
  {
    "stack_protect_test",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_stack_protect_test },
    &operand_data[10524],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:19078 */
  {
    "lwp_llwpcb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lwp_llwpcb },
    &operand_data[268],
    1,
    1,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:19092 */
  {
    "lwp_slwpcb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lwp_slwpcb },
    &operand_data[268],
    1,
    1,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:19116 */
  {
    "lwp_lwpvalsi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lwp_lwpvalsi3 },
    &operand_data[10527],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:19137 */
  {
    "lwp_lwpinssi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lwp_lwpinssi3 },
    &operand_data[10531],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:19210 */
  {
    "pause",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_pause },
    &operand_data[0],
    0,
    0,
    2,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:19229 */
  {
    "xbegin",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xbegin },
    &operand_data[935],
    1,
    1,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:19279 */
  {
    "xtest",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xtest },
    &operand_data[944],
    1,
    1,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:19354 */
  {
    "bnd32_mk",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_bnd32_mk },
    &operand_data[10535],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:19354 */
  {
    "bnd64_mk",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_bnd64_mk },
    &operand_data[10538],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:19382 */
  {
    "movbnd32",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movbnd32 },
    &operand_data[10541],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:19382 */
  {
    "movbnd64",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movbnd64 },
    &operand_data[10543],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:19395 */
  {
    "bnd32_cl",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_bnd32_cl },
    &operand_data[10545],
    2,
    2,
    2,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:19395 */
  {
    "bnd32_cu",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_bnd32_cu },
    &operand_data[10545],
    2,
    2,
    2,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:19395 */
  {
    "bnd32_cn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_bnd32_cn },
    &operand_data[10545],
    2,
    2,
    2,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:19395 */
  {
    "bnd64_cl",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_bnd64_cl },
    &operand_data[10547],
    2,
    2,
    2,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:19395 */
  {
    "bnd64_cu",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_bnd64_cu },
    &operand_data[10547],
    2,
    2,
    2,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:19395 */
  {
    "bnd64_cn",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_bnd64_cn },
    &operand_data[10547],
    2,
    2,
    2,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:19418 */
  {
    "bnd32_ldx",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_bnd32_ldx },
    &operand_data[10549],
    3,
    3,
    2,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:19418 */
  {
    "bnd64_ldx",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_bnd64_ldx },
    &operand_data[10552],
    3,
    3,
    2,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:19453 */
  {
    "bnd32_stx",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_bnd32_stx },
    &operand_data[10555],
    3,
    3,
    3,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:19453 */
  {
    "bnd64_stx",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_bnd64_stx },
    &operand_data[10558],
    3,
    3,
    3,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:19509 */
  {
    "rdpkru",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rdpkru },
    &operand_data[935],
    1,
    1,
    2,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/i386.md:19530 */
  {
    "wrpkru",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_wrpkru },
    &operand_data[935],
    1,
    1,
    2,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:70 */
  {
    "movv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv8qi },
    &operand_data[10561],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:70 */
  {
    "movv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv4hi },
    &operand_data[10563],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:70 */
  {
    "movv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv2si },
    &operand_data[10565],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:70 */
  {
    "movv1di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv1di },
    &operand_data[10567],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:70 */
  {
    "movv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv2sf },
    &operand_data[10569],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:214 */
  {
    "movmisalignv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv8qi },
    &operand_data[10561],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:214 */
  {
    "movmisalignv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv4hi },
    &operand_data[10563],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:214 */
  {
    "movmisalignv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv2si },
    &operand_data[10565],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:214 */
  {
    "movmisalignv1di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv1di },
    &operand_data[10567],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:214 */
  {
    "movmisalignv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv2sf },
    &operand_data[10569],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:238 */
  {
    "mmx_addv2sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_addv2sf3 },
    &operand_data[10571],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:256 */
  {
    "mmx_subv2sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_subv2sf3 },
    &operand_data[10574],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:262 */
  {
    "mmx_subrv2sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_subrv2sf3 },
    &operand_data[10575],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:280 */
  {
    "mmx_mulv2sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_mulv2sf3 },
    &operand_data[10571],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:297 */
  {
    "mmx_smaxv2sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_smaxv2sf3 },
    &operand_data[10571],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:297 */
  {
    "mmx_sminv2sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_sminv2sf3 },
    &operand_data[10571],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:460 */
  {
    "mmx_eqv2sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_eqv2sf3 },
    &operand_data[10578],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:582 */
  {
    "vec_setv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv2sf },
    &operand_data[10581],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:644 */
  {
    "vec_extractv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extractv2sf },
    &operand_data[10584],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:655 */
  {
    "vec_initv2sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_initv2sf },
    &operand_data[10587],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:670 */
  {
    "mmx_addv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_addv8qi3 },
    &operand_data[10589],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:670 */
  {
    "mmx_subv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_subv8qi3 },
    &operand_data[10589],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:670 */
  {
    "mmx_addv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_addv4hi3 },
    &operand_data[10592],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:670 */
  {
    "mmx_subv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_subv4hi3 },
    &operand_data[10592],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:670 */
  {
    "mmx_addv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_addv2si3 },
    &operand_data[10595],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:670 */
  {
    "mmx_subv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_subv2si3 },
    &operand_data[10595],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:670 */
  {
    "mmx_addv1di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_addv1di3 },
    &operand_data[10598],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:670 */
  {
    "mmx_subv1di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_subv1di3 },
    &operand_data[10598],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:689 */
  {
    "mmx_ssaddv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_ssaddv8qi3 },
    &operand_data[10589],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:689 */
  {
    "mmx_usaddv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_usaddv8qi3 },
    &operand_data[10589],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:689 */
  {
    "mmx_sssubv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_sssubv8qi3 },
    &operand_data[10589],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:689 */
  {
    "mmx_ussubv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_ussubv8qi3 },
    &operand_data[10589],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:689 */
  {
    "mmx_ssaddv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_ssaddv4hi3 },
    &operand_data[10592],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:689 */
  {
    "mmx_usaddv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_usaddv4hi3 },
    &operand_data[10592],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:689 */
  {
    "mmx_sssubv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_sssubv4hi3 },
    &operand_data[10592],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:689 */
  {
    "mmx_ussubv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_ussubv4hi3 },
    &operand_data[10592],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:707 */
  {
    "mmx_mulv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_mulv4hi3 },
    &operand_data[10592],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:723 */
  {
    "mmx_smulv4hi3_highpart",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_smulv4hi3_highpart },
    &operand_data[10592],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:751 */
  {
    "mmx_umulv4hi3_highpart",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_umulv4hi3_highpart },
    &operand_data[10592],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:780 */
  {
    "mmx_pmaddwd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_pmaddwd },
    &operand_data[10601],
    3,
    3,
    2,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:826 */
  {
    "mmx_pmulhrwv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_pmulhrwv4hi3 },
    &operand_data[10592],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:861 */
  {
    "sse2_umulv1siv1di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_umulv1siv1di3 },
    &operand_data[10604],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:891 */
  {
    "mmx_smaxv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_smaxv4hi3 },
    &operand_data[10592],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:891 */
  {
    "mmx_sminv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_sminv4hi3 },
    &operand_data[10592],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:910 */
  {
    "mmx_umaxv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_umaxv8qi3 },
    &operand_data[10589],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:910 */
  {
    "mmx_uminv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_uminv8qi3 },
    &operand_data[10589],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:963 */
  {
    "mmx_eqv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_eqv8qi3 },
    &operand_data[10589],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:963 */
  {
    "mmx_eqv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_eqv4hi3 },
    &operand_data[10592],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:963 */
  {
    "mmx_eqv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_eqv2si3 },
    &operand_data[10595],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:1007 */
  {
    "mmx_andv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_andv8qi3 },
    &operand_data[10589],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:1007 */
  {
    "mmx_iorv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_iorv8qi3 },
    &operand_data[10589],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:1007 */
  {
    "mmx_xorv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_xorv8qi3 },
    &operand_data[10589],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:1007 */
  {
    "mmx_andv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_andv4hi3 },
    &operand_data[10592],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:1007 */
  {
    "mmx_iorv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_iorv4hi3 },
    &operand_data[10592],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:1007 */
  {
    "mmx_xorv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_xorv4hi3 },
    &operand_data[10592],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:1007 */
  {
    "mmx_andv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_andv2si3 },
    &operand_data[10595],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:1007 */
  {
    "mmx_iorv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_iorv2si3 },
    &operand_data[10595],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:1007 */
  {
    "mmx_xorv2si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_xorv2si3 },
    &operand_data[10595],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:1149 */
  {
    "mmx_pinsrw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_pinsrw },
    &operand_data[10607],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:1195 */
  {
    "mmx_pshufw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_pshufw },
    &operand_data[10611],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:1276 */
  {
    "vec_setv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv2si },
    &operand_data[10614],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:1347 */
  {
    "vec_extractv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extractv2si },
    &operand_data[10617],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:1358 */
  {
    "vec_initv2si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_initv2si },
    &operand_data[10620],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:1367 */
  {
    "vec_setv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv4hi },
    &operand_data[10622],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:1378 */
  {
    "vec_extractv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extractv4hi },
    &operand_data[10625],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:1389 */
  {
    "vec_initv4hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_initv4hi },
    &operand_data[10628],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:1398 */
  {
    "vec_setv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv8qi },
    &operand_data[10630],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:1409 */
  {
    "vec_extractv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extractv8qi },
    &operand_data[10633],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:1420 */
  {
    "vec_initv8qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_initv8qi },
    &operand_data[10636],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:1435 */
  {
    "mmx_uavgv8qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_uavgv8qi3 },
    &operand_data[10589],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:1487 */
  {
    "mmx_uavgv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_uavgv4hi3 },
    &operand_data[10592],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:1541 */
  {
    "mmx_maskmovq",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_maskmovq },
    &operand_data[10638],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:1562 */
  {
    "mmx_emms",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_emms },
    &operand_data[0],
    0,
    0,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/mmx.md:1595 */
  {
    "mmx_femms",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mmx_femms },
    &operand_data[0],
    0,
    0,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:841 */
  {
    "movv64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv64qi },
    &operand_data[10641],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:841 */
  {
    "movv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv32qi },
    &operand_data[10643],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:841 */
  {
    "movv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv16qi },
    &operand_data[10645],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:841 */
  {
    "movv32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv32hi },
    &operand_data[10647],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:841 */
  {
    "movv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv16hi },
    &operand_data[10649],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:841 */
  {
    "movv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv8hi },
    &operand_data[10651],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:841 */
  {
    "movv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv16si },
    &operand_data[10653],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:841 */
  {
    "movv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv8si },
    &operand_data[10655],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:841 */
  {
    "movv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv4si },
    &operand_data[10657],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:841 */
  {
    "movv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv8di },
    &operand_data[10659],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:841 */
  {
    "movv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv4di },
    &operand_data[10661],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:841 */
  {
    "movv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv2di },
    &operand_data[10663],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:841 */
  {
    "movv4ti",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv4ti },
    &operand_data[10665],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:841 */
  {
    "movv2ti",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv2ti },
    &operand_data[10667],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:841 */
  {
    "movv1ti",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv1ti },
    &operand_data[10669],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:841 */
  {
    "movv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv16sf },
    &operand_data[10671],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:841 */
  {
    "movv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv8sf },
    &operand_data[10673],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:841 */
  {
    "movv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv4sf },
    &operand_data[10675],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:841 */
  {
    "movv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv8df },
    &operand_data[10677],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:841 */
  {
    "movv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv4df },
    &operand_data[10679],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:841 */
  {
    "movv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv2df },
    &operand_data[10681],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1171 */
  {
    "movmisalignv64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv64qi },
    &operand_data[10641],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1171 */
  {
    "movmisalignv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv32qi },
    &operand_data[10643],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1171 */
  {
    "movmisalignv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv16qi },
    &operand_data[10645],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1171 */
  {
    "movmisalignv32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv32hi },
    &operand_data[10647],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1171 */
  {
    "movmisalignv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv16hi },
    &operand_data[10649],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1171 */
  {
    "movmisalignv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv8hi },
    &operand_data[10651],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1171 */
  {
    "movmisalignv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv16si },
    &operand_data[10653],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1171 */
  {
    "movmisalignv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv8si },
    &operand_data[10655],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1171 */
  {
    "movmisalignv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv4si },
    &operand_data[10657],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1171 */
  {
    "movmisalignv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv8di },
    &operand_data[10659],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1171 */
  {
    "movmisalignv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv4di },
    &operand_data[10661],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1171 */
  {
    "movmisalignv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv2di },
    &operand_data[10663],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1171 */
  {
    "movmisalignv4ti",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv4ti },
    &operand_data[10665],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1171 */
  {
    "movmisalignv2ti",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv2ti },
    &operand_data[10667],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1171 */
  {
    "movmisalignv1ti",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv1ti },
    &operand_data[10669],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1171 */
  {
    "movmisalignv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv16sf },
    &operand_data[10671],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1171 */
  {
    "movmisalignv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv8sf },
    &operand_data[10673],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1171 */
  {
    "movmisalignv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv4sf },
    &operand_data[10675],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1171 */
  {
    "movmisalignv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv8df },
    &operand_data[10677],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1171 */
  {
    "movmisalignv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv4df },
    &operand_data[10679],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1171 */
  {
    "movmisalignv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movmisalignv2df },
    &operand_data[10681],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1288 */
  {
    "storentsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_storentsi },
    &operand_data[10683],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1288 */
  {
    "storentsf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_storentsf },
    &operand_data[10685],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1288 */
  {
    "storentdf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_storentdf },
    &operand_data[10687],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1288 */
  {
    "storentv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_storentv8di },
    &operand_data[10689],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1288 */
  {
    "storentv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_storentv4di },
    &operand_data[10691],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1288 */
  {
    "storentv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_storentv2di },
    &operand_data[10693],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1288 */
  {
    "storentv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_storentv16sf },
    &operand_data[10695],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1288 */
  {
    "storentv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_storentv8sf },
    &operand_data[10697],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1288 */
  {
    "storentv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_storentv4sf },
    &operand_data[10699],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1288 */
  {
    "storentv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_storentv8df },
    &operand_data[10701],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1288 */
  {
    "storentv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_storentv4df },
    &operand_data[10703],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1288 */
  {
    "storentv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_storentv2df },
    &operand_data[10705],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1315 */
  {
    "kmovb",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_kmovb },
    &operand_data[10202],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1315 */
  {
    "kmovw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_kmovw },
    &operand_data[10205],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1315 */
  {
    "kmovd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_kmovd },
    &operand_data[844],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1315 */
  {
    "kmovq",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_kmovq },
    &operand_data[848],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1503 */
  {
    "absv16sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv16sf2 },
    &operand_data[10707],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1503 */
  {
    "negv16sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negv16sf2 },
    &operand_data[10707],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1503 */
  {
    "absv8sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv8sf2 },
    &operand_data[10709],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1503 */
  {
    "negv8sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negv8sf2 },
    &operand_data[10709],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1503 */
  {
    "absv4sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv4sf2 },
    &operand_data[10711],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1503 */
  {
    "negv4sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negv4sf2 },
    &operand_data[10711],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1503 */
  {
    "absv8df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv8df2 },
    &operand_data[10713],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1503 */
  {
    "negv8df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negv8df2 },
    &operand_data[10713],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1503 */
  {
    "absv4df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv4df2 },
    &operand_data[10715],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1503 */
  {
    "negv4df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negv4df2 },
    &operand_data[10715],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1503 */
  {
    "absv2df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv2df2 },
    &operand_data[10717],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1503 */
  {
    "negv2df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negv2df2 },
    &operand_data[10717],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1548 */
  {
    "addv16sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv16sf3 },
    &operand_data[10719],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1548 */
  {
    "addv16sf3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv16sf3_round },
    &operand_data[10722],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1548 */
  {
    "addv16sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv16sf3_mask },
    &operand_data[10726],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1548 */
  {
    "addv16sf3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv16sf3_mask_round },
    &operand_data[10731],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1548 */
  {
    "subv16sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv16sf3 },
    &operand_data[10719],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1548 */
  {
    "subv16sf3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv16sf3_round },
    &operand_data[10722],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1548 */
  {
    "subv16sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv16sf3_mask },
    &operand_data[10726],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1548 */
  {
    "subv16sf3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv16sf3_mask_round },
    &operand_data[10731],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1548 */
  {
    "addv8sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv8sf3 },
    &operand_data[10737],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1548 */
  {
    "addv8sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv8sf3_mask },
    &operand_data[10737],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1548 */
  {
    "subv8sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv8sf3 },
    &operand_data[10737],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1548 */
  {
    "subv8sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv8sf3_mask },
    &operand_data[10737],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1548 */
  {
    "addv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv4sf3 },
    &operand_data[10742],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1548 */
  {
    "addv4sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv4sf3_mask },
    &operand_data[10742],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1548 */
  {
    "subv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv4sf3 },
    &operand_data[10742],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1548 */
  {
    "subv4sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv4sf3_mask },
    &operand_data[10742],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1548 */
  {
    "addv8df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv8df3 },
    &operand_data[10747],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1548 */
  {
    "addv8df3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv8df3_round },
    &operand_data[10750],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1548 */
  {
    "addv8df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv8df3_mask },
    &operand_data[10754],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1548 */
  {
    "addv8df3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv8df3_mask_round },
    &operand_data[10759],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1548 */
  {
    "subv8df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv8df3 },
    &operand_data[10747],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1548 */
  {
    "subv8df3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv8df3_round },
    &operand_data[10750],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1548 */
  {
    "subv8df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv8df3_mask },
    &operand_data[10754],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1548 */
  {
    "subv8df3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv8df3_mask_round },
    &operand_data[10759],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1548 */
  {
    "addv4df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv4df3 },
    &operand_data[10765],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1548 */
  {
    "addv4df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv4df3_mask },
    &operand_data[10765],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1548 */
  {
    "subv4df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv4df3 },
    &operand_data[10765],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1548 */
  {
    "subv4df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv4df3_mask },
    &operand_data[10765],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1548 */
  {
    "addv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv2df3 },
    &operand_data[10770],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1548 */
  {
    "addv2df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv2df3_mask },
    &operand_data[10770],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1548 */
  {
    "subv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv2df3 },
    &operand_data[10770],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1548 */
  {
    "subv2df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv2df3_mask },
    &operand_data[10770],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1587 */
  {
    "mulv16sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv16sf3 },
    &operand_data[10719],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1587 */
  {
    "mulv16sf3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv16sf3_round },
    &operand_data[10722],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1587 */
  {
    "mulv16sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv16sf3_mask },
    &operand_data[10726],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1587 */
  {
    "mulv16sf3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv16sf3_mask_round },
    &operand_data[10731],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1587 */
  {
    "mulv8sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv8sf3 },
    &operand_data[10737],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1587 */
  {
    "mulv8sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv8sf3_mask },
    &operand_data[10737],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1587 */
  {
    "mulv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv4sf3 },
    &operand_data[10742],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1587 */
  {
    "mulv4sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv4sf3_mask },
    &operand_data[10742],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1587 */
  {
    "mulv8df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv8df3 },
    &operand_data[10747],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1587 */
  {
    "mulv8df3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv8df3_round },
    &operand_data[10750],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1587 */
  {
    "mulv8df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv8df3_mask },
    &operand_data[10754],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1587 */
  {
    "mulv8df3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv8df3_mask_round },
    &operand_data[10759],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1587 */
  {
    "mulv4df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv4df3 },
    &operand_data[10765],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1587 */
  {
    "mulv4df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv4df3_mask },
    &operand_data[10765],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1587 */
  {
    "mulv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv2df3 },
    &operand_data[10770],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1587 */
  {
    "mulv2df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv2df3_mask },
    &operand_data[10770],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1628 */
  {
    "divv8df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_divv8df3 },
    &operand_data[10775],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1628 */
  {
    "divv4df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_divv4df3 },
    &operand_data[10778],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1628 */
  {
    "divv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_divv2df3 },
    &operand_data[10781],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1635 */
  {
    "divv16sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_divv16sf3 },
    &operand_data[10784],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1635 */
  {
    "divv8sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_divv8sf3 },
    &operand_data[10787],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1635 */
  {
    "divv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_divv4sf3 },
    &operand_data[10790],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1723 */
  {
    "sqrtv8df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sqrtv8df2 },
    &operand_data[10747],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1723 */
  {
    "sqrtv4df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sqrtv4df2 },
    &operand_data[10765],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1723 */
  {
    "sqrtv2df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sqrtv2df2 },
    &operand_data[10770],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1728 */
  {
    "sqrtv16sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sqrtv16sf2 },
    &operand_data[10719],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1728 */
  {
    "sqrtv8sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sqrtv8sf2 },
    &operand_data[10737],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1728 */
  {
    "sqrtv4sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sqrtv4sf2 },
    &operand_data[10742],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1776 */
  {
    "rsqrtv8sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rsqrtv8sf2 },
    &operand_data[10737],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1776 */
  {
    "rsqrtv4sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rsqrtv4sf2 },
    &operand_data[10742],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1786 */
  {
    "rsqrtv16sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rsqrtv16sf2 },
    &operand_data[10719],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1848 */
  {
    "smaxv16sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv16sf3 },
    &operand_data[10719],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1848 */
  {
    "smaxv16sf3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv16sf3_round },
    &operand_data[10793],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1848 */
  {
    "smaxv16sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv16sf3_mask },
    &operand_data[10726],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1848 */
  {
    "smaxv16sf3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv16sf3_mask_round },
    &operand_data[10797],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1848 */
  {
    "sminv16sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv16sf3 },
    &operand_data[10719],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1848 */
  {
    "sminv16sf3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv16sf3_round },
    &operand_data[10793],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1848 */
  {
    "sminv16sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv16sf3_mask },
    &operand_data[10726],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1848 */
  {
    "sminv16sf3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv16sf3_mask_round },
    &operand_data[10797],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1848 */
  {
    "smaxv8sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv8sf3 },
    &operand_data[10737],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1848 */
  {
    "smaxv8sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv8sf3_mask },
    &operand_data[10737],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1848 */
  {
    "sminv8sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv8sf3 },
    &operand_data[10737],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1848 */
  {
    "sminv8sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv8sf3_mask },
    &operand_data[10737],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1848 */
  {
    "smaxv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv4sf3 },
    &operand_data[10742],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1848 */
  {
    "smaxv4sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv4sf3_mask },
    &operand_data[10742],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1848 */
  {
    "sminv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv4sf3 },
    &operand_data[10742],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1848 */
  {
    "sminv4sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv4sf3_mask },
    &operand_data[10742],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1848 */
  {
    "smaxv8df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv8df3 },
    &operand_data[10747],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1848 */
  {
    "smaxv8df3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv8df3_round },
    &operand_data[10803],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1848 */
  {
    "smaxv8df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv8df3_mask },
    &operand_data[10754],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1848 */
  {
    "smaxv8df3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv8df3_mask_round },
    &operand_data[10807],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1848 */
  {
    "sminv8df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv8df3 },
    &operand_data[10747],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1848 */
  {
    "sminv8df3_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv8df3_round },
    &operand_data[10803],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1848 */
  {
    "sminv8df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv8df3_mask },
    &operand_data[10754],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1848 */
  {
    "sminv8df3_mask_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv8df3_mask_round },
    &operand_data[10807],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1848 */
  {
    "smaxv4df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv4df3 },
    &operand_data[10765],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1848 */
  {
    "smaxv4df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv4df3_mask },
    &operand_data[10765],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1848 */
  {
    "sminv4df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv4df3 },
    &operand_data[10765],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1848 */
  {
    "sminv4df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv4df3_mask },
    &operand_data[10765],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1848 */
  {
    "smaxv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv2df3 },
    &operand_data[10770],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1848 */
  {
    "smaxv2df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv2df3_mask },
    &operand_data[10770],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1848 */
  {
    "sminv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv2df3 },
    &operand_data[10770],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:1848 */
  {
    "sminv2df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv2df3_mask },
    &operand_data[10770],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2139 */
  {
    "sse3_haddv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse3_haddv2df3 },
    &operand_data[10781],
    3,
    3,
    2,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2316 */
  {
    "reduc_plus_scal_v8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_plus_scal_v8df },
    &operand_data[10813],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2327 */
  {
    "reduc_plus_scal_v4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_plus_scal_v4df },
    &operand_data[10815],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2342 */
  {
    "reduc_plus_scal_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_plus_scal_v2df },
    &operand_data[10817],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2353 */
  {
    "reduc_plus_scal_v16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_plus_scal_v16sf },
    &operand_data[10819],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2364 */
  {
    "reduc_plus_scal_v8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_plus_scal_v8sf },
    &operand_data[10821],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2380 */
  {
    "reduc_plus_scal_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_plus_scal_v4sf },
    &operand_data[10823],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2408 */
  {
    "reduc_smax_scal_v32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smax_scal_v32qi },
    &operand_data[10825],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2408 */
  {
    "reduc_smin_scal_v32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smin_scal_v32qi },
    &operand_data[10825],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2408 */
  {
    "reduc_smax_scal_v16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smax_scal_v16hi },
    &operand_data[10827],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2408 */
  {
    "reduc_smin_scal_v16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smin_scal_v16hi },
    &operand_data[10827],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2408 */
  {
    "reduc_smax_scal_v8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smax_scal_v8si },
    &operand_data[10829],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2408 */
  {
    "reduc_smin_scal_v8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smin_scal_v8si },
    &operand_data[10829],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2408 */
  {
    "reduc_smax_scal_v4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smax_scal_v4di },
    &operand_data[10831],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2408 */
  {
    "reduc_smin_scal_v4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smin_scal_v4di },
    &operand_data[10831],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2408 */
  {
    "reduc_smax_scal_v8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smax_scal_v8sf },
    &operand_data[10821],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2408 */
  {
    "reduc_smin_scal_v8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smin_scal_v8sf },
    &operand_data[10821],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2408 */
  {
    "reduc_smax_scal_v4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smax_scal_v4df },
    &operand_data[10815],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2408 */
  {
    "reduc_smin_scal_v4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smin_scal_v4df },
    &operand_data[10815],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2408 */
  {
    "reduc_smax_scal_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smax_scal_v4sf },
    &operand_data[10823],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2408 */
  {
    "reduc_smin_scal_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smin_scal_v4sf },
    &operand_data[10823],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2408 */
  {
    "reduc_smax_scal_v64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smax_scal_v64qi },
    &operand_data[10833],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2408 */
  {
    "reduc_smin_scal_v64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smin_scal_v64qi },
    &operand_data[10833],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2408 */
  {
    "reduc_smax_scal_v32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smax_scal_v32hi },
    &operand_data[10835],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2408 */
  {
    "reduc_smin_scal_v32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smin_scal_v32hi },
    &operand_data[10835],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2408 */
  {
    "reduc_smax_scal_v16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smax_scal_v16si },
    &operand_data[10837],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2408 */
  {
    "reduc_smin_scal_v16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smin_scal_v16si },
    &operand_data[10837],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2408 */
  {
    "reduc_smax_scal_v8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smax_scal_v8di },
    &operand_data[10839],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2408 */
  {
    "reduc_smin_scal_v8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smin_scal_v8di },
    &operand_data[10839],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2408 */
  {
    "reduc_smax_scal_v16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smax_scal_v16sf },
    &operand_data[10819],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2408 */
  {
    "reduc_smin_scal_v16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smin_scal_v16sf },
    &operand_data[10819],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2408 */
  {
    "reduc_smax_scal_v8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smax_scal_v8df },
    &operand_data[10813],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2408 */
  {
    "reduc_smin_scal_v8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_smin_scal_v8df },
    &operand_data[10813],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2420 */
  {
    "reduc_umax_scal_v16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_umax_scal_v16si },
    &operand_data[10837],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2420 */
  {
    "reduc_umin_scal_v16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_umin_scal_v16si },
    &operand_data[10837],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2420 */
  {
    "reduc_umax_scal_v8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_umax_scal_v8di },
    &operand_data[10839],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2420 */
  {
    "reduc_umin_scal_v8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_umin_scal_v8di },
    &operand_data[10839],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2420 */
  {
    "reduc_umax_scal_v32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_umax_scal_v32hi },
    &operand_data[10835],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2420 */
  {
    "reduc_umin_scal_v32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_umin_scal_v32hi },
    &operand_data[10835],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2420 */
  {
    "reduc_umax_scal_v64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_umax_scal_v64qi },
    &operand_data[10833],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2420 */
  {
    "reduc_umin_scal_v64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_umin_scal_v64qi },
    &operand_data[10833],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2432 */
  {
    "reduc_umax_scal_v32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_umax_scal_v32qi },
    &operand_data[10825],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2432 */
  {
    "reduc_umin_scal_v32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_umin_scal_v32qi },
    &operand_data[10825],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2432 */
  {
    "reduc_umax_scal_v16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_umax_scal_v16hi },
    &operand_data[10827],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2432 */
  {
    "reduc_umin_scal_v16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_umin_scal_v16hi },
    &operand_data[10827],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2432 */
  {
    "reduc_umax_scal_v8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_umax_scal_v8si },
    &operand_data[10829],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2432 */
  {
    "reduc_umin_scal_v8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_umin_scal_v8si },
    &operand_data[10829],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2432 */
  {
    "reduc_umax_scal_v4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_umax_scal_v4di },
    &operand_data[10831],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2432 */
  {
    "reduc_umin_scal_v4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_umin_scal_v4di },
    &operand_data[10831],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2444 */
  {
    "reduc_umin_scal_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_reduc_umin_scal_v8hi },
    &operand_data[10841],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2723 */
  {
    "vec_cmpv16sihi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpv16sihi },
    &operand_data[10843],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2723 */
  {
    "vec_cmpv8siqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpv8siqi },
    &operand_data[10847],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2723 */
  {
    "vec_cmpv4siqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpv4siqi },
    &operand_data[10851],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2723 */
  {
    "vec_cmpv8diqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpv8diqi },
    &operand_data[10855],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2723 */
  {
    "vec_cmpv4diqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpv4diqi },
    &operand_data[10859],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2723 */
  {
    "vec_cmpv2diqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpv2diqi },
    &operand_data[10863],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2723 */
  {
    "vec_cmpv16sfhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpv16sfhi },
    &operand_data[10867],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2723 */
  {
    "vec_cmpv8sfqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpv8sfqi },
    &operand_data[10871],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2723 */
  {
    "vec_cmpv4sfqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpv4sfqi },
    &operand_data[10875],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2723 */
  {
    "vec_cmpv8dfqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpv8dfqi },
    &operand_data[10879],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2723 */
  {
    "vec_cmpv4dfqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpv4dfqi },
    &operand_data[10883],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2723 */
  {
    "vec_cmpv2dfqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpv2dfqi },
    &operand_data[10887],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2735 */
  {
    "vec_cmpv64qidi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpv64qidi },
    &operand_data[10891],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2735 */
  {
    "vec_cmpv16qihi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpv16qihi },
    &operand_data[10895],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2735 */
  {
    "vec_cmpv32qisi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpv32qisi },
    &operand_data[10899],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2735 */
  {
    "vec_cmpv32hisi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpv32hisi },
    &operand_data[10903],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2735 */
  {
    "vec_cmpv16hihi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpv16hihi },
    &operand_data[10907],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2735 */
  {
    "vec_cmpv8hiqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpv8hiqi },
    &operand_data[10911],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2747 */
  {
    "vec_cmpv32qiv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpv32qiv32qi },
    &operand_data[10915],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2747 */
  {
    "vec_cmpv16hiv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpv16hiv16hi },
    &operand_data[10919],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2747 */
  {
    "vec_cmpv8siv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpv8siv8si },
    &operand_data[10923],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2747 */
  {
    "vec_cmpv4div4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpv4div4di },
    &operand_data[10927],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2759 */
  {
    "vec_cmpv16qiv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpv16qiv16qi },
    &operand_data[10931],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2759 */
  {
    "vec_cmpv8hiv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpv8hiv8hi },
    &operand_data[10935],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2759 */
  {
    "vec_cmpv4siv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpv4siv4si },
    &operand_data[10939],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2771 */
  {
    "vec_cmpv2div2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpv2div2di },
    &operand_data[10943],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2783 */
  {
    "vec_cmpv8sfv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpv8sfv8si },
    &operand_data[10947],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2783 */
  {
    "vec_cmpv4dfv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpv4dfv4di },
    &operand_data[10951],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2795 */
  {
    "vec_cmpv4sfv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpv4sfv4si },
    &operand_data[10955],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2795 */
  {
    "vec_cmpv2dfv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpv2dfv2di },
    &operand_data[10959],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2807 */
  {
    "vec_cmpuv16sihi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpuv16sihi },
    &operand_data[10843],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2807 */
  {
    "vec_cmpuv8siqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpuv8siqi },
    &operand_data[10847],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2807 */
  {
    "vec_cmpuv4siqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpuv4siqi },
    &operand_data[10851],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2807 */
  {
    "vec_cmpuv8diqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpuv8diqi },
    &operand_data[10855],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2807 */
  {
    "vec_cmpuv4diqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpuv4diqi },
    &operand_data[10859],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2807 */
  {
    "vec_cmpuv2diqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpuv2diqi },
    &operand_data[10863],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2819 */
  {
    "vec_cmpuv64qidi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpuv64qidi },
    &operand_data[10891],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2819 */
  {
    "vec_cmpuv16qihi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpuv16qihi },
    &operand_data[10895],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2819 */
  {
    "vec_cmpuv32qisi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpuv32qisi },
    &operand_data[10899],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2819 */
  {
    "vec_cmpuv32hisi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpuv32hisi },
    &operand_data[10903],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2819 */
  {
    "vec_cmpuv16hihi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpuv16hihi },
    &operand_data[10907],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2819 */
  {
    "vec_cmpuv8hiqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpuv8hiqi },
    &operand_data[10911],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2831 */
  {
    "vec_cmpuv32qiv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpuv32qiv32qi },
    &operand_data[10915],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2831 */
  {
    "vec_cmpuv16hiv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpuv16hiv16hi },
    &operand_data[10919],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2831 */
  {
    "vec_cmpuv8siv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpuv8siv8si },
    &operand_data[10923],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2831 */
  {
    "vec_cmpuv4div4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpuv4div4di },
    &operand_data[10927],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2843 */
  {
    "vec_cmpuv16qiv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpuv16qiv16qi },
    &operand_data[10931],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2843 */
  {
    "vec_cmpuv8hiv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpuv8hiv8hi },
    &operand_data[10935],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2843 */
  {
    "vec_cmpuv4siv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpuv4siv4si },
    &operand_data[10939],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2855 */
  {
    "vec_cmpuv2div2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpuv2div2di },
    &operand_data[10943],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2867 */
  {
    "vec_cmpeqv2div2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_cmpeqv2div2di },
    &operand_data[10943],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2879 */
  {
    "vcondv64qiv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv64qiv16sf },
    &operand_data[10963],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2879 */
  {
    "vcondv32hiv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv32hiv16sf },
    &operand_data[10969],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2879 */
  {
    "vcondv16siv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv16siv16sf },
    &operand_data[10975],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2879 */
  {
    "vcondv8div16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv8div16sf },
    &operand_data[10981],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2879 */
  {
    "vcondv16sfv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv16sfv16sf },
    &operand_data[10987],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2879 */
  {
    "vcondv8dfv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv8dfv16sf },
    &operand_data[10993],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2879 */
  {
    "vcondv64qiv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv64qiv8df },
    &operand_data[10999],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2879 */
  {
    "vcondv32hiv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv32hiv8df },
    &operand_data[11005],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2879 */
  {
    "vcondv16siv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv16siv8df },
    &operand_data[11011],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2879 */
  {
    "vcondv8div8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv8div8df },
    &operand_data[11017],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2879 */
  {
    "vcondv16sfv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv16sfv8df },
    &operand_data[11023],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2879 */
  {
    "vcondv8dfv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv8dfv8df },
    &operand_data[11029],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2896 */
  {
    "vcondv32qiv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv32qiv8sf },
    &operand_data[11035],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2896 */
  {
    "vcondv32qiv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv32qiv4df },
    &operand_data[11041],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2896 */
  {
    "vcondv16hiv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv16hiv8sf },
    &operand_data[11047],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2896 */
  {
    "vcondv16hiv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv16hiv4df },
    &operand_data[11053],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2896 */
  {
    "vcondv8siv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv8siv8sf },
    &operand_data[11059],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2896 */
  {
    "vcondv8siv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv8siv4df },
    &operand_data[11065],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2896 */
  {
    "vcondv4div8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv4div8sf },
    &operand_data[11071],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2896 */
  {
    "vcondv4div4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv4div4df },
    &operand_data[11077],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2896 */
  {
    "vcondv8sfv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv8sfv8sf },
    &operand_data[11083],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2896 */
  {
    "vcondv8sfv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv8sfv4df },
    &operand_data[11089],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2896 */
  {
    "vcondv4dfv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv4dfv8sf },
    &operand_data[11095],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2896 */
  {
    "vcondv4dfv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv4dfv4df },
    &operand_data[11101],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2913 */
  {
    "vcondv16qiv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv16qiv4sf },
    &operand_data[11107],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2913 */
  {
    "vcondv16qiv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv16qiv2df },
    &operand_data[11113],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2913 */
  {
    "vcondv8hiv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv8hiv4sf },
    &operand_data[11119],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2913 */
  {
    "vcondv8hiv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv8hiv2df },
    &operand_data[11125],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2913 */
  {
    "vcondv4siv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv4siv4sf },
    &operand_data[11131],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2913 */
  {
    "vcondv4siv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv4siv2df },
    &operand_data[11137],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2913 */
  {
    "vcondv2div4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv2div4sf },
    &operand_data[11143],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2913 */
  {
    "vcondv2div2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv2div2df },
    &operand_data[11149],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2913 */
  {
    "vcondv4sfv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv4sfv4sf },
    &operand_data[11155],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2913 */
  {
    "vcondv4sfv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv4sfv2df },
    &operand_data[11161],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2913 */
  {
    "vcondv2dfv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv2dfv4sf },
    &operand_data[11167],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2913 */
  {
    "vcondv2dfv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv2dfv2df },
    &operand_data[11173],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2930 */
  {
    "vcond_mask_v16sihi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcond_mask_v16sihi },
    &operand_data[11179],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2930 */
  {
    "vcond_mask_v8siqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcond_mask_v8siqi },
    &operand_data[11183],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2930 */
  {
    "vcond_mask_v4siqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcond_mask_v4siqi },
    &operand_data[11187],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2930 */
  {
    "vcond_mask_v8diqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcond_mask_v8diqi },
    &operand_data[11191],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2930 */
  {
    "vcond_mask_v4diqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcond_mask_v4diqi },
    &operand_data[11195],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2930 */
  {
    "vcond_mask_v2diqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcond_mask_v2diqi },
    &operand_data[11199],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2930 */
  {
    "vcond_mask_v16sfhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcond_mask_v16sfhi },
    &operand_data[11203],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2930 */
  {
    "vcond_mask_v8sfqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcond_mask_v8sfqi },
    &operand_data[11207],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2930 */
  {
    "vcond_mask_v4sfqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcond_mask_v4sfqi },
    &operand_data[11211],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2930 */
  {
    "vcond_mask_v8dfqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcond_mask_v8dfqi },
    &operand_data[11215],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2930 */
  {
    "vcond_mask_v4dfqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcond_mask_v4dfqi },
    &operand_data[11219],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2930 */
  {
    "vcond_mask_v2dfqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcond_mask_v2dfqi },
    &operand_data[11223],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2938 */
  {
    "vcond_mask_v64qidi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcond_mask_v64qidi },
    &operand_data[11227],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2938 */
  {
    "vcond_mask_v16qihi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcond_mask_v16qihi },
    &operand_data[11231],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2938 */
  {
    "vcond_mask_v32qisi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcond_mask_v32qisi },
    &operand_data[11235],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2938 */
  {
    "vcond_mask_v32hisi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcond_mask_v32hisi },
    &operand_data[11239],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2938 */
  {
    "vcond_mask_v16hihi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcond_mask_v16hihi },
    &operand_data[11243],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2938 */
  {
    "vcond_mask_v8hiqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcond_mask_v8hiqi },
    &operand_data[11247],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2946 */
  {
    "vcond_mask_v32qiv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcond_mask_v32qiv32qi },
    &operand_data[11251],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2946 */
  {
    "vcond_mask_v16hiv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcond_mask_v16hiv16hi },
    &operand_data[11255],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2946 */
  {
    "vcond_mask_v8siv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcond_mask_v8siv8si },
    &operand_data[11259],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2946 */
  {
    "vcond_mask_v4div4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcond_mask_v4div4di },
    &operand_data[11263],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2959 */
  {
    "vcond_mask_v16qiv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcond_mask_v16qiv16qi },
    &operand_data[11267],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2959 */
  {
    "vcond_mask_v8hiv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcond_mask_v8hiv8hi },
    &operand_data[11271],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2959 */
  {
    "vcond_mask_v4siv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcond_mask_v4siv4si },
    &operand_data[11275],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2972 */
  {
    "vcond_mask_v2div2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcond_mask_v2div2di },
    &operand_data[11279],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2985 */
  {
    "vcond_mask_v8sfv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcond_mask_v8sfv8si },
    &operand_data[11283],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2985 */
  {
    "vcond_mask_v4dfv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcond_mask_v4dfv4di },
    &operand_data[11287],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2998 */
  {
    "vcond_mask_v4sfv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcond_mask_v4sfv4si },
    &operand_data[11291],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:2998 */
  {
    "vcond_mask_v2dfv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcond_mask_v2dfv2di },
    &operand_data[11295],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3117 */
  {
    "andv8sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv8sf3 },
    &operand_data[10737],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3117 */
  {
    "andv8sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv8sf3_mask },
    &operand_data[10737],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3117 */
  {
    "iorv8sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv8sf3 },
    &operand_data[10737],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3117 */
  {
    "iorv8sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv8sf3_mask },
    &operand_data[10737],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3117 */
  {
    "xorv8sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv8sf3 },
    &operand_data[10737],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3117 */
  {
    "xorv8sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv8sf3_mask },
    &operand_data[10737],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3117 */
  {
    "andv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv4sf3 },
    &operand_data[10742],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3117 */
  {
    "andv4sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv4sf3_mask },
    &operand_data[10742],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3117 */
  {
    "iorv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv4sf3 },
    &operand_data[10742],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3117 */
  {
    "iorv4sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv4sf3_mask },
    &operand_data[10742],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3117 */
  {
    "xorv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv4sf3 },
    &operand_data[10742],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3117 */
  {
    "xorv4sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv4sf3_mask },
    &operand_data[10742],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3117 */
  {
    "andv4df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv4df3 },
    &operand_data[10765],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3117 */
  {
    "andv4df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv4df3_mask },
    &operand_data[10765],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3117 */
  {
    "iorv4df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv4df3 },
    &operand_data[10765],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3117 */
  {
    "iorv4df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv4df3_mask },
    &operand_data[10765],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3117 */
  {
    "xorv4df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv4df3 },
    &operand_data[10765],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3117 */
  {
    "xorv4df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv4df3_mask },
    &operand_data[10765],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3117 */
  {
    "andv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv2df3 },
    &operand_data[10770],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3117 */
  {
    "andv2df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv2df3_mask },
    &operand_data[10770],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3117 */
  {
    "iorv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv2df3 },
    &operand_data[10770],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3117 */
  {
    "iorv2df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv2df3_mask },
    &operand_data[10770],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3117 */
  {
    "xorv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv2df3 },
    &operand_data[10770],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3117 */
  {
    "xorv2df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv2df3_mask },
    &operand_data[10770],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3125 */
  {
    "andv16sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv16sf3 },
    &operand_data[11299],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3125 */
  {
    "andv16sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv16sf3_mask },
    &operand_data[11299],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3125 */
  {
    "iorv16sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv16sf3 },
    &operand_data[11299],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3125 */
  {
    "iorv16sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv16sf3_mask },
    &operand_data[11299],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3125 */
  {
    "xorv16sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv16sf3 },
    &operand_data[11299],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3125 */
  {
    "xorv16sf3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv16sf3_mask },
    &operand_data[11299],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3125 */
  {
    "andv8df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv8df3 },
    &operand_data[11304],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3125 */
  {
    "andv8df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv8df3_mask },
    &operand_data[11304],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3125 */
  {
    "iorv8df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv8df3 },
    &operand_data[11304],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3125 */
  {
    "iorv8df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv8df3_mask },
    &operand_data[11304],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3125 */
  {
    "xorv8df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv8df3 },
    &operand_data[11304],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3125 */
  {
    "xorv8df3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv8df3_mask },
    &operand_data[11304],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3231 */
  {
    "copysignv16sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_copysignv16sf3 },
    &operand_data[10719],
    3,
    3,
    6,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3231 */
  {
    "copysignv8sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_copysignv8sf3 },
    &operand_data[10737],
    3,
    3,
    6,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3231 */
  {
    "copysignv4sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_copysignv4sf3 },
    &operand_data[10742],
    3,
    3,
    6,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3231 */
  {
    "copysignv8df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_copysignv8df3 },
    &operand_data[10747],
    3,
    3,
    6,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3231 */
  {
    "copysignv4df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_copysignv4df3 },
    &operand_data[10765],
    3,
    3,
    6,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3231 */
  {
    "copysignv2df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_copysignv2df3 },
    &operand_data[10770],
    3,
    3,
    6,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3444 */
  {
    "andtf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andtf3 },
    &operand_data[11309],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3444 */
  {
    "iortf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iortf3 },
    &operand_data[11309],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3444 */
  {
    "xortf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xortf3 },
    &operand_data[11309],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3534 */
  {
    "fmasf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmasf4 },
    &operand_data[11312],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3534 */
  {
    "fmadf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmadf4 },
    &operand_data[11316],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3534 */
  {
    "fmav4sf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmav4sf4 },
    &operand_data[11320],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3534 */
  {
    "fmav2df4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmav2df4 },
    &operand_data[11324],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3534 */
  {
    "fmav8sf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmav8sf4 },
    &operand_data[11328],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3534 */
  {
    "fmav4df4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmav4df4 },
    &operand_data[11332],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3534 */
  {
    "fmav16sf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmav16sf4 },
    &operand_data[11336],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3534 */
  {
    "fmav8df4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmav8df4 },
    &operand_data[11340],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3541 */
  {
    "fmssf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmssf4 },
    &operand_data[11312],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3541 */
  {
    "fmsdf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmsdf4 },
    &operand_data[11316],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3541 */
  {
    "fmsv4sf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmsv4sf4 },
    &operand_data[11320],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3541 */
  {
    "fmsv2df4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmsv2df4 },
    &operand_data[11324],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3541 */
  {
    "fmsv8sf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmsv8sf4 },
    &operand_data[11328],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3541 */
  {
    "fmsv4df4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmsv4df4 },
    &operand_data[11332],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3541 */
  {
    "fmsv16sf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmsv16sf4 },
    &operand_data[11336],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3541 */
  {
    "fmsv8df4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmsv8df4 },
    &operand_data[11340],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3548 */
  {
    "fnmasf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fnmasf4 },
    &operand_data[11312],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3548 */
  {
    "fnmadf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fnmadf4 },
    &operand_data[11316],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3548 */
  {
    "fnmav4sf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fnmav4sf4 },
    &operand_data[11320],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3548 */
  {
    "fnmav2df4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fnmav2df4 },
    &operand_data[11324],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3548 */
  {
    "fnmav8sf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fnmav8sf4 },
    &operand_data[11328],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3548 */
  {
    "fnmav4df4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fnmav4df4 },
    &operand_data[11332],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3548 */
  {
    "fnmav16sf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fnmav16sf4 },
    &operand_data[11336],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3548 */
  {
    "fnmav8df4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fnmav8df4 },
    &operand_data[11340],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3555 */
  {
    "fnmssf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fnmssf4 },
    &operand_data[11312],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3555 */
  {
    "fnmsdf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fnmsdf4 },
    &operand_data[11316],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3555 */
  {
    "fnmsv4sf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fnmsv4sf4 },
    &operand_data[11320],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3555 */
  {
    "fnmsv2df4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fnmsv2df4 },
    &operand_data[11324],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3555 */
  {
    "fnmsv8sf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fnmsv8sf4 },
    &operand_data[11328],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3555 */
  {
    "fnmsv4df4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fnmsv4df4 },
    &operand_data[11332],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3555 */
  {
    "fnmsv16sf4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fnmsv16sf4 },
    &operand_data[11336],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3555 */
  {
    "fnmsv8df4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fnmsv8df4 },
    &operand_data[11340],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3576 */
  {
    "fma4i_fmadd_sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma4i_fmadd_sf },
    &operand_data[11312],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3576 */
  {
    "fma4i_fmadd_df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma4i_fmadd_df },
    &operand_data[11316],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3576 */
  {
    "fma4i_fmadd_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma4i_fmadd_v4sf },
    &operand_data[11320],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3576 */
  {
    "fma4i_fmadd_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma4i_fmadd_v2df },
    &operand_data[11324],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3576 */
  {
    "fma4i_fmadd_v8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma4i_fmadd_v8sf },
    &operand_data[11328],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3576 */
  {
    "fma4i_fmadd_v4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma4i_fmadd_v4df },
    &operand_data[11332],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3576 */
  {
    "fma4i_fmadd_v16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma4i_fmadd_v16sf },
    &operand_data[11336],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3576 */
  {
    "fma4i_fmadd_v8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma4i_fmadd_v8df },
    &operand_data[11340],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3583 */
  {
    "avx512f_fmadd_v16sf_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmadd_v16sf_maskz },
    &operand_data[11344],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3583 */
  {
    "avx512f_fmadd_v16sf_maskz_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmadd_v16sf_maskz_round },
    &operand_data[11349],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3583 */
  {
    "avx512vl_fmadd_v8sf_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmadd_v8sf_maskz },
    &operand_data[11355],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3583 */
  {
    "avx512vl_fmadd_v8sf_maskz_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmadd_v8sf_maskz_round },
    &operand_data[11360],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3583 */
  {
    "avx512vl_fmadd_v4sf_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmadd_v4sf_maskz },
    &operand_data[11366],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3583 */
  {
    "avx512vl_fmadd_v4sf_maskz_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmadd_v4sf_maskz_round },
    &operand_data[11371],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3583 */
  {
    "avx512f_fmadd_v8df_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmadd_v8df_maskz },
    &operand_data[11377],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3583 */
  {
    "avx512f_fmadd_v8df_maskz_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmadd_v8df_maskz_round },
    &operand_data[11382],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3583 */
  {
    "avx512vl_fmadd_v4df_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmadd_v4df_maskz },
    &operand_data[11388],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3583 */
  {
    "avx512vl_fmadd_v4df_maskz_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmadd_v4df_maskz_round },
    &operand_data[11393],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3583 */
  {
    "avx512vl_fmadd_v2df_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmadd_v2df_maskz },
    &operand_data[11399],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3583 */
  {
    "avx512vl_fmadd_v2df_maskz_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmadd_v2df_maskz_round },
    &operand_data[11404],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3881 */
  {
    "fmaddsub_v16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmaddsub_v16sf },
    &operand_data[11336],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3881 */
  {
    "fmaddsub_v8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmaddsub_v8sf },
    &operand_data[11328],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3881 */
  {
    "fmaddsub_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmaddsub_v4sf },
    &operand_data[11320],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3881 */
  {
    "fmaddsub_v8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmaddsub_v8df },
    &operand_data[11340],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3881 */
  {
    "fmaddsub_v4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmaddsub_v4df },
    &operand_data[11332],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3881 */
  {
    "fmaddsub_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmaddsub_v2df },
    &operand_data[11324],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3890 */
  {
    "avx512f_fmaddsub_v16sf_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmaddsub_v16sf_maskz },
    &operand_data[11344],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3890 */
  {
    "avx512f_fmaddsub_v16sf_maskz_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmaddsub_v16sf_maskz_round },
    &operand_data[11349],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3890 */
  {
    "avx512vl_fmaddsub_v8sf_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmaddsub_v8sf_maskz },
    &operand_data[11355],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3890 */
  {
    "avx512vl_fmaddsub_v8sf_maskz_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmaddsub_v8sf_maskz_round },
    &operand_data[11360],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3890 */
  {
    "avx512vl_fmaddsub_v4sf_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmaddsub_v4sf_maskz },
    &operand_data[11366],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3890 */
  {
    "avx512vl_fmaddsub_v4sf_maskz_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmaddsub_v4sf_maskz_round },
    &operand_data[11371],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3890 */
  {
    "avx512f_fmaddsub_v8df_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmaddsub_v8df_maskz },
    &operand_data[11377],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3890 */
  {
    "avx512f_fmaddsub_v8df_maskz_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fmaddsub_v8df_maskz_round },
    &operand_data[11382],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3890 */
  {
    "avx512vl_fmaddsub_v4df_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmaddsub_v4df_maskz },
    &operand_data[11388],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3890 */
  {
    "avx512vl_fmaddsub_v4df_maskz_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmaddsub_v4df_maskz_round },
    &operand_data[11393],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3890 */
  {
    "avx512vl_fmaddsub_v2df_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmaddsub_v2df_maskz },
    &operand_data[11399],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:3890 */
  {
    "avx512vl_fmaddsub_v2df_maskz_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fmaddsub_v2df_maskz_round },
    &operand_data[11404],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4045 */
  {
    "fmai_vmfmadd_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmai_vmfmadd_v4sf },
    &operand_data[11410],
    4,
    4,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4045 */
  {
    "fmai_vmfmadd_v4sf_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmai_vmfmadd_v4sf_round },
    &operand_data[11414],
    5,
    5,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4045 */
  {
    "fmai_vmfmadd_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmai_vmfmadd_v2df },
    &operand_data[11419],
    4,
    4,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4045 */
  {
    "fmai_vmfmadd_v2df_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fmai_vmfmadd_v2df_round },
    &operand_data[11423],
    5,
    5,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4127 */
  {
    "fma4i_vmfmadd_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma4i_vmfmadd_v4sf },
    &operand_data[11320],
    4,
    4,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4127 */
  {
    "fma4i_vmfmadd_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fma4i_vmfmadd_v2df },
    &operand_data[11324],
    4,
    4,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4429 */
  {
    "floatunsv16siv16sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatunsv16siv16sf2 },
    &operand_data[11428],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4429 */
  {
    "floatunsv8siv8sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatunsv8siv8sf2 },
    &operand_data[11430],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4429 */
  {
    "floatunsv4siv4sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_floatunsv4siv4sf2 },
    &operand_data[11432],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4578 */
  {
    "fixuns_truncv16sfv16si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fixuns_truncv16sfv16si2 },
    &operand_data[11434],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4578 */
  {
    "fixuns_truncv8sfv8si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fixuns_truncv8sfv8si2 },
    &operand_data[11436],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:4578 */
  {
    "fixuns_truncv4sfv4si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_fixuns_truncv4sfv4si2 },
    &operand_data[11438],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5049 */
  {
    "avx_cvtpd2dq256_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_cvtpd2dq256_2 },
    &operand_data[11440],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5224 */
  {
    "avx_cvttpd2dq256_2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_cvttpd2dq256_2 },
    &operand_data[11440],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5359 */
  {
    "sse2_cvtpd2ps",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_cvtpd2ps },
    &operand_data[11442],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5368 */
  {
    "sse2_cvtpd2ps_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_cvtpd2ps_mask },
    &operand_data[11442],
    4,
    4,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5463 */
  {
    "avx512bw_cvtmask2bv64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_cvtmask2bv64qi },
    &operand_data[11446],
    2,
    2,
    2,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5463 */
  {
    "avx512vl_cvtmask2bv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cvtmask2bv16qi },
    &operand_data[11448],
    2,
    2,
    2,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5463 */
  {
    "avx512vl_cvtmask2bv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cvtmask2bv32qi },
    &operand_data[11450],
    2,
    2,
    2,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5463 */
  {
    "avx512bw_cvtmask2wv32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_cvtmask2wv32hi },
    &operand_data[10836],
    2,
    2,
    2,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5463 */
  {
    "avx512vl_cvtmask2wv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cvtmask2wv16hi },
    &operand_data[11452],
    2,
    2,
    2,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5463 */
  {
    "avx512vl_cvtmask2wv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cvtmask2wv8hi },
    &operand_data[11454],
    2,
    2,
    2,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5486 */
  {
    "avx512f_cvtmask2dv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_cvtmask2dv16si },
    &operand_data[11456],
    2,
    2,
    2,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5486 */
  {
    "avx512vl_cvtmask2dv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cvtmask2dv8si },
    &operand_data[11458],
    2,
    2,
    2,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5486 */
  {
    "avx512vl_cvtmask2dv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cvtmask2dv4si },
    &operand_data[11460],
    2,
    2,
    2,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5486 */
  {
    "avx512f_cvtmask2qv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_cvtmask2qv8di },
    &operand_data[11462],
    2,
    2,
    2,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5486 */
  {
    "avx512vl_cvtmask2qv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cvtmask2qv4di },
    &operand_data[10832],
    2,
    2,
    2,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5486 */
  {
    "avx512vl_cvtmask2qv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_cvtmask2qv2di },
    &operand_data[11464],
    2,
    2,
    2,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5525 */
  {
    "vec_unpacks_hi_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_hi_v4sf },
    &operand_data[11466],
    2,
    2,
    3,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5541 */
  {
    "vec_unpacks_hi_v8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_hi_v8sf },
    &operand_data[11468],
    2,
    2,
    2,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5553 */
  {
    "vec_unpacks_hi_v16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_hi_v16sf },
    &operand_data[11470],
    2,
    2,
    2,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5567 */
  {
    "vec_unpacks_lo_v4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_lo_v4sf },
    &operand_data[11466],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5575 */
  {
    "vec_unpacks_lo_v8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_lo_v8sf },
    &operand_data[11472],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5588 */
  {
    "vec_unpacks_float_hi_v32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_float_hi_v32hi },
    &operand_data[11474],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5588 */
  {
    "vec_unpacks_float_hi_v16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_float_hi_v16hi },
    &operand_data[11476],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5588 */
  {
    "vec_unpacks_float_hi_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_float_hi_v8hi },
    &operand_data[11478],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5601 */
  {
    "vec_unpacks_float_lo_v32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_float_lo_v32hi },
    &operand_data[11474],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5601 */
  {
    "vec_unpacks_float_lo_v16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_float_lo_v16hi },
    &operand_data[11476],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5601 */
  {
    "vec_unpacks_float_lo_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_float_lo_v8hi },
    &operand_data[11478],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5614 */
  {
    "vec_unpacku_float_hi_v32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_float_hi_v32hi },
    &operand_data[11474],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5614 */
  {
    "vec_unpacku_float_hi_v16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_float_hi_v16hi },
    &operand_data[11476],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5614 */
  {
    "vec_unpacku_float_hi_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_float_hi_v8hi },
    &operand_data[11478],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5627 */
  {
    "vec_unpacku_float_lo_v32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_float_lo_v32hi },
    &operand_data[11474],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5627 */
  {
    "vec_unpacku_float_lo_v16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_float_lo_v16hi },
    &operand_data[11476],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5627 */
  {
    "vec_unpacku_float_lo_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_float_lo_v8hi },
    &operand_data[11478],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5640 */
  {
    "vec_unpacks_float_hi_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_float_hi_v4si },
    &operand_data[11480],
    2,
    2,
    2,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5654 */
  {
    "vec_unpacks_float_lo_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_float_lo_v4si },
    &operand_data[11480],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5662 */
  {
    "vec_unpacks_float_hi_v8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_float_hi_v8si },
    &operand_data[11482],
    2,
    2,
    2,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5674 */
  {
    "vec_unpacks_float_lo_v8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_float_lo_v8si },
    &operand_data[11484],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5683 */
  {
    "vec_unpacks_float_hi_v16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_float_hi_v16si },
    &operand_data[11486],
    2,
    2,
    2,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5697 */
  {
    "vec_unpacks_float_lo_v16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_float_lo_v16si },
    &operand_data[11486],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5708 */
  {
    "vec_unpacku_float_hi_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_float_hi_v4si },
    &operand_data[11480],
    2,
    2,
    11,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5744 */
  {
    "vec_unpacku_float_lo_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_float_lo_v4si },
    &operand_data[11480],
    2,
    2,
    9,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5773 */
  {
    "vec_unpacku_float_hi_v8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_float_hi_v8si },
    &operand_data[11488],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5799 */
  {
    "vec_unpacku_float_hi_v16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_float_hi_v16si },
    &operand_data[11490],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5824 */
  {
    "vec_unpacku_float_lo_v8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_float_lo_v8si },
    &operand_data[11484],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5848 */
  {
    "vec_unpacku_float_lo_v16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_float_lo_v16si },
    &operand_data[11486],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5871 */
  {
    "vec_pack_trunc_v8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_pack_trunc_v8df },
    &operand_data[11492],
    3,
    3,
    4,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5871 */
  {
    "vec_pack_trunc_v4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_pack_trunc_v4df },
    &operand_data[11495],
    3,
    3,
    4,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5888 */
  {
    "vec_pack_trunc_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_pack_trunc_v2df },
    &operand_data[11498],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5916 */
  {
    "vec_pack_sfix_trunc_v8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_pack_sfix_trunc_v8df },
    &operand_data[11501],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5933 */
  {
    "vec_pack_sfix_trunc_v4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_pack_sfix_trunc_v4df },
    &operand_data[11504],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5950 */
  {
    "vec_pack_sfix_trunc_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_pack_sfix_trunc_v2df },
    &operand_data[11507],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5985 */
  {
    "vec_pack_ufix_trunc_v8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_pack_ufix_trunc_v8df },
    &operand_data[11510],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5985 */
  {
    "vec_pack_ufix_trunc_v4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_pack_ufix_trunc_v4df },
    &operand_data[11513],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:5985 */
  {
    "vec_pack_ufix_trunc_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_pack_ufix_trunc_v2df },
    &operand_data[11516],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:6031 */
  {
    "avx512f_vec_pack_sfix_v8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vec_pack_sfix_v8df },
    &operand_data[11501],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:6048 */
  {
    "vec_pack_sfix_v4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_pack_sfix_v4df },
    &operand_data[11504],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:6065 */
  {
    "vec_pack_sfix_v2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_pack_sfix_v2df },
    &operand_data[11507],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:6103 */
  {
    "sse_movhlps_exp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_movhlps_exp },
    &operand_data[11321],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:6148 */
  {
    "sse_movlhps_exp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_movlhps_exp },
    &operand_data[11321],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:6230 */
  {
    "vec_interleave_highv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_interleave_highv8sf },
    &operand_data[11519],
    3,
    3,
    6,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:6335 */
  {
    "vec_interleave_lowv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_interleave_lowv8sf },
    &operand_data[11519],
    3,
    3,
    6,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:6494 */
  {
    "avx_shufps256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_shufps256 },
    &operand_data[11519],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:6494 */
  {
    "avx_shufps256_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_shufps256_mask },
    &operand_data[11519],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:6553 */
  {
    "sse_shufps",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_shufps },
    &operand_data[11525],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:6553 */
  {
    "sse_shufps_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_shufps_mask },
    &operand_data[11525],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:6650 */
  {
    "sse_loadhps_exp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_loadhps_exp },
    &operand_data[11531],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:6703 */
  {
    "sse_loadlps_exp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_loadlps_exp },
    &operand_data[11531],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:6888 */
  {
    "vec_initv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_initv16qi },
    &operand_data[11534],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:6888 */
  {
    "vec_initv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_initv8hi },
    &operand_data[11536],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:6888 */
  {
    "vec_initv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_initv4si },
    &operand_data[11538],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:6888 */
  {
    "vec_initv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_initv2di },
    &operand_data[11540],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:6888 */
  {
    "vec_initv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_initv4sf },
    &operand_data[11542],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:6888 */
  {
    "vec_initv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_initv2df },
    &operand_data[11544],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7043 */
  {
    "vec_setv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv32qi },
    &operand_data[11546],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7043 */
  {
    "vec_setv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv16qi },
    &operand_data[11549],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7043 */
  {
    "vec_setv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv16hi },
    &operand_data[11552],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7043 */
  {
    "vec_setv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv8hi },
    &operand_data[11555],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7043 */
  {
    "vec_setv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv16si },
    &operand_data[11558],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7043 */
  {
    "vec_setv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv8si },
    &operand_data[11561],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7043 */
  {
    "vec_setv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv4si },
    &operand_data[11564],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7043 */
  {
    "vec_setv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv8di },
    &operand_data[11567],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7043 */
  {
    "vec_setv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv4di },
    &operand_data[11570],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7043 */
  {
    "vec_setv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv2di },
    &operand_data[11573],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7043 */
  {
    "vec_setv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv16sf },
    &operand_data[11576],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7043 */
  {
    "vec_setv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv8sf },
    &operand_data[11579],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7043 */
  {
    "vec_setv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv4sf },
    &operand_data[11582],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7043 */
  {
    "vec_setv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv8df },
    &operand_data[11585],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7043 */
  {
    "vec_setv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv4df },
    &operand_data[11588],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7043 */
  {
    "vec_setv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_setv2df },
    &operand_data[11591],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7129 */
  {
    "avx512dq_vextractf64x2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_vextractf64x2_mask },
    &operand_data[11594],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7129 */
  {
    "avx512dq_vextracti64x2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_vextracti64x2_mask },
    &operand_data[11599],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7129 */
  {
    "avx512f_vextractf32x4_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vextractf32x4_mask },
    &operand_data[11604],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7129 */
  {
    "avx512f_vextracti32x4_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vextracti32x4_mask },
    &operand_data[11609],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7261 */
  {
    "avx512dq_vextractf32x8_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_vextractf32x8_mask },
    &operand_data[11614],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7261 */
  {
    "avx512dq_vextracti32x8_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_vextracti32x8_mask },
    &operand_data[11619],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7261 */
  {
    "avx512f_vextractf64x4_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vextractf64x4_mask },
    &operand_data[11624],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7261 */
  {
    "avx512f_vextracti64x4_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vextracti64x4_mask },
    &operand_data[11629],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7416 */
  {
    "avx512vl_vextractf128v8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vextractf128v8si },
    &operand_data[11634],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7416 */
  {
    "avx512vl_vextractf128v8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vextractf128v8sf },
    &operand_data[11639],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7416 */
  {
    "avx512vl_vextractf128v4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vextractf128v4di },
    &operand_data[11644],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7416 */
  {
    "avx512vl_vextractf128v4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vextractf128v4df },
    &operand_data[11649],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7456 */
  {
    "avx_vextractf128v32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vextractf128v32qi },
    &operand_data[11654],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7456 */
  {
    "avx_vextractf128v16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vextractf128v16hi },
    &operand_data[11657],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7456 */
  {
    "avx_vextractf128v8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vextractf128v8si },
    &operand_data[11634],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7456 */
  {
    "avx_vextractf128v4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vextractf128v4di },
    &operand_data[11644],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7456 */
  {
    "avx_vextractf128v8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vextractf128v8sf },
    &operand_data[11639],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7456 */
  {
    "avx_vextractf128v4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vextractf128v4df },
    &operand_data[11649],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7856 */
  {
    "vec_extractv64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extractv64qi },
    &operand_data[11660],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7856 */
  {
    "vec_extractv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extractv32qi },
    &operand_data[11663],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7856 */
  {
    "vec_extractv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extractv16qi },
    &operand_data[11666],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7856 */
  {
    "vec_extractv32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extractv32hi },
    &operand_data[11669],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7856 */
  {
    "vec_extractv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extractv16hi },
    &operand_data[11672],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7856 */
  {
    "vec_extractv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extractv8hi },
    &operand_data[11675],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7856 */
  {
    "vec_extractv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extractv16si },
    &operand_data[11678],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7856 */
  {
    "vec_extractv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extractv8si },
    &operand_data[11681],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7856 */
  {
    "vec_extractv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extractv4si },
    &operand_data[11684],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7856 */
  {
    "vec_extractv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extractv8di },
    &operand_data[11687],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7856 */
  {
    "vec_extractv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extractv4di },
    &operand_data[11690],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7856 */
  {
    "vec_extractv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extractv2di },
    &operand_data[11693],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7856 */
  {
    "vec_extractv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extractv16sf },
    &operand_data[11696],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7856 */
  {
    "vec_extractv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extractv8sf },
    &operand_data[11699],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7856 */
  {
    "vec_extractv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extractv4sf },
    &operand_data[11702],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7856 */
  {
    "vec_extractv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extractv8df },
    &operand_data[11705],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7856 */
  {
    "vec_extractv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extractv4df },
    &operand_data[11708],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7856 */
  {
    "vec_extractv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_extractv2df },
    &operand_data[11711],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7904 */
  {
    "vec_interleave_highv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_interleave_highv4df },
    &operand_data[11714],
    3,
    3,
    6,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7949 */
  {
    "vec_interleave_highv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_interleave_highv2df },
    &operand_data[11324],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7988 */
  {
    "avx512f_movddup512",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_movddup512 },
    &operand_data[10881],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:7988 */
  {
    "avx512f_movddup512_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_movddup512_mask },
    &operand_data[11215],
    4,
    4,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8000 */
  {
    "avx512f_unpcklpd512",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_unpcklpd512 },
    &operand_data[11717],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8000 */
  {
    "avx512f_unpcklpd512_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_unpcklpd512_mask },
    &operand_data[11717],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8031 */
  {
    "avx_movddup256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_movddup256 },
    &operand_data[10885],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8031 */
  {
    "avx_movddup256_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_movddup256_mask },
    &operand_data[11219],
    4,
    4,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8041 */
  {
    "avx_unpcklpd256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_unpcklpd256 },
    &operand_data[11714],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8041 */
  {
    "avx_unpcklpd256_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_unpcklpd256_mask },
    &operand_data[11722],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8067 */
  {
    "vec_interleave_lowv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_interleave_lowv4df },
    &operand_data[11714],
    3,
    3,
    6,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8111 */
  {
    "vec_interleave_lowv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_interleave_lowv2df },
    &operand_data[11324],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8207 */
  {
    "avx512f_vternlogv16si_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vternlogv16si_maskz },
    &operand_data[11727],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8207 */
  {
    "avx512vl_vternlogv8si_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vternlogv8si_maskz },
    &operand_data[11733],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8207 */
  {
    "avx512vl_vternlogv4si_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vternlogv4si_maskz },
    &operand_data[11739],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8207 */
  {
    "avx512f_vternlogv8di_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vternlogv8di_maskz },
    &operand_data[11745],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8207 */
  {
    "avx512vl_vternlogv4di_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vternlogv4di_maskz },
    &operand_data[11751],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8207 */
  {
    "avx512vl_vternlogv2di_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vternlogv2di_maskz },
    &operand_data[11757],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8287 */
  {
    "avx512f_shufps512_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_shufps512_mask },
    &operand_data[11763],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8319 */
  {
    "avx512f_fixupimmv16sf_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fixupimmv16sf_maskz },
    &operand_data[11769],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8319 */
  {
    "avx512f_fixupimmv16sf_maskz_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fixupimmv16sf_maskz_round },
    &operand_data[11775],
    7,
    7,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8319 */
  {
    "avx512vl_fixupimmv8sf_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fixupimmv8sf_maskz },
    &operand_data[11782],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8319 */
  {
    "avx512vl_fixupimmv8sf_maskz_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fixupimmv8sf_maskz_round },
    &operand_data[11788],
    7,
    7,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8319 */
  {
    "avx512vl_fixupimmv4sf_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fixupimmv4sf_maskz },
    &operand_data[11795],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8319 */
  {
    "avx512vl_fixupimmv4sf_maskz_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fixupimmv4sf_maskz_round },
    &operand_data[11801],
    7,
    7,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8319 */
  {
    "avx512f_fixupimmv8df_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fixupimmv8df_maskz },
    &operand_data[11808],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8319 */
  {
    "avx512f_fixupimmv8df_maskz_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_fixupimmv8df_maskz_round },
    &operand_data[11814],
    7,
    7,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8319 */
  {
    "avx512vl_fixupimmv4df_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fixupimmv4df_maskz },
    &operand_data[11821],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8319 */
  {
    "avx512vl_fixupimmv4df_maskz_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fixupimmv4df_maskz_round },
    &operand_data[11827],
    7,
    7,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8319 */
  {
    "avx512vl_fixupimmv2df_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fixupimmv2df_maskz },
    &operand_data[11834],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8319 */
  {
    "avx512vl_fixupimmv2df_maskz_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_fixupimmv2df_maskz_round },
    &operand_data[11840],
    7,
    7,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8364 */
  {
    "avx512f_sfixupimmv4sf_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sfixupimmv4sf_maskz },
    &operand_data[11795],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8364 */
  {
    "avx512f_sfixupimmv4sf_maskz_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sfixupimmv4sf_maskz_round },
    &operand_data[11801],
    7,
    7,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8364 */
  {
    "avx512f_sfixupimmv2df_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sfixupimmv2df_maskz },
    &operand_data[11834],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8364 */
  {
    "avx512f_sfixupimmv2df_maskz_round",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_sfixupimmv2df_maskz_round },
    &operand_data[11840],
    7,
    7,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8494 */
  {
    "avx512f_shufpd512_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_shufpd512_mask },
    &operand_data[11847],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8551 */
  {
    "avx_shufpd256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_shufpd256 },
    &operand_data[11853],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8551 */
  {
    "avx_shufpd256_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_shufpd256_mask },
    &operand_data[11853],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8596 */
  {
    "sse2_shufpd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_shufpd },
    &operand_data[11859],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8596 */
  {
    "sse2_shufpd_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_shufpd_mask },
    &operand_data[11859],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8862 */
  {
    "sse2_loadhpd_exp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_loadhpd_exp },
    &operand_data[11865],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:8921 */
  {
    "sse2_loadlpd_exp",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_loadlpd_exp },
    &operand_data[11865],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9151 */
  {
    "avx512f_ss_truncatev16siv16qi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_ss_truncatev16siv16qi2_mask_store },
    &operand_data[11868],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9151 */
  {
    "avx512f_truncatev16siv16qi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_truncatev16siv16qi2_mask_store },
    &operand_data[11868],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9151 */
  {
    "avx512f_us_truncatev16siv16qi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_us_truncatev16siv16qi2_mask_store },
    &operand_data[11868],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9151 */
  {
    "avx512f_ss_truncatev16siv16hi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_ss_truncatev16siv16hi2_mask_store },
    &operand_data[11871],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9151 */
  {
    "avx512f_truncatev16siv16hi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_truncatev16siv16hi2_mask_store },
    &operand_data[11871],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9151 */
  {
    "avx512f_us_truncatev16siv16hi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_us_truncatev16siv16hi2_mask_store },
    &operand_data[11871],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9151 */
  {
    "avx512f_ss_truncatev8div8si2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_ss_truncatev8div8si2_mask_store },
    &operand_data[11874],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9151 */
  {
    "avx512f_truncatev8div8si2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_truncatev8div8si2_mask_store },
    &operand_data[11874],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9151 */
  {
    "avx512f_us_truncatev8div8si2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_us_truncatev8div8si2_mask_store },
    &operand_data[11874],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9151 */
  {
    "avx512f_ss_truncatev8div8hi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_ss_truncatev8div8hi2_mask_store },
    &operand_data[11877],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9151 */
  {
    "avx512f_truncatev8div8hi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_truncatev8div8hi2_mask_store },
    &operand_data[11877],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9151 */
  {
    "avx512f_us_truncatev8div8hi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_us_truncatev8div8hi2_mask_store },
    &operand_data[11877],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9185 */
  {
    "avx512bw_ss_truncatev32hiv32qi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_ss_truncatev32hiv32qi2_mask_store },
    &operand_data[11880],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9185 */
  {
    "avx512bw_truncatev32hiv32qi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_truncatev32hiv32qi2_mask_store },
    &operand_data[11880],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9185 */
  {
    "avx512bw_us_truncatev32hiv32qi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_us_truncatev32hiv32qi2_mask_store },
    &operand_data[11880],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9224 */
  {
    "avx512vl_ss_truncatev4div4si2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ss_truncatev4div4si2_mask_store },
    &operand_data[11883],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9224 */
  {
    "avx512vl_truncatev4div4si2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_truncatev4div4si2_mask_store },
    &operand_data[11883],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9224 */
  {
    "avx512vl_us_truncatev4div4si2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_us_truncatev4div4si2_mask_store },
    &operand_data[11883],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9224 */
  {
    "avx512vl_ss_truncatev8siv8hi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ss_truncatev8siv8hi2_mask_store },
    &operand_data[11886],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9224 */
  {
    "avx512vl_truncatev8siv8hi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_truncatev8siv8hi2_mask_store },
    &operand_data[11886],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9224 */
  {
    "avx512vl_us_truncatev8siv8hi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_us_truncatev8siv8hi2_mask_store },
    &operand_data[11886],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9224 */
  {
    "avx512vl_ss_truncatev16hiv16qi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_ss_truncatev16hiv16qi2_mask_store },
    &operand_data[11889],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9224 */
  {
    "avx512vl_truncatev16hiv16qi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_truncatev16hiv16qi2_mask_store },
    &operand_data[11889],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9224 */
  {
    "avx512vl_us_truncatev16hiv16qi2_mask_store",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_us_truncatev16hiv16qi2_mask_store },
    &operand_data[11889],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9894 */
  {
    "negv64qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negv64qi2 },
    &operand_data[11892],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9894 */
  {
    "negv32qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negv32qi2 },
    &operand_data[11894],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9894 */
  {
    "negv16qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negv16qi2 },
    &operand_data[10933],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9894 */
  {
    "negv32hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negv32hi2 },
    &operand_data[11896],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9894 */
  {
    "negv16hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negv16hi2 },
    &operand_data[11898],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9894 */
  {
    "negv8hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negv8hi2 },
    &operand_data[10937],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9894 */
  {
    "negv16si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negv16si2 },
    &operand_data[11900],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9894 */
  {
    "negv8si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negv8si2 },
    &operand_data[11902],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9894 */
  {
    "negv4si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negv4si2 },
    &operand_data[10941],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9894 */
  {
    "negv8di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negv8di2 },
    &operand_data[11904],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9894 */
  {
    "negv4di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negv4di2 },
    &operand_data[11906],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9894 */
  {
    "negv2di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_negv2di2 },
    &operand_data[10945],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9902 */
  {
    "addv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv64qi3 },
    &operand_data[11908],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9902 */
  {
    "subv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv64qi3 },
    &operand_data[11908],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9902 */
  {
    "addv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv32qi3 },
    &operand_data[11911],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9902 */
  {
    "subv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv32qi3 },
    &operand_data[11911],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9902 */
  {
    "addv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv16qi3 },
    &operand_data[11914],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9902 */
  {
    "subv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv16qi3 },
    &operand_data[11914],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9902 */
  {
    "addv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv32hi3 },
    &operand_data[11917],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9902 */
  {
    "subv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv32hi3 },
    &operand_data[11917],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9902 */
  {
    "addv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv16hi3 },
    &operand_data[11920],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9902 */
  {
    "subv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv16hi3 },
    &operand_data[11920],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9902 */
  {
    "addv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv8hi3 },
    &operand_data[11923],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9902 */
  {
    "subv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv8hi3 },
    &operand_data[11923],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9902 */
  {
    "addv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv16si3 },
    &operand_data[11926],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9902 */
  {
    "subv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv16si3 },
    &operand_data[11926],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9902 */
  {
    "addv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv8si3 },
    &operand_data[11929],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9902 */
  {
    "subv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv8si3 },
    &operand_data[11929],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9902 */
  {
    "addv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv4si3 },
    &operand_data[11932],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9902 */
  {
    "subv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv4si3 },
    &operand_data[11932],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9902 */
  {
    "addv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv8di3 },
    &operand_data[11935],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9902 */
  {
    "subv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv8di3 },
    &operand_data[11935],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9902 */
  {
    "addv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv4di3 },
    &operand_data[11938],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9902 */
  {
    "subv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv4di3 },
    &operand_data[11938],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9902 */
  {
    "addv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv2di3 },
    &operand_data[11941],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9902 */
  {
    "subv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv2di3 },
    &operand_data[11941],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9910 */
  {
    "addv16si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv16si3_mask },
    &operand_data[11944],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9910 */
  {
    "subv16si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv16si3_mask },
    &operand_data[11944],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9910 */
  {
    "addv8si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv8si3_mask },
    &operand_data[11949],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9910 */
  {
    "subv8si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv8si3_mask },
    &operand_data[11949],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9910 */
  {
    "addv4si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv4si3_mask },
    &operand_data[11954],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9910 */
  {
    "subv4si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv4si3_mask },
    &operand_data[11954],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9910 */
  {
    "addv8di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv8di3_mask },
    &operand_data[11959],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9910 */
  {
    "subv8di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv8di3_mask },
    &operand_data[11959],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9910 */
  {
    "addv4di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv4di3_mask },
    &operand_data[11964],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9910 */
  {
    "subv4di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv4di3_mask },
    &operand_data[11964],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9910 */
  {
    "addv2di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv2di3_mask },
    &operand_data[11969],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9910 */
  {
    "subv2di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv2di3_mask },
    &operand_data[11969],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9921 */
  {
    "addv64qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv64qi3_mask },
    &operand_data[11974],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9921 */
  {
    "subv64qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv64qi3_mask },
    &operand_data[11974],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9921 */
  {
    "addv16qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv16qi3_mask },
    &operand_data[11979],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9921 */
  {
    "subv16qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv16qi3_mask },
    &operand_data[11979],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9921 */
  {
    "addv32qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv32qi3_mask },
    &operand_data[11984],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9921 */
  {
    "subv32qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv32qi3_mask },
    &operand_data[11984],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9921 */
  {
    "addv32hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv32hi3_mask },
    &operand_data[11989],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9921 */
  {
    "subv32hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv32hi3_mask },
    &operand_data[11989],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9921 */
  {
    "addv16hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv16hi3_mask },
    &operand_data[11994],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9921 */
  {
    "subv16hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv16hi3_mask },
    &operand_data[11994],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9921 */
  {
    "addv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_addv8hi3_mask },
    &operand_data[11999],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9921 */
  {
    "subv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_subv8hi3_mask },
    &operand_data[11999],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9977 */
  {
    "avx512bw_ssaddv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_ssaddv64qi3 },
    &operand_data[11908],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9977 */
  {
    "avx512bw_ssaddv64qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_ssaddv64qi3_mask },
    &operand_data[12004],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9977 */
  {
    "avx512bw_usaddv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_usaddv64qi3 },
    &operand_data[11908],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9977 */
  {
    "avx512bw_usaddv64qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_usaddv64qi3_mask },
    &operand_data[12004],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9977 */
  {
    "avx512bw_sssubv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_sssubv64qi3 },
    &operand_data[11908],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9977 */
  {
    "avx512bw_sssubv64qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_sssubv64qi3_mask },
    &operand_data[12004],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9977 */
  {
    "avx512bw_ussubv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_ussubv64qi3 },
    &operand_data[11908],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9977 */
  {
    "avx512bw_ussubv64qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_ussubv64qi3_mask },
    &operand_data[12004],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9977 */
  {
    "avx2_ssaddv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_ssaddv32qi3 },
    &operand_data[11911],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9977 */
  {
    "avx2_ssaddv32qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_ssaddv32qi3_mask },
    &operand_data[12009],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9977 */
  {
    "avx2_usaddv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_usaddv32qi3 },
    &operand_data[11911],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9977 */
  {
    "avx2_usaddv32qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_usaddv32qi3_mask },
    &operand_data[12009],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9977 */
  {
    "avx2_sssubv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_sssubv32qi3 },
    &operand_data[11911],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9977 */
  {
    "avx2_sssubv32qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_sssubv32qi3_mask },
    &operand_data[12009],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9977 */
  {
    "avx2_ussubv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_ussubv32qi3 },
    &operand_data[11911],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9977 */
  {
    "avx2_ussubv32qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_ussubv32qi3_mask },
    &operand_data[12009],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9977 */
  {
    "sse2_ssaddv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_ssaddv16qi3 },
    &operand_data[11914],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9977 */
  {
    "sse2_ssaddv16qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_ssaddv16qi3_mask },
    &operand_data[12014],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9977 */
  {
    "sse2_usaddv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_usaddv16qi3 },
    &operand_data[11914],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9977 */
  {
    "sse2_usaddv16qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_usaddv16qi3_mask },
    &operand_data[12014],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9977 */
  {
    "sse2_sssubv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_sssubv16qi3 },
    &operand_data[11914],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9977 */
  {
    "sse2_sssubv16qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_sssubv16qi3_mask },
    &operand_data[12014],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9977 */
  {
    "sse2_ussubv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_ussubv16qi3 },
    &operand_data[11914],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9977 */
  {
    "sse2_ussubv16qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_ussubv16qi3_mask },
    &operand_data[12014],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9977 */
  {
    "avx512bw_ssaddv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_ssaddv32hi3 },
    &operand_data[11917],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9977 */
  {
    "avx512bw_ssaddv32hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_ssaddv32hi3_mask },
    &operand_data[12019],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9977 */
  {
    "avx512bw_usaddv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_usaddv32hi3 },
    &operand_data[11917],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9977 */
  {
    "avx512bw_usaddv32hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_usaddv32hi3_mask },
    &operand_data[12019],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9977 */
  {
    "avx512bw_sssubv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_sssubv32hi3 },
    &operand_data[11917],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9977 */
  {
    "avx512bw_sssubv32hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_sssubv32hi3_mask },
    &operand_data[12019],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9977 */
  {
    "avx512bw_ussubv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_ussubv32hi3 },
    &operand_data[11917],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9977 */
  {
    "avx512bw_ussubv32hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_ussubv32hi3_mask },
    &operand_data[12019],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9977 */
  {
    "avx2_ssaddv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_ssaddv16hi3 },
    &operand_data[11920],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9977 */
  {
    "avx2_ssaddv16hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_ssaddv16hi3_mask },
    &operand_data[12024],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9977 */
  {
    "avx2_usaddv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_usaddv16hi3 },
    &operand_data[11920],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9977 */
  {
    "avx2_usaddv16hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_usaddv16hi3_mask },
    &operand_data[12024],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9977 */
  {
    "avx2_sssubv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_sssubv16hi3 },
    &operand_data[11920],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9977 */
  {
    "avx2_sssubv16hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_sssubv16hi3_mask },
    &operand_data[12024],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9977 */
  {
    "avx2_ussubv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_ussubv16hi3 },
    &operand_data[11920],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9977 */
  {
    "avx2_ussubv16hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_ussubv16hi3_mask },
    &operand_data[12024],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9977 */
  {
    "sse2_ssaddv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_ssaddv8hi3 },
    &operand_data[11923],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9977 */
  {
    "sse2_ssaddv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_ssaddv8hi3_mask },
    &operand_data[12029],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9977 */
  {
    "sse2_usaddv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_usaddv8hi3 },
    &operand_data[11923],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9977 */
  {
    "sse2_usaddv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_usaddv8hi3_mask },
    &operand_data[12029],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9977 */
  {
    "sse2_sssubv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_sssubv8hi3 },
    &operand_data[11923],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9977 */
  {
    "sse2_sssubv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_sssubv8hi3_mask },
    &operand_data[12029],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9977 */
  {
    "sse2_ussubv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_ussubv8hi3 },
    &operand_data[11923],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:9977 */
  {
    "sse2_ussubv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_ussubv8hi3_mask },
    &operand_data[12029],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10001 */
  {
    "mulv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv64qi3 },
    &operand_data[12034],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10001 */
  {
    "mulv64qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv64qi3_mask },
    &operand_data[12034],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10001 */
  {
    "mulv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv32qi3 },
    &operand_data[12039],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10001 */
  {
    "mulv32qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv32qi3_mask },
    &operand_data[12039],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10001 */
  {
    "mulv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv16qi3 },
    &operand_data[12044],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10001 */
  {
    "mulv16qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv16qi3_mask },
    &operand_data[12044],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10011 */
  {
    "mulv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv32hi3 },
    &operand_data[11917],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10011 */
  {
    "mulv32hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv32hi3_mask },
    &operand_data[12019],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10011 */
  {
    "mulv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv16hi3 },
    &operand_data[11920],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10011 */
  {
    "mulv16hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv16hi3_mask },
    &operand_data[12024],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10011 */
  {
    "mulv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv8hi3 },
    &operand_data[11923],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10011 */
  {
    "mulv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv8hi3_mask },
    &operand_data[12029],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10034 */
  {
    "smulv32hi3_highpart",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smulv32hi3_highpart },
    &operand_data[11917],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10034 */
  {
    "smulv32hi3_highpart_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smulv32hi3_highpart_mask },
    &operand_data[12019],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10034 */
  {
    "umulv32hi3_highpart",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umulv32hi3_highpart },
    &operand_data[11917],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10034 */
  {
    "umulv32hi3_highpart_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umulv32hi3_highpart_mask },
    &operand_data[12019],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10034 */
  {
    "smulv16hi3_highpart",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smulv16hi3_highpart },
    &operand_data[11920],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10034 */
  {
    "smulv16hi3_highpart_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smulv16hi3_highpart_mask },
    &operand_data[12024],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10034 */
  {
    "umulv16hi3_highpart",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umulv16hi3_highpart },
    &operand_data[11920],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10034 */
  {
    "umulv16hi3_highpart_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umulv16hi3_highpart_mask },
    &operand_data[12024],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10034 */
  {
    "smulv8hi3_highpart",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smulv8hi3_highpart },
    &operand_data[11923],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10034 */
  {
    "smulv8hi3_highpart_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smulv8hi3_highpart_mask },
    &operand_data[12029],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10034 */
  {
    "umulv8hi3_highpart",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umulv8hi3_highpart },
    &operand_data[11923],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10034 */
  {
    "umulv8hi3_highpart_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umulv8hi3_highpart_mask },
    &operand_data[12029],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10070 */
  {
    "vec_widen_umult_even_v16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_umult_even_v16si },
    &operand_data[12049],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10070 */
  {
    "vec_widen_umult_even_v16si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_umult_even_v16si_mask },
    &operand_data[12049],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10115 */
  {
    "vec_widen_umult_even_v8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_umult_even_v8si },
    &operand_data[12054],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10115 */
  {
    "vec_widen_umult_even_v8si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_umult_even_v8si_mask },
    &operand_data[12054],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10151 */
  {
    "vec_widen_umult_even_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_umult_even_v4si },
    &operand_data[12059],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10151 */
  {
    "vec_widen_umult_even_v4si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_umult_even_v4si_mask },
    &operand_data[12059],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10187 */
  {
    "vec_widen_smult_even_v16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_smult_even_v16si },
    &operand_data[12049],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10187 */
  {
    "vec_widen_smult_even_v16si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_smult_even_v16si_mask },
    &operand_data[12049],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10232 */
  {
    "vec_widen_smult_even_v8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_smult_even_v8si },
    &operand_data[12054],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10232 */
  {
    "vec_widen_smult_even_v8si_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_smult_even_v8si_mask },
    &operand_data[12054],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10269 */
  {
    "sse4_1_mulv2siv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_mulv2siv2di3 },
    &operand_data[12059],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10269 */
  {
    "sse4_1_mulv2siv2di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_mulv2siv2di3_mask },
    &operand_data[12059],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10319 */
  {
    "avx2_pmaddwd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pmaddwd },
    &operand_data[12064],
    3,
    3,
    2,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10391 */
  {
    "sse2_pmaddwd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_pmaddwd },
    &operand_data[12067],
    3,
    3,
    2,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10463 */
  {
    "mulv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv16si3 },
    &operand_data[12070],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10463 */
  {
    "mulv16si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv16si3_mask },
    &operand_data[12070],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10463 */
  {
    "mulv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv8si3 },
    &operand_data[12075],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10463 */
  {
    "mulv8si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv8si3_mask },
    &operand_data[12075],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10463 */
  {
    "mulv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv4si3 },
    &operand_data[12080],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10463 */
  {
    "mulv4si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv4si3_mask },
    &operand_data[12080],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10502 */
  {
    "mulv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv8di3 },
    &operand_data[11745],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10502 */
  {
    "mulv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv4di3 },
    &operand_data[11751],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10502 */
  {
    "mulv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mulv2di3 },
    &operand_data[11757],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10513 */
  {
    "vec_widen_smult_hi_v32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_smult_hi_v32qi },
    &operand_data[12085],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10513 */
  {
    "vec_widen_umult_hi_v32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_umult_hi_v32qi },
    &operand_data[12085],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10513 */
  {
    "vec_widen_smult_hi_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_smult_hi_v16qi },
    &operand_data[12088],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10513 */
  {
    "vec_widen_umult_hi_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_umult_hi_v16qi },
    &operand_data[12088],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10513 */
  {
    "vec_widen_smult_hi_v16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_smult_hi_v16hi },
    &operand_data[12091],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10513 */
  {
    "vec_widen_umult_hi_v16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_umult_hi_v16hi },
    &operand_data[12091],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10513 */
  {
    "vec_widen_smult_hi_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_smult_hi_v8hi },
    &operand_data[12094],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10513 */
  {
    "vec_widen_umult_hi_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_umult_hi_v8hi },
    &operand_data[12094],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10513 */
  {
    "vec_widen_smult_hi_v8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_smult_hi_v8si },
    &operand_data[12097],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10513 */
  {
    "vec_widen_umult_hi_v8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_umult_hi_v8si },
    &operand_data[12097],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10513 */
  {
    "vec_widen_smult_hi_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_smult_hi_v4si },
    &operand_data[12100],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10513 */
  {
    "vec_widen_umult_hi_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_umult_hi_v4si },
    &operand_data[12100],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10525 */
  {
    "vec_widen_smult_lo_v32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_smult_lo_v32qi },
    &operand_data[12085],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10525 */
  {
    "vec_widen_umult_lo_v32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_umult_lo_v32qi },
    &operand_data[12085],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10525 */
  {
    "vec_widen_smult_lo_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_smult_lo_v16qi },
    &operand_data[12088],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10525 */
  {
    "vec_widen_umult_lo_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_umult_lo_v16qi },
    &operand_data[12088],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10525 */
  {
    "vec_widen_smult_lo_v16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_smult_lo_v16hi },
    &operand_data[12091],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10525 */
  {
    "vec_widen_umult_lo_v16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_umult_lo_v16hi },
    &operand_data[12091],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10525 */
  {
    "vec_widen_smult_lo_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_smult_lo_v8hi },
    &operand_data[12094],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10525 */
  {
    "vec_widen_umult_lo_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_umult_lo_v8hi },
    &operand_data[12094],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10525 */
  {
    "vec_widen_smult_lo_v8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_smult_lo_v8si },
    &operand_data[12097],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10525 */
  {
    "vec_widen_umult_lo_v8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_umult_lo_v8si },
    &operand_data[12097],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10525 */
  {
    "vec_widen_smult_lo_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_smult_lo_v4si },
    &operand_data[12100],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10525 */
  {
    "vec_widen_umult_lo_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_umult_lo_v4si },
    &operand_data[12100],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10539 */
  {
    "vec_widen_smult_even_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_smult_even_v4si },
    &operand_data[12059],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10550 */
  {
    "vec_widen_smult_odd_v16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_smult_odd_v16si },
    &operand_data[12103],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10550 */
  {
    "vec_widen_umult_odd_v16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_umult_odd_v16si },
    &operand_data[12103],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10550 */
  {
    "vec_widen_smult_odd_v8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_smult_odd_v8si },
    &operand_data[12106],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10550 */
  {
    "vec_widen_umult_odd_v8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_umult_odd_v8si },
    &operand_data[12106],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10550 */
  {
    "vec_widen_smult_odd_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_smult_odd_v4si },
    &operand_data[12109],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10550 */
  {
    "vec_widen_umult_odd_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_widen_umult_odd_v4si },
    &operand_data[12109],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10565 */
  {
    "sdot_prodv32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sdot_prodv32hi },
    &operand_data[12112],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10565 */
  {
    "sdot_prodv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sdot_prodv16hi },
    &operand_data[12116],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10565 */
  {
    "sdot_prodv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sdot_prodv8hi },
    &operand_data[12120],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10582 */
  {
    "sdot_prodv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sdot_prodv4si },
    &operand_data[12124],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10595 */
  {
    "usadv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_usadv16qi },
    &operand_data[12128],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10610 */
  {
    "usadv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_usadv32qi },
    &operand_data[12132],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10742 */
  {
    "vec_shl_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_shl_v16qi },
    &operand_data[12136],
    3,
    3,
    2,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10742 */
  {
    "vec_shl_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_shl_v8hi },
    &operand_data[12139],
    3,
    3,
    2,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10742 */
  {
    "vec_shl_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_shl_v4si },
    &operand_data[12142],
    3,
    3,
    2,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10742 */
  {
    "vec_shl_v2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_shl_v2di },
    &operand_data[12145],
    3,
    3,
    2,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10781 */
  {
    "vec_shr_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_shr_v16qi },
    &operand_data[12136],
    3,
    3,
    2,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10781 */
  {
    "vec_shr_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_shr_v8hi },
    &operand_data[12139],
    3,
    3,
    2,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10781 */
  {
    "vec_shr_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_shr_v4si },
    &operand_data[12142],
    3,
    3,
    2,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10781 */
  {
    "vec_shr_v2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_shr_v2di },
    &operand_data[12145],
    3,
    3,
    2,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10841 */
  {
    "smaxv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv32qi3 },
    &operand_data[11984],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10841 */
  {
    "sminv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv32qi3 },
    &operand_data[11984],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10841 */
  {
    "umaxv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umaxv32qi3 },
    &operand_data[11984],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10841 */
  {
    "uminv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_uminv32qi3 },
    &operand_data[11984],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10841 */
  {
    "smaxv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv16hi3 },
    &operand_data[11994],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10841 */
  {
    "sminv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv16hi3 },
    &operand_data[11994],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10841 */
  {
    "umaxv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umaxv16hi3 },
    &operand_data[11994],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10841 */
  {
    "uminv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_uminv16hi3 },
    &operand_data[11994],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10841 */
  {
    "smaxv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv8si3 },
    &operand_data[11949],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10841 */
  {
    "sminv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv8si3 },
    &operand_data[11949],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10841 */
  {
    "umaxv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umaxv8si3 },
    &operand_data[11949],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10841 */
  {
    "uminv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_uminv8si3 },
    &operand_data[11949],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10841 */
  {
    "smaxv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv64qi3 },
    &operand_data[11974],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10841 */
  {
    "sminv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv64qi3 },
    &operand_data[11974],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10841 */
  {
    "umaxv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umaxv64qi3 },
    &operand_data[11974],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10841 */
  {
    "uminv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_uminv64qi3 },
    &operand_data[11974],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10841 */
  {
    "smaxv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv32hi3 },
    &operand_data[11989],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10841 */
  {
    "sminv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv32hi3 },
    &operand_data[11989],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10841 */
  {
    "umaxv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umaxv32hi3 },
    &operand_data[11989],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10841 */
  {
    "uminv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_uminv32hi3 },
    &operand_data[11989],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10841 */
  {
    "smaxv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv16si3 },
    &operand_data[11944],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10841 */
  {
    "sminv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv16si3 },
    &operand_data[11944],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10841 */
  {
    "umaxv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umaxv16si3 },
    &operand_data[11944],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10841 */
  {
    "uminv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_uminv16si3 },
    &operand_data[11944],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10861 */
  {
    "smaxv16si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv16si3_mask },
    &operand_data[11944],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10861 */
  {
    "sminv16si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv16si3_mask },
    &operand_data[11944],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10861 */
  {
    "umaxv16si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umaxv16si3_mask },
    &operand_data[11944],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10861 */
  {
    "uminv16si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_uminv16si3_mask },
    &operand_data[11944],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10861 */
  {
    "smaxv8si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv8si3_mask },
    &operand_data[11949],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10861 */
  {
    "sminv8si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv8si3_mask },
    &operand_data[11949],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10861 */
  {
    "umaxv8si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umaxv8si3_mask },
    &operand_data[11949],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10861 */
  {
    "uminv8si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_uminv8si3_mask },
    &operand_data[11949],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10861 */
  {
    "smaxv4si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv4si3_mask },
    &operand_data[11954],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10861 */
  {
    "sminv4si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv4si3_mask },
    &operand_data[11954],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10861 */
  {
    "umaxv4si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umaxv4si3_mask },
    &operand_data[11954],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10861 */
  {
    "uminv4si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_uminv4si3_mask },
    &operand_data[11954],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10861 */
  {
    "smaxv8di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv8di3_mask },
    &operand_data[11959],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10861 */
  {
    "sminv8di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv8di3_mask },
    &operand_data[11959],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10861 */
  {
    "umaxv8di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umaxv8di3_mask },
    &operand_data[11959],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10861 */
  {
    "uminv8di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_uminv8di3_mask },
    &operand_data[11959],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10861 */
  {
    "smaxv4di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv4di3_mask },
    &operand_data[11964],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10861 */
  {
    "sminv4di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv4di3_mask },
    &operand_data[11964],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10861 */
  {
    "umaxv4di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umaxv4di3_mask },
    &operand_data[11964],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10861 */
  {
    "uminv4di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_uminv4di3_mask },
    &operand_data[11964],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10861 */
  {
    "smaxv2di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv2di3_mask },
    &operand_data[11969],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10861 */
  {
    "sminv2di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv2di3_mask },
    &operand_data[11969],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10861 */
  {
    "umaxv2di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umaxv2di3_mask },
    &operand_data[11969],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10861 */
  {
    "uminv2di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_uminv2di3_mask },
    &operand_data[11969],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10895 */
  {
    "smaxv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv8di3 },
    &operand_data[11745],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10895 */
  {
    "sminv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv8di3 },
    &operand_data[11745],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10895 */
  {
    "umaxv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umaxv8di3 },
    &operand_data[11745],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10895 */
  {
    "uminv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_uminv8di3 },
    &operand_data[11745],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10895 */
  {
    "smaxv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv4di3 },
    &operand_data[11751],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10895 */
  {
    "sminv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv4di3 },
    &operand_data[11751],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10895 */
  {
    "umaxv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umaxv4di3 },
    &operand_data[11751],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10895 */
  {
    "uminv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_uminv4di3 },
    &operand_data[11751],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10895 */
  {
    "smaxv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv2di3 },
    &operand_data[11757],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10895 */
  {
    "sminv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv2di3 },
    &operand_data[11757],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10895 */
  {
    "umaxv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umaxv2di3 },
    &operand_data[11757],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10895 */
  {
    "uminv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_uminv2di3 },
    &operand_data[11757],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10937 */
  {
    "smaxv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv16qi3 },
    &operand_data[11914],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10937 */
  {
    "sminv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv16qi3 },
    &operand_data[11914],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10937 */
  {
    "smaxv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv8hi3 },
    &operand_data[11923],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10937 */
  {
    "sminv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv8hi3 },
    &operand_data[11923],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10937 */
  {
    "smaxv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_smaxv4si3 },
    &operand_data[11932],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:10937 */
  {
    "sminv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sminv4si3 },
    &operand_data[11932],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11011 */
  {
    "umaxv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umaxv16qi3 },
    &operand_data[11914],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11011 */
  {
    "uminv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_uminv16qi3 },
    &operand_data[11914],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11011 */
  {
    "umaxv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umaxv8hi3 },
    &operand_data[11923],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11011 */
  {
    "uminv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_uminv8hi3 },
    &operand_data[11923],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11011 */
  {
    "umaxv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_umaxv4si3 },
    &operand_data[11932],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11011 */
  {
    "uminv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_uminv4si3 },
    &operand_data[11932],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11102 */
  {
    "avx2_eqv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_eqv32qi3 },
    &operand_data[11984],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11102 */
  {
    "avx2_eqv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_eqv16hi3 },
    &operand_data[11994],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11102 */
  {
    "avx2_eqv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_eqv8si3 },
    &operand_data[11949],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11102 */
  {
    "avx2_eqv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_eqv4di3 },
    &operand_data[11964],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11122 */
  {
    "avx512bw_eqv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_eqv64qi3 },
    &operand_data[12148],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11122 */
  {
    "avx512bw_eqv64qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_eqv64qi3_mask },
    &operand_data[12148],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11122 */
  {
    "avx512vl_eqv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_eqv16qi3 },
    &operand_data[12152],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11122 */
  {
    "avx512vl_eqv16qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_eqv16qi3_mask },
    &operand_data[12152],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11122 */
  {
    "avx512vl_eqv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_eqv32qi3 },
    &operand_data[12156],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11122 */
  {
    "avx512vl_eqv32qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_eqv32qi3_mask },
    &operand_data[12156],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11122 */
  {
    "avx512bw_eqv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_eqv32hi3 },
    &operand_data[11238],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11122 */
  {
    "avx512bw_eqv32hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_eqv32hi3_mask },
    &operand_data[12159],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11122 */
  {
    "avx512vl_eqv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_eqv16hi3 },
    &operand_data[12163],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11122 */
  {
    "avx512vl_eqv16hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_eqv16hi3_mask },
    &operand_data[12163],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11122 */
  {
    "avx512vl_eqv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_eqv8hi3 },
    &operand_data[12167],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11122 */
  {
    "avx512vl_eqv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_eqv8hi3_mask },
    &operand_data[12167],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11131 */
  {
    "avx512f_eqv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_eqv16si3 },
    &operand_data[12171],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11131 */
  {
    "avx512f_eqv16si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_eqv16si3_mask },
    &operand_data[12171],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11131 */
  {
    "avx512vl_eqv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_eqv8si3 },
    &operand_data[12175],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11131 */
  {
    "avx512vl_eqv8si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_eqv8si3_mask },
    &operand_data[12175],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11131 */
  {
    "avx512vl_eqv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_eqv4si3 },
    &operand_data[11186],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11131 */
  {
    "avx512vl_eqv4si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_eqv4si3_mask },
    &operand_data[12178],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11131 */
  {
    "avx512f_eqv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_eqv8di3 },
    &operand_data[11190],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11131 */
  {
    "avx512f_eqv8di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_eqv8di3_mask },
    &operand_data[12181],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11131 */
  {
    "avx512vl_eqv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_eqv4di3 },
    &operand_data[11194],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11131 */
  {
    "avx512vl_eqv4di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_eqv4di3_mask },
    &operand_data[12184],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11131 */
  {
    "avx512vl_eqv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_eqv2di3 },
    &operand_data[11198],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11131 */
  {
    "avx512vl_eqv2di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_eqv2di3_mask },
    &operand_data[12187],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11198 */
  {
    "sse2_eqv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_eqv16qi3 },
    &operand_data[11914],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11198 */
  {
    "sse2_eqv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_eqv8hi3 },
    &operand_data[11923],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11198 */
  {
    "sse2_eqv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_eqv4si3 },
    &operand_data[11932],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11206 */
  {
    "sse4_1_eqv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_eqv2di3 },
    &operand_data[11941],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11281 */
  {
    "vcondv64qiv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv64qiv16si },
    &operand_data[12191],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11281 */
  {
    "vcondv32hiv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv32hiv16si },
    &operand_data[12197],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11281 */
  {
    "vcondv16siv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv16siv16si },
    &operand_data[12203],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11281 */
  {
    "vcondv8div16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv8div16si },
    &operand_data[12209],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11281 */
  {
    "vcondv16sfv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv16sfv16si },
    &operand_data[12215],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11281 */
  {
    "vcondv8dfv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv8dfv16si },
    &operand_data[12221],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11281 */
  {
    "vcondv64qiv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv64qiv8di },
    &operand_data[12227],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11281 */
  {
    "vcondv32hiv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv32hiv8di },
    &operand_data[12233],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11281 */
  {
    "vcondv16siv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv16siv8di },
    &operand_data[12239],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11281 */
  {
    "vcondv8div8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv8div8di },
    &operand_data[12245],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11281 */
  {
    "vcondv16sfv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv16sfv8di },
    &operand_data[12251],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11281 */
  {
    "vcondv8dfv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv8dfv8di },
    &operand_data[12257],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11281 */
  {
    "vcondv64qiv32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv64qiv32hi },
    &operand_data[12263],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11281 */
  {
    "vcondv32hiv32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv32hiv32hi },
    &operand_data[12269],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11281 */
  {
    "vcondv16siv32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv16siv32hi },
    &operand_data[12275],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11281 */
  {
    "vcondv8div32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv8div32hi },
    &operand_data[12281],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11281 */
  {
    "vcondv16sfv32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv16sfv32hi },
    &operand_data[12287],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11281 */
  {
    "vcondv8dfv32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv8dfv32hi },
    &operand_data[12293],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11281 */
  {
    "vcondv64qiv64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv64qiv64qi },
    &operand_data[12299],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11281 */
  {
    "vcondv32hiv64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv32hiv64qi },
    &operand_data[12305],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11281 */
  {
    "vcondv16siv64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv16siv64qi },
    &operand_data[12311],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11281 */
  {
    "vcondv8div64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv8div64qi },
    &operand_data[12317],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11281 */
  {
    "vcondv16sfv64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv16sfv64qi },
    &operand_data[12323],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11281 */
  {
    "vcondv8dfv64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv8dfv64qi },
    &operand_data[12329],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11298 */
  {
    "vcondv32qiv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv32qiv32qi },
    &operand_data[12335],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11298 */
  {
    "vcondv32qiv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv32qiv16hi },
    &operand_data[12341],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11298 */
  {
    "vcondv32qiv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv32qiv8si },
    &operand_data[12347],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11298 */
  {
    "vcondv32qiv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv32qiv4di },
    &operand_data[12353],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11298 */
  {
    "vcondv16hiv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv16hiv32qi },
    &operand_data[12359],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11298 */
  {
    "vcondv16hiv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv16hiv16hi },
    &operand_data[12365],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11298 */
  {
    "vcondv16hiv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv16hiv8si },
    &operand_data[12371],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11298 */
  {
    "vcondv16hiv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv16hiv4di },
    &operand_data[12377],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11298 */
  {
    "vcondv8siv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv8siv32qi },
    &operand_data[12383],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11298 */
  {
    "vcondv8siv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv8siv16hi },
    &operand_data[12389],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11298 */
  {
    "vcondv8siv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv8siv8si },
    &operand_data[12395],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11298 */
  {
    "vcondv8siv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv8siv4di },
    &operand_data[12401],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11298 */
  {
    "vcondv4div32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv4div32qi },
    &operand_data[12407],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11298 */
  {
    "vcondv4div16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv4div16hi },
    &operand_data[12413],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11298 */
  {
    "vcondv4div8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv4div8si },
    &operand_data[12419],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11298 */
  {
    "vcondv4div4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv4div4di },
    &operand_data[12425],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11298 */
  {
    "vcondv8sfv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv8sfv32qi },
    &operand_data[12431],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11298 */
  {
    "vcondv8sfv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv8sfv16hi },
    &operand_data[12437],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11298 */
  {
    "vcondv8sfv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv8sfv8si },
    &operand_data[12443],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11298 */
  {
    "vcondv8sfv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv8sfv4di },
    &operand_data[12449],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11298 */
  {
    "vcondv4dfv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv4dfv32qi },
    &operand_data[12455],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11298 */
  {
    "vcondv4dfv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv4dfv16hi },
    &operand_data[12461],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11298 */
  {
    "vcondv4dfv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv4dfv8si },
    &operand_data[12467],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11298 */
  {
    "vcondv4dfv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv4dfv4di },
    &operand_data[12473],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11315 */
  {
    "vcondv16qiv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv16qiv16qi },
    &operand_data[12479],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11315 */
  {
    "vcondv8hiv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv8hiv16qi },
    &operand_data[12485],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11315 */
  {
    "vcondv4siv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv4siv16qi },
    &operand_data[12491],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11315 */
  {
    "vcondv2div16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv2div16qi },
    &operand_data[12497],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11315 */
  {
    "vcondv4sfv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv4sfv16qi },
    &operand_data[12503],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11315 */
  {
    "vcondv2dfv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv2dfv16qi },
    &operand_data[12509],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11315 */
  {
    "vcondv16qiv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv16qiv8hi },
    &operand_data[12515],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11315 */
  {
    "vcondv8hiv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv8hiv8hi },
    &operand_data[12521],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11315 */
  {
    "vcondv4siv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv4siv8hi },
    &operand_data[12527],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11315 */
  {
    "vcondv2div8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv2div8hi },
    &operand_data[12533],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11315 */
  {
    "vcondv4sfv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv4sfv8hi },
    &operand_data[12539],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11315 */
  {
    "vcondv2dfv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv2dfv8hi },
    &operand_data[12545],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11315 */
  {
    "vcondv16qiv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv16qiv4si },
    &operand_data[12551],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11315 */
  {
    "vcondv8hiv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv8hiv4si },
    &operand_data[12557],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11315 */
  {
    "vcondv4siv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv4siv4si },
    &operand_data[12563],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11315 */
  {
    "vcondv2div4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv2div4si },
    &operand_data[12569],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11315 */
  {
    "vcondv4sfv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv4sfv4si },
    &operand_data[12575],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11315 */
  {
    "vcondv2dfv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv2dfv4si },
    &operand_data[12581],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11332 */
  {
    "vcondv2div2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv2div2di },
    &operand_data[12587],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11332 */
  {
    "vcondv2dfv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondv2dfv2di },
    &operand_data[12593],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11347 */
  {
    "vconduv64qiv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv64qiv16si },
    &operand_data[12599],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11347 */
  {
    "vconduv32hiv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv32hiv16si },
    &operand_data[12605],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11347 */
  {
    "vconduv16siv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv16siv16si },
    &operand_data[12611],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11347 */
  {
    "vconduv8div16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv8div16si },
    &operand_data[12617],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11347 */
  {
    "vconduv16sfv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv16sfv16si },
    &operand_data[12623],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11347 */
  {
    "vconduv8dfv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv8dfv16si },
    &operand_data[12629],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11347 */
  {
    "vconduv64qiv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv64qiv8di },
    &operand_data[12635],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11347 */
  {
    "vconduv32hiv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv32hiv8di },
    &operand_data[12641],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11347 */
  {
    "vconduv16siv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv16siv8di },
    &operand_data[12647],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11347 */
  {
    "vconduv8div8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv8div8di },
    &operand_data[12653],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11347 */
  {
    "vconduv16sfv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv16sfv8di },
    &operand_data[12659],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11347 */
  {
    "vconduv8dfv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv8dfv8di },
    &operand_data[12665],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11347 */
  {
    "vconduv64qiv32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv64qiv32hi },
    &operand_data[12671],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11347 */
  {
    "vconduv32hiv32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv32hiv32hi },
    &operand_data[12677],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11347 */
  {
    "vconduv16siv32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv16siv32hi },
    &operand_data[12683],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11347 */
  {
    "vconduv8div32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv8div32hi },
    &operand_data[12689],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11347 */
  {
    "vconduv16sfv32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv16sfv32hi },
    &operand_data[12695],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11347 */
  {
    "vconduv8dfv32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv8dfv32hi },
    &operand_data[12701],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11347 */
  {
    "vconduv64qiv64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv64qiv64qi },
    &operand_data[12707],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11347 */
  {
    "vconduv32hiv64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv32hiv64qi },
    &operand_data[12713],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11347 */
  {
    "vconduv16siv64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv16siv64qi },
    &operand_data[12719],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11347 */
  {
    "vconduv8div64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv8div64qi },
    &operand_data[12725],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11347 */
  {
    "vconduv16sfv64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv16sfv64qi },
    &operand_data[12731],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11347 */
  {
    "vconduv8dfv64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv8dfv64qi },
    &operand_data[12737],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11364 */
  {
    "vconduv32qiv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv32qiv32qi },
    &operand_data[12743],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11364 */
  {
    "vconduv32qiv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv32qiv16hi },
    &operand_data[12749],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11364 */
  {
    "vconduv32qiv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv32qiv8si },
    &operand_data[12755],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11364 */
  {
    "vconduv32qiv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv32qiv4di },
    &operand_data[12761],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11364 */
  {
    "vconduv16hiv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv16hiv32qi },
    &operand_data[12767],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11364 */
  {
    "vconduv16hiv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv16hiv16hi },
    &operand_data[12773],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11364 */
  {
    "vconduv16hiv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv16hiv8si },
    &operand_data[12779],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11364 */
  {
    "vconduv16hiv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv16hiv4di },
    &operand_data[12785],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11364 */
  {
    "vconduv8siv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv8siv32qi },
    &operand_data[12791],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11364 */
  {
    "vconduv8siv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv8siv16hi },
    &operand_data[12797],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11364 */
  {
    "vconduv8siv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv8siv8si },
    &operand_data[12803],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11364 */
  {
    "vconduv8siv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv8siv4di },
    &operand_data[12809],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11364 */
  {
    "vconduv4div32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv4div32qi },
    &operand_data[12815],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11364 */
  {
    "vconduv4div16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv4div16hi },
    &operand_data[12821],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11364 */
  {
    "vconduv4div8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv4div8si },
    &operand_data[12827],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11364 */
  {
    "vconduv4div4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv4div4di },
    &operand_data[12833],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11364 */
  {
    "vconduv8sfv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv8sfv32qi },
    &operand_data[12839],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11364 */
  {
    "vconduv8sfv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv8sfv16hi },
    &operand_data[12845],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11364 */
  {
    "vconduv8sfv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv8sfv8si },
    &operand_data[12851],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11364 */
  {
    "vconduv8sfv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv8sfv4di },
    &operand_data[12857],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11364 */
  {
    "vconduv4dfv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv4dfv32qi },
    &operand_data[12863],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11364 */
  {
    "vconduv4dfv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv4dfv16hi },
    &operand_data[12869],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11364 */
  {
    "vconduv4dfv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv4dfv8si },
    &operand_data[12875],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11364 */
  {
    "vconduv4dfv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv4dfv4di },
    &operand_data[12881],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11381 */
  {
    "vconduv16qiv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv16qiv16qi },
    &operand_data[12887],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11381 */
  {
    "vconduv8hiv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv8hiv16qi },
    &operand_data[12893],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11381 */
  {
    "vconduv4siv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv4siv16qi },
    &operand_data[12899],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11381 */
  {
    "vconduv2div16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv2div16qi },
    &operand_data[12905],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11381 */
  {
    "vconduv4sfv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv4sfv16qi },
    &operand_data[12911],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11381 */
  {
    "vconduv2dfv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv2dfv16qi },
    &operand_data[12917],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11381 */
  {
    "vconduv16qiv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv16qiv8hi },
    &operand_data[12923],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11381 */
  {
    "vconduv8hiv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv8hiv8hi },
    &operand_data[12929],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11381 */
  {
    "vconduv4siv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv4siv8hi },
    &operand_data[12935],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11381 */
  {
    "vconduv2div8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv2div8hi },
    &operand_data[12941],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11381 */
  {
    "vconduv4sfv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv4sfv8hi },
    &operand_data[12947],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11381 */
  {
    "vconduv2dfv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv2dfv8hi },
    &operand_data[12953],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11381 */
  {
    "vconduv16qiv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv16qiv4si },
    &operand_data[12959],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11381 */
  {
    "vconduv8hiv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv8hiv4si },
    &operand_data[12965],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11381 */
  {
    "vconduv4siv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv4siv4si },
    &operand_data[12971],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11381 */
  {
    "vconduv2div4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv2div4si },
    &operand_data[12977],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11381 */
  {
    "vconduv4sfv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv4sfv4si },
    &operand_data[12983],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11381 */
  {
    "vconduv2dfv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv2dfv4si },
    &operand_data[12989],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11398 */
  {
    "vconduv2div2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv2div2di },
    &operand_data[12995],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11398 */
  {
    "vconduv2dfv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vconduv2dfv2di },
    &operand_data[13001],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11413 */
  {
    "vcondeqv2div2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondeqv2div2di },
    &operand_data[12587],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11413 */
  {
    "vcondeqv2dfv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcondeqv2dfv2di },
    &operand_data[12593],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11437 */
  {
    "vec_permv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_permv16qi },
    &operand_data[13007],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11437 */
  {
    "vec_permv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_permv8hi },
    &operand_data[13011],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11437 */
  {
    "vec_permv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_permv4si },
    &operand_data[13015],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11437 */
  {
    "vec_permv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_permv2di },
    &operand_data[13019],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11437 */
  {
    "vec_permv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_permv4sf },
    &operand_data[11801],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11437 */
  {
    "vec_permv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_permv2df },
    &operand_data[11840],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11437 */
  {
    "vec_permv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_permv32qi },
    &operand_data[13023],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11437 */
  {
    "vec_permv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_permv16hi },
    &operand_data[13027],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11437 */
  {
    "vec_permv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_permv8si },
    &operand_data[13031],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11437 */
  {
    "vec_permv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_permv4di },
    &operand_data[13035],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11437 */
  {
    "vec_permv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_permv8sf },
    &operand_data[11788],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11437 */
  {
    "vec_permv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_permv4df },
    &operand_data[11827],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11437 */
  {
    "vec_permv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_permv16sf },
    &operand_data[11775],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11437 */
  {
    "vec_permv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_permv8df },
    &operand_data[11814],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11437 */
  {
    "vec_permv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_permv16si },
    &operand_data[13039],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11437 */
  {
    "vec_permv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_permv8di },
    &operand_data[13043],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11437 */
  {
    "vec_permv32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_permv32hi },
    &operand_data[13047],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11437 */
  {
    "vec_permv64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_permv64qi },
    &operand_data[13051],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11459 */
  {
    "vec_perm_constv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_perm_constv4sf },
    &operand_data[13055],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11459 */
  {
    "vec_perm_constv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_perm_constv4si },
    &operand_data[13059],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11459 */
  {
    "vec_perm_constv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_perm_constv2df },
    &operand_data[13063],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11459 */
  {
    "vec_perm_constv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_perm_constv2di },
    &operand_data[13067],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11459 */
  {
    "vec_perm_constv16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_perm_constv16qi },
    &operand_data[13071],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11459 */
  {
    "vec_perm_constv8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_perm_constv8hi },
    &operand_data[13075],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11459 */
  {
    "vec_perm_constv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_perm_constv8sf },
    &operand_data[13079],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11459 */
  {
    "vec_perm_constv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_perm_constv4df },
    &operand_data[13083],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11459 */
  {
    "vec_perm_constv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_perm_constv8si },
    &operand_data[13087],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11459 */
  {
    "vec_perm_constv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_perm_constv4di },
    &operand_data[13091],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11459 */
  {
    "vec_perm_constv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_perm_constv32qi },
    &operand_data[13095],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11459 */
  {
    "vec_perm_constv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_perm_constv16hi },
    &operand_data[13099],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11459 */
  {
    "vec_perm_constv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_perm_constv16si },
    &operand_data[13103],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11459 */
  {
    "vec_perm_constv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_perm_constv8di },
    &operand_data[13107],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11459 */
  {
    "vec_perm_constv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_perm_constv16sf },
    &operand_data[13111],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11459 */
  {
    "vec_perm_constv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_perm_constv8df },
    &operand_data[13115],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11459 */
  {
    "vec_perm_constv32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_perm_constv32hi },
    &operand_data[13119],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11459 */
  {
    "vec_perm_constv64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_perm_constv64qi },
    &operand_data[13123],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11478 */
  {
    "one_cmplv16si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_one_cmplv16si2 },
    &operand_data[11900],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11478 */
  {
    "one_cmplv8di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_one_cmplv8di2 },
    &operand_data[11904],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11478 */
  {
    "one_cmplv64qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_one_cmplv64qi2 },
    &operand_data[11892],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11478 */
  {
    "one_cmplv32qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_one_cmplv32qi2 },
    &operand_data[11894],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11478 */
  {
    "one_cmplv16qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_one_cmplv16qi2 },
    &operand_data[10933],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11478 */
  {
    "one_cmplv32hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_one_cmplv32hi2 },
    &operand_data[11896],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11478 */
  {
    "one_cmplv16hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_one_cmplv16hi2 },
    &operand_data[11898],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11478 */
  {
    "one_cmplv8hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_one_cmplv8hi2 },
    &operand_data[10937],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11478 */
  {
    "one_cmplv8si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_one_cmplv8si2 },
    &operand_data[11902],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11478 */
  {
    "one_cmplv4si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_one_cmplv4si2 },
    &operand_data[10941],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11478 */
  {
    "one_cmplv4di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_one_cmplv4di2 },
    &operand_data[11906],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11478 */
  {
    "one_cmplv2di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_one_cmplv2di2 },
    &operand_data[10945],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11493 */
  {
    "avx512bw_andnotv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_andnotv64qi3 },
    &operand_data[13127],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11493 */
  {
    "avx2_andnotv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_andnotv32qi3 },
    &operand_data[13130],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11493 */
  {
    "sse2_andnotv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_andnotv16qi3 },
    &operand_data[13133],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11493 */
  {
    "avx512bw_andnotv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_andnotv32hi3 },
    &operand_data[13136],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11493 */
  {
    "avx2_andnotv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_andnotv16hi3 },
    &operand_data[13139],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11493 */
  {
    "sse2_andnotv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_andnotv8hi3 },
    &operand_data[13142],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11493 */
  {
    "avx512f_andnotv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_andnotv16si3 },
    &operand_data[13145],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11493 */
  {
    "avx2_andnotv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_andnotv8si3 },
    &operand_data[13148],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11493 */
  {
    "sse2_andnotv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_andnotv4si3 },
    &operand_data[13151],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11493 */
  {
    "avx512f_andnotv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_andnotv8di3 },
    &operand_data[13154],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11493 */
  {
    "avx2_andnotv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_andnotv4di3 },
    &operand_data[13157],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11493 */
  {
    "sse2_andnotv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_andnotv2di3 },
    &operand_data[13160],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11500 */
  {
    "avx512f_andnotv16si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_andnotv16si3_mask },
    &operand_data[13163],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11500 */
  {
    "avx2_andnotv8si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_andnotv8si3_mask },
    &operand_data[13168],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11500 */
  {
    "sse2_andnotv4si3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_andnotv4si3_mask },
    &operand_data[13173],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11500 */
  {
    "avx512f_andnotv8di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_andnotv8di3_mask },
    &operand_data[13178],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11500 */
  {
    "avx2_andnotv4di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_andnotv4di3_mask },
    &operand_data[13183],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11500 */
  {
    "sse2_andnotv2di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_andnotv2di3_mask },
    &operand_data[13188],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11511 */
  {
    "avx512bw_andnotv64qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_andnotv64qi3_mask },
    &operand_data[13193],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11511 */
  {
    "sse2_andnotv16qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_andnotv16qi3_mask },
    &operand_data[13198],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11511 */
  {
    "avx2_andnotv32qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_andnotv32qi3_mask },
    &operand_data[13203],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11511 */
  {
    "avx512bw_andnotv32hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_andnotv32hi3_mask },
    &operand_data[13208],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11511 */
  {
    "avx2_andnotv16hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_andnotv16hi3_mask },
    &operand_data[13213],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11511 */
  {
    "sse2_andnotv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_andnotv8hi3_mask },
    &operand_data[13218],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11640 */
  {
    "andv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv16si3 },
    &operand_data[13223],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11640 */
  {
    "iorv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv16si3 },
    &operand_data[13223],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11640 */
  {
    "xorv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv16si3 },
    &operand_data[13223],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11640 */
  {
    "andv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv8di3 },
    &operand_data[13226],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11640 */
  {
    "iorv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv8di3 },
    &operand_data[13226],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11640 */
  {
    "xorv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv8di3 },
    &operand_data[13226],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11640 */
  {
    "andv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv64qi3 },
    &operand_data[13229],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11640 */
  {
    "iorv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv64qi3 },
    &operand_data[13229],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11640 */
  {
    "xorv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv64qi3 },
    &operand_data[13229],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11640 */
  {
    "andv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv32qi3 },
    &operand_data[13232],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11640 */
  {
    "iorv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv32qi3 },
    &operand_data[13232],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11640 */
  {
    "xorv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv32qi3 },
    &operand_data[13232],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11640 */
  {
    "andv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv16qi3 },
    &operand_data[13235],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11640 */
  {
    "iorv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv16qi3 },
    &operand_data[13235],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11640 */
  {
    "xorv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv16qi3 },
    &operand_data[13235],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11640 */
  {
    "andv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv32hi3 },
    &operand_data[13238],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11640 */
  {
    "iorv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv32hi3 },
    &operand_data[13238],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11640 */
  {
    "xorv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv32hi3 },
    &operand_data[13238],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11640 */
  {
    "andv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv16hi3 },
    &operand_data[13241],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11640 */
  {
    "iorv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv16hi3 },
    &operand_data[13241],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11640 */
  {
    "xorv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv16hi3 },
    &operand_data[13241],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11640 */
  {
    "andv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv8hi3 },
    &operand_data[13244],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11640 */
  {
    "iorv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv8hi3 },
    &operand_data[13244],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11640 */
  {
    "xorv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv8hi3 },
    &operand_data[13244],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11640 */
  {
    "andv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv8si3 },
    &operand_data[13247],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11640 */
  {
    "iorv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv8si3 },
    &operand_data[13247],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11640 */
  {
    "xorv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv8si3 },
    &operand_data[13247],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11640 */
  {
    "andv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv4si3 },
    &operand_data[13250],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11640 */
  {
    "iorv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv4si3 },
    &operand_data[13250],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11640 */
  {
    "xorv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv4si3 },
    &operand_data[13250],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11640 */
  {
    "andv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv4di3 },
    &operand_data[13253],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11640 */
  {
    "iorv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv4di3 },
    &operand_data[13253],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11640 */
  {
    "xorv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv4di3 },
    &operand_data[13253],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11640 */
  {
    "andv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_andv2di3 },
    &operand_data[13256],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11640 */
  {
    "iorv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_iorv2di3 },
    &operand_data[13256],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11640 */
  {
    "xorv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xorv2di3 },
    &operand_data[13256],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11893 */
  {
    "vec_pack_trunc_v32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_pack_trunc_v32hi },
    &operand_data[13259],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11893 */
  {
    "vec_pack_trunc_v16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_pack_trunc_v16hi },
    &operand_data[13026],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11893 */
  {
    "vec_pack_trunc_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_pack_trunc_v8hi },
    &operand_data[13010],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11893 */
  {
    "vec_pack_trunc_v16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_pack_trunc_v16si },
    &operand_data[13261],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11893 */
  {
    "vec_pack_trunc_v8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_pack_trunc_v8si },
    &operand_data[13030],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11893 */
  {
    "vec_pack_trunc_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_pack_trunc_v4si },
    &operand_data[13014],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11893 */
  {
    "vec_pack_trunc_v8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_pack_trunc_v8di },
    &operand_data[13042],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11893 */
  {
    "vec_pack_trunc_v4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_pack_trunc_v4di },
    &operand_data[13034],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11893 */
  {
    "vec_pack_trunc_v2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_pack_trunc_v2di },
    &operand_data[13018],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11905 */
  {
    "vec_pack_trunc_qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_pack_trunc_qi },
    &operand_data[13264],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11912 */
  {
    "vec_pack_trunc_hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_pack_trunc_hi },
    &operand_data[13267],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:11912 */
  {
    "vec_pack_trunc_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_pack_trunc_si },
    &operand_data[13270],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12413 */
  {
    "vec_interleave_highv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_interleave_highv32qi },
    &operand_data[13203],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12413 */
  {
    "vec_interleave_highv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_interleave_highv16hi },
    &operand_data[13213],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12413 */
  {
    "vec_interleave_highv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_interleave_highv8si },
    &operand_data[11734],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12413 */
  {
    "vec_interleave_highv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_interleave_highv4di },
    &operand_data[11752],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12431 */
  {
    "vec_interleave_lowv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_interleave_lowv32qi },
    &operand_data[13203],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12431 */
  {
    "vec_interleave_lowv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_interleave_lowv16hi },
    &operand_data[13213],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12431 */
  {
    "vec_interleave_lowv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_interleave_lowv8si },
    &operand_data[11734],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12431 */
  {
    "vec_interleave_lowv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_interleave_lowv4di },
    &operand_data[11752],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12521 */
  {
    "avx512dq_vinsertf64x2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_vinsertf64x2_mask },
    &operand_data[13273],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12521 */
  {
    "avx512dq_vinserti64x2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_vinserti64x2_mask },
    &operand_data[13279],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12521 */
  {
    "avx512f_vinsertf32x4_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vinsertf32x4_mask },
    &operand_data[13285],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12521 */
  {
    "avx512f_vinserti32x4_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vinserti32x4_mask },
    &operand_data[13291],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12573 */
  {
    "avx512dq_vinsertf32x8_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_vinsertf32x8_mask },
    &operand_data[13297],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12573 */
  {
    "avx512dq_vinserti32x8_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_vinserti32x8_mask },
    &operand_data[13303],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12573 */
  {
    "avx512f_vinsertf64x4_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vinsertf64x4_mask },
    &operand_data[13309],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12573 */
  {
    "avx512f_vinserti64x4_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vinserti64x4_mask },
    &operand_data[13315],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12658 */
  {
    "avx512dq_shuf_i64x2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_shuf_i64x2_mask },
    &operand_data[13321],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12658 */
  {
    "avx512dq_shuf_f64x2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512dq_shuf_f64x2_mask },
    &operand_data[13327],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12703 */
  {
    "avx512f_shuf_f64x2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_shuf_f64x2_mask },
    &operand_data[11847],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12703 */
  {
    "avx512f_shuf_i64x2_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_shuf_i64x2_mask },
    &operand_data[13333],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12761 */
  {
    "avx512vl_shuf_i32x4_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_shuf_i32x4_mask },
    &operand_data[13339],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12761 */
  {
    "avx512vl_shuf_f32x4_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_shuf_f32x4_mask },
    &operand_data[13345],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12819 */
  {
    "avx512f_shuf_f32x4_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_shuf_f32x4_mask },
    &operand_data[11763],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12819 */
  {
    "avx512f_shuf_i32x4_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_shuf_i32x4_mask },
    &operand_data[13351],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12901 */
  {
    "avx512f_pshufdv3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_pshufdv3_mask },
    &operand_data[13352],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:12979 */
  {
    "avx512vl_pshufdv3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_pshufdv3_mask },
    &operand_data[13357],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13001 */
  {
    "avx2_pshufdv3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pshufdv3 },
    &operand_data[11735],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13053 */
  {
    "avx512vl_pshufd_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_pshufd_mask },
    &operand_data[13362],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13071 */
  {
    "sse2_pshufd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_pshufd },
    &operand_data[13367],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13123 */
  {
    "avx512vl_pshuflwv3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_pshuflwv3_mask },
    &operand_data[13370],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13145 */
  {
    "avx2_pshuflwv3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pshuflwv3 },
    &operand_data[13370],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13205 */
  {
    "avx512vl_pshuflw_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_pshuflw_mask },
    &operand_data[13375],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13223 */
  {
    "sse2_pshuflw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_pshuflw },
    &operand_data[13380],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13268 */
  {
    "avx2_pshufhwv3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pshufhwv3 },
    &operand_data[13370],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13299 */
  {
    "avx512vl_pshufhwv3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_pshufhwv3_mask },
    &operand_data[13370],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13362 */
  {
    "avx512vl_pshufhw_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_pshufhw_mask },
    &operand_data[13375],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13380 */
  {
    "sse2_pshufhw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_pshufhw },
    &operand_data[13380],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13425 */
  {
    "sse2_loadd",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_loadd },
    &operand_data[13383],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13917 */
  {
    "vec_unpacks_lo_v64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_lo_v64qi },
    &operand_data[13050],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13917 */
  {
    "vec_unpacks_lo_v32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_lo_v32qi },
    &operand_data[12085],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13917 */
  {
    "vec_unpacks_lo_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_lo_v16qi },
    &operand_data[12088],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13917 */
  {
    "vec_unpacks_lo_v32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_lo_v32hi },
    &operand_data[12112],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13917 */
  {
    "vec_unpacks_lo_v16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_lo_v16hi },
    &operand_data[12091],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13917 */
  {
    "vec_unpacks_lo_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_lo_v8hi },
    &operand_data[12094],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13917 */
  {
    "vec_unpacks_lo_v16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_lo_v16si },
    &operand_data[13385],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13917 */
  {
    "vec_unpacks_lo_v8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_lo_v8si },
    &operand_data[12097],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13917 */
  {
    "vec_unpacks_lo_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_lo_v4si },
    &operand_data[12100],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13923 */
  {
    "vec_unpacks_hi_v64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_hi_v64qi },
    &operand_data[13050],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13923 */
  {
    "vec_unpacks_hi_v32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_hi_v32qi },
    &operand_data[12085],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13923 */
  {
    "vec_unpacks_hi_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_hi_v16qi },
    &operand_data[12088],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13923 */
  {
    "vec_unpacks_hi_v32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_hi_v32hi },
    &operand_data[12112],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13923 */
  {
    "vec_unpacks_hi_v16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_hi_v16hi },
    &operand_data[12091],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13923 */
  {
    "vec_unpacks_hi_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_hi_v8hi },
    &operand_data[12094],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13923 */
  {
    "vec_unpacks_hi_v16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_hi_v16si },
    &operand_data[13385],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13923 */
  {
    "vec_unpacks_hi_v8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_hi_v8si },
    &operand_data[12097],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13923 */
  {
    "vec_unpacks_hi_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_hi_v4si },
    &operand_data[12100],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13929 */
  {
    "vec_unpacku_lo_v64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_lo_v64qi },
    &operand_data[13050],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13929 */
  {
    "vec_unpacku_lo_v32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_lo_v32qi },
    &operand_data[12085],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13929 */
  {
    "vec_unpacku_lo_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_lo_v16qi },
    &operand_data[12088],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13929 */
  {
    "vec_unpacku_lo_v32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_lo_v32hi },
    &operand_data[12112],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13929 */
  {
    "vec_unpacku_lo_v16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_lo_v16hi },
    &operand_data[12091],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13929 */
  {
    "vec_unpacku_lo_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_lo_v8hi },
    &operand_data[12094],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13929 */
  {
    "vec_unpacku_lo_v16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_lo_v16si },
    &operand_data[13385],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13929 */
  {
    "vec_unpacku_lo_v8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_lo_v8si },
    &operand_data[12097],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13929 */
  {
    "vec_unpacku_lo_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_lo_v4si },
    &operand_data[12100],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13935 */
  {
    "vec_unpacks_lo_hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_lo_hi },
    &operand_data[12170],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13940 */
  {
    "vec_unpacks_lo_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_lo_si },
    &operand_data[10126],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13945 */
  {
    "vec_unpacks_lo_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_lo_di },
    &operand_data[13387],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13950 */
  {
    "vec_unpacku_hi_v64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_hi_v64qi },
    &operand_data[13050],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13950 */
  {
    "vec_unpacku_hi_v32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_hi_v32qi },
    &operand_data[12085],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13950 */
  {
    "vec_unpacku_hi_v16qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_hi_v16qi },
    &operand_data[12088],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13950 */
  {
    "vec_unpacku_hi_v32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_hi_v32hi },
    &operand_data[12112],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13950 */
  {
    "vec_unpacku_hi_v16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_hi_v16hi },
    &operand_data[12091],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13950 */
  {
    "vec_unpacku_hi_v8hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_hi_v8hi },
    &operand_data[12094],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13950 */
  {
    "vec_unpacku_hi_v16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_hi_v16si },
    &operand_data[13385],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13950 */
  {
    "vec_unpacku_hi_v8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_hi_v8si },
    &operand_data[12097],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13950 */
  {
    "vec_unpacku_hi_v4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacku_hi_v4si },
    &operand_data[12100],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13956 */
  {
    "vec_unpacks_hi_hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_hi_hi },
    &operand_data[12170],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13964 */
  {
    "vec_unpacks_hi_si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_hi_si },
    &operand_data[10126],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13964 */
  {
    "vec_unpacks_hi_di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_unpacks_hi_di },
    &operand_data[13387],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13980 */
  {
    "avx512bw_uavgv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_uavgv64qi3 },
    &operand_data[11908],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13980 */
  {
    "avx512bw_uavgv64qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_uavgv64qi3_mask },
    &operand_data[12004],
    5,
    5,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13980 */
  {
    "avx2_uavgv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_uavgv32qi3 },
    &operand_data[11911],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13980 */
  {
    "avx2_uavgv32qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_uavgv32qi3_mask },
    &operand_data[12009],
    5,
    5,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13980 */
  {
    "sse2_uavgv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_uavgv16qi3 },
    &operand_data[11914],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13980 */
  {
    "sse2_uavgv16qi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_uavgv16qi3_mask },
    &operand_data[12014],
    5,
    5,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13980 */
  {
    "avx512bw_uavgv32hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_uavgv32hi3 },
    &operand_data[11917],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13980 */
  {
    "avx512bw_uavgv32hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_uavgv32hi3_mask },
    &operand_data[12019],
    5,
    5,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13980 */
  {
    "avx2_uavgv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_uavgv16hi3 },
    &operand_data[11920],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13980 */
  {
    "avx2_uavgv16hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_uavgv16hi3_mask },
    &operand_data[12024],
    5,
    5,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13980 */
  {
    "sse2_uavgv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_uavgv8hi3 },
    &operand_data[11923],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:13980 */
  {
    "sse2_uavgv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_uavgv8hi3_mask },
    &operand_data[12029],
    5,
    5,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14105 */
  {
    "sse2_maskmovdqu",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_maskmovdqu },
    &operand_data[13389],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14636 */
  {
    "ssse3_pmulhrswv4hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssse3_pmulhrswv4hi3_mask },
    &operand_data[13392],
    5,
    5,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14636 */
  {
    "ssse3_pmulhrswv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssse3_pmulhrswv8hi3_mask },
    &operand_data[13397],
    5,
    5,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14636 */
  {
    "avx2_pmulhrswv16hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pmulhrswv16hi3_mask },
    &operand_data[13402],
    5,
    5,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14659 */
  {
    "ssse3_pmulhrswv4hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssse3_pmulhrswv4hi3 },
    &operand_data[10592],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14659 */
  {
    "ssse3_pmulhrswv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ssse3_pmulhrswv8hi3 },
    &operand_data[11999],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14659 */
  {
    "avx2_pmulhrswv16hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pmulhrswv16hi3 },
    &operand_data[11994],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14905 */
  {
    "absv64qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv64qi2 },
    &operand_data[11892],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14905 */
  {
    "absv32qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv32qi2 },
    &operand_data[11894],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14905 */
  {
    "absv16qi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv16qi2 },
    &operand_data[10933],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14905 */
  {
    "absv32hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv32hi2 },
    &operand_data[11896],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14905 */
  {
    "absv16hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv16hi2 },
    &operand_data[11898],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14905 */
  {
    "absv8hi2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv8hi2 },
    &operand_data[10937],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14905 */
  {
    "absv16si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv16si2 },
    &operand_data[11900],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14905 */
  {
    "absv8si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv8si2 },
    &operand_data[11902],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14905 */
  {
    "absv4si2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv4si2 },
    &operand_data[10941],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14905 */
  {
    "absv8di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv8di2 },
    &operand_data[11904],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14905 */
  {
    "absv4di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv4di2 },
    &operand_data[11906],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:14905 */
  {
    "absv2di2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_absv2di2 },
    &operand_data[10945],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15176 */
  {
    "avx2_pblendw",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_pblendw },
    &operand_data[13407],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15526 */
  {
    "avx_roundps_sfix256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_roundps_sfix256 },
    &operand_data[13411],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15526 */
  {
    "sse4_1_roundps_sfix",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_roundps_sfix },
    &operand_data[13414],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15542 */
  {
    "avx512f_roundps512",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_roundps512 },
    &operand_data[13417],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15542 */
  {
    "avx512f_roundpd512",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_roundpd512 },
    &operand_data[13420],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15552 */
  {
    "avx512f_roundps512_sfix",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_roundps512_sfix },
    &operand_data[13423],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15564 */
  {
    "avx512f_roundpd_vec_pack_sfix512",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_roundpd_vec_pack_sfix512 },
    &operand_data[13426],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15564 */
  {
    "avx_roundpd_vec_pack_sfix256",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_roundpd_vec_pack_sfix256 },
    &operand_data[13430],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15564 */
  {
    "sse4_1_roundpd_vec_pack_sfix",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse4_1_roundpd_vec_pack_sfix },
    &operand_data[13434],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15625 */
  {
    "roundv16sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_roundv16sf2 },
    &operand_data[10707],
    2,
    2,
    4,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15625 */
  {
    "roundv8sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_roundv8sf2 },
    &operand_data[10709],
    2,
    2,
    4,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15625 */
  {
    "roundv4sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_roundv4sf2 },
    &operand_data[10711],
    2,
    2,
    4,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15625 */
  {
    "roundv8df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_roundv8df2 },
    &operand_data[10713],
    2,
    2,
    4,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15625 */
  {
    "roundv4df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_roundv4df2 },
    &operand_data[10715],
    2,
    2,
    4,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15625 */
  {
    "roundv2df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_roundv2df2 },
    &operand_data[10717],
    2,
    2,
    4,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15659 */
  {
    "roundv16sf2_sfix",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_roundv16sf2_sfix },
    &operand_data[11434],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15659 */
  {
    "roundv8sf2_sfix",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_roundv8sf2_sfix },
    &operand_data[11436],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15659 */
  {
    "roundv4sf2_sfix",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_roundv4sf2_sfix },
    &operand_data[11438],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15673 */
  {
    "roundv8df2_vec_pack_sfix",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_roundv8df2_vec_pack_sfix },
    &operand_data[11510],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15673 */
  {
    "roundv4df2_vec_pack_sfix",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_roundv4df2_vec_pack_sfix },
    &operand_data[11513],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15673 */
  {
    "roundv2df2_vec_pack_sfix",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_roundv2df2_vec_pack_sfix },
    &operand_data[11516],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15982 */
  {
    "avx512pf_gatherpfv16sisf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512pf_gatherpfv16sisf },
    &operand_data[13438],
    5,
    5,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:15982 */
  {
    "avx512pf_gatherpfv8disf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512pf_gatherpfv8disf },
    &operand_data[13443],
    5,
    5,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16027 */
  {
    "avx512pf_gatherpfv8sidf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512pf_gatherpfv8sidf },
    &operand_data[13448],
    5,
    5,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16027 */
  {
    "avx512pf_gatherpfv8didf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512pf_gatherpfv8didf },
    &operand_data[13443],
    5,
    5,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16072 */
  {
    "avx512pf_scatterpfv16sisf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512pf_scatterpfv16sisf },
    &operand_data[13453],
    5,
    5,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16072 */
  {
    "avx512pf_scatterpfv8disf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512pf_scatterpfv8disf },
    &operand_data[13458],
    5,
    5,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16119 */
  {
    "avx512pf_scatterpfv8sidf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512pf_scatterpfv8sidf },
    &operand_data[13463],
    5,
    5,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16119 */
  {
    "avx512pf_scatterpfv8didf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512pf_scatterpfv8didf },
    &operand_data[13458],
    5,
    5,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16613 */
  {
    "rotlv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rotlv16qi3 },
    &operand_data[13468],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16613 */
  {
    "rotlv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rotlv8hi3 },
    &operand_data[13471],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16613 */
  {
    "rotlv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rotlv4si3 },
    &operand_data[13474],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16613 */
  {
    "rotlv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rotlv2di3 },
    &operand_data[13477],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16644 */
  {
    "rotrv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rotrv16qi3 },
    &operand_data[13468],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16644 */
  {
    "rotrv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rotrv8hi3 },
    &operand_data[13471],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16644 */
  {
    "rotrv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rotrv4si3 },
    &operand_data[13474],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16644 */
  {
    "rotrv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_rotrv2di3 },
    &operand_data[13477],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16703 */
  {
    "vrotrv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vrotrv16qi3 },
    &operand_data[12044],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16703 */
  {
    "vrotrv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vrotrv8hi3 },
    &operand_data[13011],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16703 */
  {
    "vrotrv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vrotrv4si3 },
    &operand_data[11739],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16703 */
  {
    "vrotrv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vrotrv2di3 },
    &operand_data[11757],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16715 */
  {
    "vrotlv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vrotlv16qi3 },
    &operand_data[12044],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16715 */
  {
    "vrotlv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vrotlv8hi3 },
    &operand_data[13011],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16715 */
  {
    "vrotlv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vrotlv4si3 },
    &operand_data[11739],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16715 */
  {
    "vrotlv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vrotlv2di3 },
    &operand_data[11757],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16745 */
  {
    "vlshrv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vlshrv16qi3 },
    &operand_data[13198],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16745 */
  {
    "vlshrv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vlshrv8hi3 },
    &operand_data[13218],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16758 */
  {
    "vlshrv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vlshrv4si3 },
    &operand_data[11740],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16758 */
  {
    "vlshrv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vlshrv2di3 },
    &operand_data[11758],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16774 */
  {
    "vlshrv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vlshrv16si3 },
    &operand_data[11728],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16774 */
  {
    "vlshrv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vlshrv8di3 },
    &operand_data[11746],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16781 */
  {
    "vlshrv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vlshrv8si3 },
    &operand_data[11734],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16781 */
  {
    "vlshrv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vlshrv4di3 },
    &operand_data[11752],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16788 */
  {
    "vashrv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vashrv8hi3 },
    &operand_data[13218],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16788 */
  {
    "vashrv8hi3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vashrv8hi3_mask },
    &operand_data[13218],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16804 */
  {
    "vashrv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vashrv16qi3 },
    &operand_data[13198],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16817 */
  {
    "vashrv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vashrv2di3 },
    &operand_data[11758],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16817 */
  {
    "vashrv2di3_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vashrv2di3_mask },
    &operand_data[13188],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16833 */
  {
    "vashrv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vashrv4si3 },
    &operand_data[11740],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16848 */
  {
    "vashrv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vashrv16si3 },
    &operand_data[11728],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16854 */
  {
    "vashrv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vashrv8si3 },
    &operand_data[11734],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16860 */
  {
    "vashlv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vashlv16qi3 },
    &operand_data[13198],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16860 */
  {
    "vashlv8hi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vashlv8hi3 },
    &operand_data[13218],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16871 */
  {
    "vashlv4si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vashlv4si3 },
    &operand_data[11740],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16871 */
  {
    "vashlv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vashlv2di3 },
    &operand_data[11758],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16886 */
  {
    "vashlv16si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vashlv16si3 },
    &operand_data[11728],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16886 */
  {
    "vashlv8di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vashlv8di3 },
    &operand_data[11746],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16893 */
  {
    "vashlv8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vashlv8si3 },
    &operand_data[11734],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16893 */
  {
    "vashlv4di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vashlv4di3 },
    &operand_data[11752],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16938 */
  {
    "ashlv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv64qi3 },
    &operand_data[13480],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16938 */
  {
    "lshrv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lshrv64qi3 },
    &operand_data[13480],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16938 */
  {
    "ashrv64qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashrv64qi3 },
    &operand_data[13480],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16938 */
  {
    "ashlv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv32qi3 },
    &operand_data[13483],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16938 */
  {
    "lshrv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lshrv32qi3 },
    &operand_data[13483],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16938 */
  {
    "ashrv32qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashrv32qi3 },
    &operand_data[13483],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16938 */
  {
    "ashlv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashlv16qi3 },
    &operand_data[13486],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16938 */
  {
    "lshrv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_lshrv16qi3 },
    &operand_data[13486],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16938 */
  {
    "ashrv16qi3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashrv16qi3 },
    &operand_data[13486],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:16977 */
  {
    "ashrv2di3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_ashrv2di3 },
    &operand_data[13489],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17021 */
  {
    "xop_vmfrczv4sf2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_vmfrczv4sf2 },
    &operand_data[10877],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17021 */
  {
    "xop_vmfrczv2df2",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_xop_vmfrczv2df2 },
    &operand_data[10889],
    2,
    2,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17233 */
  {
    "avx_vzeroall",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vzeroall },
    &operand_data[0],
    0,
    0,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17351 */
  {
    "avx2_permv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_permv4di },
    &operand_data[11753],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17351 */
  {
    "avx2_permv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_permv4df },
    &operand_data[13492],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17366 */
  {
    "avx512vl_permv4di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_permv4di_mask },
    &operand_data[13495],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17366 */
  {
    "avx512vl_permv4df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_permv4df_mask },
    &operand_data[13500],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17406 */
  {
    "avx512f_permv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_permv8df },
    &operand_data[11848],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17406 */
  {
    "avx512f_permv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_permv8di },
    &operand_data[11747],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17425 */
  {
    "avx512f_permv8df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_permv8df_mask },
    &operand_data[13505],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17425 */
  {
    "avx512f_permv8di_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_permv8di_mask },
    &operand_data[13510],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17939 */
  {
    "avx512f_vpermilv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermilv8df },
    &operand_data[11848],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17939 */
  {
    "avx512f_vpermilv8df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermilv8df_mask },
    &operand_data[13505],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17939 */
  {
    "avx_vpermilv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vpermilv4df },
    &operand_data[13492],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17939 */
  {
    "avx_vpermilv4df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vpermilv4df_mask },
    &operand_data[13500],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17939 */
  {
    "avx_vpermilv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vpermilv2df },
    &operand_data[13515],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17939 */
  {
    "avx_vpermilv2df_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vpermilv2df_mask },
    &operand_data[13515],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17960 */
  {
    "avx512f_vpermilv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermilv16sf },
    &operand_data[11764],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17960 */
  {
    "avx512f_vpermilv16sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermilv16sf_mask },
    &operand_data[13520],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17960 */
  {
    "avx_vpermilv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vpermilv8sf },
    &operand_data[13525],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17960 */
  {
    "avx_vpermilv8sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vpermilv8sf_mask },
    &operand_data[13525],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17960 */
  {
    "avx_vpermilv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vpermilv4sf },
    &operand_data[13530],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:17960 */
  {
    "avx_vpermilv4sf_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vpermilv4sf_mask },
    &operand_data[13530],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18016 */
  {
    "avx512f_vpermi2varv16si3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermi2varv16si3_maskz },
    &operand_data[13535],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18016 */
  {
    "avx512f_vpermi2varv16sf3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermi2varv16sf3_maskz },
    &operand_data[13540],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18016 */
  {
    "avx512f_vpermi2varv8di3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermi2varv8di3_maskz },
    &operand_data[13545],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18016 */
  {
    "avx512f_vpermi2varv8df3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermi2varv8df3_maskz },
    &operand_data[13550],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18016 */
  {
    "avx512vl_vpermi2varv8si3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv8si3_maskz },
    &operand_data[13555],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18016 */
  {
    "avx512vl_vpermi2varv8sf3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv8sf3_maskz },
    &operand_data[13560],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18016 */
  {
    "avx512vl_vpermi2varv4di3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv4di3_maskz },
    &operand_data[13565],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18016 */
  {
    "avx512vl_vpermi2varv4df3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv4df3_maskz },
    &operand_data[13570],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18016 */
  {
    "avx512vl_vpermi2varv4si3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv4si3_maskz },
    &operand_data[13575],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18016 */
  {
    "avx512vl_vpermi2varv4sf3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv4sf3_maskz },
    &operand_data[13580],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18016 */
  {
    "avx512vl_vpermi2varv2di3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv2di3_maskz },
    &operand_data[13585],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18016 */
  {
    "avx512vl_vpermi2varv2df3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv2df3_maskz },
    &operand_data[13590],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18030 */
  {
    "avx512bw_vpermi2varv64qi3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_vpermi2varv64qi3_maskz },
    &operand_data[13595],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18030 */
  {
    "avx512vl_vpermi2varv16qi3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv16qi3_maskz },
    &operand_data[13600],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18030 */
  {
    "avx512vl_vpermi2varv32qi3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv32qi3_maskz },
    &operand_data[13605],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18044 */
  {
    "avx512vl_vpermi2varv8hi3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv8hi3_maskz },
    &operand_data[13610],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18044 */
  {
    "avx512vl_vpermi2varv16hi3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermi2varv16hi3_maskz },
    &operand_data[13615],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18044 */
  {
    "avx512bw_vpermi2varv32hi3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_vpermi2varv32hi3_maskz },
    &operand_data[13620],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18145 */
  {
    "avx512f_vpermt2varv16si3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermt2varv16si3_maskz },
    &operand_data[13535],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18145 */
  {
    "avx512f_vpermt2varv16sf3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermt2varv16sf3_maskz },
    &operand_data[13625],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18145 */
  {
    "avx512f_vpermt2varv8di3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermt2varv8di3_maskz },
    &operand_data[13545],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18145 */
  {
    "avx512f_vpermt2varv8df3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_vpermt2varv8df3_maskz },
    &operand_data[13630],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18145 */
  {
    "avx512vl_vpermt2varv8si3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv8si3_maskz },
    &operand_data[13555],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18145 */
  {
    "avx512vl_vpermt2varv8sf3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv8sf3_maskz },
    &operand_data[13635],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18145 */
  {
    "avx512vl_vpermt2varv4di3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv4di3_maskz },
    &operand_data[13565],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18145 */
  {
    "avx512vl_vpermt2varv4df3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv4df3_maskz },
    &operand_data[13640],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18145 */
  {
    "avx512vl_vpermt2varv4si3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv4si3_maskz },
    &operand_data[13575],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18145 */
  {
    "avx512vl_vpermt2varv4sf3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv4sf3_maskz },
    &operand_data[13645],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18145 */
  {
    "avx512vl_vpermt2varv2di3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv2di3_maskz },
    &operand_data[13585],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18145 */
  {
    "avx512vl_vpermt2varv2df3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv2df3_maskz },
    &operand_data[13650],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18159 */
  {
    "avx512bw_vpermt2varv64qi3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_vpermt2varv64qi3_maskz },
    &operand_data[13595],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18159 */
  {
    "avx512vl_vpermt2varv16qi3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv16qi3_maskz },
    &operand_data[13600],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18159 */
  {
    "avx512vl_vpermt2varv32qi3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv32qi3_maskz },
    &operand_data[13605],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18173 */
  {
    "avx512vl_vpermt2varv8hi3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv8hi3_maskz },
    &operand_data[13610],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18173 */
  {
    "avx512vl_vpermt2varv16hi3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vpermt2varv16hi3_maskz },
    &operand_data[13615],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18173 */
  {
    "avx512bw_vpermt2varv32hi3_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512bw_vpermt2varv32hi3_maskz },
    &operand_data[13620],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18274 */
  {
    "avx_vperm2f128v8si3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vperm2f128v8si3 },
    &operand_data[11734],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18274 */
  {
    "avx_vperm2f128v8sf3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vperm2f128v8sf3 },
    &operand_data[13655],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18274 */
  {
    "avx_vperm2f128v4df3",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vperm2f128v4df3 },
    &operand_data[13659],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18381 */
  {
    "avx512vl_vinsertv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vinsertv8si },
    &operand_data[13663],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18381 */
  {
    "avx512vl_vinsertv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vinsertv8sf },
    &operand_data[13669],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18381 */
  {
    "avx512vl_vinsertv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vinsertv4di },
    &operand_data[13675],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18381 */
  {
    "avx512vl_vinsertv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_vinsertv4df },
    &operand_data[13681],
    6,
    6,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18409 */
  {
    "avx_vinsertf128v32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vinsertf128v32qi },
    &operand_data[13687],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18409 */
  {
    "avx_vinsertf128v16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vinsertf128v16hi },
    &operand_data[13691],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18409 */
  {
    "avx_vinsertf128v8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vinsertf128v8si },
    &operand_data[13663],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18409 */
  {
    "avx_vinsertf128v4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vinsertf128v4di },
    &operand_data[13675],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18409 */
  {
    "avx_vinsertf128v8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vinsertf128v8sf },
    &operand_data[13669],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18409 */
  {
    "avx_vinsertf128v4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx_vinsertf128v4df },
    &operand_data[13681],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18637 */
  {
    "maskloadv4sfv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskloadv4sfv4si },
    &operand_data[13695],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18637 */
  {
    "maskloadv2dfv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskloadv2dfv2di },
    &operand_data[13698],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18637 */
  {
    "maskloadv8sfv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskloadv8sfv8si },
    &operand_data[13701],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18637 */
  {
    "maskloadv4dfv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskloadv4dfv4di },
    &operand_data[13704],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18637 */
  {
    "maskloadv4siv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskloadv4siv4si },
    &operand_data[13707],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18637 */
  {
    "maskloadv2div2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskloadv2div2di },
    &operand_data[13710],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18637 */
  {
    "maskloadv8siv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskloadv8siv8si },
    &operand_data[13713],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18637 */
  {
    "maskloadv4div4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskloadv4div4di },
    &operand_data[13716],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18645 */
  {
    "maskloadv16sihi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskloadv16sihi },
    &operand_data[13719],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18645 */
  {
    "maskloadv8siqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskloadv8siqi },
    &operand_data[13722],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18645 */
  {
    "maskloadv4siqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskloadv4siqi },
    &operand_data[13725],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18645 */
  {
    "maskloadv8diqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskloadv8diqi },
    &operand_data[13728],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18645 */
  {
    "maskloadv4diqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskloadv4diqi },
    &operand_data[13731],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18645 */
  {
    "maskloadv2diqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskloadv2diqi },
    &operand_data[13734],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18645 */
  {
    "maskloadv16sfhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskloadv16sfhi },
    &operand_data[13737],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18645 */
  {
    "maskloadv8sfqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskloadv8sfqi },
    &operand_data[13740],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18645 */
  {
    "maskloadv4sfqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskloadv4sfqi },
    &operand_data[13743],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18645 */
  {
    "maskloadv8dfqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskloadv8dfqi },
    &operand_data[13746],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18645 */
  {
    "maskloadv4dfqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskloadv4dfqi },
    &operand_data[13749],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18645 */
  {
    "maskloadv2dfqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskloadv2dfqi },
    &operand_data[13752],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18653 */
  {
    "maskloadv64qidi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskloadv64qidi },
    &operand_data[13755],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18653 */
  {
    "maskloadv16qihi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskloadv16qihi },
    &operand_data[13758],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18653 */
  {
    "maskloadv32qisi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskloadv32qisi },
    &operand_data[13761],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18653 */
  {
    "maskloadv32hisi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskloadv32hisi },
    &operand_data[13764],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18653 */
  {
    "maskloadv16hihi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskloadv16hihi },
    &operand_data[13767],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18653 */
  {
    "maskloadv8hiqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskloadv8hiqi },
    &operand_data[13770],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18661 */
  {
    "maskstorev4sfv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskstorev4sfv4si },
    &operand_data[13773],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18661 */
  {
    "maskstorev2dfv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskstorev2dfv2di },
    &operand_data[13776],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18661 */
  {
    "maskstorev8sfv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskstorev8sfv8si },
    &operand_data[13779],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18661 */
  {
    "maskstorev4dfv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskstorev4dfv4di },
    &operand_data[13782],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18661 */
  {
    "maskstorev4siv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskstorev4siv4si },
    &operand_data[13785],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18661 */
  {
    "maskstorev2div2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskstorev2div2di },
    &operand_data[13788],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18661 */
  {
    "maskstorev8siv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskstorev8siv8si },
    &operand_data[13791],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18661 */
  {
    "maskstorev4div4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskstorev4div4di },
    &operand_data[13794],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18670 */
  {
    "maskstorev16sihi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskstorev16sihi },
    &operand_data[13797],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18670 */
  {
    "maskstorev8siqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskstorev8siqi },
    &operand_data[13800],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18670 */
  {
    "maskstorev4siqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskstorev4siqi },
    &operand_data[13803],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18670 */
  {
    "maskstorev8diqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskstorev8diqi },
    &operand_data[13806],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18670 */
  {
    "maskstorev4diqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskstorev4diqi },
    &operand_data[13809],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18670 */
  {
    "maskstorev2diqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskstorev2diqi },
    &operand_data[13812],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18670 */
  {
    "maskstorev16sfhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskstorev16sfhi },
    &operand_data[13815],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18670 */
  {
    "maskstorev8sfqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskstorev8sfqi },
    &operand_data[13818],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18670 */
  {
    "maskstorev4sfqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskstorev4sfqi },
    &operand_data[13821],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18670 */
  {
    "maskstorev8dfqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskstorev8dfqi },
    &operand_data[13824],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18670 */
  {
    "maskstorev4dfqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskstorev4dfqi },
    &operand_data[13827],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18670 */
  {
    "maskstorev2dfqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskstorev2dfqi },
    &operand_data[13830],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18678 */
  {
    "maskstorev64qidi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskstorev64qidi },
    &operand_data[13833],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18678 */
  {
    "maskstorev16qihi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskstorev16qihi },
    &operand_data[13836],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18678 */
  {
    "maskstorev32qisi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskstorev32qisi },
    &operand_data[13839],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18678 */
  {
    "maskstorev32hisi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskstorev32hisi },
    &operand_data[13842],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18678 */
  {
    "maskstorev16hihi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskstorev16hihi },
    &operand_data[13845],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18678 */
  {
    "maskstorev8hiqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_maskstorev8hiqi },
    &operand_data[13848],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18686 */
  {
    "cbranchv4si4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cbranchv4si4 },
    &operand_data[13851],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18686 */
  {
    "cbranchv2di4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cbranchv2di4 },
    &operand_data[13855],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18686 */
  {
    "cbranchv8si4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cbranchv8si4 },
    &operand_data[13859],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18686 */
  {
    "cbranchv4di4",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_cbranchv4di4 },
    &operand_data[13863],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18720 */
  {
    "vec_initv32qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_initv32qi },
    &operand_data[13867],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18720 */
  {
    "vec_initv16hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_initv16hi },
    &operand_data[13869],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18720 */
  {
    "vec_initv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_initv8si },
    &operand_data[13871],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18720 */
  {
    "vec_initv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_initv4di },
    &operand_data[13873],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18720 */
  {
    "vec_initv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_initv8sf },
    &operand_data[13875],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18720 */
  {
    "vec_initv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_initv4df },
    &operand_data[13877],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18729 */
  {
    "vec_initv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_initv16si },
    &operand_data[13879],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18729 */
  {
    "vec_initv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_initv16sf },
    &operand_data[13881],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18729 */
  {
    "vec_initv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_initv8di },
    &operand_data[13883],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18729 */
  {
    "vec_initv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_initv8df },
    &operand_data[13885],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18729 */
  {
    "vec_initv32hi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_initv32hi },
    &operand_data[13887],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18729 */
  {
    "vec_initv64qi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vec_initv64qi },
    &operand_data[13889],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18892 */
  {
    "vcvtps2ph_mask",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcvtps2ph_mask },
    &operand_data[13891],
    5,
    5,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18905 */
  {
    "vcvtps2ph",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vcvtps2ph },
    &operand_data[13891],
    3,
    3,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18984 */
  {
    "avx2_gathersiv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_gathersiv2di },
    &operand_data[13896],
    6,
    8,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18984 */
  {
    "avx2_gathersiv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_gathersiv2df },
    &operand_data[13904],
    6,
    8,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18984 */
  {
    "avx2_gathersiv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_gathersiv4di },
    &operand_data[13912],
    6,
    8,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18984 */
  {
    "avx2_gathersiv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_gathersiv4df },
    &operand_data[13920],
    6,
    8,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18984 */
  {
    "avx2_gathersiv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_gathersiv4si },
    &operand_data[13928],
    6,
    8,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18984 */
  {
    "avx2_gathersiv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_gathersiv4sf },
    &operand_data[13936],
    6,
    8,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18984 */
  {
    "avx2_gathersiv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_gathersiv8si },
    &operand_data[13944],
    6,
    8,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:18984 */
  {
    "avx2_gathersiv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_gathersiv8sf },
    &operand_data[13952],
    6,
    8,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19045 */
  {
    "avx2_gatherdiv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_gatherdiv2di },
    &operand_data[13960],
    6,
    8,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19045 */
  {
    "avx2_gatherdiv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_gatherdiv2df },
    &operand_data[13968],
    6,
    8,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19045 */
  {
    "avx2_gatherdiv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_gatherdiv4di },
    &operand_data[13976],
    6,
    8,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19045 */
  {
    "avx2_gatherdiv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_gatherdiv4df },
    &operand_data[13984],
    6,
    8,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19045 */
  {
    "avx2_gatherdiv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_gatherdiv4si },
    &operand_data[13992],
    6,
    8,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19045 */
  {
    "avx2_gatherdiv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_gatherdiv4sf },
    &operand_data[14000],
    6,
    8,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19045 */
  {
    "avx2_gatherdiv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_gatherdiv8si },
    &operand_data[14008],
    6,
    8,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19045 */
  {
    "avx2_gatherdiv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx2_gatherdiv8sf },
    &operand_data[14016],
    6,
    8,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19162 */
  {
    "avx512f_gathersiv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_gathersiv16si },
    &operand_data[14024],
    6,
    8,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19162 */
  {
    "avx512f_gathersiv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_gathersiv16sf },
    &operand_data[14032],
    6,
    8,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19162 */
  {
    "avx512f_gathersiv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_gathersiv8di },
    &operand_data[14040],
    6,
    8,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19162 */
  {
    "avx512f_gathersiv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_gathersiv8df },
    &operand_data[14048],
    6,
    8,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19162 */
  {
    "avx512vl_gathersiv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_gathersiv8si },
    &operand_data[14056],
    6,
    8,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19162 */
  {
    "avx512vl_gathersiv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_gathersiv8sf },
    &operand_data[14064],
    6,
    8,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19162 */
  {
    "avx512vl_gathersiv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_gathersiv4di },
    &operand_data[14072],
    6,
    8,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19162 */
  {
    "avx512vl_gathersiv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_gathersiv4df },
    &operand_data[14080],
    6,
    8,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19162 */
  {
    "avx512vl_gathersiv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_gathersiv4si },
    &operand_data[14088],
    6,
    8,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19162 */
  {
    "avx512vl_gathersiv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_gathersiv4sf },
    &operand_data[14096],
    6,
    8,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19162 */
  {
    "avx512vl_gathersiv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_gathersiv2di },
    &operand_data[14104],
    6,
    8,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19162 */
  {
    "avx512vl_gathersiv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_gathersiv2df },
    &operand_data[14112],
    6,
    8,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19220 */
  {
    "avx512f_gatherdiv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_gatherdiv16si },
    &operand_data[14120],
    6,
    8,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19220 */
  {
    "avx512f_gatherdiv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_gatherdiv16sf },
    &operand_data[14128],
    6,
    8,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19220 */
  {
    "avx512f_gatherdiv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_gatherdiv8di },
    &operand_data[14136],
    6,
    8,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19220 */
  {
    "avx512f_gatherdiv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_gatherdiv8df },
    &operand_data[14144],
    6,
    8,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19220 */
  {
    "avx512vl_gatherdiv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_gatherdiv8si },
    &operand_data[14152],
    6,
    8,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19220 */
  {
    "avx512vl_gatherdiv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_gatherdiv8sf },
    &operand_data[14160],
    6,
    8,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19220 */
  {
    "avx512vl_gatherdiv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_gatherdiv4di },
    &operand_data[14168],
    6,
    8,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19220 */
  {
    "avx512vl_gatherdiv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_gatherdiv4df },
    &operand_data[14176],
    6,
    8,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19220 */
  {
    "avx512vl_gatherdiv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_gatherdiv4si },
    &operand_data[14184],
    6,
    8,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19220 */
  {
    "avx512vl_gatherdiv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_gatherdiv4sf },
    &operand_data[14192],
    6,
    8,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19220 */
  {
    "avx512vl_gatherdiv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_gatherdiv2di },
    &operand_data[14200],
    6,
    8,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19220 */
  {
    "avx512vl_gatherdiv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_gatherdiv2df },
    &operand_data[14208],
    6,
    8,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19288 */
  {
    "avx512f_scattersiv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_scattersiv16si },
    &operand_data[14216],
    5,
    7,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19288 */
  {
    "avx512f_scattersiv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_scattersiv16sf },
    &operand_data[14223],
    5,
    7,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19288 */
  {
    "avx512f_scattersiv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_scattersiv8di },
    &operand_data[14230],
    5,
    7,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19288 */
  {
    "avx512f_scattersiv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_scattersiv8df },
    &operand_data[14237],
    5,
    7,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19288 */
  {
    "avx512vl_scattersiv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_scattersiv8si },
    &operand_data[14244],
    5,
    7,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19288 */
  {
    "avx512vl_scattersiv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_scattersiv8sf },
    &operand_data[14251],
    5,
    7,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19288 */
  {
    "avx512vl_scattersiv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_scattersiv4di },
    &operand_data[14258],
    5,
    7,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19288 */
  {
    "avx512vl_scattersiv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_scattersiv4df },
    &operand_data[14265],
    5,
    7,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19288 */
  {
    "avx512vl_scattersiv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_scattersiv4si },
    &operand_data[14272],
    5,
    7,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19288 */
  {
    "avx512vl_scattersiv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_scattersiv4sf },
    &operand_data[14279],
    5,
    7,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19288 */
  {
    "avx512vl_scattersiv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_scattersiv2di },
    &operand_data[14286],
    5,
    7,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19288 */
  {
    "avx512vl_scattersiv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_scattersiv2df },
    &operand_data[14293],
    5,
    7,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19324 */
  {
    "avx512f_scatterdiv16si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_scatterdiv16si },
    &operand_data[14300],
    5,
    7,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19324 */
  {
    "avx512f_scatterdiv16sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_scatterdiv16sf },
    &operand_data[14307],
    5,
    7,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19324 */
  {
    "avx512f_scatterdiv8di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_scatterdiv8di },
    &operand_data[14314],
    5,
    7,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19324 */
  {
    "avx512f_scatterdiv8df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_scatterdiv8df },
    &operand_data[14321],
    5,
    7,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19324 */
  {
    "avx512vl_scatterdiv8si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_scatterdiv8si },
    &operand_data[14328],
    5,
    7,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19324 */
  {
    "avx512vl_scatterdiv8sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_scatterdiv8sf },
    &operand_data[14335],
    5,
    7,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19324 */
  {
    "avx512vl_scatterdiv4di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_scatterdiv4di },
    &operand_data[14342],
    5,
    7,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19324 */
  {
    "avx512vl_scatterdiv4df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_scatterdiv4df },
    &operand_data[14349],
    5,
    7,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19324 */
  {
    "avx512vl_scatterdiv4si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_scatterdiv4si },
    &operand_data[14356],
    5,
    7,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19324 */
  {
    "avx512vl_scatterdiv4sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_scatterdiv4sf },
    &operand_data[14363],
    5,
    7,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19324 */
  {
    "avx512vl_scatterdiv2di",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_scatterdiv2di },
    &operand_data[14370],
    5,
    7,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19324 */
  {
    "avx512vl_scatterdiv2df",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_scatterdiv2df },
    &operand_data[14377],
    5,
    7,
    1,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19391 */
  {
    "avx512f_expandv16si_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_expandv16si_maskz },
    &operand_data[11179],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19391 */
  {
    "avx512f_expandv16sf_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_expandv16sf_maskz },
    &operand_data[11203],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19391 */
  {
    "avx512f_expandv8di_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_expandv8di_maskz },
    &operand_data[11191],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19391 */
  {
    "avx512f_expandv8df_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512f_expandv8df_maskz },
    &operand_data[11215],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19391 */
  {
    "avx512vl_expandv8si_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_expandv8si_maskz },
    &operand_data[11183],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19391 */
  {
    "avx512vl_expandv8sf_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_expandv8sf_maskz },
    &operand_data[11207],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19391 */
  {
    "avx512vl_expandv4di_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_expandv4di_maskz },
    &operand_data[11195],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19391 */
  {
    "avx512vl_expandv4df_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_expandv4df_maskz },
    &operand_data[11219],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19391 */
  {
    "avx512vl_expandv4si_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_expandv4si_maskz },
    &operand_data[11187],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19391 */
  {
    "avx512vl_expandv4sf_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_expandv4sf_maskz },
    &operand_data[11211],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19391 */
  {
    "avx512vl_expandv2di_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_expandv2di_maskz },
    &operand_data[11199],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19391 */
  {
    "avx512vl_expandv2df_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_avx512vl_expandv2df_maskz },
    &operand_data[11223],
    4,
    4,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19658 */
  {
    "vpamdd52huqv8di_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vpamdd52huqv8di_maskz },
    &operand_data[13545],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19658 */
  {
    "vpamdd52huqv4di_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vpamdd52huqv4di_maskz },
    &operand_data[13565],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19658 */
  {
    "vpamdd52huqv2di_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vpamdd52huqv2di_maskz },
    &operand_data[13585],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19672 */
  {
    "vpamdd52luqv8di_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vpamdd52luqv8di_maskz },
    &operand_data[13545],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19672 */
  {
    "vpamdd52luqv4di_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vpamdd52luqv4di_maskz },
    &operand_data[13565],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19672 */
  {
    "vpamdd52luqv2di_maskz",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_vpamdd52luqv2di_maskz },
    &operand_data[13585],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19733 */
  {
    "movv64sf",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv64sf },
    &operand_data[14384],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sse.md:19733 */
  {
    "movv64si",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_movv64si },
    &operand_data[14386],
    2,
    2,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sync.md:42 */
  {
    "sse2_lfence",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_lfence },
    &operand_data[0],
    0,
    0,
    2,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sync.md:61 */
  {
    "sse_sfence",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse_sfence },
    &operand_data[0],
    0,
    0,
    2,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sync.md:80 */
  {
    "sse2_mfence",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_sse2_mfence },
    &operand_data[0],
    0,
    0,
    2,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sync.md:107 */
  {
    "mem_thread_fence",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_mem_thread_fence },
    &operand_data[774],
    1,
    1,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sync.md:149 */
  {
    "atomic_loadqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_loadqi },
    &operand_data[14388],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sync.md:149 */
  {
    "atomic_loadhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_loadhi },
    &operand_data[14391],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sync.md:149 */
  {
    "atomic_loadsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_loadsi },
    &operand_data[14394],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sync.md:149 */
  {
    "atomic_loaddi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_loaddi },
    &operand_data[14397],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sync.md:245 */
  {
    "atomic_storeqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_storeqi },
    &operand_data[14400],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sync.md:245 */
  {
    "atomic_storehi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_storehi },
    &operand_data[14403],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sync.md:245 */
  {
    "atomic_storesi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_storesi },
    &operand_data[14406],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sync.md:245 */
  {
    "atomic_storedi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_storedi },
    &operand_data[14409],
    3,
    3,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sync.md:416 */
  {
    "atomic_compare_and_swapqi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_compare_and_swapqi },
    &operand_data[14412],
    8,
    8,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sync.md:416 */
  {
    "atomic_compare_and_swaphi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_compare_and_swaphi },
    &operand_data[14420],
    8,
    8,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sync.md:416 */
  {
    "atomic_compare_and_swapsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_compare_and_swapsi },
    &operand_data[14428],
    8,
    8,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sync.md:440 */
  {
    "atomic_compare_and_swapdi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_compare_and_swapdi },
    &operand_data[14436],
    8,
    8,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sync.md:696 */
  {
    "atomic_bit_test_and_sethi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_bit_test_and_sethi },
    &operand_data[14444],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sync.md:696 */
  {
    "atomic_bit_test_and_setsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_bit_test_and_setsi },
    &operand_data[14449],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sync.md:732 */
  {
    "atomic_bit_test_and_complementhi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_bit_test_and_complementhi },
    &operand_data[14444],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sync.md:732 */
  {
    "atomic_bit_test_and_complementsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_bit_test_and_complementsi },
    &operand_data[14449],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sync.md:771 */
  {
    "atomic_bit_test_and_resethi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_bit_test_and_resethi },
    &operand_data[14444],
    5,
    5,
    0,
    0,
    0
  },
  /* ../../gcc-7.3.0/gcc/config/i386/sync.md:771 */
  {
    "atomic_bit_test_and_resetsi",
#if HAVE_DESIGNATED_UNION_INITIALIZERS
    { 0 },
#else
    { 0, 0, 0 },
#endif
    { (insn_gen_fn::stored_funcptr) gen_atomic_bit_test_and_resetsi },
    &operand_data[14449],
    5,
    5,
    0,
    0,
    0
  },
};


const char *
get_insn_name (int code)
{
  if (code == NOOP_MOVE_INSN_CODE)
    return "NOOP_MOVE";
  else
    return insn_data[code].name;
}
