#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Nov  7 12:57:54 2018
# Process ID: 9253
# Current directory: /home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.runs/synth_1
# Command line: vivado -log eval1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source eval1.tcl
# Log file: /home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.runs/synth_1/eval1.vds
# Journal file: /home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source eval1.tcl -notrace
Command: synth_design -top eval1 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9258 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1275.270 ; gain = 86.844 ; free physical = 2778 ; free virtual = 12980
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'eval1' [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/sources_1/new/eval1.vhd:41]
INFO: [Synth 8-3491] module 'fsm7seg' declared at '/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/sources_1/new/fsm7seg.vhd:34' bound to instance 'Inst_fsm7seg' of component 'fsm7seg' [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/sources_1/new/eval1.vhd:52]
INFO: [Synth 8-638] synthesizing module 'fsm7seg' [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/sources_1/new/fsm7seg.vhd:41]
INFO: [Synth 8-3491] module 'enable190' declared at '/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/sources_1/imports/new/enable190.vhd:35' bound to instance 'Inst_enable190' of component 'enable190' [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/sources_1/new/fsm7seg.vhd:65]
INFO: [Synth 8-638] synthesizing module 'enable190' [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/sources_1/imports/new/enable190.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'enable190' (1#1) [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/sources_1/imports/new/enable190.vhd:42]
INFO: [Synth 8-3491] module 'x7seg' declared at '/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/sources_1/imports/new/x7seg.vhd:34' bound to instance 'Inst_x7seg1' of component 'x7seg' [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/sources_1/new/fsm7seg.vhd:66]
INFO: [Synth 8-638] synthesizing module 'x7seg' [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/sources_1/imports/new/x7seg.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'x7seg' (2#1) [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/sources_1/imports/new/x7seg.vhd:39]
INFO: [Synth 8-3491] module 'x7seg' declared at '/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/sources_1/imports/new/x7seg.vhd:34' bound to instance 'Inst_x7seg2' of component 'x7seg' [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/sources_1/new/fsm7seg.vhd:67]
INFO: [Synth 8-3491] module 'x7seg' declared at '/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/sources_1/imports/new/x7seg.vhd:34' bound to instance 'Inst_x7seg3' of component 'x7seg' [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/sources_1/new/fsm7seg.vhd:68]
INFO: [Synth 8-3491] module 'x7seg' declared at '/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/sources_1/imports/new/x7seg.vhd:34' bound to instance 'Inst_x7seg4' of component 'x7seg' [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/sources_1/new/fsm7seg.vhd:69]
WARNING: [Synth 8-614] signal 'sevensig1' is read in the process but is not in the sensitivity list [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/sources_1/new/fsm7seg.vhd:81]
WARNING: [Synth 8-614] signal 'sevensig2' is read in the process but is not in the sensitivity list [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/sources_1/new/fsm7seg.vhd:81]
WARNING: [Synth 8-614] signal 'sevensig3' is read in the process but is not in the sensitivity list [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/sources_1/new/fsm7seg.vhd:81]
WARNING: [Synth 8-614] signal 'sevensig4' is read in the process but is not in the sensitivity list [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/sources_1/new/fsm7seg.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'fsm7seg' (3#1) [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/sources_1/new/fsm7seg.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'eval1' (4#1) [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/sources_1/new/eval1.vhd:41]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1319.895 ; gain = 131.469 ; free physical = 2793 ; free virtual = 12992
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1319.895 ; gain = 131.469 ; free physical = 2792 ; free virtual = 12991
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1319.895 ; gain = 131.469 ; free physical = 2792 ; free virtual = 12991
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnC'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnL'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnL'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:116]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:116]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnR'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:117]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:117]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnR'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:120]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc:120]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/constrs_1/imports/Prep-TP-eval1/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/eval1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/eval1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1630.230 ; gain = 0.000 ; free physical = 2511 ; free virtual = 12745
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1630.230 ; gain = 441.805 ; free physical = 2588 ; free virtual = 12821
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1630.230 ; gain = 441.805 ; free physical = 2588 ; free virtual = 12821
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1630.230 ; gain = 441.805 ; free physical = 2589 ; free virtual = 12822
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm7seg'
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              st1_digit1 |                               00 |                               00
              st2_digit2 |                               01 |                               01
              st3_digit3 |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fsm7seg'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 1630.230 ; gain = 441.805 ; free physical = 2579 ; free virtual = 12813
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module enable190 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module fsm7seg 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element Inst_fsm7seg/Inst_enable190/E190_reg was removed.  [/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.srcs/sources_1/imports/new/enable190.vhd:57]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:23 . Memory (MB): peak = 1630.230 ; gain = 441.805 ; free physical = 2566 ; free virtual = 12803
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 1630.230 ; gain = 441.805 ; free physical = 2442 ; free virtual = 12678
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 1630.230 ; gain = 441.805 ; free physical = 2442 ; free virtual = 12678
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 1630.230 ; gain = 441.805 ; free physical = 2441 ; free virtual = 12677
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 1630.230 ; gain = 441.805 ; free physical = 2441 ; free virtual = 12677
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 1630.230 ; gain = 441.805 ; free physical = 2441 ; free virtual = 12677
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 1630.230 ; gain = 441.805 ; free physical = 2441 ; free virtual = 12677
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 1630.230 ; gain = 441.805 ; free physical = 2441 ; free virtual = 12677
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 1630.230 ; gain = 441.805 ; free physical = 2441 ; free virtual = 12677
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 1630.230 ; gain = 441.805 ; free physical = 2441 ; free virtual = 12677
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     2|
|4     |LUT2   |     5|
|5     |LUT4   |    28|
|6     |MUXF7  |    14|
|7     |MUXF8  |     7|
|8     |FDRE   |    21|
|9     |IBUF   |    17|
|10    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+-------------------+----------+------+
|      |Instance           |Module    |Cells |
+------+-------------------+----------+------+
|1     |top                |          |   111|
|2     |  Inst_fsm7seg     |fsm7seg   |    54|
|3     |    Inst_enable190 |enable190 |    25|
+------+-------------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 1630.230 ; gain = 441.805 ; free physical = 2441 ; free virtual = 12677
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1630.230 ; gain = 131.469 ; free physical = 2494 ; free virtual = 12730
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 1630.238 ; gain = 441.805 ; free physical = 2494 ; free virtual = 12730
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 43 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 47 Warnings, 42 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 1630.238 ; gain = 447.695 ; free physical = 2493 ; free virtual = 12730
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/tibo36/Documents/Info-SI/Master/M1S1/AEO/TP_eval_1/tp_eval_1.runs/synth_1/eval1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file eval1_utilization_synth.rpt -pb eval1_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1630.238 ; gain = 0.000 ; free physical = 2494 ; free virtual = 12731
INFO: [Common 17-206] Exiting Vivado at Wed Nov  7 12:58:34 2018...
