m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_pro/18.1
vbuffer
Z0 VDg1SIo80bB@j0V0VzS_@n1
r1
!s85 0
31
!i10b 1
!s100 4JRWf0bY8o@R2h_T`ULHJ1
Io`D;=[H58g8mLGRf^A_RT2
Z1 dD:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/NOISE
w1604521201
8D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/NOISE/src/buffer.v
FD:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/NOISE/src/buffer.v
L0 2
Z2 OV;L;10.6d;65
Z3 !s108 1604696009.000000
!s107 D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/NOISE/src/buffer.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/NOISE/src/buffer.v|
!i113 1
Z4 o-work work
Z5 tCvgOpt 0
vnoise_generator
R0
r1
!s85 0
31
!i10b 1
!s100 3;2Gn9Y3Nh0SMc:g:hBCC1
IEZD4ZMLL1cES8jc=azNaJ3
R1
w1604533031
8D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/NOISE/src/noise_generator.v
FD:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/NOISE/src/noise_generator.v
L0 2
R2
R3
!s107 D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/NOISE/src/noise_generator.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/NOISE/src/noise_generator.v|
!i113 1
R4
R5
vnoise_tb
R0
r1
!s85 0
31
!i10b 1
!s100 iTFLKA7z>FFgVA60mocg<2
INzjJ<UiAJRQ6@>C90OPQ<2
R1
w1604531379
8D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/NOISE/tb/noise_tb.v
FD:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/NOISE/tb/noise_tb.v
L0 5
R2
!s108 1604696010.000000
!s107 D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/NOISE/tb/noise_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/NOISE/tb/noise_tb.v|
!i113 1
R4
R5
voutput_reg
R0
r1
!s85 0
31
!i10b 1
!s100 RKeziZZmcRB:AURDK=4MS1
IQ<GgRQhAgXRnTaQX0z56V0
R1
w1604514000
8D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/NOISE/src/output_reg.v
FD:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/NOISE/src/output_reg.v
L0 2
R2
R3
!s107 D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/NOISE/src/output_reg.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/study/6_year/diploma/Diploma/code/DDSynthesis/Modelsim/NOISE/src/output_reg.v|
!i113 1
R4
R5
