# digital_clock_Basys3
Implementation of a digital clock on the Basys 3 FPGA board using verilog

Uses multiplexing to display the digits onto the 7seg display
