// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Resize_opr_linear (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_src_rows_V_read,
        p_src_cols_V_read,
        p_src_data_stream_V_dout,
        p_src_data_stream_V_empty_n,
        p_src_data_stream_V_read,
        p_dst_rows_V_read,
        p_dst_cols_V_read,
        p_dst_data_stream_V_din,
        p_dst_data_stream_V_full_n,
        p_dst_data_stream_V_write
);

parameter    ap_ST_fsm_state1 = 52'd1;
parameter    ap_ST_fsm_state2 = 52'd2;
parameter    ap_ST_fsm_state3 = 52'd4;
parameter    ap_ST_fsm_state4 = 52'd8;
parameter    ap_ST_fsm_state5 = 52'd16;
parameter    ap_ST_fsm_state6 = 52'd32;
parameter    ap_ST_fsm_state7 = 52'd64;
parameter    ap_ST_fsm_state8 = 52'd128;
parameter    ap_ST_fsm_state9 = 52'd256;
parameter    ap_ST_fsm_state10 = 52'd512;
parameter    ap_ST_fsm_state11 = 52'd1024;
parameter    ap_ST_fsm_state12 = 52'd2048;
parameter    ap_ST_fsm_state13 = 52'd4096;
parameter    ap_ST_fsm_state14 = 52'd8192;
parameter    ap_ST_fsm_state15 = 52'd16384;
parameter    ap_ST_fsm_state16 = 52'd32768;
parameter    ap_ST_fsm_state17 = 52'd65536;
parameter    ap_ST_fsm_state18 = 52'd131072;
parameter    ap_ST_fsm_state19 = 52'd262144;
parameter    ap_ST_fsm_state20 = 52'd524288;
parameter    ap_ST_fsm_state21 = 52'd1048576;
parameter    ap_ST_fsm_state22 = 52'd2097152;
parameter    ap_ST_fsm_state23 = 52'd4194304;
parameter    ap_ST_fsm_state24 = 52'd8388608;
parameter    ap_ST_fsm_state25 = 52'd16777216;
parameter    ap_ST_fsm_state26 = 52'd33554432;
parameter    ap_ST_fsm_state27 = 52'd67108864;
parameter    ap_ST_fsm_state28 = 52'd134217728;
parameter    ap_ST_fsm_state29 = 52'd268435456;
parameter    ap_ST_fsm_state30 = 52'd536870912;
parameter    ap_ST_fsm_state31 = 52'd1073741824;
parameter    ap_ST_fsm_state32 = 52'd2147483648;
parameter    ap_ST_fsm_state33 = 52'd4294967296;
parameter    ap_ST_fsm_state34 = 52'd8589934592;
parameter    ap_ST_fsm_state35 = 52'd17179869184;
parameter    ap_ST_fsm_state36 = 52'd34359738368;
parameter    ap_ST_fsm_state37 = 52'd68719476736;
parameter    ap_ST_fsm_state38 = 52'd137438953472;
parameter    ap_ST_fsm_state39 = 52'd274877906944;
parameter    ap_ST_fsm_state40 = 52'd549755813888;
parameter    ap_ST_fsm_state41 = 52'd1099511627776;
parameter    ap_ST_fsm_state42 = 52'd2199023255552;
parameter    ap_ST_fsm_state43 = 52'd4398046511104;
parameter    ap_ST_fsm_state44 = 52'd8796093022208;
parameter    ap_ST_fsm_state45 = 52'd17592186044416;
parameter    ap_ST_fsm_state46 = 52'd35184372088832;
parameter    ap_ST_fsm_state47 = 52'd70368744177664;
parameter    ap_ST_fsm_state48 = 52'd140737488355328;
parameter    ap_ST_fsm_state49 = 52'd281474976710656;
parameter    ap_ST_fsm_state50 = 52'd562949953421312;
parameter    ap_ST_fsm_pp0_stage0 = 52'd1125899906842624;
parameter    ap_ST_fsm_state91 = 52'd2251799813685248;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [10:0] p_src_rows_V_read;
input  [11:0] p_src_cols_V_read;
input  [7:0] p_src_data_stream_V_dout;
input   p_src_data_stream_V_empty_n;
output   p_src_data_stream_V_read;
input  [10:0] p_dst_rows_V_read;
input  [11:0] p_dst_cols_V_read;
output  [7:0] p_dst_data_stream_V_din;
input   p_dst_data_stream_V_full_n;
output   p_dst_data_stream_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg p_src_data_stream_V_read;
reg p_dst_data_stream_V_write;

(* fsm_encoding = "none" *) reg   [51:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    p_src_data_stream_V_blk_n;
reg    ap_enable_reg_pp0_iter34;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln2314_reg_1987;
reg   [0:0] icmp_ln2314_reg_1987_pp0_iter33_reg;
reg   [0:0] or_ln1494_3_reg_2084;
reg   [0:0] select_ln2350_3_reg_2080;
reg   [0:0] and_ln2403_reg_2113;
reg    p_dst_data_stream_V_blk_n;
reg    ap_enable_reg_pp0_iter39;
reg   [0:0] and_ln2426_reg_2117;
reg   [0:0] and_ln2426_reg_2117_pp0_iter38_reg;
reg   [11:0] p_Val2_8_reg_342;
reg   [11:0] p_Val2_8_reg_342_pp0_iter1_reg;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state51_pp0_stage0_iter0;
wire    ap_block_state52_pp0_stage0_iter1;
wire    ap_block_state53_pp0_stage0_iter2;
wire    ap_block_state54_pp0_stage0_iter3;
wire    ap_block_state55_pp0_stage0_iter4;
wire    ap_block_state56_pp0_stage0_iter5;
wire    ap_block_state57_pp0_stage0_iter6;
wire    ap_block_state58_pp0_stage0_iter7;
wire    ap_block_state59_pp0_stage0_iter8;
wire    ap_block_state60_pp0_stage0_iter9;
wire    ap_block_state61_pp0_stage0_iter10;
wire    ap_block_state62_pp0_stage0_iter11;
wire    ap_block_state63_pp0_stage0_iter12;
wire    ap_block_state64_pp0_stage0_iter13;
wire    ap_block_state65_pp0_stage0_iter14;
wire    ap_block_state66_pp0_stage0_iter15;
wire    ap_block_state67_pp0_stage0_iter16;
wire    ap_block_state68_pp0_stage0_iter17;
wire    ap_block_state69_pp0_stage0_iter18;
wire    ap_block_state70_pp0_stage0_iter19;
wire    ap_block_state71_pp0_stage0_iter20;
wire    ap_block_state72_pp0_stage0_iter21;
wire    ap_block_state73_pp0_stage0_iter22;
wire    ap_block_state74_pp0_stage0_iter23;
wire    ap_block_state75_pp0_stage0_iter24;
wire    ap_block_state76_pp0_stage0_iter25;
wire    ap_block_state77_pp0_stage0_iter26;
wire    ap_block_state78_pp0_stage0_iter27;
wire    ap_block_state79_pp0_stage0_iter28;
wire    ap_block_state80_pp0_stage0_iter29;
wire    ap_block_state81_pp0_stage0_iter30;
wire    ap_block_state82_pp0_stage0_iter31;
wire    ap_block_state83_pp0_stage0_iter32;
wire    ap_block_state84_pp0_stage0_iter33;
reg    ap_predicate_op475_read_state85;
reg    ap_block_state85_pp0_stage0_iter34;
wire    ap_block_state86_pp0_stage0_iter35;
wire    ap_block_state87_pp0_stage0_iter36;
wire    ap_block_state88_pp0_stage0_iter37;
wire    ap_block_state89_pp0_stage0_iter38;
reg    ap_block_state90_pp0_stage0_iter39;
reg    ap_block_pp0_stage0_11001;
reg   [11:0] p_Val2_8_reg_342_pp0_iter2_reg;
reg   [11:0] p_Val2_8_reg_342_pp0_iter3_reg;
reg   [11:0] p_Val2_8_reg_342_pp0_iter4_reg;
reg   [11:0] p_Val2_8_reg_342_pp0_iter5_reg;
reg   [11:0] p_Val2_8_reg_342_pp0_iter6_reg;
reg   [11:0] p_Val2_8_reg_342_pp0_iter7_reg;
reg   [11:0] p_Val2_8_reg_342_pp0_iter8_reg;
reg   [11:0] p_Val2_8_reg_342_pp0_iter9_reg;
reg   [11:0] p_Val2_8_reg_342_pp0_iter10_reg;
reg   [11:0] p_Val2_8_reg_342_pp0_iter11_reg;
reg   [11:0] p_Val2_8_reg_342_pp0_iter12_reg;
reg   [11:0] p_Val2_8_reg_342_pp0_iter13_reg;
reg   [11:0] p_Val2_8_reg_342_pp0_iter14_reg;
reg   [11:0] p_Val2_8_reg_342_pp0_iter15_reg;
reg   [11:0] p_Val2_8_reg_342_pp0_iter16_reg;
reg   [11:0] p_Val2_8_reg_342_pp0_iter17_reg;
reg   [11:0] p_Val2_8_reg_342_pp0_iter18_reg;
reg   [11:0] p_Val2_8_reg_342_pp0_iter19_reg;
reg   [11:0] p_Val2_8_reg_342_pp0_iter20_reg;
reg   [11:0] p_Val2_8_reg_342_pp0_iter21_reg;
reg   [11:0] p_Val2_8_reg_342_pp0_iter22_reg;
reg   [11:0] p_Val2_8_reg_342_pp0_iter23_reg;
reg   [11:0] p_Val2_8_reg_342_pp0_iter24_reg;
reg   [11:0] p_Val2_8_reg_342_pp0_iter25_reg;
reg   [11:0] p_Val2_8_reg_342_pp0_iter26_reg;
reg   [11:0] p_Val2_8_reg_342_pp0_iter27_reg;
reg   [11:0] p_Val2_8_reg_342_pp0_iter28_reg;
reg   [11:0] p_Val2_8_reg_342_pp0_iter29_reg;
reg   [11:0] p_Val2_8_reg_342_pp0_iter30_reg;
reg   [11:0] p_Val2_8_reg_342_pp0_iter31_reg;
reg   [11:0] p_Val2_8_reg_342_pp0_iter32_reg;
wire    ap_CS_fsm_state2;
wire  signed [31:0] row_rate_V_fu_469_p1;
reg  signed [31:0] row_rate_V_reg_1862;
wire    ap_CS_fsm_state48;
wire  signed [31:0] col_rate_V_fu_473_p1;
reg  signed [31:0] col_rate_V_reg_1869;
reg   [0:0] tmp_1_reg_1876;
reg   [30:0] lshr_ln1148_1_reg_1881;
reg   [30:0] lshr_ln1148_2_reg_1886;
reg   [0:0] tmp_7_reg_1891;
reg   [30:0] lshr_ln1148_4_reg_1896;
reg   [30:0] lshr_ln1148_5_reg_1901;
wire   [11:0] tmp_V_4_fu_681_p3;
reg   [11:0] tmp_V_4_reg_1906;
wire    ap_CS_fsm_state49;
wire   [12:0] tmp_V_5_fu_699_p3;
reg   [12:0] tmp_V_5_reg_1911;
wire   [0:0] icmp_ln1494_fu_707_p2;
reg   [0:0] icmp_ln1494_reg_1916;
wire   [0:0] icmp_ln1494_1_fu_712_p2;
reg   [0:0] icmp_ln1494_1_reg_1921;
wire  signed [31:0] sext_ln703_fu_725_p1;
reg  signed [31:0] sext_ln703_reg_1928;
wire  signed [31:0] sext_ln703_1_fu_737_p1;
reg  signed [31:0] sext_ln703_1_reg_1933;
wire  signed [15:0] sext_ln2340_fu_747_p1;
reg  signed [15:0] sext_ln2340_reg_1938;
wire  signed [15:0] sext_ln2345_fu_757_p1;
reg  signed [15:0] sext_ln2345_reg_1945;
wire   [0:0] icmp_ln2313_fu_765_p2;
wire    ap_CS_fsm_state50;
wire   [10:0] i_fu_770_p2;
reg   [10:0] i_reg_1956;
wire   [31:0] zext_ln728_fu_788_p1;
reg   [31:0] zext_ln728_reg_1961;
wire  signed [10:0] add_ln2357_fu_792_p2;
reg  signed [10:0] add_ln2357_reg_1966;
wire  signed [15:0] sext_ln2357_fu_798_p1;
reg  signed [15:0] sext_ln2357_reg_1971;
wire   [0:0] icmp_ln2361_fu_802_p2;
reg   [0:0] icmp_ln2361_reg_1976;
wire   [0:0] row_wr_2_fu_808_p2;
reg   [0:0] row_wr_2_reg_1982;
wire   [0:0] icmp_ln2314_fu_818_p2;
reg   [0:0] icmp_ln2314_reg_1987_pp0_iter1_reg;
reg   [0:0] icmp_ln2314_reg_1987_pp0_iter2_reg;
reg   [0:0] icmp_ln2314_reg_1987_pp0_iter3_reg;
reg   [0:0] icmp_ln2314_reg_1987_pp0_iter4_reg;
reg   [0:0] icmp_ln2314_reg_1987_pp0_iter5_reg;
reg   [0:0] icmp_ln2314_reg_1987_pp0_iter6_reg;
reg   [0:0] icmp_ln2314_reg_1987_pp0_iter7_reg;
reg   [0:0] icmp_ln2314_reg_1987_pp0_iter8_reg;
reg   [0:0] icmp_ln2314_reg_1987_pp0_iter9_reg;
reg   [0:0] icmp_ln2314_reg_1987_pp0_iter10_reg;
reg   [0:0] icmp_ln2314_reg_1987_pp0_iter11_reg;
reg   [0:0] icmp_ln2314_reg_1987_pp0_iter12_reg;
reg   [0:0] icmp_ln2314_reg_1987_pp0_iter13_reg;
reg   [0:0] icmp_ln2314_reg_1987_pp0_iter14_reg;
reg   [0:0] icmp_ln2314_reg_1987_pp0_iter15_reg;
reg   [0:0] icmp_ln2314_reg_1987_pp0_iter16_reg;
reg   [0:0] icmp_ln2314_reg_1987_pp0_iter17_reg;
reg   [0:0] icmp_ln2314_reg_1987_pp0_iter18_reg;
reg   [0:0] icmp_ln2314_reg_1987_pp0_iter19_reg;
reg   [0:0] icmp_ln2314_reg_1987_pp0_iter20_reg;
reg   [0:0] icmp_ln2314_reg_1987_pp0_iter21_reg;
reg   [0:0] icmp_ln2314_reg_1987_pp0_iter22_reg;
reg   [0:0] icmp_ln2314_reg_1987_pp0_iter23_reg;
reg   [0:0] icmp_ln2314_reg_1987_pp0_iter24_reg;
reg   [0:0] icmp_ln2314_reg_1987_pp0_iter25_reg;
reg   [0:0] icmp_ln2314_reg_1987_pp0_iter26_reg;
reg   [0:0] icmp_ln2314_reg_1987_pp0_iter27_reg;
reg   [0:0] icmp_ln2314_reg_1987_pp0_iter28_reg;
reg   [0:0] icmp_ln2314_reg_1987_pp0_iter29_reg;
reg   [0:0] icmp_ln2314_reg_1987_pp0_iter30_reg;
reg   [0:0] icmp_ln2314_reg_1987_pp0_iter31_reg;
reg   [0:0] icmp_ln2314_reg_1987_pp0_iter32_reg;
reg   [0:0] icmp_ln2314_reg_1987_pp0_iter34_reg;
wire   [11:0] j_fu_823_p2;
reg   [11:0] j_reg_1991;
reg    ap_enable_reg_pp0_iter0;
wire   [10:0] trunc_ln2322_fu_854_p1;
wire   [11:0] add_ln2323_fu_858_p2;
wire   [11:0] trunc_ln2323_fu_864_p1;
wire   [31:0] mul_ln703_fu_872_p2;
reg   [31:0] mul_ln703_reg_2016;
wire   [31:0] mul_ln703_1_fu_881_p2;
reg   [31:0] mul_ln703_1_reg_2021;
wire  signed [31:0] fy_V_fu_886_p2;
reg  signed [31:0] fy_V_reg_2026;
wire  signed [31:0] fx_V_fu_890_p2;
reg  signed [31:0] fx_V_reg_2031;
wire   [15:0] sx_2_fu_936_p3;
reg   [15:0] sx_2_reg_2036;
wire   [15:0] sy_2_fu_986_p3;
reg   [15:0] sy_2_reg_2043;
wire   [17:0] sub_ln731_fu_1010_p2;
reg   [17:0] sub_ln731_reg_2050;
reg   [17:0] sub_ln731_reg_2050_pp0_iter33_reg;
reg   [17:0] sub_ln731_reg_2050_pp0_iter34_reg;
wire   [17:0] sub_ln731_1_fu_1032_p2;
reg   [17:0] sub_ln731_1_reg_2055;
reg   [17:0] sub_ln731_1_reg_2055_pp0_iter33_reg;
reg   [17:0] sub_ln731_1_reg_2055_pp0_iter34_reg;
wire   [0:0] icmp_ln1494_2_fu_1073_p2;
reg   [0:0] icmp_ln1494_2_reg_2060;
reg   [0:0] icmp_ln1494_2_reg_2060_pp0_iter34_reg;
wire   [0:0] icmp_ln1494_3_fu_1099_p2;
reg   [0:0] icmp_ln1494_3_reg_2065;
reg   [0:0] icmp_ln1494_3_reg_2065_pp0_iter34_reg;
wire   [0:0] icmp_ln2340_fu_1105_p2;
reg   [0:0] icmp_ln2340_reg_2070;
reg   [0:0] icmp_ln2340_reg_2070_pp0_iter34_reg;
wire   [0:0] icmp_ln2345_fu_1115_p2;
reg   [0:0] icmp_ln2345_reg_2075;
reg   [0:0] icmp_ln2345_reg_2075_pp0_iter34_reg;
wire   [0:0] select_ln2350_3_fu_1197_p3;
reg   [0:0] select_ln2350_3_reg_2080_pp0_iter34_reg;
wire   [0:0] or_ln1494_3_fu_1268_p2;
reg   [0:0] or_ln1494_3_reg_2084_pp0_iter34_reg;
wire  signed [63:0] sext_ln2401_fu_1286_p1;
reg  signed [63:0] sext_ln2401_reg_2088;
reg   [10:0] k_buf_val_val_0_0_ad_reg_2099;
wire   [0:0] icmp_ln2403_fu_1292_p2;
reg   [0:0] icmp_ln2403_reg_2105;
reg   [0:0] icmp_ln2403_reg_2105_pp0_iter34_reg;
wire   [0:0] icmp_ln2403_1_fu_1297_p2;
reg   [0:0] icmp_ln2403_1_reg_2109;
wire   [0:0] and_ln2403_fu_1302_p2;
reg   [0:0] and_ln2403_reg_2113_pp0_iter34_reg;
wire   [0:0] and_ln2426_fu_1323_p2;
reg   [0:0] and_ln2426_reg_2117_pp0_iter34_reg;
reg   [0:0] and_ln2426_reg_2117_pp0_iter35_reg;
reg   [0:0] and_ln2426_reg_2117_pp0_iter36_reg;
reg   [0:0] and_ln2426_reg_2117_pp0_iter37_reg;
wire   [7:0] k_buf_val_val_0_0_q0;
reg   [7:0] win_val_1_val_0_0_reg_2126;
reg   [7:0] tmp_17_reg_2131;
wire  signed [19:0] v1_V_fu_1404_p2;
reg  signed [19:0] v1_V_reg_2136;
wire  signed [19:0] p_Val2_17_fu_1410_p3;
reg  signed [19:0] p_Val2_17_reg_2141;
wire   [19:0] p_Val2_18_fu_1417_p3;
reg   [19:0] p_Val2_18_reg_2147;
reg   [19:0] p_Val2_18_reg_2147_pp0_iter36_reg;
wire  signed [27:0] sext_ln1118_fu_1448_p1;
reg  signed [27:0] sext_ln1118_reg_2152;
wire  signed [27:0] mul_ln1118_fu_1725_p2;
reg  signed [27:0] mul_ln1118_reg_2157;
wire  signed [27:0] mul_ln1118_2_fu_1731_p2;
reg  signed [27:0] mul_ln1118_2_reg_2162;
wire   [47:0] mul_ln1118_1_fu_1482_p2;
reg   [47:0] mul_ln1118_1_reg_2167;
wire   [47:0] mul_ln1118_3_fu_1491_p2;
reg   [47:0] mul_ln1118_3_reg_2172;
wire  signed [27:0] mul_ln1118_4_fu_1737_p2;
reg  signed [27:0] mul_ln1118_4_reg_2177;
wire  signed [27:0] mul_ln1118_6_fu_1742_p2;
reg  signed [27:0] mul_ln1118_6_reg_2182;
wire  signed [47:0] add_ln1192_fu_1508_p2;
reg  signed [47:0] add_ln1192_reg_2187;
wire   [47:0] mul_ln1118_5_fu_1515_p2;
reg   [47:0] mul_ln1118_5_reg_2193;
wire   [47:0] mul_ln1118_7_fu_1524_p2;
reg   [47:0] mul_ln1118_7_reg_2199;
wire   [0:0] p_Result_5_fu_1560_p3;
reg   [0:0] p_Result_5_reg_2205;
wire   [7:0] p_Val2_20_fu_1598_p2;
reg   [7:0] p_Val2_20_reg_2211;
wire   [0:0] and_ln781_fu_1654_p2;
reg   [0:0] and_ln781_reg_2217;
wire   [0:0] or_ln785_fu_1660_p2;
reg   [0:0] or_ln785_reg_2223;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_enable_reg_pp0_iter26;
reg    ap_enable_reg_pp0_iter27;
reg    ap_enable_reg_pp0_iter28;
reg    ap_enable_reg_pp0_iter29;
reg    ap_enable_reg_pp0_iter30;
reg    ap_enable_reg_pp0_iter31;
reg    ap_enable_reg_pp0_iter32;
reg    ap_enable_reg_pp0_iter33;
reg    ap_enable_reg_pp0_iter35;
reg    ap_enable_reg_pp0_iter36;
reg    ap_condition_pp0_exit_iter35_state86;
reg    ap_enable_reg_pp0_iter37;
reg    ap_enable_reg_pp0_iter38;
wire   [10:0] k_buf_val_val_0_0_address0;
reg    k_buf_val_val_0_0_ce0;
reg    k_buf_val_val_0_0_we0;
reg   [10:0] k_buf_val_val_0_0_address1;
reg    k_buf_val_val_0_0_ce1;
reg    k_buf_val_val_0_0_we1;
wire   [7:0] k_buf_val_val_0_0_q1;
wire   [10:0] k_buf_val_val_1_0_address0;
reg    k_buf_val_val_1_0_ce0;
wire   [7:0] k_buf_val_val_1_0_q0;
wire   [10:0] k_buf_val_val_1_0_address1;
reg    k_buf_val_val_1_0_ce1;
reg    k_buf_val_val_1_0_we1;
reg   [10:0] p_Val2_7_reg_331;
wire    ap_CS_fsm_state91;
reg   [11:0] ap_phi_mux_p_Val2_8_phi_fu_346_p4;
wire   [10:0] ap_phi_reg_pp0_iter0_dy_reg_354;
reg   [10:0] ap_phi_reg_pp0_iter1_dy_reg_354;
reg   [10:0] ap_phi_reg_pp0_iter2_dy_reg_354;
reg   [10:0] ap_phi_reg_pp0_iter3_dy_reg_354;
reg   [10:0] ap_phi_reg_pp0_iter4_dy_reg_354;
reg   [10:0] ap_phi_reg_pp0_iter5_dy_reg_354;
reg   [10:0] ap_phi_reg_pp0_iter6_dy_reg_354;
reg   [10:0] ap_phi_reg_pp0_iter7_dy_reg_354;
reg   [10:0] ap_phi_reg_pp0_iter8_dy_reg_354;
reg   [10:0] ap_phi_reg_pp0_iter9_dy_reg_354;
reg   [10:0] ap_phi_reg_pp0_iter10_dy_reg_354;
reg   [10:0] ap_phi_reg_pp0_iter11_dy_reg_354;
reg   [10:0] ap_phi_reg_pp0_iter12_dy_reg_354;
reg   [10:0] ap_phi_reg_pp0_iter13_dy_reg_354;
reg   [10:0] ap_phi_reg_pp0_iter14_dy_reg_354;
reg   [10:0] ap_phi_reg_pp0_iter15_dy_reg_354;
reg   [10:0] ap_phi_reg_pp0_iter16_dy_reg_354;
reg   [10:0] ap_phi_reg_pp0_iter17_dy_reg_354;
reg   [10:0] ap_phi_reg_pp0_iter18_dy_reg_354;
reg   [10:0] ap_phi_reg_pp0_iter19_dy_reg_354;
reg   [10:0] ap_phi_reg_pp0_iter20_dy_reg_354;
reg   [10:0] ap_phi_reg_pp0_iter21_dy_reg_354;
reg   [10:0] ap_phi_reg_pp0_iter22_dy_reg_354;
reg   [10:0] ap_phi_reg_pp0_iter23_dy_reg_354;
reg   [10:0] ap_phi_reg_pp0_iter24_dy_reg_354;
reg   [10:0] ap_phi_reg_pp0_iter25_dy_reg_354;
reg   [10:0] ap_phi_reg_pp0_iter26_dy_reg_354;
reg   [10:0] ap_phi_reg_pp0_iter27_dy_reg_354;
reg   [10:0] ap_phi_reg_pp0_iter28_dy_reg_354;
reg   [10:0] ap_phi_reg_pp0_iter29_dy_reg_354;
reg   [10:0] ap_phi_reg_pp0_iter30_dy_reg_354;
reg   [10:0] ap_phi_reg_pp0_iter31_dy_reg_354;
wire   [11:0] ap_phi_reg_pp0_iter0_dx_reg_363;
reg   [11:0] ap_phi_reg_pp0_iter1_dx_reg_363;
reg   [11:0] ap_phi_reg_pp0_iter2_dx_reg_363;
reg   [11:0] ap_phi_reg_pp0_iter3_dx_reg_363;
reg   [11:0] ap_phi_reg_pp0_iter4_dx_reg_363;
reg   [11:0] ap_phi_reg_pp0_iter5_dx_reg_363;
reg   [11:0] ap_phi_reg_pp0_iter6_dx_reg_363;
reg   [11:0] ap_phi_reg_pp0_iter7_dx_reg_363;
reg   [11:0] ap_phi_reg_pp0_iter8_dx_reg_363;
reg   [11:0] ap_phi_reg_pp0_iter9_dx_reg_363;
reg   [11:0] ap_phi_reg_pp0_iter10_dx_reg_363;
reg   [11:0] ap_phi_reg_pp0_iter11_dx_reg_363;
reg   [11:0] ap_phi_reg_pp0_iter12_dx_reg_363;
reg   [11:0] ap_phi_reg_pp0_iter13_dx_reg_363;
reg   [11:0] ap_phi_reg_pp0_iter14_dx_reg_363;
reg   [11:0] ap_phi_reg_pp0_iter15_dx_reg_363;
reg   [11:0] ap_phi_reg_pp0_iter16_dx_reg_363;
reg   [11:0] ap_phi_reg_pp0_iter17_dx_reg_363;
reg   [11:0] ap_phi_reg_pp0_iter18_dx_reg_363;
reg   [11:0] ap_phi_reg_pp0_iter19_dx_reg_363;
reg   [11:0] ap_phi_reg_pp0_iter20_dx_reg_363;
reg   [11:0] ap_phi_reg_pp0_iter21_dx_reg_363;
reg   [11:0] ap_phi_reg_pp0_iter22_dx_reg_363;
reg   [11:0] ap_phi_reg_pp0_iter23_dx_reg_363;
reg   [11:0] ap_phi_reg_pp0_iter24_dx_reg_363;
reg   [11:0] ap_phi_reg_pp0_iter25_dx_reg_363;
reg   [11:0] ap_phi_reg_pp0_iter26_dx_reg_363;
reg   [11:0] ap_phi_reg_pp0_iter27_dx_reg_363;
reg   [11:0] ap_phi_reg_pp0_iter28_dx_reg_363;
reg   [11:0] ap_phi_reg_pp0_iter29_dx_reg_363;
reg   [11:0] ap_phi_reg_pp0_iter30_dx_reg_363;
reg   [11:0] ap_phi_reg_pp0_iter31_dx_reg_363;
reg   [7:0] ap_phi_mux_win_val_val_1_0_0_2_phi_fu_375_p10;
wire   [7:0] ap_phi_reg_pp0_iter34_win_val_val_1_0_0_2_reg_372;
reg   [0:0] row_wr_1_fu_198;
wire   [0:0] row_wr_4_fu_1212_p3;
reg   [0:0] row_rd_0_fu_202;
reg   [15:0] pre_fx_0_fu_206;
wire   [15:0] select_ln1494_3_fu_1256_p3;
reg   [15:0] pre_fy_0_fu_210;
wire   [15:0] select_ln2350_1_fu_1170_p3;
reg   [15:0] x_1_fu_214;
wire  signed [15:0] select_ln2350_fu_1149_p3;
wire   [15:0] x_fu_1312_p2;
reg   [7:0] win_val_0_val_1_0_fu_218;
reg   [7:0] win_val_0_val_1_0_1_fu_222;
reg   [7:0] win_val_1_val_1_0_fu_226;
reg   [7:0] win_val_1_val_1_0_1_fu_230;
reg   [7:0] tmp_fu_234;
reg   [7:0] ap_sig_allocacmp_s_val_0_07_load;
reg    ap_block_pp0_stage0_01001;
wire  signed [11:0] tmp_4_fu_392_p1;
wire  signed [11:0] tmp_5_fu_400_p1;
wire  signed [27:0] tmp_4_fu_392_p3;
wire   [43:0] grp_fu_412_p0;
wire  signed [10:0] tmp_2_fu_443_p1;
wire  signed [10:0] tmp_3_fu_451_p1;
wire  signed [26:0] tmp_2_fu_443_p3;
wire   [42:0] grp_fu_463_p0;
wire   [42:0] grp_fu_463_p2;
wire   [43:0] grp_fu_412_p2;
wire   [31:0] sub_ln1148_fu_485_p2;
wire   [31:0] sub_ln1148_2_fu_519_p2;
wire  signed [11:0] sext_ln2287_fu_545_p0;
wire  signed [10:0] sext_ln2288_fu_548_p0;
wire  signed [10:0] sext_ln2289_fu_551_p0;
wire  signed [11:0] sext_ln2290_fu_554_p0;
wire   [31:0] zext_ln1148_fu_557_p1;
wire   [31:0] sub_ln1148_1_fu_560_p2;
wire   [31:0] zext_ln1148_1_fu_566_p1;
wire   [31:0] select_ln1148_fu_569_p3;
wire   [32:0] zext_ln1193_fu_576_p1;
wire   [32:0] ret_V_9_fu_580_p2;
wire   [0:0] tmp_6_fu_596_p3;
wire   [19:0] offset_row_V_fu_586_p4;
wire   [19:0] zext_ln415_fu_604_p1;
wire   [31:0] zext_ln1148_2_fu_614_p1;
wire   [31:0] sub_ln1148_3_fu_617_p2;
wire   [31:0] zext_ln1148_3_fu_623_p1;
wire   [31:0] select_ln1148_1_fu_626_p3;
wire   [32:0] zext_ln1193_1_fu_633_p1;
wire   [32:0] ret_V_10_fu_637_p2;
wire   [0:0] tmp_8_fu_653_p3;
wire   [19:0] offset_col_V_fu_643_p4;
wire   [19:0] zext_ln415_1_fu_661_p1;
wire  signed [10:0] icmp_ln2302_fu_671_p0;
wire  signed [10:0] icmp_ln2302_fu_671_p1;
wire  signed [11:0] sext_ln2288_fu_548_p1;
wire   [0:0] icmp_ln2302_fu_671_p2;
wire  signed [11:0] sext_ln2289_fu_551_p1;
wire   [11:0] add_ln2302_fu_675_p2;
wire  signed [11:0] icmp_ln2303_fu_689_p0;
wire  signed [11:0] icmp_ln2303_fu_689_p1;
wire  signed [12:0] sext_ln2287_fu_545_p1;
wire   [0:0] icmp_ln2303_fu_689_p2;
wire  signed [12:0] sext_ln2290_fu_554_p1;
wire   [12:0] add_ln2303_fu_693_p2;
wire   [19:0] p_Val2_9_fu_608_p2;
wire   [25:0] shl_ln_fu_717_p3;
wire   [19:0] p_Val2_10_fu_665_p2;
wire   [25:0] shl_ln703_1_fu_729_p3;
wire   [12:0] sx_fu_741_p2;
wire   [11:0] sy_fu_751_p2;
wire   [11:0] zext_ln2313_fu_761_p1;
wire   [9:0] trunc_ln728_fu_776_p1;
wire   [25:0] t_V_2_fu_780_p3;
wire   [12:0] zext_ln2314_fu_814_p1;
wire   [10:0] trunc_ln728_1_fu_829_p1;
wire   [26:0] t_V_3_fu_833_p3;
wire   [26:0] grp_fu_845_p0;
wire   [25:0] grp_fu_850_p0;
wire   [10:0] grp_fu_850_p2;
wire   [11:0] grp_fu_845_p2;
wire  signed [10:0] mul_ln703_fu_872_p1;
wire  signed [11:0] mul_ln703_1_fu_881_p1;
wire   [15:0] trunc_ln851_fu_912_p1;
wire   [15:0] ret_V_fu_894_p4;
wire   [0:0] icmp_ln851_fu_916_p2;
wire   [15:0] ret_V_4_fu_922_p2;
wire   [0:0] p_Result_s_fu_904_p3;
wire   [15:0] select_ln851_fu_928_p3;
wire   [15:0] trunc_ln851_1_fu_962_p1;
wire   [15:0] ret_V_2_fu_944_p4;
wire   [0:0] icmp_ln851_1_fu_966_p2;
wire   [15:0] ret_V_5_fu_972_p2;
wire   [0:0] p_Result_1_fu_954_p3;
wire   [15:0] select_ln851_1_fu_978_p3;
wire   [1:0] trunc_ln731_1_fu_998_p1;
wire   [17:0] trunc_ln731_fu_994_p1;
wire   [17:0] shl_ln1_fu_1002_p3;
wire   [1:0] trunc_ln731_3_fu_1020_p1;
wire   [17:0] trunc_ln731_2_fu_1016_p1;
wire   [17:0] shl_ln731_2_fu_1024_p3;
wire   [31:0] rhs_V_fu_1056_p3;
wire  signed [32:0] lhs_V_fu_1053_p1;
wire  signed [32:0] sext_ln728_fu_1063_p1;
wire   [32:0] ret_V_6_fu_1067_p2;
wire   [31:0] rhs_V_1_fu_1082_p3;
wire  signed [32:0] lhs_V_1_fu_1079_p1;
wire  signed [32:0] sext_ln728_1_fu_1089_p1;
wire   [32:0] ret_V_7_fu_1093_p2;
wire   [15:0] pre_fy_fu_1119_p3;
wire   [0:0] icmp_ln2350_fu_1125_p2;
wire   [0:0] and_ln1494_fu_1157_p2;
wire   [15:0] select_ln2361_fu_1142_p3;
wire   [15:0] select_ln1494_fu_1162_p3;
wire   [0:0] icmp_ln2364_fu_1136_p2;
wire   [0:0] or_ln1494_fu_1186_p2;
wire   [0:0] or_ln1494_1_fu_1192_p2;
wire   [0:0] row_wr_fu_1131_p2;
wire   [0:0] row_wr_3_fu_1205_p3;
wire   [11:0] add_ln2378_fu_1220_p2;
wire   [15:0] pre_fx_fu_1109_p3;
wire  signed [15:0] sext_ln2378_fu_1226_p1;
wire   [15:0] select_ln2350_2_fu_1178_p3;
wire   [15:0] select_ln2380_fu_1242_p3;
wire   [0:0] icmp_ln2383_fu_1236_p2;
wire   [0:0] or_ln1494_2_fu_1263_p2;
wire   [0:0] col_wr_fu_1230_p2;
wire   [0:0] col_wr_1_fu_1250_p2;
wire   [0:0] col_wr_2_fu_1274_p3;
wire   [19:0] u_V_fu_1370_p3;
wire   [19:0] v_V_fu_1384_p3;
wire   [19:0] p_Val2_15_fu_1377_p3;
wire   [19:0] p_Val2_16_fu_1391_p3;
wire  signed [19:0] u1_V_fu_1398_p2;
wire  signed [19:0] mul_ln1118_1_fu_1482_p0;
wire  signed [27:0] mul_ln1118_1_fu_1482_p1;
wire  signed [19:0] mul_ln1118_3_fu_1491_p0;
wire  signed [27:0] mul_ln1118_3_fu_1491_p1;
wire  signed [19:0] mul_ln1118_5_fu_1515_p0;
wire  signed [47:0] sext_ln1118_4_fu_1505_p1;
wire  signed [27:0] mul_ln1118_5_fu_1515_p1;
wire  signed [19:0] mul_ln1118_7_fu_1524_p0;
wire  signed [27:0] mul_ln1118_7_fu_1524_p1;
wire   [48:0] zext_ln1192_fu_1536_p1;
wire   [48:0] zext_ln1116_4_fu_1533_p1;
wire   [48:0] add_ln1192_1_fu_1539_p2;
wire  signed [48:0] sext_ln1192_fu_1530_p1;
wire   [47:0] add_ln1192_3_fu_1551_p2;
wire   [47:0] add_ln1192_4_fu_1555_p2;
wire   [48:0] add_ln1192_2_fu_1545_p2;
wire   [0:0] tmp_14_fu_1586_p3;
wire   [7:0] zext_ln415_2_fu_1594_p1;
wire   [7:0] p_Val2_19_fu_1568_p4;
wire   [0:0] tmp_15_fu_1604_p3;
wire   [0:0] p_Result_6_fu_1578_p3;
wire   [0:0] xor_ln416_fu_1612_p2;
wire   [3:0] p_Result_8_i_i_fu_1624_p4;
wire   [0:0] carry_1_fu_1618_p2;
wire   [0:0] Range1_all_ones_fu_1634_p2;
wire   [0:0] Range1_all_zeros_fu_1640_p2;
wire   [0:0] deleted_zeros_fu_1646_p3;
wire   [0:0] xor_ln781_fu_1666_p2;
wire   [0:0] xor_ln340_fu_1681_p2;
wire   [0:0] or_ln340_1_fu_1686_p2;
wire   [0:0] overflow_fu_1676_p2;
wire   [0:0] and_ln340_fu_1691_p2;
wire   [0:0] neg_src_fu_1671_p2;
wire   [0:0] or_ln340_fu_1696_p2;
wire   [7:0] select_ln340_fu_1702_p3;
wire   [7:0] select_ln396_fu_1709_p3;
wire   [7:0] mul_ln1118_fu_1725_p0;
wire   [7:0] mul_ln1118_2_fu_1731_p0;
wire   [7:0] mul_ln1118_4_fu_1737_p0;
wire  signed [19:0] mul_ln1118_4_fu_1737_p1;
wire   [7:0] mul_ln1118_6_fu_1742_p0;
reg    grp_fu_412_ap_start;
wire    grp_fu_412_ap_done;
reg    grp_fu_463_ap_start;
wire    grp_fu_463_ap_done;
reg    grp_fu_845_ce;
reg    grp_fu_850_ce;
reg   [51:0] ap_NS_fsm;
reg    ap_block_pp0;
reg    ap_predicate_op451_store_state84;
reg    ap_enable_operation_451;
reg    ap_enable_state84_pp0_iter33_stage0;
reg    ap_predicate_op443_load_state84;
reg    ap_enable_operation_443;
reg    ap_predicate_op468_load_state85;
reg    ap_enable_operation_468;
reg    ap_enable_state85_pp0_iter34_stage0;
reg    ap_predicate_op464_load_state85;
reg    ap_enable_operation_464;
reg    ap_predicate_op494_load_state86;
reg    ap_enable_operation_494;
reg    ap_enable_state86_pp0_iter35_stage0;
reg    ap_predicate_op477_store_state85;
reg    ap_enable_operation_477;
reg    ap_predicate_op441_load_state84;
reg    ap_enable_operation_441;
reg    ap_predicate_op465_load_state85;
reg    ap_enable_operation_465;
reg    ap_predicate_op469_store_state85;
reg    ap_enable_operation_469;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire   [31:0] grp_fu_845_p00;
wire   [27:0] mul_ln1118_2_fu_1731_p00;
wire   [27:0] mul_ln1118_4_fu_1737_p00;
wire   [27:0] mul_ln1118_6_fu_1742_p00;
wire   [27:0] mul_ln1118_fu_1725_p00;
reg    ap_condition_342;
reg    ap_condition_874;
reg    ap_condition_2424;
reg    ap_condition_867;

// power-on initialization
initial begin
#0 ap_CS_fsm = 52'd1;
#0 ap_enable_reg_pp0_iter34 = 1'b0;
#0 ap_enable_reg_pp0_iter39 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_enable_reg_pp0_iter26 = 1'b0;
#0 ap_enable_reg_pp0_iter27 = 1'b0;
#0 ap_enable_reg_pp0_iter28 = 1'b0;
#0 ap_enable_reg_pp0_iter29 = 1'b0;
#0 ap_enable_reg_pp0_iter30 = 1'b0;
#0 ap_enable_reg_pp0_iter31 = 1'b0;
#0 ap_enable_reg_pp0_iter32 = 1'b0;
#0 ap_enable_reg_pp0_iter33 = 1'b0;
#0 ap_enable_reg_pp0_iter35 = 1'b0;
#0 ap_enable_reg_pp0_iter36 = 1'b0;
#0 ap_enable_reg_pp0_iter37 = 1'b0;
#0 ap_enable_reg_pp0_iter38 = 1'b0;
end

Resize_opr_linearkbM #(
    .DataWidth( 8 ),
    .AddressRange( 1281 ),
    .AddressWidth( 11 ))
k_buf_val_val_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_val_val_0_0_address0),
    .ce0(k_buf_val_val_0_0_ce0),
    .we0(k_buf_val_val_0_0_we0),
    .d0(ap_sig_allocacmp_s_val_0_07_load),
    .q0(k_buf_val_val_0_0_q0),
    .address1(k_buf_val_val_0_0_address1),
    .ce1(k_buf_val_val_0_0_ce1),
    .we1(k_buf_val_val_0_0_we1),
    .d1(p_src_data_stream_V_dout),
    .q1(k_buf_val_val_0_0_q1)
);

Resize_opr_linearlbW #(
    .DataWidth( 8 ),
    .AddressRange( 1281 ),
    .AddressWidth( 11 ))
k_buf_val_val_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(k_buf_val_val_1_0_address0),
    .ce0(k_buf_val_val_1_0_ce0),
    .q0(k_buf_val_val_1_0_q0),
    .address1(k_buf_val_val_1_0_address1),
    .ce1(k_buf_val_val_1_0_ce1),
    .we1(k_buf_val_val_1_0_we1),
    .d1(k_buf_val_val_0_0_q0)
);

top_sdiv_44ns_28smb6 #(
    .ID( 1 ),
    .NUM_STAGE( 48 ),
    .din0_WIDTH( 44 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 44 ))
top_sdiv_44ns_28smb6_U83(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_412_ap_start),
    .done(grp_fu_412_ap_done),
    .din0(grp_fu_412_p0),
    .din1(tmp_4_fu_392_p3),
    .ce(1'b1),
    .dout(grp_fu_412_p2)
);

top_sdiv_43ns_27sncg #(
    .ID( 1 ),
    .NUM_STAGE( 47 ),
    .din0_WIDTH( 43 ),
    .din1_WIDTH( 27 ),
    .dout_WIDTH( 43 ))
top_sdiv_43ns_27sncg_U84(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_463_ap_start),
    .done(grp_fu_463_ap_done),
    .din0(grp_fu_463_p0),
    .din1(tmp_2_fu_443_p3),
    .ce(1'b1),
    .dout(grp_fu_463_p2)
);

top_udiv_27ns_32socq #(
    .ID( 1 ),
    .NUM_STAGE( 31 ),
    .din0_WIDTH( 27 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 12 ))
top_udiv_27ns_32socq_U85(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_845_p0),
    .din1(col_rate_V_reg_1869),
    .ce(grp_fu_845_ce),
    .dout(grp_fu_845_p2)
);

top_udiv_26ns_32spcA #(
    .ID( 1 ),
    .NUM_STAGE( 30 ),
    .din0_WIDTH( 26 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 11 ))
top_udiv_26ns_32spcA_U86(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_850_p0),
    .din1(row_rate_V_reg_1862),
    .ce(grp_fu_850_ce),
    .dout(grp_fu_850_p2)
);

top_mul_mul_8ns_2qcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 28 ))
top_mul_mul_8ns_2qcK_U87(
    .din0(mul_ln1118_fu_1725_p0),
    .din1(u1_V_fu_1398_p2),
    .dout(mul_ln1118_fu_1725_p2)
);

top_mul_mul_8ns_2qcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 28 ))
top_mul_mul_8ns_2qcK_U88(
    .din0(mul_ln1118_2_fu_1731_p0),
    .din1(v1_V_fu_1404_p2),
    .dout(mul_ln1118_2_fu_1731_p2)
);

top_mul_mul_8ns_2qcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 28 ))
top_mul_mul_8ns_2qcK_U89(
    .din0(mul_ln1118_4_fu_1737_p0),
    .din1(mul_ln1118_4_fu_1737_p1),
    .dout(mul_ln1118_4_fu_1737_p2)
);

top_mul_mul_8ns_2qcK #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 20 ),
    .dout_WIDTH( 28 ))
top_mul_mul_8ns_2qcK_U90(
    .din0(mul_ln1118_6_fu_1742_p0),
    .din1(p_Val2_17_reg_2141),
    .dout(mul_ln1118_6_fu_1742_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln2314_fu_818_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((icmp_ln2313_fu_765_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state50))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter26 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter26 <= ap_enable_reg_pp0_iter25;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter27 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter27 <= ap_enable_reg_pp0_iter26;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter28 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter28 <= ap_enable_reg_pp0_iter27;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter29 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter29 <= ap_enable_reg_pp0_iter28;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter30 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter30 <= ap_enable_reg_pp0_iter29;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter31 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter31 <= ap_enable_reg_pp0_iter30;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter32 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter32 <= ap_enable_reg_pp0_iter31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter33 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter33 <= ap_enable_reg_pp0_iter32;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter34 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter34 <= ap_enable_reg_pp0_iter33;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter35 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter35 <= ap_enable_reg_pp0_iter34;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter36 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter35_state86)) begin
                ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter34;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter36 <= ap_enable_reg_pp0_iter35;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter37 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter37 <= ap_enable_reg_pp0_iter36;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter38 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter38 <= ap_enable_reg_pp0_iter37;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter39 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter39 <= ap_enable_reg_pp0_iter38;
        end else if (((icmp_ln2313_fu_765_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state50))) begin
            ap_enable_reg_pp0_iter39 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_342)) begin
        if (((icmp_ln2314_fu_818_p2 == 1'd1) & (icmp_ln1494_reg_1916 == 1'd0))) begin
            ap_phi_reg_pp0_iter1_dy_reg_354 <= add_ln2357_reg_1966;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_dy_reg_354 <= ap_phi_reg_pp0_iter0_dy_reg_354;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter30 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln2314_reg_1987_pp0_iter29_reg == 1'd1) & (icmp_ln1494_1_reg_1921 == 1'd0))) begin
            ap_phi_reg_pp0_iter31_dx_reg_363 <= add_ln2323_fu_858_p2;
        end else if (((icmp_ln2314_reg_1987_pp0_iter29_reg == 1'd1) & (icmp_ln1494_1_reg_1921 == 1'd1))) begin
            ap_phi_reg_pp0_iter31_dx_reg_363 <= trunc_ln2323_fu_864_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter31_dx_reg_363 <= ap_phi_reg_pp0_iter30_dx_reg_363;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter30 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((icmp_ln2314_reg_1987_pp0_iter29_reg == 1'd1) & (icmp_ln1494_reg_1916 == 1'd1))) begin
            ap_phi_reg_pp0_iter31_dy_reg_354 <= trunc_ln2322_fu_854_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter31_dy_reg_354 <= ap_phi_reg_pp0_iter30_dy_reg_354;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state91)) begin
        p_Val2_7_reg_331 <= i_reg_1956;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        p_Val2_7_reg_331 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2314_reg_1987 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_8_reg_342 <= j_reg_1991;
    end else if (((icmp_ln2313_fu_765_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state50))) begin
        p_Val2_8_reg_342 <= 12'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2314_reg_1987_pp0_iter32_reg == 1'd1) & (ap_enable_reg_pp0_iter33 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pre_fx_0_fu_206 <= select_ln1494_3_fu_1256_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        pre_fx_0_fu_206 <= 16'd65526;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2314_reg_1987_pp0_iter32_reg == 1'd1) & (ap_enable_reg_pp0_iter33 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pre_fy_0_fu_210 <= select_ln2350_1_fu_1170_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        pre_fy_0_fu_210 <= 16'd65526;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2314_reg_1987_pp0_iter32_reg == 1'd1) & (ap_enable_reg_pp0_iter33 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        row_rd_0_fu_202 <= select_ln2350_3_fu_1197_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        row_rd_0_fu_202 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2314_reg_1987_pp0_iter32_reg == 1'd1) & (ap_enable_reg_pp0_iter33 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        row_wr_1_fu_198 <= row_wr_4_fu_1212_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        row_wr_1_fu_198 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_867)) begin
        if (((1'd1 == and_ln2403_reg_2113_pp0_iter34_reg) & (select_ln2350_3_reg_2080_pp0_iter34_reg == 1'd1))) begin
            win_val_0_val_1_0_fu_218 <= tmp_17_reg_2131;
        end else if ((1'b1 == ap_condition_2424)) begin
            win_val_0_val_1_0_fu_218 <= win_val_1_val_0_0_reg_2126;
        end else if ((select_ln2350_3_reg_2080_pp0_iter34_reg == 1'd0)) begin
            win_val_0_val_1_0_fu_218 <= k_buf_val_val_0_0_q1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln1494_3_fu_1268_p2 == 1'd1) & (icmp_ln2314_reg_1987_pp0_iter32_reg == 1'd1) & (ap_enable_reg_pp0_iter33 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_1_fu_214 <= x_fu_1312_p2;
    end else if (((icmp_ln2314_reg_1987_pp0_iter32_reg == 1'd1) & (or_ln1494_3_fu_1268_p2 == 1'd0) & (ap_enable_reg_pp0_iter33 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        x_1_fu_214 <= select_ln2350_fu_1149_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        x_1_fu_214 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln2426_reg_2117_pp0_iter36_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln1192_reg_2187 <= add_ln1192_fu_1508_p2;
        mul_ln1118_5_reg_2193 <= mul_ln1118_5_fu_1515_p2;
        mul_ln1118_7_reg_2199 <= mul_ln1118_7_fu_1524_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2313_fu_765_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state50))) begin
        add_ln2357_reg_1966 <= add_ln2357_fu_792_p2;
        icmp_ln2361_reg_1976 <= icmp_ln2361_fu_802_p2;
        row_wr_2_reg_1982 <= row_wr_2_fu_808_p2;
        sext_ln2357_reg_1971 <= sext_ln2357_fu_798_p1;
        zext_ln728_reg_1961[25 : 16] <= zext_ln728_fu_788_p1[25 : 16];
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln1494_3_fu_1268_p2 == 1'd1) & (select_ln2350_3_fu_1197_p3 == 1'd1) & (icmp_ln2314_reg_1987_pp0_iter32_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln2403_reg_2113 <= and_ln2403_fu_1302_p2;
        icmp_ln2403_1_reg_2109 <= icmp_ln2403_1_fu_1297_p2;
        icmp_ln2403_reg_2105 <= icmp_ln2403_fu_1292_p2;
        k_buf_val_val_0_0_ad_reg_2099 <= sext_ln2401_fu_1286_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        and_ln2403_reg_2113_pp0_iter34_reg <= and_ln2403_reg_2113;
        and_ln2426_reg_2117_pp0_iter34_reg <= and_ln2426_reg_2117;
        and_ln2426_reg_2117_pp0_iter35_reg <= and_ln2426_reg_2117_pp0_iter34_reg;
        and_ln2426_reg_2117_pp0_iter36_reg <= and_ln2426_reg_2117_pp0_iter35_reg;
        and_ln2426_reg_2117_pp0_iter37_reg <= and_ln2426_reg_2117_pp0_iter36_reg;
        and_ln2426_reg_2117_pp0_iter38_reg <= and_ln2426_reg_2117_pp0_iter37_reg;
        icmp_ln1494_2_reg_2060_pp0_iter34_reg <= icmp_ln1494_2_reg_2060;
        icmp_ln1494_3_reg_2065_pp0_iter34_reg <= icmp_ln1494_3_reg_2065;
        icmp_ln2314_reg_1987_pp0_iter10_reg <= icmp_ln2314_reg_1987_pp0_iter9_reg;
        icmp_ln2314_reg_1987_pp0_iter11_reg <= icmp_ln2314_reg_1987_pp0_iter10_reg;
        icmp_ln2314_reg_1987_pp0_iter12_reg <= icmp_ln2314_reg_1987_pp0_iter11_reg;
        icmp_ln2314_reg_1987_pp0_iter13_reg <= icmp_ln2314_reg_1987_pp0_iter12_reg;
        icmp_ln2314_reg_1987_pp0_iter14_reg <= icmp_ln2314_reg_1987_pp0_iter13_reg;
        icmp_ln2314_reg_1987_pp0_iter15_reg <= icmp_ln2314_reg_1987_pp0_iter14_reg;
        icmp_ln2314_reg_1987_pp0_iter16_reg <= icmp_ln2314_reg_1987_pp0_iter15_reg;
        icmp_ln2314_reg_1987_pp0_iter17_reg <= icmp_ln2314_reg_1987_pp0_iter16_reg;
        icmp_ln2314_reg_1987_pp0_iter18_reg <= icmp_ln2314_reg_1987_pp0_iter17_reg;
        icmp_ln2314_reg_1987_pp0_iter19_reg <= icmp_ln2314_reg_1987_pp0_iter18_reg;
        icmp_ln2314_reg_1987_pp0_iter20_reg <= icmp_ln2314_reg_1987_pp0_iter19_reg;
        icmp_ln2314_reg_1987_pp0_iter21_reg <= icmp_ln2314_reg_1987_pp0_iter20_reg;
        icmp_ln2314_reg_1987_pp0_iter22_reg <= icmp_ln2314_reg_1987_pp0_iter21_reg;
        icmp_ln2314_reg_1987_pp0_iter23_reg <= icmp_ln2314_reg_1987_pp0_iter22_reg;
        icmp_ln2314_reg_1987_pp0_iter24_reg <= icmp_ln2314_reg_1987_pp0_iter23_reg;
        icmp_ln2314_reg_1987_pp0_iter25_reg <= icmp_ln2314_reg_1987_pp0_iter24_reg;
        icmp_ln2314_reg_1987_pp0_iter26_reg <= icmp_ln2314_reg_1987_pp0_iter25_reg;
        icmp_ln2314_reg_1987_pp0_iter27_reg <= icmp_ln2314_reg_1987_pp0_iter26_reg;
        icmp_ln2314_reg_1987_pp0_iter28_reg <= icmp_ln2314_reg_1987_pp0_iter27_reg;
        icmp_ln2314_reg_1987_pp0_iter29_reg <= icmp_ln2314_reg_1987_pp0_iter28_reg;
        icmp_ln2314_reg_1987_pp0_iter2_reg <= icmp_ln2314_reg_1987_pp0_iter1_reg;
        icmp_ln2314_reg_1987_pp0_iter30_reg <= icmp_ln2314_reg_1987_pp0_iter29_reg;
        icmp_ln2314_reg_1987_pp0_iter31_reg <= icmp_ln2314_reg_1987_pp0_iter30_reg;
        icmp_ln2314_reg_1987_pp0_iter32_reg <= icmp_ln2314_reg_1987_pp0_iter31_reg;
        icmp_ln2314_reg_1987_pp0_iter33_reg <= icmp_ln2314_reg_1987_pp0_iter32_reg;
        icmp_ln2314_reg_1987_pp0_iter34_reg <= icmp_ln2314_reg_1987_pp0_iter33_reg;
        icmp_ln2314_reg_1987_pp0_iter3_reg <= icmp_ln2314_reg_1987_pp0_iter2_reg;
        icmp_ln2314_reg_1987_pp0_iter4_reg <= icmp_ln2314_reg_1987_pp0_iter3_reg;
        icmp_ln2314_reg_1987_pp0_iter5_reg <= icmp_ln2314_reg_1987_pp0_iter4_reg;
        icmp_ln2314_reg_1987_pp0_iter6_reg <= icmp_ln2314_reg_1987_pp0_iter5_reg;
        icmp_ln2314_reg_1987_pp0_iter7_reg <= icmp_ln2314_reg_1987_pp0_iter6_reg;
        icmp_ln2314_reg_1987_pp0_iter8_reg <= icmp_ln2314_reg_1987_pp0_iter7_reg;
        icmp_ln2314_reg_1987_pp0_iter9_reg <= icmp_ln2314_reg_1987_pp0_iter8_reg;
        icmp_ln2340_reg_2070_pp0_iter34_reg <= icmp_ln2340_reg_2070;
        icmp_ln2345_reg_2075_pp0_iter34_reg <= icmp_ln2345_reg_2075;
        icmp_ln2403_reg_2105_pp0_iter34_reg <= icmp_ln2403_reg_2105;
        or_ln1494_3_reg_2084_pp0_iter34_reg <= or_ln1494_3_reg_2084;
        p_Val2_18_reg_2147_pp0_iter36_reg[19 : 2] <= p_Val2_18_reg_2147[19 : 2];
        p_Val2_8_reg_342_pp0_iter10_reg <= p_Val2_8_reg_342_pp0_iter9_reg;
        p_Val2_8_reg_342_pp0_iter11_reg <= p_Val2_8_reg_342_pp0_iter10_reg;
        p_Val2_8_reg_342_pp0_iter12_reg <= p_Val2_8_reg_342_pp0_iter11_reg;
        p_Val2_8_reg_342_pp0_iter13_reg <= p_Val2_8_reg_342_pp0_iter12_reg;
        p_Val2_8_reg_342_pp0_iter14_reg <= p_Val2_8_reg_342_pp0_iter13_reg;
        p_Val2_8_reg_342_pp0_iter15_reg <= p_Val2_8_reg_342_pp0_iter14_reg;
        p_Val2_8_reg_342_pp0_iter16_reg <= p_Val2_8_reg_342_pp0_iter15_reg;
        p_Val2_8_reg_342_pp0_iter17_reg <= p_Val2_8_reg_342_pp0_iter16_reg;
        p_Val2_8_reg_342_pp0_iter18_reg <= p_Val2_8_reg_342_pp0_iter17_reg;
        p_Val2_8_reg_342_pp0_iter19_reg <= p_Val2_8_reg_342_pp0_iter18_reg;
        p_Val2_8_reg_342_pp0_iter20_reg <= p_Val2_8_reg_342_pp0_iter19_reg;
        p_Val2_8_reg_342_pp0_iter21_reg <= p_Val2_8_reg_342_pp0_iter20_reg;
        p_Val2_8_reg_342_pp0_iter22_reg <= p_Val2_8_reg_342_pp0_iter21_reg;
        p_Val2_8_reg_342_pp0_iter23_reg <= p_Val2_8_reg_342_pp0_iter22_reg;
        p_Val2_8_reg_342_pp0_iter24_reg <= p_Val2_8_reg_342_pp0_iter23_reg;
        p_Val2_8_reg_342_pp0_iter25_reg <= p_Val2_8_reg_342_pp0_iter24_reg;
        p_Val2_8_reg_342_pp0_iter26_reg <= p_Val2_8_reg_342_pp0_iter25_reg;
        p_Val2_8_reg_342_pp0_iter27_reg <= p_Val2_8_reg_342_pp0_iter26_reg;
        p_Val2_8_reg_342_pp0_iter28_reg <= p_Val2_8_reg_342_pp0_iter27_reg;
        p_Val2_8_reg_342_pp0_iter29_reg <= p_Val2_8_reg_342_pp0_iter28_reg;
        p_Val2_8_reg_342_pp0_iter2_reg <= p_Val2_8_reg_342_pp0_iter1_reg;
        p_Val2_8_reg_342_pp0_iter30_reg <= p_Val2_8_reg_342_pp0_iter29_reg;
        p_Val2_8_reg_342_pp0_iter31_reg <= p_Val2_8_reg_342_pp0_iter30_reg;
        p_Val2_8_reg_342_pp0_iter32_reg <= p_Val2_8_reg_342_pp0_iter31_reg;
        p_Val2_8_reg_342_pp0_iter3_reg <= p_Val2_8_reg_342_pp0_iter2_reg;
        p_Val2_8_reg_342_pp0_iter4_reg <= p_Val2_8_reg_342_pp0_iter3_reg;
        p_Val2_8_reg_342_pp0_iter5_reg <= p_Val2_8_reg_342_pp0_iter4_reg;
        p_Val2_8_reg_342_pp0_iter6_reg <= p_Val2_8_reg_342_pp0_iter5_reg;
        p_Val2_8_reg_342_pp0_iter7_reg <= p_Val2_8_reg_342_pp0_iter6_reg;
        p_Val2_8_reg_342_pp0_iter8_reg <= p_Val2_8_reg_342_pp0_iter7_reg;
        p_Val2_8_reg_342_pp0_iter9_reg <= p_Val2_8_reg_342_pp0_iter8_reg;
        select_ln2350_3_reg_2080_pp0_iter34_reg <= select_ln2350_3_reg_2080;
        sub_ln731_1_reg_2055_pp0_iter33_reg <= sub_ln731_1_reg_2055;
        sub_ln731_1_reg_2055_pp0_iter34_reg <= sub_ln731_1_reg_2055_pp0_iter33_reg;
        sub_ln731_reg_2050_pp0_iter33_reg <= sub_ln731_reg_2050;
        sub_ln731_reg_2050_pp0_iter34_reg <= sub_ln731_reg_2050_pp0_iter33_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2314_reg_1987_pp0_iter32_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln2426_reg_2117 <= and_ln2426_fu_1323_p2;
        icmp_ln1494_2_reg_2060 <= icmp_ln1494_2_fu_1073_p2;
        icmp_ln1494_3_reg_2065 <= icmp_ln1494_3_fu_1099_p2;
        icmp_ln2340_reg_2070 <= icmp_ln2340_fu_1105_p2;
        icmp_ln2345_reg_2075 <= icmp_ln2345_fu_1115_p2;
        or_ln1494_3_reg_2084 <= or_ln1494_3_fu_1268_p2;
        select_ln2350_3_reg_2080 <= select_ln2350_3_fu_1197_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln2426_reg_2117_pp0_iter37_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln781_reg_2217 <= and_ln781_fu_1654_p2;
        or_ln785_reg_2223 <= or_ln785_fu_1660_p2;
        p_Result_5_reg_2205 <= add_ln1192_4_fu_1555_p2[32'd47];
        p_Val2_20_reg_2211 <= p_Val2_20_fu_1598_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter10_dx_reg_363 <= ap_phi_reg_pp0_iter9_dx_reg_363;
        ap_phi_reg_pp0_iter10_dy_reg_354 <= ap_phi_reg_pp0_iter9_dy_reg_354;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter11_dx_reg_363 <= ap_phi_reg_pp0_iter10_dx_reg_363;
        ap_phi_reg_pp0_iter11_dy_reg_354 <= ap_phi_reg_pp0_iter10_dy_reg_354;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter12_dx_reg_363 <= ap_phi_reg_pp0_iter11_dx_reg_363;
        ap_phi_reg_pp0_iter12_dy_reg_354 <= ap_phi_reg_pp0_iter11_dy_reg_354;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter13_dx_reg_363 <= ap_phi_reg_pp0_iter12_dx_reg_363;
        ap_phi_reg_pp0_iter13_dy_reg_354 <= ap_phi_reg_pp0_iter12_dy_reg_354;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_dx_reg_363 <= ap_phi_reg_pp0_iter13_dx_reg_363;
        ap_phi_reg_pp0_iter14_dy_reg_354 <= ap_phi_reg_pp0_iter13_dy_reg_354;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter15_dx_reg_363 <= ap_phi_reg_pp0_iter14_dx_reg_363;
        ap_phi_reg_pp0_iter15_dy_reg_354 <= ap_phi_reg_pp0_iter14_dy_reg_354;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter16_dx_reg_363 <= ap_phi_reg_pp0_iter15_dx_reg_363;
        ap_phi_reg_pp0_iter16_dy_reg_354 <= ap_phi_reg_pp0_iter15_dy_reg_354;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter17_dx_reg_363 <= ap_phi_reg_pp0_iter16_dx_reg_363;
        ap_phi_reg_pp0_iter17_dy_reg_354 <= ap_phi_reg_pp0_iter16_dy_reg_354;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_dx_reg_363 <= ap_phi_reg_pp0_iter17_dx_reg_363;
        ap_phi_reg_pp0_iter18_dy_reg_354 <= ap_phi_reg_pp0_iter17_dy_reg_354;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter19_dx_reg_363 <= ap_phi_reg_pp0_iter18_dx_reg_363;
        ap_phi_reg_pp0_iter19_dy_reg_354 <= ap_phi_reg_pp0_iter18_dy_reg_354;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_dx_reg_363 <= ap_phi_reg_pp0_iter0_dx_reg_363;
        j_reg_1991 <= j_fu_823_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter20_dx_reg_363 <= ap_phi_reg_pp0_iter19_dx_reg_363;
        ap_phi_reg_pp0_iter20_dy_reg_354 <= ap_phi_reg_pp0_iter19_dy_reg_354;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter21_dx_reg_363 <= ap_phi_reg_pp0_iter20_dx_reg_363;
        ap_phi_reg_pp0_iter21_dy_reg_354 <= ap_phi_reg_pp0_iter20_dy_reg_354;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter22_dx_reg_363 <= ap_phi_reg_pp0_iter21_dx_reg_363;
        ap_phi_reg_pp0_iter22_dy_reg_354 <= ap_phi_reg_pp0_iter21_dy_reg_354;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter22 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter23_dx_reg_363 <= ap_phi_reg_pp0_iter22_dx_reg_363;
        ap_phi_reg_pp0_iter23_dy_reg_354 <= ap_phi_reg_pp0_iter22_dy_reg_354;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter23 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter24_dx_reg_363 <= ap_phi_reg_pp0_iter23_dx_reg_363;
        ap_phi_reg_pp0_iter24_dy_reg_354 <= ap_phi_reg_pp0_iter23_dy_reg_354;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter24 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter25_dx_reg_363 <= ap_phi_reg_pp0_iter24_dx_reg_363;
        ap_phi_reg_pp0_iter25_dy_reg_354 <= ap_phi_reg_pp0_iter24_dy_reg_354;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter26_dx_reg_363 <= ap_phi_reg_pp0_iter25_dx_reg_363;
        ap_phi_reg_pp0_iter26_dy_reg_354 <= ap_phi_reg_pp0_iter25_dy_reg_354;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter26 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter27_dx_reg_363 <= ap_phi_reg_pp0_iter26_dx_reg_363;
        ap_phi_reg_pp0_iter27_dy_reg_354 <= ap_phi_reg_pp0_iter26_dy_reg_354;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter27 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter28_dx_reg_363 <= ap_phi_reg_pp0_iter27_dx_reg_363;
        ap_phi_reg_pp0_iter28_dy_reg_354 <= ap_phi_reg_pp0_iter27_dy_reg_354;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter28 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter29_dx_reg_363 <= ap_phi_reg_pp0_iter28_dx_reg_363;
        ap_phi_reg_pp0_iter29_dy_reg_354 <= ap_phi_reg_pp0_iter28_dy_reg_354;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_dx_reg_363 <= ap_phi_reg_pp0_iter1_dx_reg_363;
        ap_phi_reg_pp0_iter2_dy_reg_354 <= ap_phi_reg_pp0_iter1_dy_reg_354;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter29 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter30_dx_reg_363 <= ap_phi_reg_pp0_iter29_dx_reg_363;
        ap_phi_reg_pp0_iter30_dy_reg_354 <= ap_phi_reg_pp0_iter29_dy_reg_354;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_dx_reg_363 <= ap_phi_reg_pp0_iter2_dx_reg_363;
        ap_phi_reg_pp0_iter3_dy_reg_354 <= ap_phi_reg_pp0_iter2_dy_reg_354;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter4_dx_reg_363 <= ap_phi_reg_pp0_iter3_dx_reg_363;
        ap_phi_reg_pp0_iter4_dy_reg_354 <= ap_phi_reg_pp0_iter3_dy_reg_354;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_dx_reg_363 <= ap_phi_reg_pp0_iter4_dx_reg_363;
        ap_phi_reg_pp0_iter5_dy_reg_354 <= ap_phi_reg_pp0_iter4_dy_reg_354;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter6_dx_reg_363 <= ap_phi_reg_pp0_iter5_dx_reg_363;
        ap_phi_reg_pp0_iter6_dy_reg_354 <= ap_phi_reg_pp0_iter5_dy_reg_354;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter7_dx_reg_363 <= ap_phi_reg_pp0_iter6_dx_reg_363;
        ap_phi_reg_pp0_iter7_dy_reg_354 <= ap_phi_reg_pp0_iter6_dy_reg_354;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter8_dx_reg_363 <= ap_phi_reg_pp0_iter7_dx_reg_363;
        ap_phi_reg_pp0_iter8_dy_reg_354 <= ap_phi_reg_pp0_iter7_dy_reg_354;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_dx_reg_363 <= ap_phi_reg_pp0_iter8_dx_reg_363;
        ap_phi_reg_pp0_iter9_dy_reg_354 <= ap_phi_reg_pp0_iter8_dy_reg_354;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        col_rate_V_reg_1869 <= col_rate_V_fu_473_p1;
        lshr_ln1148_1_reg_1881 <= {{sub_ln1148_fu_485_p2[31:1]}};
        lshr_ln1148_2_reg_1886 <= {{grp_fu_463_p2[31:1]}};
        lshr_ln1148_4_reg_1896 <= {{sub_ln1148_2_fu_519_p2[31:1]}};
        lshr_ln1148_5_reg_1901 <= {{grp_fu_412_p2[31:1]}};
        row_rate_V_reg_1862 <= row_rate_V_fu_469_p1;
        tmp_1_reg_1876 <= grp_fu_463_p2[32'd31];
        tmp_7_reg_1891 <= grp_fu_412_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2314_reg_1987_pp0_iter31_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        fx_V_reg_2031 <= fx_V_fu_890_p2;
        fy_V_reg_2026 <= fy_V_fu_886_p2;
        sub_ln731_1_reg_2055 <= sub_ln731_1_fu_1032_p2;
        sub_ln731_reg_2050 <= sub_ln731_fu_1010_p2;
        sx_2_reg_2036 <= sx_2_fu_936_p3;
        sy_2_reg_2043 <= sy_2_fu_986_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        i_reg_1956 <= i_fu_770_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        icmp_ln1494_1_reg_1921 <= icmp_ln1494_1_fu_712_p2;
        icmp_ln1494_reg_1916 <= icmp_ln1494_fu_707_p2;
        sext_ln2340_reg_1938 <= sext_ln2340_fu_747_p1;
        sext_ln2345_reg_1945 <= sext_ln2345_fu_757_p1;
        sext_ln703_1_reg_1933[31 : 6] <= sext_ln703_1_fu_737_p1[31 : 6];
        sext_ln703_reg_1928[31 : 6] <= sext_ln703_fu_725_p1[31 : 6];
        tmp_V_4_reg_1906 <= tmp_V_4_fu_681_p3;
        tmp_V_5_reg_1911 <= tmp_V_5_fu_699_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln2314_reg_1987 <= icmp_ln2314_fu_818_p2;
        icmp_ln2314_reg_1987_pp0_iter1_reg <= icmp_ln2314_reg_1987;
        p_Val2_8_reg_342_pp0_iter1_reg <= p_Val2_8_reg_342;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln2426_reg_2117_pp0_iter35_reg) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mul_ln1118_1_reg_2167 <= mul_ln1118_1_fu_1482_p2;
        mul_ln1118_3_reg_2172 <= mul_ln1118_3_fu_1491_p2;
        mul_ln1118_4_reg_2177 <= mul_ln1118_4_fu_1737_p2;
        mul_ln1118_6_reg_2182 <= mul_ln1118_6_fu_1742_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln2426_reg_2117_pp0_iter34_reg) & (icmp_ln2314_reg_1987_pp0_iter34_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mul_ln1118_2_reg_2162 <= mul_ln1118_2_fu_1731_p2;
        mul_ln1118_reg_2157 <= mul_ln1118_fu_1725_p2;
        sext_ln1118_reg_2152[27 : 2] <= sext_ln1118_fu_1448_p1[27 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2314_reg_1987_pp0_iter30_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        mul_ln703_1_reg_2021 <= mul_ln703_1_fu_881_p2;
        mul_ln703_reg_2016 <= mul_ln703_fu_872_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln2314_reg_1987_pp0_iter34_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_Val2_17_reg_2141[19 : 2] <= p_Val2_17_fu_1410_p3[19 : 2];
        p_Val2_18_reg_2147[19 : 2] <= p_Val2_18_fu_1417_p3[19 : 2];
        v1_V_reg_2136[19 : 2] <= v1_V_fu_1404_p2[19 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln1494_3_fu_1268_p2 == 1'd1) & (icmp_ln2314_reg_1987_pp0_iter32_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        sext_ln2401_reg_2088 <= sext_ln2401_fu_1286_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op475_read_state85 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_17_reg_2131 <= p_src_data_stream_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln2350_3_reg_2080 == 1'd1) & (or_ln1494_3_reg_2084 == 1'd1) & (1'd1 == and_ln2403_reg_2113) & (icmp_ln2314_reg_1987_pp0_iter33_reg == 1'd1) & (ap_enable_reg_pp0_iter34 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_fu_234 <= p_src_data_stream_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln1494_3_reg_2084_pp0_iter34_reg == 1'd1) & (icmp_ln2314_reg_1987_pp0_iter34_reg == 1'd1) & (ap_enable_reg_pp0_iter35 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        win_val_0_val_1_0_1_fu_222 <= win_val_0_val_1_0_fu_218;
    end
end

always @ (posedge ap_clk) begin
    if (((select_ln2350_3_reg_2080 == 1'd1) & (or_ln1494_3_reg_2084 == 1'd1) & (icmp_ln2314_reg_1987_pp0_iter33_reg == 1'd1) & (ap_enable_reg_pp0_iter34 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        win_val_1_val_0_0_reg_2126 <= k_buf_val_val_0_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((or_ln1494_3_reg_2084 == 1'd1) & (icmp_ln2314_reg_1987_pp0_iter33_reg == 1'd1) & (ap_enable_reg_pp0_iter34 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        win_val_1_val_1_0_1_fu_230 <= win_val_1_val_1_0_fu_226;
        win_val_1_val_1_0_fu_226 <= ap_phi_mux_win_val_val_1_0_0_2_phi_fu_375_p10;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b1))) begin
        ap_condition_pp0_exit_iter35_state86 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter35_state86 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((icmp_ln2313_fu_765_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state50)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter38 == 1'b0) & (ap_enable_reg_pp0_iter37 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (ap_enable_reg_pp0_iter35 == 1'b0) & (ap_enable_reg_pp0_iter33 == 1'b0) & (ap_enable_reg_pp0_iter32 == 1'b0) & (ap_enable_reg_pp0_iter31 == 1'b0) & (ap_enable_reg_pp0_iter30 == 1'b0) & (ap_enable_reg_pp0_iter29 == 1'b0) & (ap_enable_reg_pp0_iter28 == 1'b0) & (ap_enable_reg_pp0_iter27 == 1'b0) & (ap_enable_reg_pp0_iter26 == 1'b0) & (ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln2314_reg_1987 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_p_Val2_8_phi_fu_346_p4 = j_reg_1991;
    end else begin
        ap_phi_mux_p_Val2_8_phi_fu_346_p4 = p_Val2_8_reg_342;
    end
end

always @ (*) begin
    if ((((select_ln2350_3_reg_2080 == 1'd1) & (or_ln1494_3_reg_2084 == 1'd1) & (icmp_ln2314_reg_1987_pp0_iter33_reg == 1'd1) & (icmp_ln2403_reg_2105 == 1'd0) & (1'd0 == and_ln2403_reg_2113)) | ((select_ln2350_3_reg_2080 == 1'd1) & (or_ln1494_3_reg_2084 == 1'd1) & (icmp_ln2403_reg_2105 == 1'd1) & (icmp_ln2314_reg_1987_pp0_iter33_reg == 1'd1) & (icmp_ln2403_1_reg_2109 == 1'd0) & (1'd0 == and_ln2403_reg_2113)) | ((select_ln2350_3_reg_2080 == 1'd1) & (or_ln1494_3_reg_2084 == 1'd1) & (icmp_ln2403_1_reg_2109 == 1'd1) & (icmp_ln2403_reg_2105 == 1'd1) & (icmp_ln2314_reg_1987_pp0_iter33_reg == 1'd1) & (1'd0 == and_ln2403_reg_2113)) | ((select_ln2350_3_reg_2080 == 1'd1) & (or_ln1494_3_reg_2084 == 1'd1) & (1'd1 == and_ln2403_reg_2113) & (icmp_ln2314_reg_1987_pp0_iter33_reg == 1'd1)))) begin
        ap_phi_mux_win_val_val_1_0_0_2_phi_fu_375_p10 = k_buf_val_val_0_0_q0;
    end else if (((select_ln2350_3_reg_2080 == 1'd0) & (or_ln1494_3_reg_2084 == 1'd1) & (icmp_ln2314_reg_1987_pp0_iter33_reg == 1'd1))) begin
        ap_phi_mux_win_val_val_1_0_0_2_phi_fu_375_p10 = k_buf_val_val_1_0_q0;
    end else begin
        ap_phi_mux_win_val_val_1_0_0_2_phi_fu_375_p10 = ap_phi_reg_pp0_iter34_win_val_val_1_0_0_2_reg_372;
    end
end

always @ (*) begin
    if (((icmp_ln2313_fu_765_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state50))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln2350_3_reg_2080 == 1'd1) & (or_ln1494_3_reg_2084 == 1'd1) & (1'd1 == and_ln2403_reg_2113) & (icmp_ln2314_reg_1987_pp0_iter33_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter34 == 1'b1))) begin
        ap_sig_allocacmp_s_val_0_07_load = p_src_data_stream_V_dout;
    end else begin
        ap_sig_allocacmp_s_val_0_07_load = tmp_fu_234;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        grp_fu_412_ap_start = 1'b1;
    end else begin
        grp_fu_412_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_463_ap_start = 1'b1;
    end else begin
        grp_fu_463_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_845_ce = 1'b1;
    end else begin
        grp_fu_845_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_850_ce = 1'b1;
    end else begin
        grp_fu_850_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_874)) begin
        if (((select_ln2350_3_reg_2080 == 1'd1) & (1'd1 == and_ln2403_reg_2113))) begin
            k_buf_val_val_0_0_address1 = k_buf_val_val_0_0_ad_reg_2099;
        end else if ((select_ln2350_3_reg_2080 == 1'd0)) begin
            k_buf_val_val_0_0_address1 = sext_ln2401_reg_2088;
        end else begin
            k_buf_val_val_0_0_address1 = 'bx;
        end
    end else begin
        k_buf_val_val_0_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((or_ln1494_3_fu_1268_p2 == 1'd1) & (select_ln2350_3_fu_1197_p3 == 1'd1) & (icmp_ln2314_reg_1987_pp0_iter32_reg == 1'd1) & (ap_enable_reg_pp0_iter33 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_val_0_0_ce0 = 1'b1;
    end else begin
        k_buf_val_val_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((select_ln2350_3_reg_2080 == 1'd0) & (or_ln1494_3_reg_2084 == 1'd1) & (icmp_ln2314_reg_1987_pp0_iter33_reg == 1'd1) & (ap_enable_reg_pp0_iter34 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((select_ln2350_3_reg_2080 == 1'd1) & (or_ln1494_3_reg_2084 == 1'd1) & (1'd1 == and_ln2403_reg_2113) & (icmp_ln2314_reg_1987_pp0_iter33_reg == 1'd1) & (ap_enable_reg_pp0_iter34 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        k_buf_val_val_0_0_ce1 = 1'b1;
    end else begin
        k_buf_val_val_0_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln2403_fu_1292_p2 == 1'd1) & (or_ln1494_3_fu_1268_p2 == 1'd1) & (select_ln2350_3_fu_1197_p3 == 1'd1) & (icmp_ln2314_reg_1987_pp0_iter32_reg == 1'd1) & (1'd0 == and_ln2403_fu_1302_p2) & (icmp_ln2403_1_fu_1297_p2 == 1'd0) & (ap_enable_reg_pp0_iter33 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_val_0_0_we0 = 1'b1;
    end else begin
        k_buf_val_val_0_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln2350_3_reg_2080 == 1'd1) & (or_ln1494_3_reg_2084 == 1'd1) & (1'd1 == and_ln2403_reg_2113) & (icmp_ln2314_reg_1987_pp0_iter33_reg == 1'd1) & (ap_enable_reg_pp0_iter34 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_val_0_0_we1 = 1'b1;
    end else begin
        k_buf_val_val_0_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter33 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_val_1_0_ce0 = 1'b1;
    end else begin
        k_buf_val_val_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter34 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_val_1_0_ce1 = 1'b1;
    end else begin
        k_buf_val_val_1_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln2350_3_reg_2080 == 1'd1) & (or_ln1494_3_reg_2084 == 1'd1) & (icmp_ln2314_reg_1987_pp0_iter33_reg == 1'd1) & (ap_enable_reg_pp0_iter34 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        k_buf_val_val_1_0_we1 = 1'b1;
    end else begin
        k_buf_val_val_1_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln2426_reg_2117_pp0_iter38_reg) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter39 == 1'b1))) begin
        p_dst_data_stream_V_blk_n = p_dst_data_stream_V_full_n;
    end else begin
        p_dst_data_stream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln2426_reg_2117_pp0_iter38_reg) & (ap_enable_reg_pp0_iter39 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_dst_data_stream_V_write = 1'b1;
    end else begin
        p_dst_data_stream_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln2350_3_reg_2080 == 1'd1) & (or_ln1494_3_reg_2084 == 1'd1) & (1'd1 == and_ln2403_reg_2113) & (icmp_ln2314_reg_1987_pp0_iter33_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter34 == 1'b1))) begin
        p_src_data_stream_V_blk_n = p_src_data_stream_V_empty_n;
    end else begin
        p_src_data_stream_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op475_read_state85 == 1'b1) & (ap_enable_reg_pp0_iter34 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_src_data_stream_V_read = 1'b1;
    end else begin
        p_src_data_stream_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            if (((icmp_ln2313_fu_765_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state50))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter35 == 1'b1)) & ~((ap_enable_reg_pp0_iter38 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter39 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter34 == 1'b0) & (ap_enable_reg_pp0_iter36 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter35 == 1'b1)) | ((ap_enable_reg_pp0_iter38 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter39 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state91;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state91 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Range1_all_ones_fu_1634_p2 = ((p_Result_8_i_i_fu_1624_p4 == 4'd15) ? 1'b1 : 1'b0);

assign Range1_all_zeros_fu_1640_p2 = ((p_Result_8_i_i_fu_1624_p4 == 4'd0) ? 1'b1 : 1'b0);

assign add_ln1192_1_fu_1539_p2 = (zext_ln1192_fu_1536_p1 + zext_ln1116_4_fu_1533_p1);

assign add_ln1192_2_fu_1545_p2 = ($signed(add_ln1192_1_fu_1539_p2) + $signed(sext_ln1192_fu_1530_p1));

assign add_ln1192_3_fu_1551_p2 = ($signed(mul_ln1118_7_reg_2199) + $signed(add_ln1192_reg_2187));

assign add_ln1192_4_fu_1555_p2 = (mul_ln1118_5_reg_2193 + add_ln1192_3_fu_1551_p2);

assign add_ln1192_fu_1508_p2 = (mul_ln1118_1_reg_2167 + mul_ln1118_3_reg_2172);

assign add_ln2302_fu_675_p2 = ($signed(12'd1) + $signed(sext_ln2288_fu_548_p1));

assign add_ln2303_fu_693_p2 = ($signed(13'd1) + $signed(sext_ln2287_fu_545_p1));

assign add_ln2323_fu_858_p2 = ($signed(p_Val2_8_reg_342_pp0_iter29_reg) + $signed(12'd4095));

assign add_ln2357_fu_792_p2 = ($signed(11'd2047) + $signed(p_Val2_7_reg_331));

assign add_ln2378_fu_1220_p2 = ($signed(12'd4095) + $signed(p_Val2_8_reg_342_pp0_iter32_reg));

assign and_ln1494_fu_1157_p2 = (icmp_ln2350_fu_1125_p2 & icmp_ln1494_reg_1916);

assign and_ln2403_fu_1302_p2 = (icmp_ln2403_fu_1292_p2 & icmp_ln2403_1_fu_1297_p2);

assign and_ln2426_fu_1323_p2 = (row_wr_4_fu_1212_p3 & col_wr_2_fu_1274_p3);

assign and_ln340_fu_1691_p2 = (or_ln785_reg_2223 & or_ln340_1_fu_1686_p2);

assign and_ln781_fu_1654_p2 = (carry_1_fu_1618_p2 & Range1_all_ones_fu_1634_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state91 = ap_CS_fsm[32'd51];

always @ (*) begin
    ap_block_pp0 = ((1'b1 == ap_block_pp0_stage0_subdone) & (ap_ST_fsm_pp0_stage0 == ap_CS_fsm));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_predicate_op475_read_state85 == 1'b1) & (p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b1)) | ((1'd1 == and_ln2426_reg_2117_pp0_iter38_reg) & (p_dst_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_predicate_op475_read_state85 == 1'b1) & (p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b1)) | ((1'd1 == and_ln2426_reg_2117_pp0_iter38_reg) & (p_dst_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_predicate_op475_read_state85 == 1'b1) & (p_src_data_stream_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter34 == 1'b1)) | ((1'd1 == and_ln2426_reg_2117_pp0_iter38_reg) & (p_dst_data_stream_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter39 == 1'b1)));
end

assign ap_block_state51_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state77_pp0_stage0_iter26 = ~(1'b1 == 1'b1);

assign ap_block_state78_pp0_stage0_iter27 = ~(1'b1 == 1'b1);

assign ap_block_state79_pp0_stage0_iter28 = ~(1'b1 == 1'b1);

assign ap_block_state80_pp0_stage0_iter29 = ~(1'b1 == 1'b1);

assign ap_block_state81_pp0_stage0_iter30 = ~(1'b1 == 1'b1);

assign ap_block_state82_pp0_stage0_iter31 = ~(1'b1 == 1'b1);

assign ap_block_state83_pp0_stage0_iter32 = ~(1'b1 == 1'b1);

assign ap_block_state84_pp0_stage0_iter33 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state85_pp0_stage0_iter34 = ((ap_predicate_op475_read_state85 == 1'b1) & (p_src_data_stream_V_empty_n == 1'b0));
end

assign ap_block_state86_pp0_stage0_iter35 = ~(1'b1 == 1'b1);

assign ap_block_state87_pp0_stage0_iter36 = ~(1'b1 == 1'b1);

assign ap_block_state88_pp0_stage0_iter37 = ~(1'b1 == 1'b1);

assign ap_block_state89_pp0_stage0_iter38 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state90_pp0_stage0_iter39 = ((1'd1 == and_ln2426_reg_2117_pp0_iter38_reg) & (p_dst_data_stream_V_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_2424 = ((select_ln2350_3_reg_2080_pp0_iter34_reg == 1'd1) & (1'd0 == and_ln2403_reg_2113_pp0_iter34_reg) & (icmp_ln2403_reg_2105_pp0_iter34_reg == 1'd0));
end

always @ (*) begin
    ap_condition_342 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_867 = ((or_ln1494_3_reg_2084_pp0_iter34_reg == 1'd1) & (icmp_ln2314_reg_1987_pp0_iter34_reg == 1'd1) & (ap_enable_reg_pp0_iter35 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_874 = ((or_ln1494_3_reg_2084 == 1'd1) & (icmp_ln2314_reg_1987_pp0_iter33_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter34 == 1'b1));
end

always @ (*) begin
    ap_enable_operation_441 = (ap_predicate_op441_load_state84 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_443 = (ap_predicate_op443_load_state84 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_451 = (ap_predicate_op451_store_state84 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_464 = (ap_predicate_op464_load_state85 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_465 = (ap_predicate_op465_load_state85 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_468 = (ap_predicate_op468_load_state85 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_469 = (ap_predicate_op469_store_state85 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_477 = (ap_predicate_op477_store_state85 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_494 = (ap_predicate_op494_load_state86 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_enable_state84_pp0_iter33_stage0 = ((ap_enable_reg_pp0_iter33 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state85_pp0_iter34_stage0 = ((ap_enable_reg_pp0_iter34 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state86_pp0_iter35_stage0 = ((ap_enable_reg_pp0_iter35 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_phi_reg_pp0_iter0_dx_reg_363 = 'bx;

assign ap_phi_reg_pp0_iter0_dy_reg_354 = 'bx;

assign ap_phi_reg_pp0_iter34_win_val_val_1_0_0_2_reg_372 = 'bx;

always @ (*) begin
    ap_predicate_op441_load_state84 = ((or_ln1494_3_fu_1268_p2 == 1'd1) & (icmp_ln2314_reg_1987_pp0_iter32_reg == 1'd1) & (select_ln2350_3_fu_1197_p3 == 1'd0));
end

always @ (*) begin
    ap_predicate_op443_load_state84 = ((or_ln1494_3_fu_1268_p2 == 1'd1) & (select_ln2350_3_fu_1197_p3 == 1'd1) & (icmp_ln2314_reg_1987_pp0_iter32_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op451_store_state84 = ((icmp_ln2403_fu_1292_p2 == 1'd1) & (or_ln1494_3_fu_1268_p2 == 1'd1) & (select_ln2350_3_fu_1197_p3 == 1'd1) & (icmp_ln2314_reg_1987_pp0_iter32_reg == 1'd1) & (1'd0 == and_ln2403_fu_1302_p2) & (icmp_ln2403_1_fu_1297_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op464_load_state85 = ((select_ln2350_3_reg_2080 == 1'd0) & (or_ln1494_3_reg_2084 == 1'd1) & (icmp_ln2314_reg_1987_pp0_iter33_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op465_load_state85 = ((select_ln2350_3_reg_2080 == 1'd0) & (or_ln1494_3_reg_2084 == 1'd1) & (icmp_ln2314_reg_1987_pp0_iter33_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op468_load_state85 = ((select_ln2350_3_reg_2080 == 1'd1) & (or_ln1494_3_reg_2084 == 1'd1) & (icmp_ln2314_reg_1987_pp0_iter33_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op469_store_state85 = ((select_ln2350_3_reg_2080 == 1'd1) & (or_ln1494_3_reg_2084 == 1'd1) & (icmp_ln2314_reg_1987_pp0_iter33_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op475_read_state85 = ((select_ln2350_3_reg_2080 == 1'd1) & (or_ln1494_3_reg_2084 == 1'd1) & (1'd1 == and_ln2403_reg_2113) & (icmp_ln2314_reg_1987_pp0_iter33_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op477_store_state85 = ((select_ln2350_3_reg_2080 == 1'd1) & (or_ln1494_3_reg_2084 == 1'd1) & (1'd1 == and_ln2403_reg_2113) & (icmp_ln2314_reg_1987_pp0_iter33_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op494_load_state86 = ((or_ln1494_3_reg_2084_pp0_iter34_reg == 1'd1) & (icmp_ln2314_reg_1987_pp0_iter34_reg == 1'd1) & (select_ln2350_3_reg_2080_pp0_iter34_reg == 1'd0));
end

assign carry_1_fu_1618_p2 = (xor_ln416_fu_1612_p2 & p_Result_6_fu_1578_p3);

assign col_rate_V_fu_473_p1 = grp_fu_412_p2[31:0];

assign col_wr_1_fu_1250_p2 = ((p_Val2_8_reg_342_pp0_iter32_reg != 12'd0) ? 1'b1 : 1'b0);

assign col_wr_2_fu_1274_p3 = ((icmp_ln1494_1_reg_1921[0:0] === 1'b1) ? col_wr_fu_1230_p2 : col_wr_1_fu_1250_p2);

assign col_wr_fu_1230_p2 = ((pre_fx_fu_1109_p3 == sext_ln2378_fu_1226_p1) ? 1'b1 : 1'b0);

assign deleted_zeros_fu_1646_p3 = ((carry_1_fu_1618_p2[0:0] === 1'b1) ? Range1_all_ones_fu_1634_p2 : Range1_all_zeros_fu_1640_p2);

assign fx_V_fu_890_p2 = ($signed(mul_ln703_1_reg_2021) + $signed(sext_ln703_1_reg_1933));

assign fy_V_fu_886_p2 = ($signed(mul_ln703_reg_2016) + $signed(sext_ln703_reg_1928));

assign grp_fu_412_p0 = {{tmp_5_fu_400_p1}, {32'd0}};

assign grp_fu_463_p0 = {{tmp_3_fu_451_p1}, {32'd0}};

assign grp_fu_845_p0 = grp_fu_845_p00;

assign grp_fu_845_p00 = t_V_3_fu_833_p3;

assign grp_fu_850_p0 = zext_ln728_reg_1961;

assign i_fu_770_p2 = (p_Val2_7_reg_331 + 11'd1);

assign icmp_ln1494_1_fu_712_p2 = (($signed(col_rate_V_reg_1869) > $signed(32'd65536)) ? 1'b1 : 1'b0);

assign icmp_ln1494_2_fu_1073_p2 = (($signed(ret_V_6_fu_1067_p2) > $signed(33'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_3_fu_1099_p2 = (($signed(ret_V_7_fu_1093_p2) > $signed(33'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_fu_707_p2 = (($signed(row_rate_V_reg_1862) > $signed(32'd65536)) ? 1'b1 : 1'b0);

assign icmp_ln2302_fu_671_p0 = p_src_rows_V_read;

assign icmp_ln2302_fu_671_p1 = p_dst_rows_V_read;

assign icmp_ln2302_fu_671_p2 = (($signed(icmp_ln2302_fu_671_p0) > $signed(icmp_ln2302_fu_671_p1)) ? 1'b1 : 1'b0);

assign icmp_ln2303_fu_689_p0 = p_src_cols_V_read;

assign icmp_ln2303_fu_689_p1 = p_dst_cols_V_read;

assign icmp_ln2303_fu_689_p2 = (($signed(icmp_ln2303_fu_689_p0) > $signed(icmp_ln2303_fu_689_p1)) ? 1'b1 : 1'b0);

assign icmp_ln2313_fu_765_p2 = (($signed(zext_ln2313_fu_761_p1) < $signed(tmp_V_4_reg_1906)) ? 1'b1 : 1'b0);

assign icmp_ln2314_fu_818_p2 = (($signed(zext_ln2314_fu_814_p1) < $signed(tmp_V_5_reg_1911)) ? 1'b1 : 1'b0);

assign icmp_ln2340_fu_1105_p2 = (($signed(sx_2_reg_2036) > $signed(sext_ln2340_reg_1938)) ? 1'b1 : 1'b0);

assign icmp_ln2345_fu_1115_p2 = (($signed(sy_2_reg_2043) > $signed(sext_ln2345_reg_1945)) ? 1'b1 : 1'b0);

assign icmp_ln2350_fu_1125_p2 = ((p_Val2_8_reg_342_pp0_iter32_reg == 12'd0) ? 1'b1 : 1'b0);

assign icmp_ln2361_fu_802_p2 = ((p_Val2_7_reg_331 == 11'd0) ? 1'b1 : 1'b0);

assign icmp_ln2364_fu_1136_p2 = ((pre_fy_fu_1119_p3 != pre_fy_0_fu_210) ? 1'b1 : 1'b0);

assign icmp_ln2383_fu_1236_p2 = ((pre_fx_fu_1109_p3 != select_ln2350_2_fu_1178_p3) ? 1'b1 : 1'b0);

assign icmp_ln2403_1_fu_1297_p2 = (($signed(pre_fx_fu_1109_p3) < $signed(sext_ln2340_reg_1938)) ? 1'b1 : 1'b0);

assign icmp_ln2403_fu_1292_p2 = (($signed(pre_fy_fu_1119_p3) < $signed(sext_ln2345_reg_1945)) ? 1'b1 : 1'b0);

assign icmp_ln851_1_fu_966_p2 = ((trunc_ln851_1_fu_962_p1 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln851_fu_916_p2 = ((trunc_ln851_fu_912_p1 == 16'd0) ? 1'b1 : 1'b0);

assign j_fu_823_p2 = (ap_phi_mux_p_Val2_8_phi_fu_346_p4 + 12'd1);

assign k_buf_val_val_0_0_address0 = sext_ln2401_fu_1286_p1;

assign k_buf_val_val_1_0_address0 = sext_ln2401_fu_1286_p1;

assign k_buf_val_val_1_0_address1 = sext_ln2401_reg_2088;

assign lhs_V_1_fu_1079_p1 = fy_V_reg_2026;

assign lhs_V_fu_1053_p1 = fx_V_reg_2031;

assign mul_ln1118_1_fu_1482_p0 = v1_V_reg_2136;

assign mul_ln1118_1_fu_1482_p1 = mul_ln1118_reg_2157;

assign mul_ln1118_1_fu_1482_p2 = ($signed(mul_ln1118_1_fu_1482_p0) * $signed(mul_ln1118_1_fu_1482_p1));

assign mul_ln1118_2_fu_1731_p0 = mul_ln1118_2_fu_1731_p00;

assign mul_ln1118_2_fu_1731_p00 = win_val_1_val_1_0_fu_226;

assign mul_ln1118_3_fu_1491_p0 = p_Val2_17_reg_2141;

assign mul_ln1118_3_fu_1491_p1 = mul_ln1118_2_reg_2162;

assign mul_ln1118_3_fu_1491_p2 = ($signed(mul_ln1118_3_fu_1491_p0) * $signed(mul_ln1118_3_fu_1491_p1));

assign mul_ln1118_4_fu_1737_p0 = mul_ln1118_4_fu_1737_p00;

assign mul_ln1118_4_fu_1737_p00 = win_val_0_val_1_0_1_fu_222;

assign mul_ln1118_4_fu_1737_p1 = sext_ln1118_reg_2152;

assign mul_ln1118_5_fu_1515_p0 = sext_ln1118_4_fu_1505_p1;

assign mul_ln1118_5_fu_1515_p1 = mul_ln1118_4_reg_2177;

assign mul_ln1118_5_fu_1515_p2 = ($signed(mul_ln1118_5_fu_1515_p0) * $signed(mul_ln1118_5_fu_1515_p1));

assign mul_ln1118_6_fu_1742_p0 = mul_ln1118_6_fu_1742_p00;

assign mul_ln1118_6_fu_1742_p00 = win_val_0_val_1_0_fu_218;

assign mul_ln1118_7_fu_1524_p0 = sext_ln1118_4_fu_1505_p1;

assign mul_ln1118_7_fu_1524_p1 = mul_ln1118_6_reg_2182;

assign mul_ln1118_7_fu_1524_p2 = ($signed(mul_ln1118_7_fu_1524_p0) * $signed(mul_ln1118_7_fu_1524_p1));

assign mul_ln1118_fu_1725_p0 = mul_ln1118_fu_1725_p00;

assign mul_ln1118_fu_1725_p00 = win_val_1_val_1_0_1_fu_230;

assign mul_ln703_1_fu_881_p1 = ap_phi_reg_pp0_iter31_dx_reg_363;

assign mul_ln703_1_fu_881_p2 = ($signed(col_rate_V_reg_1869) * $signed(mul_ln703_1_fu_881_p1));

assign mul_ln703_fu_872_p1 = ap_phi_reg_pp0_iter31_dy_reg_354;

assign mul_ln703_fu_872_p2 = ($signed(row_rate_V_reg_1862) * $signed(mul_ln703_fu_872_p1));

assign neg_src_fu_1671_p2 = (xor_ln781_fu_1666_p2 & p_Result_5_reg_2205);

assign offset_col_V_fu_643_p4 = {{ret_V_10_fu_637_p2[25:6]}};

assign offset_row_V_fu_586_p4 = {{ret_V_9_fu_580_p2[25:6]}};

assign or_ln1494_1_fu_1192_p2 = (or_ln1494_fu_1186_p2 | icmp_ln2361_reg_1976);

assign or_ln1494_2_fu_1263_p2 = (icmp_ln2383_fu_1236_p2 | icmp_ln1494_1_reg_1921);

assign or_ln1494_3_fu_1268_p2 = (or_ln1494_2_fu_1263_p2 | icmp_ln2350_fu_1125_p2);

assign or_ln1494_fu_1186_p2 = (icmp_ln2364_fu_1136_p2 | and_ln1494_fu_1157_p2);

assign or_ln340_1_fu_1686_p2 = (xor_ln340_fu_1681_p2 | and_ln781_reg_2217);

assign or_ln340_fu_1696_p2 = (overflow_fu_1676_p2 | or_ln340_1_fu_1686_p2);

assign or_ln785_fu_1660_p2 = (p_Result_5_fu_1560_p3 | deleted_zeros_fu_1646_p3);

assign overflow_fu_1676_p2 = (or_ln785_reg_2223 ^ 1'd1);

assign p_Result_1_fu_954_p3 = fy_V_fu_886_p2[32'd31];

assign p_Result_5_fu_1560_p3 = add_ln1192_4_fu_1555_p2[32'd47];

assign p_Result_6_fu_1578_p3 = add_ln1192_2_fu_1545_p2[32'd43];

assign p_Result_8_i_i_fu_1624_p4 = {{add_ln1192_2_fu_1545_p2[47:44]}};

assign p_Result_s_fu_904_p3 = fx_V_fu_890_p2[32'd31];

assign p_Val2_10_fu_665_p2 = (offset_col_V_fu_643_p4 + zext_ln415_1_fu_661_p1);

assign p_Val2_15_fu_1377_p3 = ((icmp_ln1494_2_reg_2060_pp0_iter34_reg[0:0] === 1'b1) ? u_V_fu_1370_p3 : 20'd0);

assign p_Val2_16_fu_1391_p3 = ((icmp_ln1494_3_reg_2065_pp0_iter34_reg[0:0] === 1'b1) ? v_V_fu_1384_p3 : 20'd0);

assign p_Val2_17_fu_1410_p3 = ((icmp_ln2340_reg_2070_pp0_iter34_reg[0:0] === 1'b1) ? 20'd0 : p_Val2_15_fu_1377_p3);

assign p_Val2_18_fu_1417_p3 = ((icmp_ln2345_reg_2075_pp0_iter34_reg[0:0] === 1'b1) ? 20'd0 : p_Val2_16_fu_1391_p3);

assign p_Val2_19_fu_1568_p4 = {{add_ln1192_2_fu_1545_p2[43:36]}};

assign p_Val2_20_fu_1598_p2 = (zext_ln415_2_fu_1594_p1 + p_Val2_19_fu_1568_p4);

assign p_Val2_9_fu_608_p2 = (offset_row_V_fu_586_p4 + zext_ln415_fu_604_p1);

assign p_dst_data_stream_V_din = ((or_ln340_fu_1696_p2[0:0] === 1'b1) ? select_ln340_fu_1702_p3 : select_ln396_fu_1709_p3);

assign pre_fx_fu_1109_p3 = ((icmp_ln2340_fu_1105_p2[0:0] === 1'b1) ? sext_ln2340_reg_1938 : sx_2_reg_2036);

assign pre_fy_fu_1119_p3 = ((icmp_ln2345_fu_1115_p2[0:0] === 1'b1) ? sext_ln2345_reg_1945 : sy_2_reg_2043);

assign ret_V_10_fu_637_p2 = (33'd67076096 + zext_ln1193_1_fu_633_p1);

assign ret_V_2_fu_944_p4 = {{fy_V_fu_886_p2[31:16]}};

assign ret_V_4_fu_922_p2 = (16'd1 + ret_V_fu_894_p4);

assign ret_V_5_fu_972_p2 = (16'd1 + ret_V_2_fu_944_p4);

assign ret_V_6_fu_1067_p2 = ($signed(lhs_V_fu_1053_p1) - $signed(sext_ln728_fu_1063_p1));

assign ret_V_7_fu_1093_p2 = ($signed(lhs_V_1_fu_1079_p1) - $signed(sext_ln728_1_fu_1089_p1));

assign ret_V_9_fu_580_p2 = (33'd67076096 + zext_ln1193_fu_576_p1);

assign ret_V_fu_894_p4 = {{fx_V_fu_890_p2[31:16]}};

assign rhs_V_1_fu_1082_p3 = {{sy_2_reg_2043}, {16'd0}};

assign rhs_V_fu_1056_p3 = {{sx_2_reg_2036}, {16'd0}};

assign row_rate_V_fu_469_p1 = grp_fu_463_p2[31:0];

assign row_wr_2_fu_808_p2 = ((p_Val2_7_reg_331 != 11'd0) ? 1'b1 : 1'b0);

assign row_wr_3_fu_1205_p3 = ((and_ln1494_fu_1157_p2[0:0] === 1'b1) ? row_wr_fu_1131_p2 : row_wr_2_reg_1982);

assign row_wr_4_fu_1212_p3 = ((icmp_ln2350_fu_1125_p2[0:0] === 1'b1) ? row_wr_3_fu_1205_p3 : row_wr_1_fu_198);

assign row_wr_fu_1131_p2 = ((pre_fy_fu_1119_p3 == sext_ln2357_reg_1971) ? 1'b1 : 1'b0);

assign select_ln1148_1_fu_626_p3 = ((tmp_7_reg_1891[0:0] === 1'b1) ? sub_ln1148_3_fu_617_p2 : zext_ln1148_3_fu_623_p1);

assign select_ln1148_fu_569_p3 = ((tmp_1_reg_1876[0:0] === 1'b1) ? sub_ln1148_1_fu_560_p2 : zext_ln1148_1_fu_566_p1);

assign select_ln1494_3_fu_1256_p3 = ((icmp_ln1494_1_reg_1921[0:0] === 1'b1) ? select_ln2350_2_fu_1178_p3 : select_ln2380_fu_1242_p3);

assign select_ln1494_fu_1162_p3 = ((and_ln1494_fu_1157_p2[0:0] === 1'b1) ? pre_fy_0_fu_210 : select_ln2361_fu_1142_p3);

assign select_ln2350_1_fu_1170_p3 = ((icmp_ln2350_fu_1125_p2[0:0] === 1'b1) ? select_ln1494_fu_1162_p3 : pre_fy_0_fu_210);

assign select_ln2350_2_fu_1178_p3 = ((icmp_ln2350_fu_1125_p2[0:0] === 1'b1) ? 16'd65526 : pre_fx_0_fu_206);

assign select_ln2350_3_fu_1197_p3 = ((icmp_ln2350_fu_1125_p2[0:0] === 1'b1) ? or_ln1494_1_fu_1192_p2 : row_rd_0_fu_202);

assign select_ln2350_fu_1149_p3 = ((icmp_ln2350_fu_1125_p2[0:0] === 1'b1) ? 16'd0 : x_1_fu_214);

assign select_ln2361_fu_1142_p3 = ((icmp_ln2361_reg_1976[0:0] === 1'b1) ? pre_fy_0_fu_210 : pre_fy_fu_1119_p3);

assign select_ln2380_fu_1242_p3 = ((icmp_ln2350_fu_1125_p2[0:0] === 1'b1) ? 16'd65526 : pre_fx_fu_1109_p3);

assign select_ln340_fu_1702_p3 = ((and_ln340_fu_1691_p2[0:0] === 1'b1) ? p_Val2_20_reg_2211 : 8'd255);

assign select_ln396_fu_1709_p3 = ((neg_src_fu_1671_p2[0:0] === 1'b1) ? 8'd0 : p_Val2_20_reg_2211);

assign select_ln851_1_fu_978_p3 = ((icmp_ln851_1_fu_966_p2[0:0] === 1'b1) ? ret_V_2_fu_944_p4 : ret_V_5_fu_972_p2);

assign select_ln851_fu_928_p3 = ((icmp_ln851_fu_916_p2[0:0] === 1'b1) ? ret_V_fu_894_p4 : ret_V_4_fu_922_p2);

assign sext_ln1118_4_fu_1505_p1 = $signed(p_Val2_18_reg_2147_pp0_iter36_reg);

assign sext_ln1118_fu_1448_p1 = u1_V_fu_1398_p2;

assign sext_ln1192_fu_1530_p1 = add_ln1192_reg_2187;

assign sext_ln2287_fu_545_p0 = p_dst_cols_V_read;

assign sext_ln2287_fu_545_p1 = sext_ln2287_fu_545_p0;

assign sext_ln2288_fu_548_p0 = p_dst_rows_V_read;

assign sext_ln2288_fu_548_p1 = sext_ln2288_fu_548_p0;

assign sext_ln2289_fu_551_p0 = p_src_rows_V_read;

assign sext_ln2289_fu_551_p1 = sext_ln2289_fu_551_p0;

assign sext_ln2290_fu_554_p0 = p_src_cols_V_read;

assign sext_ln2290_fu_554_p1 = sext_ln2290_fu_554_p0;

assign sext_ln2340_fu_747_p1 = $signed(sx_fu_741_p2);

assign sext_ln2345_fu_757_p1 = $signed(sy_fu_751_p2);

assign sext_ln2357_fu_798_p1 = add_ln2357_fu_792_p2;

assign sext_ln2378_fu_1226_p1 = $signed(add_ln2378_fu_1220_p2);

assign sext_ln2401_fu_1286_p1 = select_ln2350_fu_1149_p3;

assign sext_ln703_1_fu_737_p1 = $signed(shl_ln703_1_fu_729_p3);

assign sext_ln703_fu_725_p1 = $signed(shl_ln_fu_717_p3);

assign sext_ln728_1_fu_1089_p1 = $signed(rhs_V_1_fu_1082_p3);

assign sext_ln728_fu_1063_p1 = $signed(rhs_V_fu_1056_p3);

assign shl_ln1_fu_1002_p3 = {{trunc_ln731_1_fu_998_p1}, {16'd0}};

assign shl_ln703_1_fu_729_p3 = {{p_Val2_10_fu_665_p2}, {6'd0}};

assign shl_ln731_2_fu_1024_p3 = {{trunc_ln731_3_fu_1020_p1}, {16'd0}};

assign shl_ln_fu_717_p3 = {{p_Val2_9_fu_608_p2}, {6'd0}};

assign sub_ln1148_1_fu_560_p2 = (32'd0 - zext_ln1148_fu_557_p1);

assign sub_ln1148_2_fu_519_p2 = ($signed(32'd0) - $signed(col_rate_V_fu_473_p1));

assign sub_ln1148_3_fu_617_p2 = (32'd0 - zext_ln1148_2_fu_614_p1);

assign sub_ln1148_fu_485_p2 = ($signed(32'd0) - $signed(row_rate_V_fu_469_p1));

assign sub_ln731_1_fu_1032_p2 = (trunc_ln731_2_fu_1016_p1 - shl_ln731_2_fu_1024_p3);

assign sub_ln731_fu_1010_p2 = (trunc_ln731_fu_994_p1 - shl_ln1_fu_1002_p3);

assign sx_2_fu_936_p3 = ((p_Result_s_fu_904_p3[0:0] === 1'b1) ? select_ln851_fu_928_p3 : ret_V_fu_894_p4);

assign sx_fu_741_p2 = ($signed(13'd8191) + $signed(sext_ln2290_fu_554_p1));

assign sy_2_fu_986_p3 = ((p_Result_1_fu_954_p3[0:0] === 1'b1) ? select_ln851_1_fu_978_p3 : ret_V_2_fu_944_p4);

assign sy_fu_751_p2 = ($signed(12'd4095) + $signed(sext_ln2289_fu_551_p1));

assign t_V_2_fu_780_p3 = {{trunc_ln728_fu_776_p1}, {16'd0}};

assign t_V_3_fu_833_p3 = {{trunc_ln728_1_fu_829_p1}, {16'd0}};

assign tmp_14_fu_1586_p3 = add_ln1192_2_fu_1545_p2[32'd35];

assign tmp_15_fu_1604_p3 = p_Val2_20_fu_1598_p2[32'd7];

assign tmp_2_fu_443_p1 = p_dst_rows_V_read;

assign tmp_2_fu_443_p3 = {{tmp_2_fu_443_p1}, {16'd0}};

assign tmp_3_fu_451_p1 = p_src_rows_V_read;

assign tmp_4_fu_392_p1 = p_dst_cols_V_read;

assign tmp_4_fu_392_p3 = {{tmp_4_fu_392_p1}, {16'd0}};

assign tmp_5_fu_400_p1 = p_src_cols_V_read;

assign tmp_6_fu_596_p3 = select_ln1148_fu_569_p3[32'd5];

assign tmp_8_fu_653_p3 = select_ln1148_1_fu_626_p3[32'd5];

assign tmp_V_4_fu_681_p3 = ((icmp_ln2302_fu_671_p2[0:0] === 1'b1) ? sext_ln2289_fu_551_p1 : add_ln2302_fu_675_p2);

assign tmp_V_5_fu_699_p3 = ((icmp_ln2303_fu_689_p2[0:0] === 1'b1) ? sext_ln2290_fu_554_p1 : add_ln2303_fu_693_p2);

assign trunc_ln2322_fu_854_p1 = grp_fu_850_p2[10:0];

assign trunc_ln2323_fu_864_p1 = grp_fu_845_p2[11:0];

assign trunc_ln728_1_fu_829_p1 = ap_phi_mux_p_Val2_8_phi_fu_346_p4[10:0];

assign trunc_ln728_fu_776_p1 = p_Val2_7_reg_331[9:0];

assign trunc_ln731_1_fu_998_p1 = sx_2_fu_936_p3[1:0];

assign trunc_ln731_2_fu_1016_p1 = fy_V_fu_886_p2[17:0];

assign trunc_ln731_3_fu_1020_p1 = sy_2_fu_986_p3[1:0];

assign trunc_ln731_fu_994_p1 = fx_V_fu_890_p2[17:0];

assign trunc_ln851_1_fu_962_p1 = fy_V_fu_886_p2[15:0];

assign trunc_ln851_fu_912_p1 = fx_V_fu_890_p2[15:0];

assign u1_V_fu_1398_p2 = (20'd262144 - p_Val2_15_fu_1377_p3);

assign u_V_fu_1370_p3 = {{sub_ln731_reg_2050_pp0_iter34_reg}, {2'd0}};

assign v1_V_fu_1404_p2 = (20'd262144 - p_Val2_16_fu_1391_p3);

assign v_V_fu_1384_p3 = {{sub_ln731_1_reg_2055_pp0_iter34_reg}, {2'd0}};

assign x_fu_1312_p2 = ($signed(select_ln2350_fu_1149_p3) + $signed(16'd1));

assign xor_ln340_fu_1681_p2 = (p_Result_5_reg_2205 ^ 1'd1);

assign xor_ln416_fu_1612_p2 = (tmp_15_fu_1604_p3 ^ 1'd1);

assign xor_ln781_fu_1666_p2 = (1'd1 ^ and_ln781_reg_2217);

assign zext_ln1116_4_fu_1533_p1 = mul_ln1118_5_reg_2193;

assign zext_ln1148_1_fu_566_p1 = lshr_ln1148_2_reg_1886;

assign zext_ln1148_2_fu_614_p1 = lshr_ln1148_4_reg_1896;

assign zext_ln1148_3_fu_623_p1 = lshr_ln1148_5_reg_1901;

assign zext_ln1148_fu_557_p1 = lshr_ln1148_1_reg_1881;

assign zext_ln1192_fu_1536_p1 = mul_ln1118_7_reg_2199;

assign zext_ln1193_1_fu_633_p1 = select_ln1148_1_fu_626_p3;

assign zext_ln1193_fu_576_p1 = select_ln1148_fu_569_p3;

assign zext_ln2313_fu_761_p1 = p_Val2_7_reg_331;

assign zext_ln2314_fu_814_p1 = ap_phi_mux_p_Val2_8_phi_fu_346_p4;

assign zext_ln415_1_fu_661_p1 = tmp_8_fu_653_p3;

assign zext_ln415_2_fu_1594_p1 = tmp_14_fu_1586_p3;

assign zext_ln415_fu_604_p1 = tmp_6_fu_596_p3;

assign zext_ln728_fu_788_p1 = t_V_2_fu_780_p3;

always @ (posedge ap_clk) begin
    sext_ln703_reg_1928[5:0] <= 6'b000000;
    sext_ln703_1_reg_1933[5:0] <= 6'b000000;
    zext_ln728_reg_1961[15:0] <= 16'b0000000000000000;
    zext_ln728_reg_1961[31:26] <= 6'b000000;
    v1_V_reg_2136[1:0] <= 2'b00;
    p_Val2_17_reg_2141[1:0] <= 2'b00;
    p_Val2_18_reg_2147[1:0] <= 2'b00;
    p_Val2_18_reg_2147_pp0_iter36_reg[1:0] <= 2'b00;
    sext_ln1118_reg_2152[1:0] <= 2'b00;
end

endmodule //Resize_opr_linear
