#! /usr/local/bin/vvp
:ivl_version "0.10.0 (devel)" "(s20150513)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x17c4680 .scope module, "testALU" "testALU" 2 4;
 .timescale -9 -12;
v0x1d6e5c0_0 .var/s "a", 31 0;
v0x1d6e6d0_0 .var/s "b", 31 0;
v0x1d6e7a0_0 .net "carryout", 0 0, L_0x1eac600;  1 drivers
v0x1d6e8a0_0 .var "command", 2 0;
v0x1d6e970_0 .net "overflow", 0 0, L_0x1eb5e20;  1 drivers
v0x1d6ea10_0 .net/s "result", 31 0, L_0x1eba0f0;  1 drivers
v0x1d6eb00_0 .net "zero", 0 0, L_0x1eb5590;  1 drivers
S_0x1a570b0 .scope module, "dut" "ALU" 2 13, 3 2 0, S_0x17c4680;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /OUTPUT 1 "overflow"
    .port_info 4 /INPUT 32 "operandA"
    .port_info 5 /INPUT 32 "operandB"
    .port_info 6 /INPUT 3 "command"
L_0x1e0c750/d .functor OR 1, L_0x1ead720, L_0x1eac560, C4<0>, C4<0>;
L_0x1e0c750 .delay 1 (30000,30000,30000) L_0x1e0c750/d;
L_0x1eac600/d .functor OR 1, L_0x1eac670, L_0x1eac710, C4<0>, C4<0>;
L_0x1eac600 .delay 1 (30000,30000,30000) L_0x1eac600/d;
L_0x1eb58a0/d .functor XOR 1, L_0x1eb5960, L_0x1eac600, C4<0>, C4<0>;
L_0x1eb58a0 .delay 1 (30000,30000,30000) L_0x1eb58a0/d;
L_0x1ead7c0/d .functor XNOR 1, L_0x1ead880, L_0x1ead9e0, C4<0>, C4<0>;
L_0x1ead7c0 .delay 1 (20000,20000,20000) L_0x1ead7c0/d;
L_0x1eb5e20/d .functor AND 1, L_0x1eb58a0, L_0x1ead7c0, C4<1>, C4<1>;
L_0x1eb5e20 .delay 1 (30000,30000,30000) L_0x1eb5e20/d;
L_0x1eb5fd0/d .functor NOT 1, L_0x1ead7c0, C4<0>, C4<0>, C4<0>;
L_0x1eb5fd0 .delay 1 (10000,10000,10000) L_0x1eb5fd0/d;
L_0x1eb6130/d .functor AND 1, L_0x1eb61f0, L_0x1eb6350, C4<1>, C4<1>;
L_0x1eb6130 .delay 1 (30000,30000,30000) L_0x1eb6130/d;
L_0x1eb7020/d .functor XOR 1, L_0x1eb6130, L_0x1eb5fd0, C4<0>, C4<0>;
L_0x1eb7020 .delay 1 (30000,30000,30000) L_0x1eb7020/d;
v0x1d6b100_0 .net *"_s106", 0 0, L_0x1dd18f0;  1 drivers
v0x1d6b1e0_0 .net *"_s117", 0 0, L_0x1ddb510;  1 drivers
v0x1d6b2c0_0 .net *"_s128", 0 0, L_0x1de5140;  1 drivers
v0x1d6b380_0 .net *"_s139", 0 0, L_0x1deed50;  1 drivers
v0x1d6b460_0 .net *"_s150", 0 0, L_0x1df8990;  1 drivers
v0x1d6b590_0 .net *"_s161", 0 0, L_0x1e02570;  1 drivers
v0x1d6b670_0 .net *"_s172", 0 0, L_0x1e0c380;  1 drivers
v0x1d6b750_0 .net *"_s18", 0 0, L_0x1d825d0;  1 drivers
v0x1d6b830_0 .net *"_s183", 0 0, L_0x1e16100;  1 drivers
v0x1d6b9a0_0 .net *"_s194", 0 0, L_0x1e1ff60;  1 drivers
v0x1d6ba80_0 .net *"_s205", 0 0, L_0x1e29b50;  1 drivers
v0x1d6bb60_0 .net *"_s216", 0 0, L_0x1e337b0;  1 drivers
v0x1d6bc40_0 .net *"_s227", 0 0, L_0x1e3d430;  1 drivers
v0x1d6bd20_0 .net *"_s238", 0 0, L_0x1da9440;  1 drivers
v0x1d6be00_0 .net *"_s249", 0 0, L_0x1e52d40;  1 drivers
v0x1d6bee0_0 .net *"_s260", 0 0, L_0x1e5c8a0;  1 drivers
v0x1d6bfc0_0 .net *"_s271", 0 0, L_0x1e665a0;  1 drivers
v0x1d6c170_0 .net *"_s282", 0 0, L_0x1e70230;  1 drivers
v0x1d6c210_0 .net *"_s29", 0 0, L_0x1d8bf80;  1 drivers
v0x1d6c2f0_0 .net *"_s293", 0 0, L_0x1e79e70;  1 drivers
v0x1d6c3d0_0 .net *"_s304", 0 0, L_0x1e83ae0;  1 drivers
v0x1d6c4b0_0 .net *"_s315", 0 0, L_0x1e8d720;  1 drivers
v0x1d6c590_0 .net *"_s326", 0 0, L_0x1e97330;  1 drivers
v0x1d6c670_0 .net *"_s337", 0 0, L_0x1ea0f80;  1 drivers
v0x1d6c750_0 .net *"_s350", 0 0, L_0x1ea5000;  1 drivers
v0x1d6c830_0 .net *"_s352", 0 0, L_0x1e0c750;  1 drivers
v0x1d6c910_0 .net *"_s356", 0 0, L_0x1ead720;  1 drivers
v0x1d6c9f0_0 .net *"_s358", 0 0, L_0x1eac560;  1 drivers
v0x1d6cad0_0 .net *"_s360", 0 0, L_0x1eac670;  1 drivers
v0x1d6cbb0_0 .net *"_s362", 0 0, L_0x1eac710;  1 drivers
v0x1d6cc90_0 .net *"_s364", 0 0, L_0x1eb5960;  1 drivers
v0x1d6cd70_0 .net *"_s366", 0 0, L_0x1ead880;  1 drivers
v0x1d6ce50_0 .net *"_s368", 0 0, L_0x1ead9e0;  1 drivers
v0x1d6c0a0_0 .net *"_s370", 0 0, L_0x1eb61f0;  1 drivers
v0x1d6d120_0 .net *"_s372", 0 0, L_0x1eb6350;  1 drivers
v0x1d6d200_0 .net *"_s373", 0 0, L_0x1eb7020;  1 drivers
v0x1d6d2e0_0 .net *"_s40", 0 0, L_0x1d95f40;  1 drivers
v0x1d6d3c0_0 .net *"_s51", 0 0, L_0x1d95cb0;  1 drivers
v0x1d6d4a0_0 .net *"_s62", 0 0, L_0x1daa440;  1 drivers
v0x1d6d580_0 .net *"_s73", 0 0, L_0x1db4170;  1 drivers
v0x1d6d660_0 .net *"_s84", 0 0, L_0x1dbdf10;  1 drivers
v0x1d6d740_0 .net *"_s95", 0 0, L_0x1dc7be0;  1 drivers
v0x1d6d820_0 .net "carryinbus", 32 0, L_0x1eab320;  1 drivers
v0x1d6d900_0 .net "carryout", 0 0, L_0x1eac600;  alias, 1 drivers
v0x1d6d9c0_0 .net "command", 2 0, v0x1d6e8a0_0;  1 drivers
v0x1d6daa0_0 .var "commandslice", 7 0;
v0x1d6db60_0 .net "mixedSigns", 0 0, L_0x1eb5fd0;  1 drivers
v0x1d6dc20_0 .net "operandA", 31 0, v0x1d6e5c0_0;  1 drivers
v0x1d6dd00_0 .net "operandB", 31 0, v0x1d6e6d0_0;  1 drivers
v0x1d6dde0_0 .net "overflow", 0 0, L_0x1eb5e20;  alias, 1 drivers
v0x1d6dea0_0 .net "overrideBus", 31 0, L_0x1eb5ac0;  1 drivers
v0x1d6df60_0 .net "possibleOverflow", 0 0, L_0x1eb58a0;  1 drivers
v0x1d6e000_0 .net "result", 31 0, L_0x1eba0f0;  alias, 1 drivers
v0x1d6e0f0_0 .net "resultBus", 31 0, L_0x1eaaf20;  1 drivers
v0x1d6e1c0_0 .net "sameSigns", 0 0, L_0x1ead7c0;  1 drivers
v0x1d6e260_0 .net "sltPre", 0 0, L_0x1eb6130;  1 drivers
v0x1d6e320_0 .net "zero", 0 0, L_0x1eb5590;  alias, 1 drivers
v0x1d6e3f0_0 .net "zerobus", 31 0, L_0x1e026d0;  1 drivers
E_0x1b385b0 .event edge, v0x1d6d9c0_0;
L_0x1d786d0 .part v0x1d6e5c0_0, 0, 1;
L_0x1d78830 .part v0x1d6e6d0_0, 0, 1;
L_0x1d78920 .part L_0x1eab320, 0, 1;
L_0x1d82330 .part v0x1d6e5c0_0, 1, 1;
L_0x1d82490 .part v0x1d6e6d0_0, 1, 1;
L_0x1d82530 .part L_0x1eab320, 1, 1;
L_0x1d8bee0 .part v0x1d6e5c0_0, 2, 1;
L_0x1d8c0d0 .part v0x1d6e6d0_0, 2, 1;
L_0x1d8c200 .part L_0x1eab320, 2, 1;
L_0x1d95c10 .part v0x1d6e5c0_0, 3, 1;
L_0x1d95d70 .part v0x1d6e6d0_0, 3, 1;
L_0x1d95e10 .part L_0x1eab320, 3, 1;
L_0x1d9f810 .part v0x1d6e5c0_0, 4, 1;
L_0x1d9f970 .part v0x1d6e6d0_0, 4, 1;
L_0x1d9fa10 .part L_0x1eab320, 4, 1;
L_0x1daa3a0 .part v0x1d6e5c0_0, 5, 1;
L_0x1daa590 .part v0x1d6e6d0_0, 5, 1;
L_0x1daa630 .part L_0x1eab320, 5, 1;
L_0x1db40d0 .part v0x1d6e5c0_0, 6, 1;
L_0x1db4340 .part v0x1d6e6d0_0, 6, 1;
L_0x1daa6d0 .part L_0x1eab320, 6, 1;
L_0x1dbde70 .part v0x1d6e5c0_0, 7, 1;
L_0x1db44f0 .part v0x1d6e6d0_0, 7, 1;
L_0x1dbe090 .part L_0x1eab320, 7, 1;
L_0x1dc7b40 .part v0x1d6e5c0_0, 8, 1;
L_0x1dc7ca0 .part v0x1d6e6d0_0, 8, 1;
L_0x1dbe240 .part L_0x1eab320, 8, 1;
L_0x1dd1850 .part v0x1d6e5c0_0, 9, 1;
L_0x1dc7d40 .part v0x1d6e6d0_0, 9, 1;
L_0x1dd1aa0 .part L_0x1eab320, 9, 1;
L_0x1ddb470 .part v0x1d6e5c0_0, 10, 1;
L_0x1ddb5d0 .part v0x1d6e6d0_0, 10, 1;
L_0x1dd1b40 .part L_0x1eab320, 10, 1;
L_0x1de50a0 .part v0x1d6e5c0_0, 11, 1;
L_0x1ddb670 .part v0x1d6e6d0_0, 11, 1;
L_0x1de5320 .part L_0x1eab320, 11, 1;
L_0x1deecb0 .part v0x1d6e5c0_0, 12, 1;
L_0x1deee10 .part v0x1d6e6d0_0, 12, 1;
L_0x1de53c0 .part L_0x1eab320, 12, 1;
L_0x1df88f0 .part v0x1d6e5c0_0, 13, 1;
L_0x1deeeb0 .part v0x1d6e6d0_0, 13, 1;
L_0x1deef50 .part L_0x1eab320, 13, 1;
L_0x1e024d0 .part v0x1d6e5c0_0, 14, 1;
L_0x1db4230 .part v0x1d6e6d0_0, 14, 1;
L_0x1db43e0 .part L_0x1eab320, 14, 1;
L_0x1e0c2e0 .part v0x1d6e5c0_0, 15, 1;
L_0x1e02a50 .part v0x1d6e6d0_0, 15, 1;
L_0x1e02af0 .part L_0x1eab320, 15, 1;
L_0x1e16060 .part v0x1d6e5c0_0, 16, 1;
L_0x1e161c0 .part v0x1d6e6d0_0, 16, 1;
L_0x1e0c7d0 .part L_0x1eab320, 16, 1;
L_0x1e1fec0 .part v0x1d6e5c0_0, 17, 1;
L_0x1e16260 .part v0x1d6e6d0_0, 17, 1;
L_0x1e16300 .part L_0x1eab320, 17, 1;
L_0x1e29ab0 .part v0x1d6e5c0_0, 18, 1;
L_0x1e29c10 .part v0x1d6e6d0_0, 18, 1;
L_0x1e20020 .part L_0x1eab320, 18, 1;
L_0x1e33710 .part v0x1d6e5c0_0, 19, 1;
L_0x1e29cb0 .part v0x1d6e6d0_0, 19, 1;
L_0x1e29d50 .part L_0x1eab320, 19, 1;
L_0x1e3d390 .part v0x1d6e5c0_0, 20, 1;
L_0x1e3d4f0 .part v0x1d6e6d0_0, 20, 1;
L_0x1e33870 .part L_0x1eab320, 20, 1;
L_0x1da93a0 .part v0x1d6e5c0_0, 21, 1;
L_0x1da9500 .part v0x1d6e6d0_0, 21, 1;
L_0x1da95a0 .part L_0x1eab320, 21, 1;
L_0x1e52ca0 .part v0x1d6e5c0_0, 22, 1;
L_0x1e52e00 .part v0x1d6e6d0_0, 22, 1;
L_0x1e49230 .part L_0x1eab320, 22, 1;
L_0x1e5c800 .part v0x1d6e5c0_0, 23, 1;
L_0x1e52ea0 .part v0x1d6e6d0_0, 23, 1;
L_0x1e52f40 .part L_0x1eab320, 23, 1;
L_0x1e66500 .part v0x1d6e5c0_0, 24, 1;
L_0x1e66660 .part v0x1d6e6d0_0, 24, 1;
L_0x1e5c960 .part L_0x1eab320, 24, 1;
L_0x1e70190 .part v0x1d6e5c0_0, 25, 1;
L_0x1e66700 .part v0x1d6e6d0_0, 25, 1;
L_0x1e667a0 .part L_0x1eab320, 25, 1;
L_0x1e79dd0 .part v0x1d6e5c0_0, 26, 1;
L_0x1e79f30 .part v0x1d6e6d0_0, 26, 1;
L_0x1e702f0 .part L_0x1eab320, 26, 1;
L_0x1e83a40 .part v0x1d6e5c0_0, 27, 1;
L_0x1e79fd0 .part v0x1d6e6d0_0, 27, 1;
L_0x1e7a070 .part L_0x1eab320, 27, 1;
L_0x1e8d680 .part v0x1d6e5c0_0, 28, 1;
L_0x1e8d7e0 .part v0x1d6e6d0_0, 28, 1;
L_0x1e83ba0 .part L_0x1eab320, 28, 1;
L_0x1e97290 .part v0x1d6e5c0_0, 29, 1;
L_0x1e8d880 .part v0x1d6e6d0_0, 29, 1;
L_0x1e8d920 .part L_0x1eab320, 29, 1;
L_0x1ea0ee0 .part v0x1d6e5c0_0, 30, 1;
L_0x1e02630 .part v0x1d6e6d0_0, 30, 1;
L_0x1e973f0 .part L_0x1eab320, 30, 1;
LS_0x1eaaf20_0_0 .concat8 [ 1 1 1 1], L_0x1d748d0, L_0x1d7e3f0, L_0x1d88040, L_0x1d91d70;
LS_0x1eaaf20_0_4 .concat8 [ 1 1 1 1], L_0x1d9b970, L_0x1da55c0, L_0x1db0230, L_0x1db9ef0;
LS_0x1eaaf20_0_8 .concat8 [ 1 1 1 1], L_0x1dc3ca0, L_0x1dcd9b0, L_0x1dd7600, L_0x1de1200;
LS_0x1eaaf20_0_12 .concat8 [ 1 1 1 1], L_0x1deae10, L_0x1df4a50, L_0x1dfe630, L_0x1e08440;
LS_0x1eaaf20_0_16 .concat8 [ 1 1 1 1], L_0x1e121c0, L_0x1e1bfc0, L_0x1e25c10, L_0x1e2f810;
LS_0x1eaaf20_0_20 .concat8 [ 1 1 1 1], L_0x1e394c0, L_0x1e43140, L_0x1e4ed40, L_0x1e58a20;
LS_0x1eaaf20_0_24 .concat8 [ 1 1 1 1], L_0x1e62600, L_0x1e6c230, L_0x1e75f30, L_0x1e7fba0;
LS_0x1eaaf20_0_28 .concat8 [ 1 1 1 1], L_0x1e897e0, L_0x1e933f0, L_0x1e87760, L_0x1ea7080;
LS_0x1eaaf20_1_0 .concat8 [ 4 4 4 4], LS_0x1eaaf20_0_0, LS_0x1eaaf20_0_4, LS_0x1eaaf20_0_8, LS_0x1eaaf20_0_12;
LS_0x1eaaf20_1_4 .concat8 [ 4 4 4 4], LS_0x1eaaf20_0_16, LS_0x1eaaf20_0_20, LS_0x1eaaf20_0_24, LS_0x1eaaf20_0_28;
L_0x1eaaf20 .concat8 [ 16 16 0 0], LS_0x1eaaf20_1_0, LS_0x1eaaf20_1_4;
LS_0x1e026d0_0_0 .concat8 [ 1 1 1 1], L_0x1d785d0, L_0x1d821e0, L_0x1d8bde0, L_0x1d95b10;
LS_0x1e026d0_0_4 .concat8 [ 1 1 1 1], L_0x1d9f710, L_0x1daa2a0, L_0x1db3fd0, L_0x1dbdd70;
LS_0x1e026d0_0_8 .concat8 [ 1 1 1 1], L_0x1dc7a40, L_0x1dd1750, L_0x1ddb370, L_0x1de4fa0;
LS_0x1e026d0_0_12 .concat8 [ 1 1 1 1], L_0x1deebb0, L_0x1df87f0, L_0x1e023d0, L_0x1e0c1e0;
LS_0x1e026d0_0_16 .concat8 [ 1 1 1 1], L_0x1e15f60, L_0x1e1fdc0, L_0x1e299b0, L_0x1e33610;
LS_0x1e026d0_0_20 .concat8 [ 1 1 1 1], L_0x1e3d290, L_0x1da92a0, L_0x1e52ba0, L_0x1e5c700;
LS_0x1e026d0_0_24 .concat8 [ 1 1 1 1], L_0x1e66400, L_0x1e70090, L_0x1e79cd0, L_0x1e83940;
LS_0x1e026d0_0_28 .concat8 [ 1 1 1 1], L_0x1e8d580, L_0x1e97190, L_0x1ea0de0, L_0x1eaae20;
LS_0x1e026d0_1_0 .concat8 [ 4 4 4 4], LS_0x1e026d0_0_0, LS_0x1e026d0_0_4, LS_0x1e026d0_0_8, LS_0x1e026d0_0_12;
LS_0x1e026d0_1_4 .concat8 [ 4 4 4 4], LS_0x1e026d0_0_16, LS_0x1e026d0_0_20, LS_0x1e026d0_0_24, LS_0x1e026d0_0_28;
L_0x1e026d0 .concat8 [ 16 16 0 0], LS_0x1e026d0_1_0, LS_0x1e026d0_1_4;
L_0x1eabda0 .part v0x1d6e5c0_0, 31, 1;
L_0x1eab190 .part v0x1d6e6d0_0, 31, 1;
L_0x1eab230 .part L_0x1eab320, 31, 1;
LS_0x1eab320_0_0 .concat8 [ 1 1 1 1], L_0x1e0c750, L_0x1d78270, L_0x1d81e80, L_0x1d8ba80;
LS_0x1eab320_0_4 .concat8 [ 1 1 1 1], L_0x1d957b0, L_0x1d9f3b0, L_0x1da9f40, L_0x1db3c70;
LS_0x1eab320_0_8 .concat8 [ 1 1 1 1], L_0x1dbda10, L_0x1dc76e0, L_0x1dd13f0, L_0x1ddb010;
LS_0x1eab320_0_12 .concat8 [ 1 1 1 1], L_0x1de4c40, L_0x1dee850, L_0x1df8490, L_0x1e02070;
LS_0x1eab320_0_16 .concat8 [ 1 1 1 1], L_0x1e0be80, L_0x1e15c00, L_0x1e1fa60, L_0x1e29650;
LS_0x1eab320_0_20 .concat8 [ 1 1 1 1], L_0x1e332b0, L_0x1e3cf30, L_0x1da8f40, L_0x1e52840;
LS_0x1eab320_0_24 .concat8 [ 1 1 1 1], L_0x1e5c3a0, L_0x1e660a0, L_0x1e6fd30, L_0x1e79970;
LS_0x1eab320_0_28 .concat8 [ 1 1 1 1], L_0x1e835e0, L_0x1e8d220, L_0x1e96e30, L_0x1ea0a80;
LS_0x1eab320_0_32 .concat8 [ 1 0 0 0], L_0x1eaaac0;
LS_0x1eab320_1_0 .concat8 [ 4 4 4 4], LS_0x1eab320_0_0, LS_0x1eab320_0_4, LS_0x1eab320_0_8, LS_0x1eab320_0_12;
LS_0x1eab320_1_4 .concat8 [ 4 4 4 4], LS_0x1eab320_0_16, LS_0x1eab320_0_20, LS_0x1eab320_0_24, LS_0x1eab320_0_28;
LS_0x1eab320_1_8 .concat8 [ 1 0 0 0], LS_0x1eab320_0_32;
L_0x1eab320 .concat8 [ 16 16 1 0], LS_0x1eab320_1_0, LS_0x1eab320_1_4, LS_0x1eab320_1_8;
L_0x1ead720 .part v0x1d6daa0_0, 1, 1;
L_0x1eac560 .part v0x1d6daa0_0, 1, 1;
L_0x1eac670 .part L_0x1eab320, 32, 1;
L_0x1eac710 .part L_0x1eab320, 32, 1;
L_0x1eb5960 .part L_0x1eba0f0, 31, 1;
L_0x1ead880 .part v0x1d6e5c0_0, 31, 1;
L_0x1ead9e0 .part v0x1d6e6d0_0, 31, 1;
L_0x1eb61f0 .part L_0x1eab320, 32, 1;
L_0x1eb6350 .part v0x1d6daa0_0, 3, 1;
LS_0x1eb5ac0_0_0 .concat8 [ 1 1 1 1], L_0x1eb7020, L_0x1d825d0, L_0x1d8bf80, L_0x1d95f40;
LS_0x1eb5ac0_0_4 .concat8 [ 1 1 1 1], L_0x1d95cb0, L_0x1daa440, L_0x1db4170, L_0x1dbdf10;
LS_0x1eb5ac0_0_8 .concat8 [ 1 1 1 1], L_0x1dc7be0, L_0x1dd18f0, L_0x1ddb510, L_0x1de5140;
LS_0x1eb5ac0_0_12 .concat8 [ 1 1 1 1], L_0x1deed50, L_0x1df8990, L_0x1e02570, L_0x1e0c380;
LS_0x1eb5ac0_0_16 .concat8 [ 1 1 1 1], L_0x1e16100, L_0x1e1ff60, L_0x1e29b50, L_0x1e337b0;
LS_0x1eb5ac0_0_20 .concat8 [ 1 1 1 1], L_0x1e3d430, L_0x1da9440, L_0x1e52d40, L_0x1e5c8a0;
LS_0x1eb5ac0_0_24 .concat8 [ 1 1 1 1], L_0x1e665a0, L_0x1e70230, L_0x1e79e70, L_0x1e83ae0;
LS_0x1eb5ac0_0_28 .concat8 [ 1 1 1 1], L_0x1e8d720, L_0x1e97330, L_0x1ea0f80, L_0x1ea5000;
LS_0x1eb5ac0_1_0 .concat8 [ 4 4 4 4], LS_0x1eb5ac0_0_0, LS_0x1eb5ac0_0_4, LS_0x1eb5ac0_0_8, LS_0x1eb5ac0_0_12;
LS_0x1eb5ac0_1_4 .concat8 [ 4 4 4 4], LS_0x1eb5ac0_0_16, LS_0x1eb5ac0_0_20, LS_0x1eb5ac0_0_24, LS_0x1eb5ac0_0_28;
L_0x1eb5ac0 .concat8 [ 16 16 0 0], LS_0x1eb5ac0_1_0, LS_0x1eb5ac0_1_4;
S_0x1a35c10 .scope generate, "alu_slices[0]" "alu_slices[0]" 3 37, 3 37 0, S_0x1a570b0;
 .timescale -9 -12;
P_0x1b31360 .param/l "i" 0 3 37, +C4<00>;
S_0x1a14870 .scope module, "alu1_inst" "alu1" 3 38, 4 124 0, S_0x1a35c10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x1d6ebf0/d .functor NOT 1, L_0x1d786d0, C4<0>, C4<0>, C4<0>;
L_0x1d6ebf0 .delay 1 (10000,10000,10000) L_0x1d6ebf0/d;
L_0x1d6ed00/d .functor NOT 1, L_0x1d78830, C4<0>, C4<0>, C4<0>;
L_0x1d6ed00 .delay 1 (10000,10000,10000) L_0x1d6ed00/d;
L_0x1d6ff90/d .functor XOR 1, L_0x1d786d0, L_0x1d78830, C4<0>, C4<0>;
L_0x1d6ff90 .delay 1 (30000,30000,30000) L_0x1d6ff90/d;
L_0x7f72592da018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f72592da060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1d706e0/d .functor OR 1, L_0x7f72592da018, L_0x7f72592da060, C4<0>, C4<0>;
L_0x1d706e0 .delay 1 (30000,30000,30000) L_0x1d706e0/d;
L_0x1d70890/d .functor AND 1, L_0x1d786d0, L_0x1d78830, C4<1>, C4<1>;
L_0x1d70890 .delay 1 (30000,30000,30000) L_0x1d70890/d;
L_0x1d70950/d .functor NAND 1, L_0x1d786d0, L_0x1d78830, C4<1>, C4<1>;
L_0x1d70950 .delay 1 (20000,20000,20000) L_0x1d70950/d;
L_0x1d70ab0/d .functor XOR 1, L_0x1d786d0, L_0x1d78830, C4<0>, C4<0>;
L_0x1d70ab0 .delay 1 (20000,20000,20000) L_0x1d70ab0/d;
L_0x1d70f60/d .functor OR 1, L_0x1d786d0, L_0x1d78830, C4<0>, C4<0>;
L_0x1d70f60 .delay 1 (30000,30000,30000) L_0x1d70f60/d;
L_0x1d785d0/d .functor NOT 1, L_0x1d748d0, C4<0>, C4<0>, C4<0>;
L_0x1d785d0 .delay 1 (10000,10000,10000) L_0x1d785d0/d;
v0x18995b0_0 .net "A", 0 0, L_0x1d786d0;  1 drivers
v0x1896860_0 .net "A_", 0 0, L_0x1d6ebf0;  1 drivers
v0x1896920_0 .net "B", 0 0, L_0x1d78830;  1 drivers
v0x18a5a80_0 .net "B_", 0 0, L_0x1d6ed00;  1 drivers
v0x18a5b20_0 .net *"_s12", 0 0, L_0x1d706e0;  1 drivers
v0x18a2f10_0 .net/2s *"_s14", 0 0, L_0x7f72592da018;  1 drivers
v0x18a2fb0_0 .net/2s *"_s16", 0 0, L_0x7f72592da060;  1 drivers
v0x1878550_0 .net *"_s18", 0 0, L_0x1d70890;  1 drivers
v0x18781c0_0 .net *"_s20", 0 0, L_0x1d70950;  1 drivers
v0x1875510_0 .net *"_s22", 0 0, L_0x1d70ab0;  1 drivers
v0x18755d0_0 .net *"_s24", 0 0, L_0x1d70f60;  1 drivers
o0x7f7259356328 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x1881bc0_0 name=_s30
o0x7f7259356358 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0x1857180_0 name=_s32
v0x1856df0_0 .net *"_s8", 0 0, L_0x1d6ff90;  1 drivers
v0x1854140_0 .net "carryin", 0 0, L_0x1d78920;  1 drivers
v0x18541e0_0 .net "carryout", 0 0, L_0x1d78270;  1 drivers
v0x1863830_0 .net "carryouts", 7 0, L_0x1ebddc0;  1 drivers
v0x18638d0_0 .net "command", 7 0, v0x1d6daa0_0;  1 drivers
v0x18607f0_0 .net "result", 0 0, L_0x1d748d0;  1 drivers
v0x1860890_0 .net "results", 7 0, L_0x1d70d30;  1 drivers
v0x1835e00_0 .net "zero", 0 0, L_0x1d785d0;  1 drivers
LS_0x1d70d30_0_0 .concat8 [ 1 1 1 1], L_0x1d6f240, L_0x1d6fa20, L_0x1d6ff90, L_0x1d706e0;
LS_0x1d70d30_0_4 .concat8 [ 1 1 1 1], L_0x1d70890, L_0x1d70950, L_0x1d70ab0, L_0x1d70f60;
L_0x1d70d30 .concat8 [ 4 4 0 0], LS_0x1d70d30_0_0, LS_0x1d70d30_0_4;
LS_0x1ebddc0_0_0 .concat [ 1 1 1 1], L_0x1d6f5b0, L_0x1d6fe30, o0x7f7259356328, L_0x1d70530;
LS_0x1ebddc0_0_4 .concat [ 4 0 0 0], o0x7f7259356358;
L_0x1ebddc0 .concat [ 4 4 0 0], LS_0x1ebddc0_0_0, LS_0x1ebddc0_0_4;
S_0x19f34d0 .scope module, "adder" "fullAdder" 4 139, 4 85 0, S_0x1a14870;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d6f5b0/d .functor OR 1, L_0x1d6eff0, L_0x1d6f420, C4<0>, C4<0>;
L_0x1d6f5b0 .delay 1 (30000,30000,30000) L_0x1d6f5b0/d;
v0x1b34410_0 .net "a", 0 0, L_0x1d786d0;  alias, 1 drivers
v0x1b344d0_0 .net "b", 0 0, L_0x1d78830;  alias, 1 drivers
v0x1b30b00_0 .net "c1", 0 0, L_0x1d6eff0;  1 drivers
v0x1b306c0_0 .net "c2", 0 0, L_0x1d6f420;  1 drivers
v0x1b2d9d0_0 .net "carryin", 0 0, L_0x1d78920;  alias, 1 drivers
v0x1b237b0_0 .net "carryout", 0 0, L_0x1d6f5b0;  1 drivers
v0x1b23850_0 .net "s1", 0 0, L_0x1d6eef0;  1 drivers
v0x1b26230_0 .net "sum", 0 0, L_0x1d6f240;  1 drivers
S_0x19d2120 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x19f34d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1d6eef0/d .functor XOR 1, L_0x1d786d0, L_0x1d78830, C4<0>, C4<0>;
L_0x1d6eef0 .delay 1 (30000,30000,30000) L_0x1d6eef0/d;
L_0x1d6eff0/d .functor AND 1, L_0x1d786d0, L_0x1d78830, C4<1>, C4<1>;
L_0x1d6eff0 .delay 1 (30000,30000,30000) L_0x1d6eff0/d;
v0x1473f50_0 .net "a", 0 0, L_0x1d786d0;  alias, 1 drivers
v0x1b39690_0 .net "b", 0 0, L_0x1d78830;  alias, 1 drivers
v0x1b392a0_0 .net "carryout", 0 0, L_0x1d6eff0;  alias, 1 drivers
v0x1b38620_0 .net "sum", 0 0, L_0x1d6eef0;  alias, 1 drivers
S_0x19b0d90 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x19f34d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1d6f240/d .functor XOR 1, L_0x1d6eef0, L_0x1d78920, C4<0>, C4<0>;
L_0x1d6f240 .delay 1 (30000,30000,30000) L_0x1d6f240/d;
L_0x1d6f420/d .functor AND 1, L_0x1d6eef0, L_0x1d78920, C4<1>, C4<1>;
L_0x1d6f420 .delay 1 (30000,30000,30000) L_0x1d6f420/d;
v0x1b38300_0 .net "a", 0 0, L_0x1d6eef0;  alias, 1 drivers
v0x1b37610_0 .net "b", 0 0, L_0x1d78920;  alias, 1 drivers
v0x1b376b0_0 .net "carryout", 0 0, L_0x1d6f420;  alias, 1 drivers
v0x1b37280_0 .net "sum", 0 0, L_0x1d6f240;  alias, 1 drivers
S_0x198f9e0 .scope module, "cMux" "unaryMultiplexor" 4 149, 4 69 0, S_0x1a14870;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1a556f0_0 .net "ands", 7 0, L_0x1d76310;  1 drivers
v0x1a17c20_0 .net "in", 7 0, L_0x1ebddc0;  alias, 1 drivers
v0x1a17ce0_0 .net "out", 0 0, L_0x1d78270;  alias, 1 drivers
v0x1a1a590_0 .net "sel", 7 0, v0x1d6daa0_0;  alias, 1 drivers
S_0x1b01920 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x198f9e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x1ac08f0_0 .net "A", 7 0, L_0x1ebddc0;  alias, 1 drivers
v0x1ace200_0 .net "B", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1acdd60_0 .net *"_s0", 0 0, L_0x1d74c30;  1 drivers
v0x1acde00_0 .net *"_s12", 0 0, L_0x1d755a0;  1 drivers
v0x1acb090_0 .net *"_s16", 0 0, L_0x1d75900;  1 drivers
v0x1adab00_0 .net *"_s20", 0 0, L_0x1d75c10;  1 drivers
v0x1ada770_0 .net *"_s24", 0 0, L_0x1d76000;  1 drivers
v0x1ad7ac0_0 .net *"_s28", 0 0, L_0x1d75f90;  1 drivers
v0x1a9caf0_0 .net *"_s4", 0 0, L_0x1d74f40;  1 drivers
v0x1a9f460_0 .net *"_s8", 0 0, L_0x1d75290;  1 drivers
v0x1aacd90_0 .net "out", 7 0, L_0x1d76310;  alias, 1 drivers
L_0x1d74cf0 .part L_0x1ebddc0, 0, 1;
L_0x1d74e50 .part v0x1d6daa0_0, 0, 1;
L_0x1d75000 .part L_0x1ebddc0, 1, 1;
L_0x1d751f0 .part v0x1d6daa0_0, 1, 1;
L_0x1d75350 .part L_0x1ebddc0, 2, 1;
L_0x1d754b0 .part v0x1d6daa0_0, 2, 1;
L_0x1d75660 .part L_0x1ebddc0, 3, 1;
L_0x1d757c0 .part v0x1d6daa0_0, 3, 1;
L_0x1d759c0 .part L_0x1ebddc0, 4, 1;
L_0x1d75b20 .part v0x1d6daa0_0, 4, 1;
L_0x1d75c80 .part L_0x1ebddc0, 5, 1;
L_0x1d75ef0 .part v0x1d6daa0_0, 5, 1;
L_0x1d760c0 .part L_0x1ebddc0, 6, 1;
L_0x1d76220 .part v0x1d6daa0_0, 6, 1;
LS_0x1d76310_0_0 .concat8 [ 1 1 1 1], L_0x1d74c30, L_0x1d74f40, L_0x1d75290, L_0x1d755a0;
LS_0x1d76310_0_4 .concat8 [ 1 1 1 1], L_0x1d75900, L_0x1d75c10, L_0x1d76000, L_0x1d75f90;
L_0x1d76310 .concat8 [ 4 4 0 0], LS_0x1d76310_0_0, LS_0x1d76310_0_4;
L_0x1d766d0 .part L_0x1ebddc0, 7, 1;
L_0x1d768c0 .part v0x1d6daa0_0, 7, 1;
S_0x1b00380 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x1b01920;
 .timescale -9 -12;
P_0x1b22cb0 .param/l "i" 0 4 54, +C4<00>;
L_0x1d74c30/d .functor AND 1, L_0x1d74cf0, L_0x1d74e50, C4<1>, C4<1>;
L_0x1d74c30 .delay 1 (30000,30000,30000) L_0x1d74c30/d;
v0x1b228d0_0 .net *"_s0", 0 0, L_0x1d74cf0;  1 drivers
v0x1b10a40_0 .net *"_s1", 0 0, L_0x1d74e50;  1 drivers
S_0x1ae0520 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x1b01920;
 .timescale -9 -12;
P_0x1b10600 .param/l "i" 0 4 54, +C4<01>;
L_0x1d74f40/d .functor AND 1, L_0x1d75000, L_0x1d751f0, C4<1>, C4<1>;
L_0x1d74f40 .delay 1 (30000,30000,30000) L_0x1d74f40/d;
v0x1b106a0_0 .net *"_s0", 0 0, L_0x1d75000;  1 drivers
v0x1b0d930_0 .net *"_s1", 0 0, L_0x1d751f0;  1 drivers
S_0x1adef80 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x1b01920;
 .timescale -9 -12;
P_0x1b1d3f0 .param/l "i" 0 4 54, +C4<010>;
L_0x1d75290/d .functor AND 1, L_0x1d75350, L_0x1d754b0, C4<1>, C4<1>;
L_0x1d75290 .delay 1 (30000,30000,30000) L_0x1d75290/d;
v0x1b1cff0_0 .net *"_s0", 0 0, L_0x1d75350;  1 drivers
v0x1b1a340_0 .net *"_s1", 0 0, L_0x1d754b0;  1 drivers
S_0x1abf120 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x1b01920;
 .timescale -9 -12;
P_0x1b1d0d0 .param/l "i" 0 4 54, +C4<011>;
L_0x1d755a0/d .functor AND 1, L_0x1d75660, L_0x1d757c0, C4<1>, C4<1>;
L_0x1d755a0 .delay 1 (30000,30000,30000) L_0x1d755a0/d;
v0x1ae08a0_0 .net *"_s0", 0 0, L_0x1d75660;  1 drivers
v0x1adf2c0_0 .net *"_s1", 0 0, L_0x1d757c0;  1 drivers
S_0x1abdb80 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x1b01920;
 .timescale -9 -12;
P_0x1ae1c80 .param/l "i" 0 4 54, +C4<0100>;
L_0x1d75900/d .functor AND 1, L_0x1d759c0, L_0x1d75b20, C4<1>, C4<1>;
L_0x1d75900 .delay 1 (30000,30000,30000) L_0x1d75900/d;
v0x1aef5e0_0 .net *"_s0", 0 0, L_0x1d759c0;  1 drivers
v0x1aef1a0_0 .net *"_s1", 0 0, L_0x1d75b20;  1 drivers
S_0x1a9dd50 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x1b01920;
 .timescale -9 -12;
P_0x1aef6c0 .param/l "i" 0 4 54, +C4<0101>;
L_0x1d75c10/d .functor AND 1, L_0x1d75c80, L_0x1d75ef0, C4<1>, C4<1>;
L_0x1d75c10 .delay 1 (30000,30000,30000) L_0x1d75c10/d;
v0x1aec520_0 .net *"_s0", 0 0, L_0x1d75c80;  1 drivers
v0x1afbf00_0 .net *"_s1", 0 0, L_0x1d75ef0;  1 drivers
S_0x1a9c7b0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x1b01920;
 .timescale -9 -12;
P_0x1afbb70 .param/l "i" 0 4 54, +C4<0110>;
L_0x1d76000/d .functor AND 1, L_0x1d760c0, L_0x1d76220, C4<1>, C4<1>;
L_0x1d76000 .delay 1 (30000,30000,30000) L_0x1d76000/d;
v0x1afbc30_0 .net *"_s0", 0 0, L_0x1d760c0;  1 drivers
v0x1af8ec0_0 .net *"_s1", 0 0, L_0x1d76220;  1 drivers
S_0x1a7c9d0 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x1b01920;
 .timescale -9 -12;
P_0x1abdec0 .param/l "i" 0 4 54, +C4<0111>;
L_0x1d75f90/d .functor AND 1, L_0x1d766d0, L_0x1d768c0, C4<1>, C4<1>;
L_0x1d75f90 .delay 1 (30000,30000,30000) L_0x1d75f90/d;
v0x1abdf60_0 .net *"_s0", 0 0, L_0x1d766d0;  1 drivers
v0x1ac0830_0 .net *"_s1", 0 0, L_0x1d768c0;  1 drivers
S_0x1a7b430 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x198f9e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1d78270/d .functor OR 1, L_0x1d78330, L_0x1d784e0, C4<0>, C4<0>;
L_0x1d78270 .delay 1 (30000,30000,30000) L_0x1d78270/d;
v0x1a39050_0 .net *"_s10", 0 0, L_0x1d78330;  1 drivers
v0x1a3b9c0_0 .net *"_s12", 0 0, L_0x1d784e0;  1 drivers
v0x1a48e40_0 .net "in", 7 0, L_0x1d76310;  alias, 1 drivers
v0x1a55b30_0 .net "ors", 1 0, L_0x1d78090;  1 drivers
v0x1a55bf0_0 .net "out", 0 0, L_0x1d78270;  alias, 1 drivers
L_0x1d77500 .part L_0x1d76310, 0, 4;
L_0x1d78090 .concat8 [ 1 1 0 0], L_0x1d771f0, L_0x1d77e20;
L_0x1d781d0 .part L_0x1d76310, 4, 4;
L_0x1d78330 .part L_0x1d78090, 0, 1;
L_0x1d784e0 .part L_0x1d78090, 1, 1;
S_0x1a5b630 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1a7b430;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1d769b0/d .functor OR 1, L_0x1d76a70, L_0x1d76bd0, C4<0>, C4<0>;
L_0x1d769b0 .delay 1 (30000,30000,30000) L_0x1d769b0/d;
L_0x1d76e00/d .functor OR 1, L_0x1d76f10, L_0x1d77070, C4<0>, C4<0>;
L_0x1d76e00 .delay 1 (30000,30000,30000) L_0x1d76e00/d;
L_0x1d771f0/d .functor OR 1, L_0x1d77260, L_0x1d77410, C4<0>, C4<0>;
L_0x1d771f0 .delay 1 (30000,30000,30000) L_0x1d771f0/d;
v0x1aac950_0 .net *"_s0", 0 0, L_0x1d769b0;  1 drivers
v0x1aa9c60_0 .net *"_s10", 0 0, L_0x1d76f10;  1 drivers
v0x1ab9700_0 .net *"_s12", 0 0, L_0x1d77070;  1 drivers
v0x1ab97c0_0 .net *"_s14", 0 0, L_0x1d77260;  1 drivers
v0x1ab9370_0 .net *"_s16", 0 0, L_0x1d77410;  1 drivers
v0x1ab6540_0 .net *"_s3", 0 0, L_0x1d76a70;  1 drivers
v0x1a7b770_0 .net *"_s5", 0 0, L_0x1d76bd0;  1 drivers
v0x1a7e0e0_0 .net *"_s6", 0 0, L_0x1d76e00;  1 drivers
v0x1a8b9c0_0 .net "in", 3 0, L_0x1d77500;  1 drivers
v0x1a8b580_0 .net "ors", 1 0, L_0x1d76d10;  1 drivers
v0x1a88890_0 .net "out", 0 0, L_0x1d771f0;  1 drivers
L_0x1d76a70 .part L_0x1d77500, 0, 1;
L_0x1d76bd0 .part L_0x1d77500, 1, 1;
L_0x1d76d10 .concat8 [ 1 1 0 0], L_0x1d769b0, L_0x1d76e00;
L_0x1d76f10 .part L_0x1d77500, 2, 1;
L_0x1d77070 .part L_0x1d77500, 3, 1;
L_0x1d77260 .part L_0x1d76d10, 0, 1;
L_0x1d77410 .part L_0x1d76d10, 1, 1;
S_0x1a5a090 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1a7b430;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1d77630/d .functor OR 1, L_0x1d776a0, L_0x1d77800, C4<0>, C4<0>;
L_0x1d77630 .delay 1 (30000,30000,30000) L_0x1d77630/d;
L_0x1d77a30/d .functor OR 1, L_0x1d77b40, L_0x1d77ca0, C4<0>, C4<0>;
L_0x1d77a30 .delay 1 (30000,30000,30000) L_0x1d77a30/d;
L_0x1d77e20/d .functor OR 1, L_0x1d77e90, L_0x1d77ff0, C4<0>, C4<0>;
L_0x1d77e20 .delay 1 (30000,30000,30000) L_0x1d77e20/d;
v0x1a98330_0 .net *"_s0", 0 0, L_0x1d77630;  1 drivers
v0x1a97fa0_0 .net *"_s10", 0 0, L_0x1d77b40;  1 drivers
v0x1a95170_0 .net *"_s12", 0 0, L_0x1d77ca0;  1 drivers
v0x1a95230_0 .net *"_s14", 0 0, L_0x1d77e90;  1 drivers
v0x1a5a3d0_0 .net *"_s16", 0 0, L_0x1d77ff0;  1 drivers
v0x1a5cd40_0 .net *"_s3", 0 0, L_0x1d776a0;  1 drivers
v0x1a6a600_0 .net *"_s5", 0 0, L_0x1d77800;  1 drivers
v0x1a6a1c0_0 .net *"_s6", 0 0, L_0x1d77a30;  1 drivers
v0x1a76ee0_0 .net "in", 3 0, L_0x1d781d0;  1 drivers
v0x1a76aa0_0 .net "ors", 1 0, L_0x1d77940;  1 drivers
v0x1a73db0_0 .net "out", 0 0, L_0x1d77e20;  1 drivers
L_0x1d776a0 .part L_0x1d781d0, 0, 1;
L_0x1d77800 .part L_0x1d781d0, 1, 1;
L_0x1d77940 .concat8 [ 1 1 0 0], L_0x1d77630, L_0x1d77a30;
L_0x1d77b40 .part L_0x1d781d0, 2, 1;
L_0x1d77ca0 .part L_0x1d781d0, 3, 1;
L_0x1d77e90 .part L_0x1d77940, 0, 1;
L_0x1d77ff0 .part L_0x1d77940, 1, 1;
S_0x1a3a2b0 .scope module, "resMux" "unaryMultiplexor" 4 148, 4 69 0, S_0x1a14870;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x191b590_0 .net "ands", 7 0, L_0x1d728d0;  1 drivers
v0x192ac40_0 .net "in", 7 0, L_0x1d70d30;  alias, 1 drivers
v0x192ad00_0 .net "out", 0 0, L_0x1d748d0;  alias, 1 drivers
v0x192a800_0 .net "sel", 7 0, v0x1d6daa0_0;  alias, 1 drivers
S_0x1a38d10 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x1a3a2b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x19f1c20_0 .net "A", 7 0, L_0x1d70d30;  alias, 1 drivers
v0x19eef30_0 .net "B", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x19c4530_0 .net *"_s0", 0 0, L_0x1d710c0;  1 drivers
v0x19c45f0_0 .net *"_s12", 0 0, L_0x1d71a80;  1 drivers
v0x19c41a0_0 .net *"_s16", 0 0, L_0x1d71de0;  1 drivers
v0x19c14f0_0 .net *"_s20", 0 0, L_0x1d72210;  1 drivers
v0x19d0cb0_0 .net *"_s24", 0 0, L_0x1d72540;  1 drivers
v0x19d0870_0 .net *"_s28", 0 0, L_0x1d724d0;  1 drivers
v0x19cdb80_0 .net *"_s4", 0 0, L_0x1d71460;  1 drivers
v0x19a31b0_0 .net *"_s8", 0 0, L_0x1d71770;  1 drivers
v0x19a2e20_0 .net "out", 7 0, L_0x1d728d0;  alias, 1 drivers
L_0x1d711d0 .part L_0x1d70d30, 0, 1;
L_0x1d713c0 .part v0x1d6daa0_0, 0, 1;
L_0x1d71520 .part L_0x1d70d30, 1, 1;
L_0x1d71680 .part v0x1d6daa0_0, 1, 1;
L_0x1d71830 .part L_0x1d70d30, 2, 1;
L_0x1d71990 .part v0x1d6daa0_0, 2, 1;
L_0x1d71b40 .part L_0x1d70d30, 3, 1;
L_0x1d71ca0 .part v0x1d6daa0_0, 3, 1;
L_0x1d71ea0 .part L_0x1d70d30, 4, 1;
L_0x1d72110 .part v0x1d6daa0_0, 4, 1;
L_0x1d72280 .part L_0x1d70d30, 5, 1;
L_0x1d723e0 .part v0x1d6daa0_0, 5, 1;
L_0x1d72600 .part L_0x1d70d30, 6, 1;
L_0x1d72760 .part v0x1d6daa0_0, 6, 1;
LS_0x1d728d0_0_0 .concat8 [ 1 1 1 1], L_0x1d710c0, L_0x1d71460, L_0x1d71770, L_0x1d71a80;
LS_0x1d728d0_0_4 .concat8 [ 1 1 1 1], L_0x1d71de0, L_0x1d72210, L_0x1d72540, L_0x1d724d0;
L_0x1d728d0 .concat8 [ 4 4 0 0], LS_0x1d728d0_0_0, LS_0x1d728d0_0_4;
L_0x1d72c90 .part L_0x1d70d30, 7, 1;
L_0x1d72e80 .part v0x1d6daa0_0, 7, 1;
S_0x1a18e80 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x1a38d10;
 .timescale -9 -12;
P_0x1a7b850 .param/l "i" 0 4 54, +C4<00>;
L_0x1d710c0/d .functor AND 1, L_0x1d711d0, L_0x1d713c0, C4<1>, C4<1>;
L_0x1d710c0 .delay 1 (30000,30000,30000) L_0x1d710c0/d;
v0x1a27ab0_0 .net *"_s0", 0 0, L_0x1d711d0;  1 drivers
v0x1a24f40_0 .net *"_s1", 0 0, L_0x1d713c0;  1 drivers
S_0x1a178e0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x1a38d10;
 .timescale -9 -12;
P_0x1a8b660 .param/l "i" 0 4 54, +C4<01>;
L_0x1d71460/d .functor AND 1, L_0x1d71520, L_0x1d71680, C4<1>, C4<1>;
L_0x1d71460 .delay 1 (30000,30000,30000) L_0x1d71460/d;
v0x1a347a0_0 .net *"_s0", 0 0, L_0x1d71520;  1 drivers
v0x1a34360_0 .net *"_s1", 0 0, L_0x1d71680;  1 drivers
S_0x19f7ae0 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x1a38d10;
 .timescale -9 -12;
P_0x1a34460 .param/l "i" 0 4 54, +C4<010>;
L_0x1d71770/d .functor AND 1, L_0x1d71830, L_0x1d71990, C4<1>, C4<1>;
L_0x1d71770 .delay 1 (30000,30000,30000) L_0x1d71770/d;
v0x19f6880_0 .net *"_s0", 0 0, L_0x1d71830;  1 drivers
v0x19f6940_0 .net *"_s1", 0 0, L_0x1d71990;  1 drivers
S_0x19f6540 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x1a38d10;
 .timescale -9 -12;
P_0x1a76b80 .param/l "i" 0 4 54, +C4<011>;
L_0x1d71a80/d .functor AND 1, L_0x1d71b40, L_0x1d71ca0, C4<1>, C4<1>;
L_0x1d71a80 .delay 1 (30000,30000,30000) L_0x1d71a80/d;
v0x19f91f0_0 .net *"_s0", 0 0, L_0x1d71b40;  1 drivers
v0x1a03ba0_0 .net *"_s1", 0 0, L_0x1d71ca0;  1 drivers
S_0x1a06ae0 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x1a38d10;
 .timescale -9 -12;
P_0x19f92d0 .param/l "i" 0 4 54, +C4<0100>;
L_0x1d71de0/d .functor AND 1, L_0x1d71ea0, L_0x1d72110, C4<1>, C4<1>;
L_0x1d71de0 .delay 1 (30000,30000,30000) L_0x1d71de0/d;
v0x1a13400_0 .net *"_s0", 0 0, L_0x1d71ea0;  1 drivers
v0x1a12fc0_0 .net *"_s1", 0 0, L_0x1d72110;  1 drivers
S_0x1884ab0 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x1a38d10;
 .timescale -9 -12;
P_0x1a134e0 .param/l "i" 0 4 54, +C4<0101>;
L_0x1d72210/d .functor AND 1, L_0x1d72280, L_0x1d723e0, C4<1>, C4<1>;
L_0x1d72210 .delay 1 (30000,30000,30000) L_0x1d72210/d;
v0x19d67b0_0 .net *"_s0", 0 0, L_0x1d72280;  1 drivers
v0x19d7ea0_0 .net *"_s1", 0 0, L_0x1d723e0;  1 drivers
S_0x17e3240 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x1a38d10;
 .timescale -9 -12;
P_0x19e5840 .param/l "i" 0 4 54, +C4<0110>;
L_0x1d72540/d .functor AND 1, L_0x1d72600, L_0x1d72760, C4<1>, C4<1>;
L_0x1d72540 .delay 1 (30000,30000,30000) L_0x1d72540/d;
v0x19e5900_0 .net *"_s0", 0 0, L_0x1d72600;  1 drivers
v0x19e54b0_0 .net *"_s1", 0 0, L_0x1d72760;  1 drivers
S_0x17e2f20 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x1a38d10;
 .timescale -9 -12;
P_0x19e2800 .param/l "i" 0 4 54, +C4<0111>;
L_0x1d724d0/d .functor AND 1, L_0x1d72c90, L_0x1d72e80, C4<1>, C4<1>;
L_0x1d724d0 .delay 1 (30000,30000,30000) L_0x1d724d0/d;
v0x19e28a0_0 .net *"_s0", 0 0, L_0x1d72c90;  1 drivers
v0x19f2080_0 .net *"_s1", 0 0, L_0x1d72e80;  1 drivers
S_0x17c3110 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x1a3a2b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1d748d0/d .functor OR 1, L_0x1d74990, L_0x1d74b40, C4<0>, C4<0>;
L_0x1d748d0 .delay 1 (30000,30000,30000) L_0x1d748d0/d;
v0x194baf0_0 .net *"_s10", 0 0, L_0x1d74990;  1 drivers
v0x1948e00_0 .net *"_s12", 0 0, L_0x1d74b40;  1 drivers
v0x191e5d0_0 .net "in", 7 0, L_0x1d728d0;  alias, 1 drivers
v0x191e670_0 .net "ors", 1 0, L_0x1d746f0;  1 drivers
v0x191e240_0 .net "out", 0 0, L_0x1d748d0;  alias, 1 drivers
L_0x1d73ac0 .part L_0x1d728d0, 0, 4;
L_0x1d746f0 .concat8 [ 1 1 0 0], L_0x1d737b0, L_0x1d743e0;
L_0x1d74830 .part L_0x1d728d0, 4, 4;
L_0x1d74990 .part L_0x1d746f0, 0, 1;
L_0x1d74b40 .part L_0x1d746f0, 1, 1;
S_0x17c1b70 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x17c3110;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1d72f70/d .functor OR 1, L_0x1d73030, L_0x1d73190, C4<0>, C4<0>;
L_0x1d72f70 .delay 1 (30000,30000,30000) L_0x1d72f70/d;
L_0x1d733c0/d .functor OR 1, L_0x1d734d0, L_0x1d73630, C4<0>, C4<0>;
L_0x1d733c0 .delay 1 (30000,30000,30000) L_0x1d733c0/d;
L_0x1d737b0/d .functor OR 1, L_0x1d73820, L_0x1d739d0, C4<0>, C4<0>;
L_0x1d737b0 .delay 1 (30000,30000,30000) L_0x1d737b0/d;
v0x19a0170_0 .net *"_s0", 0 0, L_0x1d72f70;  1 drivers
v0x19af920_0 .net *"_s10", 0 0, L_0x1d734d0;  1 drivers
v0x19af4e0_0 .net *"_s12", 0 0, L_0x1d73630;  1 drivers
v0x19af5a0_0 .net *"_s14", 0 0, L_0x1d73820;  1 drivers
v0x19ac7f0_0 .net *"_s16", 0 0, L_0x1d739d0;  1 drivers
v0x1981e80_0 .net *"_s3", 0 0, L_0x1d73030;  1 drivers
v0x1981af0_0 .net *"_s5", 0 0, L_0x1d73190;  1 drivers
v0x197ee40_0 .net *"_s6", 0 0, L_0x1d733c0;  1 drivers
v0x198e570_0 .net "in", 3 0, L_0x1d73ac0;  1 drivers
v0x198e130_0 .net "ors", 1 0, L_0x1d732d0;  1 drivers
v0x198b440_0 .net "out", 0 0, L_0x1d737b0;  1 drivers
L_0x1d73030 .part L_0x1d73ac0, 0, 1;
L_0x1d73190 .part L_0x1d73ac0, 1, 1;
L_0x1d732d0 .concat8 [ 1 1 0 0], L_0x1d72f70, L_0x1d733c0;
L_0x1d734d0 .part L_0x1d73ac0, 2, 1;
L_0x1d73630 .part L_0x1d73ac0, 3, 1;
L_0x1d73820 .part L_0x1d732d0, 0, 1;
L_0x1d739d0 .part L_0x1d732d0, 1, 1;
S_0x17a1d30 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x17c3110;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1d73bf0/d .functor OR 1, L_0x1d73c60, L_0x1d73dc0, C4<0>, C4<0>;
L_0x1d73bf0 .delay 1 (30000,30000,30000) L_0x1d73bf0/d;
L_0x1d73ff0/d .functor OR 1, L_0x1d74100, L_0x1d74260, C4<0>, C4<0>;
L_0x1d73ff0 .delay 1 (30000,30000,30000) L_0x1d73ff0/d;
L_0x1d743e0/d .functor OR 1, L_0x1d74450, L_0x1d74600, C4<0>, C4<0>;
L_0x1d743e0 .delay 1 (30000,30000,30000) L_0x1d743e0/d;
v0x1960b40_0 .net *"_s0", 0 0, L_0x1d73bf0;  1 drivers
v0x19607b0_0 .net *"_s10", 0 0, L_0x1d74100;  1 drivers
v0x195db00_0 .net *"_s12", 0 0, L_0x1d74260;  1 drivers
v0x195dbc0_0 .net *"_s14", 0 0, L_0x1d74450;  1 drivers
v0x196d240_0 .net *"_s16", 0 0, L_0x1d74600;  1 drivers
v0x196ce00_0 .net *"_s3", 0 0, L_0x1d73c60;  1 drivers
v0x196a110_0 .net *"_s5", 0 0, L_0x1d73dc0;  1 drivers
v0x193f850_0 .net *"_s6", 0 0, L_0x1d73ff0;  1 drivers
v0x193f4c0_0 .net "in", 3 0, L_0x1d74830;  1 drivers
v0x193c810_0 .net "ors", 1 0, L_0x1d73f00;  1 drivers
v0x194bf30_0 .net "out", 0 0, L_0x1d743e0;  1 drivers
L_0x1d73c60 .part L_0x1d74830, 0, 1;
L_0x1d73dc0 .part L_0x1d74830, 1, 1;
L_0x1d73f00 .concat8 [ 1 1 0 0], L_0x1d73bf0, L_0x1d73ff0;
L_0x1d74100 .part L_0x1d74830, 2, 1;
L_0x1d74260 .part L_0x1d74830, 3, 1;
L_0x1d74450 .part L_0x1d73f00, 0, 1;
L_0x1d74600 .part L_0x1d73f00, 1, 1;
S_0x17a0790 .scope module, "sltGate" "slt" 4 142, 4 101 0, S_0x1a14870;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x1d700f0/d .functor XNOR 1, L_0x1d786d0, L_0x1d78830, C4<0>, C4<0>;
L_0x1d700f0 .delay 1 (20000,20000,20000) L_0x1d700f0/d;
L_0x1d70360/d .functor AND 1, L_0x1d786d0, L_0x1d6ed00, C4<1>, C4<1>;
L_0x1d70360 .delay 1 (30000,30000,30000) L_0x1d70360/d;
L_0x1d703d0/d .functor AND 1, L_0x1d700f0, L_0x1d78920, C4<1>, C4<1>;
L_0x1d703d0 .delay 1 (30000,30000,30000) L_0x1d703d0/d;
L_0x1d70530/d .functor OR 1, L_0x1d703d0, L_0x1d70360, C4<0>, C4<0>;
L_0x1d70530 .delay 1 (30000,30000,30000) L_0x1d70530/d;
v0x18fd380_0 .net "a", 0 0, L_0x1d786d0;  alias, 1 drivers
v0x18fcf50_0 .net "a_", 0 0, L_0x1d6ebf0;  alias, 1 drivers
v0x18fcff0_0 .net "b", 0 0, L_0x1d78830;  alias, 1 drivers
v0x18fa2a0_0 .net "b_", 0 0, L_0x1d6ed00;  alias, 1 drivers
v0x18fa340_0 .net "carryin", 0 0, L_0x1d78920;  alias, 1 drivers
v0x1909960_0 .net "eq", 0 0, L_0x1d700f0;  1 drivers
v0x1909a00_0 .net "lt", 0 0, L_0x1d70360;  1 drivers
v0x1909520_0 .net "out", 0 0, L_0x1d70530;  1 drivers
v0x19095c0_0 .net "w0", 0 0, L_0x1d703d0;  1 drivers
S_0x17808d0 .scope module, "sub" "fullAdder" 4 140, 4 85 0, S_0x1a14870;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d6fe30/d .functor OR 1, L_0x1d6f870, L_0x1d6fd20, C4<0>, C4<0>;
L_0x1d6fe30 .delay 1 (30000,30000,30000) L_0x1d6fe30/d;
v0x18bac40_0 .net "a", 0 0, L_0x1d786d0;  alias, 1 drivers
v0x18ba8b0_0 .net "b", 0 0, L_0x1d6ed00;  alias, 1 drivers
v0x18ba970_0 .net "c1", 0 0, L_0x1d6f870;  1 drivers
v0x18b7c00_0 .net "c2", 0 0, L_0x1d6fd20;  1 drivers
v0x18c42b0_0 .net "carryin", 0 0, L_0x1d78920;  alias, 1 drivers
v0x18998a0_0 .net "carryout", 0 0, L_0x1d6fe30;  1 drivers
v0x1899940_0 .net "s1", 0 0, L_0x1d6f710;  1 drivers
v0x1899510_0 .net "sum", 0 0, L_0x1d6fa20;  1 drivers
S_0x177f330 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x17808d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1d6f710/d .functor XOR 1, L_0x1d786d0, L_0x1d6ed00, C4<0>, C4<0>;
L_0x1d6f710 .delay 1 (30000,30000,30000) L_0x1d6f710/d;
L_0x1d6f870/d .functor AND 1, L_0x1d786d0, L_0x1d6ed00, C4<1>, C4<1>;
L_0x1d6f870 .delay 1 (30000,30000,30000) L_0x1d6f870/d;
v0x18dbfa0_0 .net "a", 0 0, L_0x1d786d0;  alias, 1 drivers
v0x18dc060_0 .net "b", 0 0, L_0x1d6ed00;  alias, 1 drivers
v0x18dbc10_0 .net "carryout", 0 0, L_0x1d6f870;  alias, 1 drivers
v0x18dbcb0_0 .net "sum", 0 0, L_0x1d6f710;  alias, 1 drivers
S_0x175f440 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x17808d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1d6fa20/d .functor XOR 1, L_0x1d6f710, L_0x1d78920, C4<0>, C4<0>;
L_0x1d6fa20 .delay 1 (30000,30000,30000) L_0x1d6fa20/d;
L_0x1d6fd20/d .functor AND 1, L_0x1d6f710, L_0x1d78920, C4<1>, C4<1>;
L_0x1d6fd20 .delay 1 (30000,30000,30000) L_0x1d6fd20/d;
v0x18d8f60_0 .net "a", 0 0, L_0x1d6f710;  alias, 1 drivers
v0x18d9020_0 .net "b", 0 0, L_0x1d78920;  alias, 1 drivers
v0x18e81b0_0 .net "carryout", 0 0, L_0x1d6fd20;  alias, 1 drivers
v0x18e8250_0 .net "sum", 0 0, L_0x1d6fa20;  alias, 1 drivers
S_0x175dea0 .scope generate, "alu_slices[1]" "alu_slices[1]" 3 37, 3 37 0, S_0x1a570b0;
 .timescale -9 -12;
P_0x1948ee0 .param/l "i" 0 3 37, +C4<01>;
S_0x173dee0 .scope module, "alu1_inst" "alu1" 3 38, 4 124 0, S_0x175dea0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x1d789c0/d .functor NOT 1, L_0x1d82330, C4<0>, C4<0>, C4<0>;
L_0x1d789c0 .delay 1 (10000,10000,10000) L_0x1d789c0/d;
L_0x1d78ad0/d .functor NOT 1, L_0x1d82490, C4<0>, C4<0>, C4<0>;
L_0x1d78ad0 .delay 1 (10000,10000,10000) L_0x1d78ad0/d;
L_0x1d79b00/d .functor XOR 1, L_0x1d82330, L_0x1d82490, C4<0>, C4<0>;
L_0x1d79b00 .delay 1 (30000,30000,30000) L_0x1d79b00/d;
L_0x7f72592da0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f72592da0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1d7a1b0/d .functor OR 1, L_0x7f72592da0a8, L_0x7f72592da0f0, C4<0>, C4<0>;
L_0x1d7a1b0 .delay 1 (30000,30000,30000) L_0x1d7a1b0/d;
L_0x1d7a3b0/d .functor AND 1, L_0x1d82330, L_0x1d82490, C4<1>, C4<1>;
L_0x1d7a3b0 .delay 1 (30000,30000,30000) L_0x1d7a3b0/d;
L_0x1d7a470/d .functor NAND 1, L_0x1d82330, L_0x1d82490, C4<1>, C4<1>;
L_0x1d7a470 .delay 1 (20000,20000,20000) L_0x1d7a470/d;
L_0x1d7a5d0/d .functor XOR 1, L_0x1d82330, L_0x1d82490, C4<0>, C4<0>;
L_0x1d7a5d0 .delay 1 (20000,20000,20000) L_0x1d7a5d0/d;
L_0x1d7aa80/d .functor OR 1, L_0x1d82330, L_0x1d82490, C4<0>, C4<0>;
L_0x1d7aa80 .delay 1 (30000,30000,30000) L_0x1d7aa80/d;
L_0x1d821e0/d .functor NOT 1, L_0x1d7e3f0, C4<0>, C4<0>, C4<0>;
L_0x1d821e0 .delay 1 (10000,10000,10000) L_0x1d821e0/d;
v0x19ef450_0 .net "A", 0 0, L_0x1d82330;  1 drivers
v0x19ef510_0 .net "A_", 0 0, L_0x1d789c0;  1 drivers
v0x19ce0a0_0 .net "B", 0 0, L_0x1d82490;  1 drivers
v0x19ce170_0 .net "B_", 0 0, L_0x1d78ad0;  1 drivers
v0x19acd10_0 .net *"_s12", 0 0, L_0x1d7a1b0;  1 drivers
v0x19ace00_0 .net/2s *"_s14", 0 0, L_0x7f72592da0a8;  1 drivers
v0x198b960_0 .net/2s *"_s16", 0 0, L_0x7f72592da0f0;  1 drivers
v0x198ba20_0 .net *"_s18", 0 0, L_0x1d7a3b0;  1 drivers
v0x196a630_0 .net *"_s20", 0 0, L_0x1d7a470;  1 drivers
v0x1949320_0 .net *"_s22", 0 0, L_0x1d7a5d0;  1 drivers
v0x1949400_0 .net *"_s24", 0 0, L_0x1d7aa80;  1 drivers
o0x7f7259358818 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x1928030_0 name=_s30
o0x7f7259358848 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0x1928110_0 name=_s32
v0x1906d50_0 .net *"_s8", 0 0, L_0x1d79b00;  1 drivers
v0x1906e10_0 .net "carryin", 0 0, L_0x1d82530;  1 drivers
v0x18e8580_0 .net "carryout", 0 0, L_0x1d81e80;  1 drivers
v0x18e8620_0 .net "carryouts", 7 0, L_0x1ebed40;  1 drivers
v0x18c7200_0 .net "command", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x18c72a0_0 .net "result", 0 0, L_0x1d7e3f0;  1 drivers
v0x18a5e50_0 .net "results", 7 0, L_0x1d7a850;  1 drivers
v0x1826c60_0 .net "zero", 0 0, L_0x1d821e0;  1 drivers
LS_0x1d7a850_0_0 .concat8 [ 1 1 1 1], L_0x1d78fa0, L_0x1d79600, L_0x1d79b00, L_0x1d7a1b0;
LS_0x1d7a850_0_4 .concat8 [ 1 1 1 1], L_0x1d7a3b0, L_0x1d7a470, L_0x1d7a5d0, L_0x1d7aa80;
L_0x1d7a850 .concat8 [ 4 4 0 0], LS_0x1d7a850_0_0, LS_0x1d7a850_0_4;
LS_0x1ebed40_0_0 .concat [ 1 1 1 1], L_0x1d792f0, L_0x1d799a0, o0x7f7259358818, L_0x1d7a000;
LS_0x1ebed40_0_4 .concat [ 4 0 0 0], o0x7f7259358848;
L_0x1ebed40 .concat [ 4 4 0 0], LS_0x1ebed40_0_0, LS_0x1ebed40_0_4;
S_0x173c940 .scope module, "adder" "fullAdder" 4 139, 4 85 0, S_0x173dee0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d792f0/d .functor OR 1, L_0x1d78e20, L_0x1d79190, C4<0>, C4<0>;
L_0x1d792f0 .delay 1 (30000,30000,30000) L_0x1d792f0/d;
v0x18118d0_0 .net "a", 0 0, L_0x1d82330;  alias, 1 drivers
v0x1811990_0 .net "b", 0 0, L_0x1d82490;  alias, 1 drivers
v0x1821170_0 .net "c1", 0 0, L_0x1d78e20;  1 drivers
v0x1820de0_0 .net "c2", 0 0, L_0x1d79190;  1 drivers
v0x181e130_0 .net "carryin", 0 0, L_0x1d82530;  alias, 1 drivers
v0x17f3660_0 .net "carryout", 0 0, L_0x1d792f0;  1 drivers
v0x17f3700_0 .net "s1", 0 0, L_0x1d78cc0;  1 drivers
v0x17f3220_0 .net "sum", 0 0, L_0x1d78fa0;  1 drivers
S_0x171ca50 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x173c940;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1d78cc0/d .functor XOR 1, L_0x1d82330, L_0x1d82490, C4<0>, C4<0>;
L_0x1d78cc0 .delay 1 (30000,30000,30000) L_0x1d78cc0/d;
L_0x1d78e20/d .functor AND 1, L_0x1d82330, L_0x1d82490, C4<1>, C4<1>;
L_0x1d78e20 .delay 1 (30000,30000,30000) L_0x1d78e20/d;
v0x1832c50_0 .net "a", 0 0, L_0x1d82330;  alias, 1 drivers
v0x18424a0_0 .net "b", 0 0, L_0x1d82490;  alias, 1 drivers
v0x1842560_0 .net "carryout", 0 0, L_0x1d78e20;  alias, 1 drivers
v0x1842110_0 .net "sum", 0 0, L_0x1d78cc0;  alias, 1 drivers
S_0x171b4b0 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x173c940;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1d78fa0/d .functor XOR 1, L_0x1d78cc0, L_0x1d82530, C4<0>, C4<0>;
L_0x1d78fa0 .delay 1 (30000,30000,30000) L_0x1d78fa0/d;
L_0x1d79190/d .functor AND 1, L_0x1d78cc0, L_0x1d82530, C4<1>, C4<1>;
L_0x1d79190 .delay 1 (30000,30000,30000) L_0x1d79190/d;
v0x183f4d0_0 .net "a", 0 0, L_0x1d78cc0;  alias, 1 drivers
v0x1814ac0_0 .net "b", 0 0, L_0x1d82530;  alias, 1 drivers
v0x1814b60_0 .net "carryout", 0 0, L_0x1d79190;  alias, 1 drivers
v0x1814730_0 .net "sum", 0 0, L_0x1d78fa0;  alias, 1 drivers
S_0x16fc260 .scope module, "cMux" "unaryMultiplexor" 4 149, 4 69 0, S_0x173dee0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1708180_0 .net "ands", 7 0, L_0x1d7fe80;  1 drivers
v0x1717bd0_0 .net "in", 7 0, L_0x1ebed40;  alias, 1 drivers
v0x1717c90_0 .net "out", 0 0, L_0x1d81e80;  alias, 1 drivers
v0x1717840_0 .net "sel", 7 0, v0x1d6daa0_0;  alias, 1 drivers
S_0x16facc0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x16fc260;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x1781fe0_0 .net "A", 7 0, L_0x1ebed40;  alias, 1 drivers
v0x178fa50_0 .net "B", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x178fb10_0 .net *"_s0", 0 0, L_0x1d7e750;  1 drivers
v0x178f610_0 .net *"_s12", 0 0, L_0x1d7f110;  1 drivers
v0x178c920_0 .net *"_s16", 0 0, L_0x1d7f470;  1 drivers
v0x179c310_0 .net *"_s20", 0 0, L_0x1d7f780;  1 drivers
v0x179bf80_0 .net *"_s24", 0 0, L_0x1d7fb70;  1 drivers
v0x17992d0_0 .net *"_s28", 0 0, L_0x1d7fb00;  1 drivers
v0x175e1e0_0 .net *"_s4", 0 0, L_0x1d7ea60;  1 drivers
v0x1760b50_0 .net *"_s8", 0 0, L_0x1d7ee00;  1 drivers
v0x176e5a0_0 .net "out", 7 0, L_0x1d7fe80;  alias, 1 drivers
L_0x1d7e810 .part L_0x1ebed40, 0, 1;
L_0x1d7e970 .part v0x1d6daa0_0, 0, 1;
L_0x1d7eb20 .part L_0x1ebed40, 1, 1;
L_0x1d7ed10 .part v0x1d6daa0_0, 1, 1;
L_0x1d7eec0 .part L_0x1ebed40, 2, 1;
L_0x1d7f020 .part v0x1d6daa0_0, 2, 1;
L_0x1d7f1d0 .part L_0x1ebed40, 3, 1;
L_0x1d7f330 .part v0x1d6daa0_0, 3, 1;
L_0x1d7f530 .part L_0x1ebed40, 4, 1;
L_0x1d7f690 .part v0x1d6daa0_0, 4, 1;
L_0x1d7f7f0 .part L_0x1ebed40, 5, 1;
L_0x1d7fa60 .part v0x1d6daa0_0, 5, 1;
L_0x1d7fc30 .part L_0x1ebed40, 6, 1;
L_0x1d7fd90 .part v0x1d6daa0_0, 6, 1;
LS_0x1d7fe80_0_0 .concat8 [ 1 1 1 1], L_0x1d7e750, L_0x1d7ea60, L_0x1d7ee00, L_0x1d7f110;
LS_0x1d7fe80_0_4 .concat8 [ 1 1 1 1], L_0x1d7f470, L_0x1d7f780, L_0x1d7fb70, L_0x1d7fb00;
L_0x1d7fe80 .concat8 [ 4 4 0 0], LS_0x1d7fe80_0_0, LS_0x1d7fe80_0_4;
L_0x1d80240 .part L_0x1ebed40, 7, 1;
L_0x1d80430 .part v0x1d6daa0_0, 7, 1;
S_0x1b2b170 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x16facc0;
 .timescale -9 -12;
P_0x17f05d0 .param/l "i" 0 4 54, +C4<00>;
L_0x1d7e750/d .functor AND 1, L_0x1d7e810, L_0x1d7e970, C4<1>, C4<1>;
L_0x1d7e750 .delay 1 (30000,30000,30000) L_0x1d7e750/d;
v0x17ffdf0_0 .net *"_s0", 0 0, L_0x1d7e810;  1 drivers
v0x17ffeb0_0 .net *"_s1", 0 0, L_0x1d7e970;  1 drivers
S_0x1825700 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x16facc0;
 .timescale -9 -12;
P_0x17ffab0 .param/l "i" 0 4 54, +C4<01>;
L_0x1d7ea60/d .functor AND 1, L_0x1d7eb20, L_0x1d7ed10, C4<1>, C4<1>;
L_0x1d7ea60 .delay 1 (30000,30000,30000) L_0x1d7ea60/d;
v0x17fcdb0_0 .net *"_s0", 0 0, L_0x1d7eb20;  1 drivers
v0x17c1eb0_0 .net *"_s1", 0 0, L_0x1d7ed10;  1 drivers
S_0x1a15580 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x16facc0;
 .timescale -9 -12;
P_0x17fce90 .param/l "i" 0 4 54, +C4<010>;
L_0x1d7ee00/d .functor AND 1, L_0x1d7eec0, L_0x1d7f020, C4<1>, C4<1>;
L_0x1d7ee00 .delay 1 (30000,30000,30000) L_0x1d7ee00/d;
v0x17d2290_0 .net *"_s0", 0 0, L_0x1d7eec0;  1 drivers
v0x17d1e50_0 .net *"_s1", 0 0, L_0x1d7f020;  1 drivers
S_0x1a151f0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x16facc0;
 .timescale -9 -12;
P_0x17d1f30 .param/l "i" 0 4 54, +C4<011>;
L_0x1d7f110/d .functor AND 1, L_0x1d7f1d0, L_0x1d7f330, C4<1>, C4<1>;
L_0x1d7f110 .delay 1 (30000,30000,30000) L_0x1d7f110/d;
v0x17cf1f0_0 .net *"_s0", 0 0, L_0x1d7f1d0;  1 drivers
v0x17deaa0_0 .net *"_s1", 0 0, L_0x1d7f330;  1 drivers
S_0x1a14e40 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x16facc0;
 .timescale -9 -12;
P_0x17de760 .param/l "i" 0 4 54, +C4<0100>;
L_0x1d7f470/d .functor AND 1, L_0x1d7f530, L_0x1d7f690, C4<1>, C4<1>;
L_0x1d7f470 .delay 1 (30000,30000,30000) L_0x1d7f470/d;
v0x17dba60_0 .net *"_s0", 0 0, L_0x1d7f530;  1 drivers
v0x17a0ad0_0 .net *"_s1", 0 0, L_0x1d7f690;  1 drivers
S_0x19f41e0 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x16facc0;
 .timescale -9 -12;
P_0x17a0bb0 .param/l "i" 0 4 54, +C4<0101>;
L_0x1d7f780/d .functor AND 1, L_0x1d7f7f0, L_0x1d7fa60, C4<1>, C4<1>;
L_0x1d7f780 .delay 1 (30000,30000,30000) L_0x1d7f780/d;
v0x17b0f20_0 .net *"_s0", 0 0, L_0x1d7f7f0;  1 drivers
v0x17b0a50_0 .net *"_s1", 0 0, L_0x1d7fa60;  1 drivers
S_0x19f3e50 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x16facc0;
 .timescale -9 -12;
P_0x17add80 .param/l "i" 0 4 54, +C4<0110>;
L_0x1d7fb70/d .functor AND 1, L_0x1d7fc30, L_0x1d7fd90, C4<1>, C4<1>;
L_0x1d7fb70 .delay 1 (30000,30000,30000) L_0x1d7fb70/d;
v0x17bd6f0_0 .net *"_s0", 0 0, L_0x1d7fc30;  1 drivers
v0x17bd360_0 .net *"_s1", 0 0, L_0x1d7fd90;  1 drivers
S_0x19f3aa0 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x16facc0;
 .timescale -9 -12;
P_0x17bd7f0 .param/l "i" 0 4 54, +C4<0111>;
L_0x1d7fb00/d .functor AND 1, L_0x1d80240, L_0x1d80430, C4<1>, C4<1>;
L_0x1d7fb00 .delay 1 (30000,30000,30000) L_0x1d7fb00/d;
v0x17ba6b0_0 .net *"_s0", 0 0, L_0x1d80240;  1 drivers
v0x177f670_0 .net *"_s1", 0 0, L_0x1d80430;  1 drivers
S_0x19d2e30 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x16fc260;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1d81e80/d .functor OR 1, L_0x1d81f40, L_0x1d820f0, C4<0>, C4<0>;
L_0x1d81e80 .delay 1 (30000,30000,30000) L_0x1d81e80/d;
v0x16fb000_0 .net *"_s10", 0 0, L_0x1d81f40;  1 drivers
v0x16fd970_0 .net *"_s12", 0 0, L_0x1d820f0;  1 drivers
v0x170b2b0_0 .net "in", 7 0, L_0x1d7fe80;  alias, 1 drivers
v0x170b350_0 .net "ors", 1 0, L_0x1d81ca0;  1 drivers
v0x170ae70_0 .net "out", 0 0, L_0x1d81e80;  alias, 1 drivers
L_0x1d81070 .part L_0x1d7fe80, 0, 4;
L_0x1d81ca0 .concat8 [ 1 1 0 0], L_0x1d80d60, L_0x1d81990;
L_0x1d81de0 .part L_0x1d7fe80, 4, 4;
L_0x1d81f40 .part L_0x1d81ca0, 0, 1;
L_0x1d820f0 .part L_0x1d81ca0, 1, 1;
S_0x19d2aa0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x19d2e30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1d80520/d .functor OR 1, L_0x1d805e0, L_0x1d80740, C4<0>, C4<0>;
L_0x1d80520 .delay 1 (30000,30000,30000) L_0x1d80520/d;
L_0x1d80970/d .functor OR 1, L_0x1d80a80, L_0x1d80be0, C4<0>, C4<0>;
L_0x1d80970 .delay 1 (30000,30000,30000) L_0x1d80970/d;
L_0x1d80d60/d .functor OR 1, L_0x1d80dd0, L_0x1d80f80, C4<0>, C4<0>;
L_0x1d80d60 .delay 1 (30000,30000,30000) L_0x1d80d60/d;
v0x176e160_0 .net *"_s0", 0 0, L_0x1d80520;  1 drivers
v0x176b470_0 .net *"_s10", 0 0, L_0x1d80a80;  1 drivers
v0x177aeb0_0 .net *"_s12", 0 0, L_0x1d80be0;  1 drivers
v0x177af70_0 .net *"_s14", 0 0, L_0x1d80dd0;  1 drivers
v0x177ab20_0 .net *"_s16", 0 0, L_0x1d80f80;  1 drivers
v0x1777e70_0 .net *"_s3", 0 0, L_0x1d805e0;  1 drivers
v0x173e1f0_0 .net *"_s5", 0 0, L_0x1d80740;  1 drivers
v0x174d0f0_0 .net *"_s6", 0 0, L_0x1d80970;  1 drivers
v0x174ccb0_0 .net "in", 3 0, L_0x1d81070;  1 drivers
v0x1749fc0_0 .net "ors", 1 0, L_0x1d80880;  1 drivers
v0x1759a20_0 .net "out", 0 0, L_0x1d80d60;  1 drivers
L_0x1d805e0 .part L_0x1d81070, 0, 1;
L_0x1d80740 .part L_0x1d81070, 1, 1;
L_0x1d80880 .concat8 [ 1 1 0 0], L_0x1d80520, L_0x1d80970;
L_0x1d80a80 .part L_0x1d81070, 2, 1;
L_0x1d80be0 .part L_0x1d81070, 3, 1;
L_0x1d80dd0 .part L_0x1d80880, 0, 1;
L_0x1d80f80 .part L_0x1d80880, 1, 1;
S_0x19d26f0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x19d2e30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1d811a0/d .functor OR 1, L_0x1d81210, L_0x1d81370, C4<0>, C4<0>;
L_0x1d811a0 .delay 1 (30000,30000,30000) L_0x1d811a0/d;
L_0x1d815a0/d .functor OR 1, L_0x1d816b0, L_0x1d81810, C4<0>, C4<0>;
L_0x1d815a0 .delay 1 (30000,30000,30000) L_0x1d815a0/d;
L_0x1d81990/d .functor OR 1, L_0x1d81a00, L_0x1d81bb0, C4<0>, C4<0>;
L_0x1d81990 .delay 1 (30000,30000,30000) L_0x1d81990/d;
v0x1759690_0 .net *"_s0", 0 0, L_0x1d811a0;  1 drivers
v0x17569e0_0 .net *"_s10", 0 0, L_0x1d816b0;  1 drivers
v0x171b7f0_0 .net *"_s12", 0 0, L_0x1d81810;  1 drivers
v0x171b8b0_0 .net *"_s14", 0 0, L_0x1d81a00;  1 drivers
v0x171e160_0 .net *"_s16", 0 0, L_0x1d81bb0;  1 drivers
v0x172bc10_0 .net *"_s3", 0 0, L_0x1d81210;  1 drivers
v0x172b7d0_0 .net *"_s5", 0 0, L_0x1d81370;  1 drivers
v0x1728ae0_0 .net *"_s6", 0 0, L_0x1d815a0;  1 drivers
v0x1738540_0 .net "in", 3 0, L_0x1d81de0;  1 drivers
v0x17381b0_0 .net "ors", 1 0, L_0x1d814b0;  1 drivers
v0x1735500_0 .net "out", 0 0, L_0x1d81990;  1 drivers
L_0x1d81210 .part L_0x1d81de0, 0, 1;
L_0x1d81370 .part L_0x1d81de0, 1, 1;
L_0x1d814b0 .concat8 [ 1 1 0 0], L_0x1d811a0, L_0x1d815a0;
L_0x1d816b0 .part L_0x1d81de0, 2, 1;
L_0x1d81810 .part L_0x1d81de0, 3, 1;
L_0x1d81a00 .part L_0x1d814b0, 0, 1;
L_0x1d81bb0 .part L_0x1d814b0, 1, 1;
S_0x19b1aa0 .scope module, "resMux" "unaryMultiplexor" 4 148, 4 69 0, S_0x173dee0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1acb590_0 .net "ands", 7 0, L_0x1d7c3f0;  1 drivers
v0x1acb650_0 .net "in", 7 0, L_0x1d7a850;  alias, 1 drivers
v0x1abb7e0_0 .net "out", 0 0, L_0x1d7e3f0;  alias, 1 drivers
v0x1abb880_0 .net "sel", 7 0, v0x1d6daa0_0;  alias, 1 drivers
S_0x19b1710 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x19b1aa0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x18c9420_0 .net "A", 7 0, L_0x1d7a850;  alias, 1 drivers
v0x18c9090_0 .net "B", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x18c9150_0 .net *"_s0", 0 0, L_0x1d7abe0;  1 drivers
v0x18c8ce0_0 .net *"_s12", 0 0, L_0x1d7b5a0;  1 drivers
v0x18c8dc0_0 .net *"_s16", 0 0, L_0x1d7b900;  1 drivers
v0x18a8070_0 .net *"_s20", 0 0, L_0x1d7bd30;  1 drivers
v0x18a8150_0 .net *"_s24", 0 0, L_0x1d7c060;  1 drivers
v0x18a7ce0_0 .net *"_s28", 0 0, L_0x1d7bff0;  1 drivers
v0x18a7dc0_0 .net *"_s4", 0 0, L_0x1d7af80;  1 drivers
v0x18a7a00_0 .net *"_s8", 0 0, L_0x1d7b290;  1 drivers
v0x1886cd0_0 .net "out", 7 0, L_0x1d7c3f0;  alias, 1 drivers
L_0x1d7acf0 .part L_0x1d7a850, 0, 1;
L_0x1d7aee0 .part v0x1d6daa0_0, 0, 1;
L_0x1d7b040 .part L_0x1d7a850, 1, 1;
L_0x1d7b1a0 .part v0x1d6daa0_0, 1, 1;
L_0x1d7b350 .part L_0x1d7a850, 2, 1;
L_0x1d7b4b0 .part v0x1d6daa0_0, 2, 1;
L_0x1d7b660 .part L_0x1d7a850, 3, 1;
L_0x1d7b7c0 .part v0x1d6daa0_0, 3, 1;
L_0x1d7b9c0 .part L_0x1d7a850, 4, 1;
L_0x1d7bc30 .part v0x1d6daa0_0, 4, 1;
L_0x1d7bda0 .part L_0x1d7a850, 5, 1;
L_0x1d7bf00 .part v0x1d6daa0_0, 5, 1;
L_0x1d7c120 .part L_0x1d7a850, 6, 1;
L_0x1d7c280 .part v0x1d6daa0_0, 6, 1;
LS_0x1d7c3f0_0_0 .concat8 [ 1 1 1 1], L_0x1d7abe0, L_0x1d7af80, L_0x1d7b290, L_0x1d7b5a0;
LS_0x1d7c3f0_0_4 .concat8 [ 1 1 1 1], L_0x1d7b900, L_0x1d7bd30, L_0x1d7c060, L_0x1d7bff0;
L_0x1d7c3f0 .concat8 [ 4 4 0 0], LS_0x1d7c3f0_0_0, LS_0x1d7c3f0_0_4;
L_0x1d7c7b0 .part L_0x1d7a850, 7, 1;
L_0x1d7c9a0 .part v0x1d6daa0_0, 7, 1;
S_0x19b1360 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x19b1710;
 .timescale -9 -12;
P_0x176e240 .param/l "i" 0 4 54, +C4<00>;
L_0x1d7abe0/d .functor AND 1, L_0x1d7acf0, L_0x1d7aee0, C4<1>, C4<1>;
L_0x1d7abe0 .delay 1 (30000,30000,30000) L_0x1d7abe0/d;
v0x1714b90_0 .net *"_s0", 0 0, L_0x1d7acf0;  1 drivers
v0x19906f0_0 .net *"_s1", 0 0, L_0x1d7aee0;  1 drivers
S_0x1990360 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x19b1710;
 .timescale -9 -12;
P_0x1777f50 .param/l "i" 0 4 54, +C4<01>;
L_0x1d7af80/d .functor AND 1, L_0x1d7b040, L_0x1d7b1a0, C4<1>, C4<1>;
L_0x1d7af80 .delay 1 (30000,30000,30000) L_0x1d7af80/d;
v0x19907d0_0 .net *"_s0", 0 0, L_0x1d7b040;  1 drivers
v0x198ffb0_0 .net *"_s1", 0 0, L_0x1d7b1a0;  1 drivers
S_0x196f3c0 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x19b1710;
 .timescale -9 -12;
P_0x1759770 .param/l "i" 0 4 54, +C4<010>;
L_0x1d7b290/d .functor AND 1, L_0x1d7b350, L_0x1d7b4b0, C4<1>, C4<1>;
L_0x1d7b290 .delay 1 (30000,30000,30000) L_0x1d7b290/d;
v0x1990090_0 .net *"_s0", 0 0, L_0x1d7b350;  1 drivers
v0x196f030_0 .net *"_s1", 0 0, L_0x1d7b4b0;  1 drivers
S_0x196ec80 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x19b1710;
 .timescale -9 -12;
P_0x172b8b0 .param/l "i" 0 4 54, +C4<011>;
L_0x1d7b5a0/d .functor AND 1, L_0x1d7b660, L_0x1d7b7c0, C4<1>, C4<1>;
L_0x1d7b5a0 .delay 1 (30000,30000,30000) L_0x1d7b5a0/d;
v0x196f110_0 .net *"_s0", 0 0, L_0x1d7b660;  1 drivers
v0x194e0b0_0 .net *"_s1", 0 0, L_0x1d7b7c0;  1 drivers
S_0x194dd20 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x19b1710;
 .timescale -9 -12;
P_0x16fda50 .param/l "i" 0 4 54, +C4<0100>;
L_0x1d7b900/d .functor AND 1, L_0x1d7b9c0, L_0x1d7bc30, C4<1>, C4<1>;
L_0x1d7b900 .delay 1 (30000,30000,30000) L_0x1d7b900/d;
v0x194e190_0 .net *"_s0", 0 0, L_0x1d7b9c0;  1 drivers
v0x194d990_0 .net *"_s1", 0 0, L_0x1d7bc30;  1 drivers
S_0x192cdc0 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x19b1710;
 .timescale -9 -12;
P_0x192ca30 .param/l "i" 0 4 54, +C4<0101>;
L_0x1d7bd30/d .functor AND 1, L_0x1d7bda0, L_0x1d7bf00, C4<1>, C4<1>;
L_0x1d7bd30 .delay 1 (30000,30000,30000) L_0x1d7bd30/d;
v0x192caf0_0 .net *"_s0", 0 0, L_0x1d7bda0;  1 drivers
v0x192c6a0_0 .net *"_s1", 0 0, L_0x1d7bf00;  1 drivers
S_0x190baf0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x19b1710;
 .timescale -9 -12;
P_0x190b760 .param/l "i" 0 4 54, +C4<0110>;
L_0x1d7c060/d .functor AND 1, L_0x1d7c120, L_0x1d7c280, C4<1>, C4<1>;
L_0x1d7c060 .delay 1 (30000,30000,30000) L_0x1d7c060/d;
v0x190b820_0 .net *"_s0", 0 0, L_0x1d7c120;  1 drivers
v0x190b3d0_0 .net *"_s1", 0 0, L_0x1d7c280;  1 drivers
S_0x18ea7a0 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x19b1710;
 .timescale -9 -12;
P_0x18ea410 .param/l "i" 0 4 54, +C4<0111>;
L_0x1d7bff0/d .functor AND 1, L_0x1d7c7b0, L_0x1d7c9a0, C4<1>, C4<1>;
L_0x1d7bff0 .delay 1 (30000,30000,30000) L_0x1d7bff0/d;
v0x18ea4d0_0 .net *"_s0", 0 0, L_0x1d7c7b0;  1 drivers
v0x18ea080_0 .net *"_s1", 0 0, L_0x1d7c9a0;  1 drivers
S_0x1886940 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x19b1aa0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1d7e3f0/d .functor OR 1, L_0x1d7e4b0, L_0x1d7e660, C4<0>, C4<0>;
L_0x1d7e3f0 .delay 1 (30000,30000,30000) L_0x1d7e3f0/d;
v0x1aec9d0_0 .net *"_s10", 0 0, L_0x1d7e4b0;  1 drivers
v0x1aecab0_0 .net *"_s12", 0 0, L_0x1d7e660;  1 drivers
v0x1adcbe0_0 .net "in", 7 0, L_0x1d7c3f0;  alias, 1 drivers
v0x1adcc80_0 .net "ors", 1 0, L_0x1d7e210;  1 drivers
v0x1adc860_0 .net "out", 0 0, L_0x1d7e3f0;  alias, 1 drivers
L_0x1d7d5e0 .part L_0x1d7c3f0, 0, 4;
L_0x1d7e210 .concat8 [ 1 1 0 0], L_0x1d7d2d0, L_0x1d7df00;
L_0x1d7e350 .part L_0x1d7c3f0, 4, 4;
L_0x1d7e4b0 .part L_0x1d7e210, 0, 1;
L_0x1d7e660 .part L_0x1d7e210, 1, 1;
S_0x18658f0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1886940;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1d7ca90/d .functor OR 1, L_0x1d7cb50, L_0x1d7ccb0, C4<0>, C4<0>;
L_0x1d7ca90 .delay 1 (30000,30000,30000) L_0x1d7ca90/d;
L_0x1d7cee0/d .functor OR 1, L_0x1d7cff0, L_0x1d7d150, C4<0>, C4<0>;
L_0x1d7cee0 .delay 1 (30000,30000,30000) L_0x1d7cee0/d;
L_0x1d7d2d0/d .functor OR 1, L_0x1d7d340, L_0x1d7d4f0, C4<0>, C4<0>;
L_0x1d7d2d0 .delay 1 (30000,30000,30000) L_0x1d7d2d0/d;
v0x1865560_0 .net *"_s0", 0 0, L_0x1d7ca90;  1 drivers
v0x18651b0_0 .net *"_s10", 0 0, L_0x1d7cff0;  1 drivers
v0x1865290_0 .net *"_s12", 0 0, L_0x1d7d150;  1 drivers
v0x1844530_0 .net *"_s14", 0 0, L_0x1d7d340;  1 drivers
v0x1844610_0 .net *"_s16", 0 0, L_0x1d7d4f0;  1 drivers
v0x18441a0_0 .net *"_s3", 0 0, L_0x1d7cb50;  1 drivers
v0x1844280_0 .net *"_s5", 0 0, L_0x1d7ccb0;  1 drivers
v0x1843df0_0 .net *"_s6", 0 0, L_0x1d7cee0;  1 drivers
v0x1843ed0_0 .net "in", 3 0, L_0x1d7d5e0;  1 drivers
v0x173cd50_0 .net "ors", 1 0, L_0x1d7cdf0;  1 drivers
v0x1b31c00_0 .net "out", 0 0, L_0x1d7d2d0;  1 drivers
L_0x1d7cb50 .part L_0x1d7d5e0, 0, 1;
L_0x1d7ccb0 .part L_0x1d7d5e0, 1, 1;
L_0x1d7cdf0 .concat8 [ 1 1 0 0], L_0x1d7ca90, L_0x1d7cee0;
L_0x1d7cff0 .part L_0x1d7d5e0, 2, 1;
L_0x1d7d150 .part L_0x1d7d5e0, 3, 1;
L_0x1d7d340 .part L_0x1d7cdf0, 0, 1;
L_0x1d7d4f0 .part L_0x1d7cdf0, 1, 1;
S_0x1b34930 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1886940;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1d7d710/d .functor OR 1, L_0x1d7d780, L_0x1d7d8e0, C4<0>, C4<0>;
L_0x1d7d710 .delay 1 (30000,30000,30000) L_0x1d7d710/d;
L_0x1d7db10/d .functor OR 1, L_0x1d7dc20, L_0x1d7dd80, C4<0>, C4<0>;
L_0x1d7db10 .delay 1 (30000,30000,30000) L_0x1d7db10/d;
L_0x1d7df00/d .functor OR 1, L_0x1d7df70, L_0x1d7e120, C4<0>, C4<0>;
L_0x1d7df00 .delay 1 (30000,30000,30000) L_0x1d7df00/d;
v0x1b2def0_0 .net *"_s0", 0 0, L_0x1d7d710;  1 drivers
v0x1b2dfd0_0 .net *"_s10", 0 0, L_0x1d7dc20;  1 drivers
v0x1b29fd0_0 .net *"_s12", 0 0, L_0x1d7dd80;  1 drivers
v0x1b2a070_0 .net *"_s14", 0 0, L_0x1d7df70;  1 drivers
v0x1b28f90_0 .net *"_s16", 0 0, L_0x1d7e120;  1 drivers
v0x198f490_0 .net *"_s3", 0 0, L_0x1d7d780;  1 drivers
v0x198f570_0 .net *"_s5", 0 0, L_0x1d7d8e0;  1 drivers
v0x1b0de30_0 .net *"_s6", 0 0, L_0x1d7db10;  1 drivers
v0x1b0df10_0 .net "in", 3 0, L_0x1d7e350;  1 drivers
v0x1afe090_0 .net "ors", 1 0, L_0x1d7da20;  1 drivers
v0x1afdc60_0 .net "out", 0 0, L_0x1d7df00;  1 drivers
L_0x1d7d780 .part L_0x1d7e350, 0, 1;
L_0x1d7d8e0 .part L_0x1d7e350, 1, 1;
L_0x1d7da20 .concat8 [ 1 1 0 0], L_0x1d7d710, L_0x1d7db10;
L_0x1d7dc20 .part L_0x1d7e350, 2, 1;
L_0x1d7dd80 .part L_0x1d7e350, 3, 1;
L_0x1d7df70 .part L_0x1d7da20, 0, 1;
L_0x1d7e120 .part L_0x1d7da20, 1, 1;
S_0x1aaa180 .scope module, "sltGate" "slt" 4 142, 4 101 0, S_0x173dee0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x1d79bc0/d .functor XNOR 1, L_0x1d82330, L_0x1d82490, C4<0>, C4<0>;
L_0x1d79bc0 .delay 1 (20000,20000,20000) L_0x1d79bc0/d;
L_0x1d79e30/d .functor AND 1, L_0x1d82330, L_0x1d78ad0, C4<1>, C4<1>;
L_0x1d79e30 .delay 1 (30000,30000,30000) L_0x1d79e30/d;
L_0x1d79ea0/d .functor AND 1, L_0x1d79bc0, L_0x1d82530, C4<1>, C4<1>;
L_0x1d79ea0 .delay 1 (30000,30000,30000) L_0x1d79ea0/d;
L_0x1d7a000/d .functor OR 1, L_0x1d79ea0, L_0x1d79e30, C4<0>, C4<0>;
L_0x1d7a000 .delay 1 (30000,30000,30000) L_0x1d7a000/d;
v0x1ab6b00_0 .net "a", 0 0, L_0x1d82330;  alias, 1 drivers
v0x1a9a410_0 .net "a_", 0 0, L_0x1d789c0;  alias, 1 drivers
v0x1a9a4b0_0 .net "b", 0 0, L_0x1d82490;  alias, 1 drivers
v0x1a9a090_0 .net "b_", 0 0, L_0x1d78ad0;  alias, 1 drivers
v0x1a9a130_0 .net "carryin", 0 0, L_0x1d82530;  alias, 1 drivers
v0x1a88db0_0 .net "eq", 0 0, L_0x1d79bc0;  1 drivers
v0x1a88e50_0 .net "lt", 0 0, L_0x1d79e30;  1 drivers
v0x1a95690_0 .net "out", 0 0, L_0x1d7a000;  1 drivers
v0x1a95750_0 .net "w0", 0 0, L_0x1d79ea0;  1 drivers
S_0x1a79090 .scope module, "sub" "fullAdder" 4 140, 4 85 0, S_0x173dee0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d799a0/d .functor OR 1, L_0x1d794a0, L_0x1a31b90, C4<0>, C4<0>;
L_0x1d799a0 .delay 1 (30000,30000,30000) L_0x1d799a0/d;
v0x1a36970_0 .net "a", 0 0, L_0x1d82330;  alias, 1 drivers
v0x1a365f0_0 .net "b", 0 0, L_0x1d78ad0;  alias, 1 drivers
v0x1a366b0_0 .net "c1", 0 0, L_0x1d794a0;  1 drivers
v0x1a27e80_0 .net "c2", 0 0, L_0x1a31b90;  1 drivers
v0x1a27f50_0 .net "carryin", 0 0, L_0x1d82530;  alias, 1 drivers
v0x1a31c20_0 .net "carryout", 0 0, L_0x1d799a0;  1 drivers
v0x1a107f0_0 .net "s1", 0 0, L_0x1821240;  1 drivers
v0x1a10890_0 .net "sum", 0 0, L_0x1d79600;  1 drivers
S_0x1a679f0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1a79090;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1821240/d .functor XOR 1, L_0x1d82330, L_0x1d78ad0, C4<0>, C4<0>;
L_0x1821240 .delay 1 (30000,30000,30000) L_0x1821240/d;
L_0x1d794a0/d .functor AND 1, L_0x1d82330, L_0x1d78ad0, C4<1>, C4<1>;
L_0x1d794a0 .delay 1 (30000,30000,30000) L_0x1d794a0/d;
v0x1a742d0_0 .net "a", 0 0, L_0x1d82330;  alias, 1 drivers
v0x1a74370_0 .net "b", 0 0, L_0x1d78ad0;  alias, 1 drivers
v0x1a57cf0_0 .net "carryout", 0 0, L_0x1d794a0;  alias, 1 drivers
v0x1a57d90_0 .net "sum", 0 0, L_0x1821240;  alias, 1 drivers
S_0x1a57970 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1a79090;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1d79600/d .functor XOR 1, L_0x1821240, L_0x1d82530, C4<0>, C4<0>;
L_0x1d79600 .delay 1 (30000,30000,30000) L_0x1d79600/d;
L_0x1a31b90/d .functor AND 1, L_0x1821240, L_0x1d82530, C4<1>, C4<1>;
L_0x1a31b90 .delay 1 (30000,30000,30000) L_0x1a31b90/d;
v0x1a492d0_0 .net "a", 0 0, L_0x1821240;  alias, 1 drivers
v0x1a46670_0 .net "b", 0 0, L_0x1d82530;  alias, 1 drivers
v0x1a46710_0 .net "carryout", 0 0, L_0x1a31b90;  alias, 1 drivers
v0x1a52f20_0 .net "sum", 0 0, L_0x1d79600;  alias, 1 drivers
S_0x1833170 .scope generate, "genblk2" "genblk2" 3 45, 3 45 0, S_0x175dea0;
 .timescale -9 -12;
L_0x7f72592da138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f72592da180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1d825d0/d .functor OR 1, L_0x7f72592da138, L_0x7f72592da180, C4<0>, C4<0>;
L_0x1d825d0 .delay 1 (30000,30000,30000) L_0x1d825d0/d;
v0x1823250_0 .net/2u *"_s0", 0 0, L_0x7f72592da138;  1 drivers
v0x1823330_0 .net/2u *"_s2", 0 0, L_0x7f72592da180;  1 drivers
S_0x1822ed0 .scope generate, "alu_slices[2]" "alu_slices[2]" 3 37, 3 37 0, S_0x1a570b0;
 .timescale -9 -12;
P_0x18e5af0 .param/l "i" 0 3 37, +C4<010>;
S_0x1811df0 .scope module, "alu1_inst" "alu1" 3 38, 4 124 0, S_0x1822ed0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x1d827f0/d .functor NOT 1, L_0x1d8bee0, C4<0>, C4<0>, C4<0>;
L_0x1d827f0 .delay 1 (10000,10000,10000) L_0x1d827f0/d;
L_0x1d82900/d .functor NOT 1, L_0x1d8c0d0, C4<0>, C4<0>, C4<0>;
L_0x1d82900 .delay 1 (10000,10000,10000) L_0x1d82900/d;
L_0x1d83750/d .functor XOR 1, L_0x1d8bee0, L_0x1d8c0d0, C4<0>, C4<0>;
L_0x1d83750 .delay 1 (30000,30000,30000) L_0x1d83750/d;
L_0x7f72592da1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f72592da210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1d83e00/d .functor OR 1, L_0x7f72592da1c8, L_0x7f72592da210, C4<0>, C4<0>;
L_0x1d83e00 .delay 1 (30000,30000,30000) L_0x1d83e00/d;
L_0x1d84000/d .functor AND 1, L_0x1d8bee0, L_0x1d8c0d0, C4<1>, C4<1>;
L_0x1d84000 .delay 1 (30000,30000,30000) L_0x1d84000/d;
L_0x1d840c0/d .functor NAND 1, L_0x1d8bee0, L_0x1d8c0d0, C4<1>, C4<1>;
L_0x1d840c0 .delay 1 (20000,20000,20000) L_0x1d840c0/d;
L_0x1d84220/d .functor XOR 1, L_0x1d8bee0, L_0x1d8c0d0, C4<0>, C4<0>;
L_0x1d84220 .delay 1 (20000,20000,20000) L_0x1d84220/d;
L_0x1d846d0/d .functor OR 1, L_0x1d8bee0, L_0x1d8c0d0, C4<0>, C4<0>;
L_0x1d846d0 .delay 1 (30000,30000,30000) L_0x1d846d0/d;
L_0x1d8bde0/d .functor NOT 1, L_0x1d88040, C4<0>, C4<0>, C4<0>;
L_0x1d8bde0 .delay 1 (10000,10000,10000) L_0x1d8bde0/d;
v0x1b61ee0_0 .net "A", 0 0, L_0x1d8bee0;  1 drivers
v0x1b61fa0_0 .net "A_", 0 0, L_0x1d827f0;  1 drivers
v0x1b62060_0 .net "B", 0 0, L_0x1d8c0d0;  1 drivers
v0x1b62130_0 .net "B_", 0 0, L_0x1d82900;  1 drivers
v0x1b621d0_0 .net *"_s12", 0 0, L_0x1d83e00;  1 drivers
v0x1b622c0_0 .net/2s *"_s14", 0 0, L_0x7f72592da1c8;  1 drivers
v0x1b62380_0 .net/2s *"_s16", 0 0, L_0x7f72592da210;  1 drivers
v0x1b62460_0 .net *"_s18", 0 0, L_0x1d84000;  1 drivers
v0x1b62540_0 .net *"_s20", 0 0, L_0x1d840c0;  1 drivers
v0x1b626b0_0 .net *"_s22", 0 0, L_0x1d84220;  1 drivers
v0x1b62790_0 .net *"_s24", 0 0, L_0x1d846d0;  1 drivers
o0x7f725935ad68 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x1b62870_0 name=_s30
o0x7f725935ad98 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0x1b62950_0 name=_s32
v0x1b62a30_0 .net *"_s8", 0 0, L_0x1d83750;  1 drivers
v0x1b62b10_0 .net "carryin", 0 0, L_0x1d8c200;  1 drivers
v0x1b62bb0_0 .net "carryout", 0 0, L_0x1d8ba80;  1 drivers
v0x1b62c50_0 .net "carryouts", 7 0, L_0x1ebeed0;  1 drivers
v0x1b62e00_0 .net "command", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1b62ea0_0 .net "result", 0 0, L_0x1d88040;  1 drivers
v0x1b62f90_0 .net "results", 7 0, L_0x1d844a0;  1 drivers
v0x1b630a0_0 .net "zero", 0 0, L_0x1d8bde0;  1 drivers
LS_0x1d844a0_0_0 .concat8 [ 1 1 1 1], L_0x1d82c70, L_0x1d832a0, L_0x1d83750, L_0x1d83e00;
LS_0x1d844a0_0_4 .concat8 [ 1 1 1 1], L_0x1d84000, L_0x1d840c0, L_0x1d84220, L_0x1d846d0;
L_0x1d844a0 .concat8 [ 4 4 0 0], LS_0x1d844a0_0_0, LS_0x1d844a0_0_4;
LS_0x1ebeed0_0_0 .concat [ 1 1 1 1], L_0x1d82f20, L_0x1d835f0, o0x7f725935ad68, L_0x1d83c50;
LS_0x1ebeed0_0_4 .concat [ 4 0 0 0], o0x7f725935ad98;
L_0x1ebeed0 .concat [ 4 4 0 0], LS_0x1ebeed0_0_0, LS_0x1ebeed0_0_4;
S_0x1801b50 .scope module, "adder" "fullAdder" 4 139, 4 85 0, S_0x1811df0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d82f20/d .functor OR 1, L_0x1d82af0, L_0x1d82dc0, C4<0>, C4<0>;
L_0x1d82f20 .delay 1 (30000,30000,30000) L_0x1d82f20/d;
v0x179e070_0 .net "a", 0 0, L_0x1d8bee0;  alias, 1 drivers
v0x179e130_0 .net "b", 0 0, L_0x1d8c0d0;  alias, 1 drivers
v0x178ce40_0 .net "c1", 0 0, L_0x1d82af0;  1 drivers
v0x178cf40_0 .net "c2", 0 0, L_0x1d82dc0;  1 drivers
v0x177cf90_0 .net "carryin", 0 0, L_0x1d8c200;  alias, 1 drivers
v0x177d080_0 .net "carryout", 0 0, L_0x1d82f20;  1 drivers
v0x177cc10_0 .net "s1", 0 0, L_0x1d7c370;  1 drivers
v0x177cd00_0 .net "sum", 0 0, L_0x1d82c70;  1 drivers
S_0x17f0a50 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1801b50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1d7c370/d .functor XOR 1, L_0x1d8bee0, L_0x1d8c0d0, C4<0>, C4<0>;
L_0x1d7c370 .delay 1 (30000,30000,30000) L_0x1d7c370/d;
L_0x1d82af0/d .functor AND 1, L_0x1d8bee0, L_0x1d8c0d0, C4<1>, C4<1>;
L_0x1d82af0 .delay 1 (30000,30000,30000) L_0x1d82af0/d;
v0x17e0c40_0 .net "a", 0 0, L_0x1d8bee0;  alias, 1 drivers
v0x17e0800_0 .net "b", 0 0, L_0x1d8c0d0;  alias, 1 drivers
v0x17e08a0_0 .net "carryout", 0 0, L_0x1d82af0;  alias, 1 drivers
v0x17cf680_0 .net "sum", 0 0, L_0x1d7c370;  alias, 1 drivers
S_0x17bf7d0 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1801b50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1d82c70/d .functor XOR 1, L_0x1d7c370, L_0x1d8c200, C4<0>, C4<0>;
L_0x1d82c70 .delay 1 (30000,30000,30000) L_0x1d82c70/d;
L_0x1d82dc0/d .functor AND 1, L_0x1d7c370, L_0x1d8c200, C4<1>, C4<1>;
L_0x1d82dc0 .delay 1 (30000,30000,30000) L_0x1d82dc0/d;
v0x17bf4c0_0 .net "a", 0 0, L_0x1d7c370;  alias, 1 drivers
v0x17ae280_0 .net "b", 0 0, L_0x1d8c200;  alias, 1 drivers
v0x17ae320_0 .net "carryout", 0 0, L_0x1d82dc0;  alias, 1 drivers
v0x179e3f0_0 .net "sum", 0 0, L_0x1d82c70;  alias, 1 drivers
S_0x176b990 .scope module, "cMux" "unaryMultiplexor" 4 149, 4 69 0, S_0x1811df0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1a99e10_0 .net "ands", 7 0, L_0x1d89a80;  1 drivers
v0x1a78970_0 .net "in", 7 0, L_0x1ebeed0;  alias, 1 drivers
v0x1a78a10_0 .net "out", 0 0, L_0x1d8ba80;  alias, 1 drivers
v0x1a575d0_0 .net "sel", 7 0, v0x1d6daa0_0;  alias, 1 drivers
S_0x175bb00 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x176b990;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x167c610_0 .net "A", 7 0, L_0x1ebeed0;  alias, 1 drivers
v0x1671f10_0 .net "B", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1671ff0_0 .net *"_s0", 0 0, L_0x1d883a0;  1 drivers
v0x16678f0_0 .net *"_s12", 0 0, L_0x1d88d10;  1 drivers
v0x16679d0_0 .net *"_s16", 0 0, L_0x1d89070;  1 drivers
v0x165d360_0 .net *"_s20", 0 0, L_0x1d89380;  1 drivers
v0x1652cb0_0 .net *"_s24", 0 0, L_0x1d89770;  1 drivers
v0x1652d90_0 .net *"_s28", 0 0, L_0x1d89700;  1 drivers
v0x1648690_0 .net *"_s4", 0 0, L_0x1d886b0;  1 drivers
v0x163e070_0 .net *"_s8", 0 0, L_0x1d88a00;  1 drivers
v0x163e150_0 .net "out", 7 0, L_0x1d89a80;  alias, 1 drivers
L_0x1d88460 .part L_0x1ebeed0, 0, 1;
L_0x1d885c0 .part v0x1d6daa0_0, 0, 1;
L_0x1d88770 .part L_0x1ebeed0, 1, 1;
L_0x1d88960 .part v0x1d6daa0_0, 1, 1;
L_0x1d88ac0 .part L_0x1ebeed0, 2, 1;
L_0x1d88c20 .part v0x1d6daa0_0, 2, 1;
L_0x1d88dd0 .part L_0x1ebeed0, 3, 1;
L_0x1d88f30 .part v0x1d6daa0_0, 3, 1;
L_0x1d89130 .part L_0x1ebeed0, 4, 1;
L_0x1d89290 .part v0x1d6daa0_0, 4, 1;
L_0x1d893f0 .part L_0x1ebeed0, 5, 1;
L_0x1d89660 .part v0x1d6daa0_0, 5, 1;
L_0x1d89830 .part L_0x1ebeed0, 6, 1;
L_0x1d89990 .part v0x1d6daa0_0, 6, 1;
LS_0x1d89a80_0_0 .concat8 [ 1 1 1 1], L_0x1d883a0, L_0x1d886b0, L_0x1d88a00, L_0x1d88d10;
LS_0x1d89a80_0_4 .concat8 [ 1 1 1 1], L_0x1d89070, L_0x1d89380, L_0x1d89770, L_0x1d89700;
L_0x1d89a80 .concat8 [ 4 4 0 0], LS_0x1d89a80_0_0, LS_0x1d89a80_0_4;
L_0x1d89e40 .part L_0x1ebeed0, 7, 1;
L_0x1d8a030 .part v0x1d6daa0_0, 7, 1;
S_0x174a4e0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x175bb00;
 .timescale -9 -12;
P_0x175b840 .param/l "i" 0 4 54, +C4<00>;
L_0x1d883a0/d .functor AND 1, L_0x1d88460, L_0x1d885c0, C4<1>, C4<1>;
L_0x1d883a0 .delay 1 (30000,30000,30000) L_0x1d883a0/d;
v0x173a620_0 .net *"_s0", 0 0, L_0x1d88460;  1 drivers
v0x173a700_0 .net *"_s1", 0 0, L_0x1d885c0;  1 drivers
S_0x173a2a0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x175bb00;
 .timescale -9 -12;
P_0x1729050 .param/l "i" 0 4 54, +C4<01>;
L_0x1d886b0/d .functor AND 1, L_0x1d88770, L_0x1d88960, C4<1>, C4<1>;
L_0x1d886b0 .delay 1 (30000,30000,30000) L_0x1d886b0/d;
v0x1719da0_0 .net *"_s0", 0 0, L_0x1d88770;  1 drivers
v0x1719e80_0 .net *"_s1", 0 0, L_0x1d88960;  1 drivers
S_0x17199f0 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x175bb00;
 .timescale -9 -12;
P_0x17086a0 .param/l "i" 0 4 54, +C4<010>;
L_0x1d88a00/d .functor AND 1, L_0x1d88ac0, L_0x1d88c20, C4<1>, C4<1>;
L_0x1d88a00 .delay 1 (30000,30000,30000) L_0x1d88a00/d;
v0x1708740_0 .net *"_s0", 0 0, L_0x1d88ac0;  1 drivers
v0x1adbd30_0 .net *"_s1", 0 0, L_0x1d88c20;  1 drivers
S_0x1aba930 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x175bb00;
 .timescale -9 -12;
P_0x1adbe60 .param/l "i" 0 4 54, +C4<011>;
L_0x1d88d10/d .functor AND 1, L_0x1d88dd0, L_0x1d88f30, C4<1>, C4<1>;
L_0x1d88d10 .delay 1 (30000,30000,30000) L_0x1d88d10/d;
v0x1a995f0_0 .net *"_s0", 0 0, L_0x1d88dd0;  1 drivers
v0x1a781e0_0 .net *"_s1", 0 0, L_0x1d88f30;  1 drivers
S_0x16ee890 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x175bb00;
 .timescale -9 -12;
P_0x16e4270 .param/l "i" 0 4 54, +C4<0100>;
L_0x1d89070/d .functor AND 1, L_0x1d89130, L_0x1d89290, C4<1>, C4<1>;
L_0x1d89070 .delay 1 (30000,30000,30000) L_0x1d89070/d;
v0x16e4350_0 .net *"_s0", 0 0, L_0x1d89130;  1 drivers
v0x16d9c50_0 .net *"_s1", 0 0, L_0x1d89290;  1 drivers
S_0x16cf630 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x175bb00;
 .timescale -9 -12;
P_0x16d9da0 .param/l "i" 0 4 54, +C4<0101>;
L_0x1d89380/d .functor AND 1, L_0x1d893f0, L_0x1d89660, C4<1>, C4<1>;
L_0x1d89380 .delay 1 (30000,30000,30000) L_0x1d89380/d;
v0x16c50a0_0 .net *"_s0", 0 0, L_0x1d893f0;  1 drivers
v0x16ba9f0_0 .net *"_s1", 0 0, L_0x1d89660;  1 drivers
S_0x16b03d0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x175bb00;
 .timescale -9 -12;
P_0x16bab40 .param/l "i" 0 4 54, +C4<0110>;
L_0x1d89770/d .functor AND 1, L_0x1d89830, L_0x1d89990, C4<1>, C4<1>;
L_0x1d89770 .delay 1 (30000,30000,30000) L_0x1d89770/d;
v0x16a5e40_0 .net *"_s0", 0 0, L_0x1d89830;  1 drivers
v0x169b790_0 .net *"_s1", 0 0, L_0x1d89990;  1 drivers
S_0x1691170 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x175bb00;
 .timescale -9 -12;
P_0x169b8e0 .param/l "i" 0 4 54, +C4<0111>;
L_0x1d89700/d .functor AND 1, L_0x1d89e40, L_0x1d8a030, C4<1>, C4<1>;
L_0x1d89700 .delay 1 (30000,30000,30000) L_0x1d89700/d;
v0x1686be0_0 .net *"_s0", 0 0, L_0x1d89e40;  1 drivers
v0x167c530_0 .net *"_s1", 0 0, L_0x1d8a030;  1 drivers
S_0x1633a50 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x176b990;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1d8ba80/d .functor OR 1, L_0x1d8bb40, L_0x1d8bcf0, C4<0>, C4<0>;
L_0x1d8ba80 .delay 1 (30000,30000,30000) L_0x1d8ba80/d;
v0x1adc4c0_0 .net *"_s10", 0 0, L_0x1d8bb40;  1 drivers
v0x1adc5a0_0 .net *"_s12", 0 0, L_0x1d8bcf0;  1 drivers
v0x1abb0c0_0 .net "in", 7 0, L_0x1d89a80;  alias, 1 drivers
v0x1abb160_0 .net "ors", 1 0, L_0x1d8b8a0;  1 drivers
v0x1a99cf0_0 .net "out", 0 0, L_0x1d8ba80;  alias, 1 drivers
L_0x1d8ac70 .part L_0x1d89a80, 0, 4;
L_0x1d8b8a0 .concat8 [ 1 1 0 0], L_0x1d8a960, L_0x1d8b590;
L_0x1d8b9e0 .part L_0x1d89a80, 4, 4;
L_0x1d8bb40 .part L_0x1d8b8a0, 0, 1;
L_0x1d8bcf0 .part L_0x1d8b8a0, 1, 1;
S_0x1629430 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1633a50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1d8a120/d .functor OR 1, L_0x1d8a1e0, L_0x1d8a340, C4<0>, C4<0>;
L_0x1d8a120 .delay 1 (30000,30000,30000) L_0x1d8a120/d;
L_0x1d8a570/d .functor OR 1, L_0x1d8a680, L_0x1d8a7e0, C4<0>, C4<0>;
L_0x1d8a570 .delay 1 (30000,30000,30000) L_0x1d8a570/d;
L_0x1d8a960/d .functor OR 1, L_0x1d8a9d0, L_0x1d8ab80, C4<0>, C4<0>;
L_0x1d8a960 .delay 1 (30000,30000,30000) L_0x1d8a960/d;
v0x161ee80_0 .net *"_s0", 0 0, L_0x1d8a120;  1 drivers
v0x16147f0_0 .net *"_s10", 0 0, L_0x1d8a680;  1 drivers
v0x16148d0_0 .net *"_s12", 0 0, L_0x1d8a7e0;  1 drivers
v0x160a1d0_0 .net *"_s14", 0 0, L_0x1d8a9d0;  1 drivers
v0x160a2b0_0 .net *"_s16", 0 0, L_0x1d8ab80;  1 drivers
v0x15ffc40_0 .net *"_s3", 0 0, L_0x1d8a1e0;  1 drivers
v0x15f55e0_0 .net *"_s5", 0 0, L_0x1d8a340;  1 drivers
v0x15f56c0_0 .net *"_s6", 0 0, L_0x1d8a570;  1 drivers
v0x15eaf70_0 .net "in", 3 0, L_0x1d8ac70;  1 drivers
v0x15e0950_0 .net "ors", 1 0, L_0x1d8a480;  1 drivers
v0x15e0a30_0 .net "out", 0 0, L_0x1d8a960;  1 drivers
L_0x1d8a1e0 .part L_0x1d8ac70, 0, 1;
L_0x1d8a340 .part L_0x1d8ac70, 1, 1;
L_0x1d8a480 .concat8 [ 1 1 0 0], L_0x1d8a120, L_0x1d8a570;
L_0x1d8a680 .part L_0x1d8ac70, 2, 1;
L_0x1d8a7e0 .part L_0x1d8ac70, 3, 1;
L_0x1d8a9d0 .part L_0x1d8a480, 0, 1;
L_0x1d8ab80 .part L_0x1d8a480, 1, 1;
S_0x15d6370 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1633a50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1d8ada0/d .functor OR 1, L_0x1d8ae10, L_0x1d8af70, C4<0>, C4<0>;
L_0x1d8ada0 .delay 1 (30000,30000,30000) L_0x1d8ada0/d;
L_0x1d8b1a0/d .functor OR 1, L_0x1d8b2b0, L_0x1d8b410, C4<0>, C4<0>;
L_0x1d8b1a0 .delay 1 (30000,30000,30000) L_0x1d8b1a0/d;
L_0x1d8b590/d .functor OR 1, L_0x1d8b600, L_0x1d8b7b0, C4<0>, C4<0>;
L_0x1d8b590 .delay 1 (30000,30000,30000) L_0x1d8b590/d;
v0x15cbd50_0 .net *"_s0", 0 0, L_0x1d8ada0;  1 drivers
v0x15cbe30_0 .net *"_s10", 0 0, L_0x1d8b2b0;  1 drivers
v0x15c1730_0 .net *"_s12", 0 0, L_0x1d8b410;  1 drivers
v0x15c1810_0 .net *"_s14", 0 0, L_0x1d8b600;  1 drivers
v0x15b7110_0 .net *"_s16", 0 0, L_0x1d8b7b0;  1 drivers
v0x15b7220_0 .net *"_s3", 0 0, L_0x1d8ae10;  1 drivers
v0x15acaf0_0 .net *"_s5", 0 0, L_0x1d8af70;  1 drivers
v0x15acbd0_0 .net *"_s6", 0 0, L_0x1d8b1a0;  1 drivers
v0x1739440_0 .net "in", 3 0, L_0x1d8b9e0;  1 drivers
v0x1afd8c0_0 .net "ors", 1 0, L_0x1d8b0b0;  1 drivers
v0x1afd9a0_0 .net "out", 0 0, L_0x1d8b590;  1 drivers
L_0x1d8ae10 .part L_0x1d8b9e0, 0, 1;
L_0x1d8af70 .part L_0x1d8b9e0, 1, 1;
L_0x1d8b0b0 .concat8 [ 1 1 0 0], L_0x1d8ada0, L_0x1d8b1a0;
L_0x1d8b2b0 .part L_0x1d8b9e0, 2, 1;
L_0x1d8b410 .part L_0x1d8b9e0, 3, 1;
L_0x1d8b600 .part L_0x1d8b0b0, 0, 1;
L_0x1d8b7b0 .part L_0x1d8b0b0, 1, 1;
S_0x1a36250 .scope module, "resMux" "unaryMultiplexor" 4 148, 4 69 0, S_0x1811df0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1930850_0 .net "ands", 7 0, L_0x1d86040;  1 drivers
v0x1930960_0 .net "in", 7 0, L_0x1d844a0;  alias, 1 drivers
v0x1930a20_0 .net "out", 0 0, L_0x1d88040;  alias, 1 drivers
v0x190f580_0 .net "sel", 7 0, v0x1d6daa0_0;  alias, 1 drivers
S_0x1847fc0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x1a36250;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x1a3a6a0_0 .net "A", 7 0, L_0x1d844a0;  alias, 1 drivers
v0x1a19190_0 .net "B", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1a19230_0 .net *"_s0", 0 0, L_0x1d84830;  1 drivers
v0x1a192f0_0 .net *"_s12", 0 0, L_0x1d851f0;  1 drivers
v0x19f7df0_0 .net *"_s16", 0 0, L_0x1d85550;  1 drivers
v0x19f7f20_0 .net *"_s20", 0 0, L_0x1d85980;  1 drivers
v0x19d6a30_0 .net *"_s24", 0 0, L_0x1d85cb0;  1 drivers
v0x19d6af0_0 .net *"_s28", 0 0, L_0x1d85c40;  1 drivers
v0x17c3420_0 .net *"_s4", 0 0, L_0x1d84bd0;  1 drivers
v0x17a2040_0 .net *"_s8", 0 0, L_0x1d84ee0;  1 drivers
v0x17a2120_0 .net "out", 7 0, L_0x1d86040;  alias, 1 drivers
L_0x1d84940 .part L_0x1d844a0, 0, 1;
L_0x1d84b30 .part v0x1d6daa0_0, 0, 1;
L_0x1d84c90 .part L_0x1d844a0, 1, 1;
L_0x1d84df0 .part v0x1d6daa0_0, 1, 1;
L_0x1d84fa0 .part L_0x1d844a0, 2, 1;
L_0x1d85100 .part v0x1d6daa0_0, 2, 1;
L_0x1d852b0 .part L_0x1d844a0, 3, 1;
L_0x1d85410 .part v0x1d6daa0_0, 3, 1;
L_0x1d85610 .part L_0x1d844a0, 4, 1;
L_0x1d85880 .part v0x1d6daa0_0, 4, 1;
L_0x1d859f0 .part L_0x1d844a0, 5, 1;
L_0x1d85b50 .part v0x1d6daa0_0, 5, 1;
L_0x1d85d70 .part L_0x1d844a0, 6, 1;
L_0x1d85ed0 .part v0x1d6daa0_0, 6, 1;
LS_0x1d86040_0_0 .concat8 [ 1 1 1 1], L_0x1d84830, L_0x1d84bd0, L_0x1d84ee0, L_0x1d851f0;
LS_0x1d86040_0_4 .concat8 [ 1 1 1 1], L_0x1d85550, L_0x1d85980, L_0x1d85cb0, L_0x1d85c40;
L_0x1d86040 .concat8 [ 4 4 0 0], LS_0x1d86040_0_0, LS_0x1d86040_0_4;
L_0x1d86400 .part L_0x1d844a0, 7, 1;
L_0x1d865f0 .part v0x1d6daa0_0, 7, 1;
S_0x1822b30 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x1847fc0;
 .timescale -9 -12;
P_0x1a57700 .param/l "i" 0 4 54, +C4<00>;
L_0x1d84830/d .functor AND 1, L_0x1d84940, L_0x1d84b30, C4<1>, C4<1>;
L_0x1d84830 .delay 1 (30000,30000,30000) L_0x1d84830/d;
v0x18017b0_0 .net *"_s0", 0 0, L_0x1d84940;  1 drivers
v0x1801890_0 .net *"_s1", 0 0, L_0x1d84b30;  1 drivers
S_0x17e0460 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x1847fc0;
 .timescale -9 -12;
P_0x17bf120 .param/l "i" 0 4 54, +C4<01>;
L_0x1d84bd0/d .functor AND 1, L_0x1d84c90, L_0x1d84df0, C4<1>, C4<1>;
L_0x1d84bd0 .delay 1 (30000,30000,30000) L_0x1d84bd0/d;
v0x17bf1e0_0 .net *"_s0", 0 0, L_0x1d84c90;  1 drivers
v0x179dcf0_0 .net *"_s1", 0 0, L_0x1d84df0;  1 drivers
S_0x177c870 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x1847fc0;
 .timescale -9 -12;
P_0x179de40 .param/l "i" 0 4 54, +C4<010>;
L_0x1d84ee0/d .functor AND 1, L_0x1d84fa0, L_0x1d85100, C4<1>, C4<1>;
L_0x1d84ee0 .delay 1 (30000,30000,30000) L_0x1d84ee0/d;
v0x175b430_0 .net *"_s0", 0 0, L_0x1d84fa0;  1 drivers
v0x175b510_0 .net *"_s1", 0 0, L_0x1d85100;  1 drivers
S_0x1739f20 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x1847fc0;
 .timescale -9 -12;
P_0x1719690 .param/l "i" 0 4 54, +C4<011>;
L_0x1d851f0/d .functor AND 1, L_0x1d852b0, L_0x1d85410, C4<1>, C4<1>;
L_0x1d851f0 .delay 1 (30000,30000,30000) L_0x1d851f0/d;
v0x18494c0_0 .net *"_s0", 0 0, L_0x1d852b0;  1 drivers
v0x18495a0_0 .net *"_s1", 0 0, L_0x1d85410;  1 drivers
S_0x1828160 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x1847fc0;
 .timescale -9 -12;
P_0x17e5a00 .param/l "i" 0 4 54, +C4<0100>;
L_0x1d85550/d .functor AND 1, L_0x1d85610, L_0x1d85880, C4<1>, C4<1>;
L_0x1d85550 .delay 1 (30000,30000,30000) L_0x1d85550/d;
v0x17e5ac0_0 .net *"_s0", 0 0, L_0x1d85610;  1 drivers
v0x1b01c30_0 .net *"_s1", 0 0, L_0x1d85880;  1 drivers
S_0x1b006c0 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x1847fc0;
 .timescale -9 -12;
P_0x1b01d10 .param/l "i" 0 4 54, +C4<0101>;
L_0x1d85980/d .functor AND 1, L_0x1d859f0, L_0x1d85b50, C4<1>, C4<1>;
L_0x1d85980 .delay 1 (30000,30000,30000) L_0x1d85980/d;
v0x1b03030_0 .net *"_s0", 0 0, L_0x1d859f0;  1 drivers
v0x1b03110_0 .net *"_s1", 0 0, L_0x1d85b50;  1 drivers
S_0x1abf430 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x1847fc0;
 .timescale -9 -12;
P_0x1abf5d0 .param/l "i" 0 4 54, +C4<0110>;
L_0x1d85cb0/d .functor AND 1, L_0x1d85d70, L_0x1d85ed0, C4<1>, C4<1>;
L_0x1d85cb0 .delay 1 (30000,30000,30000) L_0x1d85cb0/d;
v0x1a9e0d0_0 .net *"_s0", 0 0, L_0x1d85d70;  1 drivers
v0x1a9e1b0_0 .net *"_s1", 0 0, L_0x1d85ed0;  1 drivers
S_0x1a7cce0 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x1847fc0;
 .timescale -9 -12;
P_0x1a5b940 .param/l "i" 0 4 54, +C4<0111>;
L_0x1d85c40/d .functor AND 1, L_0x1d86400, L_0x1d865f0, C4<1>, C4<1>;
L_0x1d85c40 .delay 1 (30000,30000,30000) L_0x1d85c40/d;
v0x1a5b9e0_0 .net *"_s0", 0 0, L_0x1d86400;  1 drivers
v0x1a3a5c0_0 .net *"_s1", 0 0, L_0x1d865f0;  1 drivers
S_0x17a3440 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x1a36250;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1d88040/d .functor OR 1, L_0x1d88100, L_0x1d882b0, C4<0>, C4<0>;
L_0x1d88040 .delay 1 (30000,30000,30000) L_0x1d88040/d;
v0x1972e50_0 .net *"_s10", 0 0, L_0x1d88100;  1 drivers
v0x1972f30_0 .net *"_s12", 0 0, L_0x1d882b0;  1 drivers
v0x1973010_0 .net "in", 7 0, L_0x1d86040;  alias, 1 drivers
v0x1951b40_0 .net "ors", 1 0, L_0x1d87e60;  1 drivers
v0x1951c00_0 .net "out", 0 0, L_0x1d88040;  alias, 1 drivers
L_0x1d87230 .part L_0x1d86040, 0, 4;
L_0x1d87e60 .concat8 [ 1 1 0 0], L_0x1d86f20, L_0x1d87b50;
L_0x1d87fa0 .part L_0x1d86040, 4, 4;
L_0x1d88100 .part L_0x1d87e60, 0, 1;
L_0x1d882b0 .part L_0x1d87e60, 1, 1;
S_0x1780be0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x17a3440;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1d866e0/d .functor OR 1, L_0x1d867a0, L_0x1d86900, C4<0>, C4<0>;
L_0x1d866e0 .delay 1 (30000,30000,30000) L_0x1d866e0/d;
L_0x1d86b30/d .functor OR 1, L_0x1d86c40, L_0x1d86da0, C4<0>, C4<0>;
L_0x1d86b30 .delay 1 (30000,30000,30000) L_0x1d86b30/d;
L_0x1d86f20/d .functor OR 1, L_0x1d86f90, L_0x1d87140, C4<0>, C4<0>;
L_0x1d86f20 .delay 1 (30000,30000,30000) L_0x1d86f20/d;
v0x175f750_0 .net *"_s0", 0 0, L_0x1d866e0;  1 drivers
v0x175f830_0 .net *"_s10", 0 0, L_0x1d86c40;  1 drivers
v0x173f5f0_0 .net *"_s12", 0 0, L_0x1d86da0;  1 drivers
v0x173f6b0_0 .net *"_s14", 0 0, L_0x1d86f90;  1 drivers
v0x171cd60_0 .net *"_s16", 0 0, L_0x1d87140;  1 drivers
v0x171ce40_0 .net *"_s3", 0 0, L_0x1d867a0;  1 drivers
v0x16fc570_0 .net *"_s5", 0 0, L_0x1d86900;  1 drivers
v0x16fc650_0 .net *"_s6", 0 0, L_0x1d86b30;  1 drivers
v0x1b210c0_0 .net "in", 3 0, L_0x1d87230;  1 drivers
v0x1b21230_0 .net "ors", 1 0, L_0x1d86a40;  1 drivers
v0x1afd130_0 .net "out", 0 0, L_0x1d86f20;  1 drivers
L_0x1d867a0 .part L_0x1d87230, 0, 1;
L_0x1d86900 .part L_0x1d87230, 1, 1;
L_0x1d86a40 .concat8 [ 1 1 0 0], L_0x1d866e0, L_0x1d86b30;
L_0x1d86c40 .part L_0x1d87230, 2, 1;
L_0x1d86da0 .part L_0x1d87230, 3, 1;
L_0x1d86f90 .part L_0x1d86a40, 0, 1;
L_0x1d87140 .part L_0x1d86a40, 1, 1;
S_0x1b1e280 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x17a3440;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1d87360/d .functor OR 1, L_0x1d873d0, L_0x1d87530, C4<0>, C4<0>;
L_0x1d87360 .delay 1 (30000,30000,30000) L_0x1d87360/d;
L_0x1d87760/d .functor OR 1, L_0x1d87870, L_0x1d879d0, C4<0>, C4<0>;
L_0x1d87760 .delay 1 (30000,30000,30000) L_0x1d87760/d;
L_0x1d87b50/d .functor OR 1, L_0x1d87bc0, L_0x1d87d70, C4<0>, C4<0>;
L_0x1d87b50 .delay 1 (30000,30000,30000) L_0x1d87b50/d;
v0x1b1e420_0 .net *"_s0", 0 0, L_0x1d87360;  1 drivers
v0x1afd230_0 .net *"_s10", 0 0, L_0x1d87870;  1 drivers
v0x17e4540_0 .net *"_s12", 0 0, L_0x1d879d0;  1 drivers
v0x17e4600_0 .net *"_s14", 0 0, L_0x1d87bc0;  1 drivers
v0x17e46e0_0 .net *"_s16", 0 0, L_0x1d87d70;  1 drivers
v0x19b5530_0 .net *"_s3", 0 0, L_0x1d873d0;  1 drivers
v0x19b5610_0 .net *"_s5", 0 0, L_0x1d87530;  1 drivers
v0x19b56f0_0 .net *"_s6", 0 0, L_0x1d87760;  1 drivers
v0x1994180_0 .net "in", 3 0, L_0x1d87fa0;  1 drivers
v0x1994240_0 .net "ors", 1 0, L_0x1d87670;  1 drivers
v0x1994320_0 .net "out", 0 0, L_0x1d87b50;  1 drivers
L_0x1d873d0 .part L_0x1d87fa0, 0, 1;
L_0x1d87530 .part L_0x1d87fa0, 1, 1;
L_0x1d87670 .concat8 [ 1 1 0 0], L_0x1d87360, L_0x1d87760;
L_0x1d87870 .part L_0x1d87fa0, 2, 1;
L_0x1d879d0 .part L_0x1d87fa0, 3, 1;
L_0x1d87bc0 .part L_0x1d87670, 0, 1;
L_0x1d87d70 .part L_0x1d87670, 1, 1;
S_0x190f660 .scope module, "sltGate" "slt" 4 142, 4 101 0, S_0x1811df0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x1d83810/d .functor XNOR 1, L_0x1d8bee0, L_0x1d8c0d0, C4<0>, C4<0>;
L_0x1d83810 .delay 1 (20000,20000,20000) L_0x1d83810/d;
L_0x1d83a80/d .functor AND 1, L_0x1d8bee0, L_0x1d82900, C4<1>, C4<1>;
L_0x1d83a80 .delay 1 (30000,30000,30000) L_0x1d83a80/d;
L_0x1d83af0/d .functor AND 1, L_0x1d83810, L_0x1d8c200, C4<1>, C4<1>;
L_0x1d83af0 .delay 1 (30000,30000,30000) L_0x1d83af0/d;
L_0x1d83c50/d .functor OR 1, L_0x1d83af0, L_0x1d83a80, C4<0>, C4<0>;
L_0x1d83c50 .delay 1 (30000,30000,30000) L_0x1d83c50/d;
v0x18ee2d0_0 .net "a", 0 0, L_0x1d8bee0;  alias, 1 drivers
v0x18ee3c0_0 .net "a_", 0 0, L_0x1d827f0;  alias, 1 drivers
v0x18cceb0_0 .net "b", 0 0, L_0x1d8c0d0;  alias, 1 drivers
v0x18ccfa0_0 .net "b_", 0 0, L_0x1d82900;  alias, 1 drivers
v0x18cd040_0 .net "carryin", 0 0, L_0x1d8c200;  alias, 1 drivers
v0x18abb00_0 .net "eq", 0 0, L_0x1d83810;  1 drivers
v0x18abbc0_0 .net "lt", 0 0, L_0x1d83a80;  1 drivers
v0x18abc80_0 .net "out", 0 0, L_0x1d83c50;  1 drivers
v0x188a760_0 .net "w0", 0 0, L_0x1d83af0;  1 drivers
S_0x1869380 .scope module, "sub" "fullAdder" 4 140, 4 85 0, S_0x1811df0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d835f0/d .functor OR 1, L_0x1d83140, L_0x1b61c20, C4<0>, C4<0>;
L_0x1d835f0 .delay 1 (30000,30000,30000) L_0x1d835f0/d;
v0x1b61820_0 .net "a", 0 0, L_0x1d8bee0;  alias, 1 drivers
v0x1b61950_0 .net "b", 0 0, L_0x1d82900;  alias, 1 drivers
v0x1b619f0_0 .net "c1", 0 0, L_0x1d83140;  1 drivers
v0x1b61a90_0 .net "c2", 0 0, L_0x1b61c20;  1 drivers
v0x1b61b30_0 .net "carryin", 0 0, L_0x1d8c200;  alias, 1 drivers
v0x1b61cb0_0 .net "carryout", 0 0, L_0x1d835f0;  1 drivers
v0x1b61d50_0 .net "s1", 0 0, L_0x1d83080;  1 drivers
v0x1b61e40_0 .net "sum", 0 0, L_0x1d832a0;  1 drivers
S_0x18058e0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1869380;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1d83080/d .functor XOR 1, L_0x1d8bee0, L_0x1d82900, C4<0>, C4<0>;
L_0x1d83080 .delay 1 (30000,30000,30000) L_0x1d83080/d;
L_0x1d83140/d .functor AND 1, L_0x1d8bee0, L_0x1d82900, C4<1>, C4<1>;
L_0x1d83140 .delay 1 (30000,30000,30000) L_0x1d83140/d;
v0x1869550_0 .net "a", 0 0, L_0x1d8bee0;  alias, 1 drivers
v0x188a8e0_0 .net "b", 0 0, L_0x1d82900;  alias, 1 drivers
v0x1b1f0b0_0 .net "carryout", 0 0, L_0x1d83140;  alias, 1 drivers
v0x1b1f150_0 .net "sum", 0 0, L_0x1d83080;  alias, 1 drivers
S_0x1b1f250 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1869380;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1d832a0/d .functor XOR 1, L_0x1d83080, L_0x1d8c200, C4<0>, C4<0>;
L_0x1d832a0 .delay 1 (30000,30000,30000) L_0x1d832a0/d;
L_0x1b61c20/d .functor AND 1, L_0x1d83080, L_0x1d8c200, C4<1>, C4<1>;
L_0x1b61c20 .delay 1 (30000,30000,30000) L_0x1b61c20/d;
v0x1b615a0_0 .net "a", 0 0, L_0x1d83080;  alias, 1 drivers
v0x1b61640_0 .net "b", 0 0, L_0x1d8c200;  alias, 1 drivers
v0x1b616e0_0 .net "carryout", 0 0, L_0x1b61c20;  alias, 1 drivers
v0x1b61780_0 .net "sum", 0 0, L_0x1d832a0;  alias, 1 drivers
S_0x1b63240 .scope generate, "genblk2" "genblk2" 3 45, 3 45 0, S_0x1822ed0;
 .timescale -9 -12;
L_0x7f72592da258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f72592da2a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1d8bf80/d .functor OR 1, L_0x7f72592da258, L_0x7f72592da2a0, C4<0>, C4<0>;
L_0x1d8bf80 .delay 1 (30000,30000,30000) L_0x1d8bf80/d;
v0x1b63430_0 .net/2u *"_s0", 0 0, L_0x7f72592da258;  1 drivers
v0x1b63510_0 .net/2u *"_s2", 0 0, L_0x7f72592da2a0;  1 drivers
S_0x1b635f0 .scope generate, "alu_slices[3]" "alu_slices[3]" 3 37, 3 37 0, S_0x1a570b0;
 .timescale -9 -12;
P_0x1b63800 .param/l "i" 0 3 37, +C4<011>;
S_0x1b638c0 .scope module, "alu1_inst" "alu1" 3 38, 4 124 0, S_0x1b635f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x1d8c400/d .functor NOT 1, L_0x1d95c10, C4<0>, C4<0>, C4<0>;
L_0x1d8c400 .delay 1 (10000,10000,10000) L_0x1d8c400/d;
L_0x1d8c510/d .functor NOT 1, L_0x1d95d70, C4<0>, C4<0>, C4<0>;
L_0x1d8c510 .delay 1 (10000,10000,10000) L_0x1d8c510/d;
L_0x1d8d560/d .functor XOR 1, L_0x1d95c10, L_0x1d95d70, C4<0>, C4<0>;
L_0x1d8d560 .delay 1 (30000,30000,30000) L_0x1d8d560/d;
L_0x7f72592da2e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f72592da330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1d8dc10/d .functor OR 1, L_0x7f72592da2e8, L_0x7f72592da330, C4<0>, C4<0>;
L_0x1d8dc10 .delay 1 (30000,30000,30000) L_0x1d8dc10/d;
L_0x1d8de10/d .functor AND 1, L_0x1d95c10, L_0x1d95d70, C4<1>, C4<1>;
L_0x1d8de10 .delay 1 (30000,30000,30000) L_0x1d8de10/d;
L_0x1d8ded0/d .functor NAND 1, L_0x1d95c10, L_0x1d95d70, C4<1>, C4<1>;
L_0x1d8ded0 .delay 1 (20000,20000,20000) L_0x1d8ded0/d;
L_0x1d8e030/d .functor XOR 1, L_0x1d95c10, L_0x1d95d70, C4<0>, C4<0>;
L_0x1d8e030 .delay 1 (20000,20000,20000) L_0x1d8e030/d;
L_0x1d8e4e0/d .functor OR 1, L_0x1d95c10, L_0x1d95d70, C4<0>, C4<0>;
L_0x1d8e4e0 .delay 1 (30000,30000,30000) L_0x1d8e4e0/d;
L_0x1d95b10/d .functor NOT 1, L_0x1d91d70, C4<0>, C4<0>, C4<0>;
L_0x1d95b10 .delay 1 (10000,10000,10000) L_0x1d95b10/d;
v0x1b71f80_0 .net "A", 0 0, L_0x1d95c10;  1 drivers
v0x1b72040_0 .net "A_", 0 0, L_0x1d8c400;  1 drivers
v0x1b72100_0 .net "B", 0 0, L_0x1d95d70;  1 drivers
v0x1b721d0_0 .net "B_", 0 0, L_0x1d8c510;  1 drivers
v0x1b72270_0 .net *"_s12", 0 0, L_0x1d8dc10;  1 drivers
v0x1b72360_0 .net/2s *"_s14", 0 0, L_0x7f72592da2e8;  1 drivers
v0x1b72420_0 .net/2s *"_s16", 0 0, L_0x7f72592da330;  1 drivers
v0x1b72500_0 .net *"_s18", 0 0, L_0x1d8de10;  1 drivers
v0x1b725e0_0 .net *"_s20", 0 0, L_0x1d8ded0;  1 drivers
v0x1b72750_0 .net *"_s22", 0 0, L_0x1d8e030;  1 drivers
v0x1b72830_0 .net *"_s24", 0 0, L_0x1d8e4e0;  1 drivers
o0x7f725935d2b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x1b72910_0 name=_s30
o0x7f725935d2e8 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0x1b729f0_0 name=_s32
v0x1b72ad0_0 .net *"_s8", 0 0, L_0x1d8d560;  1 drivers
v0x1b72bb0_0 .net "carryin", 0 0, L_0x1d95e10;  1 drivers
v0x1b72c50_0 .net "carryout", 0 0, L_0x1d957b0;  1 drivers
v0x1b72cf0_0 .net "carryouts", 7 0, L_0x1ebf060;  1 drivers
v0x1b72ea0_0 .net "command", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1b72f40_0 .net "result", 0 0, L_0x1d91d70;  1 drivers
v0x1b73030_0 .net "results", 7 0, L_0x1d8e2b0;  1 drivers
v0x1b73140_0 .net "zero", 0 0, L_0x1d95b10;  1 drivers
LS_0x1d8e2b0_0_0 .concat8 [ 1 1 1 1], L_0x1d8ca30, L_0x1d8d060, L_0x1d8d560, L_0x1d8dc10;
LS_0x1d8e2b0_0_4 .concat8 [ 1 1 1 1], L_0x1d8de10, L_0x1d8ded0, L_0x1d8e030, L_0x1d8e4e0;
L_0x1d8e2b0 .concat8 [ 4 4 0 0], LS_0x1d8e2b0_0_0, LS_0x1d8e2b0_0_4;
LS_0x1ebf060_0_0 .concat [ 1 1 1 1], L_0x1d8cce0, L_0x1d8d400, o0x7f725935d2b8, L_0x1d8da60;
LS_0x1ebf060_0_4 .concat [ 4 0 0 0], o0x7f725935d2e8;
L_0x1ebf060 .concat [ 4 4 0 0], LS_0x1ebf060_0_0, LS_0x1ebf060_0_4;
S_0x1b63b40 .scope module, "adder" "fullAdder" 4 139, 4 85 0, S_0x1b638c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d8cce0/d .functor OR 1, L_0x1d8c7c0, L_0x1d8cb80, C4<0>, C4<0>;
L_0x1d8cce0 .delay 1 (30000,30000,30000) L_0x1d8cce0/d;
v0x1b64970_0 .net "a", 0 0, L_0x1d95c10;  alias, 1 drivers
v0x1b64a30_0 .net "b", 0 0, L_0x1d95d70;  alias, 1 drivers
v0x1b64b00_0 .net "c1", 0 0, L_0x1d8c7c0;  1 drivers
v0x1b64c00_0 .net "c2", 0 0, L_0x1d8cb80;  1 drivers
v0x1b64cd0_0 .net "carryin", 0 0, L_0x1d95e10;  alias, 1 drivers
v0x1b64dc0_0 .net "carryout", 0 0, L_0x1d8cce0;  1 drivers
v0x1b64e60_0 .net "s1", 0 0, L_0x1d8c700;  1 drivers
v0x1b64f50_0 .net "sum", 0 0, L_0x1d8ca30;  1 drivers
S_0x1b63db0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1b63b40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1d8c700/d .functor XOR 1, L_0x1d95c10, L_0x1d95d70, C4<0>, C4<0>;
L_0x1d8c700 .delay 1 (30000,30000,30000) L_0x1d8c700/d;
L_0x1d8c7c0/d .functor AND 1, L_0x1d95c10, L_0x1d95d70, C4<1>, C4<1>;
L_0x1d8c7c0 .delay 1 (30000,30000,30000) L_0x1d8c7c0/d;
v0x1b64010_0 .net "a", 0 0, L_0x1d95c10;  alias, 1 drivers
v0x1b640f0_0 .net "b", 0 0, L_0x1d95d70;  alias, 1 drivers
v0x1b641b0_0 .net "carryout", 0 0, L_0x1d8c7c0;  alias, 1 drivers
v0x1b64250_0 .net "sum", 0 0, L_0x1d8c700;  alias, 1 drivers
S_0x1b64390 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1b63b40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1d8ca30/d .functor XOR 1, L_0x1d8c700, L_0x1d95e10, C4<0>, C4<0>;
L_0x1d8ca30 .delay 1 (30000,30000,30000) L_0x1d8ca30/d;
L_0x1d8cb80/d .functor AND 1, L_0x1d8c700, L_0x1d95e10, C4<1>, C4<1>;
L_0x1d8cb80 .delay 1 (30000,30000,30000) L_0x1d8cb80/d;
v0x1b645f0_0 .net "a", 0 0, L_0x1d8c700;  alias, 1 drivers
v0x1b64690_0 .net "b", 0 0, L_0x1d95e10;  alias, 1 drivers
v0x1b64730_0 .net "carryout", 0 0, L_0x1d8cb80;  alias, 1 drivers
v0x1b64800_0 .net "sum", 0 0, L_0x1d8ca30;  alias, 1 drivers
S_0x1b65020 .scope module, "cMux" "unaryMultiplexor" 4 149, 4 69 0, S_0x1b638c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1b6a2a0_0 .net "ands", 7 0, L_0x1d937b0;  1 drivers
v0x1b6a3b0_0 .net "in", 7 0, L_0x1ebf060;  alias, 1 drivers
v0x1b6a470_0 .net "out", 0 0, L_0x1d957b0;  alias, 1 drivers
v0x1b6a540_0 .net "sel", 7 0, v0x1d6daa0_0;  alias, 1 drivers
S_0x1b65240 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x1b65020;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x1b67970_0 .net "A", 7 0, L_0x1ebf060;  alias, 1 drivers
v0x1b67a70_0 .net "B", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1b67b30_0 .net *"_s0", 0 0, L_0x1d920d0;  1 drivers
v0x1b67bf0_0 .net *"_s12", 0 0, L_0x1d92a40;  1 drivers
v0x1b67cd0_0 .net *"_s16", 0 0, L_0x1d92da0;  1 drivers
v0x1b67e00_0 .net *"_s20", 0 0, L_0x1d930b0;  1 drivers
v0x1b67ee0_0 .net *"_s24", 0 0, L_0x1d934a0;  1 drivers
v0x1b67fc0_0 .net *"_s28", 0 0, L_0x1d93430;  1 drivers
v0x1b68060_0 .net *"_s4", 0 0, L_0x1d923e0;  1 drivers
v0x1b68190_0 .net *"_s8", 0 0, L_0x1d92730;  1 drivers
v0x1b68230_0 .net "out", 7 0, L_0x1d937b0;  alias, 1 drivers
L_0x1d92190 .part L_0x1ebf060, 0, 1;
L_0x1d922f0 .part v0x1d6daa0_0, 0, 1;
L_0x1d924a0 .part L_0x1ebf060, 1, 1;
L_0x1d92690 .part v0x1d6daa0_0, 1, 1;
L_0x1d927f0 .part L_0x1ebf060, 2, 1;
L_0x1d92950 .part v0x1d6daa0_0, 2, 1;
L_0x1d92b00 .part L_0x1ebf060, 3, 1;
L_0x1d92c60 .part v0x1d6daa0_0, 3, 1;
L_0x1d92e60 .part L_0x1ebf060, 4, 1;
L_0x1d92fc0 .part v0x1d6daa0_0, 4, 1;
L_0x1d93120 .part L_0x1ebf060, 5, 1;
L_0x1d93390 .part v0x1d6daa0_0, 5, 1;
L_0x1d93560 .part L_0x1ebf060, 6, 1;
L_0x1d936c0 .part v0x1d6daa0_0, 6, 1;
LS_0x1d937b0_0_0 .concat8 [ 1 1 1 1], L_0x1d920d0, L_0x1d923e0, L_0x1d92730, L_0x1d92a40;
LS_0x1d937b0_0_4 .concat8 [ 1 1 1 1], L_0x1d92da0, L_0x1d930b0, L_0x1d934a0, L_0x1d93430;
L_0x1d937b0 .concat8 [ 4 4 0 0], LS_0x1d937b0_0_0, LS_0x1d937b0_0_4;
L_0x1d93b70 .part L_0x1ebf060, 7, 1;
L_0x1d93d60 .part v0x1d6daa0_0, 7, 1;
S_0x1b654a0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x1b65240;
 .timescale -9 -12;
P_0x1b656b0 .param/l "i" 0 4 54, +C4<00>;
L_0x1d920d0/d .functor AND 1, L_0x1d92190, L_0x1d922f0, C4<1>, C4<1>;
L_0x1d920d0 .delay 1 (30000,30000,30000) L_0x1d920d0/d;
v0x1b65790_0 .net *"_s0", 0 0, L_0x1d92190;  1 drivers
v0x1b65870_0 .net *"_s1", 0 0, L_0x1d922f0;  1 drivers
S_0x1b65950 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x1b65240;
 .timescale -9 -12;
P_0x1b65b60 .param/l "i" 0 4 54, +C4<01>;
L_0x1d923e0/d .functor AND 1, L_0x1d924a0, L_0x1d92690, C4<1>, C4<1>;
L_0x1d923e0 .delay 1 (30000,30000,30000) L_0x1d923e0/d;
v0x1b65c20_0 .net *"_s0", 0 0, L_0x1d924a0;  1 drivers
v0x1b65d00_0 .net *"_s1", 0 0, L_0x1d92690;  1 drivers
S_0x1b65de0 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x1b65240;
 .timescale -9 -12;
P_0x1b65ff0 .param/l "i" 0 4 54, +C4<010>;
L_0x1d92730/d .functor AND 1, L_0x1d927f0, L_0x1d92950, C4<1>, C4<1>;
L_0x1d92730 .delay 1 (30000,30000,30000) L_0x1d92730/d;
v0x1b66090_0 .net *"_s0", 0 0, L_0x1d927f0;  1 drivers
v0x1b66170_0 .net *"_s1", 0 0, L_0x1d92950;  1 drivers
S_0x1b66250 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x1b65240;
 .timescale -9 -12;
P_0x1b66460 .param/l "i" 0 4 54, +C4<011>;
L_0x1d92a40/d .functor AND 1, L_0x1d92b00, L_0x1d92c60, C4<1>, C4<1>;
L_0x1d92a40 .delay 1 (30000,30000,30000) L_0x1d92a40/d;
v0x1b66520_0 .net *"_s0", 0 0, L_0x1d92b00;  1 drivers
v0x1b66600_0 .net *"_s1", 0 0, L_0x1d92c60;  1 drivers
S_0x1b666e0 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x1b65240;
 .timescale -9 -12;
P_0x1b66940 .param/l "i" 0 4 54, +C4<0100>;
L_0x1d92da0/d .functor AND 1, L_0x1d92e60, L_0x1d92fc0, C4<1>, C4<1>;
L_0x1d92da0 .delay 1 (30000,30000,30000) L_0x1d92da0/d;
v0x1b66a00_0 .net *"_s0", 0 0, L_0x1d92e60;  1 drivers
v0x1b66ae0_0 .net *"_s1", 0 0, L_0x1d92fc0;  1 drivers
S_0x1b66bc0 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x1b65240;
 .timescale -9 -12;
P_0x1b66dd0 .param/l "i" 0 4 54, +C4<0101>;
L_0x1d930b0/d .functor AND 1, L_0x1d93120, L_0x1d93390, C4<1>, C4<1>;
L_0x1d930b0 .delay 1 (30000,30000,30000) L_0x1d930b0/d;
v0x1b66e90_0 .net *"_s0", 0 0, L_0x1d93120;  1 drivers
v0x1b66f70_0 .net *"_s1", 0 0, L_0x1d93390;  1 drivers
S_0x1b67050 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x1b65240;
 .timescale -9 -12;
P_0x1b67260 .param/l "i" 0 4 54, +C4<0110>;
L_0x1d934a0/d .functor AND 1, L_0x1d93560, L_0x1d936c0, C4<1>, C4<1>;
L_0x1d934a0 .delay 1 (30000,30000,30000) L_0x1d934a0/d;
v0x1b67320_0 .net *"_s0", 0 0, L_0x1d93560;  1 drivers
v0x1b67400_0 .net *"_s1", 0 0, L_0x1d936c0;  1 drivers
S_0x1b674e0 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x1b65240;
 .timescale -9 -12;
P_0x1b676f0 .param/l "i" 0 4 54, +C4<0111>;
L_0x1d93430/d .functor AND 1, L_0x1d93b70, L_0x1d93d60, C4<1>, C4<1>;
L_0x1d93430 .delay 1 (30000,30000,30000) L_0x1d93430/d;
v0x1b677b0_0 .net *"_s0", 0 0, L_0x1d93b70;  1 drivers
v0x1b67890_0 .net *"_s1", 0 0, L_0x1d93d60;  1 drivers
S_0x1b682d0 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x1b65020;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1d957b0/d .functor OR 1, L_0x1d95870, L_0x1d95a20, C4<0>, C4<0>;
L_0x1d957b0 .delay 1 (30000,30000,30000) L_0x1d957b0/d;
v0x1b69e30_0 .net *"_s10", 0 0, L_0x1d95870;  1 drivers
v0x1b69f10_0 .net *"_s12", 0 0, L_0x1d95a20;  1 drivers
v0x1b69ff0_0 .net "in", 7 0, L_0x1d937b0;  alias, 1 drivers
v0x1b6a0c0_0 .net "ors", 1 0, L_0x1d955d0;  1 drivers
v0x1b6a180_0 .net "out", 0 0, L_0x1d957b0;  alias, 1 drivers
L_0x1d949a0 .part L_0x1d937b0, 0, 4;
L_0x1d955d0 .concat8 [ 1 1 0 0], L_0x1d94690, L_0x1d952c0;
L_0x1d95710 .part L_0x1d937b0, 4, 4;
L_0x1d95870 .part L_0x1d955d0, 0, 1;
L_0x1d95a20 .part L_0x1d955d0, 1, 1;
S_0x1b68490 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1b682d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1d93e50/d .functor OR 1, L_0x1d93f10, L_0x1d94070, C4<0>, C4<0>;
L_0x1d93e50 .delay 1 (30000,30000,30000) L_0x1d93e50/d;
L_0x1d942a0/d .functor OR 1, L_0x1d943b0, L_0x1d94510, C4<0>, C4<0>;
L_0x1d942a0 .delay 1 (30000,30000,30000) L_0x1d942a0/d;
L_0x1d94690/d .functor OR 1, L_0x1d94700, L_0x1d948b0, C4<0>, C4<0>;
L_0x1d94690 .delay 1 (30000,30000,30000) L_0x1d94690/d;
v0x1b686c0_0 .net *"_s0", 0 0, L_0x1d93e50;  1 drivers
v0x1b687c0_0 .net *"_s10", 0 0, L_0x1d943b0;  1 drivers
v0x1b688a0_0 .net *"_s12", 0 0, L_0x1d94510;  1 drivers
v0x1b68990_0 .net *"_s14", 0 0, L_0x1d94700;  1 drivers
v0x1b68a70_0 .net *"_s16", 0 0, L_0x1d948b0;  1 drivers
v0x1b68ba0_0 .net *"_s3", 0 0, L_0x1d93f10;  1 drivers
v0x1b68c80_0 .net *"_s5", 0 0, L_0x1d94070;  1 drivers
v0x1b68d60_0 .net *"_s6", 0 0, L_0x1d942a0;  1 drivers
v0x1b68e40_0 .net "in", 3 0, L_0x1d949a0;  1 drivers
v0x1b68fb0_0 .net "ors", 1 0, L_0x1d941b0;  1 drivers
v0x1b69090_0 .net "out", 0 0, L_0x1d94690;  1 drivers
L_0x1d93f10 .part L_0x1d949a0, 0, 1;
L_0x1d94070 .part L_0x1d949a0, 1, 1;
L_0x1d941b0 .concat8 [ 1 1 0 0], L_0x1d93e50, L_0x1d942a0;
L_0x1d943b0 .part L_0x1d949a0, 2, 1;
L_0x1d94510 .part L_0x1d949a0, 3, 1;
L_0x1d94700 .part L_0x1d941b0, 0, 1;
L_0x1d948b0 .part L_0x1d941b0, 1, 1;
S_0x1b691b0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1b682d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1d94ad0/d .functor OR 1, L_0x1d94b40, L_0x1d94ca0, C4<0>, C4<0>;
L_0x1d94ad0 .delay 1 (30000,30000,30000) L_0x1d94ad0/d;
L_0x1d94ed0/d .functor OR 1, L_0x1d94fe0, L_0x1d95140, C4<0>, C4<0>;
L_0x1d94ed0 .delay 1 (30000,30000,30000) L_0x1d94ed0/d;
L_0x1d952c0/d .functor OR 1, L_0x1d95330, L_0x1d954e0, C4<0>, C4<0>;
L_0x1d952c0 .delay 1 (30000,30000,30000) L_0x1d952c0/d;
v0x1b69370_0 .net *"_s0", 0 0, L_0x1d94ad0;  1 drivers
v0x1b69470_0 .net *"_s10", 0 0, L_0x1d94fe0;  1 drivers
v0x1b69550_0 .net *"_s12", 0 0, L_0x1d95140;  1 drivers
v0x1b69610_0 .net *"_s14", 0 0, L_0x1d95330;  1 drivers
v0x1b696f0_0 .net *"_s16", 0 0, L_0x1d954e0;  1 drivers
v0x1b69820_0 .net *"_s3", 0 0, L_0x1d94b40;  1 drivers
v0x1b69900_0 .net *"_s5", 0 0, L_0x1d94ca0;  1 drivers
v0x1b699e0_0 .net *"_s6", 0 0, L_0x1d94ed0;  1 drivers
v0x1b69ac0_0 .net "in", 3 0, L_0x1d95710;  1 drivers
v0x1b69c30_0 .net "ors", 1 0, L_0x1d94de0;  1 drivers
v0x1b69d10_0 .net "out", 0 0, L_0x1d952c0;  1 drivers
L_0x1d94b40 .part L_0x1d95710, 0, 1;
L_0x1d94ca0 .part L_0x1d95710, 1, 1;
L_0x1d94de0 .concat8 [ 1 1 0 0], L_0x1d94ad0, L_0x1d94ed0;
L_0x1d94fe0 .part L_0x1d95710, 2, 1;
L_0x1d95140 .part L_0x1d95710, 3, 1;
L_0x1d95330 .part L_0x1d94de0, 0, 1;
L_0x1d954e0 .part L_0x1d94de0, 1, 1;
S_0x1b6a7f0 .scope module, "resMux" "unaryMultiplexor" 4 148, 4 69 0, S_0x1b638c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1b6fb50_0 .net "ands", 7 0, L_0x1d8fd70;  1 drivers
v0x1b6fc60_0 .net "in", 7 0, L_0x1d8e2b0;  alias, 1 drivers
v0x1b6fd20_0 .net "out", 0 0, L_0x1d91d70;  alias, 1 drivers
v0x1b6fdf0_0 .net "sel", 7 0, v0x1d6daa0_0;  alias, 1 drivers
S_0x1b6a970 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x1b6a7f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x1b6d0b0_0 .net "A", 7 0, L_0x1d8e2b0;  alias, 1 drivers
v0x1b6d1b0_0 .net "B", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1b6d270_0 .net *"_s0", 0 0, L_0x1d8e640;  1 drivers
v0x1b6d330_0 .net *"_s12", 0 0, L_0x1d8f000;  1 drivers
v0x1b6d410_0 .net *"_s16", 0 0, L_0x1d8f360;  1 drivers
v0x1b6d540_0 .net *"_s20", 0 0, L_0x1d8f730;  1 drivers
v0x1b6d620_0 .net *"_s24", 0 0, L_0x1d8fa60;  1 drivers
v0x1b6d700_0 .net *"_s28", 0 0, L_0x1d8f9f0;  1 drivers
v0x1b6d7e0_0 .net *"_s4", 0 0, L_0x1d8e9e0;  1 drivers
v0x1b6d950_0 .net *"_s8", 0 0, L_0x1d8ecf0;  1 drivers
v0x1b6da30_0 .net "out", 7 0, L_0x1d8fd70;  alias, 1 drivers
L_0x1d8e750 .part L_0x1d8e2b0, 0, 1;
L_0x1d8e940 .part v0x1d6daa0_0, 0, 1;
L_0x1d8eaa0 .part L_0x1d8e2b0, 1, 1;
L_0x1d8ec00 .part v0x1d6daa0_0, 1, 1;
L_0x1d8edb0 .part L_0x1d8e2b0, 2, 1;
L_0x1d8ef10 .part v0x1d6daa0_0, 2, 1;
L_0x1d8f0c0 .part L_0x1d8e2b0, 3, 1;
L_0x1d8f220 .part v0x1d6daa0_0, 3, 1;
L_0x1d8f420 .part L_0x1d8e2b0, 4, 1;
L_0x1d8f690 .part v0x1d6daa0_0, 4, 1;
L_0x1d8f7a0 .part L_0x1d8e2b0, 5, 1;
L_0x1d8f900 .part v0x1d6daa0_0, 5, 1;
L_0x1d8fb20 .part L_0x1d8e2b0, 6, 1;
L_0x1d8fc80 .part v0x1d6daa0_0, 6, 1;
LS_0x1d8fd70_0_0 .concat8 [ 1 1 1 1], L_0x1d8e640, L_0x1d8e9e0, L_0x1d8ecf0, L_0x1d8f000;
LS_0x1d8fd70_0_4 .concat8 [ 1 1 1 1], L_0x1d8f360, L_0x1d8f730, L_0x1d8fa60, L_0x1d8f9f0;
L_0x1d8fd70 .concat8 [ 4 4 0 0], LS_0x1d8fd70_0_0, LS_0x1d8fd70_0_4;
L_0x1d90130 .part L_0x1d8e2b0, 7, 1;
L_0x1d90320 .part v0x1d6daa0_0, 7, 1;
S_0x1b6abb0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x1b6a970;
 .timescale -9 -12;
P_0x1b6adc0 .param/l "i" 0 4 54, +C4<00>;
L_0x1d8e640/d .functor AND 1, L_0x1d8e750, L_0x1d8e940, C4<1>, C4<1>;
L_0x1d8e640 .delay 1 (30000,30000,30000) L_0x1d8e640/d;
v0x1b6aea0_0 .net *"_s0", 0 0, L_0x1d8e750;  1 drivers
v0x1b6af80_0 .net *"_s1", 0 0, L_0x1d8e940;  1 drivers
S_0x1b6b060 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x1b6a970;
 .timescale -9 -12;
P_0x1b6b270 .param/l "i" 0 4 54, +C4<01>;
L_0x1d8e9e0/d .functor AND 1, L_0x1d8eaa0, L_0x1d8ec00, C4<1>, C4<1>;
L_0x1d8e9e0 .delay 1 (30000,30000,30000) L_0x1d8e9e0/d;
v0x1b6b330_0 .net *"_s0", 0 0, L_0x1d8eaa0;  1 drivers
v0x1b6b410_0 .net *"_s1", 0 0, L_0x1d8ec00;  1 drivers
S_0x1b6b4f0 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x1b6a970;
 .timescale -9 -12;
P_0x1b6b730 .param/l "i" 0 4 54, +C4<010>;
L_0x1d8ecf0/d .functor AND 1, L_0x1d8edb0, L_0x1d8ef10, C4<1>, C4<1>;
L_0x1d8ecf0 .delay 1 (30000,30000,30000) L_0x1d8ecf0/d;
v0x1b6b7d0_0 .net *"_s0", 0 0, L_0x1d8edb0;  1 drivers
v0x1b6b8b0_0 .net *"_s1", 0 0, L_0x1d8ef10;  1 drivers
S_0x1b6b990 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x1b6a970;
 .timescale -9 -12;
P_0x1b6bba0 .param/l "i" 0 4 54, +C4<011>;
L_0x1d8f000/d .functor AND 1, L_0x1d8f0c0, L_0x1d8f220, C4<1>, C4<1>;
L_0x1d8f000 .delay 1 (30000,30000,30000) L_0x1d8f000/d;
v0x1b6bc60_0 .net *"_s0", 0 0, L_0x1d8f0c0;  1 drivers
v0x1b6bd40_0 .net *"_s1", 0 0, L_0x1d8f220;  1 drivers
S_0x1b6be20 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x1b6a970;
 .timescale -9 -12;
P_0x1b6c080 .param/l "i" 0 4 54, +C4<0100>;
L_0x1d8f360/d .functor AND 1, L_0x1d8f420, L_0x1d8f690, C4<1>, C4<1>;
L_0x1d8f360 .delay 1 (30000,30000,30000) L_0x1d8f360/d;
v0x1b6c140_0 .net *"_s0", 0 0, L_0x1d8f420;  1 drivers
v0x1b6c220_0 .net *"_s1", 0 0, L_0x1d8f690;  1 drivers
S_0x1b6c300 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x1b6a970;
 .timescale -9 -12;
P_0x1b6c510 .param/l "i" 0 4 54, +C4<0101>;
L_0x1d8f730/d .functor AND 1, L_0x1d8f7a0, L_0x1d8f900, C4<1>, C4<1>;
L_0x1d8f730 .delay 1 (30000,30000,30000) L_0x1d8f730/d;
v0x1b6c5d0_0 .net *"_s0", 0 0, L_0x1d8f7a0;  1 drivers
v0x1b6c6b0_0 .net *"_s1", 0 0, L_0x1d8f900;  1 drivers
S_0x1b6c790 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x1b6a970;
 .timescale -9 -12;
P_0x1b6c9a0 .param/l "i" 0 4 54, +C4<0110>;
L_0x1d8fa60/d .functor AND 1, L_0x1d8fb20, L_0x1d8fc80, C4<1>, C4<1>;
L_0x1d8fa60 .delay 1 (30000,30000,30000) L_0x1d8fa60/d;
v0x1b6ca60_0 .net *"_s0", 0 0, L_0x1d8fb20;  1 drivers
v0x1b6cb40_0 .net *"_s1", 0 0, L_0x1d8fc80;  1 drivers
S_0x1b6cc20 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x1b6a970;
 .timescale -9 -12;
P_0x1b6ce30 .param/l "i" 0 4 54, +C4<0111>;
L_0x1d8f9f0/d .functor AND 1, L_0x1d90130, L_0x1d90320, C4<1>, C4<1>;
L_0x1d8f9f0 .delay 1 (30000,30000,30000) L_0x1d8f9f0/d;
v0x1b6cef0_0 .net *"_s0", 0 0, L_0x1d90130;  1 drivers
v0x1b6cfd0_0 .net *"_s1", 0 0, L_0x1d90320;  1 drivers
S_0x1b6db90 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x1b6a7f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1d91d70/d .functor OR 1, L_0x1d91e30, L_0x1d91fe0, C4<0>, C4<0>;
L_0x1d91d70 .delay 1 (30000,30000,30000) L_0x1d91d70/d;
v0x1b6f6e0_0 .net *"_s10", 0 0, L_0x1d91e30;  1 drivers
v0x1b6f7c0_0 .net *"_s12", 0 0, L_0x1d91fe0;  1 drivers
v0x1b6f8a0_0 .net "in", 7 0, L_0x1d8fd70;  alias, 1 drivers
v0x1b6f970_0 .net "ors", 1 0, L_0x1d91b90;  1 drivers
v0x1b6fa30_0 .net "out", 0 0, L_0x1d91d70;  alias, 1 drivers
L_0x1d90f60 .part L_0x1d8fd70, 0, 4;
L_0x1d91b90 .concat8 [ 1 1 0 0], L_0x1d90c50, L_0x1d91880;
L_0x1d91cd0 .part L_0x1d8fd70, 4, 4;
L_0x1d91e30 .part L_0x1d91b90, 0, 1;
L_0x1d91fe0 .part L_0x1d91b90, 1, 1;
S_0x1b6dd50 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1b6db90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1d90410/d .functor OR 1, L_0x1d904d0, L_0x1d90630, C4<0>, C4<0>;
L_0x1d90410 .delay 1 (30000,30000,30000) L_0x1d90410/d;
L_0x1d90860/d .functor OR 1, L_0x1d90970, L_0x1d90ad0, C4<0>, C4<0>;
L_0x1d90860 .delay 1 (30000,30000,30000) L_0x1d90860/d;
L_0x1d90c50/d .functor OR 1, L_0x1d90cc0, L_0x1d90e70, C4<0>, C4<0>;
L_0x1d90c50 .delay 1 (30000,30000,30000) L_0x1d90c50/d;
v0x1b6dfa0_0 .net *"_s0", 0 0, L_0x1d90410;  1 drivers
v0x1b6e0a0_0 .net *"_s10", 0 0, L_0x1d90970;  1 drivers
v0x1b6e180_0 .net *"_s12", 0 0, L_0x1d90ad0;  1 drivers
v0x1b6e240_0 .net *"_s14", 0 0, L_0x1d90cc0;  1 drivers
v0x1b6e320_0 .net *"_s16", 0 0, L_0x1d90e70;  1 drivers
v0x1b6e450_0 .net *"_s3", 0 0, L_0x1d904d0;  1 drivers
v0x1b6e530_0 .net *"_s5", 0 0, L_0x1d90630;  1 drivers
v0x1b6e610_0 .net *"_s6", 0 0, L_0x1d90860;  1 drivers
v0x1b6e6f0_0 .net "in", 3 0, L_0x1d90f60;  1 drivers
v0x1b6e860_0 .net "ors", 1 0, L_0x1d90770;  1 drivers
v0x1b6e940_0 .net "out", 0 0, L_0x1d90c50;  1 drivers
L_0x1d904d0 .part L_0x1d90f60, 0, 1;
L_0x1d90630 .part L_0x1d90f60, 1, 1;
L_0x1d90770 .concat8 [ 1 1 0 0], L_0x1d90410, L_0x1d90860;
L_0x1d90970 .part L_0x1d90f60, 2, 1;
L_0x1d90ad0 .part L_0x1d90f60, 3, 1;
L_0x1d90cc0 .part L_0x1d90770, 0, 1;
L_0x1d90e70 .part L_0x1d90770, 1, 1;
S_0x1b6ea60 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1b6db90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1d91090/d .functor OR 1, L_0x1d91100, L_0x1d91260, C4<0>, C4<0>;
L_0x1d91090 .delay 1 (30000,30000,30000) L_0x1d91090/d;
L_0x1d91490/d .functor OR 1, L_0x1d915a0, L_0x1d91700, C4<0>, C4<0>;
L_0x1d91490 .delay 1 (30000,30000,30000) L_0x1d91490/d;
L_0x1d91880/d .functor OR 1, L_0x1d918f0, L_0x1d91aa0, C4<0>, C4<0>;
L_0x1d91880 .delay 1 (30000,30000,30000) L_0x1d91880/d;
v0x1b6ec20_0 .net *"_s0", 0 0, L_0x1d91090;  1 drivers
v0x1b6ed20_0 .net *"_s10", 0 0, L_0x1d915a0;  1 drivers
v0x1b6ee00_0 .net *"_s12", 0 0, L_0x1d91700;  1 drivers
v0x1b6eec0_0 .net *"_s14", 0 0, L_0x1d918f0;  1 drivers
v0x1b6efa0_0 .net *"_s16", 0 0, L_0x1d91aa0;  1 drivers
v0x1b6f0d0_0 .net *"_s3", 0 0, L_0x1d91100;  1 drivers
v0x1b6f1b0_0 .net *"_s5", 0 0, L_0x1d91260;  1 drivers
v0x1b6f290_0 .net *"_s6", 0 0, L_0x1d91490;  1 drivers
v0x1b6f370_0 .net "in", 3 0, L_0x1d91cd0;  1 drivers
v0x1b6f4e0_0 .net "ors", 1 0, L_0x1d913a0;  1 drivers
v0x1b6f5c0_0 .net "out", 0 0, L_0x1d91880;  1 drivers
L_0x1d91100 .part L_0x1d91cd0, 0, 1;
L_0x1d91260 .part L_0x1d91cd0, 1, 1;
L_0x1d913a0 .concat8 [ 1 1 0 0], L_0x1d91090, L_0x1d91490;
L_0x1d915a0 .part L_0x1d91cd0, 2, 1;
L_0x1d91700 .part L_0x1d91cd0, 3, 1;
L_0x1d918f0 .part L_0x1d913a0, 0, 1;
L_0x1d91aa0 .part L_0x1d913a0, 1, 1;
S_0x1b6fed0 .scope module, "sltGate" "slt" 4 142, 4 101 0, S_0x1b638c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x1d8d620/d .functor XNOR 1, L_0x1d95c10, L_0x1d95d70, C4<0>, C4<0>;
L_0x1d8d620 .delay 1 (20000,20000,20000) L_0x1d8d620/d;
L_0x1d8d890/d .functor AND 1, L_0x1d95c10, L_0x1d8c510, C4<1>, C4<1>;
L_0x1d8d890 .delay 1 (30000,30000,30000) L_0x1d8d890/d;
L_0x1d8d900/d .functor AND 1, L_0x1d8d620, L_0x1d95e10, C4<1>, C4<1>;
L_0x1d8d900 .delay 1 (30000,30000,30000) L_0x1d8d900/d;
L_0x1d8da60/d .functor OR 1, L_0x1d8d900, L_0x1d8d890, C4<0>, C4<0>;
L_0x1d8da60 .delay 1 (30000,30000,30000) L_0x1d8da60/d;
v0x1b70180_0 .net "a", 0 0, L_0x1d95c10;  alias, 1 drivers
v0x1b70270_0 .net "a_", 0 0, L_0x1d8c400;  alias, 1 drivers
v0x1b70330_0 .net "b", 0 0, L_0x1d95d70;  alias, 1 drivers
v0x1b70420_0 .net "b_", 0 0, L_0x1d8c510;  alias, 1 drivers
v0x1b704c0_0 .net "carryin", 0 0, L_0x1d95e10;  alias, 1 drivers
v0x1b70600_0 .net "eq", 0 0, L_0x1d8d620;  1 drivers
v0x1b706c0_0 .net "lt", 0 0, L_0x1d8d890;  1 drivers
v0x1b70780_0 .net "out", 0 0, L_0x1d8da60;  1 drivers
v0x1b70840_0 .net "w0", 0 0, L_0x1d8d900;  1 drivers
S_0x1b70a90 .scope module, "sub" "fullAdder" 4 140, 4 85 0, S_0x1b638c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d8d400/d .functor OR 1, L_0x1d8cf00, L_0x1b71cf0, C4<0>, C4<0>;
L_0x1d8d400 .delay 1 (30000,30000,30000) L_0x1d8d400/d;
v0x1b71880_0 .net "a", 0 0, L_0x1d95c10;  alias, 1 drivers
v0x1b719d0_0 .net "b", 0 0, L_0x1d8c510;  alias, 1 drivers
v0x1b71a90_0 .net "c1", 0 0, L_0x1d8cf00;  1 drivers
v0x1b71b30_0 .net "c2", 0 0, L_0x1b71cf0;  1 drivers
v0x1b71c00_0 .net "carryin", 0 0, L_0x1d95e10;  alias, 1 drivers
v0x1b71d80_0 .net "carryout", 0 0, L_0x1d8d400;  1 drivers
v0x1b71e20_0 .net "s1", 0 0, L_0x1d8ce40;  1 drivers
v0x1b71ec0_0 .net "sum", 0 0, L_0x1d8d060;  1 drivers
S_0x1b70ce0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1b70a90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1d8ce40/d .functor XOR 1, L_0x1d95c10, L_0x1d8c510, C4<0>, C4<0>;
L_0x1d8ce40 .delay 1 (30000,30000,30000) L_0x1d8ce40/d;
L_0x1d8cf00/d .functor AND 1, L_0x1d95c10, L_0x1d8c510, C4<1>, C4<1>;
L_0x1d8cf00 .delay 1 (30000,30000,30000) L_0x1d8cf00/d;
v0x1b70f40_0 .net "a", 0 0, L_0x1d95c10;  alias, 1 drivers
v0x1b71000_0 .net "b", 0 0, L_0x1d8c510;  alias, 1 drivers
v0x1b710c0_0 .net "carryout", 0 0, L_0x1d8cf00;  alias, 1 drivers
v0x1b71160_0 .net "sum", 0 0, L_0x1d8ce40;  alias, 1 drivers
S_0x1b71290 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1b70a90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1d8d060/d .functor XOR 1, L_0x1d8ce40, L_0x1d95e10, C4<0>, C4<0>;
L_0x1d8d060 .delay 1 (30000,30000,30000) L_0x1d8d060/d;
L_0x1b71cf0/d .functor AND 1, L_0x1d8ce40, L_0x1d95e10, C4<1>, C4<1>;
L_0x1b71cf0 .delay 1 (30000,30000,30000) L_0x1b71cf0/d;
v0x1b714f0_0 .net "a", 0 0, L_0x1d8ce40;  alias, 1 drivers
v0x1b715c0_0 .net "b", 0 0, L_0x1d95e10;  alias, 1 drivers
v0x1b71660_0 .net "carryout", 0 0, L_0x1b71cf0;  alias, 1 drivers
v0x1b71730_0 .net "sum", 0 0, L_0x1d8d060;  alias, 1 drivers
S_0x1b732e0 .scope generate, "genblk2" "genblk2" 3 45, 3 45 0, S_0x1b635f0;
 .timescale -9 -12;
L_0x7f72592da378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f72592da3c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1d95f40/d .functor OR 1, L_0x7f72592da378, L_0x7f72592da3c0, C4<0>, C4<0>;
L_0x1d95f40 .delay 1 (30000,30000,30000) L_0x1d95f40/d;
v0x1b734d0_0 .net/2u *"_s0", 0 0, L_0x7f72592da378;  1 drivers
v0x1b735b0_0 .net/2u *"_s2", 0 0, L_0x7f72592da3c0;  1 drivers
S_0x1b73690 .scope generate, "alu_slices[4]" "alu_slices[4]" 3 37, 3 37 0, S_0x1a570b0;
 .timescale -9 -12;
P_0x1b738f0 .param/l "i" 0 3 37, +C4<0100>;
S_0x1b739b0 .scope module, "alu1_inst" "alu1" 3 38, 4 124 0, S_0x1b73690;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x1d96050/d .functor NOT 1, L_0x1d9f810, C4<0>, C4<0>, C4<0>;
L_0x1d96050 .delay 1 (10000,10000,10000) L_0x1d96050/d;
L_0x1d96160/d .functor NOT 1, L_0x1d9f970, C4<0>, C4<0>, C4<0>;
L_0x1d96160 .delay 1 (10000,10000,10000) L_0x1d96160/d;
L_0x1d971b0/d .functor XOR 1, L_0x1d9f810, L_0x1d9f970, C4<0>, C4<0>;
L_0x1d971b0 .delay 1 (30000,30000,30000) L_0x1d971b0/d;
L_0x7f72592da408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f72592da450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1d97860/d .functor OR 1, L_0x7f72592da408, L_0x7f72592da450, C4<0>, C4<0>;
L_0x1d97860 .delay 1 (30000,30000,30000) L_0x1d97860/d;
L_0x1d97a60/d .functor AND 1, L_0x1d9f810, L_0x1d9f970, C4<1>, C4<1>;
L_0x1d97a60 .delay 1 (30000,30000,30000) L_0x1d97a60/d;
L_0x1d97b20/d .functor NAND 1, L_0x1d9f810, L_0x1d9f970, C4<1>, C4<1>;
L_0x1d97b20 .delay 1 (20000,20000,20000) L_0x1d97b20/d;
L_0x1d97c80/d .functor XOR 1, L_0x1d9f810, L_0x1d9f970, C4<0>, C4<0>;
L_0x1d97c80 .delay 1 (20000,20000,20000) L_0x1d97c80/d;
L_0x1d98130/d .functor OR 1, L_0x1d9f810, L_0x1d9f970, C4<0>, C4<0>;
L_0x1d98130 .delay 1 (30000,30000,30000) L_0x1d98130/d;
L_0x1d9f710/d .functor NOT 1, L_0x1d9b970, C4<0>, C4<0>, C4<0>;
L_0x1d9f710 .delay 1 (10000,10000,10000) L_0x1d9f710/d;
v0x1b820b0_0 .net "A", 0 0, L_0x1d9f810;  1 drivers
v0x1b82170_0 .net "A_", 0 0, L_0x1d96050;  1 drivers
v0x1b82230_0 .net "B", 0 0, L_0x1d9f970;  1 drivers
v0x1b82300_0 .net "B_", 0 0, L_0x1d96160;  1 drivers
v0x1b823a0_0 .net *"_s12", 0 0, L_0x1d97860;  1 drivers
v0x1b82490_0 .net/2s *"_s14", 0 0, L_0x7f72592da408;  1 drivers
v0x1b82550_0 .net/2s *"_s16", 0 0, L_0x7f72592da450;  1 drivers
v0x1b82630_0 .net *"_s18", 0 0, L_0x1d97a60;  1 drivers
v0x1b82710_0 .net *"_s20", 0 0, L_0x1d97b20;  1 drivers
v0x1b82880_0 .net *"_s22", 0 0, L_0x1d97c80;  1 drivers
v0x1b82960_0 .net *"_s24", 0 0, L_0x1d98130;  1 drivers
o0x7f725935f808 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x1b82a40_0 name=_s30
o0x7f725935f838 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0x1b82b20_0 name=_s32
v0x1b82c00_0 .net *"_s8", 0 0, L_0x1d971b0;  1 drivers
v0x1b82ce0_0 .net "carryin", 0 0, L_0x1d9fa10;  1 drivers
v0x1b82d80_0 .net "carryout", 0 0, L_0x1d9f3b0;  1 drivers
v0x1b82e20_0 .net "carryouts", 7 0, L_0x1ebf1f0;  1 drivers
v0x1b82fd0_0 .net "command", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1b83070_0 .net "result", 0 0, L_0x1d9b970;  1 drivers
v0x1b83160_0 .net "results", 7 0, L_0x1d97f00;  1 drivers
v0x1b83270_0 .net "zero", 0 0, L_0x1d9f710;  1 drivers
LS_0x1d97f00_0_0 .concat8 [ 1 1 1 1], L_0x1d96680, L_0x1d96cb0, L_0x1d971b0, L_0x1d97860;
LS_0x1d97f00_0_4 .concat8 [ 1 1 1 1], L_0x1d97a60, L_0x1d97b20, L_0x1d97c80, L_0x1d98130;
L_0x1d97f00 .concat8 [ 4 4 0 0], LS_0x1d97f00_0_0, LS_0x1d97f00_0_4;
LS_0x1ebf1f0_0_0 .concat [ 1 1 1 1], L_0x1d96930, L_0x1d97050, o0x7f725935f808, L_0x1d976b0;
LS_0x1ebf1f0_0_4 .concat [ 4 0 0 0], o0x7f725935f838;
L_0x1ebf1f0 .concat [ 4 4 0 0], LS_0x1ebf1f0_0_0, LS_0x1ebf1f0_0_4;
S_0x1b73c30 .scope module, "adder" "fullAdder" 4 139, 4 85 0, S_0x1b739b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d96930/d .functor OR 1, L_0x1d96410, L_0x1d967d0, C4<0>, C4<0>;
L_0x1d96930 .delay 1 (30000,30000,30000) L_0x1d96930/d;
v0x1b74a30_0 .net "a", 0 0, L_0x1d9f810;  alias, 1 drivers
v0x1b74af0_0 .net "b", 0 0, L_0x1d9f970;  alias, 1 drivers
v0x1b74bc0_0 .net "c1", 0 0, L_0x1d96410;  1 drivers
v0x1b74cc0_0 .net "c2", 0 0, L_0x1d967d0;  1 drivers
v0x1b74d90_0 .net "carryin", 0 0, L_0x1d9fa10;  alias, 1 drivers
v0x1b74e80_0 .net "carryout", 0 0, L_0x1d96930;  1 drivers
v0x1b74f20_0 .net "s1", 0 0, L_0x1d96350;  1 drivers
v0x1b75010_0 .net "sum", 0 0, L_0x1d96680;  1 drivers
S_0x1b73ea0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1b73c30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1d96350/d .functor XOR 1, L_0x1d9f810, L_0x1d9f970, C4<0>, C4<0>;
L_0x1d96350 .delay 1 (30000,30000,30000) L_0x1d96350/d;
L_0x1d96410/d .functor AND 1, L_0x1d9f810, L_0x1d9f970, C4<1>, C4<1>;
L_0x1d96410 .delay 1 (30000,30000,30000) L_0x1d96410/d;
v0x1b74100_0 .net "a", 0 0, L_0x1d9f810;  alias, 1 drivers
v0x1b741e0_0 .net "b", 0 0, L_0x1d9f970;  alias, 1 drivers
v0x1b742a0_0 .net "carryout", 0 0, L_0x1d96410;  alias, 1 drivers
v0x1b74340_0 .net "sum", 0 0, L_0x1d96350;  alias, 1 drivers
S_0x1b74480 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1b73c30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1d96680/d .functor XOR 1, L_0x1d96350, L_0x1d9fa10, C4<0>, C4<0>;
L_0x1d96680 .delay 1 (30000,30000,30000) L_0x1d96680/d;
L_0x1d967d0/d .functor AND 1, L_0x1d96350, L_0x1d9fa10, C4<1>, C4<1>;
L_0x1d967d0 .delay 1 (30000,30000,30000) L_0x1d967d0/d;
v0x1b746e0_0 .net "a", 0 0, L_0x1d96350;  alias, 1 drivers
v0x1b74780_0 .net "b", 0 0, L_0x1d9fa10;  alias, 1 drivers
v0x1b74820_0 .net "carryout", 0 0, L_0x1d967d0;  alias, 1 drivers
v0x1b748c0_0 .net "sum", 0 0, L_0x1d96680;  alias, 1 drivers
S_0x1b750e0 .scope module, "cMux" "unaryMultiplexor" 4 149, 4 69 0, S_0x1b739b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1b7a4d0_0 .net "ands", 7 0, L_0x1d9d3b0;  1 drivers
v0x1b7a5e0_0 .net "in", 7 0, L_0x1ebf1f0;  alias, 1 drivers
v0x1b7a6a0_0 .net "out", 0 0, L_0x1d9f3b0;  alias, 1 drivers
v0x1b7a770_0 .net "sel", 7 0, v0x1d6daa0_0;  alias, 1 drivers
S_0x1b75300 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x1b750e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x1b77a30_0 .net "A", 7 0, L_0x1ebf1f0;  alias, 1 drivers
v0x1b77b30_0 .net "B", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1b77bf0_0 .net *"_s0", 0 0, L_0x1d9bcd0;  1 drivers
v0x1b77cb0_0 .net *"_s12", 0 0, L_0x1d9c640;  1 drivers
v0x1b77d90_0 .net *"_s16", 0 0, L_0x1d9c9a0;  1 drivers
v0x1b77ec0_0 .net *"_s20", 0 0, L_0x1d9ccb0;  1 drivers
v0x1b77fa0_0 .net *"_s24", 0 0, L_0x1d9d0a0;  1 drivers
v0x1b78080_0 .net *"_s28", 0 0, L_0x1d9d030;  1 drivers
v0x1b78160_0 .net *"_s4", 0 0, L_0x1d9bfe0;  1 drivers
v0x1b782d0_0 .net *"_s8", 0 0, L_0x1d9c330;  1 drivers
v0x1b783b0_0 .net "out", 7 0, L_0x1d9d3b0;  alias, 1 drivers
L_0x1d9bd90 .part L_0x1ebf1f0, 0, 1;
L_0x1d9bef0 .part v0x1d6daa0_0, 0, 1;
L_0x1d9c0a0 .part L_0x1ebf1f0, 1, 1;
L_0x1d9c290 .part v0x1d6daa0_0, 1, 1;
L_0x1d9c3f0 .part L_0x1ebf1f0, 2, 1;
L_0x1d9c550 .part v0x1d6daa0_0, 2, 1;
L_0x1d9c700 .part L_0x1ebf1f0, 3, 1;
L_0x1d9c860 .part v0x1d6daa0_0, 3, 1;
L_0x1d9ca60 .part L_0x1ebf1f0, 4, 1;
L_0x1d9cbc0 .part v0x1d6daa0_0, 4, 1;
L_0x1d9cd20 .part L_0x1ebf1f0, 5, 1;
L_0x1d9cf90 .part v0x1d6daa0_0, 5, 1;
L_0x1d9d160 .part L_0x1ebf1f0, 6, 1;
L_0x1d9d2c0 .part v0x1d6daa0_0, 6, 1;
LS_0x1d9d3b0_0_0 .concat8 [ 1 1 1 1], L_0x1d9bcd0, L_0x1d9bfe0, L_0x1d9c330, L_0x1d9c640;
LS_0x1d9d3b0_0_4 .concat8 [ 1 1 1 1], L_0x1d9c9a0, L_0x1d9ccb0, L_0x1d9d0a0, L_0x1d9d030;
L_0x1d9d3b0 .concat8 [ 4 4 0 0], LS_0x1d9d3b0_0_0, LS_0x1d9d3b0_0_4;
L_0x1d9d770 .part L_0x1ebf1f0, 7, 1;
L_0x1d9d960 .part v0x1d6daa0_0, 7, 1;
S_0x1b75560 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x1b75300;
 .timescale -9 -12;
P_0x1b75770 .param/l "i" 0 4 54, +C4<00>;
L_0x1d9bcd0/d .functor AND 1, L_0x1d9bd90, L_0x1d9bef0, C4<1>, C4<1>;
L_0x1d9bcd0 .delay 1 (30000,30000,30000) L_0x1d9bcd0/d;
v0x1b75850_0 .net *"_s0", 0 0, L_0x1d9bd90;  1 drivers
v0x1b75930_0 .net *"_s1", 0 0, L_0x1d9bef0;  1 drivers
S_0x1b75a10 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x1b75300;
 .timescale -9 -12;
P_0x1b75c20 .param/l "i" 0 4 54, +C4<01>;
L_0x1d9bfe0/d .functor AND 1, L_0x1d9c0a0, L_0x1d9c290, C4<1>, C4<1>;
L_0x1d9bfe0 .delay 1 (30000,30000,30000) L_0x1d9bfe0/d;
v0x1b75ce0_0 .net *"_s0", 0 0, L_0x1d9c0a0;  1 drivers
v0x1b75dc0_0 .net *"_s1", 0 0, L_0x1d9c290;  1 drivers
S_0x1b75ea0 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x1b75300;
 .timescale -9 -12;
P_0x1b760b0 .param/l "i" 0 4 54, +C4<010>;
L_0x1d9c330/d .functor AND 1, L_0x1d9c3f0, L_0x1d9c550, C4<1>, C4<1>;
L_0x1d9c330 .delay 1 (30000,30000,30000) L_0x1d9c330/d;
v0x1b76150_0 .net *"_s0", 0 0, L_0x1d9c3f0;  1 drivers
v0x1b76230_0 .net *"_s1", 0 0, L_0x1d9c550;  1 drivers
S_0x1b76310 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x1b75300;
 .timescale -9 -12;
P_0x1b76520 .param/l "i" 0 4 54, +C4<011>;
L_0x1d9c640/d .functor AND 1, L_0x1d9c700, L_0x1d9c860, C4<1>, C4<1>;
L_0x1d9c640 .delay 1 (30000,30000,30000) L_0x1d9c640/d;
v0x1b765e0_0 .net *"_s0", 0 0, L_0x1d9c700;  1 drivers
v0x1b766c0_0 .net *"_s1", 0 0, L_0x1d9c860;  1 drivers
S_0x1b767a0 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x1b75300;
 .timescale -9 -12;
P_0x1b76a00 .param/l "i" 0 4 54, +C4<0100>;
L_0x1d9c9a0/d .functor AND 1, L_0x1d9ca60, L_0x1d9cbc0, C4<1>, C4<1>;
L_0x1d9c9a0 .delay 1 (30000,30000,30000) L_0x1d9c9a0/d;
v0x1b76ac0_0 .net *"_s0", 0 0, L_0x1d9ca60;  1 drivers
v0x1b76ba0_0 .net *"_s1", 0 0, L_0x1d9cbc0;  1 drivers
S_0x1b76c80 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x1b75300;
 .timescale -9 -12;
P_0x1b76e90 .param/l "i" 0 4 54, +C4<0101>;
L_0x1d9ccb0/d .functor AND 1, L_0x1d9cd20, L_0x1d9cf90, C4<1>, C4<1>;
L_0x1d9ccb0 .delay 1 (30000,30000,30000) L_0x1d9ccb0/d;
v0x1b76f50_0 .net *"_s0", 0 0, L_0x1d9cd20;  1 drivers
v0x1b77030_0 .net *"_s1", 0 0, L_0x1d9cf90;  1 drivers
S_0x1b77110 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x1b75300;
 .timescale -9 -12;
P_0x1b77320 .param/l "i" 0 4 54, +C4<0110>;
L_0x1d9d0a0/d .functor AND 1, L_0x1d9d160, L_0x1d9d2c0, C4<1>, C4<1>;
L_0x1d9d0a0 .delay 1 (30000,30000,30000) L_0x1d9d0a0/d;
v0x1b773e0_0 .net *"_s0", 0 0, L_0x1d9d160;  1 drivers
v0x1b774c0_0 .net *"_s1", 0 0, L_0x1d9d2c0;  1 drivers
S_0x1b775a0 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x1b75300;
 .timescale -9 -12;
P_0x1b777b0 .param/l "i" 0 4 54, +C4<0111>;
L_0x1d9d030/d .functor AND 1, L_0x1d9d770, L_0x1d9d960, C4<1>, C4<1>;
L_0x1d9d030 .delay 1 (30000,30000,30000) L_0x1d9d030/d;
v0x1b77870_0 .net *"_s0", 0 0, L_0x1d9d770;  1 drivers
v0x1b77950_0 .net *"_s1", 0 0, L_0x1d9d960;  1 drivers
S_0x1b78510 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x1b750e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1d9f3b0/d .functor OR 1, L_0x1d9f470, L_0x1d9f620, C4<0>, C4<0>;
L_0x1d9f3b0 .delay 1 (30000,30000,30000) L_0x1d9f3b0/d;
v0x1b7a060_0 .net *"_s10", 0 0, L_0x1d9f470;  1 drivers
v0x1b7a140_0 .net *"_s12", 0 0, L_0x1d9f620;  1 drivers
v0x1b7a220_0 .net "in", 7 0, L_0x1d9d3b0;  alias, 1 drivers
v0x1b7a2f0_0 .net "ors", 1 0, L_0x1d9f1d0;  1 drivers
v0x1b7a3b0_0 .net "out", 0 0, L_0x1d9f3b0;  alias, 1 drivers
L_0x1d9e5a0 .part L_0x1d9d3b0, 0, 4;
L_0x1d9f1d0 .concat8 [ 1 1 0 0], L_0x1d9e290, L_0x1d9eec0;
L_0x1d9f310 .part L_0x1d9d3b0, 4, 4;
L_0x1d9f470 .part L_0x1d9f1d0, 0, 1;
L_0x1d9f620 .part L_0x1d9f1d0, 1, 1;
S_0x1b786d0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1b78510;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1d9da50/d .functor OR 1, L_0x1d9db10, L_0x1d9dc70, C4<0>, C4<0>;
L_0x1d9da50 .delay 1 (30000,30000,30000) L_0x1d9da50/d;
L_0x1d9dea0/d .functor OR 1, L_0x1d9dfb0, L_0x1d9e110, C4<0>, C4<0>;
L_0x1d9dea0 .delay 1 (30000,30000,30000) L_0x1d9dea0/d;
L_0x1d9e290/d .functor OR 1, L_0x1d9e300, L_0x1d9e4b0, C4<0>, C4<0>;
L_0x1d9e290 .delay 1 (30000,30000,30000) L_0x1d9e290/d;
v0x1b78920_0 .net *"_s0", 0 0, L_0x1d9da50;  1 drivers
v0x1b78a20_0 .net *"_s10", 0 0, L_0x1d9dfb0;  1 drivers
v0x1b78b00_0 .net *"_s12", 0 0, L_0x1d9e110;  1 drivers
v0x1b78bc0_0 .net *"_s14", 0 0, L_0x1d9e300;  1 drivers
v0x1b78ca0_0 .net *"_s16", 0 0, L_0x1d9e4b0;  1 drivers
v0x1b78dd0_0 .net *"_s3", 0 0, L_0x1d9db10;  1 drivers
v0x1b78eb0_0 .net *"_s5", 0 0, L_0x1d9dc70;  1 drivers
v0x1b78f90_0 .net *"_s6", 0 0, L_0x1d9dea0;  1 drivers
v0x1b79070_0 .net "in", 3 0, L_0x1d9e5a0;  1 drivers
v0x1b791e0_0 .net "ors", 1 0, L_0x1d9ddb0;  1 drivers
v0x1b792c0_0 .net "out", 0 0, L_0x1d9e290;  1 drivers
L_0x1d9db10 .part L_0x1d9e5a0, 0, 1;
L_0x1d9dc70 .part L_0x1d9e5a0, 1, 1;
L_0x1d9ddb0 .concat8 [ 1 1 0 0], L_0x1d9da50, L_0x1d9dea0;
L_0x1d9dfb0 .part L_0x1d9e5a0, 2, 1;
L_0x1d9e110 .part L_0x1d9e5a0, 3, 1;
L_0x1d9e300 .part L_0x1d9ddb0, 0, 1;
L_0x1d9e4b0 .part L_0x1d9ddb0, 1, 1;
S_0x1b793e0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1b78510;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1d9e6d0/d .functor OR 1, L_0x1d9e740, L_0x1d9e8a0, C4<0>, C4<0>;
L_0x1d9e6d0 .delay 1 (30000,30000,30000) L_0x1d9e6d0/d;
L_0x1d9ead0/d .functor OR 1, L_0x1d9ebe0, L_0x1d9ed40, C4<0>, C4<0>;
L_0x1d9ead0 .delay 1 (30000,30000,30000) L_0x1d9ead0/d;
L_0x1d9eec0/d .functor OR 1, L_0x1d9ef30, L_0x1d9f0e0, C4<0>, C4<0>;
L_0x1d9eec0 .delay 1 (30000,30000,30000) L_0x1d9eec0/d;
v0x1b795a0_0 .net *"_s0", 0 0, L_0x1d9e6d0;  1 drivers
v0x1b796a0_0 .net *"_s10", 0 0, L_0x1d9ebe0;  1 drivers
v0x1b79780_0 .net *"_s12", 0 0, L_0x1d9ed40;  1 drivers
v0x1b79840_0 .net *"_s14", 0 0, L_0x1d9ef30;  1 drivers
v0x1b79920_0 .net *"_s16", 0 0, L_0x1d9f0e0;  1 drivers
v0x1b79a50_0 .net *"_s3", 0 0, L_0x1d9e740;  1 drivers
v0x1b79b30_0 .net *"_s5", 0 0, L_0x1d9e8a0;  1 drivers
v0x1b79c10_0 .net *"_s6", 0 0, L_0x1d9ead0;  1 drivers
v0x1b79cf0_0 .net "in", 3 0, L_0x1d9f310;  1 drivers
v0x1b79e60_0 .net "ors", 1 0, L_0x1d9e9e0;  1 drivers
v0x1b79f40_0 .net "out", 0 0, L_0x1d9eec0;  1 drivers
L_0x1d9e740 .part L_0x1d9f310, 0, 1;
L_0x1d9e8a0 .part L_0x1d9f310, 1, 1;
L_0x1d9e9e0 .concat8 [ 1 1 0 0], L_0x1d9e6d0, L_0x1d9ead0;
L_0x1d9ebe0 .part L_0x1d9f310, 2, 1;
L_0x1d9ed40 .part L_0x1d9f310, 3, 1;
L_0x1d9ef30 .part L_0x1d9e9e0, 0, 1;
L_0x1d9f0e0 .part L_0x1d9e9e0, 1, 1;
S_0x1b7a850 .scope module, "resMux" "unaryMultiplexor" 4 148, 4 69 0, S_0x1b739b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1b7fc80_0 .net "ands", 7 0, L_0x1d99970;  1 drivers
v0x1b7fd90_0 .net "in", 7 0, L_0x1d97f00;  alias, 1 drivers
v0x1b7fe50_0 .net "out", 0 0, L_0x1d9b970;  alias, 1 drivers
v0x1b7ff20_0 .net "sel", 7 0, v0x1d6daa0_0;  alias, 1 drivers
S_0x1b7aaa0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x1b7a850;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x1b7d1e0_0 .net "A", 7 0, L_0x1d97f00;  alias, 1 drivers
v0x1b7d2e0_0 .net "B", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1b7d3a0_0 .net *"_s0", 0 0, L_0x1d98290;  1 drivers
v0x1b7d460_0 .net *"_s12", 0 0, L_0x1d98c50;  1 drivers
v0x1b7d540_0 .net *"_s16", 0 0, L_0x1d85fc0;  1 drivers
v0x1b7d670_0 .net *"_s20", 0 0, L_0x1d992b0;  1 drivers
v0x1b7d750_0 .net *"_s24", 0 0, L_0x1d995e0;  1 drivers
v0x1b7d830_0 .net *"_s28", 0 0, L_0x1d99570;  1 drivers
v0x1b7d910_0 .net *"_s4", 0 0, L_0x1d98630;  1 drivers
v0x1b7da80_0 .net *"_s8", 0 0, L_0x1d98940;  1 drivers
v0x1b7db60_0 .net "out", 7 0, L_0x1d99970;  alias, 1 drivers
L_0x1d983a0 .part L_0x1d97f00, 0, 1;
L_0x1d98590 .part v0x1d6daa0_0, 0, 1;
L_0x1d986f0 .part L_0x1d97f00, 1, 1;
L_0x1d98850 .part v0x1d6daa0_0, 1, 1;
L_0x1d98a00 .part L_0x1d97f00, 2, 1;
L_0x1d98b60 .part v0x1d6daa0_0, 2, 1;
L_0x1d98d10 .part L_0x1d97f00, 3, 1;
L_0x1d98e70 .part v0x1d6daa0_0, 3, 1;
L_0x1d98fb0 .part L_0x1d97f00, 4, 1;
L_0x1d991b0 .part v0x1d6daa0_0, 4, 1;
L_0x1d99320 .part L_0x1d97f00, 5, 1;
L_0x1d99480 .part v0x1d6daa0_0, 5, 1;
L_0x1d996a0 .part L_0x1d97f00, 6, 1;
L_0x1d99800 .part v0x1d6daa0_0, 6, 1;
LS_0x1d99970_0_0 .concat8 [ 1 1 1 1], L_0x1d98290, L_0x1d98630, L_0x1d98940, L_0x1d98c50;
LS_0x1d99970_0_4 .concat8 [ 1 1 1 1], L_0x1d85fc0, L_0x1d992b0, L_0x1d995e0, L_0x1d99570;
L_0x1d99970 .concat8 [ 4 4 0 0], LS_0x1d99970_0_0, LS_0x1d99970_0_4;
L_0x1d99d30 .part L_0x1d97f00, 7, 1;
L_0x1d99f20 .part v0x1d6daa0_0, 7, 1;
S_0x1b7ace0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x1b7aaa0;
 .timescale -9 -12;
P_0x1b7aef0 .param/l "i" 0 4 54, +C4<00>;
L_0x1d98290/d .functor AND 1, L_0x1d983a0, L_0x1d98590, C4<1>, C4<1>;
L_0x1d98290 .delay 1 (30000,30000,30000) L_0x1d98290/d;
v0x1b7afd0_0 .net *"_s0", 0 0, L_0x1d983a0;  1 drivers
v0x1b7b0b0_0 .net *"_s1", 0 0, L_0x1d98590;  1 drivers
S_0x1b7b190 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x1b7aaa0;
 .timescale -9 -12;
P_0x1b7b3a0 .param/l "i" 0 4 54, +C4<01>;
L_0x1d98630/d .functor AND 1, L_0x1d986f0, L_0x1d98850, C4<1>, C4<1>;
L_0x1d98630 .delay 1 (30000,30000,30000) L_0x1d98630/d;
v0x1b7b460_0 .net *"_s0", 0 0, L_0x1d986f0;  1 drivers
v0x1b7b540_0 .net *"_s1", 0 0, L_0x1d98850;  1 drivers
S_0x1b7b620 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x1b7aaa0;
 .timescale -9 -12;
P_0x1b7b860 .param/l "i" 0 4 54, +C4<010>;
L_0x1d98940/d .functor AND 1, L_0x1d98a00, L_0x1d98b60, C4<1>, C4<1>;
L_0x1d98940 .delay 1 (30000,30000,30000) L_0x1d98940/d;
v0x1b7b900_0 .net *"_s0", 0 0, L_0x1d98a00;  1 drivers
v0x1b7b9e0_0 .net *"_s1", 0 0, L_0x1d98b60;  1 drivers
S_0x1b7bac0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x1b7aaa0;
 .timescale -9 -12;
P_0x1b7bcd0 .param/l "i" 0 4 54, +C4<011>;
L_0x1d98c50/d .functor AND 1, L_0x1d98d10, L_0x1d98e70, C4<1>, C4<1>;
L_0x1d98c50 .delay 1 (30000,30000,30000) L_0x1d98c50/d;
v0x1b7bd90_0 .net *"_s0", 0 0, L_0x1d98d10;  1 drivers
v0x1b7be70_0 .net *"_s1", 0 0, L_0x1d98e70;  1 drivers
S_0x1b7bf50 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x1b7aaa0;
 .timescale -9 -12;
P_0x1b7c1b0 .param/l "i" 0 4 54, +C4<0100>;
L_0x1d85fc0/d .functor AND 1, L_0x1d98fb0, L_0x1d991b0, C4<1>, C4<1>;
L_0x1d85fc0 .delay 1 (30000,30000,30000) L_0x1d85fc0/d;
v0x1b7c270_0 .net *"_s0", 0 0, L_0x1d98fb0;  1 drivers
v0x1b7c350_0 .net *"_s1", 0 0, L_0x1d991b0;  1 drivers
S_0x1b7c430 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x1b7aaa0;
 .timescale -9 -12;
P_0x1b7c640 .param/l "i" 0 4 54, +C4<0101>;
L_0x1d992b0/d .functor AND 1, L_0x1d99320, L_0x1d99480, C4<1>, C4<1>;
L_0x1d992b0 .delay 1 (30000,30000,30000) L_0x1d992b0/d;
v0x1b7c700_0 .net *"_s0", 0 0, L_0x1d99320;  1 drivers
v0x1b7c7e0_0 .net *"_s1", 0 0, L_0x1d99480;  1 drivers
S_0x1b7c8c0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x1b7aaa0;
 .timescale -9 -12;
P_0x1b7cad0 .param/l "i" 0 4 54, +C4<0110>;
L_0x1d995e0/d .functor AND 1, L_0x1d996a0, L_0x1d99800, C4<1>, C4<1>;
L_0x1d995e0 .delay 1 (30000,30000,30000) L_0x1d995e0/d;
v0x1b7cb90_0 .net *"_s0", 0 0, L_0x1d996a0;  1 drivers
v0x1b7cc70_0 .net *"_s1", 0 0, L_0x1d99800;  1 drivers
S_0x1b7cd50 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x1b7aaa0;
 .timescale -9 -12;
P_0x1b7cf60 .param/l "i" 0 4 54, +C4<0111>;
L_0x1d99570/d .functor AND 1, L_0x1d99d30, L_0x1d99f20, C4<1>, C4<1>;
L_0x1d99570 .delay 1 (30000,30000,30000) L_0x1d99570/d;
v0x1b7d020_0 .net *"_s0", 0 0, L_0x1d99d30;  1 drivers
v0x1b7d100_0 .net *"_s1", 0 0, L_0x1d99f20;  1 drivers
S_0x1b7dcc0 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x1b7a850;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1d9b970/d .functor OR 1, L_0x1d9ba30, L_0x1d9bbe0, C4<0>, C4<0>;
L_0x1d9b970 .delay 1 (30000,30000,30000) L_0x1d9b970/d;
v0x1b7f810_0 .net *"_s10", 0 0, L_0x1d9ba30;  1 drivers
v0x1b7f8f0_0 .net *"_s12", 0 0, L_0x1d9bbe0;  1 drivers
v0x1b7f9d0_0 .net "in", 7 0, L_0x1d99970;  alias, 1 drivers
v0x1b7faa0_0 .net "ors", 1 0, L_0x1d9b790;  1 drivers
v0x1b7fb60_0 .net "out", 0 0, L_0x1d9b970;  alias, 1 drivers
L_0x1d9ab60 .part L_0x1d99970, 0, 4;
L_0x1d9b790 .concat8 [ 1 1 0 0], L_0x1d9a850, L_0x1d9b480;
L_0x1d9b8d0 .part L_0x1d99970, 4, 4;
L_0x1d9ba30 .part L_0x1d9b790, 0, 1;
L_0x1d9bbe0 .part L_0x1d9b790, 1, 1;
S_0x1b7de80 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1b7dcc0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1d9a010/d .functor OR 1, L_0x1d9a0d0, L_0x1d9a230, C4<0>, C4<0>;
L_0x1d9a010 .delay 1 (30000,30000,30000) L_0x1d9a010/d;
L_0x1d9a460/d .functor OR 1, L_0x1d9a570, L_0x1d9a6d0, C4<0>, C4<0>;
L_0x1d9a460 .delay 1 (30000,30000,30000) L_0x1d9a460/d;
L_0x1d9a850/d .functor OR 1, L_0x1d9a8c0, L_0x1d9aa70, C4<0>, C4<0>;
L_0x1d9a850 .delay 1 (30000,30000,30000) L_0x1d9a850/d;
v0x1b7e0d0_0 .net *"_s0", 0 0, L_0x1d9a010;  1 drivers
v0x1b7e1d0_0 .net *"_s10", 0 0, L_0x1d9a570;  1 drivers
v0x1b7e2b0_0 .net *"_s12", 0 0, L_0x1d9a6d0;  1 drivers
v0x1b7e370_0 .net *"_s14", 0 0, L_0x1d9a8c0;  1 drivers
v0x1b7e450_0 .net *"_s16", 0 0, L_0x1d9aa70;  1 drivers
v0x1b7e580_0 .net *"_s3", 0 0, L_0x1d9a0d0;  1 drivers
v0x1b7e660_0 .net *"_s5", 0 0, L_0x1d9a230;  1 drivers
v0x1b7e740_0 .net *"_s6", 0 0, L_0x1d9a460;  1 drivers
v0x1b7e820_0 .net "in", 3 0, L_0x1d9ab60;  1 drivers
v0x1b7e990_0 .net "ors", 1 0, L_0x1d9a370;  1 drivers
v0x1b7ea70_0 .net "out", 0 0, L_0x1d9a850;  1 drivers
L_0x1d9a0d0 .part L_0x1d9ab60, 0, 1;
L_0x1d9a230 .part L_0x1d9ab60, 1, 1;
L_0x1d9a370 .concat8 [ 1 1 0 0], L_0x1d9a010, L_0x1d9a460;
L_0x1d9a570 .part L_0x1d9ab60, 2, 1;
L_0x1d9a6d0 .part L_0x1d9ab60, 3, 1;
L_0x1d9a8c0 .part L_0x1d9a370, 0, 1;
L_0x1d9aa70 .part L_0x1d9a370, 1, 1;
S_0x1b7eb90 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1b7dcc0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1d9ac90/d .functor OR 1, L_0x1d9ad00, L_0x1d9ae60, C4<0>, C4<0>;
L_0x1d9ac90 .delay 1 (30000,30000,30000) L_0x1d9ac90/d;
L_0x1d9b090/d .functor OR 1, L_0x1d9b1a0, L_0x1d9b300, C4<0>, C4<0>;
L_0x1d9b090 .delay 1 (30000,30000,30000) L_0x1d9b090/d;
L_0x1d9b480/d .functor OR 1, L_0x1d9b4f0, L_0x1d9b6a0, C4<0>, C4<0>;
L_0x1d9b480 .delay 1 (30000,30000,30000) L_0x1d9b480/d;
v0x1b7ed50_0 .net *"_s0", 0 0, L_0x1d9ac90;  1 drivers
v0x1b7ee50_0 .net *"_s10", 0 0, L_0x1d9b1a0;  1 drivers
v0x1b7ef30_0 .net *"_s12", 0 0, L_0x1d9b300;  1 drivers
v0x1b7eff0_0 .net *"_s14", 0 0, L_0x1d9b4f0;  1 drivers
v0x1b7f0d0_0 .net *"_s16", 0 0, L_0x1d9b6a0;  1 drivers
v0x1b7f200_0 .net *"_s3", 0 0, L_0x1d9ad00;  1 drivers
v0x1b7f2e0_0 .net *"_s5", 0 0, L_0x1d9ae60;  1 drivers
v0x1b7f3c0_0 .net *"_s6", 0 0, L_0x1d9b090;  1 drivers
v0x1b7f4a0_0 .net "in", 3 0, L_0x1d9b8d0;  1 drivers
v0x1b7f610_0 .net "ors", 1 0, L_0x1d9afa0;  1 drivers
v0x1b7f6f0_0 .net "out", 0 0, L_0x1d9b480;  1 drivers
L_0x1d9ad00 .part L_0x1d9b8d0, 0, 1;
L_0x1d9ae60 .part L_0x1d9b8d0, 1, 1;
L_0x1d9afa0 .concat8 [ 1 1 0 0], L_0x1d9ac90, L_0x1d9b090;
L_0x1d9b1a0 .part L_0x1d9b8d0, 2, 1;
L_0x1d9b300 .part L_0x1d9b8d0, 3, 1;
L_0x1d9b4f0 .part L_0x1d9afa0, 0, 1;
L_0x1d9b6a0 .part L_0x1d9afa0, 1, 1;
S_0x1b80000 .scope module, "sltGate" "slt" 4 142, 4 101 0, S_0x1b739b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x1d97270/d .functor XNOR 1, L_0x1d9f810, L_0x1d9f970, C4<0>, C4<0>;
L_0x1d97270 .delay 1 (20000,20000,20000) L_0x1d97270/d;
L_0x1d974e0/d .functor AND 1, L_0x1d9f810, L_0x1d96160, C4<1>, C4<1>;
L_0x1d974e0 .delay 1 (30000,30000,30000) L_0x1d974e0/d;
L_0x1d97550/d .functor AND 1, L_0x1d97270, L_0x1d9fa10, C4<1>, C4<1>;
L_0x1d97550 .delay 1 (30000,30000,30000) L_0x1d97550/d;
L_0x1d976b0/d .functor OR 1, L_0x1d97550, L_0x1d974e0, C4<0>, C4<0>;
L_0x1d976b0 .delay 1 (30000,30000,30000) L_0x1d976b0/d;
v0x1b802b0_0 .net "a", 0 0, L_0x1d9f810;  alias, 1 drivers
v0x1b803a0_0 .net "a_", 0 0, L_0x1d96050;  alias, 1 drivers
v0x1b80460_0 .net "b", 0 0, L_0x1d9f970;  alias, 1 drivers
v0x1b80550_0 .net "b_", 0 0, L_0x1d96160;  alias, 1 drivers
v0x1b805f0_0 .net "carryin", 0 0, L_0x1d9fa10;  alias, 1 drivers
v0x1b80730_0 .net "eq", 0 0, L_0x1d97270;  1 drivers
v0x1b807f0_0 .net "lt", 0 0, L_0x1d974e0;  1 drivers
v0x1b808b0_0 .net "out", 0 0, L_0x1d976b0;  1 drivers
v0x1b80970_0 .net "w0", 0 0, L_0x1d97550;  1 drivers
S_0x1b80bc0 .scope module, "sub" "fullAdder" 4 140, 4 85 0, S_0x1b739b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1d97050/d .functor OR 1, L_0x1d96b50, L_0x1b81e20, C4<0>, C4<0>;
L_0x1d97050 .delay 1 (30000,30000,30000) L_0x1d97050/d;
v0x1b819b0_0 .net "a", 0 0, L_0x1d9f810;  alias, 1 drivers
v0x1b81b00_0 .net "b", 0 0, L_0x1d96160;  alias, 1 drivers
v0x1b81bc0_0 .net "c1", 0 0, L_0x1d96b50;  1 drivers
v0x1b81c60_0 .net "c2", 0 0, L_0x1b81e20;  1 drivers
v0x1b81d30_0 .net "carryin", 0 0, L_0x1d9fa10;  alias, 1 drivers
v0x1b81eb0_0 .net "carryout", 0 0, L_0x1d97050;  1 drivers
v0x1b81f50_0 .net "s1", 0 0, L_0x1d96a90;  1 drivers
v0x1b81ff0_0 .net "sum", 0 0, L_0x1d96cb0;  1 drivers
S_0x1b80e10 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1b80bc0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1d96a90/d .functor XOR 1, L_0x1d9f810, L_0x1d96160, C4<0>, C4<0>;
L_0x1d96a90 .delay 1 (30000,30000,30000) L_0x1d96a90/d;
L_0x1d96b50/d .functor AND 1, L_0x1d9f810, L_0x1d96160, C4<1>, C4<1>;
L_0x1d96b50 .delay 1 (30000,30000,30000) L_0x1d96b50/d;
v0x1b81070_0 .net "a", 0 0, L_0x1d9f810;  alias, 1 drivers
v0x1b81130_0 .net "b", 0 0, L_0x1d96160;  alias, 1 drivers
v0x1b811f0_0 .net "carryout", 0 0, L_0x1d96b50;  alias, 1 drivers
v0x1b81290_0 .net "sum", 0 0, L_0x1d96a90;  alias, 1 drivers
S_0x1b813c0 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1b80bc0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1d96cb0/d .functor XOR 1, L_0x1d96a90, L_0x1d9fa10, C4<0>, C4<0>;
L_0x1d96cb0 .delay 1 (30000,30000,30000) L_0x1d96cb0/d;
L_0x1b81e20/d .functor AND 1, L_0x1d96a90, L_0x1d9fa10, C4<1>, C4<1>;
L_0x1b81e20 .delay 1 (30000,30000,30000) L_0x1b81e20/d;
v0x1b81620_0 .net "a", 0 0, L_0x1d96a90;  alias, 1 drivers
v0x1b816f0_0 .net "b", 0 0, L_0x1d9fa10;  alias, 1 drivers
v0x1b81790_0 .net "carryout", 0 0, L_0x1b81e20;  alias, 1 drivers
v0x1b81860_0 .net "sum", 0 0, L_0x1d96cb0;  alias, 1 drivers
S_0x1b83410 .scope generate, "genblk2" "genblk2" 3 45, 3 45 0, S_0x1b73690;
 .timescale -9 -12;
L_0x7f72592da498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f72592da4e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1d95cb0/d .functor OR 1, L_0x7f72592da498, L_0x7f72592da4e0, C4<0>, C4<0>;
L_0x1d95cb0 .delay 1 (30000,30000,30000) L_0x1d95cb0/d;
v0x1b83600_0 .net/2u *"_s0", 0 0, L_0x7f72592da498;  1 drivers
v0x1b836e0_0 .net/2u *"_s2", 0 0, L_0x7f72592da4e0;  1 drivers
S_0x1b837c0 .scope generate, "alu_slices[5]" "alu_slices[5]" 3 37, 3 37 0, S_0x1a570b0;
 .timescale -9 -12;
P_0x1b839d0 .param/l "i" 0 3 37, +C4<0101>;
S_0x1b83a90 .scope module, "alu1_inst" "alu1" 3 38, 4 124 0, S_0x1b837c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x1d9fb50/d .functor NOT 1, L_0x1daa3a0, C4<0>, C4<0>, C4<0>;
L_0x1d9fb50 .delay 1 (10000,10000,10000) L_0x1d9fb50/d;
L_0x1d9fd20/d .functor NOT 1, L_0x1daa590, C4<0>, C4<0>, C4<0>;
L_0x1d9fd20 .delay 1 (10000,10000,10000) L_0x1d9fd20/d;
L_0x1da0cd0/d .functor XOR 1, L_0x1daa3a0, L_0x1daa590, C4<0>, C4<0>;
L_0x1da0cd0 .delay 1 (30000,30000,30000) L_0x1da0cd0/d;
L_0x7f72592da528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f72592da570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1da1380/d .functor OR 1, L_0x7f72592da528, L_0x7f72592da570, C4<0>, C4<0>;
L_0x1da1380 .delay 1 (30000,30000,30000) L_0x1da1380/d;
L_0x1da1580/d .functor AND 1, L_0x1daa3a0, L_0x1daa590, C4<1>, C4<1>;
L_0x1da1580 .delay 1 (30000,30000,30000) L_0x1da1580/d;
L_0x1da1640/d .functor NAND 1, L_0x1daa3a0, L_0x1daa590, C4<1>, C4<1>;
L_0x1da1640 .delay 1 (20000,20000,20000) L_0x1da1640/d;
L_0x1da17a0/d .functor XOR 1, L_0x1daa3a0, L_0x1daa590, C4<0>, C4<0>;
L_0x1da17a0 .delay 1 (20000,20000,20000) L_0x1da17a0/d;
L_0x1da1c50/d .functor OR 1, L_0x1daa3a0, L_0x1daa590, C4<0>, C4<0>;
L_0x1da1c50 .delay 1 (30000,30000,30000) L_0x1da1c50/d;
L_0x1daa2a0/d .functor NOT 1, L_0x1da55c0, C4<0>, C4<0>, C4<0>;
L_0x1daa2a0 .delay 1 (10000,10000,10000) L_0x1daa2a0/d;
v0x1b921d0_0 .net "A", 0 0, L_0x1daa3a0;  1 drivers
v0x1b92290_0 .net "A_", 0 0, L_0x1d9fb50;  1 drivers
v0x1b92350_0 .net "B", 0 0, L_0x1daa590;  1 drivers
v0x1b92420_0 .net "B_", 0 0, L_0x1d9fd20;  1 drivers
v0x1b924c0_0 .net *"_s12", 0 0, L_0x1da1380;  1 drivers
v0x1b925b0_0 .net/2s *"_s14", 0 0, L_0x7f72592da528;  1 drivers
v0x1b92670_0 .net/2s *"_s16", 0 0, L_0x7f72592da570;  1 drivers
v0x1b92750_0 .net *"_s18", 0 0, L_0x1da1580;  1 drivers
v0x1b92830_0 .net *"_s20", 0 0, L_0x1da1640;  1 drivers
v0x1b929a0_0 .net *"_s22", 0 0, L_0x1da17a0;  1 drivers
v0x1b92a80_0 .net *"_s24", 0 0, L_0x1da1c50;  1 drivers
o0x7f7259361d58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x1b92b60_0 name=_s30
o0x7f7259361d88 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0x1b92c40_0 name=_s32
v0x1b92d20_0 .net *"_s8", 0 0, L_0x1da0cd0;  1 drivers
v0x1b92e00_0 .net "carryin", 0 0, L_0x1daa630;  1 drivers
v0x1b92ea0_0 .net "carryout", 0 0, L_0x1da9f40;  1 drivers
v0x1b92f40_0 .net "carryouts", 7 0, L_0x1ebf380;  1 drivers
v0x1b930f0_0 .net "command", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1b93190_0 .net "result", 0 0, L_0x1da55c0;  1 drivers
v0x1b93280_0 .net "results", 7 0, L_0x1da1a20;  1 drivers
v0x1b93390_0 .net "zero", 0 0, L_0x1daa2a0;  1 drivers
LS_0x1da1a20_0_0 .concat8 [ 1 1 1 1], L_0x1da01f0, L_0x1da0820, L_0x1da0cd0, L_0x1da1380;
LS_0x1da1a20_0_4 .concat8 [ 1 1 1 1], L_0x1da1580, L_0x1da1640, L_0x1da17a0, L_0x1da1c50;
L_0x1da1a20 .concat8 [ 4 4 0 0], LS_0x1da1a20_0_0, LS_0x1da1a20_0_4;
LS_0x1ebf380_0_0 .concat [ 1 1 1 1], L_0x1da04a0, L_0x1da0b70, o0x7f7259361d58, L_0x1da11d0;
LS_0x1ebf380_0_4 .concat [ 4 0 0 0], o0x7f7259361d88;
L_0x1ebf380 .concat [ 4 4 0 0], LS_0x1ebf380_0_0, LS_0x1ebf380_0_4;
S_0x1b83d10 .scope module, "adder" "fullAdder" 4 139, 4 85 0, S_0x1b83a90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1da04a0/d .functor OR 1, L_0x1d9ff80, L_0x1da0340, C4<0>, C4<0>;
L_0x1da04a0 .delay 1 (30000,30000,30000) L_0x1da04a0/d;
v0x1b84b40_0 .net "a", 0 0, L_0x1daa3a0;  alias, 1 drivers
v0x1b84c00_0 .net "b", 0 0, L_0x1daa590;  alias, 1 drivers
v0x1b84cd0_0 .net "c1", 0 0, L_0x1d9ff80;  1 drivers
v0x1b84dd0_0 .net "c2", 0 0, L_0x1da0340;  1 drivers
v0x1b84ea0_0 .net "carryin", 0 0, L_0x1daa630;  alias, 1 drivers
v0x1b84f90_0 .net "carryout", 0 0, L_0x1da04a0;  1 drivers
v0x1b85030_0 .net "s1", 0 0, L_0x1d9ff10;  1 drivers
v0x1b85120_0 .net "sum", 0 0, L_0x1da01f0;  1 drivers
S_0x1b83f80 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1b83d10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1d9ff10/d .functor XOR 1, L_0x1daa3a0, L_0x1daa590, C4<0>, C4<0>;
L_0x1d9ff10 .delay 1 (30000,30000,30000) L_0x1d9ff10/d;
L_0x1d9ff80/d .functor AND 1, L_0x1daa3a0, L_0x1daa590, C4<1>, C4<1>;
L_0x1d9ff80 .delay 1 (30000,30000,30000) L_0x1d9ff80/d;
v0x1b841e0_0 .net "a", 0 0, L_0x1daa3a0;  alias, 1 drivers
v0x1b842c0_0 .net "b", 0 0, L_0x1daa590;  alias, 1 drivers
v0x1b84380_0 .net "carryout", 0 0, L_0x1d9ff80;  alias, 1 drivers
v0x1b84420_0 .net "sum", 0 0, L_0x1d9ff10;  alias, 1 drivers
S_0x1b84560 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1b83d10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1da01f0/d .functor XOR 1, L_0x1d9ff10, L_0x1daa630, C4<0>, C4<0>;
L_0x1da01f0 .delay 1 (30000,30000,30000) L_0x1da01f0/d;
L_0x1da0340/d .functor AND 1, L_0x1d9ff10, L_0x1daa630, C4<1>, C4<1>;
L_0x1da0340 .delay 1 (30000,30000,30000) L_0x1da0340/d;
v0x1b847c0_0 .net "a", 0 0, L_0x1d9ff10;  alias, 1 drivers
v0x1b84860_0 .net "b", 0 0, L_0x1daa630;  alias, 1 drivers
v0x1b84900_0 .net "carryout", 0 0, L_0x1da0340;  alias, 1 drivers
v0x1b849d0_0 .net "sum", 0 0, L_0x1da01f0;  alias, 1 drivers
S_0x1b851f0 .scope module, "cMux" "unaryMultiplexor" 4 149, 4 69 0, S_0x1b83a90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1b8a5f0_0 .net "ands", 7 0, L_0x1da7000;  1 drivers
v0x1b8a700_0 .net "in", 7 0, L_0x1ebf380;  alias, 1 drivers
v0x1b8a7c0_0 .net "out", 0 0, L_0x1da9f40;  alias, 1 drivers
v0x1b8a890_0 .net "sel", 7 0, v0x1d6daa0_0;  alias, 1 drivers
S_0x1b85410 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x1b851f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x1b87b40_0 .net "A", 7 0, L_0x1ebf380;  alias, 1 drivers
v0x1b87c40_0 .net "B", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1b87d00_0 .net *"_s0", 0 0, L_0x1da5920;  1 drivers
v0x1b87dc0_0 .net *"_s12", 0 0, L_0x1da6290;  1 drivers
v0x1b87ea0_0 .net *"_s16", 0 0, L_0x1da65f0;  1 drivers
v0x1b87fd0_0 .net *"_s20", 0 0, L_0x1da6900;  1 drivers
v0x1b880b0_0 .net *"_s24", 0 0, L_0x1da6cf0;  1 drivers
v0x1b88190_0 .net *"_s28", 0 0, L_0x1da6c80;  1 drivers
v0x1b88270_0 .net *"_s4", 0 0, L_0x1da5c30;  1 drivers
v0x1b883e0_0 .net *"_s8", 0 0, L_0x1da5f80;  1 drivers
v0x1b884c0_0 .net "out", 7 0, L_0x1da7000;  alias, 1 drivers
L_0x1da59e0 .part L_0x1ebf380, 0, 1;
L_0x1da5b40 .part v0x1d6daa0_0, 0, 1;
L_0x1da5cf0 .part L_0x1ebf380, 1, 1;
L_0x1da5ee0 .part v0x1d6daa0_0, 1, 1;
L_0x1da6040 .part L_0x1ebf380, 2, 1;
L_0x1da61a0 .part v0x1d6daa0_0, 2, 1;
L_0x1da6350 .part L_0x1ebf380, 3, 1;
L_0x1da64b0 .part v0x1d6daa0_0, 3, 1;
L_0x1da66b0 .part L_0x1ebf380, 4, 1;
L_0x1da6810 .part v0x1d6daa0_0, 4, 1;
L_0x1da6970 .part L_0x1ebf380, 5, 1;
L_0x1da6be0 .part v0x1d6daa0_0, 5, 1;
L_0x1da6db0 .part L_0x1ebf380, 6, 1;
L_0x1da6f10 .part v0x1d6daa0_0, 6, 1;
LS_0x1da7000_0_0 .concat8 [ 1 1 1 1], L_0x1da5920, L_0x1da5c30, L_0x1da5f80, L_0x1da6290;
LS_0x1da7000_0_4 .concat8 [ 1 1 1 1], L_0x1da65f0, L_0x1da6900, L_0x1da6cf0, L_0x1da6c80;
L_0x1da7000 .concat8 [ 4 4 0 0], LS_0x1da7000_0_0, LS_0x1da7000_0_4;
L_0x1da73c0 .part L_0x1ebf380, 7, 1;
L_0x1da75b0 .part v0x1d6daa0_0, 7, 1;
S_0x1b85670 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x1b85410;
 .timescale -9 -12;
P_0x1b85880 .param/l "i" 0 4 54, +C4<00>;
L_0x1da5920/d .functor AND 1, L_0x1da59e0, L_0x1da5b40, C4<1>, C4<1>;
L_0x1da5920 .delay 1 (30000,30000,30000) L_0x1da5920/d;
v0x1b85960_0 .net *"_s0", 0 0, L_0x1da59e0;  1 drivers
v0x1b85a40_0 .net *"_s1", 0 0, L_0x1da5b40;  1 drivers
S_0x1b85b20 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x1b85410;
 .timescale -9 -12;
P_0x1b85d30 .param/l "i" 0 4 54, +C4<01>;
L_0x1da5c30/d .functor AND 1, L_0x1da5cf0, L_0x1da5ee0, C4<1>, C4<1>;
L_0x1da5c30 .delay 1 (30000,30000,30000) L_0x1da5c30/d;
v0x1b85df0_0 .net *"_s0", 0 0, L_0x1da5cf0;  1 drivers
v0x1b85ed0_0 .net *"_s1", 0 0, L_0x1da5ee0;  1 drivers
S_0x1b85fb0 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x1b85410;
 .timescale -9 -12;
P_0x1b861c0 .param/l "i" 0 4 54, +C4<010>;
L_0x1da5f80/d .functor AND 1, L_0x1da6040, L_0x1da61a0, C4<1>, C4<1>;
L_0x1da5f80 .delay 1 (30000,30000,30000) L_0x1da5f80/d;
v0x1b86260_0 .net *"_s0", 0 0, L_0x1da6040;  1 drivers
v0x1b86340_0 .net *"_s1", 0 0, L_0x1da61a0;  1 drivers
S_0x1b86420 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x1b85410;
 .timescale -9 -12;
P_0x1b86630 .param/l "i" 0 4 54, +C4<011>;
L_0x1da6290/d .functor AND 1, L_0x1da6350, L_0x1da64b0, C4<1>, C4<1>;
L_0x1da6290 .delay 1 (30000,30000,30000) L_0x1da6290/d;
v0x1b866f0_0 .net *"_s0", 0 0, L_0x1da6350;  1 drivers
v0x1b867d0_0 .net *"_s1", 0 0, L_0x1da64b0;  1 drivers
S_0x1b868b0 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x1b85410;
 .timescale -9 -12;
P_0x1b86b10 .param/l "i" 0 4 54, +C4<0100>;
L_0x1da65f0/d .functor AND 1, L_0x1da66b0, L_0x1da6810, C4<1>, C4<1>;
L_0x1da65f0 .delay 1 (30000,30000,30000) L_0x1da65f0/d;
v0x1b86bd0_0 .net *"_s0", 0 0, L_0x1da66b0;  1 drivers
v0x1b86cb0_0 .net *"_s1", 0 0, L_0x1da6810;  1 drivers
S_0x1b86d90 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x1b85410;
 .timescale -9 -12;
P_0x1b86fa0 .param/l "i" 0 4 54, +C4<0101>;
L_0x1da6900/d .functor AND 1, L_0x1da6970, L_0x1da6be0, C4<1>, C4<1>;
L_0x1da6900 .delay 1 (30000,30000,30000) L_0x1da6900/d;
v0x1b87060_0 .net *"_s0", 0 0, L_0x1da6970;  1 drivers
v0x1b87140_0 .net *"_s1", 0 0, L_0x1da6be0;  1 drivers
S_0x1b87220 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x1b85410;
 .timescale -9 -12;
P_0x1b87430 .param/l "i" 0 4 54, +C4<0110>;
L_0x1da6cf0/d .functor AND 1, L_0x1da6db0, L_0x1da6f10, C4<1>, C4<1>;
L_0x1da6cf0 .delay 1 (30000,30000,30000) L_0x1da6cf0/d;
v0x1b874f0_0 .net *"_s0", 0 0, L_0x1da6db0;  1 drivers
v0x1b875d0_0 .net *"_s1", 0 0, L_0x1da6f10;  1 drivers
S_0x1b876b0 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x1b85410;
 .timescale -9 -12;
P_0x1b878c0 .param/l "i" 0 4 54, +C4<0111>;
L_0x1da6c80/d .functor AND 1, L_0x1da73c0, L_0x1da75b0, C4<1>, C4<1>;
L_0x1da6c80 .delay 1 (30000,30000,30000) L_0x1da6c80/d;
v0x1b87980_0 .net *"_s0", 0 0, L_0x1da73c0;  1 drivers
v0x1b87a60_0 .net *"_s1", 0 0, L_0x1da75b0;  1 drivers
S_0x1b88620 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x1b851f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1da9f40/d .functor OR 1, L_0x1daa000, L_0x1daa1b0, C4<0>, C4<0>;
L_0x1da9f40 .delay 1 (30000,30000,30000) L_0x1da9f40/d;
v0x1b8a180_0 .net *"_s10", 0 0, L_0x1daa000;  1 drivers
v0x1b8a260_0 .net *"_s12", 0 0, L_0x1daa1b0;  1 drivers
v0x1b8a340_0 .net "in", 7 0, L_0x1da7000;  alias, 1 drivers
v0x1b8a410_0 .net "ors", 1 0, L_0x1da9d60;  1 drivers
v0x1b8a4d0_0 .net "out", 0 0, L_0x1da9f40;  alias, 1 drivers
L_0x1cf2800 .part L_0x1da7000, 0, 4;
L_0x1da9d60 .concat8 [ 1 1 0 0], L_0x1cf24f0, L_0x1da9a50;
L_0x1da9ea0 .part L_0x1da7000, 4, 4;
L_0x1daa000 .part L_0x1da9d60, 0, 1;
L_0x1daa1b0 .part L_0x1da9d60, 1, 1;
S_0x1b887e0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1b88620;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1da3540/d .functor OR 1, L_0x1cf1d70, L_0x1cf1ed0, C4<0>, C4<0>;
L_0x1da3540 .delay 1 (30000,30000,30000) L_0x1da3540/d;
L_0x1cf2100/d .functor OR 1, L_0x1cf2210, L_0x1cf2370, C4<0>, C4<0>;
L_0x1cf2100 .delay 1 (30000,30000,30000) L_0x1cf2100/d;
L_0x1cf24f0/d .functor OR 1, L_0x1cf2560, L_0x1cf2710, C4<0>, C4<0>;
L_0x1cf24f0 .delay 1 (30000,30000,30000) L_0x1cf24f0/d;
v0x1b88a30_0 .net *"_s0", 0 0, L_0x1da3540;  1 drivers
v0x1b88b30_0 .net *"_s10", 0 0, L_0x1cf2210;  1 drivers
v0x1b88c10_0 .net *"_s12", 0 0, L_0x1cf2370;  1 drivers
v0x1b88cd0_0 .net *"_s14", 0 0, L_0x1cf2560;  1 drivers
v0x1b88db0_0 .net *"_s16", 0 0, L_0x1cf2710;  1 drivers
v0x1b88ee0_0 .net *"_s3", 0 0, L_0x1cf1d70;  1 drivers
v0x1b88fc0_0 .net *"_s5", 0 0, L_0x1cf1ed0;  1 drivers
v0x1b89080_0 .net *"_s6", 0 0, L_0x1cf2100;  1 drivers
v0x1b89160_0 .net "in", 3 0, L_0x1cf2800;  1 drivers
v0x1b892d0_0 .net "ors", 1 0, L_0x1cf2010;  1 drivers
v0x1b893b0_0 .net "out", 0 0, L_0x1cf24f0;  1 drivers
L_0x1cf1d70 .part L_0x1cf2800, 0, 1;
L_0x1cf1ed0 .part L_0x1cf2800, 1, 1;
L_0x1cf2010 .concat8 [ 1 1 0 0], L_0x1da3540, L_0x1cf2100;
L_0x1cf2210 .part L_0x1cf2800, 2, 1;
L_0x1cf2370 .part L_0x1cf2800, 3, 1;
L_0x1cf2560 .part L_0x1cf2010, 0, 1;
L_0x1cf2710 .part L_0x1cf2010, 1, 1;
S_0x1b894d0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1b88620;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1cf2930/d .functor OR 1, L_0x1cf29a0, L_0x1cf2b00, C4<0>, C4<0>;
L_0x1cf2930 .delay 1 (30000,30000,30000) L_0x1cf2930/d;
L_0x1da96b0/d .functor OR 1, L_0x1da9770, L_0x1da98d0, C4<0>, C4<0>;
L_0x1da96b0 .delay 1 (30000,30000,30000) L_0x1da96b0/d;
L_0x1da9a50/d .functor OR 1, L_0x1da9ac0, L_0x1da9c70, C4<0>, C4<0>;
L_0x1da9a50 .delay 1 (30000,30000,30000) L_0x1da9a50/d;
v0x1b89690_0 .net *"_s0", 0 0, L_0x1cf2930;  1 drivers
v0x1b89790_0 .net *"_s10", 0 0, L_0x1da9770;  1 drivers
v0x1b89870_0 .net *"_s12", 0 0, L_0x1da98d0;  1 drivers
v0x1b89960_0 .net *"_s14", 0 0, L_0x1da9ac0;  1 drivers
v0x1b89a40_0 .net *"_s16", 0 0, L_0x1da9c70;  1 drivers
v0x1b89b70_0 .net *"_s3", 0 0, L_0x1cf29a0;  1 drivers
v0x1b89c50_0 .net *"_s5", 0 0, L_0x1cf2b00;  1 drivers
v0x1b89d30_0 .net *"_s6", 0 0, L_0x1da96b0;  1 drivers
v0x1b89e10_0 .net "in", 3 0, L_0x1da9ea0;  1 drivers
v0x1b89f80_0 .net "ors", 1 0, L_0x1cf2c40;  1 drivers
v0x1b8a060_0 .net "out", 0 0, L_0x1da9a50;  1 drivers
L_0x1cf29a0 .part L_0x1da9ea0, 0, 1;
L_0x1cf2b00 .part L_0x1da9ea0, 1, 1;
L_0x1cf2c40 .concat8 [ 1 1 0 0], L_0x1cf2930, L_0x1da96b0;
L_0x1da9770 .part L_0x1da9ea0, 2, 1;
L_0x1da98d0 .part L_0x1da9ea0, 3, 1;
L_0x1da9ac0 .part L_0x1cf2c40, 0, 1;
L_0x1da9c70 .part L_0x1cf2c40, 1, 1;
S_0x1b8a970 .scope module, "resMux" "unaryMultiplexor" 4 148, 4 69 0, S_0x1b83a90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1b8fda0_0 .net "ands", 7 0, L_0x1da35c0;  1 drivers
v0x1b8feb0_0 .net "in", 7 0, L_0x1da1a20;  alias, 1 drivers
v0x1b8ff70_0 .net "out", 0 0, L_0x1da55c0;  alias, 1 drivers
v0x1b90040_0 .net "sel", 7 0, v0x1d6daa0_0;  alias, 1 drivers
S_0x1b8abc0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x1b8a970;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x1b8d300_0 .net "A", 7 0, L_0x1da1a20;  alias, 1 drivers
v0x1b8d400_0 .net "B", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1b8d4c0_0 .net *"_s0", 0 0, L_0x1da1db0;  1 drivers
v0x1b8d580_0 .net *"_s12", 0 0, L_0x1da2770;  1 drivers
v0x1b8d660_0 .net *"_s16", 0 0, L_0x1da2ad0;  1 drivers
v0x1b8d790_0 .net *"_s20", 0 0, L_0x1da2f00;  1 drivers
v0x1b8d870_0 .net *"_s24", 0 0, L_0x1da3230;  1 drivers
v0x1b8d950_0 .net *"_s28", 0 0, L_0x1da31c0;  1 drivers
v0x1b8da30_0 .net *"_s4", 0 0, L_0x1da2150;  1 drivers
v0x1b8dba0_0 .net *"_s8", 0 0, L_0x1da2460;  1 drivers
v0x1b8dc80_0 .net "out", 7 0, L_0x1da35c0;  alias, 1 drivers
L_0x1da1ec0 .part L_0x1da1a20, 0, 1;
L_0x1da20b0 .part v0x1d6daa0_0, 0, 1;
L_0x1da2210 .part L_0x1da1a20, 1, 1;
L_0x1da2370 .part v0x1d6daa0_0, 1, 1;
L_0x1da2520 .part L_0x1da1a20, 2, 1;
L_0x1da2680 .part v0x1d6daa0_0, 2, 1;
L_0x1da2830 .part L_0x1da1a20, 3, 1;
L_0x1da2990 .part v0x1d6daa0_0, 3, 1;
L_0x1da2b90 .part L_0x1da1a20, 4, 1;
L_0x1da2e00 .part v0x1d6daa0_0, 4, 1;
L_0x1da2f70 .part L_0x1da1a20, 5, 1;
L_0x1da30d0 .part v0x1d6daa0_0, 5, 1;
L_0x1da32f0 .part L_0x1da1a20, 6, 1;
L_0x1da3450 .part v0x1d6daa0_0, 6, 1;
LS_0x1da35c0_0_0 .concat8 [ 1 1 1 1], L_0x1da1db0, L_0x1da2150, L_0x1da2460, L_0x1da2770;
LS_0x1da35c0_0_4 .concat8 [ 1 1 1 1], L_0x1da2ad0, L_0x1da2f00, L_0x1da3230, L_0x1da31c0;
L_0x1da35c0 .concat8 [ 4 4 0 0], LS_0x1da35c0_0_0, LS_0x1da35c0_0_4;
L_0x1da3980 .part L_0x1da1a20, 7, 1;
L_0x1da3b70 .part v0x1d6daa0_0, 7, 1;
S_0x1b8ae00 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x1b8abc0;
 .timescale -9 -12;
P_0x1b8b010 .param/l "i" 0 4 54, +C4<00>;
L_0x1da1db0/d .functor AND 1, L_0x1da1ec0, L_0x1da20b0, C4<1>, C4<1>;
L_0x1da1db0 .delay 1 (30000,30000,30000) L_0x1da1db0/d;
v0x1b8b0f0_0 .net *"_s0", 0 0, L_0x1da1ec0;  1 drivers
v0x1b8b1d0_0 .net *"_s1", 0 0, L_0x1da20b0;  1 drivers
S_0x1b8b2b0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x1b8abc0;
 .timescale -9 -12;
P_0x1b8b4c0 .param/l "i" 0 4 54, +C4<01>;
L_0x1da2150/d .functor AND 1, L_0x1da2210, L_0x1da2370, C4<1>, C4<1>;
L_0x1da2150 .delay 1 (30000,30000,30000) L_0x1da2150/d;
v0x1b8b580_0 .net *"_s0", 0 0, L_0x1da2210;  1 drivers
v0x1b8b660_0 .net *"_s1", 0 0, L_0x1da2370;  1 drivers
S_0x1b8b740 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x1b8abc0;
 .timescale -9 -12;
P_0x1b8b980 .param/l "i" 0 4 54, +C4<010>;
L_0x1da2460/d .functor AND 1, L_0x1da2520, L_0x1da2680, C4<1>, C4<1>;
L_0x1da2460 .delay 1 (30000,30000,30000) L_0x1da2460/d;
v0x1b8ba20_0 .net *"_s0", 0 0, L_0x1da2520;  1 drivers
v0x1b8bb00_0 .net *"_s1", 0 0, L_0x1da2680;  1 drivers
S_0x1b8bbe0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x1b8abc0;
 .timescale -9 -12;
P_0x1b8bdf0 .param/l "i" 0 4 54, +C4<011>;
L_0x1da2770/d .functor AND 1, L_0x1da2830, L_0x1da2990, C4<1>, C4<1>;
L_0x1da2770 .delay 1 (30000,30000,30000) L_0x1da2770/d;
v0x1b8beb0_0 .net *"_s0", 0 0, L_0x1da2830;  1 drivers
v0x1b8bf90_0 .net *"_s1", 0 0, L_0x1da2990;  1 drivers
S_0x1b8c070 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x1b8abc0;
 .timescale -9 -12;
P_0x1b8c2d0 .param/l "i" 0 4 54, +C4<0100>;
L_0x1da2ad0/d .functor AND 1, L_0x1da2b90, L_0x1da2e00, C4<1>, C4<1>;
L_0x1da2ad0 .delay 1 (30000,30000,30000) L_0x1da2ad0/d;
v0x1b8c390_0 .net *"_s0", 0 0, L_0x1da2b90;  1 drivers
v0x1b8c470_0 .net *"_s1", 0 0, L_0x1da2e00;  1 drivers
S_0x1b8c550 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x1b8abc0;
 .timescale -9 -12;
P_0x1b8c760 .param/l "i" 0 4 54, +C4<0101>;
L_0x1da2f00/d .functor AND 1, L_0x1da2f70, L_0x1da30d0, C4<1>, C4<1>;
L_0x1da2f00 .delay 1 (30000,30000,30000) L_0x1da2f00/d;
v0x1b8c820_0 .net *"_s0", 0 0, L_0x1da2f70;  1 drivers
v0x1b8c900_0 .net *"_s1", 0 0, L_0x1da30d0;  1 drivers
S_0x1b8c9e0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x1b8abc0;
 .timescale -9 -12;
P_0x1b8cbf0 .param/l "i" 0 4 54, +C4<0110>;
L_0x1da3230/d .functor AND 1, L_0x1da32f0, L_0x1da3450, C4<1>, C4<1>;
L_0x1da3230 .delay 1 (30000,30000,30000) L_0x1da3230/d;
v0x1b8ccb0_0 .net *"_s0", 0 0, L_0x1da32f0;  1 drivers
v0x1b8cd90_0 .net *"_s1", 0 0, L_0x1da3450;  1 drivers
S_0x1b8ce70 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x1b8abc0;
 .timescale -9 -12;
P_0x1b8d080 .param/l "i" 0 4 54, +C4<0111>;
L_0x1da31c0/d .functor AND 1, L_0x1da3980, L_0x1da3b70, C4<1>, C4<1>;
L_0x1da31c0 .delay 1 (30000,30000,30000) L_0x1da31c0/d;
v0x1b8d140_0 .net *"_s0", 0 0, L_0x1da3980;  1 drivers
v0x1b8d220_0 .net *"_s1", 0 0, L_0x1da3b70;  1 drivers
S_0x1b8dde0 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x1b8a970;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1da55c0/d .functor OR 1, L_0x1da5680, L_0x1da5830, C4<0>, C4<0>;
L_0x1da55c0 .delay 1 (30000,30000,30000) L_0x1da55c0/d;
v0x1b8f930_0 .net *"_s10", 0 0, L_0x1da5680;  1 drivers
v0x1b8fa10_0 .net *"_s12", 0 0, L_0x1da5830;  1 drivers
v0x1b8faf0_0 .net "in", 7 0, L_0x1da35c0;  alias, 1 drivers
v0x1b8fbc0_0 .net "ors", 1 0, L_0x1da53e0;  1 drivers
v0x1b8fc80_0 .net "out", 0 0, L_0x1da55c0;  alias, 1 drivers
L_0x1da47b0 .part L_0x1da35c0, 0, 4;
L_0x1da53e0 .concat8 [ 1 1 0 0], L_0x1da44a0, L_0x1da50d0;
L_0x1da5520 .part L_0x1da35c0, 4, 4;
L_0x1da5680 .part L_0x1da53e0, 0, 1;
L_0x1da5830 .part L_0x1da53e0, 1, 1;
S_0x1b8dfa0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1b8dde0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1da3c60/d .functor OR 1, L_0x1da3d20, L_0x1da3e80, C4<0>, C4<0>;
L_0x1da3c60 .delay 1 (30000,30000,30000) L_0x1da3c60/d;
L_0x1da40b0/d .functor OR 1, L_0x1da41c0, L_0x1da4320, C4<0>, C4<0>;
L_0x1da40b0 .delay 1 (30000,30000,30000) L_0x1da40b0/d;
L_0x1da44a0/d .functor OR 1, L_0x1da4510, L_0x1da46c0, C4<0>, C4<0>;
L_0x1da44a0 .delay 1 (30000,30000,30000) L_0x1da44a0/d;
v0x1b8e1f0_0 .net *"_s0", 0 0, L_0x1da3c60;  1 drivers
v0x1b8e2f0_0 .net *"_s10", 0 0, L_0x1da41c0;  1 drivers
v0x1b8e3d0_0 .net *"_s12", 0 0, L_0x1da4320;  1 drivers
v0x1b8e490_0 .net *"_s14", 0 0, L_0x1da4510;  1 drivers
v0x1b8e570_0 .net *"_s16", 0 0, L_0x1da46c0;  1 drivers
v0x1b8e6a0_0 .net *"_s3", 0 0, L_0x1da3d20;  1 drivers
v0x1b8e780_0 .net *"_s5", 0 0, L_0x1da3e80;  1 drivers
v0x1b8e860_0 .net *"_s6", 0 0, L_0x1da40b0;  1 drivers
v0x1b8e940_0 .net "in", 3 0, L_0x1da47b0;  1 drivers
v0x1b8eab0_0 .net "ors", 1 0, L_0x1da3fc0;  1 drivers
v0x1b8eb90_0 .net "out", 0 0, L_0x1da44a0;  1 drivers
L_0x1da3d20 .part L_0x1da47b0, 0, 1;
L_0x1da3e80 .part L_0x1da47b0, 1, 1;
L_0x1da3fc0 .concat8 [ 1 1 0 0], L_0x1da3c60, L_0x1da40b0;
L_0x1da41c0 .part L_0x1da47b0, 2, 1;
L_0x1da4320 .part L_0x1da47b0, 3, 1;
L_0x1da4510 .part L_0x1da3fc0, 0, 1;
L_0x1da46c0 .part L_0x1da3fc0, 1, 1;
S_0x1b8ecb0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1b8dde0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1da48e0/d .functor OR 1, L_0x1da4950, L_0x1da4ab0, C4<0>, C4<0>;
L_0x1da48e0 .delay 1 (30000,30000,30000) L_0x1da48e0/d;
L_0x1da4ce0/d .functor OR 1, L_0x1da4df0, L_0x1da4f50, C4<0>, C4<0>;
L_0x1da4ce0 .delay 1 (30000,30000,30000) L_0x1da4ce0/d;
L_0x1da50d0/d .functor OR 1, L_0x1da5140, L_0x1da52f0, C4<0>, C4<0>;
L_0x1da50d0 .delay 1 (30000,30000,30000) L_0x1da50d0/d;
v0x1b8ee70_0 .net *"_s0", 0 0, L_0x1da48e0;  1 drivers
v0x1b8ef70_0 .net *"_s10", 0 0, L_0x1da4df0;  1 drivers
v0x1b8f050_0 .net *"_s12", 0 0, L_0x1da4f50;  1 drivers
v0x1b8f110_0 .net *"_s14", 0 0, L_0x1da5140;  1 drivers
v0x1b8f1f0_0 .net *"_s16", 0 0, L_0x1da52f0;  1 drivers
v0x1b8f320_0 .net *"_s3", 0 0, L_0x1da4950;  1 drivers
v0x1b8f400_0 .net *"_s5", 0 0, L_0x1da4ab0;  1 drivers
v0x1b8f4e0_0 .net *"_s6", 0 0, L_0x1da4ce0;  1 drivers
v0x1b8f5c0_0 .net "in", 3 0, L_0x1da5520;  1 drivers
v0x1b8f730_0 .net "ors", 1 0, L_0x1da4bf0;  1 drivers
v0x1b8f810_0 .net "out", 0 0, L_0x1da50d0;  1 drivers
L_0x1da4950 .part L_0x1da5520, 0, 1;
L_0x1da4ab0 .part L_0x1da5520, 1, 1;
L_0x1da4bf0 .concat8 [ 1 1 0 0], L_0x1da48e0, L_0x1da4ce0;
L_0x1da4df0 .part L_0x1da5520, 2, 1;
L_0x1da4f50 .part L_0x1da5520, 3, 1;
L_0x1da5140 .part L_0x1da4bf0, 0, 1;
L_0x1da52f0 .part L_0x1da4bf0, 1, 1;
S_0x1b90120 .scope module, "sltGate" "slt" 4 142, 4 101 0, S_0x1b83a90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x1da0d90/d .functor XNOR 1, L_0x1daa3a0, L_0x1daa590, C4<0>, C4<0>;
L_0x1da0d90 .delay 1 (20000,20000,20000) L_0x1da0d90/d;
L_0x1da1000/d .functor AND 1, L_0x1daa3a0, L_0x1d9fd20, C4<1>, C4<1>;
L_0x1da1000 .delay 1 (30000,30000,30000) L_0x1da1000/d;
L_0x1da1070/d .functor AND 1, L_0x1da0d90, L_0x1daa630, C4<1>, C4<1>;
L_0x1da1070 .delay 1 (30000,30000,30000) L_0x1da1070/d;
L_0x1da11d0/d .functor OR 1, L_0x1da1070, L_0x1da1000, C4<0>, C4<0>;
L_0x1da11d0 .delay 1 (30000,30000,30000) L_0x1da11d0/d;
v0x1b903d0_0 .net "a", 0 0, L_0x1daa3a0;  alias, 1 drivers
v0x1b904c0_0 .net "a_", 0 0, L_0x1d9fb50;  alias, 1 drivers
v0x1b90580_0 .net "b", 0 0, L_0x1daa590;  alias, 1 drivers
v0x1b90670_0 .net "b_", 0 0, L_0x1d9fd20;  alias, 1 drivers
v0x1b90710_0 .net "carryin", 0 0, L_0x1daa630;  alias, 1 drivers
v0x1b90850_0 .net "eq", 0 0, L_0x1da0d90;  1 drivers
v0x1b90910_0 .net "lt", 0 0, L_0x1da1000;  1 drivers
v0x1b909d0_0 .net "out", 0 0, L_0x1da11d0;  1 drivers
v0x1b90a90_0 .net "w0", 0 0, L_0x1da1070;  1 drivers
S_0x1b90ce0 .scope module, "sub" "fullAdder" 4 140, 4 85 0, S_0x1b83a90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1da0b70/d .functor OR 1, L_0x1da06c0, L_0x1b91f40, C4<0>, C4<0>;
L_0x1da0b70 .delay 1 (30000,30000,30000) L_0x1da0b70/d;
v0x1b91ad0_0 .net "a", 0 0, L_0x1daa3a0;  alias, 1 drivers
v0x1b91c20_0 .net "b", 0 0, L_0x1d9fd20;  alias, 1 drivers
v0x1b91ce0_0 .net "c1", 0 0, L_0x1da06c0;  1 drivers
v0x1b91d80_0 .net "c2", 0 0, L_0x1b91f40;  1 drivers
v0x1b91e50_0 .net "carryin", 0 0, L_0x1daa630;  alias, 1 drivers
v0x1b91fd0_0 .net "carryout", 0 0, L_0x1da0b70;  1 drivers
v0x1b92070_0 .net "s1", 0 0, L_0x1da0600;  1 drivers
v0x1b92110_0 .net "sum", 0 0, L_0x1da0820;  1 drivers
S_0x1b90f30 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1b90ce0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1da0600/d .functor XOR 1, L_0x1daa3a0, L_0x1d9fd20, C4<0>, C4<0>;
L_0x1da0600 .delay 1 (30000,30000,30000) L_0x1da0600/d;
L_0x1da06c0/d .functor AND 1, L_0x1daa3a0, L_0x1d9fd20, C4<1>, C4<1>;
L_0x1da06c0 .delay 1 (30000,30000,30000) L_0x1da06c0/d;
v0x1b91190_0 .net "a", 0 0, L_0x1daa3a0;  alias, 1 drivers
v0x1b91250_0 .net "b", 0 0, L_0x1d9fd20;  alias, 1 drivers
v0x1b91310_0 .net "carryout", 0 0, L_0x1da06c0;  alias, 1 drivers
v0x1b913b0_0 .net "sum", 0 0, L_0x1da0600;  alias, 1 drivers
S_0x1b914e0 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1b90ce0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1da0820/d .functor XOR 1, L_0x1da0600, L_0x1daa630, C4<0>, C4<0>;
L_0x1da0820 .delay 1 (30000,30000,30000) L_0x1da0820/d;
L_0x1b91f40/d .functor AND 1, L_0x1da0600, L_0x1daa630, C4<1>, C4<1>;
L_0x1b91f40 .delay 1 (30000,30000,30000) L_0x1b91f40/d;
v0x1b91740_0 .net "a", 0 0, L_0x1da0600;  alias, 1 drivers
v0x1b91810_0 .net "b", 0 0, L_0x1daa630;  alias, 1 drivers
v0x1b918b0_0 .net "carryout", 0 0, L_0x1b91f40;  alias, 1 drivers
v0x1b91980_0 .net "sum", 0 0, L_0x1da0820;  alias, 1 drivers
S_0x1b93530 .scope generate, "genblk2" "genblk2" 3 45, 3 45 0, S_0x1b837c0;
 .timescale -9 -12;
L_0x7f72592da5b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f72592da600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1daa440/d .functor OR 1, L_0x7f72592da5b8, L_0x7f72592da600, C4<0>, C4<0>;
L_0x1daa440 .delay 1 (30000,30000,30000) L_0x1daa440/d;
v0x1b93720_0 .net/2u *"_s0", 0 0, L_0x7f72592da5b8;  1 drivers
v0x1b93800_0 .net/2u *"_s2", 0 0, L_0x7f72592da600;  1 drivers
S_0x1b938e0 .scope generate, "alu_slices[6]" "alu_slices[6]" 3 37, 3 37 0, S_0x1a570b0;
 .timescale -9 -12;
P_0x1b93af0 .param/l "i" 0 3 37, +C4<0110>;
S_0x1b93bb0 .scope module, "alu1_inst" "alu1" 3 38, 4 124 0, S_0x1b938e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x1daa810/d .functor NOT 1, L_0x1db40d0, C4<0>, C4<0>, C4<0>;
L_0x1daa810 .delay 1 (10000,10000,10000) L_0x1daa810/d;
L_0x1daa970/d .functor NOT 1, L_0x1db4340, C4<0>, C4<0>, C4<0>;
L_0x1daa970 .delay 1 (10000,10000,10000) L_0x1daa970/d;
L_0x1dab9c0/d .functor XOR 1, L_0x1db40d0, L_0x1db4340, C4<0>, C4<0>;
L_0x1dab9c0 .delay 1 (30000,30000,30000) L_0x1dab9c0/d;
L_0x7f72592da648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f72592da690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1dac070/d .functor OR 1, L_0x7f72592da648, L_0x7f72592da690, C4<0>, C4<0>;
L_0x1dac070 .delay 1 (30000,30000,30000) L_0x1dac070/d;
L_0x1dac270/d .functor AND 1, L_0x1db40d0, L_0x1db4340, C4<1>, C4<1>;
L_0x1dac270 .delay 1 (30000,30000,30000) L_0x1dac270/d;
L_0x1dac330/d .functor NAND 1, L_0x1db40d0, L_0x1db4340, C4<1>, C4<1>;
L_0x1dac330 .delay 1 (20000,20000,20000) L_0x1dac330/d;
L_0x1dac490/d .functor XOR 1, L_0x1db40d0, L_0x1db4340, C4<0>, C4<0>;
L_0x1dac490 .delay 1 (20000,20000,20000) L_0x1dac490/d;
L_0x1dac940/d .functor OR 1, L_0x1db40d0, L_0x1db4340, C4<0>, C4<0>;
L_0x1dac940 .delay 1 (30000,30000,30000) L_0x1dac940/d;
L_0x1db3fd0/d .functor NOT 1, L_0x1db0230, C4<0>, C4<0>, C4<0>;
L_0x1db3fd0 .delay 1 (10000,10000,10000) L_0x1db3fd0/d;
v0x1ba24e0_0 .net "A", 0 0, L_0x1db40d0;  1 drivers
v0x1ba25a0_0 .net "A_", 0 0, L_0x1daa810;  1 drivers
v0x1ba2660_0 .net "B", 0 0, L_0x1db4340;  1 drivers
v0x1ba2730_0 .net "B_", 0 0, L_0x1daa970;  1 drivers
v0x1ba27d0_0 .net *"_s12", 0 0, L_0x1dac070;  1 drivers
v0x1ba28c0_0 .net/2s *"_s14", 0 0, L_0x7f72592da648;  1 drivers
v0x1ba2980_0 .net/2s *"_s16", 0 0, L_0x7f72592da690;  1 drivers
v0x1ba2a60_0 .net *"_s18", 0 0, L_0x1dac270;  1 drivers
v0x1ba2b40_0 .net *"_s20", 0 0, L_0x1dac330;  1 drivers
v0x1ba2cb0_0 .net *"_s22", 0 0, L_0x1dac490;  1 drivers
v0x1ba2d90_0 .net *"_s24", 0 0, L_0x1dac940;  1 drivers
o0x7f72593642a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x1ba2e70_0 name=_s30
o0x7f72593642d8 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0x1ba2f50_0 name=_s32
v0x1ba3030_0 .net *"_s8", 0 0, L_0x1dab9c0;  1 drivers
v0x1ba3110_0 .net "carryin", 0 0, L_0x1daa6d0;  1 drivers
v0x1ba31b0_0 .net "carryout", 0 0, L_0x1db3c70;  1 drivers
v0x1ba3250_0 .net "carryouts", 7 0, L_0x1ebf510;  1 drivers
v0x1ba3400_0 .net "command", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1ba34a0_0 .net "result", 0 0, L_0x1db0230;  1 drivers
v0x1ba3590_0 .net "results", 7 0, L_0x1dac710;  1 drivers
v0x1ba36a0_0 .net "zero", 0 0, L_0x1db3fd0;  1 drivers
LS_0x1dac710_0_0 .concat8 [ 1 1 1 1], L_0x1daae90, L_0x1dab4c0, L_0x1dab9c0, L_0x1dac070;
LS_0x1dac710_0_4 .concat8 [ 1 1 1 1], L_0x1dac270, L_0x1dac330, L_0x1dac490, L_0x1dac940;
L_0x1dac710 .concat8 [ 4 4 0 0], LS_0x1dac710_0_0, LS_0x1dac710_0_4;
LS_0x1ebf510_0_0 .concat [ 1 1 1 1], L_0x1dab140, L_0x1dab860, o0x7f72593642a8, L_0x1dabec0;
LS_0x1ebf510_0_4 .concat [ 4 0 0 0], o0x7f72593642d8;
L_0x1ebf510 .concat [ 4 4 0 0], LS_0x1ebf510_0_0, LS_0x1ebf510_0_4;
S_0x1b93e30 .scope module, "adder" "fullAdder" 4 139, 4 85 0, S_0x1b93bb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1dab140/d .functor OR 1, L_0x1daac20, L_0x1daafe0, C4<0>, C4<0>;
L_0x1dab140 .delay 1 (30000,30000,30000) L_0x1dab140/d;
v0x1b94c60_0 .net "a", 0 0, L_0x1db40d0;  alias, 1 drivers
v0x1b94d20_0 .net "b", 0 0, L_0x1db4340;  alias, 1 drivers
v0x1b94df0_0 .net "c1", 0 0, L_0x1daac20;  1 drivers
v0x1b94ef0_0 .net "c2", 0 0, L_0x1daafe0;  1 drivers
v0x1b94fc0_0 .net "carryin", 0 0, L_0x1daa6d0;  alias, 1 drivers
v0x1b950b0_0 .net "carryout", 0 0, L_0x1dab140;  1 drivers
v0x1b95150_0 .net "s1", 0 0, L_0x1daab60;  1 drivers
v0x1b95240_0 .net "sum", 0 0, L_0x1daae90;  1 drivers
S_0x1b940a0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1b93e30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1daab60/d .functor XOR 1, L_0x1db40d0, L_0x1db4340, C4<0>, C4<0>;
L_0x1daab60 .delay 1 (30000,30000,30000) L_0x1daab60/d;
L_0x1daac20/d .functor AND 1, L_0x1db40d0, L_0x1db4340, C4<1>, C4<1>;
L_0x1daac20 .delay 1 (30000,30000,30000) L_0x1daac20/d;
v0x1b94300_0 .net "a", 0 0, L_0x1db40d0;  alias, 1 drivers
v0x1b943e0_0 .net "b", 0 0, L_0x1db4340;  alias, 1 drivers
v0x1b944a0_0 .net "carryout", 0 0, L_0x1daac20;  alias, 1 drivers
v0x1b94540_0 .net "sum", 0 0, L_0x1daab60;  alias, 1 drivers
S_0x1b94680 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1b93e30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1daae90/d .functor XOR 1, L_0x1daab60, L_0x1daa6d0, C4<0>, C4<0>;
L_0x1daae90 .delay 1 (30000,30000,30000) L_0x1daae90/d;
L_0x1daafe0/d .functor AND 1, L_0x1daab60, L_0x1daa6d0, C4<1>, C4<1>;
L_0x1daafe0 .delay 1 (30000,30000,30000) L_0x1daafe0/d;
v0x1b948e0_0 .net "a", 0 0, L_0x1daab60;  alias, 1 drivers
v0x1b94980_0 .net "b", 0 0, L_0x1daa6d0;  alias, 1 drivers
v0x1b94a20_0 .net "carryout", 0 0, L_0x1daafe0;  alias, 1 drivers
v0x1b94af0_0 .net "sum", 0 0, L_0x1daae90;  alias, 1 drivers
S_0x1b95310 .scope module, "cMux" "unaryMultiplexor" 4 149, 4 69 0, S_0x1b93bb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1b9a700_0 .net "ands", 7 0, L_0x1db1c70;  1 drivers
v0x1b9a810_0 .net "in", 7 0, L_0x1ebf510;  alias, 1 drivers
v0x1b9a8d0_0 .net "out", 0 0, L_0x1db3c70;  alias, 1 drivers
v0x1b9a9a0_0 .net "sel", 7 0, v0x1d6daa0_0;  alias, 1 drivers
S_0x1b95530 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x1b95310;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x1b97c60_0 .net "A", 7 0, L_0x1ebf510;  alias, 1 drivers
v0x1b97d60_0 .net "B", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1b97e20_0 .net *"_s0", 0 0, L_0x1db0590;  1 drivers
v0x1b97ee0_0 .net *"_s12", 0 0, L_0x1db0f00;  1 drivers
v0x1b97fc0_0 .net *"_s16", 0 0, L_0x1db1260;  1 drivers
v0x1b980f0_0 .net *"_s20", 0 0, L_0x1db1570;  1 drivers
v0x1b981d0_0 .net *"_s24", 0 0, L_0x1db1960;  1 drivers
v0x1b982b0_0 .net *"_s28", 0 0, L_0x1db18f0;  1 drivers
v0x1b98390_0 .net *"_s4", 0 0, L_0x1db08a0;  1 drivers
v0x1b98500_0 .net *"_s8", 0 0, L_0x1db0bf0;  1 drivers
v0x1b985e0_0 .net "out", 7 0, L_0x1db1c70;  alias, 1 drivers
L_0x1db0650 .part L_0x1ebf510, 0, 1;
L_0x1db07b0 .part v0x1d6daa0_0, 0, 1;
L_0x1db0960 .part L_0x1ebf510, 1, 1;
L_0x1db0b50 .part v0x1d6daa0_0, 1, 1;
L_0x1db0cb0 .part L_0x1ebf510, 2, 1;
L_0x1db0e10 .part v0x1d6daa0_0, 2, 1;
L_0x1db0fc0 .part L_0x1ebf510, 3, 1;
L_0x1db1120 .part v0x1d6daa0_0, 3, 1;
L_0x1db1320 .part L_0x1ebf510, 4, 1;
L_0x1db1480 .part v0x1d6daa0_0, 4, 1;
L_0x1db15e0 .part L_0x1ebf510, 5, 1;
L_0x1db1850 .part v0x1d6daa0_0, 5, 1;
L_0x1db1a20 .part L_0x1ebf510, 6, 1;
L_0x1db1b80 .part v0x1d6daa0_0, 6, 1;
LS_0x1db1c70_0_0 .concat8 [ 1 1 1 1], L_0x1db0590, L_0x1db08a0, L_0x1db0bf0, L_0x1db0f00;
LS_0x1db1c70_0_4 .concat8 [ 1 1 1 1], L_0x1db1260, L_0x1db1570, L_0x1db1960, L_0x1db18f0;
L_0x1db1c70 .concat8 [ 4 4 0 0], LS_0x1db1c70_0_0, LS_0x1db1c70_0_4;
L_0x1db2030 .part L_0x1ebf510, 7, 1;
L_0x1db2220 .part v0x1d6daa0_0, 7, 1;
S_0x1b95790 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x1b95530;
 .timescale -9 -12;
P_0x1b959a0 .param/l "i" 0 4 54, +C4<00>;
L_0x1db0590/d .functor AND 1, L_0x1db0650, L_0x1db07b0, C4<1>, C4<1>;
L_0x1db0590 .delay 1 (30000,30000,30000) L_0x1db0590/d;
v0x1b95a80_0 .net *"_s0", 0 0, L_0x1db0650;  1 drivers
v0x1b95b60_0 .net *"_s1", 0 0, L_0x1db07b0;  1 drivers
S_0x1b95c40 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x1b95530;
 .timescale -9 -12;
P_0x1b95e50 .param/l "i" 0 4 54, +C4<01>;
L_0x1db08a0/d .functor AND 1, L_0x1db0960, L_0x1db0b50, C4<1>, C4<1>;
L_0x1db08a0 .delay 1 (30000,30000,30000) L_0x1db08a0/d;
v0x1b95f10_0 .net *"_s0", 0 0, L_0x1db0960;  1 drivers
v0x1b95ff0_0 .net *"_s1", 0 0, L_0x1db0b50;  1 drivers
S_0x1b960d0 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x1b95530;
 .timescale -9 -12;
P_0x1b962e0 .param/l "i" 0 4 54, +C4<010>;
L_0x1db0bf0/d .functor AND 1, L_0x1db0cb0, L_0x1db0e10, C4<1>, C4<1>;
L_0x1db0bf0 .delay 1 (30000,30000,30000) L_0x1db0bf0/d;
v0x1b96380_0 .net *"_s0", 0 0, L_0x1db0cb0;  1 drivers
v0x1b96460_0 .net *"_s1", 0 0, L_0x1db0e10;  1 drivers
S_0x1b96540 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x1b95530;
 .timescale -9 -12;
P_0x1b96750 .param/l "i" 0 4 54, +C4<011>;
L_0x1db0f00/d .functor AND 1, L_0x1db0fc0, L_0x1db1120, C4<1>, C4<1>;
L_0x1db0f00 .delay 1 (30000,30000,30000) L_0x1db0f00/d;
v0x1b96810_0 .net *"_s0", 0 0, L_0x1db0fc0;  1 drivers
v0x1b968f0_0 .net *"_s1", 0 0, L_0x1db1120;  1 drivers
S_0x1b969d0 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x1b95530;
 .timescale -9 -12;
P_0x1b96c30 .param/l "i" 0 4 54, +C4<0100>;
L_0x1db1260/d .functor AND 1, L_0x1db1320, L_0x1db1480, C4<1>, C4<1>;
L_0x1db1260 .delay 1 (30000,30000,30000) L_0x1db1260/d;
v0x1b96cf0_0 .net *"_s0", 0 0, L_0x1db1320;  1 drivers
v0x1b96dd0_0 .net *"_s1", 0 0, L_0x1db1480;  1 drivers
S_0x1b96eb0 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x1b95530;
 .timescale -9 -12;
P_0x1b970c0 .param/l "i" 0 4 54, +C4<0101>;
L_0x1db1570/d .functor AND 1, L_0x1db15e0, L_0x1db1850, C4<1>, C4<1>;
L_0x1db1570 .delay 1 (30000,30000,30000) L_0x1db1570/d;
v0x1b97180_0 .net *"_s0", 0 0, L_0x1db15e0;  1 drivers
v0x1b97260_0 .net *"_s1", 0 0, L_0x1db1850;  1 drivers
S_0x1b97340 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x1b95530;
 .timescale -9 -12;
P_0x1b97550 .param/l "i" 0 4 54, +C4<0110>;
L_0x1db1960/d .functor AND 1, L_0x1db1a20, L_0x1db1b80, C4<1>, C4<1>;
L_0x1db1960 .delay 1 (30000,30000,30000) L_0x1db1960/d;
v0x1b97610_0 .net *"_s0", 0 0, L_0x1db1a20;  1 drivers
v0x1b976f0_0 .net *"_s1", 0 0, L_0x1db1b80;  1 drivers
S_0x1b977d0 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x1b95530;
 .timescale -9 -12;
P_0x1b979e0 .param/l "i" 0 4 54, +C4<0111>;
L_0x1db18f0/d .functor AND 1, L_0x1db2030, L_0x1db2220, C4<1>, C4<1>;
L_0x1db18f0 .delay 1 (30000,30000,30000) L_0x1db18f0/d;
v0x1b97aa0_0 .net *"_s0", 0 0, L_0x1db2030;  1 drivers
v0x1b97b80_0 .net *"_s1", 0 0, L_0x1db2220;  1 drivers
S_0x1b98740 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x1b95310;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1db3c70/d .functor OR 1, L_0x1db3d30, L_0x1db3ee0, C4<0>, C4<0>;
L_0x1db3c70 .delay 1 (30000,30000,30000) L_0x1db3c70/d;
v0x1b9a290_0 .net *"_s10", 0 0, L_0x1db3d30;  1 drivers
v0x1b9a370_0 .net *"_s12", 0 0, L_0x1db3ee0;  1 drivers
v0x1b9a450_0 .net "in", 7 0, L_0x1db1c70;  alias, 1 drivers
v0x1b9a520_0 .net "ors", 1 0, L_0x1db3a90;  1 drivers
v0x1b9a5e0_0 .net "out", 0 0, L_0x1db3c70;  alias, 1 drivers
L_0x1db2e60 .part L_0x1db1c70, 0, 4;
L_0x1db3a90 .concat8 [ 1 1 0 0], L_0x1db2b50, L_0x1db3780;
L_0x1db3bd0 .part L_0x1db1c70, 4, 4;
L_0x1db3d30 .part L_0x1db3a90, 0, 1;
L_0x1db3ee0 .part L_0x1db3a90, 1, 1;
S_0x1b98900 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1b98740;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1db2310/d .functor OR 1, L_0x1db23d0, L_0x1db2530, C4<0>, C4<0>;
L_0x1db2310 .delay 1 (30000,30000,30000) L_0x1db2310/d;
L_0x1db2760/d .functor OR 1, L_0x1db2870, L_0x1db29d0, C4<0>, C4<0>;
L_0x1db2760 .delay 1 (30000,30000,30000) L_0x1db2760/d;
L_0x1db2b50/d .functor OR 1, L_0x1db2bc0, L_0x1db2d70, C4<0>, C4<0>;
L_0x1db2b50 .delay 1 (30000,30000,30000) L_0x1db2b50/d;
v0x1b98b50_0 .net *"_s0", 0 0, L_0x1db2310;  1 drivers
v0x1b98c50_0 .net *"_s10", 0 0, L_0x1db2870;  1 drivers
v0x1b98d30_0 .net *"_s12", 0 0, L_0x1db29d0;  1 drivers
v0x1b98df0_0 .net *"_s14", 0 0, L_0x1db2bc0;  1 drivers
v0x1b98ed0_0 .net *"_s16", 0 0, L_0x1db2d70;  1 drivers
v0x1b99000_0 .net *"_s3", 0 0, L_0x1db23d0;  1 drivers
v0x1b990e0_0 .net *"_s5", 0 0, L_0x1db2530;  1 drivers
v0x1b991c0_0 .net *"_s6", 0 0, L_0x1db2760;  1 drivers
v0x1b992a0_0 .net "in", 3 0, L_0x1db2e60;  1 drivers
v0x1b99410_0 .net "ors", 1 0, L_0x1db2670;  1 drivers
v0x1b994f0_0 .net "out", 0 0, L_0x1db2b50;  1 drivers
L_0x1db23d0 .part L_0x1db2e60, 0, 1;
L_0x1db2530 .part L_0x1db2e60, 1, 1;
L_0x1db2670 .concat8 [ 1 1 0 0], L_0x1db2310, L_0x1db2760;
L_0x1db2870 .part L_0x1db2e60, 2, 1;
L_0x1db29d0 .part L_0x1db2e60, 3, 1;
L_0x1db2bc0 .part L_0x1db2670, 0, 1;
L_0x1db2d70 .part L_0x1db2670, 1, 1;
S_0x1b99610 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1b98740;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1db2f90/d .functor OR 1, L_0x1db3000, L_0x1db3160, C4<0>, C4<0>;
L_0x1db2f90 .delay 1 (30000,30000,30000) L_0x1db2f90/d;
L_0x1db3390/d .functor OR 1, L_0x1db34a0, L_0x1db3600, C4<0>, C4<0>;
L_0x1db3390 .delay 1 (30000,30000,30000) L_0x1db3390/d;
L_0x1db3780/d .functor OR 1, L_0x1db37f0, L_0x1db39a0, C4<0>, C4<0>;
L_0x1db3780 .delay 1 (30000,30000,30000) L_0x1db3780/d;
v0x1b997d0_0 .net *"_s0", 0 0, L_0x1db2f90;  1 drivers
v0x1b998d0_0 .net *"_s10", 0 0, L_0x1db34a0;  1 drivers
v0x1b999b0_0 .net *"_s12", 0 0, L_0x1db3600;  1 drivers
v0x1b99a70_0 .net *"_s14", 0 0, L_0x1db37f0;  1 drivers
v0x1b99b50_0 .net *"_s16", 0 0, L_0x1db39a0;  1 drivers
v0x1b99c80_0 .net *"_s3", 0 0, L_0x1db3000;  1 drivers
v0x1b99d60_0 .net *"_s5", 0 0, L_0x1db3160;  1 drivers
v0x1b99e40_0 .net *"_s6", 0 0, L_0x1db3390;  1 drivers
v0x1b99f20_0 .net "in", 3 0, L_0x1db3bd0;  1 drivers
v0x1b9a090_0 .net "ors", 1 0, L_0x1db32a0;  1 drivers
v0x1b9a170_0 .net "out", 0 0, L_0x1db3780;  1 drivers
L_0x1db3000 .part L_0x1db3bd0, 0, 1;
L_0x1db3160 .part L_0x1db3bd0, 1, 1;
L_0x1db32a0 .concat8 [ 1 1 0 0], L_0x1db2f90, L_0x1db3390;
L_0x1db34a0 .part L_0x1db3bd0, 2, 1;
L_0x1db3600 .part L_0x1db3bd0, 3, 1;
L_0x1db37f0 .part L_0x1db32a0, 0, 1;
L_0x1db39a0 .part L_0x1db32a0, 1, 1;
S_0x1b9aa80 .scope module, "resMux" "unaryMultiplexor" 4 148, 4 69 0, S_0x1b93bb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1ba00b0_0 .net "ands", 7 0, L_0x1dae230;  1 drivers
v0x1ba01c0_0 .net "in", 7 0, L_0x1dac710;  alias, 1 drivers
v0x1ba0280_0 .net "out", 0 0, L_0x1db0230;  alias, 1 drivers
v0x1ba0350_0 .net "sel", 7 0, v0x1d6daa0_0;  alias, 1 drivers
S_0x1b9acd0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x1b9aa80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x1b9d410_0 .net "A", 7 0, L_0x1dac710;  alias, 1 drivers
v0x1b9d510_0 .net "B", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1b6a5e0_0 .net *"_s0", 0 0, L_0x1dacaa0;  1 drivers
v0x1b6a6a0_0 .net *"_s12", 0 0, L_0x1dad460;  1 drivers
v0x1b9d9e0_0 .net *"_s16", 0 0, L_0x1dad7c0;  1 drivers
v0x1b9daa0_0 .net *"_s20", 0 0, L_0x1dadbf0;  1 drivers
v0x1b9db80_0 .net *"_s24", 0 0, L_0x1dadf20;  1 drivers
v0x1b9dc60_0 .net *"_s28", 0 0, L_0x1dadeb0;  1 drivers
v0x1b9dd40_0 .net *"_s4", 0 0, L_0x1dace40;  1 drivers
v0x1b9deb0_0 .net *"_s8", 0 0, L_0x1dad150;  1 drivers
v0x1b9df90_0 .net "out", 7 0, L_0x1dae230;  alias, 1 drivers
L_0x1dacbb0 .part L_0x1dac710, 0, 1;
L_0x1dacda0 .part v0x1d6daa0_0, 0, 1;
L_0x1dacf00 .part L_0x1dac710, 1, 1;
L_0x1dad060 .part v0x1d6daa0_0, 1, 1;
L_0x1dad210 .part L_0x1dac710, 2, 1;
L_0x1dad370 .part v0x1d6daa0_0, 2, 1;
L_0x1dad520 .part L_0x1dac710, 3, 1;
L_0x1dad680 .part v0x1d6daa0_0, 3, 1;
L_0x1dad880 .part L_0x1dac710, 4, 1;
L_0x1dadaf0 .part v0x1d6daa0_0, 4, 1;
L_0x1dadc60 .part L_0x1dac710, 5, 1;
L_0x1daddc0 .part v0x1d6daa0_0, 5, 1;
L_0x1dadfe0 .part L_0x1dac710, 6, 1;
L_0x1dae140 .part v0x1d6daa0_0, 6, 1;
LS_0x1dae230_0_0 .concat8 [ 1 1 1 1], L_0x1dacaa0, L_0x1dace40, L_0x1dad150, L_0x1dad460;
LS_0x1dae230_0_4 .concat8 [ 1 1 1 1], L_0x1dad7c0, L_0x1dadbf0, L_0x1dadf20, L_0x1dadeb0;
L_0x1dae230 .concat8 [ 4 4 0 0], LS_0x1dae230_0_0, LS_0x1dae230_0_4;
L_0x1dae5f0 .part L_0x1dac710, 7, 1;
L_0x1dae7e0 .part v0x1d6daa0_0, 7, 1;
S_0x1b9af10 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x1b9acd0;
 .timescale -9 -12;
P_0x1b9b120 .param/l "i" 0 4 54, +C4<00>;
L_0x1dacaa0/d .functor AND 1, L_0x1dacbb0, L_0x1dacda0, C4<1>, C4<1>;
L_0x1dacaa0 .delay 1 (30000,30000,30000) L_0x1dacaa0/d;
v0x1b9b200_0 .net *"_s0", 0 0, L_0x1dacbb0;  1 drivers
v0x1b9b2e0_0 .net *"_s1", 0 0, L_0x1dacda0;  1 drivers
S_0x1b9b3c0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x1b9acd0;
 .timescale -9 -12;
P_0x1b9b5d0 .param/l "i" 0 4 54, +C4<01>;
L_0x1dace40/d .functor AND 1, L_0x1dacf00, L_0x1dad060, C4<1>, C4<1>;
L_0x1dace40 .delay 1 (30000,30000,30000) L_0x1dace40/d;
v0x1b9b690_0 .net *"_s0", 0 0, L_0x1dacf00;  1 drivers
v0x1b9b770_0 .net *"_s1", 0 0, L_0x1dad060;  1 drivers
S_0x1b9b850 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x1b9acd0;
 .timescale -9 -12;
P_0x1b9ba90 .param/l "i" 0 4 54, +C4<010>;
L_0x1dad150/d .functor AND 1, L_0x1dad210, L_0x1dad370, C4<1>, C4<1>;
L_0x1dad150 .delay 1 (30000,30000,30000) L_0x1dad150/d;
v0x1b9bb30_0 .net *"_s0", 0 0, L_0x1dad210;  1 drivers
v0x1b9bc10_0 .net *"_s1", 0 0, L_0x1dad370;  1 drivers
S_0x1b9bcf0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x1b9acd0;
 .timescale -9 -12;
P_0x1b9bf00 .param/l "i" 0 4 54, +C4<011>;
L_0x1dad460/d .functor AND 1, L_0x1dad520, L_0x1dad680, C4<1>, C4<1>;
L_0x1dad460 .delay 1 (30000,30000,30000) L_0x1dad460/d;
v0x1b9bfc0_0 .net *"_s0", 0 0, L_0x1dad520;  1 drivers
v0x1b9c0a0_0 .net *"_s1", 0 0, L_0x1dad680;  1 drivers
S_0x1b9c180 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x1b9acd0;
 .timescale -9 -12;
P_0x1b9c3e0 .param/l "i" 0 4 54, +C4<0100>;
L_0x1dad7c0/d .functor AND 1, L_0x1dad880, L_0x1dadaf0, C4<1>, C4<1>;
L_0x1dad7c0 .delay 1 (30000,30000,30000) L_0x1dad7c0/d;
v0x1b9c4a0_0 .net *"_s0", 0 0, L_0x1dad880;  1 drivers
v0x1b9c580_0 .net *"_s1", 0 0, L_0x1dadaf0;  1 drivers
S_0x1b9c660 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x1b9acd0;
 .timescale -9 -12;
P_0x1b9c870 .param/l "i" 0 4 54, +C4<0101>;
L_0x1dadbf0/d .functor AND 1, L_0x1dadc60, L_0x1daddc0, C4<1>, C4<1>;
L_0x1dadbf0 .delay 1 (30000,30000,30000) L_0x1dadbf0/d;
v0x1b9c930_0 .net *"_s0", 0 0, L_0x1dadc60;  1 drivers
v0x1b9ca10_0 .net *"_s1", 0 0, L_0x1daddc0;  1 drivers
S_0x1b9caf0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x1b9acd0;
 .timescale -9 -12;
P_0x1b9cd00 .param/l "i" 0 4 54, +C4<0110>;
L_0x1dadf20/d .functor AND 1, L_0x1dadfe0, L_0x1dae140, C4<1>, C4<1>;
L_0x1dadf20 .delay 1 (30000,30000,30000) L_0x1dadf20/d;
v0x1b9cdc0_0 .net *"_s0", 0 0, L_0x1dadfe0;  1 drivers
v0x1b9cea0_0 .net *"_s1", 0 0, L_0x1dae140;  1 drivers
S_0x1b9cf80 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x1b9acd0;
 .timescale -9 -12;
P_0x1b9d190 .param/l "i" 0 4 54, +C4<0111>;
L_0x1dadeb0/d .functor AND 1, L_0x1dae5f0, L_0x1dae7e0, C4<1>, C4<1>;
L_0x1dadeb0 .delay 1 (30000,30000,30000) L_0x1dadeb0/d;
v0x1b9d250_0 .net *"_s0", 0 0, L_0x1dae5f0;  1 drivers
v0x1b9d330_0 .net *"_s1", 0 0, L_0x1dae7e0;  1 drivers
S_0x1b9e0f0 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x1b9aa80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1db0230/d .functor OR 1, L_0x1db02f0, L_0x1db04a0, C4<0>, C4<0>;
L_0x1db0230 .delay 1 (30000,30000,30000) L_0x1db0230/d;
v0x1b9fc40_0 .net *"_s10", 0 0, L_0x1db02f0;  1 drivers
v0x1b9fd20_0 .net *"_s12", 0 0, L_0x1db04a0;  1 drivers
v0x1b9fe00_0 .net "in", 7 0, L_0x1dae230;  alias, 1 drivers
v0x1b9fed0_0 .net "ors", 1 0, L_0x1db0050;  1 drivers
v0x1b9ff90_0 .net "out", 0 0, L_0x1db0230;  alias, 1 drivers
L_0x1daf420 .part L_0x1dae230, 0, 4;
L_0x1db0050 .concat8 [ 1 1 0 0], L_0x1daf110, L_0x1dafd40;
L_0x1db0190 .part L_0x1dae230, 4, 4;
L_0x1db02f0 .part L_0x1db0050, 0, 1;
L_0x1db04a0 .part L_0x1db0050, 1, 1;
S_0x1b9e2b0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1b9e0f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1dae8d0/d .functor OR 1, L_0x1dae990, L_0x1daeaf0, C4<0>, C4<0>;
L_0x1dae8d0 .delay 1 (30000,30000,30000) L_0x1dae8d0/d;
L_0x1daed20/d .functor OR 1, L_0x1daee30, L_0x1daef90, C4<0>, C4<0>;
L_0x1daed20 .delay 1 (30000,30000,30000) L_0x1daed20/d;
L_0x1daf110/d .functor OR 1, L_0x1daf180, L_0x1daf330, C4<0>, C4<0>;
L_0x1daf110 .delay 1 (30000,30000,30000) L_0x1daf110/d;
v0x1b9e500_0 .net *"_s0", 0 0, L_0x1dae8d0;  1 drivers
v0x1b9e600_0 .net *"_s10", 0 0, L_0x1daee30;  1 drivers
v0x1b9e6e0_0 .net *"_s12", 0 0, L_0x1daef90;  1 drivers
v0x1b9e7a0_0 .net *"_s14", 0 0, L_0x1daf180;  1 drivers
v0x1b9e880_0 .net *"_s16", 0 0, L_0x1daf330;  1 drivers
v0x1b9e9b0_0 .net *"_s3", 0 0, L_0x1dae990;  1 drivers
v0x1b9ea90_0 .net *"_s5", 0 0, L_0x1daeaf0;  1 drivers
v0x1b9eb70_0 .net *"_s6", 0 0, L_0x1daed20;  1 drivers
v0x1b9ec50_0 .net "in", 3 0, L_0x1daf420;  1 drivers
v0x1b9edc0_0 .net "ors", 1 0, L_0x1daec30;  1 drivers
v0x1b9eea0_0 .net "out", 0 0, L_0x1daf110;  1 drivers
L_0x1dae990 .part L_0x1daf420, 0, 1;
L_0x1daeaf0 .part L_0x1daf420, 1, 1;
L_0x1daec30 .concat8 [ 1 1 0 0], L_0x1dae8d0, L_0x1daed20;
L_0x1daee30 .part L_0x1daf420, 2, 1;
L_0x1daef90 .part L_0x1daf420, 3, 1;
L_0x1daf180 .part L_0x1daec30, 0, 1;
L_0x1daf330 .part L_0x1daec30, 1, 1;
S_0x1b9efc0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1b9e0f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1daf550/d .functor OR 1, L_0x1daf5c0, L_0x1daf720, C4<0>, C4<0>;
L_0x1daf550 .delay 1 (30000,30000,30000) L_0x1daf550/d;
L_0x1daf950/d .functor OR 1, L_0x1dafa60, L_0x1dafbc0, C4<0>, C4<0>;
L_0x1daf950 .delay 1 (30000,30000,30000) L_0x1daf950/d;
L_0x1dafd40/d .functor OR 1, L_0x1dafdb0, L_0x1daff60, C4<0>, C4<0>;
L_0x1dafd40 .delay 1 (30000,30000,30000) L_0x1dafd40/d;
v0x1b9f180_0 .net *"_s0", 0 0, L_0x1daf550;  1 drivers
v0x1b9f280_0 .net *"_s10", 0 0, L_0x1dafa60;  1 drivers
v0x1b9f360_0 .net *"_s12", 0 0, L_0x1dafbc0;  1 drivers
v0x1b9f420_0 .net *"_s14", 0 0, L_0x1dafdb0;  1 drivers
v0x1b9f500_0 .net *"_s16", 0 0, L_0x1daff60;  1 drivers
v0x1b9f630_0 .net *"_s3", 0 0, L_0x1daf5c0;  1 drivers
v0x1b9f710_0 .net *"_s5", 0 0, L_0x1daf720;  1 drivers
v0x1b9f7f0_0 .net *"_s6", 0 0, L_0x1daf950;  1 drivers
v0x1b9f8d0_0 .net "in", 3 0, L_0x1db0190;  1 drivers
v0x1b9fa40_0 .net "ors", 1 0, L_0x1daf860;  1 drivers
v0x1b9fb20_0 .net "out", 0 0, L_0x1dafd40;  1 drivers
L_0x1daf5c0 .part L_0x1db0190, 0, 1;
L_0x1daf720 .part L_0x1db0190, 1, 1;
L_0x1daf860 .concat8 [ 1 1 0 0], L_0x1daf550, L_0x1daf950;
L_0x1dafa60 .part L_0x1db0190, 2, 1;
L_0x1dafbc0 .part L_0x1db0190, 3, 1;
L_0x1dafdb0 .part L_0x1daf860, 0, 1;
L_0x1daff60 .part L_0x1daf860, 1, 1;
S_0x1ba0430 .scope module, "sltGate" "slt" 4 142, 4 101 0, S_0x1b93bb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x1daba80/d .functor XNOR 1, L_0x1db40d0, L_0x1db4340, C4<0>, C4<0>;
L_0x1daba80 .delay 1 (20000,20000,20000) L_0x1daba80/d;
L_0x1dabcf0/d .functor AND 1, L_0x1db40d0, L_0x1daa970, C4<1>, C4<1>;
L_0x1dabcf0 .delay 1 (30000,30000,30000) L_0x1dabcf0/d;
L_0x1dabd60/d .functor AND 1, L_0x1daba80, L_0x1daa6d0, C4<1>, C4<1>;
L_0x1dabd60 .delay 1 (30000,30000,30000) L_0x1dabd60/d;
L_0x1dabec0/d .functor OR 1, L_0x1dabd60, L_0x1dabcf0, C4<0>, C4<0>;
L_0x1dabec0 .delay 1 (30000,30000,30000) L_0x1dabec0/d;
v0x1ba06e0_0 .net "a", 0 0, L_0x1db40d0;  alias, 1 drivers
v0x1ba07d0_0 .net "a_", 0 0, L_0x1daa810;  alias, 1 drivers
v0x1ba0890_0 .net "b", 0 0, L_0x1db4340;  alias, 1 drivers
v0x1ba0980_0 .net "b_", 0 0, L_0x1daa970;  alias, 1 drivers
v0x1ba0a20_0 .net "carryin", 0 0, L_0x1daa6d0;  alias, 1 drivers
v0x1ba0b60_0 .net "eq", 0 0, L_0x1daba80;  1 drivers
v0x1ba0c20_0 .net "lt", 0 0, L_0x1dabcf0;  1 drivers
v0x1ba0ce0_0 .net "out", 0 0, L_0x1dabec0;  1 drivers
v0x1ba0da0_0 .net "w0", 0 0, L_0x1dabd60;  1 drivers
S_0x1ba0ff0 .scope module, "sub" "fullAdder" 4 140, 4 85 0, S_0x1b93bb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1dab860/d .functor OR 1, L_0x1dab360, L_0x1ba2250, C4<0>, C4<0>;
L_0x1dab860 .delay 1 (30000,30000,30000) L_0x1dab860/d;
v0x1ba1de0_0 .net "a", 0 0, L_0x1db40d0;  alias, 1 drivers
v0x1ba1f30_0 .net "b", 0 0, L_0x1daa970;  alias, 1 drivers
v0x1ba1ff0_0 .net "c1", 0 0, L_0x1dab360;  1 drivers
v0x1ba2090_0 .net "c2", 0 0, L_0x1ba2250;  1 drivers
v0x1ba2160_0 .net "carryin", 0 0, L_0x1daa6d0;  alias, 1 drivers
v0x1ba22e0_0 .net "carryout", 0 0, L_0x1dab860;  1 drivers
v0x1ba2380_0 .net "s1", 0 0, L_0x1dab2a0;  1 drivers
v0x1ba2420_0 .net "sum", 0 0, L_0x1dab4c0;  1 drivers
S_0x1ba1240 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1ba0ff0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1dab2a0/d .functor XOR 1, L_0x1db40d0, L_0x1daa970, C4<0>, C4<0>;
L_0x1dab2a0 .delay 1 (30000,30000,30000) L_0x1dab2a0/d;
L_0x1dab360/d .functor AND 1, L_0x1db40d0, L_0x1daa970, C4<1>, C4<1>;
L_0x1dab360 .delay 1 (30000,30000,30000) L_0x1dab360/d;
v0x1ba14a0_0 .net "a", 0 0, L_0x1db40d0;  alias, 1 drivers
v0x1ba1560_0 .net "b", 0 0, L_0x1daa970;  alias, 1 drivers
v0x1ba1620_0 .net "carryout", 0 0, L_0x1dab360;  alias, 1 drivers
v0x1ba16c0_0 .net "sum", 0 0, L_0x1dab2a0;  alias, 1 drivers
S_0x1ba17f0 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1ba0ff0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1dab4c0/d .functor XOR 1, L_0x1dab2a0, L_0x1daa6d0, C4<0>, C4<0>;
L_0x1dab4c0 .delay 1 (30000,30000,30000) L_0x1dab4c0/d;
L_0x1ba2250/d .functor AND 1, L_0x1dab2a0, L_0x1daa6d0, C4<1>, C4<1>;
L_0x1ba2250 .delay 1 (30000,30000,30000) L_0x1ba2250/d;
v0x1ba1a50_0 .net "a", 0 0, L_0x1dab2a0;  alias, 1 drivers
v0x1ba1b20_0 .net "b", 0 0, L_0x1daa6d0;  alias, 1 drivers
v0x1ba1bc0_0 .net "carryout", 0 0, L_0x1ba2250;  alias, 1 drivers
v0x1ba1c90_0 .net "sum", 0 0, L_0x1dab4c0;  alias, 1 drivers
S_0x1ba3840 .scope generate, "genblk2" "genblk2" 3 45, 3 45 0, S_0x1b938e0;
 .timescale -9 -12;
L_0x7f72592da6d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f72592da720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1db4170/d .functor OR 1, L_0x7f72592da6d8, L_0x7f72592da720, C4<0>, C4<0>;
L_0x1db4170 .delay 1 (30000,30000,30000) L_0x1db4170/d;
v0x1ba3a30_0 .net/2u *"_s0", 0 0, L_0x7f72592da6d8;  1 drivers
v0x1ba3b10_0 .net/2u *"_s2", 0 0, L_0x7f72592da720;  1 drivers
S_0x1ba3bf0 .scope generate, "alu_slices[7]" "alu_slices[7]" 3 37, 3 37 0, S_0x1a570b0;
 .timescale -9 -12;
P_0x1ba3e00 .param/l "i" 0 3 37, +C4<0111>;
S_0x1ba3ec0 .scope module, "alu1_inst" "alu1" 3 38, 4 124 0, S_0x1ba3bf0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x1db4640/d .functor NOT 1, L_0x1dbde70, C4<0>, C4<0>, C4<0>;
L_0x1db4640 .delay 1 (10000,10000,10000) L_0x1db4640/d;
L_0x1db4750/d .functor NOT 1, L_0x1db44f0, C4<0>, C4<0>, C4<0>;
L_0x1db4750 .delay 1 (10000,10000,10000) L_0x1db4750/d;
L_0x1db57a0/d .functor XOR 1, L_0x1dbde70, L_0x1db44f0, C4<0>, C4<0>;
L_0x1db57a0 .delay 1 (30000,30000,30000) L_0x1db57a0/d;
L_0x7f72592da768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f72592da7b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1db5e50/d .functor OR 1, L_0x7f72592da768, L_0x7f72592da7b0, C4<0>, C4<0>;
L_0x1db5e50 .delay 1 (30000,30000,30000) L_0x1db5e50/d;
L_0x1db6050/d .functor AND 1, L_0x1dbde70, L_0x1db44f0, C4<1>, C4<1>;
L_0x1db6050 .delay 1 (30000,30000,30000) L_0x1db6050/d;
L_0x1db6110/d .functor NAND 1, L_0x1dbde70, L_0x1db44f0, C4<1>, C4<1>;
L_0x1db6110 .delay 1 (20000,20000,20000) L_0x1db6110/d;
L_0x1db6270/d .functor XOR 1, L_0x1dbde70, L_0x1db44f0, C4<0>, C4<0>;
L_0x1db6270 .delay 1 (20000,20000,20000) L_0x1db6270/d;
L_0x1db6720/d .functor OR 1, L_0x1dbde70, L_0x1db44f0, C4<0>, C4<0>;
L_0x1db6720 .delay 1 (30000,30000,30000) L_0x1db6720/d;
L_0x1dbdd70/d .functor NOT 1, L_0x1db9ef0, C4<0>, C4<0>, C4<0>;
L_0x1dbdd70 .delay 1 (10000,10000,10000) L_0x1dbdd70/d;
v0x1bb2600_0 .net "A", 0 0, L_0x1dbde70;  1 drivers
v0x1bb26c0_0 .net "A_", 0 0, L_0x1db4640;  1 drivers
v0x1bb2780_0 .net "B", 0 0, L_0x1db44f0;  1 drivers
v0x1bb2850_0 .net "B_", 0 0, L_0x1db4750;  1 drivers
v0x1bb28f0_0 .net *"_s12", 0 0, L_0x1db5e50;  1 drivers
v0x1bb29e0_0 .net/2s *"_s14", 0 0, L_0x7f72592da768;  1 drivers
v0x1bb2aa0_0 .net/2s *"_s16", 0 0, L_0x7f72592da7b0;  1 drivers
v0x1bb2b80_0 .net *"_s18", 0 0, L_0x1db6050;  1 drivers
v0x1bb2c60_0 .net *"_s20", 0 0, L_0x1db6110;  1 drivers
v0x1bb2dd0_0 .net *"_s22", 0 0, L_0x1db6270;  1 drivers
v0x1bb2eb0_0 .net *"_s24", 0 0, L_0x1db6720;  1 drivers
o0x7f72593667f8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x1bb2f90_0 name=_s30
o0x7f7259366828 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0x1bb3070_0 name=_s32
v0x1bb3150_0 .net *"_s8", 0 0, L_0x1db57a0;  1 drivers
v0x1bb3230_0 .net "carryin", 0 0, L_0x1dbe090;  1 drivers
v0x1bb32d0_0 .net "carryout", 0 0, L_0x1dbda10;  1 drivers
v0x1bb3370_0 .net "carryouts", 7 0, L_0x1ebf6a0;  1 drivers
v0x1bb3520_0 .net "command", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1bb35c0_0 .net "result", 0 0, L_0x1db9ef0;  1 drivers
v0x1bb36b0_0 .net "results", 7 0, L_0x1db64f0;  1 drivers
v0x1bb37c0_0 .net "zero", 0 0, L_0x1dbdd70;  1 drivers
LS_0x1db64f0_0_0 .concat8 [ 1 1 1 1], L_0x1db4c70, L_0x1db52a0, L_0x1db57a0, L_0x1db5e50;
LS_0x1db64f0_0_4 .concat8 [ 1 1 1 1], L_0x1db6050, L_0x1db6110, L_0x1db6270, L_0x1db6720;
L_0x1db64f0 .concat8 [ 4 4 0 0], LS_0x1db64f0_0_0, LS_0x1db64f0_0_4;
LS_0x1ebf6a0_0_0 .concat [ 1 1 1 1], L_0x1db4f20, L_0x1db5640, o0x7f72593667f8, L_0x1db5ca0;
LS_0x1ebf6a0_0_4 .concat [ 4 0 0 0], o0x7f7259366828;
L_0x1ebf6a0 .concat [ 4 4 0 0], LS_0x1ebf6a0_0_0, LS_0x1ebf6a0_0_4;
S_0x1ba4140 .scope module, "adder" "fullAdder" 4 139, 4 85 0, S_0x1ba3ec0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1db4f20/d .functor OR 1, L_0x1db4a00, L_0x1db4dc0, C4<0>, C4<0>;
L_0x1db4f20 .delay 1 (30000,30000,30000) L_0x1db4f20/d;
v0x1ba4f70_0 .net "a", 0 0, L_0x1dbde70;  alias, 1 drivers
v0x1ba5030_0 .net "b", 0 0, L_0x1db44f0;  alias, 1 drivers
v0x1ba5100_0 .net "c1", 0 0, L_0x1db4a00;  1 drivers
v0x1ba5200_0 .net "c2", 0 0, L_0x1db4dc0;  1 drivers
v0x1ba52d0_0 .net "carryin", 0 0, L_0x1dbe090;  alias, 1 drivers
v0x1ba53c0_0 .net "carryout", 0 0, L_0x1db4f20;  1 drivers
v0x1ba5460_0 .net "s1", 0 0, L_0x1db4940;  1 drivers
v0x1ba5550_0 .net "sum", 0 0, L_0x1db4c70;  1 drivers
S_0x1ba43b0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1ba4140;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1db4940/d .functor XOR 1, L_0x1dbde70, L_0x1db44f0, C4<0>, C4<0>;
L_0x1db4940 .delay 1 (30000,30000,30000) L_0x1db4940/d;
L_0x1db4a00/d .functor AND 1, L_0x1dbde70, L_0x1db44f0, C4<1>, C4<1>;
L_0x1db4a00 .delay 1 (30000,30000,30000) L_0x1db4a00/d;
v0x1ba4610_0 .net "a", 0 0, L_0x1dbde70;  alias, 1 drivers
v0x1ba46f0_0 .net "b", 0 0, L_0x1db44f0;  alias, 1 drivers
v0x1ba47b0_0 .net "carryout", 0 0, L_0x1db4a00;  alias, 1 drivers
v0x1ba4850_0 .net "sum", 0 0, L_0x1db4940;  alias, 1 drivers
S_0x1ba4990 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1ba4140;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1db4c70/d .functor XOR 1, L_0x1db4940, L_0x1dbe090, C4<0>, C4<0>;
L_0x1db4c70 .delay 1 (30000,30000,30000) L_0x1db4c70/d;
L_0x1db4dc0/d .functor AND 1, L_0x1db4940, L_0x1dbe090, C4<1>, C4<1>;
L_0x1db4dc0 .delay 1 (30000,30000,30000) L_0x1db4dc0/d;
v0x1ba4bf0_0 .net "a", 0 0, L_0x1db4940;  alias, 1 drivers
v0x1ba4c90_0 .net "b", 0 0, L_0x1dbe090;  alias, 1 drivers
v0x1ba4d30_0 .net "carryout", 0 0, L_0x1db4dc0;  alias, 1 drivers
v0x1ba4e00_0 .net "sum", 0 0, L_0x1db4c70;  alias, 1 drivers
S_0x1ba5620 .scope module, "cMux" "unaryMultiplexor" 4 149, 4 69 0, S_0x1ba3ec0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1baaa20_0 .net "ands", 7 0, L_0x1dbba10;  1 drivers
v0x1baab30_0 .net "in", 7 0, L_0x1ebf6a0;  alias, 1 drivers
v0x1baabf0_0 .net "out", 0 0, L_0x1dbda10;  alias, 1 drivers
v0x1baacc0_0 .net "sel", 7 0, v0x1d6daa0_0;  alias, 1 drivers
S_0x1ba5840 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x1ba5620;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x1ba7f70_0 .net "A", 7 0, L_0x1ebf6a0;  alias, 1 drivers
v0x1ba8070_0 .net "B", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1ba8130_0 .net *"_s0", 0 0, L_0x1dba250;  1 drivers
v0x1ba81f0_0 .net *"_s12", 0 0, L_0x1dbabc0;  1 drivers
v0x1ba82d0_0 .net *"_s16", 0 0, L_0x1dbaf20;  1 drivers
v0x1ba8400_0 .net *"_s20", 0 0, L_0x1dbb290;  1 drivers
v0x1ba84e0_0 .net *"_s24", 0 0, L_0x1dbb680;  1 drivers
v0x1ba85c0_0 .net *"_s28", 0 0, L_0x1dbb610;  1 drivers
v0x1ba86a0_0 .net *"_s4", 0 0, L_0x1dba560;  1 drivers
v0x1ba8810_0 .net *"_s8", 0 0, L_0x1dba8b0;  1 drivers
v0x1ba88f0_0 .net "out", 7 0, L_0x1dbba10;  alias, 1 drivers
L_0x1dba310 .part L_0x1ebf6a0, 0, 1;
L_0x1dba470 .part v0x1d6daa0_0, 0, 1;
L_0x1dba620 .part L_0x1ebf6a0, 1, 1;
L_0x1dba810 .part v0x1d6daa0_0, 1, 1;
L_0x1dba970 .part L_0x1ebf6a0, 2, 1;
L_0x1dbaad0 .part v0x1d6daa0_0, 2, 1;
L_0x1dbac80 .part L_0x1ebf6a0, 3, 1;
L_0x1dbade0 .part v0x1d6daa0_0, 3, 1;
L_0x1dbafe0 .part L_0x1ebf6a0, 4, 1;
L_0x1dbb140 .part v0x1d6daa0_0, 4, 1;
L_0x1dbb300 .part L_0x1ebf6a0, 5, 1;
L_0x1dbb570 .part v0x1d6daa0_0, 5, 1;
L_0x1dbb740 .part L_0x1ebf6a0, 6, 1;
L_0x1dbb8a0 .part v0x1d6daa0_0, 6, 1;
LS_0x1dbba10_0_0 .concat8 [ 1 1 1 1], L_0x1dba250, L_0x1dba560, L_0x1dba8b0, L_0x1dbabc0;
LS_0x1dbba10_0_4 .concat8 [ 1 1 1 1], L_0x1dbaf20, L_0x1dbb290, L_0x1dbb680, L_0x1dbb610;
L_0x1dbba10 .concat8 [ 4 4 0 0], LS_0x1dbba10_0_0, LS_0x1dbba10_0_4;
L_0x1dbbdd0 .part L_0x1ebf6a0, 7, 1;
L_0x1dbbfc0 .part v0x1d6daa0_0, 7, 1;
S_0x1ba5aa0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x1ba5840;
 .timescale -9 -12;
P_0x1ba5cb0 .param/l "i" 0 4 54, +C4<00>;
L_0x1dba250/d .functor AND 1, L_0x1dba310, L_0x1dba470, C4<1>, C4<1>;
L_0x1dba250 .delay 1 (30000,30000,30000) L_0x1dba250/d;
v0x1ba5d90_0 .net *"_s0", 0 0, L_0x1dba310;  1 drivers
v0x1ba5e70_0 .net *"_s1", 0 0, L_0x1dba470;  1 drivers
S_0x1ba5f50 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x1ba5840;
 .timescale -9 -12;
P_0x1ba6160 .param/l "i" 0 4 54, +C4<01>;
L_0x1dba560/d .functor AND 1, L_0x1dba620, L_0x1dba810, C4<1>, C4<1>;
L_0x1dba560 .delay 1 (30000,30000,30000) L_0x1dba560/d;
v0x1ba6220_0 .net *"_s0", 0 0, L_0x1dba620;  1 drivers
v0x1ba6300_0 .net *"_s1", 0 0, L_0x1dba810;  1 drivers
S_0x1ba63e0 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x1ba5840;
 .timescale -9 -12;
P_0x1ba65f0 .param/l "i" 0 4 54, +C4<010>;
L_0x1dba8b0/d .functor AND 1, L_0x1dba970, L_0x1dbaad0, C4<1>, C4<1>;
L_0x1dba8b0 .delay 1 (30000,30000,30000) L_0x1dba8b0/d;
v0x1ba6690_0 .net *"_s0", 0 0, L_0x1dba970;  1 drivers
v0x1ba6770_0 .net *"_s1", 0 0, L_0x1dbaad0;  1 drivers
S_0x1ba6850 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x1ba5840;
 .timescale -9 -12;
P_0x1ba6a60 .param/l "i" 0 4 54, +C4<011>;
L_0x1dbabc0/d .functor AND 1, L_0x1dbac80, L_0x1dbade0, C4<1>, C4<1>;
L_0x1dbabc0 .delay 1 (30000,30000,30000) L_0x1dbabc0/d;
v0x1ba6b20_0 .net *"_s0", 0 0, L_0x1dbac80;  1 drivers
v0x1ba6c00_0 .net *"_s1", 0 0, L_0x1dbade0;  1 drivers
S_0x1ba6ce0 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x1ba5840;
 .timescale -9 -12;
P_0x1ba6f40 .param/l "i" 0 4 54, +C4<0100>;
L_0x1dbaf20/d .functor AND 1, L_0x1dbafe0, L_0x1dbb140, C4<1>, C4<1>;
L_0x1dbaf20 .delay 1 (30000,30000,30000) L_0x1dbaf20/d;
v0x1ba7000_0 .net *"_s0", 0 0, L_0x1dbafe0;  1 drivers
v0x1ba70e0_0 .net *"_s1", 0 0, L_0x1dbb140;  1 drivers
S_0x1ba71c0 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x1ba5840;
 .timescale -9 -12;
P_0x1ba73d0 .param/l "i" 0 4 54, +C4<0101>;
L_0x1dbb290/d .functor AND 1, L_0x1dbb300, L_0x1dbb570, C4<1>, C4<1>;
L_0x1dbb290 .delay 1 (30000,30000,30000) L_0x1dbb290/d;
v0x1ba7490_0 .net *"_s0", 0 0, L_0x1dbb300;  1 drivers
v0x1ba7570_0 .net *"_s1", 0 0, L_0x1dbb570;  1 drivers
S_0x1ba7650 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x1ba5840;
 .timescale -9 -12;
P_0x1ba7860 .param/l "i" 0 4 54, +C4<0110>;
L_0x1dbb680/d .functor AND 1, L_0x1dbb740, L_0x1dbb8a0, C4<1>, C4<1>;
L_0x1dbb680 .delay 1 (30000,30000,30000) L_0x1dbb680/d;
v0x1ba7920_0 .net *"_s0", 0 0, L_0x1dbb740;  1 drivers
v0x1ba7a00_0 .net *"_s1", 0 0, L_0x1dbb8a0;  1 drivers
S_0x1ba7ae0 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x1ba5840;
 .timescale -9 -12;
P_0x1ba7cf0 .param/l "i" 0 4 54, +C4<0111>;
L_0x1dbb610/d .functor AND 1, L_0x1dbbdd0, L_0x1dbbfc0, C4<1>, C4<1>;
L_0x1dbb610 .delay 1 (30000,30000,30000) L_0x1dbb610/d;
v0x1ba7db0_0 .net *"_s0", 0 0, L_0x1dbbdd0;  1 drivers
v0x1ba7e90_0 .net *"_s1", 0 0, L_0x1dbbfc0;  1 drivers
S_0x1ba8a50 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x1ba5620;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1dbda10/d .functor OR 1, L_0x1dbdad0, L_0x1dbdc80, C4<0>, C4<0>;
L_0x1dbda10 .delay 1 (30000,30000,30000) L_0x1dbda10/d;
v0x1baa580_0 .net *"_s10", 0 0, L_0x1dbdad0;  1 drivers
v0x1baa660_0 .net *"_s12", 0 0, L_0x1dbdc80;  1 drivers
v0x1baa740_0 .net "in", 7 0, L_0x1dbba10;  alias, 1 drivers
v0x1baa840_0 .net "ors", 1 0, L_0x1dbd830;  1 drivers
v0x1baa900_0 .net "out", 0 0, L_0x1dbda10;  alias, 1 drivers
L_0x1dbcc00 .part L_0x1dbba10, 0, 4;
L_0x1dbd830 .concat8 [ 1 1 0 0], L_0x1dbc8f0, L_0x1dbd520;
L_0x1dbd970 .part L_0x1dbba10, 4, 4;
L_0x1dbdad0 .part L_0x1dbd830, 0, 1;
L_0x1dbdc80 .part L_0x1dbd830, 1, 1;
S_0x1ba8c10 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1ba8a50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1dbc0b0/d .functor OR 1, L_0x1dbc170, L_0x1dbc2d0, C4<0>, C4<0>;
L_0x1dbc0b0 .delay 1 (30000,30000,30000) L_0x1dbc0b0/d;
L_0x1dbc500/d .functor OR 1, L_0x1dbc610, L_0x1dbc770, C4<0>, C4<0>;
L_0x1dbc500 .delay 1 (30000,30000,30000) L_0x1dbc500/d;
L_0x1dbc8f0/d .functor OR 1, L_0x1dbc960, L_0x1dbcb10, C4<0>, C4<0>;
L_0x1dbc8f0 .delay 1 (30000,30000,30000) L_0x1dbc8f0/d;
v0x1ba8e60_0 .net *"_s0", 0 0, L_0x1dbc0b0;  1 drivers
v0x1ba8f60_0 .net *"_s10", 0 0, L_0x1dbc610;  1 drivers
v0x1ba9040_0 .net *"_s12", 0 0, L_0x1dbc770;  1 drivers
v0x1ba9100_0 .net *"_s14", 0 0, L_0x1dbc960;  1 drivers
v0x1ba91e0_0 .net *"_s16", 0 0, L_0x1dbcb10;  1 drivers
v0x1ba9310_0 .net *"_s3", 0 0, L_0x1dbc170;  1 drivers
v0x1ba93f0_0 .net *"_s5", 0 0, L_0x1dbc2d0;  1 drivers
v0x1ba94d0_0 .net *"_s6", 0 0, L_0x1dbc500;  1 drivers
v0x1ba95b0_0 .net "in", 3 0, L_0x1dbcc00;  1 drivers
v0x1ba9720_0 .net "ors", 1 0, L_0x1dbc410;  1 drivers
v0x1ba9800_0 .net "out", 0 0, L_0x1dbc8f0;  1 drivers
L_0x1dbc170 .part L_0x1dbcc00, 0, 1;
L_0x1dbc2d0 .part L_0x1dbcc00, 1, 1;
L_0x1dbc410 .concat8 [ 1 1 0 0], L_0x1dbc0b0, L_0x1dbc500;
L_0x1dbc610 .part L_0x1dbcc00, 2, 1;
L_0x1dbc770 .part L_0x1dbcc00, 3, 1;
L_0x1dbc960 .part L_0x1dbc410, 0, 1;
L_0x1dbcb10 .part L_0x1dbc410, 1, 1;
S_0x1ba9920 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1ba8a50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1dbcd30/d .functor OR 1, L_0x1dbcda0, L_0x1dbcf00, C4<0>, C4<0>;
L_0x1dbcd30 .delay 1 (30000,30000,30000) L_0x1dbcd30/d;
L_0x1dbd130/d .functor OR 1, L_0x1dbd240, L_0x1dbd3a0, C4<0>, C4<0>;
L_0x1dbd130 .delay 1 (30000,30000,30000) L_0x1dbd130/d;
L_0x1dbd520/d .functor OR 1, L_0x1dbd590, L_0x1dbd740, C4<0>, C4<0>;
L_0x1dbd520 .delay 1 (30000,30000,30000) L_0x1dbd520/d;
v0x1ba9ae0_0 .net *"_s0", 0 0, L_0x1dbcd30;  1 drivers
v0x1ba9be0_0 .net *"_s10", 0 0, L_0x1dbd240;  1 drivers
v0x1ba9cc0_0 .net *"_s12", 0 0, L_0x1dbd3a0;  1 drivers
v0x1ba9d80_0 .net *"_s14", 0 0, L_0x1dbd590;  1 drivers
v0x1ba9e60_0 .net *"_s16", 0 0, L_0x1dbd740;  1 drivers
v0x1ba9f90_0 .net *"_s3", 0 0, L_0x1dbcda0;  1 drivers
v0x1baa050_0 .net *"_s5", 0 0, L_0x1dbcf00;  1 drivers
v0x1baa130_0 .net *"_s6", 0 0, L_0x1dbd130;  1 drivers
v0x1baa210_0 .net "in", 3 0, L_0x1dbd970;  1 drivers
v0x1baa380_0 .net "ors", 1 0, L_0x1dbd040;  1 drivers
v0x1baa460_0 .net "out", 0 0, L_0x1dbd520;  1 drivers
L_0x1dbcda0 .part L_0x1dbd970, 0, 1;
L_0x1dbcf00 .part L_0x1dbd970, 1, 1;
L_0x1dbd040 .concat8 [ 1 1 0 0], L_0x1dbcd30, L_0x1dbd130;
L_0x1dbd240 .part L_0x1dbd970, 2, 1;
L_0x1dbd3a0 .part L_0x1dbd970, 3, 1;
L_0x1dbd590 .part L_0x1dbd040, 0, 1;
L_0x1dbd740 .part L_0x1dbd040, 1, 1;
S_0x1baada0 .scope module, "resMux" "unaryMultiplexor" 4 148, 4 69 0, S_0x1ba3ec0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1bb01d0_0 .net "ands", 7 0, L_0x1db7fb0;  1 drivers
v0x1bb02e0_0 .net "in", 7 0, L_0x1db64f0;  alias, 1 drivers
v0x1bb03a0_0 .net "out", 0 0, L_0x1db9ef0;  alias, 1 drivers
v0x1bb0470_0 .net "sel", 7 0, v0x1d6daa0_0;  alias, 1 drivers
S_0x1baaff0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x1baada0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x1bad730_0 .net "A", 7 0, L_0x1db64f0;  alias, 1 drivers
v0x1bad830_0 .net "B", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1bad8f0_0 .net *"_s0", 0 0, L_0x1db6880;  1 drivers
v0x1bad9b0_0 .net *"_s12", 0 0, L_0x1db7240;  1 drivers
v0x1bada90_0 .net *"_s16", 0 0, L_0x1db75a0;  1 drivers
v0x1badbc0_0 .net *"_s20", 0 0, L_0x1db7970;  1 drivers
v0x1badca0_0 .net *"_s24", 0 0, L_0x1db7ca0;  1 drivers
v0x1badd80_0 .net *"_s28", 0 0, L_0x1db7c30;  1 drivers
v0x1bade60_0 .net *"_s4", 0 0, L_0x1db6c20;  1 drivers
v0x1badfd0_0 .net *"_s8", 0 0, L_0x1db6f30;  1 drivers
v0x1bae0b0_0 .net "out", 7 0, L_0x1db7fb0;  alias, 1 drivers
L_0x1db6990 .part L_0x1db64f0, 0, 1;
L_0x1db6b80 .part v0x1d6daa0_0, 0, 1;
L_0x1db6ce0 .part L_0x1db64f0, 1, 1;
L_0x1db6e40 .part v0x1d6daa0_0, 1, 1;
L_0x1db6ff0 .part L_0x1db64f0, 2, 1;
L_0x1db7150 .part v0x1d6daa0_0, 2, 1;
L_0x1db7300 .part L_0x1db64f0, 3, 1;
L_0x1db7460 .part v0x1d6daa0_0, 3, 1;
L_0x1db7660 .part L_0x1db64f0, 4, 1;
L_0x1db78d0 .part v0x1d6daa0_0, 4, 1;
L_0x1db79e0 .part L_0x1db64f0, 5, 1;
L_0x1db7b40 .part v0x1d6daa0_0, 5, 1;
L_0x1db7d60 .part L_0x1db64f0, 6, 1;
L_0x1db7ec0 .part v0x1d6daa0_0, 6, 1;
LS_0x1db7fb0_0_0 .concat8 [ 1 1 1 1], L_0x1db6880, L_0x1db6c20, L_0x1db6f30, L_0x1db7240;
LS_0x1db7fb0_0_4 .concat8 [ 1 1 1 1], L_0x1db75a0, L_0x1db7970, L_0x1db7ca0, L_0x1db7c30;
L_0x1db7fb0 .concat8 [ 4 4 0 0], LS_0x1db7fb0_0_0, LS_0x1db7fb0_0_4;
L_0x1db8370 .part L_0x1db64f0, 7, 1;
L_0x1db8560 .part v0x1d6daa0_0, 7, 1;
S_0x1bab230 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x1baaff0;
 .timescale -9 -12;
P_0x1bab440 .param/l "i" 0 4 54, +C4<00>;
L_0x1db6880/d .functor AND 1, L_0x1db6990, L_0x1db6b80, C4<1>, C4<1>;
L_0x1db6880 .delay 1 (30000,30000,30000) L_0x1db6880/d;
v0x1bab520_0 .net *"_s0", 0 0, L_0x1db6990;  1 drivers
v0x1bab600_0 .net *"_s1", 0 0, L_0x1db6b80;  1 drivers
S_0x1bab6e0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x1baaff0;
 .timescale -9 -12;
P_0x1bab8f0 .param/l "i" 0 4 54, +C4<01>;
L_0x1db6c20/d .functor AND 1, L_0x1db6ce0, L_0x1db6e40, C4<1>, C4<1>;
L_0x1db6c20 .delay 1 (30000,30000,30000) L_0x1db6c20/d;
v0x1bab9b0_0 .net *"_s0", 0 0, L_0x1db6ce0;  1 drivers
v0x1baba90_0 .net *"_s1", 0 0, L_0x1db6e40;  1 drivers
S_0x1babb70 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x1baaff0;
 .timescale -9 -12;
P_0x1babdb0 .param/l "i" 0 4 54, +C4<010>;
L_0x1db6f30/d .functor AND 1, L_0x1db6ff0, L_0x1db7150, C4<1>, C4<1>;
L_0x1db6f30 .delay 1 (30000,30000,30000) L_0x1db6f30/d;
v0x1babe50_0 .net *"_s0", 0 0, L_0x1db6ff0;  1 drivers
v0x1babf30_0 .net *"_s1", 0 0, L_0x1db7150;  1 drivers
S_0x1bac010 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x1baaff0;
 .timescale -9 -12;
P_0x1bac220 .param/l "i" 0 4 54, +C4<011>;
L_0x1db7240/d .functor AND 1, L_0x1db7300, L_0x1db7460, C4<1>, C4<1>;
L_0x1db7240 .delay 1 (30000,30000,30000) L_0x1db7240/d;
v0x1bac2e0_0 .net *"_s0", 0 0, L_0x1db7300;  1 drivers
v0x1bac3c0_0 .net *"_s1", 0 0, L_0x1db7460;  1 drivers
S_0x1bac4a0 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x1baaff0;
 .timescale -9 -12;
P_0x1bac700 .param/l "i" 0 4 54, +C4<0100>;
L_0x1db75a0/d .functor AND 1, L_0x1db7660, L_0x1db78d0, C4<1>, C4<1>;
L_0x1db75a0 .delay 1 (30000,30000,30000) L_0x1db75a0/d;
v0x1bac7c0_0 .net *"_s0", 0 0, L_0x1db7660;  1 drivers
v0x1bac8a0_0 .net *"_s1", 0 0, L_0x1db78d0;  1 drivers
S_0x1bac980 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x1baaff0;
 .timescale -9 -12;
P_0x1bacb90 .param/l "i" 0 4 54, +C4<0101>;
L_0x1db7970/d .functor AND 1, L_0x1db79e0, L_0x1db7b40, C4<1>, C4<1>;
L_0x1db7970 .delay 1 (30000,30000,30000) L_0x1db7970/d;
v0x1bacc50_0 .net *"_s0", 0 0, L_0x1db79e0;  1 drivers
v0x1bacd30_0 .net *"_s1", 0 0, L_0x1db7b40;  1 drivers
S_0x1bace10 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x1baaff0;
 .timescale -9 -12;
P_0x1bad020 .param/l "i" 0 4 54, +C4<0110>;
L_0x1db7ca0/d .functor AND 1, L_0x1db7d60, L_0x1db7ec0, C4<1>, C4<1>;
L_0x1db7ca0 .delay 1 (30000,30000,30000) L_0x1db7ca0/d;
v0x1bad0e0_0 .net *"_s0", 0 0, L_0x1db7d60;  1 drivers
v0x1bad1c0_0 .net *"_s1", 0 0, L_0x1db7ec0;  1 drivers
S_0x1bad2a0 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x1baaff0;
 .timescale -9 -12;
P_0x1bad4b0 .param/l "i" 0 4 54, +C4<0111>;
L_0x1db7c30/d .functor AND 1, L_0x1db8370, L_0x1db8560, C4<1>, C4<1>;
L_0x1db7c30 .delay 1 (30000,30000,30000) L_0x1db7c30/d;
v0x1bad570_0 .net *"_s0", 0 0, L_0x1db8370;  1 drivers
v0x1bad650_0 .net *"_s1", 0 0, L_0x1db8560;  1 drivers
S_0x1bae210 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x1baada0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1db9ef0/d .functor OR 1, L_0x1db9fb0, L_0x1dba160, C4<0>, C4<0>;
L_0x1db9ef0 .delay 1 (30000,30000,30000) L_0x1db9ef0/d;
v0x1bafd60_0 .net *"_s10", 0 0, L_0x1db9fb0;  1 drivers
v0x1bafe40_0 .net *"_s12", 0 0, L_0x1dba160;  1 drivers
v0x1baff20_0 .net "in", 7 0, L_0x1db7fb0;  alias, 1 drivers
v0x1bafff0_0 .net "ors", 1 0, L_0x1db9d10;  1 drivers
v0x1bb00b0_0 .net "out", 0 0, L_0x1db9ef0;  alias, 1 drivers
L_0x1db90e0 .part L_0x1db7fb0, 0, 4;
L_0x1db9d10 .concat8 [ 1 1 0 0], L_0x1db8e90, L_0x1db9a00;
L_0x1db9e50 .part L_0x1db7fb0, 4, 4;
L_0x1db9fb0 .part L_0x1db9d10, 0, 1;
L_0x1dba160 .part L_0x1db9d10, 1, 1;
S_0x1bae3d0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1bae210;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1db8650/d .functor OR 1, L_0x1db8710, L_0x1db8870, C4<0>, C4<0>;
L_0x1db8650 .delay 1 (30000,30000,30000) L_0x1db8650/d;
L_0x1db8aa0/d .functor OR 1, L_0x1db8bb0, L_0x1db8d10, C4<0>, C4<0>;
L_0x1db8aa0 .delay 1 (30000,30000,30000) L_0x1db8aa0/d;
L_0x1db8e90/d .functor OR 1, L_0x1db8f00, L_0x1db8ff0, C4<0>, C4<0>;
L_0x1db8e90 .delay 1 (30000,30000,30000) L_0x1db8e90/d;
v0x1bae620_0 .net *"_s0", 0 0, L_0x1db8650;  1 drivers
v0x1bae720_0 .net *"_s10", 0 0, L_0x1db8bb0;  1 drivers
v0x1bae800_0 .net *"_s12", 0 0, L_0x1db8d10;  1 drivers
v0x1bae8c0_0 .net *"_s14", 0 0, L_0x1db8f00;  1 drivers
v0x1bae9a0_0 .net *"_s16", 0 0, L_0x1db8ff0;  1 drivers
v0x1baead0_0 .net *"_s3", 0 0, L_0x1db8710;  1 drivers
v0x1baebb0_0 .net *"_s5", 0 0, L_0x1db8870;  1 drivers
v0x1baec90_0 .net *"_s6", 0 0, L_0x1db8aa0;  1 drivers
v0x1baed70_0 .net "in", 3 0, L_0x1db90e0;  1 drivers
v0x1baeee0_0 .net "ors", 1 0, L_0x1db89b0;  1 drivers
v0x1baefc0_0 .net "out", 0 0, L_0x1db8e90;  1 drivers
L_0x1db8710 .part L_0x1db90e0, 0, 1;
L_0x1db8870 .part L_0x1db90e0, 1, 1;
L_0x1db89b0 .concat8 [ 1 1 0 0], L_0x1db8650, L_0x1db8aa0;
L_0x1db8bb0 .part L_0x1db90e0, 2, 1;
L_0x1db8d10 .part L_0x1db90e0, 3, 1;
L_0x1db8f00 .part L_0x1db89b0, 0, 1;
L_0x1db8ff0 .part L_0x1db89b0, 1, 1;
S_0x1baf0e0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1bae210;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1db9210/d .functor OR 1, L_0x1db9280, L_0x1db93e0, C4<0>, C4<0>;
L_0x1db9210 .delay 1 (30000,30000,30000) L_0x1db9210/d;
L_0x1db9610/d .functor OR 1, L_0x1db9720, L_0x1db9880, C4<0>, C4<0>;
L_0x1db9610 .delay 1 (30000,30000,30000) L_0x1db9610/d;
L_0x1db9a00/d .functor OR 1, L_0x1db9a70, L_0x1db9c20, C4<0>, C4<0>;
L_0x1db9a00 .delay 1 (30000,30000,30000) L_0x1db9a00/d;
v0x1baf2a0_0 .net *"_s0", 0 0, L_0x1db9210;  1 drivers
v0x1baf3a0_0 .net *"_s10", 0 0, L_0x1db9720;  1 drivers
v0x1baf480_0 .net *"_s12", 0 0, L_0x1db9880;  1 drivers
v0x1baf540_0 .net *"_s14", 0 0, L_0x1db9a70;  1 drivers
v0x1baf620_0 .net *"_s16", 0 0, L_0x1db9c20;  1 drivers
v0x1baf750_0 .net *"_s3", 0 0, L_0x1db9280;  1 drivers
v0x1baf830_0 .net *"_s5", 0 0, L_0x1db93e0;  1 drivers
v0x1baf910_0 .net *"_s6", 0 0, L_0x1db9610;  1 drivers
v0x1baf9f0_0 .net "in", 3 0, L_0x1db9e50;  1 drivers
v0x1bafb60_0 .net "ors", 1 0, L_0x1db9520;  1 drivers
v0x1bafc40_0 .net "out", 0 0, L_0x1db9a00;  1 drivers
L_0x1db9280 .part L_0x1db9e50, 0, 1;
L_0x1db93e0 .part L_0x1db9e50, 1, 1;
L_0x1db9520 .concat8 [ 1 1 0 0], L_0x1db9210, L_0x1db9610;
L_0x1db9720 .part L_0x1db9e50, 2, 1;
L_0x1db9880 .part L_0x1db9e50, 3, 1;
L_0x1db9a70 .part L_0x1db9520, 0, 1;
L_0x1db9c20 .part L_0x1db9520, 1, 1;
S_0x1bb0550 .scope module, "sltGate" "slt" 4 142, 4 101 0, S_0x1ba3ec0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x1db5860/d .functor XNOR 1, L_0x1dbde70, L_0x1db44f0, C4<0>, C4<0>;
L_0x1db5860 .delay 1 (20000,20000,20000) L_0x1db5860/d;
L_0x1db5ad0/d .functor AND 1, L_0x1dbde70, L_0x1db4750, C4<1>, C4<1>;
L_0x1db5ad0 .delay 1 (30000,30000,30000) L_0x1db5ad0/d;
L_0x1db5b40/d .functor AND 1, L_0x1db5860, L_0x1dbe090, C4<1>, C4<1>;
L_0x1db5b40 .delay 1 (30000,30000,30000) L_0x1db5b40/d;
L_0x1db5ca0/d .functor OR 1, L_0x1db5b40, L_0x1db5ad0, C4<0>, C4<0>;
L_0x1db5ca0 .delay 1 (30000,30000,30000) L_0x1db5ca0/d;
v0x1bb0800_0 .net "a", 0 0, L_0x1dbde70;  alias, 1 drivers
v0x1bb08f0_0 .net "a_", 0 0, L_0x1db4640;  alias, 1 drivers
v0x1bb09b0_0 .net "b", 0 0, L_0x1db44f0;  alias, 1 drivers
v0x1bb0aa0_0 .net "b_", 0 0, L_0x1db4750;  alias, 1 drivers
v0x1bb0b40_0 .net "carryin", 0 0, L_0x1dbe090;  alias, 1 drivers
v0x1bb0c80_0 .net "eq", 0 0, L_0x1db5860;  1 drivers
v0x1bb0d40_0 .net "lt", 0 0, L_0x1db5ad0;  1 drivers
v0x1bb0e00_0 .net "out", 0 0, L_0x1db5ca0;  1 drivers
v0x1bb0ec0_0 .net "w0", 0 0, L_0x1db5b40;  1 drivers
S_0x1bb1110 .scope module, "sub" "fullAdder" 4 140, 4 85 0, S_0x1ba3ec0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1db5640/d .functor OR 1, L_0x1db5140, L_0x1bb2370, C4<0>, C4<0>;
L_0x1db5640 .delay 1 (30000,30000,30000) L_0x1db5640/d;
v0x1bb1f00_0 .net "a", 0 0, L_0x1dbde70;  alias, 1 drivers
v0x1bb2050_0 .net "b", 0 0, L_0x1db4750;  alias, 1 drivers
v0x1bb2110_0 .net "c1", 0 0, L_0x1db5140;  1 drivers
v0x1bb21b0_0 .net "c2", 0 0, L_0x1bb2370;  1 drivers
v0x1bb2280_0 .net "carryin", 0 0, L_0x1dbe090;  alias, 1 drivers
v0x1bb2400_0 .net "carryout", 0 0, L_0x1db5640;  1 drivers
v0x1bb24a0_0 .net "s1", 0 0, L_0x1db5080;  1 drivers
v0x1bb2540_0 .net "sum", 0 0, L_0x1db52a0;  1 drivers
S_0x1bb1360 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1bb1110;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1db5080/d .functor XOR 1, L_0x1dbde70, L_0x1db4750, C4<0>, C4<0>;
L_0x1db5080 .delay 1 (30000,30000,30000) L_0x1db5080/d;
L_0x1db5140/d .functor AND 1, L_0x1dbde70, L_0x1db4750, C4<1>, C4<1>;
L_0x1db5140 .delay 1 (30000,30000,30000) L_0x1db5140/d;
v0x1bb15c0_0 .net "a", 0 0, L_0x1dbde70;  alias, 1 drivers
v0x1bb1680_0 .net "b", 0 0, L_0x1db4750;  alias, 1 drivers
v0x1bb1740_0 .net "carryout", 0 0, L_0x1db5140;  alias, 1 drivers
v0x1bb17e0_0 .net "sum", 0 0, L_0x1db5080;  alias, 1 drivers
S_0x1bb1910 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1bb1110;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1db52a0/d .functor XOR 1, L_0x1db5080, L_0x1dbe090, C4<0>, C4<0>;
L_0x1db52a0 .delay 1 (30000,30000,30000) L_0x1db52a0/d;
L_0x1bb2370/d .functor AND 1, L_0x1db5080, L_0x1dbe090, C4<1>, C4<1>;
L_0x1bb2370 .delay 1 (30000,30000,30000) L_0x1bb2370/d;
v0x1bb1b70_0 .net "a", 0 0, L_0x1db5080;  alias, 1 drivers
v0x1bb1c40_0 .net "b", 0 0, L_0x1dbe090;  alias, 1 drivers
v0x1bb1ce0_0 .net "carryout", 0 0, L_0x1bb2370;  alias, 1 drivers
v0x1bb1db0_0 .net "sum", 0 0, L_0x1db52a0;  alias, 1 drivers
S_0x1bb3960 .scope generate, "genblk2" "genblk2" 3 45, 3 45 0, S_0x1ba3bf0;
 .timescale -9 -12;
L_0x7f72592da7f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f72592da840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1dbdf10/d .functor OR 1, L_0x7f72592da7f8, L_0x7f72592da840, C4<0>, C4<0>;
L_0x1dbdf10 .delay 1 (30000,30000,30000) L_0x1dbdf10/d;
v0x1bb3b50_0 .net/2u *"_s0", 0 0, L_0x7f72592da7f8;  1 drivers
v0x1bb3c30_0 .net/2u *"_s2", 0 0, L_0x7f72592da840;  1 drivers
S_0x1bb3d10 .scope generate, "alu_slices[8]" "alu_slices[8]" 3 37, 3 37 0, S_0x1a570b0;
 .timescale -9 -12;
P_0x1b738a0 .param/l "i" 0 3 37, +C4<01000>;
S_0x1bb4020 .scope module, "alu1_inst" "alu1" 3 38, 4 124 0, S_0x1bb3d10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x1dbb990/d .functor NOT 1, L_0x1dc7b40, C4<0>, C4<0>, C4<0>;
L_0x1dbb990 .delay 1 (10000,10000,10000) L_0x1dbb990/d;
L_0x1dbe3b0/d .functor NOT 1, L_0x1dc7ca0, C4<0>, C4<0>, C4<0>;
L_0x1dbe3b0 .delay 1 (10000,10000,10000) L_0x1dbe3b0/d;
L_0x1dbf3b0/d .functor XOR 1, L_0x1dc7b40, L_0x1dc7ca0, C4<0>, C4<0>;
L_0x1dbf3b0 .delay 1 (30000,30000,30000) L_0x1dbf3b0/d;
L_0x7f72592da888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f72592da8d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1dbfa60/d .functor OR 1, L_0x7f72592da888, L_0x7f72592da8d0, C4<0>, C4<0>;
L_0x1dbfa60 .delay 1 (30000,30000,30000) L_0x1dbfa60/d;
L_0x1dbfc60/d .functor AND 1, L_0x1dc7b40, L_0x1dc7ca0, C4<1>, C4<1>;
L_0x1dbfc60 .delay 1 (30000,30000,30000) L_0x1dbfc60/d;
L_0x1dbfd20/d .functor NAND 1, L_0x1dc7b40, L_0x1dc7ca0, C4<1>, C4<1>;
L_0x1dbfd20 .delay 1 (20000,20000,20000) L_0x1dbfd20/d;
L_0x1dbfe80/d .functor XOR 1, L_0x1dc7b40, L_0x1dc7ca0, C4<0>, C4<0>;
L_0x1dbfe80 .delay 1 (20000,20000,20000) L_0x1dbfe80/d;
L_0x1dc0330/d .functor OR 1, L_0x1dc7b40, L_0x1dc7ca0, C4<0>, C4<0>;
L_0x1dc0330 .delay 1 (30000,30000,30000) L_0x1dc0330/d;
L_0x1dc7a40/d .functor NOT 1, L_0x1dc3ca0, C4<0>, C4<0>, C4<0>;
L_0x1dc7a40 .delay 1 (10000,10000,10000) L_0x1dc7a40/d;
v0x1bc2750_0 .net "A", 0 0, L_0x1dc7b40;  1 drivers
v0x1bc2810_0 .net "A_", 0 0, L_0x1dbb990;  1 drivers
v0x1bc28d0_0 .net "B", 0 0, L_0x1dc7ca0;  1 drivers
v0x1bc29a0_0 .net "B_", 0 0, L_0x1dbe3b0;  1 drivers
v0x1bc2a40_0 .net *"_s12", 0 0, L_0x1dbfa60;  1 drivers
v0x1bc2b30_0 .net/2s *"_s14", 0 0, L_0x7f72592da888;  1 drivers
v0x1bc2bf0_0 .net/2s *"_s16", 0 0, L_0x7f72592da8d0;  1 drivers
v0x1bc2cd0_0 .net *"_s18", 0 0, L_0x1dbfc60;  1 drivers
v0x1bc2db0_0 .net *"_s20", 0 0, L_0x1dbfd20;  1 drivers
v0x1bc2f20_0 .net *"_s22", 0 0, L_0x1dbfe80;  1 drivers
v0x1bc3000_0 .net *"_s24", 0 0, L_0x1dc0330;  1 drivers
o0x7f7259368d48 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x1bc30e0_0 name=_s30
o0x7f7259368d78 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0x1bc31c0_0 name=_s32
v0x1bc32a0_0 .net *"_s8", 0 0, L_0x1dbf3b0;  1 drivers
v0x1bc3380_0 .net "carryin", 0 0, L_0x1dbe240;  1 drivers
v0x1bc3420_0 .net "carryout", 0 0, L_0x1dc76e0;  1 drivers
v0x1bc34c0_0 .net "carryouts", 7 0, L_0x1ebf830;  1 drivers
v0x1bc3670_0 .net "command", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1bc3710_0 .net "result", 0 0, L_0x1dc3ca0;  1 drivers
v0x1bc3800_0 .net "results", 7 0, L_0x1dc0100;  1 drivers
v0x1bc3910_0 .net "zero", 0 0, L_0x1dc7a40;  1 drivers
LS_0x1dc0100_0_0 .concat8 [ 1 1 1 1], L_0x1dbe8d0, L_0x1dbef00, L_0x1dbf3b0, L_0x1dbfa60;
LS_0x1dc0100_0_4 .concat8 [ 1 1 1 1], L_0x1dbfc60, L_0x1dbfd20, L_0x1dbfe80, L_0x1dc0330;
L_0x1dc0100 .concat8 [ 4 4 0 0], LS_0x1dc0100_0_0, LS_0x1dc0100_0_4;
LS_0x1ebf830_0_0 .concat [ 1 1 1 1], L_0x1dbeb80, L_0x1dbf250, o0x7f7259368d48, L_0x1dbf8b0;
LS_0x1ebf830_0_4 .concat [ 4 0 0 0], o0x7f7259368d78;
L_0x1ebf830 .concat [ 4 4 0 0], LS_0x1ebf830_0_0, LS_0x1ebf830_0_4;
S_0x1bb42a0 .scope module, "adder" "fullAdder" 4 139, 4 85 0, S_0x1bb4020;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1dbeb80/d .functor OR 1, L_0x1dbe660, L_0x1dbea20, C4<0>, C4<0>;
L_0x1dbeb80 .delay 1 (30000,30000,30000) L_0x1dbeb80/d;
v0x1bb50d0_0 .net "a", 0 0, L_0x1dc7b40;  alias, 1 drivers
v0x1bb5190_0 .net "b", 0 0, L_0x1dc7ca0;  alias, 1 drivers
v0x1bb5260_0 .net "c1", 0 0, L_0x1dbe660;  1 drivers
v0x1bb5360_0 .net "c2", 0 0, L_0x1dbea20;  1 drivers
v0x1bb5430_0 .net "carryin", 0 0, L_0x1dbe240;  alias, 1 drivers
v0x1bb5520_0 .net "carryout", 0 0, L_0x1dbeb80;  1 drivers
v0x1bb55c0_0 .net "s1", 0 0, L_0x1dbe5a0;  1 drivers
v0x1bb56b0_0 .net "sum", 0 0, L_0x1dbe8d0;  1 drivers
S_0x1bb4510 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1bb42a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1dbe5a0/d .functor XOR 1, L_0x1dc7b40, L_0x1dc7ca0, C4<0>, C4<0>;
L_0x1dbe5a0 .delay 1 (30000,30000,30000) L_0x1dbe5a0/d;
L_0x1dbe660/d .functor AND 1, L_0x1dc7b40, L_0x1dc7ca0, C4<1>, C4<1>;
L_0x1dbe660 .delay 1 (30000,30000,30000) L_0x1dbe660/d;
v0x1bb4770_0 .net "a", 0 0, L_0x1dc7b40;  alias, 1 drivers
v0x1bb4850_0 .net "b", 0 0, L_0x1dc7ca0;  alias, 1 drivers
v0x1bb4910_0 .net "carryout", 0 0, L_0x1dbe660;  alias, 1 drivers
v0x1bb49b0_0 .net "sum", 0 0, L_0x1dbe5a0;  alias, 1 drivers
S_0x1bb4af0 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1bb42a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1dbe8d0/d .functor XOR 1, L_0x1dbe5a0, L_0x1dbe240, C4<0>, C4<0>;
L_0x1dbe8d0 .delay 1 (30000,30000,30000) L_0x1dbe8d0/d;
L_0x1dbea20/d .functor AND 1, L_0x1dbe5a0, L_0x1dbe240, C4<1>, C4<1>;
L_0x1dbea20 .delay 1 (30000,30000,30000) L_0x1dbea20/d;
v0x1bb4d50_0 .net "a", 0 0, L_0x1dbe5a0;  alias, 1 drivers
v0x1bb4df0_0 .net "b", 0 0, L_0x1dbe240;  alias, 1 drivers
v0x1bb4e90_0 .net "carryout", 0 0, L_0x1dbea20;  alias, 1 drivers
v0x1bb4f60_0 .net "sum", 0 0, L_0x1dbe8d0;  alias, 1 drivers
S_0x1bb5780 .scope module, "cMux" "unaryMultiplexor" 4 149, 4 69 0, S_0x1bb4020;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1bbab70_0 .net "ands", 7 0, L_0x1dc56e0;  1 drivers
v0x1bbac80_0 .net "in", 7 0, L_0x1ebf830;  alias, 1 drivers
v0x1bbad40_0 .net "out", 0 0, L_0x1dc76e0;  alias, 1 drivers
v0x1bbae10_0 .net "sel", 7 0, v0x1d6daa0_0;  alias, 1 drivers
S_0x1bb59a0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x1bb5780;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x1bb80d0_0 .net "A", 7 0, L_0x1ebf830;  alias, 1 drivers
v0x1bb81d0_0 .net "B", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1bb8290_0 .net *"_s0", 0 0, L_0x1dc4000;  1 drivers
v0x1bb8350_0 .net *"_s12", 0 0, L_0x1dc4970;  1 drivers
v0x1bb8430_0 .net *"_s16", 0 0, L_0x1dc4cd0;  1 drivers
v0x1bb8560_0 .net *"_s20", 0 0, L_0x1dc4fe0;  1 drivers
v0x1bb8640_0 .net *"_s24", 0 0, L_0x1dc53d0;  1 drivers
v0x1bb8720_0 .net *"_s28", 0 0, L_0x1dc5360;  1 drivers
v0x1bb8800_0 .net *"_s4", 0 0, L_0x1dc4310;  1 drivers
v0x1bb8970_0 .net *"_s8", 0 0, L_0x1dc4660;  1 drivers
v0x1bb8a50_0 .net "out", 7 0, L_0x1dc56e0;  alias, 1 drivers
L_0x1dc40c0 .part L_0x1ebf830, 0, 1;
L_0x1dc4220 .part v0x1d6daa0_0, 0, 1;
L_0x1dc43d0 .part L_0x1ebf830, 1, 1;
L_0x1dc45c0 .part v0x1d6daa0_0, 1, 1;
L_0x1dc4720 .part L_0x1ebf830, 2, 1;
L_0x1dc4880 .part v0x1d6daa0_0, 2, 1;
L_0x1dc4a30 .part L_0x1ebf830, 3, 1;
L_0x1dc4b90 .part v0x1d6daa0_0, 3, 1;
L_0x1dc4d90 .part L_0x1ebf830, 4, 1;
L_0x1dc4ef0 .part v0x1d6daa0_0, 4, 1;
L_0x1dc5050 .part L_0x1ebf830, 5, 1;
L_0x1dc52c0 .part v0x1d6daa0_0, 5, 1;
L_0x1dc5490 .part L_0x1ebf830, 6, 1;
L_0x1dc55f0 .part v0x1d6daa0_0, 6, 1;
LS_0x1dc56e0_0_0 .concat8 [ 1 1 1 1], L_0x1dc4000, L_0x1dc4310, L_0x1dc4660, L_0x1dc4970;
LS_0x1dc56e0_0_4 .concat8 [ 1 1 1 1], L_0x1dc4cd0, L_0x1dc4fe0, L_0x1dc53d0, L_0x1dc5360;
L_0x1dc56e0 .concat8 [ 4 4 0 0], LS_0x1dc56e0_0_0, LS_0x1dc56e0_0_4;
L_0x1dc5aa0 .part L_0x1ebf830, 7, 1;
L_0x1dc5c90 .part v0x1d6daa0_0, 7, 1;
S_0x1bb5c00 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x1bb59a0;
 .timescale -9 -12;
P_0x1bb5e10 .param/l "i" 0 4 54, +C4<00>;
L_0x1dc4000/d .functor AND 1, L_0x1dc40c0, L_0x1dc4220, C4<1>, C4<1>;
L_0x1dc4000 .delay 1 (30000,30000,30000) L_0x1dc4000/d;
v0x1bb5ef0_0 .net *"_s0", 0 0, L_0x1dc40c0;  1 drivers
v0x1bb5fd0_0 .net *"_s1", 0 0, L_0x1dc4220;  1 drivers
S_0x1bb60b0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x1bb59a0;
 .timescale -9 -12;
P_0x1bb62c0 .param/l "i" 0 4 54, +C4<01>;
L_0x1dc4310/d .functor AND 1, L_0x1dc43d0, L_0x1dc45c0, C4<1>, C4<1>;
L_0x1dc4310 .delay 1 (30000,30000,30000) L_0x1dc4310/d;
v0x1bb6380_0 .net *"_s0", 0 0, L_0x1dc43d0;  1 drivers
v0x1bb6460_0 .net *"_s1", 0 0, L_0x1dc45c0;  1 drivers
S_0x1bb6540 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x1bb59a0;
 .timescale -9 -12;
P_0x1bb6750 .param/l "i" 0 4 54, +C4<010>;
L_0x1dc4660/d .functor AND 1, L_0x1dc4720, L_0x1dc4880, C4<1>, C4<1>;
L_0x1dc4660 .delay 1 (30000,30000,30000) L_0x1dc4660/d;
v0x1bb67f0_0 .net *"_s0", 0 0, L_0x1dc4720;  1 drivers
v0x1bb68d0_0 .net *"_s1", 0 0, L_0x1dc4880;  1 drivers
S_0x1bb69b0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x1bb59a0;
 .timescale -9 -12;
P_0x1bb6bc0 .param/l "i" 0 4 54, +C4<011>;
L_0x1dc4970/d .functor AND 1, L_0x1dc4a30, L_0x1dc4b90, C4<1>, C4<1>;
L_0x1dc4970 .delay 1 (30000,30000,30000) L_0x1dc4970/d;
v0x1bb6c80_0 .net *"_s0", 0 0, L_0x1dc4a30;  1 drivers
v0x1bb6d60_0 .net *"_s1", 0 0, L_0x1dc4b90;  1 drivers
S_0x1bb6e40 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x1bb59a0;
 .timescale -9 -12;
P_0x1bb70a0 .param/l "i" 0 4 54, +C4<0100>;
L_0x1dc4cd0/d .functor AND 1, L_0x1dc4d90, L_0x1dc4ef0, C4<1>, C4<1>;
L_0x1dc4cd0 .delay 1 (30000,30000,30000) L_0x1dc4cd0/d;
v0x1bb7160_0 .net *"_s0", 0 0, L_0x1dc4d90;  1 drivers
v0x1bb7240_0 .net *"_s1", 0 0, L_0x1dc4ef0;  1 drivers
S_0x1bb7320 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x1bb59a0;
 .timescale -9 -12;
P_0x1bb7530 .param/l "i" 0 4 54, +C4<0101>;
L_0x1dc4fe0/d .functor AND 1, L_0x1dc5050, L_0x1dc52c0, C4<1>, C4<1>;
L_0x1dc4fe0 .delay 1 (30000,30000,30000) L_0x1dc4fe0/d;
v0x1bb75f0_0 .net *"_s0", 0 0, L_0x1dc5050;  1 drivers
v0x1bb76d0_0 .net *"_s1", 0 0, L_0x1dc52c0;  1 drivers
S_0x1bb77b0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x1bb59a0;
 .timescale -9 -12;
P_0x1bb79c0 .param/l "i" 0 4 54, +C4<0110>;
L_0x1dc53d0/d .functor AND 1, L_0x1dc5490, L_0x1dc55f0, C4<1>, C4<1>;
L_0x1dc53d0 .delay 1 (30000,30000,30000) L_0x1dc53d0/d;
v0x1bb7a80_0 .net *"_s0", 0 0, L_0x1dc5490;  1 drivers
v0x1bb7b60_0 .net *"_s1", 0 0, L_0x1dc55f0;  1 drivers
S_0x1bb7c40 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x1bb59a0;
 .timescale -9 -12;
P_0x1bb7e50 .param/l "i" 0 4 54, +C4<0111>;
L_0x1dc5360/d .functor AND 1, L_0x1dc5aa0, L_0x1dc5c90, C4<1>, C4<1>;
L_0x1dc5360 .delay 1 (30000,30000,30000) L_0x1dc5360/d;
v0x1bb7f10_0 .net *"_s0", 0 0, L_0x1dc5aa0;  1 drivers
v0x1bb7ff0_0 .net *"_s1", 0 0, L_0x1dc5c90;  1 drivers
S_0x1bb8bb0 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x1bb5780;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1dc76e0/d .functor OR 1, L_0x1dc77a0, L_0x1dc7950, C4<0>, C4<0>;
L_0x1dc76e0 .delay 1 (30000,30000,30000) L_0x1dc76e0/d;
v0x1bba700_0 .net *"_s10", 0 0, L_0x1dc77a0;  1 drivers
v0x1bba7e0_0 .net *"_s12", 0 0, L_0x1dc7950;  1 drivers
v0x1bba8c0_0 .net "in", 7 0, L_0x1dc56e0;  alias, 1 drivers
v0x1bba990_0 .net "ors", 1 0, L_0x1dc7500;  1 drivers
v0x1bbaa50_0 .net "out", 0 0, L_0x1dc76e0;  alias, 1 drivers
L_0x1dc68d0 .part L_0x1dc56e0, 0, 4;
L_0x1dc7500 .concat8 [ 1 1 0 0], L_0x1dc65c0, L_0x1dc71f0;
L_0x1dc7640 .part L_0x1dc56e0, 4, 4;
L_0x1dc77a0 .part L_0x1dc7500, 0, 1;
L_0x1dc7950 .part L_0x1dc7500, 1, 1;
S_0x1bb8d70 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1bb8bb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1dc5d80/d .functor OR 1, L_0x1dc5e40, L_0x1dc5fa0, C4<0>, C4<0>;
L_0x1dc5d80 .delay 1 (30000,30000,30000) L_0x1dc5d80/d;
L_0x1dc61d0/d .functor OR 1, L_0x1dc62e0, L_0x1dc6440, C4<0>, C4<0>;
L_0x1dc61d0 .delay 1 (30000,30000,30000) L_0x1dc61d0/d;
L_0x1dc65c0/d .functor OR 1, L_0x1dc6630, L_0x1dc67e0, C4<0>, C4<0>;
L_0x1dc65c0 .delay 1 (30000,30000,30000) L_0x1dc65c0/d;
v0x1bb8fc0_0 .net *"_s0", 0 0, L_0x1dc5d80;  1 drivers
v0x1bb90c0_0 .net *"_s10", 0 0, L_0x1dc62e0;  1 drivers
v0x1bb91a0_0 .net *"_s12", 0 0, L_0x1dc6440;  1 drivers
v0x1bb9260_0 .net *"_s14", 0 0, L_0x1dc6630;  1 drivers
v0x1bb9340_0 .net *"_s16", 0 0, L_0x1dc67e0;  1 drivers
v0x1bb9470_0 .net *"_s3", 0 0, L_0x1dc5e40;  1 drivers
v0x1bb9550_0 .net *"_s5", 0 0, L_0x1dc5fa0;  1 drivers
v0x1bb9630_0 .net *"_s6", 0 0, L_0x1dc61d0;  1 drivers
v0x1bb9710_0 .net "in", 3 0, L_0x1dc68d0;  1 drivers
v0x1bb9880_0 .net "ors", 1 0, L_0x1dc60e0;  1 drivers
v0x1bb9960_0 .net "out", 0 0, L_0x1dc65c0;  1 drivers
L_0x1dc5e40 .part L_0x1dc68d0, 0, 1;
L_0x1dc5fa0 .part L_0x1dc68d0, 1, 1;
L_0x1dc60e0 .concat8 [ 1 1 0 0], L_0x1dc5d80, L_0x1dc61d0;
L_0x1dc62e0 .part L_0x1dc68d0, 2, 1;
L_0x1dc6440 .part L_0x1dc68d0, 3, 1;
L_0x1dc6630 .part L_0x1dc60e0, 0, 1;
L_0x1dc67e0 .part L_0x1dc60e0, 1, 1;
S_0x1bb9a80 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1bb8bb0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1dc6a00/d .functor OR 1, L_0x1dc6a70, L_0x1dc6bd0, C4<0>, C4<0>;
L_0x1dc6a00 .delay 1 (30000,30000,30000) L_0x1dc6a00/d;
L_0x1dc6e00/d .functor OR 1, L_0x1dc6f10, L_0x1dc7070, C4<0>, C4<0>;
L_0x1dc6e00 .delay 1 (30000,30000,30000) L_0x1dc6e00/d;
L_0x1dc71f0/d .functor OR 1, L_0x1dc7260, L_0x1dc7410, C4<0>, C4<0>;
L_0x1dc71f0 .delay 1 (30000,30000,30000) L_0x1dc71f0/d;
v0x1bb9c40_0 .net *"_s0", 0 0, L_0x1dc6a00;  1 drivers
v0x1bb9d40_0 .net *"_s10", 0 0, L_0x1dc6f10;  1 drivers
v0x1bb9e20_0 .net *"_s12", 0 0, L_0x1dc7070;  1 drivers
v0x1bb9ee0_0 .net *"_s14", 0 0, L_0x1dc7260;  1 drivers
v0x1bb9fc0_0 .net *"_s16", 0 0, L_0x1dc7410;  1 drivers
v0x1bba0f0_0 .net *"_s3", 0 0, L_0x1dc6a70;  1 drivers
v0x1bba1d0_0 .net *"_s5", 0 0, L_0x1dc6bd0;  1 drivers
v0x1bba2b0_0 .net *"_s6", 0 0, L_0x1dc6e00;  1 drivers
v0x1bba390_0 .net "in", 3 0, L_0x1dc7640;  1 drivers
v0x1bba500_0 .net "ors", 1 0, L_0x1dc6d10;  1 drivers
v0x1bba5e0_0 .net "out", 0 0, L_0x1dc71f0;  1 drivers
L_0x1dc6a70 .part L_0x1dc7640, 0, 1;
L_0x1dc6bd0 .part L_0x1dc7640, 1, 1;
L_0x1dc6d10 .concat8 [ 1 1 0 0], L_0x1dc6a00, L_0x1dc6e00;
L_0x1dc6f10 .part L_0x1dc7640, 2, 1;
L_0x1dc7070 .part L_0x1dc7640, 3, 1;
L_0x1dc7260 .part L_0x1dc6d10, 0, 1;
L_0x1dc7410 .part L_0x1dc6d10, 1, 1;
S_0x1bbaef0 .scope module, "resMux" "unaryMultiplexor" 4 148, 4 69 0, S_0x1bb4020;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1bc0320_0 .net "ands", 7 0, L_0x1dc1ca0;  1 drivers
v0x1bc0430_0 .net "in", 7 0, L_0x1dc0100;  alias, 1 drivers
v0x1bc04f0_0 .net "out", 0 0, L_0x1dc3ca0;  alias, 1 drivers
v0x1bc05c0_0 .net "sel", 7 0, v0x1d6daa0_0;  alias, 1 drivers
S_0x1bbb140 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x1bbaef0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x1bbd880_0 .net "A", 7 0, L_0x1dc0100;  alias, 1 drivers
v0x1bbd980_0 .net "B", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1bbda40_0 .net *"_s0", 0 0, L_0x1dc0490;  1 drivers
v0x1bbdb00_0 .net *"_s12", 0 0, L_0x1dc0e50;  1 drivers
v0x1bbdbe0_0 .net *"_s16", 0 0, L_0x1dc11b0;  1 drivers
v0x1bbdd10_0 .net *"_s20", 0 0, L_0x1dc15e0;  1 drivers
v0x1bbddf0_0 .net *"_s24", 0 0, L_0x1dc1910;  1 drivers
v0x1bbded0_0 .net *"_s28", 0 0, L_0x1dc18a0;  1 drivers
v0x1bbdfb0_0 .net *"_s4", 0 0, L_0x1dc0830;  1 drivers
v0x1bbe120_0 .net *"_s8", 0 0, L_0x1dc0b40;  1 drivers
v0x1bbe200_0 .net "out", 7 0, L_0x1dc1ca0;  alias, 1 drivers
L_0x1dc05a0 .part L_0x1dc0100, 0, 1;
L_0x1dc0790 .part v0x1d6daa0_0, 0, 1;
L_0x1dc08f0 .part L_0x1dc0100, 1, 1;
L_0x1dc0a50 .part v0x1d6daa0_0, 1, 1;
L_0x1dc0c00 .part L_0x1dc0100, 2, 1;
L_0x1dc0d60 .part v0x1d6daa0_0, 2, 1;
L_0x1dc0f10 .part L_0x1dc0100, 3, 1;
L_0x1dc1070 .part v0x1d6daa0_0, 3, 1;
L_0x1dc1270 .part L_0x1dc0100, 4, 1;
L_0x1dc14e0 .part v0x1d6daa0_0, 4, 1;
L_0x1dc1650 .part L_0x1dc0100, 5, 1;
L_0x1dc17b0 .part v0x1d6daa0_0, 5, 1;
L_0x1dc19d0 .part L_0x1dc0100, 6, 1;
L_0x1dc1b30 .part v0x1d6daa0_0, 6, 1;
LS_0x1dc1ca0_0_0 .concat8 [ 1 1 1 1], L_0x1dc0490, L_0x1dc0830, L_0x1dc0b40, L_0x1dc0e50;
LS_0x1dc1ca0_0_4 .concat8 [ 1 1 1 1], L_0x1dc11b0, L_0x1dc15e0, L_0x1dc1910, L_0x1dc18a0;
L_0x1dc1ca0 .concat8 [ 4 4 0 0], LS_0x1dc1ca0_0_0, LS_0x1dc1ca0_0_4;
L_0x1dc2060 .part L_0x1dc0100, 7, 1;
L_0x1dc2250 .part v0x1d6daa0_0, 7, 1;
S_0x1bbb380 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x1bbb140;
 .timescale -9 -12;
P_0x1bbb590 .param/l "i" 0 4 54, +C4<00>;
L_0x1dc0490/d .functor AND 1, L_0x1dc05a0, L_0x1dc0790, C4<1>, C4<1>;
L_0x1dc0490 .delay 1 (30000,30000,30000) L_0x1dc0490/d;
v0x1bbb670_0 .net *"_s0", 0 0, L_0x1dc05a0;  1 drivers
v0x1bbb750_0 .net *"_s1", 0 0, L_0x1dc0790;  1 drivers
S_0x1bbb830 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x1bbb140;
 .timescale -9 -12;
P_0x1bbba40 .param/l "i" 0 4 54, +C4<01>;
L_0x1dc0830/d .functor AND 1, L_0x1dc08f0, L_0x1dc0a50, C4<1>, C4<1>;
L_0x1dc0830 .delay 1 (30000,30000,30000) L_0x1dc0830/d;
v0x1bbbb00_0 .net *"_s0", 0 0, L_0x1dc08f0;  1 drivers
v0x1bbbbe0_0 .net *"_s1", 0 0, L_0x1dc0a50;  1 drivers
S_0x1bbbcc0 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x1bbb140;
 .timescale -9 -12;
P_0x1bbbf00 .param/l "i" 0 4 54, +C4<010>;
L_0x1dc0b40/d .functor AND 1, L_0x1dc0c00, L_0x1dc0d60, C4<1>, C4<1>;
L_0x1dc0b40 .delay 1 (30000,30000,30000) L_0x1dc0b40/d;
v0x1bbbfa0_0 .net *"_s0", 0 0, L_0x1dc0c00;  1 drivers
v0x1bbc080_0 .net *"_s1", 0 0, L_0x1dc0d60;  1 drivers
S_0x1bbc160 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x1bbb140;
 .timescale -9 -12;
P_0x1bbc370 .param/l "i" 0 4 54, +C4<011>;
L_0x1dc0e50/d .functor AND 1, L_0x1dc0f10, L_0x1dc1070, C4<1>, C4<1>;
L_0x1dc0e50 .delay 1 (30000,30000,30000) L_0x1dc0e50/d;
v0x1bbc430_0 .net *"_s0", 0 0, L_0x1dc0f10;  1 drivers
v0x1bbc510_0 .net *"_s1", 0 0, L_0x1dc1070;  1 drivers
S_0x1bbc5f0 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x1bbb140;
 .timescale -9 -12;
P_0x1bbc850 .param/l "i" 0 4 54, +C4<0100>;
L_0x1dc11b0/d .functor AND 1, L_0x1dc1270, L_0x1dc14e0, C4<1>, C4<1>;
L_0x1dc11b0 .delay 1 (30000,30000,30000) L_0x1dc11b0/d;
v0x1bbc910_0 .net *"_s0", 0 0, L_0x1dc1270;  1 drivers
v0x1bbc9f0_0 .net *"_s1", 0 0, L_0x1dc14e0;  1 drivers
S_0x1bbcad0 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x1bbb140;
 .timescale -9 -12;
P_0x1bbcce0 .param/l "i" 0 4 54, +C4<0101>;
L_0x1dc15e0/d .functor AND 1, L_0x1dc1650, L_0x1dc17b0, C4<1>, C4<1>;
L_0x1dc15e0 .delay 1 (30000,30000,30000) L_0x1dc15e0/d;
v0x1bbcda0_0 .net *"_s0", 0 0, L_0x1dc1650;  1 drivers
v0x1bbce80_0 .net *"_s1", 0 0, L_0x1dc17b0;  1 drivers
S_0x1bbcf60 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x1bbb140;
 .timescale -9 -12;
P_0x1bbd170 .param/l "i" 0 4 54, +C4<0110>;
L_0x1dc1910/d .functor AND 1, L_0x1dc19d0, L_0x1dc1b30, C4<1>, C4<1>;
L_0x1dc1910 .delay 1 (30000,30000,30000) L_0x1dc1910/d;
v0x1bbd230_0 .net *"_s0", 0 0, L_0x1dc19d0;  1 drivers
v0x1bbd310_0 .net *"_s1", 0 0, L_0x1dc1b30;  1 drivers
S_0x1bbd3f0 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x1bbb140;
 .timescale -9 -12;
P_0x1bbd600 .param/l "i" 0 4 54, +C4<0111>;
L_0x1dc18a0/d .functor AND 1, L_0x1dc2060, L_0x1dc2250, C4<1>, C4<1>;
L_0x1dc18a0 .delay 1 (30000,30000,30000) L_0x1dc18a0/d;
v0x1bbd6c0_0 .net *"_s0", 0 0, L_0x1dc2060;  1 drivers
v0x1bbd7a0_0 .net *"_s1", 0 0, L_0x1dc2250;  1 drivers
S_0x1bbe360 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x1bbaef0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1dc3ca0/d .functor OR 1, L_0x1dc3d60, L_0x1dc3f10, C4<0>, C4<0>;
L_0x1dc3ca0 .delay 1 (30000,30000,30000) L_0x1dc3ca0/d;
v0x1bbfeb0_0 .net *"_s10", 0 0, L_0x1dc3d60;  1 drivers
v0x1bbff90_0 .net *"_s12", 0 0, L_0x1dc3f10;  1 drivers
v0x1bc0070_0 .net "in", 7 0, L_0x1dc1ca0;  alias, 1 drivers
v0x1bc0140_0 .net "ors", 1 0, L_0x1dc3ac0;  1 drivers
v0x1bc0200_0 .net "out", 0 0, L_0x1dc3ca0;  alias, 1 drivers
L_0x1dc2e90 .part L_0x1dc1ca0, 0, 4;
L_0x1dc3ac0 .concat8 [ 1 1 0 0], L_0x1dc2b80, L_0x1dc37b0;
L_0x1dc3c00 .part L_0x1dc1ca0, 4, 4;
L_0x1dc3d60 .part L_0x1dc3ac0, 0, 1;
L_0x1dc3f10 .part L_0x1dc3ac0, 1, 1;
S_0x1bbe520 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1bbe360;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1dc2340/d .functor OR 1, L_0x1dc2400, L_0x1dc2560, C4<0>, C4<0>;
L_0x1dc2340 .delay 1 (30000,30000,30000) L_0x1dc2340/d;
L_0x1dc2790/d .functor OR 1, L_0x1dc28a0, L_0x1dc2a00, C4<0>, C4<0>;
L_0x1dc2790 .delay 1 (30000,30000,30000) L_0x1dc2790/d;
L_0x1dc2b80/d .functor OR 1, L_0x1dc2bf0, L_0x1dc2da0, C4<0>, C4<0>;
L_0x1dc2b80 .delay 1 (30000,30000,30000) L_0x1dc2b80/d;
v0x1bbe770_0 .net *"_s0", 0 0, L_0x1dc2340;  1 drivers
v0x1bbe870_0 .net *"_s10", 0 0, L_0x1dc28a0;  1 drivers
v0x1bbe950_0 .net *"_s12", 0 0, L_0x1dc2a00;  1 drivers
v0x1bbea10_0 .net *"_s14", 0 0, L_0x1dc2bf0;  1 drivers
v0x1bbeaf0_0 .net *"_s16", 0 0, L_0x1dc2da0;  1 drivers
v0x1bbec20_0 .net *"_s3", 0 0, L_0x1dc2400;  1 drivers
v0x1bbed00_0 .net *"_s5", 0 0, L_0x1dc2560;  1 drivers
v0x1bbede0_0 .net *"_s6", 0 0, L_0x1dc2790;  1 drivers
v0x1bbeec0_0 .net "in", 3 0, L_0x1dc2e90;  1 drivers
v0x1bbf030_0 .net "ors", 1 0, L_0x1dc26a0;  1 drivers
v0x1bbf110_0 .net "out", 0 0, L_0x1dc2b80;  1 drivers
L_0x1dc2400 .part L_0x1dc2e90, 0, 1;
L_0x1dc2560 .part L_0x1dc2e90, 1, 1;
L_0x1dc26a0 .concat8 [ 1 1 0 0], L_0x1dc2340, L_0x1dc2790;
L_0x1dc28a0 .part L_0x1dc2e90, 2, 1;
L_0x1dc2a00 .part L_0x1dc2e90, 3, 1;
L_0x1dc2bf0 .part L_0x1dc26a0, 0, 1;
L_0x1dc2da0 .part L_0x1dc26a0, 1, 1;
S_0x1bbf230 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1bbe360;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1dc2fc0/d .functor OR 1, L_0x1dc3030, L_0x1dc3190, C4<0>, C4<0>;
L_0x1dc2fc0 .delay 1 (30000,30000,30000) L_0x1dc2fc0/d;
L_0x1dc33c0/d .functor OR 1, L_0x1dc34d0, L_0x1dc3630, C4<0>, C4<0>;
L_0x1dc33c0 .delay 1 (30000,30000,30000) L_0x1dc33c0/d;
L_0x1dc37b0/d .functor OR 1, L_0x1dc3820, L_0x1dc39d0, C4<0>, C4<0>;
L_0x1dc37b0 .delay 1 (30000,30000,30000) L_0x1dc37b0/d;
v0x1bbf3f0_0 .net *"_s0", 0 0, L_0x1dc2fc0;  1 drivers
v0x1bbf4f0_0 .net *"_s10", 0 0, L_0x1dc34d0;  1 drivers
v0x1bbf5d0_0 .net *"_s12", 0 0, L_0x1dc3630;  1 drivers
v0x1bbf690_0 .net *"_s14", 0 0, L_0x1dc3820;  1 drivers
v0x1bbf770_0 .net *"_s16", 0 0, L_0x1dc39d0;  1 drivers
v0x1bbf8a0_0 .net *"_s3", 0 0, L_0x1dc3030;  1 drivers
v0x1bbf980_0 .net *"_s5", 0 0, L_0x1dc3190;  1 drivers
v0x1bbfa60_0 .net *"_s6", 0 0, L_0x1dc33c0;  1 drivers
v0x1bbfb40_0 .net "in", 3 0, L_0x1dc3c00;  1 drivers
v0x1bbfcb0_0 .net "ors", 1 0, L_0x1dc32d0;  1 drivers
v0x1bbfd90_0 .net "out", 0 0, L_0x1dc37b0;  1 drivers
L_0x1dc3030 .part L_0x1dc3c00, 0, 1;
L_0x1dc3190 .part L_0x1dc3c00, 1, 1;
L_0x1dc32d0 .concat8 [ 1 1 0 0], L_0x1dc2fc0, L_0x1dc33c0;
L_0x1dc34d0 .part L_0x1dc3c00, 2, 1;
L_0x1dc3630 .part L_0x1dc3c00, 3, 1;
L_0x1dc3820 .part L_0x1dc32d0, 0, 1;
L_0x1dc39d0 .part L_0x1dc32d0, 1, 1;
S_0x1bc06a0 .scope module, "sltGate" "slt" 4 142, 4 101 0, S_0x1bb4020;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x1dbf470/d .functor XNOR 1, L_0x1dc7b40, L_0x1dc7ca0, C4<0>, C4<0>;
L_0x1dbf470 .delay 1 (20000,20000,20000) L_0x1dbf470/d;
L_0x1dbf6e0/d .functor AND 1, L_0x1dc7b40, L_0x1dbe3b0, C4<1>, C4<1>;
L_0x1dbf6e0 .delay 1 (30000,30000,30000) L_0x1dbf6e0/d;
L_0x1dbf750/d .functor AND 1, L_0x1dbf470, L_0x1dbe240, C4<1>, C4<1>;
L_0x1dbf750 .delay 1 (30000,30000,30000) L_0x1dbf750/d;
L_0x1dbf8b0/d .functor OR 1, L_0x1dbf750, L_0x1dbf6e0, C4<0>, C4<0>;
L_0x1dbf8b0 .delay 1 (30000,30000,30000) L_0x1dbf8b0/d;
v0x1bc0950_0 .net "a", 0 0, L_0x1dc7b40;  alias, 1 drivers
v0x1bc0a40_0 .net "a_", 0 0, L_0x1dbb990;  alias, 1 drivers
v0x1bc0b00_0 .net "b", 0 0, L_0x1dc7ca0;  alias, 1 drivers
v0x1bc0bf0_0 .net "b_", 0 0, L_0x1dbe3b0;  alias, 1 drivers
v0x1bc0c90_0 .net "carryin", 0 0, L_0x1dbe240;  alias, 1 drivers
v0x1bc0dd0_0 .net "eq", 0 0, L_0x1dbf470;  1 drivers
v0x1bc0e90_0 .net "lt", 0 0, L_0x1dbf6e0;  1 drivers
v0x1bc0f50_0 .net "out", 0 0, L_0x1dbf8b0;  1 drivers
v0x1bc1010_0 .net "w0", 0 0, L_0x1dbf750;  1 drivers
S_0x1bc1260 .scope module, "sub" "fullAdder" 4 140, 4 85 0, S_0x1bb4020;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1dbf250/d .functor OR 1, L_0x1dbeda0, L_0x1bc24c0, C4<0>, C4<0>;
L_0x1dbf250 .delay 1 (30000,30000,30000) L_0x1dbf250/d;
v0x1bc2050_0 .net "a", 0 0, L_0x1dc7b40;  alias, 1 drivers
v0x1bc21a0_0 .net "b", 0 0, L_0x1dbe3b0;  alias, 1 drivers
v0x1bc2260_0 .net "c1", 0 0, L_0x1dbeda0;  1 drivers
v0x1bc2300_0 .net "c2", 0 0, L_0x1bc24c0;  1 drivers
v0x1bc23d0_0 .net "carryin", 0 0, L_0x1dbe240;  alias, 1 drivers
v0x1bc2550_0 .net "carryout", 0 0, L_0x1dbf250;  1 drivers
v0x1bc25f0_0 .net "s1", 0 0, L_0x1dbece0;  1 drivers
v0x1bc2690_0 .net "sum", 0 0, L_0x1dbef00;  1 drivers
S_0x1bc14b0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1bc1260;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1dbece0/d .functor XOR 1, L_0x1dc7b40, L_0x1dbe3b0, C4<0>, C4<0>;
L_0x1dbece0 .delay 1 (30000,30000,30000) L_0x1dbece0/d;
L_0x1dbeda0/d .functor AND 1, L_0x1dc7b40, L_0x1dbe3b0, C4<1>, C4<1>;
L_0x1dbeda0 .delay 1 (30000,30000,30000) L_0x1dbeda0/d;
v0x1bc1710_0 .net "a", 0 0, L_0x1dc7b40;  alias, 1 drivers
v0x1bc17d0_0 .net "b", 0 0, L_0x1dbe3b0;  alias, 1 drivers
v0x1bc1890_0 .net "carryout", 0 0, L_0x1dbeda0;  alias, 1 drivers
v0x1bc1930_0 .net "sum", 0 0, L_0x1dbece0;  alias, 1 drivers
S_0x1bc1a60 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1bc1260;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1dbef00/d .functor XOR 1, L_0x1dbece0, L_0x1dbe240, C4<0>, C4<0>;
L_0x1dbef00 .delay 1 (30000,30000,30000) L_0x1dbef00/d;
L_0x1bc24c0/d .functor AND 1, L_0x1dbece0, L_0x1dbe240, C4<1>, C4<1>;
L_0x1bc24c0 .delay 1 (30000,30000,30000) L_0x1bc24c0/d;
v0x1bc1cc0_0 .net "a", 0 0, L_0x1dbece0;  alias, 1 drivers
v0x1bc1d90_0 .net "b", 0 0, L_0x1dbe240;  alias, 1 drivers
v0x1bc1e30_0 .net "carryout", 0 0, L_0x1bc24c0;  alias, 1 drivers
v0x1bc1f00_0 .net "sum", 0 0, L_0x1dbef00;  alias, 1 drivers
S_0x1bc3ab0 .scope generate, "genblk2" "genblk2" 3 45, 3 45 0, S_0x1bb3d10;
 .timescale -9 -12;
L_0x7f72592da918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f72592da960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1dc7be0/d .functor OR 1, L_0x7f72592da918, L_0x7f72592da960, C4<0>, C4<0>;
L_0x1dc7be0 .delay 1 (30000,30000,30000) L_0x1dc7be0/d;
v0x1bc3ca0_0 .net/2u *"_s0", 0 0, L_0x7f72592da918;  1 drivers
v0x1bc3d80_0 .net/2u *"_s2", 0 0, L_0x7f72592da960;  1 drivers
S_0x1bc3e60 .scope generate, "alu_slices[9]" "alu_slices[9]" 3 37, 3 37 0, S_0x1a570b0;
 .timescale -9 -12;
P_0x1bc4070 .param/l "i" 0 3 37, +C4<01001>;
S_0x1bc4130 .scope module, "alu1_inst" "alu1" 3 38, 4 124 0, S_0x1bc3e60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x1dc7f10/d .functor NOT 1, L_0x1dd1850, C4<0>, C4<0>, C4<0>;
L_0x1dc7f10 .delay 1 (10000,10000,10000) L_0x1dc7f10/d;
L_0x1dc1c20/d .functor NOT 1, L_0x1dc7d40, C4<0>, C4<0>, C4<0>;
L_0x1dc1c20 .delay 1 (10000,10000,10000) L_0x1dc1c20/d;
L_0x1dc90c0/d .functor XOR 1, L_0x1dd1850, L_0x1dc7d40, C4<0>, C4<0>;
L_0x1dc90c0 .delay 1 (30000,30000,30000) L_0x1dc90c0/d;
L_0x7f72592da9a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f72592da9f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1dc9770/d .functor OR 1, L_0x7f72592da9a8, L_0x7f72592da9f0, C4<0>, C4<0>;
L_0x1dc9770 .delay 1 (30000,30000,30000) L_0x1dc9770/d;
L_0x1dc9970/d .functor AND 1, L_0x1dd1850, L_0x1dc7d40, C4<1>, C4<1>;
L_0x1dc9970 .delay 1 (30000,30000,30000) L_0x1dc9970/d;
L_0x1dc9a30/d .functor NAND 1, L_0x1dd1850, L_0x1dc7d40, C4<1>, C4<1>;
L_0x1dc9a30 .delay 1 (20000,20000,20000) L_0x1dc9a30/d;
L_0x1dc9b90/d .functor XOR 1, L_0x1dd1850, L_0x1dc7d40, C4<0>, C4<0>;
L_0x1dc9b90 .delay 1 (20000,20000,20000) L_0x1dc9b90/d;
L_0x1dca040/d .functor OR 1, L_0x1dd1850, L_0x1dc7d40, C4<0>, C4<0>;
L_0x1dca040 .delay 1 (30000,30000,30000) L_0x1dca040/d;
L_0x1dd1750/d .functor NOT 1, L_0x1dcd9b0, C4<0>, C4<0>, C4<0>;
L_0x1dd1750 .delay 1 (10000,10000,10000) L_0x1dd1750/d;
v0x1bd2860_0 .net "A", 0 0, L_0x1dd1850;  1 drivers
v0x1bd2920_0 .net "A_", 0 0, L_0x1dc7f10;  1 drivers
v0x1bd29e0_0 .net "B", 0 0, L_0x1dc7d40;  1 drivers
v0x1bd2ab0_0 .net "B_", 0 0, L_0x1dc1c20;  1 drivers
v0x1bd2b50_0 .net *"_s12", 0 0, L_0x1dc9770;  1 drivers
v0x1bd2c40_0 .net/2s *"_s14", 0 0, L_0x7f72592da9a8;  1 drivers
v0x1bd2d00_0 .net/2s *"_s16", 0 0, L_0x7f72592da9f0;  1 drivers
v0x1bd2de0_0 .net *"_s18", 0 0, L_0x1dc9970;  1 drivers
v0x1bd2ec0_0 .net *"_s20", 0 0, L_0x1dc9a30;  1 drivers
v0x1bd3030_0 .net *"_s22", 0 0, L_0x1dc9b90;  1 drivers
v0x1bd3110_0 .net *"_s24", 0 0, L_0x1dca040;  1 drivers
o0x7f725936b298 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x1bd31f0_0 name=_s30
o0x7f725936b2c8 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0x1bd32d0_0 name=_s32
v0x1bd33b0_0 .net *"_s8", 0 0, L_0x1dc90c0;  1 drivers
v0x1bd3490_0 .net "carryin", 0 0, L_0x1dd1aa0;  1 drivers
v0x1bd3530_0 .net "carryout", 0 0, L_0x1dd13f0;  1 drivers
v0x1bd35d0_0 .net "carryouts", 7 0, L_0x1ebf9c0;  1 drivers
v0x1bd3780_0 .net "command", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1bd3820_0 .net "result", 0 0, L_0x1dcd9b0;  1 drivers
v0x1bd3910_0 .net "results", 7 0, L_0x1dc9e10;  1 drivers
v0x1bd3a20_0 .net "zero", 0 0, L_0x1dd1750;  1 drivers
LS_0x1dc9e10_0_0 .concat8 [ 1 1 1 1], L_0x1dc85e0, L_0x1dc8c10, L_0x1dc90c0, L_0x1dc9770;
LS_0x1dc9e10_0_4 .concat8 [ 1 1 1 1], L_0x1dc9970, L_0x1dc9a30, L_0x1dc9b90, L_0x1dca040;
L_0x1dc9e10 .concat8 [ 4 4 0 0], LS_0x1dc9e10_0_0, LS_0x1dc9e10_0_4;
LS_0x1ebf9c0_0_0 .concat [ 1 1 1 1], L_0x1dc8890, L_0x1dc8f60, o0x7f725936b298, L_0x1dc95c0;
LS_0x1ebf9c0_0_4 .concat [ 4 0 0 0], o0x7f725936b2c8;
L_0x1ebf9c0 .concat [ 4 4 0 0], LS_0x1ebf9c0_0_0, LS_0x1ebf9c0_0_4;
S_0x1bc43b0 .scope module, "adder" "fullAdder" 4 139, 4 85 0, S_0x1bc4130;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1dc8890/d .functor OR 1, L_0x1dc8370, L_0x1dc8730, C4<0>, C4<0>;
L_0x1dc8890 .delay 1 (30000,30000,30000) L_0x1dc8890/d;
v0x1bc51e0_0 .net "a", 0 0, L_0x1dd1850;  alias, 1 drivers
v0x1bc52a0_0 .net "b", 0 0, L_0x1dc7d40;  alias, 1 drivers
v0x1bc5370_0 .net "c1", 0 0, L_0x1dc8370;  1 drivers
v0x1bc5470_0 .net "c2", 0 0, L_0x1dc8730;  1 drivers
v0x1bc5540_0 .net "carryin", 0 0, L_0x1dd1aa0;  alias, 1 drivers
v0x1bc5630_0 .net "carryout", 0 0, L_0x1dc8890;  1 drivers
v0x1bc56d0_0 .net "s1", 0 0, L_0x1dc8300;  1 drivers
v0x1bc57c0_0 .net "sum", 0 0, L_0x1dc85e0;  1 drivers
S_0x1bc4620 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1bc43b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1dc8300/d .functor XOR 1, L_0x1dd1850, L_0x1dc7d40, C4<0>, C4<0>;
L_0x1dc8300 .delay 1 (30000,30000,30000) L_0x1dc8300/d;
L_0x1dc8370/d .functor AND 1, L_0x1dd1850, L_0x1dc7d40, C4<1>, C4<1>;
L_0x1dc8370 .delay 1 (30000,30000,30000) L_0x1dc8370/d;
v0x1bc4880_0 .net "a", 0 0, L_0x1dd1850;  alias, 1 drivers
v0x1bc4960_0 .net "b", 0 0, L_0x1dc7d40;  alias, 1 drivers
v0x1bc4a20_0 .net "carryout", 0 0, L_0x1dc8370;  alias, 1 drivers
v0x1bc4ac0_0 .net "sum", 0 0, L_0x1dc8300;  alias, 1 drivers
S_0x1bc4c00 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1bc43b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1dc85e0/d .functor XOR 1, L_0x1dc8300, L_0x1dd1aa0, C4<0>, C4<0>;
L_0x1dc85e0 .delay 1 (30000,30000,30000) L_0x1dc85e0/d;
L_0x1dc8730/d .functor AND 1, L_0x1dc8300, L_0x1dd1aa0, C4<1>, C4<1>;
L_0x1dc8730 .delay 1 (30000,30000,30000) L_0x1dc8730/d;
v0x1bc4e60_0 .net "a", 0 0, L_0x1dc8300;  alias, 1 drivers
v0x1bc4f00_0 .net "b", 0 0, L_0x1dd1aa0;  alias, 1 drivers
v0x1bc4fa0_0 .net "carryout", 0 0, L_0x1dc8730;  alias, 1 drivers
v0x1bc5070_0 .net "sum", 0 0, L_0x1dc85e0;  alias, 1 drivers
S_0x1bc5890 .scope module, "cMux" "unaryMultiplexor" 4 149, 4 69 0, S_0x1bc4130;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1bcac80_0 .net "ands", 7 0, L_0x1dcf3f0;  1 drivers
v0x1bcad90_0 .net "in", 7 0, L_0x1ebf9c0;  alias, 1 drivers
v0x1bcae50_0 .net "out", 0 0, L_0x1dd13f0;  alias, 1 drivers
v0x1bcaf20_0 .net "sel", 7 0, v0x1d6daa0_0;  alias, 1 drivers
S_0x1bc5ab0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x1bc5890;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x1bc81e0_0 .net "A", 7 0, L_0x1ebf9c0;  alias, 1 drivers
v0x1bc82e0_0 .net "B", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1bc83a0_0 .net *"_s0", 0 0, L_0x1dcdd10;  1 drivers
v0x1bc8460_0 .net *"_s12", 0 0, L_0x1dce680;  1 drivers
v0x1bc8540_0 .net *"_s16", 0 0, L_0x1dce9e0;  1 drivers
v0x1bc8670_0 .net *"_s20", 0 0, L_0x1dcecf0;  1 drivers
v0x1bc8750_0 .net *"_s24", 0 0, L_0x1dcf0e0;  1 drivers
v0x1bc8830_0 .net *"_s28", 0 0, L_0x1dcf070;  1 drivers
v0x1bc8910_0 .net *"_s4", 0 0, L_0x1dce020;  1 drivers
v0x1bc8a80_0 .net *"_s8", 0 0, L_0x1dce370;  1 drivers
v0x1bc8b60_0 .net "out", 7 0, L_0x1dcf3f0;  alias, 1 drivers
L_0x1dcddd0 .part L_0x1ebf9c0, 0, 1;
L_0x1dcdf30 .part v0x1d6daa0_0, 0, 1;
L_0x1dce0e0 .part L_0x1ebf9c0, 1, 1;
L_0x1dce2d0 .part v0x1d6daa0_0, 1, 1;
L_0x1dce430 .part L_0x1ebf9c0, 2, 1;
L_0x1dce590 .part v0x1d6daa0_0, 2, 1;
L_0x1dce740 .part L_0x1ebf9c0, 3, 1;
L_0x1dce8a0 .part v0x1d6daa0_0, 3, 1;
L_0x1dceaa0 .part L_0x1ebf9c0, 4, 1;
L_0x1dcec00 .part v0x1d6daa0_0, 4, 1;
L_0x1dced60 .part L_0x1ebf9c0, 5, 1;
L_0x1dcefd0 .part v0x1d6daa0_0, 5, 1;
L_0x1dcf1a0 .part L_0x1ebf9c0, 6, 1;
L_0x1dcf300 .part v0x1d6daa0_0, 6, 1;
LS_0x1dcf3f0_0_0 .concat8 [ 1 1 1 1], L_0x1dcdd10, L_0x1dce020, L_0x1dce370, L_0x1dce680;
LS_0x1dcf3f0_0_4 .concat8 [ 1 1 1 1], L_0x1dce9e0, L_0x1dcecf0, L_0x1dcf0e0, L_0x1dcf070;
L_0x1dcf3f0 .concat8 [ 4 4 0 0], LS_0x1dcf3f0_0_0, LS_0x1dcf3f0_0_4;
L_0x1dcf7b0 .part L_0x1ebf9c0, 7, 1;
L_0x1dcf9a0 .part v0x1d6daa0_0, 7, 1;
S_0x1bc5d10 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x1bc5ab0;
 .timescale -9 -12;
P_0x1bc5f20 .param/l "i" 0 4 54, +C4<00>;
L_0x1dcdd10/d .functor AND 1, L_0x1dcddd0, L_0x1dcdf30, C4<1>, C4<1>;
L_0x1dcdd10 .delay 1 (30000,30000,30000) L_0x1dcdd10/d;
v0x1bc6000_0 .net *"_s0", 0 0, L_0x1dcddd0;  1 drivers
v0x1bc60e0_0 .net *"_s1", 0 0, L_0x1dcdf30;  1 drivers
S_0x1bc61c0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x1bc5ab0;
 .timescale -9 -12;
P_0x1bc63d0 .param/l "i" 0 4 54, +C4<01>;
L_0x1dce020/d .functor AND 1, L_0x1dce0e0, L_0x1dce2d0, C4<1>, C4<1>;
L_0x1dce020 .delay 1 (30000,30000,30000) L_0x1dce020/d;
v0x1bc6490_0 .net *"_s0", 0 0, L_0x1dce0e0;  1 drivers
v0x1bc6570_0 .net *"_s1", 0 0, L_0x1dce2d0;  1 drivers
S_0x1bc6650 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x1bc5ab0;
 .timescale -9 -12;
P_0x1bc6860 .param/l "i" 0 4 54, +C4<010>;
L_0x1dce370/d .functor AND 1, L_0x1dce430, L_0x1dce590, C4<1>, C4<1>;
L_0x1dce370 .delay 1 (30000,30000,30000) L_0x1dce370/d;
v0x1bc6900_0 .net *"_s0", 0 0, L_0x1dce430;  1 drivers
v0x1bc69e0_0 .net *"_s1", 0 0, L_0x1dce590;  1 drivers
S_0x1bc6ac0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x1bc5ab0;
 .timescale -9 -12;
P_0x1bc6cd0 .param/l "i" 0 4 54, +C4<011>;
L_0x1dce680/d .functor AND 1, L_0x1dce740, L_0x1dce8a0, C4<1>, C4<1>;
L_0x1dce680 .delay 1 (30000,30000,30000) L_0x1dce680/d;
v0x1bc6d90_0 .net *"_s0", 0 0, L_0x1dce740;  1 drivers
v0x1bc6e70_0 .net *"_s1", 0 0, L_0x1dce8a0;  1 drivers
S_0x1bc6f50 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x1bc5ab0;
 .timescale -9 -12;
P_0x1bc71b0 .param/l "i" 0 4 54, +C4<0100>;
L_0x1dce9e0/d .functor AND 1, L_0x1dceaa0, L_0x1dcec00, C4<1>, C4<1>;
L_0x1dce9e0 .delay 1 (30000,30000,30000) L_0x1dce9e0/d;
v0x1bc7270_0 .net *"_s0", 0 0, L_0x1dceaa0;  1 drivers
v0x1bc7350_0 .net *"_s1", 0 0, L_0x1dcec00;  1 drivers
S_0x1bc7430 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x1bc5ab0;
 .timescale -9 -12;
P_0x1bc7640 .param/l "i" 0 4 54, +C4<0101>;
L_0x1dcecf0/d .functor AND 1, L_0x1dced60, L_0x1dcefd0, C4<1>, C4<1>;
L_0x1dcecf0 .delay 1 (30000,30000,30000) L_0x1dcecf0/d;
v0x1bc7700_0 .net *"_s0", 0 0, L_0x1dced60;  1 drivers
v0x1bc77e0_0 .net *"_s1", 0 0, L_0x1dcefd0;  1 drivers
S_0x1bc78c0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x1bc5ab0;
 .timescale -9 -12;
P_0x1bc7ad0 .param/l "i" 0 4 54, +C4<0110>;
L_0x1dcf0e0/d .functor AND 1, L_0x1dcf1a0, L_0x1dcf300, C4<1>, C4<1>;
L_0x1dcf0e0 .delay 1 (30000,30000,30000) L_0x1dcf0e0/d;
v0x1bc7b90_0 .net *"_s0", 0 0, L_0x1dcf1a0;  1 drivers
v0x1bc7c70_0 .net *"_s1", 0 0, L_0x1dcf300;  1 drivers
S_0x1bc7d50 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x1bc5ab0;
 .timescale -9 -12;
P_0x1bc7f60 .param/l "i" 0 4 54, +C4<0111>;
L_0x1dcf070/d .functor AND 1, L_0x1dcf7b0, L_0x1dcf9a0, C4<1>, C4<1>;
L_0x1dcf070 .delay 1 (30000,30000,30000) L_0x1dcf070/d;
v0x1bc8020_0 .net *"_s0", 0 0, L_0x1dcf7b0;  1 drivers
v0x1bc8100_0 .net *"_s1", 0 0, L_0x1dcf9a0;  1 drivers
S_0x1bc8cc0 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x1bc5890;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1dd13f0/d .functor OR 1, L_0x1dd14b0, L_0x1dd1660, C4<0>, C4<0>;
L_0x1dd13f0 .delay 1 (30000,30000,30000) L_0x1dd13f0/d;
v0x1bca810_0 .net *"_s10", 0 0, L_0x1dd14b0;  1 drivers
v0x1bca8f0_0 .net *"_s12", 0 0, L_0x1dd1660;  1 drivers
v0x1bca9d0_0 .net "in", 7 0, L_0x1dcf3f0;  alias, 1 drivers
v0x1bcaaa0_0 .net "ors", 1 0, L_0x1dd1210;  1 drivers
v0x1bcab60_0 .net "out", 0 0, L_0x1dd13f0;  alias, 1 drivers
L_0x1dd05e0 .part L_0x1dcf3f0, 0, 4;
L_0x1dd1210 .concat8 [ 1 1 0 0], L_0x1dd02d0, L_0x1dd0f00;
L_0x1dd1350 .part L_0x1dcf3f0, 4, 4;
L_0x1dd14b0 .part L_0x1dd1210, 0, 1;
L_0x1dd1660 .part L_0x1dd1210, 1, 1;
S_0x1bc8e80 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1bc8cc0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1dcfa90/d .functor OR 1, L_0x1dcfb50, L_0x1dcfcb0, C4<0>, C4<0>;
L_0x1dcfa90 .delay 1 (30000,30000,30000) L_0x1dcfa90/d;
L_0x1dcfee0/d .functor OR 1, L_0x1dcfff0, L_0x1dd0150, C4<0>, C4<0>;
L_0x1dcfee0 .delay 1 (30000,30000,30000) L_0x1dcfee0/d;
L_0x1dd02d0/d .functor OR 1, L_0x1dd0340, L_0x1dd04f0, C4<0>, C4<0>;
L_0x1dd02d0 .delay 1 (30000,30000,30000) L_0x1dd02d0/d;
v0x1bc90d0_0 .net *"_s0", 0 0, L_0x1dcfa90;  1 drivers
v0x1bc91d0_0 .net *"_s10", 0 0, L_0x1dcfff0;  1 drivers
v0x1bc92b0_0 .net *"_s12", 0 0, L_0x1dd0150;  1 drivers
v0x1bc9370_0 .net *"_s14", 0 0, L_0x1dd0340;  1 drivers
v0x1bc9450_0 .net *"_s16", 0 0, L_0x1dd04f0;  1 drivers
v0x1bc9580_0 .net *"_s3", 0 0, L_0x1dcfb50;  1 drivers
v0x1bc9660_0 .net *"_s5", 0 0, L_0x1dcfcb0;  1 drivers
v0x1bc9740_0 .net *"_s6", 0 0, L_0x1dcfee0;  1 drivers
v0x1bc9820_0 .net "in", 3 0, L_0x1dd05e0;  1 drivers
v0x1bc9990_0 .net "ors", 1 0, L_0x1dcfdf0;  1 drivers
v0x1bc9a70_0 .net "out", 0 0, L_0x1dd02d0;  1 drivers
L_0x1dcfb50 .part L_0x1dd05e0, 0, 1;
L_0x1dcfcb0 .part L_0x1dd05e0, 1, 1;
L_0x1dcfdf0 .concat8 [ 1 1 0 0], L_0x1dcfa90, L_0x1dcfee0;
L_0x1dcfff0 .part L_0x1dd05e0, 2, 1;
L_0x1dd0150 .part L_0x1dd05e0, 3, 1;
L_0x1dd0340 .part L_0x1dcfdf0, 0, 1;
L_0x1dd04f0 .part L_0x1dcfdf0, 1, 1;
S_0x1bc9b90 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1bc8cc0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1dd0710/d .functor OR 1, L_0x1dd0780, L_0x1dd08e0, C4<0>, C4<0>;
L_0x1dd0710 .delay 1 (30000,30000,30000) L_0x1dd0710/d;
L_0x1dd0b10/d .functor OR 1, L_0x1dd0c20, L_0x1dd0d80, C4<0>, C4<0>;
L_0x1dd0b10 .delay 1 (30000,30000,30000) L_0x1dd0b10/d;
L_0x1dd0f00/d .functor OR 1, L_0x1dd0f70, L_0x1dd1120, C4<0>, C4<0>;
L_0x1dd0f00 .delay 1 (30000,30000,30000) L_0x1dd0f00/d;
v0x1bc9d50_0 .net *"_s0", 0 0, L_0x1dd0710;  1 drivers
v0x1bc9e50_0 .net *"_s10", 0 0, L_0x1dd0c20;  1 drivers
v0x1bc9f30_0 .net *"_s12", 0 0, L_0x1dd0d80;  1 drivers
v0x1bc9ff0_0 .net *"_s14", 0 0, L_0x1dd0f70;  1 drivers
v0x1bca0d0_0 .net *"_s16", 0 0, L_0x1dd1120;  1 drivers
v0x1bca200_0 .net *"_s3", 0 0, L_0x1dd0780;  1 drivers
v0x1bca2e0_0 .net *"_s5", 0 0, L_0x1dd08e0;  1 drivers
v0x1bca3c0_0 .net *"_s6", 0 0, L_0x1dd0b10;  1 drivers
v0x1bca4a0_0 .net "in", 3 0, L_0x1dd1350;  1 drivers
v0x1bca610_0 .net "ors", 1 0, L_0x1dd0a20;  1 drivers
v0x1bca6f0_0 .net "out", 0 0, L_0x1dd0f00;  1 drivers
L_0x1dd0780 .part L_0x1dd1350, 0, 1;
L_0x1dd08e0 .part L_0x1dd1350, 1, 1;
L_0x1dd0a20 .concat8 [ 1 1 0 0], L_0x1dd0710, L_0x1dd0b10;
L_0x1dd0c20 .part L_0x1dd1350, 2, 1;
L_0x1dd0d80 .part L_0x1dd1350, 3, 1;
L_0x1dd0f70 .part L_0x1dd0a20, 0, 1;
L_0x1dd1120 .part L_0x1dd0a20, 1, 1;
S_0x1bcb000 .scope module, "resMux" "unaryMultiplexor" 4 148, 4 69 0, S_0x1bc4130;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1bd0430_0 .net "ands", 7 0, L_0x1dcb9b0;  1 drivers
v0x1bd0540_0 .net "in", 7 0, L_0x1dc9e10;  alias, 1 drivers
v0x1bd0600_0 .net "out", 0 0, L_0x1dcd9b0;  alias, 1 drivers
v0x1bd06d0_0 .net "sel", 7 0, v0x1d6daa0_0;  alias, 1 drivers
S_0x1bcb250 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x1bcb000;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x1bcd990_0 .net "A", 7 0, L_0x1dc9e10;  alias, 1 drivers
v0x1bcda90_0 .net "B", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1bcdb50_0 .net *"_s0", 0 0, L_0x1dca1a0;  1 drivers
v0x1bcdc10_0 .net *"_s12", 0 0, L_0x1dcab60;  1 drivers
v0x1bcdcf0_0 .net *"_s16", 0 0, L_0x1dcaec0;  1 drivers
v0x1bcde20_0 .net *"_s20", 0 0, L_0x1dcb2f0;  1 drivers
v0x1bcdf00_0 .net *"_s24", 0 0, L_0x1dcb620;  1 drivers
v0x1bcdfe0_0 .net *"_s28", 0 0, L_0x1dcb5b0;  1 drivers
v0x1bce0c0_0 .net *"_s4", 0 0, L_0x1dca540;  1 drivers
v0x1bce230_0 .net *"_s8", 0 0, L_0x1dca850;  1 drivers
v0x1bce310_0 .net "out", 7 0, L_0x1dcb9b0;  alias, 1 drivers
L_0x1dca2b0 .part L_0x1dc9e10, 0, 1;
L_0x1dca4a0 .part v0x1d6daa0_0, 0, 1;
L_0x1dca600 .part L_0x1dc9e10, 1, 1;
L_0x1dca760 .part v0x1d6daa0_0, 1, 1;
L_0x1dca910 .part L_0x1dc9e10, 2, 1;
L_0x1dcaa70 .part v0x1d6daa0_0, 2, 1;
L_0x1dcac20 .part L_0x1dc9e10, 3, 1;
L_0x1dcad80 .part v0x1d6daa0_0, 3, 1;
L_0x1dcaf80 .part L_0x1dc9e10, 4, 1;
L_0x1dcb1f0 .part v0x1d6daa0_0, 4, 1;
L_0x1dcb360 .part L_0x1dc9e10, 5, 1;
L_0x1dcb4c0 .part v0x1d6daa0_0, 5, 1;
L_0x1dcb6e0 .part L_0x1dc9e10, 6, 1;
L_0x1dcb840 .part v0x1d6daa0_0, 6, 1;
LS_0x1dcb9b0_0_0 .concat8 [ 1 1 1 1], L_0x1dca1a0, L_0x1dca540, L_0x1dca850, L_0x1dcab60;
LS_0x1dcb9b0_0_4 .concat8 [ 1 1 1 1], L_0x1dcaec0, L_0x1dcb2f0, L_0x1dcb620, L_0x1dcb5b0;
L_0x1dcb9b0 .concat8 [ 4 4 0 0], LS_0x1dcb9b0_0_0, LS_0x1dcb9b0_0_4;
L_0x1dcbd70 .part L_0x1dc9e10, 7, 1;
L_0x1dcbf60 .part v0x1d6daa0_0, 7, 1;
S_0x1bcb490 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x1bcb250;
 .timescale -9 -12;
P_0x1bcb6a0 .param/l "i" 0 4 54, +C4<00>;
L_0x1dca1a0/d .functor AND 1, L_0x1dca2b0, L_0x1dca4a0, C4<1>, C4<1>;
L_0x1dca1a0 .delay 1 (30000,30000,30000) L_0x1dca1a0/d;
v0x1bcb780_0 .net *"_s0", 0 0, L_0x1dca2b0;  1 drivers
v0x1bcb860_0 .net *"_s1", 0 0, L_0x1dca4a0;  1 drivers
S_0x1bcb940 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x1bcb250;
 .timescale -9 -12;
P_0x1bcbb50 .param/l "i" 0 4 54, +C4<01>;
L_0x1dca540/d .functor AND 1, L_0x1dca600, L_0x1dca760, C4<1>, C4<1>;
L_0x1dca540 .delay 1 (30000,30000,30000) L_0x1dca540/d;
v0x1bcbc10_0 .net *"_s0", 0 0, L_0x1dca600;  1 drivers
v0x1bcbcf0_0 .net *"_s1", 0 0, L_0x1dca760;  1 drivers
S_0x1bcbdd0 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x1bcb250;
 .timescale -9 -12;
P_0x1bcc010 .param/l "i" 0 4 54, +C4<010>;
L_0x1dca850/d .functor AND 1, L_0x1dca910, L_0x1dcaa70, C4<1>, C4<1>;
L_0x1dca850 .delay 1 (30000,30000,30000) L_0x1dca850/d;
v0x1bcc0b0_0 .net *"_s0", 0 0, L_0x1dca910;  1 drivers
v0x1bcc190_0 .net *"_s1", 0 0, L_0x1dcaa70;  1 drivers
S_0x1bcc270 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x1bcb250;
 .timescale -9 -12;
P_0x1bcc480 .param/l "i" 0 4 54, +C4<011>;
L_0x1dcab60/d .functor AND 1, L_0x1dcac20, L_0x1dcad80, C4<1>, C4<1>;
L_0x1dcab60 .delay 1 (30000,30000,30000) L_0x1dcab60/d;
v0x1bcc540_0 .net *"_s0", 0 0, L_0x1dcac20;  1 drivers
v0x1bcc620_0 .net *"_s1", 0 0, L_0x1dcad80;  1 drivers
S_0x1bcc700 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x1bcb250;
 .timescale -9 -12;
P_0x1bcc960 .param/l "i" 0 4 54, +C4<0100>;
L_0x1dcaec0/d .functor AND 1, L_0x1dcaf80, L_0x1dcb1f0, C4<1>, C4<1>;
L_0x1dcaec0 .delay 1 (30000,30000,30000) L_0x1dcaec0/d;
v0x1bcca20_0 .net *"_s0", 0 0, L_0x1dcaf80;  1 drivers
v0x1bccb00_0 .net *"_s1", 0 0, L_0x1dcb1f0;  1 drivers
S_0x1bccbe0 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x1bcb250;
 .timescale -9 -12;
P_0x1bccdf0 .param/l "i" 0 4 54, +C4<0101>;
L_0x1dcb2f0/d .functor AND 1, L_0x1dcb360, L_0x1dcb4c0, C4<1>, C4<1>;
L_0x1dcb2f0 .delay 1 (30000,30000,30000) L_0x1dcb2f0/d;
v0x1bcceb0_0 .net *"_s0", 0 0, L_0x1dcb360;  1 drivers
v0x1bccf90_0 .net *"_s1", 0 0, L_0x1dcb4c0;  1 drivers
S_0x1bcd070 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x1bcb250;
 .timescale -9 -12;
P_0x1bcd280 .param/l "i" 0 4 54, +C4<0110>;
L_0x1dcb620/d .functor AND 1, L_0x1dcb6e0, L_0x1dcb840, C4<1>, C4<1>;
L_0x1dcb620 .delay 1 (30000,30000,30000) L_0x1dcb620/d;
v0x1bcd340_0 .net *"_s0", 0 0, L_0x1dcb6e0;  1 drivers
v0x1bcd420_0 .net *"_s1", 0 0, L_0x1dcb840;  1 drivers
S_0x1bcd500 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x1bcb250;
 .timescale -9 -12;
P_0x1bcd710 .param/l "i" 0 4 54, +C4<0111>;
L_0x1dcb5b0/d .functor AND 1, L_0x1dcbd70, L_0x1dcbf60, C4<1>, C4<1>;
L_0x1dcb5b0 .delay 1 (30000,30000,30000) L_0x1dcb5b0/d;
v0x1bcd7d0_0 .net *"_s0", 0 0, L_0x1dcbd70;  1 drivers
v0x1bcd8b0_0 .net *"_s1", 0 0, L_0x1dcbf60;  1 drivers
S_0x1bce470 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x1bcb000;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1dcd9b0/d .functor OR 1, L_0x1dcda70, L_0x1dcdc20, C4<0>, C4<0>;
L_0x1dcd9b0 .delay 1 (30000,30000,30000) L_0x1dcd9b0/d;
v0x1bcffc0_0 .net *"_s10", 0 0, L_0x1dcda70;  1 drivers
v0x1bd00a0_0 .net *"_s12", 0 0, L_0x1dcdc20;  1 drivers
v0x1bd0180_0 .net "in", 7 0, L_0x1dcb9b0;  alias, 1 drivers
v0x1bd0250_0 .net "ors", 1 0, L_0x1dcd7d0;  1 drivers
v0x1bd0310_0 .net "out", 0 0, L_0x1dcd9b0;  alias, 1 drivers
L_0x1dccba0 .part L_0x1dcb9b0, 0, 4;
L_0x1dcd7d0 .concat8 [ 1 1 0 0], L_0x1dcc890, L_0x1dcd4c0;
L_0x1dcd910 .part L_0x1dcb9b0, 4, 4;
L_0x1dcda70 .part L_0x1dcd7d0, 0, 1;
L_0x1dcdc20 .part L_0x1dcd7d0, 1, 1;
S_0x1bce630 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1bce470;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1dcc050/d .functor OR 1, L_0x1dcc110, L_0x1dcc270, C4<0>, C4<0>;
L_0x1dcc050 .delay 1 (30000,30000,30000) L_0x1dcc050/d;
L_0x1dcc4a0/d .functor OR 1, L_0x1dcc5b0, L_0x1dcc710, C4<0>, C4<0>;
L_0x1dcc4a0 .delay 1 (30000,30000,30000) L_0x1dcc4a0/d;
L_0x1dcc890/d .functor OR 1, L_0x1dcc900, L_0x1dccab0, C4<0>, C4<0>;
L_0x1dcc890 .delay 1 (30000,30000,30000) L_0x1dcc890/d;
v0x1bce880_0 .net *"_s0", 0 0, L_0x1dcc050;  1 drivers
v0x1bce980_0 .net *"_s10", 0 0, L_0x1dcc5b0;  1 drivers
v0x1bcea60_0 .net *"_s12", 0 0, L_0x1dcc710;  1 drivers
v0x1bceb20_0 .net *"_s14", 0 0, L_0x1dcc900;  1 drivers
v0x1bcec00_0 .net *"_s16", 0 0, L_0x1dccab0;  1 drivers
v0x1bced30_0 .net *"_s3", 0 0, L_0x1dcc110;  1 drivers
v0x1bcee10_0 .net *"_s5", 0 0, L_0x1dcc270;  1 drivers
v0x1bceef0_0 .net *"_s6", 0 0, L_0x1dcc4a0;  1 drivers
v0x1bcefd0_0 .net "in", 3 0, L_0x1dccba0;  1 drivers
v0x1bcf140_0 .net "ors", 1 0, L_0x1dcc3b0;  1 drivers
v0x1bcf220_0 .net "out", 0 0, L_0x1dcc890;  1 drivers
L_0x1dcc110 .part L_0x1dccba0, 0, 1;
L_0x1dcc270 .part L_0x1dccba0, 1, 1;
L_0x1dcc3b0 .concat8 [ 1 1 0 0], L_0x1dcc050, L_0x1dcc4a0;
L_0x1dcc5b0 .part L_0x1dccba0, 2, 1;
L_0x1dcc710 .part L_0x1dccba0, 3, 1;
L_0x1dcc900 .part L_0x1dcc3b0, 0, 1;
L_0x1dccab0 .part L_0x1dcc3b0, 1, 1;
S_0x1bcf340 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1bce470;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1dcccd0/d .functor OR 1, L_0x1dccd40, L_0x1dccea0, C4<0>, C4<0>;
L_0x1dcccd0 .delay 1 (30000,30000,30000) L_0x1dcccd0/d;
L_0x1dcd0d0/d .functor OR 1, L_0x1dcd1e0, L_0x1dcd340, C4<0>, C4<0>;
L_0x1dcd0d0 .delay 1 (30000,30000,30000) L_0x1dcd0d0/d;
L_0x1dcd4c0/d .functor OR 1, L_0x1dcd530, L_0x1dcd6e0, C4<0>, C4<0>;
L_0x1dcd4c0 .delay 1 (30000,30000,30000) L_0x1dcd4c0/d;
v0x1bcf500_0 .net *"_s0", 0 0, L_0x1dcccd0;  1 drivers
v0x1bcf600_0 .net *"_s10", 0 0, L_0x1dcd1e0;  1 drivers
v0x1bcf6e0_0 .net *"_s12", 0 0, L_0x1dcd340;  1 drivers
v0x1bcf7a0_0 .net *"_s14", 0 0, L_0x1dcd530;  1 drivers
v0x1bcf880_0 .net *"_s16", 0 0, L_0x1dcd6e0;  1 drivers
v0x1bcf9b0_0 .net *"_s3", 0 0, L_0x1dccd40;  1 drivers
v0x1bcfa90_0 .net *"_s5", 0 0, L_0x1dccea0;  1 drivers
v0x1bcfb70_0 .net *"_s6", 0 0, L_0x1dcd0d0;  1 drivers
v0x1bcfc50_0 .net "in", 3 0, L_0x1dcd910;  1 drivers
v0x1bcfdc0_0 .net "ors", 1 0, L_0x1dccfe0;  1 drivers
v0x1bcfea0_0 .net "out", 0 0, L_0x1dcd4c0;  1 drivers
L_0x1dccd40 .part L_0x1dcd910, 0, 1;
L_0x1dccea0 .part L_0x1dcd910, 1, 1;
L_0x1dccfe0 .concat8 [ 1 1 0 0], L_0x1dcccd0, L_0x1dcd0d0;
L_0x1dcd1e0 .part L_0x1dcd910, 2, 1;
L_0x1dcd340 .part L_0x1dcd910, 3, 1;
L_0x1dcd530 .part L_0x1dccfe0, 0, 1;
L_0x1dcd6e0 .part L_0x1dccfe0, 1, 1;
S_0x1bd07b0 .scope module, "sltGate" "slt" 4 142, 4 101 0, S_0x1bc4130;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x1dc9180/d .functor XNOR 1, L_0x1dd1850, L_0x1dc7d40, C4<0>, C4<0>;
L_0x1dc9180 .delay 1 (20000,20000,20000) L_0x1dc9180/d;
L_0x1dc93f0/d .functor AND 1, L_0x1dd1850, L_0x1dc1c20, C4<1>, C4<1>;
L_0x1dc93f0 .delay 1 (30000,30000,30000) L_0x1dc93f0/d;
L_0x1dc9460/d .functor AND 1, L_0x1dc9180, L_0x1dd1aa0, C4<1>, C4<1>;
L_0x1dc9460 .delay 1 (30000,30000,30000) L_0x1dc9460/d;
L_0x1dc95c0/d .functor OR 1, L_0x1dc9460, L_0x1dc93f0, C4<0>, C4<0>;
L_0x1dc95c0 .delay 1 (30000,30000,30000) L_0x1dc95c0/d;
v0x1bd0a60_0 .net "a", 0 0, L_0x1dd1850;  alias, 1 drivers
v0x1bd0b50_0 .net "a_", 0 0, L_0x1dc7f10;  alias, 1 drivers
v0x1bd0c10_0 .net "b", 0 0, L_0x1dc7d40;  alias, 1 drivers
v0x1bd0d00_0 .net "b_", 0 0, L_0x1dc1c20;  alias, 1 drivers
v0x1bd0da0_0 .net "carryin", 0 0, L_0x1dd1aa0;  alias, 1 drivers
v0x1bd0ee0_0 .net "eq", 0 0, L_0x1dc9180;  1 drivers
v0x1bd0fa0_0 .net "lt", 0 0, L_0x1dc93f0;  1 drivers
v0x1bd1060_0 .net "out", 0 0, L_0x1dc95c0;  1 drivers
v0x1bd1120_0 .net "w0", 0 0, L_0x1dc9460;  1 drivers
S_0x1bd1370 .scope module, "sub" "fullAdder" 4 140, 4 85 0, S_0x1bc4130;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1dc8f60/d .functor OR 1, L_0x1dc8ab0, L_0x1bd25d0, C4<0>, C4<0>;
L_0x1dc8f60 .delay 1 (30000,30000,30000) L_0x1dc8f60/d;
v0x1bd2160_0 .net "a", 0 0, L_0x1dd1850;  alias, 1 drivers
v0x1bd22b0_0 .net "b", 0 0, L_0x1dc1c20;  alias, 1 drivers
v0x1bd2370_0 .net "c1", 0 0, L_0x1dc8ab0;  1 drivers
v0x1bd2410_0 .net "c2", 0 0, L_0x1bd25d0;  1 drivers
v0x1bd24e0_0 .net "carryin", 0 0, L_0x1dd1aa0;  alias, 1 drivers
v0x1bd2660_0 .net "carryout", 0 0, L_0x1dc8f60;  1 drivers
v0x1bd2700_0 .net "s1", 0 0, L_0x1dc89f0;  1 drivers
v0x1bd27a0_0 .net "sum", 0 0, L_0x1dc8c10;  1 drivers
S_0x1bd15c0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1bd1370;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1dc89f0/d .functor XOR 1, L_0x1dd1850, L_0x1dc1c20, C4<0>, C4<0>;
L_0x1dc89f0 .delay 1 (30000,30000,30000) L_0x1dc89f0/d;
L_0x1dc8ab0/d .functor AND 1, L_0x1dd1850, L_0x1dc1c20, C4<1>, C4<1>;
L_0x1dc8ab0 .delay 1 (30000,30000,30000) L_0x1dc8ab0/d;
v0x1bd1820_0 .net "a", 0 0, L_0x1dd1850;  alias, 1 drivers
v0x1bd18e0_0 .net "b", 0 0, L_0x1dc1c20;  alias, 1 drivers
v0x1bd19a0_0 .net "carryout", 0 0, L_0x1dc8ab0;  alias, 1 drivers
v0x1bd1a40_0 .net "sum", 0 0, L_0x1dc89f0;  alias, 1 drivers
S_0x1bd1b70 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1bd1370;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1dc8c10/d .functor XOR 1, L_0x1dc89f0, L_0x1dd1aa0, C4<0>, C4<0>;
L_0x1dc8c10 .delay 1 (30000,30000,30000) L_0x1dc8c10/d;
L_0x1bd25d0/d .functor AND 1, L_0x1dc89f0, L_0x1dd1aa0, C4<1>, C4<1>;
L_0x1bd25d0 .delay 1 (30000,30000,30000) L_0x1bd25d0/d;
v0x1bd1dd0_0 .net "a", 0 0, L_0x1dc89f0;  alias, 1 drivers
v0x1bd1ea0_0 .net "b", 0 0, L_0x1dd1aa0;  alias, 1 drivers
v0x1bd1f40_0 .net "carryout", 0 0, L_0x1bd25d0;  alias, 1 drivers
v0x1bd2010_0 .net "sum", 0 0, L_0x1dc8c10;  alias, 1 drivers
S_0x1bd3bc0 .scope generate, "genblk2" "genblk2" 3 45, 3 45 0, S_0x1bc3e60;
 .timescale -9 -12;
L_0x7f72592daa38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f72592daa80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1dd18f0/d .functor OR 1, L_0x7f72592daa38, L_0x7f72592daa80, C4<0>, C4<0>;
L_0x1dd18f0 .delay 1 (30000,30000,30000) L_0x1dd18f0/d;
v0x1bd3db0_0 .net/2u *"_s0", 0 0, L_0x7f72592daa38;  1 drivers
v0x1bd3e90_0 .net/2u *"_s2", 0 0, L_0x7f72592daa80;  1 drivers
S_0x1bd3f70 .scope generate, "alu_slices[10]" "alu_slices[10]" 3 37, 3 37 0, S_0x1a570b0;
 .timescale -9 -12;
P_0x1bd4180 .param/l "i" 0 3 37, +C4<01010>;
S_0x1bd4240 .scope module, "alu1_inst" "alu1" 3 38, 4 124 0, S_0x1bd3f70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x1dd1c90/d .functor NOT 1, L_0x1ddb470, C4<0>, C4<0>, C4<0>;
L_0x1dd1c90 .delay 1 (10000,10000,10000) L_0x1dd1c90/d;
L_0x1dd1da0/d .functor NOT 1, L_0x1ddb5d0, C4<0>, C4<0>, C4<0>;
L_0x1dd1da0 .delay 1 (10000,10000,10000) L_0x1dd1da0/d;
L_0x1dd2df0/d .functor XOR 1, L_0x1ddb470, L_0x1ddb5d0, C4<0>, C4<0>;
L_0x1dd2df0 .delay 1 (30000,30000,30000) L_0x1dd2df0/d;
L_0x7f72592daac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f72592dab10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1dd34a0/d .functor OR 1, L_0x7f72592daac8, L_0x7f72592dab10, C4<0>, C4<0>;
L_0x1dd34a0 .delay 1 (30000,30000,30000) L_0x1dd34a0/d;
L_0x1dd36a0/d .functor AND 1, L_0x1ddb470, L_0x1ddb5d0, C4<1>, C4<1>;
L_0x1dd36a0 .delay 1 (30000,30000,30000) L_0x1dd36a0/d;
L_0x1dd3760/d .functor NAND 1, L_0x1ddb470, L_0x1ddb5d0, C4<1>, C4<1>;
L_0x1dd3760 .delay 1 (20000,20000,20000) L_0x1dd3760/d;
L_0x1dd38c0/d .functor XOR 1, L_0x1ddb470, L_0x1ddb5d0, C4<0>, C4<0>;
L_0x1dd38c0 .delay 1 (20000,20000,20000) L_0x1dd38c0/d;
L_0x1dd3d70/d .functor OR 1, L_0x1ddb470, L_0x1ddb5d0, C4<0>, C4<0>;
L_0x1dd3d70 .delay 1 (30000,30000,30000) L_0x1dd3d70/d;
L_0x1ddb370/d .functor NOT 1, L_0x1dd7600, C4<0>, C4<0>, C4<0>;
L_0x1ddb370 .delay 1 (10000,10000,10000) L_0x1ddb370/d;
v0x1be2970_0 .net "A", 0 0, L_0x1ddb470;  1 drivers
v0x1be2a30_0 .net "A_", 0 0, L_0x1dd1c90;  1 drivers
v0x1be2af0_0 .net "B", 0 0, L_0x1ddb5d0;  1 drivers
v0x1be2bc0_0 .net "B_", 0 0, L_0x1dd1da0;  1 drivers
v0x1be2c60_0 .net *"_s12", 0 0, L_0x1dd34a0;  1 drivers
v0x1be2d50_0 .net/2s *"_s14", 0 0, L_0x7f72592daac8;  1 drivers
v0x1be2e10_0 .net/2s *"_s16", 0 0, L_0x7f72592dab10;  1 drivers
v0x1be2ef0_0 .net *"_s18", 0 0, L_0x1dd36a0;  1 drivers
v0x1be2fd0_0 .net *"_s20", 0 0, L_0x1dd3760;  1 drivers
v0x1be3140_0 .net *"_s22", 0 0, L_0x1dd38c0;  1 drivers
v0x1be3220_0 .net *"_s24", 0 0, L_0x1dd3d70;  1 drivers
o0x7f725936d7e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x1be3300_0 name=_s30
o0x7f725936d818 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0x1be33e0_0 name=_s32
v0x1be34c0_0 .net *"_s8", 0 0, L_0x1dd2df0;  1 drivers
v0x1be35a0_0 .net "carryin", 0 0, L_0x1dd1b40;  1 drivers
v0x1be3640_0 .net "carryout", 0 0, L_0x1ddb010;  1 drivers
v0x1be36e0_0 .net "carryouts", 7 0, L_0x1ebfb50;  1 drivers
v0x1be3890_0 .net "command", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1be3930_0 .net "result", 0 0, L_0x1dd7600;  1 drivers
v0x1be3a20_0 .net "results", 7 0, L_0x1dd3b40;  1 drivers
v0x1be3b30_0 .net "zero", 0 0, L_0x1ddb370;  1 drivers
LS_0x1dd3b40_0_0 .concat8 [ 1 1 1 1], L_0x1dd22c0, L_0x1dd28f0, L_0x1dd2df0, L_0x1dd34a0;
LS_0x1dd3b40_0_4 .concat8 [ 1 1 1 1], L_0x1dd36a0, L_0x1dd3760, L_0x1dd38c0, L_0x1dd3d70;
L_0x1dd3b40 .concat8 [ 4 4 0 0], LS_0x1dd3b40_0_0, LS_0x1dd3b40_0_4;
LS_0x1ebfb50_0_0 .concat [ 1 1 1 1], L_0x1dd2570, L_0x1dd2c90, o0x7f725936d7e8, L_0x1dd32f0;
LS_0x1ebfb50_0_4 .concat [ 4 0 0 0], o0x7f725936d818;
L_0x1ebfb50 .concat [ 4 4 0 0], LS_0x1ebfb50_0_0, LS_0x1ebfb50_0_4;
S_0x1bd44c0 .scope module, "adder" "fullAdder" 4 139, 4 85 0, S_0x1bd4240;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1dd2570/d .functor OR 1, L_0x1dd2050, L_0x1dd2410, C4<0>, C4<0>;
L_0x1dd2570 .delay 1 (30000,30000,30000) L_0x1dd2570/d;
v0x1bd52f0_0 .net "a", 0 0, L_0x1ddb470;  alias, 1 drivers
v0x1bd53b0_0 .net "b", 0 0, L_0x1ddb5d0;  alias, 1 drivers
v0x1bd5480_0 .net "c1", 0 0, L_0x1dd2050;  1 drivers
v0x1bd5580_0 .net "c2", 0 0, L_0x1dd2410;  1 drivers
v0x1bd5650_0 .net "carryin", 0 0, L_0x1dd1b40;  alias, 1 drivers
v0x1bd5740_0 .net "carryout", 0 0, L_0x1dd2570;  1 drivers
v0x1bd57e0_0 .net "s1", 0 0, L_0x1dd1f90;  1 drivers
v0x1bd58d0_0 .net "sum", 0 0, L_0x1dd22c0;  1 drivers
S_0x1bd4730 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1bd44c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1dd1f90/d .functor XOR 1, L_0x1ddb470, L_0x1ddb5d0, C4<0>, C4<0>;
L_0x1dd1f90 .delay 1 (30000,30000,30000) L_0x1dd1f90/d;
L_0x1dd2050/d .functor AND 1, L_0x1ddb470, L_0x1ddb5d0, C4<1>, C4<1>;
L_0x1dd2050 .delay 1 (30000,30000,30000) L_0x1dd2050/d;
v0x1bd4990_0 .net "a", 0 0, L_0x1ddb470;  alias, 1 drivers
v0x1bd4a70_0 .net "b", 0 0, L_0x1ddb5d0;  alias, 1 drivers
v0x1bd4b30_0 .net "carryout", 0 0, L_0x1dd2050;  alias, 1 drivers
v0x1bd4bd0_0 .net "sum", 0 0, L_0x1dd1f90;  alias, 1 drivers
S_0x1bd4d10 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1bd44c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1dd22c0/d .functor XOR 1, L_0x1dd1f90, L_0x1dd1b40, C4<0>, C4<0>;
L_0x1dd22c0 .delay 1 (30000,30000,30000) L_0x1dd22c0/d;
L_0x1dd2410/d .functor AND 1, L_0x1dd1f90, L_0x1dd1b40, C4<1>, C4<1>;
L_0x1dd2410 .delay 1 (30000,30000,30000) L_0x1dd2410/d;
v0x1bd4f70_0 .net "a", 0 0, L_0x1dd1f90;  alias, 1 drivers
v0x1bd5010_0 .net "b", 0 0, L_0x1dd1b40;  alias, 1 drivers
v0x1bd50b0_0 .net "carryout", 0 0, L_0x1dd2410;  alias, 1 drivers
v0x1bd5180_0 .net "sum", 0 0, L_0x1dd22c0;  alias, 1 drivers
S_0x1bd59a0 .scope module, "cMux" "unaryMultiplexor" 4 149, 4 69 0, S_0x1bd4240;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1bdad90_0 .net "ands", 7 0, L_0x1dd8ff0;  1 drivers
v0x1bdaea0_0 .net "in", 7 0, L_0x1ebfb50;  alias, 1 drivers
v0x1bdaf60_0 .net "out", 0 0, L_0x1ddb010;  alias, 1 drivers
v0x1bdb030_0 .net "sel", 7 0, v0x1d6daa0_0;  alias, 1 drivers
S_0x1bd5bc0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x1bd59a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x1bd82f0_0 .net "A", 7 0, L_0x1ebfb50;  alias, 1 drivers
v0x1bd83f0_0 .net "B", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1bd84b0_0 .net *"_s0", 0 0, L_0x1dd7960;  1 drivers
v0x1bd8570_0 .net *"_s12", 0 0, L_0x1dd82d0;  1 drivers
v0x1bd8650_0 .net *"_s16", 0 0, L_0x1dd8630;  1 drivers
v0x1bd8780_0 .net *"_s20", 0 0, L_0x1dd8940;  1 drivers
v0x1bd8860_0 .net *"_s24", 0 0, L_0x1dd8d30;  1 drivers
v0x1bd8940_0 .net *"_s28", 0 0, L_0x1dd92c0;  1 drivers
v0x1bd8a20_0 .net *"_s4", 0 0, L_0x1dd7c70;  1 drivers
v0x1bd8b90_0 .net *"_s8", 0 0, L_0x1dd7fc0;  1 drivers
v0x1bd8c70_0 .net "out", 7 0, L_0x1dd8ff0;  alias, 1 drivers
L_0x1dd7a20 .part L_0x1ebfb50, 0, 1;
L_0x1dd7b80 .part v0x1d6daa0_0, 0, 1;
L_0x1dd7d30 .part L_0x1ebfb50, 1, 1;
L_0x1dd7f20 .part v0x1d6daa0_0, 1, 1;
L_0x1dd8080 .part L_0x1ebfb50, 2, 1;
L_0x1dd81e0 .part v0x1d6daa0_0, 2, 1;
L_0x1dd8390 .part L_0x1ebfb50, 3, 1;
L_0x1dd84f0 .part v0x1d6daa0_0, 3, 1;
L_0x1dd86f0 .part L_0x1ebfb50, 4, 1;
L_0x1dd8850 .part v0x1d6daa0_0, 4, 1;
L_0x1dd89b0 .part L_0x1ebfb50, 5, 1;
L_0x1dd8c20 .part v0x1d6daa0_0, 5, 1;
L_0x1dd8df0 .part L_0x1ebfb50, 6, 1;
L_0x1dd8f50 .part v0x1d6daa0_0, 6, 1;
LS_0x1dd8ff0_0_0 .concat8 [ 1 1 1 1], L_0x1dd7960, L_0x1dd7c70, L_0x1dd7fc0, L_0x1dd82d0;
LS_0x1dd8ff0_0_4 .concat8 [ 1 1 1 1], L_0x1dd8630, L_0x1dd8940, L_0x1dd8d30, L_0x1dd92c0;
L_0x1dd8ff0 .concat8 [ 4 4 0 0], LS_0x1dd8ff0_0_0, LS_0x1dd8ff0_0_4;
L_0x1dd93d0 .part L_0x1ebfb50, 7, 1;
L_0x1dd95c0 .part v0x1d6daa0_0, 7, 1;
S_0x1bd5e20 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x1bd5bc0;
 .timescale -9 -12;
P_0x1bd6030 .param/l "i" 0 4 54, +C4<00>;
L_0x1dd7960/d .functor AND 1, L_0x1dd7a20, L_0x1dd7b80, C4<1>, C4<1>;
L_0x1dd7960 .delay 1 (30000,30000,30000) L_0x1dd7960/d;
v0x1bd6110_0 .net *"_s0", 0 0, L_0x1dd7a20;  1 drivers
v0x1bd61f0_0 .net *"_s1", 0 0, L_0x1dd7b80;  1 drivers
S_0x1bd62d0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x1bd5bc0;
 .timescale -9 -12;
P_0x1bd64e0 .param/l "i" 0 4 54, +C4<01>;
L_0x1dd7c70/d .functor AND 1, L_0x1dd7d30, L_0x1dd7f20, C4<1>, C4<1>;
L_0x1dd7c70 .delay 1 (30000,30000,30000) L_0x1dd7c70/d;
v0x1bd65a0_0 .net *"_s0", 0 0, L_0x1dd7d30;  1 drivers
v0x1bd6680_0 .net *"_s1", 0 0, L_0x1dd7f20;  1 drivers
S_0x1bd6760 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x1bd5bc0;
 .timescale -9 -12;
P_0x1bd6970 .param/l "i" 0 4 54, +C4<010>;
L_0x1dd7fc0/d .functor AND 1, L_0x1dd8080, L_0x1dd81e0, C4<1>, C4<1>;
L_0x1dd7fc0 .delay 1 (30000,30000,30000) L_0x1dd7fc0/d;
v0x1bd6a10_0 .net *"_s0", 0 0, L_0x1dd8080;  1 drivers
v0x1bd6af0_0 .net *"_s1", 0 0, L_0x1dd81e0;  1 drivers
S_0x1bd6bd0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x1bd5bc0;
 .timescale -9 -12;
P_0x1bd6de0 .param/l "i" 0 4 54, +C4<011>;
L_0x1dd82d0/d .functor AND 1, L_0x1dd8390, L_0x1dd84f0, C4<1>, C4<1>;
L_0x1dd82d0 .delay 1 (30000,30000,30000) L_0x1dd82d0/d;
v0x1bd6ea0_0 .net *"_s0", 0 0, L_0x1dd8390;  1 drivers
v0x1bd6f80_0 .net *"_s1", 0 0, L_0x1dd84f0;  1 drivers
S_0x1bd7060 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x1bd5bc0;
 .timescale -9 -12;
P_0x1bd72c0 .param/l "i" 0 4 54, +C4<0100>;
L_0x1dd8630/d .functor AND 1, L_0x1dd86f0, L_0x1dd8850, C4<1>, C4<1>;
L_0x1dd8630 .delay 1 (30000,30000,30000) L_0x1dd8630/d;
v0x1bd7380_0 .net *"_s0", 0 0, L_0x1dd86f0;  1 drivers
v0x1bd7460_0 .net *"_s1", 0 0, L_0x1dd8850;  1 drivers
S_0x1bd7540 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x1bd5bc0;
 .timescale -9 -12;
P_0x1bd7750 .param/l "i" 0 4 54, +C4<0101>;
L_0x1dd8940/d .functor AND 1, L_0x1dd89b0, L_0x1dd8c20, C4<1>, C4<1>;
L_0x1dd8940 .delay 1 (30000,30000,30000) L_0x1dd8940/d;
v0x1bd7810_0 .net *"_s0", 0 0, L_0x1dd89b0;  1 drivers
v0x1bd78f0_0 .net *"_s1", 0 0, L_0x1dd8c20;  1 drivers
S_0x1bd79d0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x1bd5bc0;
 .timescale -9 -12;
P_0x1bd7be0 .param/l "i" 0 4 54, +C4<0110>;
L_0x1dd8d30/d .functor AND 1, L_0x1dd8df0, L_0x1dd8f50, C4<1>, C4<1>;
L_0x1dd8d30 .delay 1 (30000,30000,30000) L_0x1dd8d30/d;
v0x1bd7ca0_0 .net *"_s0", 0 0, L_0x1dd8df0;  1 drivers
v0x1bd7d80_0 .net *"_s1", 0 0, L_0x1dd8f50;  1 drivers
S_0x1bd7e60 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x1bd5bc0;
 .timescale -9 -12;
P_0x1bd8070 .param/l "i" 0 4 54, +C4<0111>;
L_0x1dd92c0/d .functor AND 1, L_0x1dd93d0, L_0x1dd95c0, C4<1>, C4<1>;
L_0x1dd92c0 .delay 1 (30000,30000,30000) L_0x1dd92c0/d;
v0x1bd8130_0 .net *"_s0", 0 0, L_0x1dd93d0;  1 drivers
v0x1bd8210_0 .net *"_s1", 0 0, L_0x1dd95c0;  1 drivers
S_0x1bd8dd0 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x1bd59a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1ddb010/d .functor OR 1, L_0x1ddb0d0, L_0x1ddb280, C4<0>, C4<0>;
L_0x1ddb010 .delay 1 (30000,30000,30000) L_0x1ddb010/d;
v0x1bda920_0 .net *"_s10", 0 0, L_0x1ddb0d0;  1 drivers
v0x1bdaa00_0 .net *"_s12", 0 0, L_0x1ddb280;  1 drivers
v0x1bdaae0_0 .net "in", 7 0, L_0x1dd8ff0;  alias, 1 drivers
v0x1bdabb0_0 .net "ors", 1 0, L_0x1ddae30;  1 drivers
v0x1bdac70_0 .net "out", 0 0, L_0x1ddb010;  alias, 1 drivers
L_0x1dda200 .part L_0x1dd8ff0, 0, 4;
L_0x1ddae30 .concat8 [ 1 1 0 0], L_0x1dd9ef0, L_0x1ddab20;
L_0x1ddaf70 .part L_0x1dd8ff0, 4, 4;
L_0x1ddb0d0 .part L_0x1ddae30, 0, 1;
L_0x1ddb280 .part L_0x1ddae30, 1, 1;
S_0x1bd8f90 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1bd8dd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1dd96b0/d .functor OR 1, L_0x1dd9770, L_0x1dd98d0, C4<0>, C4<0>;
L_0x1dd96b0 .delay 1 (30000,30000,30000) L_0x1dd96b0/d;
L_0x1dd9b00/d .functor OR 1, L_0x1dd9c10, L_0x1dd9d70, C4<0>, C4<0>;
L_0x1dd9b00 .delay 1 (30000,30000,30000) L_0x1dd9b00/d;
L_0x1dd9ef0/d .functor OR 1, L_0x1dd9f60, L_0x1dda110, C4<0>, C4<0>;
L_0x1dd9ef0 .delay 1 (30000,30000,30000) L_0x1dd9ef0/d;
v0x1bd91e0_0 .net *"_s0", 0 0, L_0x1dd96b0;  1 drivers
v0x1bd92e0_0 .net *"_s10", 0 0, L_0x1dd9c10;  1 drivers
v0x1bd93c0_0 .net *"_s12", 0 0, L_0x1dd9d70;  1 drivers
v0x1bd9480_0 .net *"_s14", 0 0, L_0x1dd9f60;  1 drivers
v0x1bd9560_0 .net *"_s16", 0 0, L_0x1dda110;  1 drivers
v0x1bd9690_0 .net *"_s3", 0 0, L_0x1dd9770;  1 drivers
v0x1bd9770_0 .net *"_s5", 0 0, L_0x1dd98d0;  1 drivers
v0x1bd9850_0 .net *"_s6", 0 0, L_0x1dd9b00;  1 drivers
v0x1bd9930_0 .net "in", 3 0, L_0x1dda200;  1 drivers
v0x1bd9aa0_0 .net "ors", 1 0, L_0x1dd9a10;  1 drivers
v0x1bd9b80_0 .net "out", 0 0, L_0x1dd9ef0;  1 drivers
L_0x1dd9770 .part L_0x1dda200, 0, 1;
L_0x1dd98d0 .part L_0x1dda200, 1, 1;
L_0x1dd9a10 .concat8 [ 1 1 0 0], L_0x1dd96b0, L_0x1dd9b00;
L_0x1dd9c10 .part L_0x1dda200, 2, 1;
L_0x1dd9d70 .part L_0x1dda200, 3, 1;
L_0x1dd9f60 .part L_0x1dd9a10, 0, 1;
L_0x1dda110 .part L_0x1dd9a10, 1, 1;
S_0x1bd9ca0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1bd8dd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1dda330/d .functor OR 1, L_0x1dda3a0, L_0x1dda500, C4<0>, C4<0>;
L_0x1dda330 .delay 1 (30000,30000,30000) L_0x1dda330/d;
L_0x1dda730/d .functor OR 1, L_0x1dda840, L_0x1dda9a0, C4<0>, C4<0>;
L_0x1dda730 .delay 1 (30000,30000,30000) L_0x1dda730/d;
L_0x1ddab20/d .functor OR 1, L_0x1ddab90, L_0x1ddad40, C4<0>, C4<0>;
L_0x1ddab20 .delay 1 (30000,30000,30000) L_0x1ddab20/d;
v0x1bd9e60_0 .net *"_s0", 0 0, L_0x1dda330;  1 drivers
v0x1bd9f60_0 .net *"_s10", 0 0, L_0x1dda840;  1 drivers
v0x1bda040_0 .net *"_s12", 0 0, L_0x1dda9a0;  1 drivers
v0x1bda100_0 .net *"_s14", 0 0, L_0x1ddab90;  1 drivers
v0x1bda1e0_0 .net *"_s16", 0 0, L_0x1ddad40;  1 drivers
v0x1bda310_0 .net *"_s3", 0 0, L_0x1dda3a0;  1 drivers
v0x1bda3f0_0 .net *"_s5", 0 0, L_0x1dda500;  1 drivers
v0x1bda4d0_0 .net *"_s6", 0 0, L_0x1dda730;  1 drivers
v0x1bda5b0_0 .net "in", 3 0, L_0x1ddaf70;  1 drivers
v0x1bda720_0 .net "ors", 1 0, L_0x1dda640;  1 drivers
v0x1bda800_0 .net "out", 0 0, L_0x1ddab20;  1 drivers
L_0x1dda3a0 .part L_0x1ddaf70, 0, 1;
L_0x1dda500 .part L_0x1ddaf70, 1, 1;
L_0x1dda640 .concat8 [ 1 1 0 0], L_0x1dda330, L_0x1dda730;
L_0x1dda840 .part L_0x1ddaf70, 2, 1;
L_0x1dda9a0 .part L_0x1ddaf70, 3, 1;
L_0x1ddab90 .part L_0x1dda640, 0, 1;
L_0x1ddad40 .part L_0x1dda640, 1, 1;
S_0x1bdb110 .scope module, "resMux" "unaryMultiplexor" 4 148, 4 69 0, S_0x1bd4240;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1be0540_0 .net "ands", 7 0, L_0x1dd5600;  1 drivers
v0x1be0650_0 .net "in", 7 0, L_0x1dd3b40;  alias, 1 drivers
v0x1be0710_0 .net "out", 0 0, L_0x1dd7600;  alias, 1 drivers
v0x1be07e0_0 .net "sel", 7 0, v0x1d6daa0_0;  alias, 1 drivers
S_0x1bdb360 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x1bdb110;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x1bddaa0_0 .net "A", 7 0, L_0x1dd3b40;  alias, 1 drivers
v0x1bddba0_0 .net "B", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1bddc60_0 .net *"_s0", 0 0, L_0x1dd3ed0;  1 drivers
v0x1bddd20_0 .net *"_s12", 0 0, L_0x1dd4890;  1 drivers
v0x1bdde00_0 .net *"_s16", 0 0, L_0x1dd4bf0;  1 drivers
v0x1bddf30_0 .net *"_s20", 0 0, L_0x1dd4fc0;  1 drivers
v0x1bde010_0 .net *"_s24", 0 0, L_0x1dd52f0;  1 drivers
v0x1bde0f0_0 .net *"_s28", 0 0, L_0x1dd5280;  1 drivers
v0x1bde1d0_0 .net *"_s4", 0 0, L_0x1dd4270;  1 drivers
v0x1bde340_0 .net *"_s8", 0 0, L_0x1dd4580;  1 drivers
v0x1bde420_0 .net "out", 7 0, L_0x1dd5600;  alias, 1 drivers
L_0x1dd3fe0 .part L_0x1dd3b40, 0, 1;
L_0x1dd41d0 .part v0x1d6daa0_0, 0, 1;
L_0x1dd4330 .part L_0x1dd3b40, 1, 1;
L_0x1dd4490 .part v0x1d6daa0_0, 1, 1;
L_0x1dd4640 .part L_0x1dd3b40, 2, 1;
L_0x1dd47a0 .part v0x1d6daa0_0, 2, 1;
L_0x1dd4950 .part L_0x1dd3b40, 3, 1;
L_0x1dd4ab0 .part v0x1d6daa0_0, 3, 1;
L_0x1dd4cb0 .part L_0x1dd3b40, 4, 1;
L_0x1dd4f20 .part v0x1d6daa0_0, 4, 1;
L_0x1dd5030 .part L_0x1dd3b40, 5, 1;
L_0x1dd5190 .part v0x1d6daa0_0, 5, 1;
L_0x1dd53b0 .part L_0x1dd3b40, 6, 1;
L_0x1dd5510 .part v0x1d6daa0_0, 6, 1;
LS_0x1dd5600_0_0 .concat8 [ 1 1 1 1], L_0x1dd3ed0, L_0x1dd4270, L_0x1dd4580, L_0x1dd4890;
LS_0x1dd5600_0_4 .concat8 [ 1 1 1 1], L_0x1dd4bf0, L_0x1dd4fc0, L_0x1dd52f0, L_0x1dd5280;
L_0x1dd5600 .concat8 [ 4 4 0 0], LS_0x1dd5600_0_0, LS_0x1dd5600_0_4;
L_0x1dd59c0 .part L_0x1dd3b40, 7, 1;
L_0x1dd5bb0 .part v0x1d6daa0_0, 7, 1;
S_0x1bdb5a0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x1bdb360;
 .timescale -9 -12;
P_0x1bdb7b0 .param/l "i" 0 4 54, +C4<00>;
L_0x1dd3ed0/d .functor AND 1, L_0x1dd3fe0, L_0x1dd41d0, C4<1>, C4<1>;
L_0x1dd3ed0 .delay 1 (30000,30000,30000) L_0x1dd3ed0/d;
v0x1bdb890_0 .net *"_s0", 0 0, L_0x1dd3fe0;  1 drivers
v0x1bdb970_0 .net *"_s1", 0 0, L_0x1dd41d0;  1 drivers
S_0x1bdba50 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x1bdb360;
 .timescale -9 -12;
P_0x1bdbc60 .param/l "i" 0 4 54, +C4<01>;
L_0x1dd4270/d .functor AND 1, L_0x1dd4330, L_0x1dd4490, C4<1>, C4<1>;
L_0x1dd4270 .delay 1 (30000,30000,30000) L_0x1dd4270/d;
v0x1bdbd20_0 .net *"_s0", 0 0, L_0x1dd4330;  1 drivers
v0x1bdbe00_0 .net *"_s1", 0 0, L_0x1dd4490;  1 drivers
S_0x1bdbee0 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x1bdb360;
 .timescale -9 -12;
P_0x1bdc120 .param/l "i" 0 4 54, +C4<010>;
L_0x1dd4580/d .functor AND 1, L_0x1dd4640, L_0x1dd47a0, C4<1>, C4<1>;
L_0x1dd4580 .delay 1 (30000,30000,30000) L_0x1dd4580/d;
v0x1bdc1c0_0 .net *"_s0", 0 0, L_0x1dd4640;  1 drivers
v0x1bdc2a0_0 .net *"_s1", 0 0, L_0x1dd47a0;  1 drivers
S_0x1bdc380 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x1bdb360;
 .timescale -9 -12;
P_0x1bdc590 .param/l "i" 0 4 54, +C4<011>;
L_0x1dd4890/d .functor AND 1, L_0x1dd4950, L_0x1dd4ab0, C4<1>, C4<1>;
L_0x1dd4890 .delay 1 (30000,30000,30000) L_0x1dd4890/d;
v0x1bdc650_0 .net *"_s0", 0 0, L_0x1dd4950;  1 drivers
v0x1bdc730_0 .net *"_s1", 0 0, L_0x1dd4ab0;  1 drivers
S_0x1bdc810 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x1bdb360;
 .timescale -9 -12;
P_0x1bdca70 .param/l "i" 0 4 54, +C4<0100>;
L_0x1dd4bf0/d .functor AND 1, L_0x1dd4cb0, L_0x1dd4f20, C4<1>, C4<1>;
L_0x1dd4bf0 .delay 1 (30000,30000,30000) L_0x1dd4bf0/d;
v0x1bdcb30_0 .net *"_s0", 0 0, L_0x1dd4cb0;  1 drivers
v0x1bdcc10_0 .net *"_s1", 0 0, L_0x1dd4f20;  1 drivers
S_0x1bdccf0 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x1bdb360;
 .timescale -9 -12;
P_0x1bdcf00 .param/l "i" 0 4 54, +C4<0101>;
L_0x1dd4fc0/d .functor AND 1, L_0x1dd5030, L_0x1dd5190, C4<1>, C4<1>;
L_0x1dd4fc0 .delay 1 (30000,30000,30000) L_0x1dd4fc0/d;
v0x1bdcfc0_0 .net *"_s0", 0 0, L_0x1dd5030;  1 drivers
v0x1bdd0a0_0 .net *"_s1", 0 0, L_0x1dd5190;  1 drivers
S_0x1bdd180 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x1bdb360;
 .timescale -9 -12;
P_0x1bdd390 .param/l "i" 0 4 54, +C4<0110>;
L_0x1dd52f0/d .functor AND 1, L_0x1dd53b0, L_0x1dd5510, C4<1>, C4<1>;
L_0x1dd52f0 .delay 1 (30000,30000,30000) L_0x1dd52f0/d;
v0x1bdd450_0 .net *"_s0", 0 0, L_0x1dd53b0;  1 drivers
v0x1bdd530_0 .net *"_s1", 0 0, L_0x1dd5510;  1 drivers
S_0x1bdd610 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x1bdb360;
 .timescale -9 -12;
P_0x1bdd820 .param/l "i" 0 4 54, +C4<0111>;
L_0x1dd5280/d .functor AND 1, L_0x1dd59c0, L_0x1dd5bb0, C4<1>, C4<1>;
L_0x1dd5280 .delay 1 (30000,30000,30000) L_0x1dd5280/d;
v0x1bdd8e0_0 .net *"_s0", 0 0, L_0x1dd59c0;  1 drivers
v0x1bdd9c0_0 .net *"_s1", 0 0, L_0x1dd5bb0;  1 drivers
S_0x1bde580 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x1bdb110;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1dd7600/d .functor OR 1, L_0x1dd76c0, L_0x1dd7870, C4<0>, C4<0>;
L_0x1dd7600 .delay 1 (30000,30000,30000) L_0x1dd7600/d;
v0x1be00d0_0 .net *"_s10", 0 0, L_0x1dd76c0;  1 drivers
v0x1be01b0_0 .net *"_s12", 0 0, L_0x1dd7870;  1 drivers
v0x1be0290_0 .net "in", 7 0, L_0x1dd5600;  alias, 1 drivers
v0x1be0360_0 .net "ors", 1 0, L_0x1dd7420;  1 drivers
v0x1be0420_0 .net "out", 0 0, L_0x1dd7600;  alias, 1 drivers
L_0x1dd67f0 .part L_0x1dd5600, 0, 4;
L_0x1dd7420 .concat8 [ 1 1 0 0], L_0x1dd64e0, L_0x1dd7110;
L_0x1dd7560 .part L_0x1dd5600, 4, 4;
L_0x1dd76c0 .part L_0x1dd7420, 0, 1;
L_0x1dd7870 .part L_0x1dd7420, 1, 1;
S_0x1bde740 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1bde580;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1dd5ca0/d .functor OR 1, L_0x1dd5d60, L_0x1dd5ec0, C4<0>, C4<0>;
L_0x1dd5ca0 .delay 1 (30000,30000,30000) L_0x1dd5ca0/d;
L_0x1dd60f0/d .functor OR 1, L_0x1dd6200, L_0x1dd6360, C4<0>, C4<0>;
L_0x1dd60f0 .delay 1 (30000,30000,30000) L_0x1dd60f0/d;
L_0x1dd64e0/d .functor OR 1, L_0x1dd6550, L_0x1dd6700, C4<0>, C4<0>;
L_0x1dd64e0 .delay 1 (30000,30000,30000) L_0x1dd64e0/d;
v0x1bde990_0 .net *"_s0", 0 0, L_0x1dd5ca0;  1 drivers
v0x1bdea90_0 .net *"_s10", 0 0, L_0x1dd6200;  1 drivers
v0x1bdeb70_0 .net *"_s12", 0 0, L_0x1dd6360;  1 drivers
v0x1bdec30_0 .net *"_s14", 0 0, L_0x1dd6550;  1 drivers
v0x1bded10_0 .net *"_s16", 0 0, L_0x1dd6700;  1 drivers
v0x1bdee40_0 .net *"_s3", 0 0, L_0x1dd5d60;  1 drivers
v0x1bdef20_0 .net *"_s5", 0 0, L_0x1dd5ec0;  1 drivers
v0x1bdf000_0 .net *"_s6", 0 0, L_0x1dd60f0;  1 drivers
v0x1bdf0e0_0 .net "in", 3 0, L_0x1dd67f0;  1 drivers
v0x1bdf250_0 .net "ors", 1 0, L_0x1dd6000;  1 drivers
v0x1bdf330_0 .net "out", 0 0, L_0x1dd64e0;  1 drivers
L_0x1dd5d60 .part L_0x1dd67f0, 0, 1;
L_0x1dd5ec0 .part L_0x1dd67f0, 1, 1;
L_0x1dd6000 .concat8 [ 1 1 0 0], L_0x1dd5ca0, L_0x1dd60f0;
L_0x1dd6200 .part L_0x1dd67f0, 2, 1;
L_0x1dd6360 .part L_0x1dd67f0, 3, 1;
L_0x1dd6550 .part L_0x1dd6000, 0, 1;
L_0x1dd6700 .part L_0x1dd6000, 1, 1;
S_0x1bdf450 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1bde580;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1dd6920/d .functor OR 1, L_0x1dd6990, L_0x1dd6af0, C4<0>, C4<0>;
L_0x1dd6920 .delay 1 (30000,30000,30000) L_0x1dd6920/d;
L_0x1dd6d20/d .functor OR 1, L_0x1dd6e30, L_0x1dd6f90, C4<0>, C4<0>;
L_0x1dd6d20 .delay 1 (30000,30000,30000) L_0x1dd6d20/d;
L_0x1dd7110/d .functor OR 1, L_0x1dd7180, L_0x1dd7330, C4<0>, C4<0>;
L_0x1dd7110 .delay 1 (30000,30000,30000) L_0x1dd7110/d;
v0x1bdf610_0 .net *"_s0", 0 0, L_0x1dd6920;  1 drivers
v0x1bdf710_0 .net *"_s10", 0 0, L_0x1dd6e30;  1 drivers
v0x1bdf7f0_0 .net *"_s12", 0 0, L_0x1dd6f90;  1 drivers
v0x1bdf8b0_0 .net *"_s14", 0 0, L_0x1dd7180;  1 drivers
v0x1bdf990_0 .net *"_s16", 0 0, L_0x1dd7330;  1 drivers
v0x1bdfac0_0 .net *"_s3", 0 0, L_0x1dd6990;  1 drivers
v0x1bdfba0_0 .net *"_s5", 0 0, L_0x1dd6af0;  1 drivers
v0x1bdfc80_0 .net *"_s6", 0 0, L_0x1dd6d20;  1 drivers
v0x1bdfd60_0 .net "in", 3 0, L_0x1dd7560;  1 drivers
v0x1bdfed0_0 .net "ors", 1 0, L_0x1dd6c30;  1 drivers
v0x1bdffb0_0 .net "out", 0 0, L_0x1dd7110;  1 drivers
L_0x1dd6990 .part L_0x1dd7560, 0, 1;
L_0x1dd6af0 .part L_0x1dd7560, 1, 1;
L_0x1dd6c30 .concat8 [ 1 1 0 0], L_0x1dd6920, L_0x1dd6d20;
L_0x1dd6e30 .part L_0x1dd7560, 2, 1;
L_0x1dd6f90 .part L_0x1dd7560, 3, 1;
L_0x1dd7180 .part L_0x1dd6c30, 0, 1;
L_0x1dd7330 .part L_0x1dd6c30, 1, 1;
S_0x1be08c0 .scope module, "sltGate" "slt" 4 142, 4 101 0, S_0x1bd4240;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x1dd2eb0/d .functor XNOR 1, L_0x1ddb470, L_0x1ddb5d0, C4<0>, C4<0>;
L_0x1dd2eb0 .delay 1 (20000,20000,20000) L_0x1dd2eb0/d;
L_0x1dd3120/d .functor AND 1, L_0x1ddb470, L_0x1dd1da0, C4<1>, C4<1>;
L_0x1dd3120 .delay 1 (30000,30000,30000) L_0x1dd3120/d;
L_0x1dd3190/d .functor AND 1, L_0x1dd2eb0, L_0x1dd1b40, C4<1>, C4<1>;
L_0x1dd3190 .delay 1 (30000,30000,30000) L_0x1dd3190/d;
L_0x1dd32f0/d .functor OR 1, L_0x1dd3190, L_0x1dd3120, C4<0>, C4<0>;
L_0x1dd32f0 .delay 1 (30000,30000,30000) L_0x1dd32f0/d;
v0x1be0b70_0 .net "a", 0 0, L_0x1ddb470;  alias, 1 drivers
v0x1be0c60_0 .net "a_", 0 0, L_0x1dd1c90;  alias, 1 drivers
v0x1be0d20_0 .net "b", 0 0, L_0x1ddb5d0;  alias, 1 drivers
v0x1be0e10_0 .net "b_", 0 0, L_0x1dd1da0;  alias, 1 drivers
v0x1be0eb0_0 .net "carryin", 0 0, L_0x1dd1b40;  alias, 1 drivers
v0x1be0ff0_0 .net "eq", 0 0, L_0x1dd2eb0;  1 drivers
v0x1be10b0_0 .net "lt", 0 0, L_0x1dd3120;  1 drivers
v0x1be1170_0 .net "out", 0 0, L_0x1dd32f0;  1 drivers
v0x1be1230_0 .net "w0", 0 0, L_0x1dd3190;  1 drivers
S_0x1be1480 .scope module, "sub" "fullAdder" 4 140, 4 85 0, S_0x1bd4240;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1dd2c90/d .functor OR 1, L_0x1dd2790, L_0x1be26e0, C4<0>, C4<0>;
L_0x1dd2c90 .delay 1 (30000,30000,30000) L_0x1dd2c90/d;
v0x1be2270_0 .net "a", 0 0, L_0x1ddb470;  alias, 1 drivers
v0x1be23c0_0 .net "b", 0 0, L_0x1dd1da0;  alias, 1 drivers
v0x1be2480_0 .net "c1", 0 0, L_0x1dd2790;  1 drivers
v0x1be2520_0 .net "c2", 0 0, L_0x1be26e0;  1 drivers
v0x1be25f0_0 .net "carryin", 0 0, L_0x1dd1b40;  alias, 1 drivers
v0x1be2770_0 .net "carryout", 0 0, L_0x1dd2c90;  1 drivers
v0x1be2810_0 .net "s1", 0 0, L_0x1dd26d0;  1 drivers
v0x1be28b0_0 .net "sum", 0 0, L_0x1dd28f0;  1 drivers
S_0x1be16d0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1be1480;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1dd26d0/d .functor XOR 1, L_0x1ddb470, L_0x1dd1da0, C4<0>, C4<0>;
L_0x1dd26d0 .delay 1 (30000,30000,30000) L_0x1dd26d0/d;
L_0x1dd2790/d .functor AND 1, L_0x1ddb470, L_0x1dd1da0, C4<1>, C4<1>;
L_0x1dd2790 .delay 1 (30000,30000,30000) L_0x1dd2790/d;
v0x1be1930_0 .net "a", 0 0, L_0x1ddb470;  alias, 1 drivers
v0x1be19f0_0 .net "b", 0 0, L_0x1dd1da0;  alias, 1 drivers
v0x1be1ab0_0 .net "carryout", 0 0, L_0x1dd2790;  alias, 1 drivers
v0x1be1b50_0 .net "sum", 0 0, L_0x1dd26d0;  alias, 1 drivers
S_0x1be1c80 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1be1480;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1dd28f0/d .functor XOR 1, L_0x1dd26d0, L_0x1dd1b40, C4<0>, C4<0>;
L_0x1dd28f0 .delay 1 (30000,30000,30000) L_0x1dd28f0/d;
L_0x1be26e0/d .functor AND 1, L_0x1dd26d0, L_0x1dd1b40, C4<1>, C4<1>;
L_0x1be26e0 .delay 1 (30000,30000,30000) L_0x1be26e0/d;
v0x1be1ee0_0 .net "a", 0 0, L_0x1dd26d0;  alias, 1 drivers
v0x1be1fb0_0 .net "b", 0 0, L_0x1dd1b40;  alias, 1 drivers
v0x1be2050_0 .net "carryout", 0 0, L_0x1be26e0;  alias, 1 drivers
v0x1be2120_0 .net "sum", 0 0, L_0x1dd28f0;  alias, 1 drivers
S_0x1be3cd0 .scope generate, "genblk2" "genblk2" 3 45, 3 45 0, S_0x1bd3f70;
 .timescale -9 -12;
L_0x7f72592dab58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f72592daba0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1ddb510/d .functor OR 1, L_0x7f72592dab58, L_0x7f72592daba0, C4<0>, C4<0>;
L_0x1ddb510 .delay 1 (30000,30000,30000) L_0x1ddb510/d;
v0x1be3ec0_0 .net/2u *"_s0", 0 0, L_0x7f72592dab58;  1 drivers
v0x1be3fa0_0 .net/2u *"_s2", 0 0, L_0x7f72592daba0;  1 drivers
S_0x1be4080 .scope generate, "alu_slices[11]" "alu_slices[11]" 3 37, 3 37 0, S_0x1a570b0;
 .timescale -9 -12;
P_0x1be4290 .param/l "i" 0 3 37, +C4<01011>;
S_0x1be4350 .scope module, "alu1_inst" "alu1" 3 38, 4 124 0, S_0x1be4080;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x1ddb820/d .functor NOT 1, L_0x1de50a0, C4<0>, C4<0>, C4<0>;
L_0x1ddb820 .delay 1 (10000,10000,10000) L_0x1ddb820/d;
L_0x1ddb980/d .functor NOT 1, L_0x1ddb670, C4<0>, C4<0>, C4<0>;
L_0x1ddb980 .delay 1 (10000,10000,10000) L_0x1ddb980/d;
L_0x1ddc910/d .functor XOR 1, L_0x1de50a0, L_0x1ddb670, C4<0>, C4<0>;
L_0x1ddc910 .delay 1 (30000,30000,30000) L_0x1ddc910/d;
L_0x7f72592dabe8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f72592dac30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1ddcfc0/d .functor OR 1, L_0x7f72592dabe8, L_0x7f72592dac30, C4<0>, C4<0>;
L_0x1ddcfc0 .delay 1 (30000,30000,30000) L_0x1ddcfc0/d;
L_0x1ddd1c0/d .functor AND 1, L_0x1de50a0, L_0x1ddb670, C4<1>, C4<1>;
L_0x1ddd1c0 .delay 1 (30000,30000,30000) L_0x1ddd1c0/d;
L_0x1ddd280/d .functor NAND 1, L_0x1de50a0, L_0x1ddb670, C4<1>, C4<1>;
L_0x1ddd280 .delay 1 (20000,20000,20000) L_0x1ddd280/d;
L_0x1ddd3e0/d .functor XOR 1, L_0x1de50a0, L_0x1ddb670, C4<0>, C4<0>;
L_0x1ddd3e0 .delay 1 (20000,20000,20000) L_0x1ddd3e0/d;
L_0x1ddd890/d .functor OR 1, L_0x1de50a0, L_0x1ddb670, C4<0>, C4<0>;
L_0x1ddd890 .delay 1 (30000,30000,30000) L_0x1ddd890/d;
L_0x1de4fa0/d .functor NOT 1, L_0x1de1200, C4<0>, C4<0>, C4<0>;
L_0x1de4fa0 .delay 1 (10000,10000,10000) L_0x1de4fa0/d;
v0x1bf2a80_0 .net "A", 0 0, L_0x1de50a0;  1 drivers
v0x1bf2b40_0 .net "A_", 0 0, L_0x1ddb820;  1 drivers
v0x1bf2c00_0 .net "B", 0 0, L_0x1ddb670;  1 drivers
v0x1bf2cd0_0 .net "B_", 0 0, L_0x1ddb980;  1 drivers
v0x1bf2d70_0 .net *"_s12", 0 0, L_0x1ddcfc0;  1 drivers
v0x1bf2e60_0 .net/2s *"_s14", 0 0, L_0x7f72592dabe8;  1 drivers
v0x1bf2f20_0 .net/2s *"_s16", 0 0, L_0x7f72592dac30;  1 drivers
v0x1bf3000_0 .net *"_s18", 0 0, L_0x1ddd1c0;  1 drivers
v0x1bf30e0_0 .net *"_s20", 0 0, L_0x1ddd280;  1 drivers
v0x1bf3250_0 .net *"_s22", 0 0, L_0x1ddd3e0;  1 drivers
v0x1bf3330_0 .net *"_s24", 0 0, L_0x1ddd890;  1 drivers
o0x7f725936fd38 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x1bf3410_0 name=_s30
o0x7f725936fd68 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0x1bf34f0_0 name=_s32
v0x1bf35d0_0 .net *"_s8", 0 0, L_0x1ddc910;  1 drivers
v0x1bf36b0_0 .net "carryin", 0 0, L_0x1de5320;  1 drivers
v0x1bf3750_0 .net "carryout", 0 0, L_0x1de4c40;  1 drivers
v0x1bf37f0_0 .net "carryouts", 7 0, L_0x1ebfce0;  1 drivers
v0x1bf39a0_0 .net "command", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1bf3a40_0 .net "result", 0 0, L_0x1de1200;  1 drivers
v0x1bf3b30_0 .net "results", 7 0, L_0x1ddd660;  1 drivers
v0x1bf3c40_0 .net "zero", 0 0, L_0x1de4fa0;  1 drivers
LS_0x1ddd660_0_0 .concat8 [ 1 1 1 1], L_0x1ddbe30, L_0x1ddc460, L_0x1ddc910, L_0x1ddcfc0;
LS_0x1ddd660_0_4 .concat8 [ 1 1 1 1], L_0x1ddd1c0, L_0x1ddd280, L_0x1ddd3e0, L_0x1ddd890;
L_0x1ddd660 .concat8 [ 4 4 0 0], LS_0x1ddd660_0_0, LS_0x1ddd660_0_4;
LS_0x1ebfce0_0_0 .concat [ 1 1 1 1], L_0x1ddc0e0, L_0x1ddc7b0, o0x7f725936fd38, L_0x1ddce10;
LS_0x1ebfce0_0_4 .concat [ 4 0 0 0], o0x7f725936fd68;
L_0x1ebfce0 .concat [ 4 4 0 0], LS_0x1ebfce0_0_0, LS_0x1ebfce0_0_4;
S_0x1be45d0 .scope module, "adder" "fullAdder" 4 139, 4 85 0, S_0x1be4350;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1ddc0e0/d .functor OR 1, L_0x1ddbbc0, L_0x1ddbf80, C4<0>, C4<0>;
L_0x1ddc0e0 .delay 1 (30000,30000,30000) L_0x1ddc0e0/d;
v0x1be5400_0 .net "a", 0 0, L_0x1de50a0;  alias, 1 drivers
v0x1be54c0_0 .net "b", 0 0, L_0x1ddb670;  alias, 1 drivers
v0x1be5590_0 .net "c1", 0 0, L_0x1ddbbc0;  1 drivers
v0x1be5690_0 .net "c2", 0 0, L_0x1ddbf80;  1 drivers
v0x1be5760_0 .net "carryin", 0 0, L_0x1de5320;  alias, 1 drivers
v0x1be5850_0 .net "carryout", 0 0, L_0x1ddc0e0;  1 drivers
v0x1be58f0_0 .net "s1", 0 0, L_0x1dcb930;  1 drivers
v0x1be59e0_0 .net "sum", 0 0, L_0x1ddbe30;  1 drivers
S_0x1be4840 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1be45d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1dcb930/d .functor XOR 1, L_0x1de50a0, L_0x1ddb670, C4<0>, C4<0>;
L_0x1dcb930 .delay 1 (30000,30000,30000) L_0x1dcb930/d;
L_0x1ddbbc0/d .functor AND 1, L_0x1de50a0, L_0x1ddb670, C4<1>, C4<1>;
L_0x1ddbbc0 .delay 1 (30000,30000,30000) L_0x1ddbbc0/d;
v0x1be4aa0_0 .net "a", 0 0, L_0x1de50a0;  alias, 1 drivers
v0x1be4b80_0 .net "b", 0 0, L_0x1ddb670;  alias, 1 drivers
v0x1be4c40_0 .net "carryout", 0 0, L_0x1ddbbc0;  alias, 1 drivers
v0x1be4ce0_0 .net "sum", 0 0, L_0x1dcb930;  alias, 1 drivers
S_0x1be4e20 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1be45d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1ddbe30/d .functor XOR 1, L_0x1dcb930, L_0x1de5320, C4<0>, C4<0>;
L_0x1ddbe30 .delay 1 (30000,30000,30000) L_0x1ddbe30/d;
L_0x1ddbf80/d .functor AND 1, L_0x1dcb930, L_0x1de5320, C4<1>, C4<1>;
L_0x1ddbf80 .delay 1 (30000,30000,30000) L_0x1ddbf80/d;
v0x1be5080_0 .net "a", 0 0, L_0x1dcb930;  alias, 1 drivers
v0x1be5120_0 .net "b", 0 0, L_0x1de5320;  alias, 1 drivers
v0x1be51c0_0 .net "carryout", 0 0, L_0x1ddbf80;  alias, 1 drivers
v0x1be5290_0 .net "sum", 0 0, L_0x1ddbe30;  alias, 1 drivers
S_0x1be5ab0 .scope module, "cMux" "unaryMultiplexor" 4 149, 4 69 0, S_0x1be4350;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1beaea0_0 .net "ands", 7 0, L_0x1de2c40;  1 drivers
v0x1beafb0_0 .net "in", 7 0, L_0x1ebfce0;  alias, 1 drivers
v0x1beb070_0 .net "out", 0 0, L_0x1de4c40;  alias, 1 drivers
v0x1beb140_0 .net "sel", 7 0, v0x1d6daa0_0;  alias, 1 drivers
S_0x1be5cd0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x1be5ab0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x1be8400_0 .net "A", 7 0, L_0x1ebfce0;  alias, 1 drivers
v0x1be8500_0 .net "B", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1be85c0_0 .net *"_s0", 0 0, L_0x1de1560;  1 drivers
v0x1be8680_0 .net *"_s12", 0 0, L_0x1de1ed0;  1 drivers
v0x1be8760_0 .net *"_s16", 0 0, L_0x1de2230;  1 drivers
v0x1be8890_0 .net *"_s20", 0 0, L_0x1de2540;  1 drivers
v0x1be8970_0 .net *"_s24", 0 0, L_0x1de2930;  1 drivers
v0x1be8a50_0 .net *"_s28", 0 0, L_0x1de28c0;  1 drivers
v0x1be8b30_0 .net *"_s4", 0 0, L_0x1de1870;  1 drivers
v0x1be8ca0_0 .net *"_s8", 0 0, L_0x1de1bc0;  1 drivers
v0x1be8d80_0 .net "out", 7 0, L_0x1de2c40;  alias, 1 drivers
L_0x1de1620 .part L_0x1ebfce0, 0, 1;
L_0x1de1780 .part v0x1d6daa0_0, 0, 1;
L_0x1de1930 .part L_0x1ebfce0, 1, 1;
L_0x1de1b20 .part v0x1d6daa0_0, 1, 1;
L_0x1de1c80 .part L_0x1ebfce0, 2, 1;
L_0x1de1de0 .part v0x1d6daa0_0, 2, 1;
L_0x1de1f90 .part L_0x1ebfce0, 3, 1;
L_0x1de20f0 .part v0x1d6daa0_0, 3, 1;
L_0x1de22f0 .part L_0x1ebfce0, 4, 1;
L_0x1de2450 .part v0x1d6daa0_0, 4, 1;
L_0x1de25b0 .part L_0x1ebfce0, 5, 1;
L_0x1de2820 .part v0x1d6daa0_0, 5, 1;
L_0x1de29f0 .part L_0x1ebfce0, 6, 1;
L_0x1de2b50 .part v0x1d6daa0_0, 6, 1;
LS_0x1de2c40_0_0 .concat8 [ 1 1 1 1], L_0x1de1560, L_0x1de1870, L_0x1de1bc0, L_0x1de1ed0;
LS_0x1de2c40_0_4 .concat8 [ 1 1 1 1], L_0x1de2230, L_0x1de2540, L_0x1de2930, L_0x1de28c0;
L_0x1de2c40 .concat8 [ 4 4 0 0], LS_0x1de2c40_0_0, LS_0x1de2c40_0_4;
L_0x1de3000 .part L_0x1ebfce0, 7, 1;
L_0x1de31f0 .part v0x1d6daa0_0, 7, 1;
S_0x1be5f30 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x1be5cd0;
 .timescale -9 -12;
P_0x1be6140 .param/l "i" 0 4 54, +C4<00>;
L_0x1de1560/d .functor AND 1, L_0x1de1620, L_0x1de1780, C4<1>, C4<1>;
L_0x1de1560 .delay 1 (30000,30000,30000) L_0x1de1560/d;
v0x1be6220_0 .net *"_s0", 0 0, L_0x1de1620;  1 drivers
v0x1be6300_0 .net *"_s1", 0 0, L_0x1de1780;  1 drivers
S_0x1be63e0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x1be5cd0;
 .timescale -9 -12;
P_0x1be65f0 .param/l "i" 0 4 54, +C4<01>;
L_0x1de1870/d .functor AND 1, L_0x1de1930, L_0x1de1b20, C4<1>, C4<1>;
L_0x1de1870 .delay 1 (30000,30000,30000) L_0x1de1870/d;
v0x1be66b0_0 .net *"_s0", 0 0, L_0x1de1930;  1 drivers
v0x1be6790_0 .net *"_s1", 0 0, L_0x1de1b20;  1 drivers
S_0x1be6870 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x1be5cd0;
 .timescale -9 -12;
P_0x1be6a80 .param/l "i" 0 4 54, +C4<010>;
L_0x1de1bc0/d .functor AND 1, L_0x1de1c80, L_0x1de1de0, C4<1>, C4<1>;
L_0x1de1bc0 .delay 1 (30000,30000,30000) L_0x1de1bc0/d;
v0x1be6b20_0 .net *"_s0", 0 0, L_0x1de1c80;  1 drivers
v0x1be6c00_0 .net *"_s1", 0 0, L_0x1de1de0;  1 drivers
S_0x1be6ce0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x1be5cd0;
 .timescale -9 -12;
P_0x1be6ef0 .param/l "i" 0 4 54, +C4<011>;
L_0x1de1ed0/d .functor AND 1, L_0x1de1f90, L_0x1de20f0, C4<1>, C4<1>;
L_0x1de1ed0 .delay 1 (30000,30000,30000) L_0x1de1ed0/d;
v0x1be6fb0_0 .net *"_s0", 0 0, L_0x1de1f90;  1 drivers
v0x1be7090_0 .net *"_s1", 0 0, L_0x1de20f0;  1 drivers
S_0x1be7170 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x1be5cd0;
 .timescale -9 -12;
P_0x1be73d0 .param/l "i" 0 4 54, +C4<0100>;
L_0x1de2230/d .functor AND 1, L_0x1de22f0, L_0x1de2450, C4<1>, C4<1>;
L_0x1de2230 .delay 1 (30000,30000,30000) L_0x1de2230/d;
v0x1be7490_0 .net *"_s0", 0 0, L_0x1de22f0;  1 drivers
v0x1be7570_0 .net *"_s1", 0 0, L_0x1de2450;  1 drivers
S_0x1be7650 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x1be5cd0;
 .timescale -9 -12;
P_0x1be7860 .param/l "i" 0 4 54, +C4<0101>;
L_0x1de2540/d .functor AND 1, L_0x1de25b0, L_0x1de2820, C4<1>, C4<1>;
L_0x1de2540 .delay 1 (30000,30000,30000) L_0x1de2540/d;
v0x1be7920_0 .net *"_s0", 0 0, L_0x1de25b0;  1 drivers
v0x1be7a00_0 .net *"_s1", 0 0, L_0x1de2820;  1 drivers
S_0x1be7ae0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x1be5cd0;
 .timescale -9 -12;
P_0x1be7cf0 .param/l "i" 0 4 54, +C4<0110>;
L_0x1de2930/d .functor AND 1, L_0x1de29f0, L_0x1de2b50, C4<1>, C4<1>;
L_0x1de2930 .delay 1 (30000,30000,30000) L_0x1de2930/d;
v0x1be7db0_0 .net *"_s0", 0 0, L_0x1de29f0;  1 drivers
v0x1be7e90_0 .net *"_s1", 0 0, L_0x1de2b50;  1 drivers
S_0x1be7f70 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x1be5cd0;
 .timescale -9 -12;
P_0x1be8180 .param/l "i" 0 4 54, +C4<0111>;
L_0x1de28c0/d .functor AND 1, L_0x1de3000, L_0x1de31f0, C4<1>, C4<1>;
L_0x1de28c0 .delay 1 (30000,30000,30000) L_0x1de28c0/d;
v0x1be8240_0 .net *"_s0", 0 0, L_0x1de3000;  1 drivers
v0x1be8320_0 .net *"_s1", 0 0, L_0x1de31f0;  1 drivers
S_0x1be8ee0 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x1be5ab0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1de4c40/d .functor OR 1, L_0x1de4d00, L_0x1de4eb0, C4<0>, C4<0>;
L_0x1de4c40 .delay 1 (30000,30000,30000) L_0x1de4c40/d;
v0x1beaa30_0 .net *"_s10", 0 0, L_0x1de4d00;  1 drivers
v0x1beab10_0 .net *"_s12", 0 0, L_0x1de4eb0;  1 drivers
v0x1beabf0_0 .net "in", 7 0, L_0x1de2c40;  alias, 1 drivers
v0x1beacc0_0 .net "ors", 1 0, L_0x1de4a60;  1 drivers
v0x1bead80_0 .net "out", 0 0, L_0x1de4c40;  alias, 1 drivers
L_0x1de3e30 .part L_0x1de2c40, 0, 4;
L_0x1de4a60 .concat8 [ 1 1 0 0], L_0x1de3b20, L_0x1de4750;
L_0x1de4ba0 .part L_0x1de2c40, 4, 4;
L_0x1de4d00 .part L_0x1de4a60, 0, 1;
L_0x1de4eb0 .part L_0x1de4a60, 1, 1;
S_0x1be90a0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1be8ee0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1de32e0/d .functor OR 1, L_0x1de33a0, L_0x1de3500, C4<0>, C4<0>;
L_0x1de32e0 .delay 1 (30000,30000,30000) L_0x1de32e0/d;
L_0x1de3730/d .functor OR 1, L_0x1de3840, L_0x1de39a0, C4<0>, C4<0>;
L_0x1de3730 .delay 1 (30000,30000,30000) L_0x1de3730/d;
L_0x1de3b20/d .functor OR 1, L_0x1de3b90, L_0x1de3d40, C4<0>, C4<0>;
L_0x1de3b20 .delay 1 (30000,30000,30000) L_0x1de3b20/d;
v0x1be92f0_0 .net *"_s0", 0 0, L_0x1de32e0;  1 drivers
v0x1be93f0_0 .net *"_s10", 0 0, L_0x1de3840;  1 drivers
v0x1be94d0_0 .net *"_s12", 0 0, L_0x1de39a0;  1 drivers
v0x1be9590_0 .net *"_s14", 0 0, L_0x1de3b90;  1 drivers
v0x1be9670_0 .net *"_s16", 0 0, L_0x1de3d40;  1 drivers
v0x1be97a0_0 .net *"_s3", 0 0, L_0x1de33a0;  1 drivers
v0x1be9880_0 .net *"_s5", 0 0, L_0x1de3500;  1 drivers
v0x1be9960_0 .net *"_s6", 0 0, L_0x1de3730;  1 drivers
v0x1be9a40_0 .net "in", 3 0, L_0x1de3e30;  1 drivers
v0x1be9bb0_0 .net "ors", 1 0, L_0x1de3640;  1 drivers
v0x1be9c90_0 .net "out", 0 0, L_0x1de3b20;  1 drivers
L_0x1de33a0 .part L_0x1de3e30, 0, 1;
L_0x1de3500 .part L_0x1de3e30, 1, 1;
L_0x1de3640 .concat8 [ 1 1 0 0], L_0x1de32e0, L_0x1de3730;
L_0x1de3840 .part L_0x1de3e30, 2, 1;
L_0x1de39a0 .part L_0x1de3e30, 3, 1;
L_0x1de3b90 .part L_0x1de3640, 0, 1;
L_0x1de3d40 .part L_0x1de3640, 1, 1;
S_0x1be9db0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1be8ee0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1de3f60/d .functor OR 1, L_0x1de3fd0, L_0x1de4130, C4<0>, C4<0>;
L_0x1de3f60 .delay 1 (30000,30000,30000) L_0x1de3f60/d;
L_0x1de4360/d .functor OR 1, L_0x1de4470, L_0x1de45d0, C4<0>, C4<0>;
L_0x1de4360 .delay 1 (30000,30000,30000) L_0x1de4360/d;
L_0x1de4750/d .functor OR 1, L_0x1de47c0, L_0x1de4970, C4<0>, C4<0>;
L_0x1de4750 .delay 1 (30000,30000,30000) L_0x1de4750/d;
v0x1be9f70_0 .net *"_s0", 0 0, L_0x1de3f60;  1 drivers
v0x1bea070_0 .net *"_s10", 0 0, L_0x1de4470;  1 drivers
v0x1bea150_0 .net *"_s12", 0 0, L_0x1de45d0;  1 drivers
v0x1bea210_0 .net *"_s14", 0 0, L_0x1de47c0;  1 drivers
v0x1bea2f0_0 .net *"_s16", 0 0, L_0x1de4970;  1 drivers
v0x1bea420_0 .net *"_s3", 0 0, L_0x1de3fd0;  1 drivers
v0x1bea500_0 .net *"_s5", 0 0, L_0x1de4130;  1 drivers
v0x1bea5e0_0 .net *"_s6", 0 0, L_0x1de4360;  1 drivers
v0x1bea6c0_0 .net "in", 3 0, L_0x1de4ba0;  1 drivers
v0x1bea830_0 .net "ors", 1 0, L_0x1de4270;  1 drivers
v0x1bea910_0 .net "out", 0 0, L_0x1de4750;  1 drivers
L_0x1de3fd0 .part L_0x1de4ba0, 0, 1;
L_0x1de4130 .part L_0x1de4ba0, 1, 1;
L_0x1de4270 .concat8 [ 1 1 0 0], L_0x1de3f60, L_0x1de4360;
L_0x1de4470 .part L_0x1de4ba0, 2, 1;
L_0x1de45d0 .part L_0x1de4ba0, 3, 1;
L_0x1de47c0 .part L_0x1de4270, 0, 1;
L_0x1de4970 .part L_0x1de4270, 1, 1;
S_0x1beb220 .scope module, "resMux" "unaryMultiplexor" 4 148, 4 69 0, S_0x1be4350;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1bf0650_0 .net "ands", 7 0, L_0x1ddf200;  1 drivers
v0x1bf0760_0 .net "in", 7 0, L_0x1ddd660;  alias, 1 drivers
v0x1bf0820_0 .net "out", 0 0, L_0x1de1200;  alias, 1 drivers
v0x1bf08f0_0 .net "sel", 7 0, v0x1d6daa0_0;  alias, 1 drivers
S_0x1beb470 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x1beb220;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x1bedbb0_0 .net "A", 7 0, L_0x1ddd660;  alias, 1 drivers
v0x1bedcb0_0 .net "B", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1bedd70_0 .net *"_s0", 0 0, L_0x1ddd9f0;  1 drivers
v0x1bede30_0 .net *"_s12", 0 0, L_0x1dde3b0;  1 drivers
v0x1bedf10_0 .net *"_s16", 0 0, L_0x1dde710;  1 drivers
v0x1bee040_0 .net *"_s20", 0 0, L_0x1ddeb40;  1 drivers
v0x1bee120_0 .net *"_s24", 0 0, L_0x1ddee70;  1 drivers
v0x1bee200_0 .net *"_s28", 0 0, L_0x1ddee00;  1 drivers
v0x1bee2e0_0 .net *"_s4", 0 0, L_0x1dddd90;  1 drivers
v0x1bee450_0 .net *"_s8", 0 0, L_0x1dde0a0;  1 drivers
v0x1bee530_0 .net "out", 7 0, L_0x1ddf200;  alias, 1 drivers
L_0x1dddb00 .part L_0x1ddd660, 0, 1;
L_0x1dddcf0 .part v0x1d6daa0_0, 0, 1;
L_0x1ddde50 .part L_0x1ddd660, 1, 1;
L_0x1dddfb0 .part v0x1d6daa0_0, 1, 1;
L_0x1dde160 .part L_0x1ddd660, 2, 1;
L_0x1dde2c0 .part v0x1d6daa0_0, 2, 1;
L_0x1dde470 .part L_0x1ddd660, 3, 1;
L_0x1dde5d0 .part v0x1d6daa0_0, 3, 1;
L_0x1dde7d0 .part L_0x1ddd660, 4, 1;
L_0x1ddea40 .part v0x1d6daa0_0, 4, 1;
L_0x1ddebb0 .part L_0x1ddd660, 5, 1;
L_0x1dded10 .part v0x1d6daa0_0, 5, 1;
L_0x1ddef30 .part L_0x1ddd660, 6, 1;
L_0x1ddf090 .part v0x1d6daa0_0, 6, 1;
LS_0x1ddf200_0_0 .concat8 [ 1 1 1 1], L_0x1ddd9f0, L_0x1dddd90, L_0x1dde0a0, L_0x1dde3b0;
LS_0x1ddf200_0_4 .concat8 [ 1 1 1 1], L_0x1dde710, L_0x1ddeb40, L_0x1ddee70, L_0x1ddee00;
L_0x1ddf200 .concat8 [ 4 4 0 0], LS_0x1ddf200_0_0, LS_0x1ddf200_0_4;
L_0x1ddf5c0 .part L_0x1ddd660, 7, 1;
L_0x1ddf7b0 .part v0x1d6daa0_0, 7, 1;
S_0x1beb6b0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x1beb470;
 .timescale -9 -12;
P_0x1beb8c0 .param/l "i" 0 4 54, +C4<00>;
L_0x1ddd9f0/d .functor AND 1, L_0x1dddb00, L_0x1dddcf0, C4<1>, C4<1>;
L_0x1ddd9f0 .delay 1 (30000,30000,30000) L_0x1ddd9f0/d;
v0x1beb9a0_0 .net *"_s0", 0 0, L_0x1dddb00;  1 drivers
v0x1beba80_0 .net *"_s1", 0 0, L_0x1dddcf0;  1 drivers
S_0x1bebb60 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x1beb470;
 .timescale -9 -12;
P_0x1bebd70 .param/l "i" 0 4 54, +C4<01>;
L_0x1dddd90/d .functor AND 1, L_0x1ddde50, L_0x1dddfb0, C4<1>, C4<1>;
L_0x1dddd90 .delay 1 (30000,30000,30000) L_0x1dddd90/d;
v0x1bebe30_0 .net *"_s0", 0 0, L_0x1ddde50;  1 drivers
v0x1bebf10_0 .net *"_s1", 0 0, L_0x1dddfb0;  1 drivers
S_0x1bebff0 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x1beb470;
 .timescale -9 -12;
P_0x1bec230 .param/l "i" 0 4 54, +C4<010>;
L_0x1dde0a0/d .functor AND 1, L_0x1dde160, L_0x1dde2c0, C4<1>, C4<1>;
L_0x1dde0a0 .delay 1 (30000,30000,30000) L_0x1dde0a0/d;
v0x1bec2d0_0 .net *"_s0", 0 0, L_0x1dde160;  1 drivers
v0x1bec3b0_0 .net *"_s1", 0 0, L_0x1dde2c0;  1 drivers
S_0x1bec490 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x1beb470;
 .timescale -9 -12;
P_0x1bec6a0 .param/l "i" 0 4 54, +C4<011>;
L_0x1dde3b0/d .functor AND 1, L_0x1dde470, L_0x1dde5d0, C4<1>, C4<1>;
L_0x1dde3b0 .delay 1 (30000,30000,30000) L_0x1dde3b0/d;
v0x1bec760_0 .net *"_s0", 0 0, L_0x1dde470;  1 drivers
v0x1bec840_0 .net *"_s1", 0 0, L_0x1dde5d0;  1 drivers
S_0x1bec920 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x1beb470;
 .timescale -9 -12;
P_0x1becb80 .param/l "i" 0 4 54, +C4<0100>;
L_0x1dde710/d .functor AND 1, L_0x1dde7d0, L_0x1ddea40, C4<1>, C4<1>;
L_0x1dde710 .delay 1 (30000,30000,30000) L_0x1dde710/d;
v0x1becc40_0 .net *"_s0", 0 0, L_0x1dde7d0;  1 drivers
v0x1becd20_0 .net *"_s1", 0 0, L_0x1ddea40;  1 drivers
S_0x1bece00 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x1beb470;
 .timescale -9 -12;
P_0x1bed010 .param/l "i" 0 4 54, +C4<0101>;
L_0x1ddeb40/d .functor AND 1, L_0x1ddebb0, L_0x1dded10, C4<1>, C4<1>;
L_0x1ddeb40 .delay 1 (30000,30000,30000) L_0x1ddeb40/d;
v0x1bed0d0_0 .net *"_s0", 0 0, L_0x1ddebb0;  1 drivers
v0x1bed1b0_0 .net *"_s1", 0 0, L_0x1dded10;  1 drivers
S_0x1bed290 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x1beb470;
 .timescale -9 -12;
P_0x1bed4a0 .param/l "i" 0 4 54, +C4<0110>;
L_0x1ddee70/d .functor AND 1, L_0x1ddef30, L_0x1ddf090, C4<1>, C4<1>;
L_0x1ddee70 .delay 1 (30000,30000,30000) L_0x1ddee70/d;
v0x1bed560_0 .net *"_s0", 0 0, L_0x1ddef30;  1 drivers
v0x1bed640_0 .net *"_s1", 0 0, L_0x1ddf090;  1 drivers
S_0x1bed720 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x1beb470;
 .timescale -9 -12;
P_0x1bed930 .param/l "i" 0 4 54, +C4<0111>;
L_0x1ddee00/d .functor AND 1, L_0x1ddf5c0, L_0x1ddf7b0, C4<1>, C4<1>;
L_0x1ddee00 .delay 1 (30000,30000,30000) L_0x1ddee00/d;
v0x1bed9f0_0 .net *"_s0", 0 0, L_0x1ddf5c0;  1 drivers
v0x1bedad0_0 .net *"_s1", 0 0, L_0x1ddf7b0;  1 drivers
S_0x1bee690 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x1beb220;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1de1200/d .functor OR 1, L_0x1de12c0, L_0x1de1470, C4<0>, C4<0>;
L_0x1de1200 .delay 1 (30000,30000,30000) L_0x1de1200/d;
v0x1bf01e0_0 .net *"_s10", 0 0, L_0x1de12c0;  1 drivers
v0x1bf02c0_0 .net *"_s12", 0 0, L_0x1de1470;  1 drivers
v0x1bf03a0_0 .net "in", 7 0, L_0x1ddf200;  alias, 1 drivers
v0x1bf0470_0 .net "ors", 1 0, L_0x1de1020;  1 drivers
v0x1bf0530_0 .net "out", 0 0, L_0x1de1200;  alias, 1 drivers
L_0x1de03f0 .part L_0x1ddf200, 0, 4;
L_0x1de1020 .concat8 [ 1 1 0 0], L_0x1de00e0, L_0x1de0d10;
L_0x1de1160 .part L_0x1ddf200, 4, 4;
L_0x1de12c0 .part L_0x1de1020, 0, 1;
L_0x1de1470 .part L_0x1de1020, 1, 1;
S_0x1bee850 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1bee690;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1ddf8a0/d .functor OR 1, L_0x1ddf960, L_0x1ddfac0, C4<0>, C4<0>;
L_0x1ddf8a0 .delay 1 (30000,30000,30000) L_0x1ddf8a0/d;
L_0x1ddfcf0/d .functor OR 1, L_0x1ddfe00, L_0x1ddff60, C4<0>, C4<0>;
L_0x1ddfcf0 .delay 1 (30000,30000,30000) L_0x1ddfcf0/d;
L_0x1de00e0/d .functor OR 1, L_0x1de0150, L_0x1de0300, C4<0>, C4<0>;
L_0x1de00e0 .delay 1 (30000,30000,30000) L_0x1de00e0/d;
v0x1beeaa0_0 .net *"_s0", 0 0, L_0x1ddf8a0;  1 drivers
v0x1beeba0_0 .net *"_s10", 0 0, L_0x1ddfe00;  1 drivers
v0x1beec80_0 .net *"_s12", 0 0, L_0x1ddff60;  1 drivers
v0x1beed40_0 .net *"_s14", 0 0, L_0x1de0150;  1 drivers
v0x1beee20_0 .net *"_s16", 0 0, L_0x1de0300;  1 drivers
v0x1beef50_0 .net *"_s3", 0 0, L_0x1ddf960;  1 drivers
v0x1bef030_0 .net *"_s5", 0 0, L_0x1ddfac0;  1 drivers
v0x1bef110_0 .net *"_s6", 0 0, L_0x1ddfcf0;  1 drivers
v0x1bef1f0_0 .net "in", 3 0, L_0x1de03f0;  1 drivers
v0x1bef360_0 .net "ors", 1 0, L_0x1ddfc00;  1 drivers
v0x1bef440_0 .net "out", 0 0, L_0x1de00e0;  1 drivers
L_0x1ddf960 .part L_0x1de03f0, 0, 1;
L_0x1ddfac0 .part L_0x1de03f0, 1, 1;
L_0x1ddfc00 .concat8 [ 1 1 0 0], L_0x1ddf8a0, L_0x1ddfcf0;
L_0x1ddfe00 .part L_0x1de03f0, 2, 1;
L_0x1ddff60 .part L_0x1de03f0, 3, 1;
L_0x1de0150 .part L_0x1ddfc00, 0, 1;
L_0x1de0300 .part L_0x1ddfc00, 1, 1;
S_0x1bef560 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1bee690;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1de0520/d .functor OR 1, L_0x1de0590, L_0x1de06f0, C4<0>, C4<0>;
L_0x1de0520 .delay 1 (30000,30000,30000) L_0x1de0520/d;
L_0x1de0920/d .functor OR 1, L_0x1de0a30, L_0x1de0b90, C4<0>, C4<0>;
L_0x1de0920 .delay 1 (30000,30000,30000) L_0x1de0920/d;
L_0x1de0d10/d .functor OR 1, L_0x1de0d80, L_0x1de0f30, C4<0>, C4<0>;
L_0x1de0d10 .delay 1 (30000,30000,30000) L_0x1de0d10/d;
v0x1bef720_0 .net *"_s0", 0 0, L_0x1de0520;  1 drivers
v0x1bef820_0 .net *"_s10", 0 0, L_0x1de0a30;  1 drivers
v0x1bef900_0 .net *"_s12", 0 0, L_0x1de0b90;  1 drivers
v0x1bef9c0_0 .net *"_s14", 0 0, L_0x1de0d80;  1 drivers
v0x1befaa0_0 .net *"_s16", 0 0, L_0x1de0f30;  1 drivers
v0x1befbd0_0 .net *"_s3", 0 0, L_0x1de0590;  1 drivers
v0x1befcb0_0 .net *"_s5", 0 0, L_0x1de06f0;  1 drivers
v0x1befd90_0 .net *"_s6", 0 0, L_0x1de0920;  1 drivers
v0x1befe70_0 .net "in", 3 0, L_0x1de1160;  1 drivers
v0x1beffe0_0 .net "ors", 1 0, L_0x1de0830;  1 drivers
v0x1bf00c0_0 .net "out", 0 0, L_0x1de0d10;  1 drivers
L_0x1de0590 .part L_0x1de1160, 0, 1;
L_0x1de06f0 .part L_0x1de1160, 1, 1;
L_0x1de0830 .concat8 [ 1 1 0 0], L_0x1de0520, L_0x1de0920;
L_0x1de0a30 .part L_0x1de1160, 2, 1;
L_0x1de0b90 .part L_0x1de1160, 3, 1;
L_0x1de0d80 .part L_0x1de0830, 0, 1;
L_0x1de0f30 .part L_0x1de0830, 1, 1;
S_0x1bf09d0 .scope module, "sltGate" "slt" 4 142, 4 101 0, S_0x1be4350;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x1ddc9d0/d .functor XNOR 1, L_0x1de50a0, L_0x1ddb670, C4<0>, C4<0>;
L_0x1ddc9d0 .delay 1 (20000,20000,20000) L_0x1ddc9d0/d;
L_0x1ddcc40/d .functor AND 1, L_0x1de50a0, L_0x1ddb980, C4<1>, C4<1>;
L_0x1ddcc40 .delay 1 (30000,30000,30000) L_0x1ddcc40/d;
L_0x1ddccb0/d .functor AND 1, L_0x1ddc9d0, L_0x1de5320, C4<1>, C4<1>;
L_0x1ddccb0 .delay 1 (30000,30000,30000) L_0x1ddccb0/d;
L_0x1ddce10/d .functor OR 1, L_0x1ddccb0, L_0x1ddcc40, C4<0>, C4<0>;
L_0x1ddce10 .delay 1 (30000,30000,30000) L_0x1ddce10/d;
v0x1bf0c80_0 .net "a", 0 0, L_0x1de50a0;  alias, 1 drivers
v0x1bf0d70_0 .net "a_", 0 0, L_0x1ddb820;  alias, 1 drivers
v0x1bf0e30_0 .net "b", 0 0, L_0x1ddb670;  alias, 1 drivers
v0x1bf0f20_0 .net "b_", 0 0, L_0x1ddb980;  alias, 1 drivers
v0x1bf0fc0_0 .net "carryin", 0 0, L_0x1de5320;  alias, 1 drivers
v0x1bf1100_0 .net "eq", 0 0, L_0x1ddc9d0;  1 drivers
v0x1bf11c0_0 .net "lt", 0 0, L_0x1ddcc40;  1 drivers
v0x1bf1280_0 .net "out", 0 0, L_0x1ddce10;  1 drivers
v0x1bf1340_0 .net "w0", 0 0, L_0x1ddccb0;  1 drivers
S_0x1bf1590 .scope module, "sub" "fullAdder" 4 140, 4 85 0, S_0x1be4350;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1ddc7b0/d .functor OR 1, L_0x1ddc300, L_0x1bf27f0, C4<0>, C4<0>;
L_0x1ddc7b0 .delay 1 (30000,30000,30000) L_0x1ddc7b0/d;
v0x1bf2380_0 .net "a", 0 0, L_0x1de50a0;  alias, 1 drivers
v0x1bf24d0_0 .net "b", 0 0, L_0x1ddb980;  alias, 1 drivers
v0x1bf2590_0 .net "c1", 0 0, L_0x1ddc300;  1 drivers
v0x1bf2630_0 .net "c2", 0 0, L_0x1bf27f0;  1 drivers
v0x1bf2700_0 .net "carryin", 0 0, L_0x1de5320;  alias, 1 drivers
v0x1bf2880_0 .net "carryout", 0 0, L_0x1ddc7b0;  1 drivers
v0x1bf2920_0 .net "s1", 0 0, L_0x1ddc240;  1 drivers
v0x1bf29c0_0 .net "sum", 0 0, L_0x1ddc460;  1 drivers
S_0x1bf17e0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1bf1590;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1ddc240/d .functor XOR 1, L_0x1de50a0, L_0x1ddb980, C4<0>, C4<0>;
L_0x1ddc240 .delay 1 (30000,30000,30000) L_0x1ddc240/d;
L_0x1ddc300/d .functor AND 1, L_0x1de50a0, L_0x1ddb980, C4<1>, C4<1>;
L_0x1ddc300 .delay 1 (30000,30000,30000) L_0x1ddc300/d;
v0x1bf1a40_0 .net "a", 0 0, L_0x1de50a0;  alias, 1 drivers
v0x1bf1b00_0 .net "b", 0 0, L_0x1ddb980;  alias, 1 drivers
v0x1bf1bc0_0 .net "carryout", 0 0, L_0x1ddc300;  alias, 1 drivers
v0x1bf1c60_0 .net "sum", 0 0, L_0x1ddc240;  alias, 1 drivers
S_0x1bf1d90 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1bf1590;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1ddc460/d .functor XOR 1, L_0x1ddc240, L_0x1de5320, C4<0>, C4<0>;
L_0x1ddc460 .delay 1 (30000,30000,30000) L_0x1ddc460/d;
L_0x1bf27f0/d .functor AND 1, L_0x1ddc240, L_0x1de5320, C4<1>, C4<1>;
L_0x1bf27f0 .delay 1 (30000,30000,30000) L_0x1bf27f0/d;
v0x1bf1ff0_0 .net "a", 0 0, L_0x1ddc240;  alias, 1 drivers
v0x1bf20c0_0 .net "b", 0 0, L_0x1de5320;  alias, 1 drivers
v0x1bf2160_0 .net "carryout", 0 0, L_0x1bf27f0;  alias, 1 drivers
v0x1bf2230_0 .net "sum", 0 0, L_0x1ddc460;  alias, 1 drivers
S_0x1bf3de0 .scope generate, "genblk2" "genblk2" 3 45, 3 45 0, S_0x1be4080;
 .timescale -9 -12;
L_0x7f72592dac78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f72592dacc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1de5140/d .functor OR 1, L_0x7f72592dac78, L_0x7f72592dacc0, C4<0>, C4<0>;
L_0x1de5140 .delay 1 (30000,30000,30000) L_0x1de5140/d;
v0x1bf3fd0_0 .net/2u *"_s0", 0 0, L_0x7f72592dac78;  1 drivers
v0x1bf40b0_0 .net/2u *"_s2", 0 0, L_0x7f72592dacc0;  1 drivers
S_0x1bf4190 .scope generate, "alu_slices[12]" "alu_slices[12]" 3 37, 3 37 0, S_0x1a570b0;
 .timescale -9 -12;
P_0x1bf43a0 .param/l "i" 0 3 37, +C4<01100>;
S_0x1bf4460 .scope module, "alu1_inst" "alu1" 3 38, 4 124 0, S_0x1bf4190;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x1de52a0/d .functor NOT 1, L_0x1deecb0, C4<0>, C4<0>, C4<0>;
L_0x1de52a0 .delay 1 (10000,10000,10000) L_0x1de52a0/d;
L_0x1de55e0/d .functor NOT 1, L_0x1deee10, C4<0>, C4<0>, C4<0>;
L_0x1de55e0 .delay 1 (10000,10000,10000) L_0x1de55e0/d;
L_0x1de6520/d .functor XOR 1, L_0x1deecb0, L_0x1deee10, C4<0>, C4<0>;
L_0x1de6520 .delay 1 (30000,30000,30000) L_0x1de6520/d;
L_0x7f72592dad08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f72592dad50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1de6bd0/d .functor OR 1, L_0x7f72592dad08, L_0x7f72592dad50, C4<0>, C4<0>;
L_0x1de6bd0 .delay 1 (30000,30000,30000) L_0x1de6bd0/d;
L_0x1de6dd0/d .functor AND 1, L_0x1deecb0, L_0x1deee10, C4<1>, C4<1>;
L_0x1de6dd0 .delay 1 (30000,30000,30000) L_0x1de6dd0/d;
L_0x1de6e90/d .functor NAND 1, L_0x1deecb0, L_0x1deee10, C4<1>, C4<1>;
L_0x1de6e90 .delay 1 (20000,20000,20000) L_0x1de6e90/d;
L_0x1de6ff0/d .functor XOR 1, L_0x1deecb0, L_0x1deee10, C4<0>, C4<0>;
L_0x1de6ff0 .delay 1 (20000,20000,20000) L_0x1de6ff0/d;
L_0x1de74a0/d .functor OR 1, L_0x1deecb0, L_0x1deee10, C4<0>, C4<0>;
L_0x1de74a0 .delay 1 (30000,30000,30000) L_0x1de74a0/d;
L_0x1deebb0/d .functor NOT 1, L_0x1deae10, C4<0>, C4<0>, C4<0>;
L_0x1deebb0 .delay 1 (10000,10000,10000) L_0x1deebb0/d;
v0x1c02b90_0 .net "A", 0 0, L_0x1deecb0;  1 drivers
v0x1c02c50_0 .net "A_", 0 0, L_0x1de52a0;  1 drivers
v0x1c02d10_0 .net "B", 0 0, L_0x1deee10;  1 drivers
v0x1c02de0_0 .net "B_", 0 0, L_0x1de55e0;  1 drivers
v0x1c02e80_0 .net *"_s12", 0 0, L_0x1de6bd0;  1 drivers
v0x1c02f70_0 .net/2s *"_s14", 0 0, L_0x7f72592dad08;  1 drivers
v0x1c03030_0 .net/2s *"_s16", 0 0, L_0x7f72592dad50;  1 drivers
v0x1c03110_0 .net *"_s18", 0 0, L_0x1de6dd0;  1 drivers
v0x1c031f0_0 .net *"_s20", 0 0, L_0x1de6e90;  1 drivers
v0x1c03360_0 .net *"_s22", 0 0, L_0x1de6ff0;  1 drivers
v0x1c03440_0 .net *"_s24", 0 0, L_0x1de74a0;  1 drivers
o0x7f7259372288 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x1c03520_0 name=_s30
o0x7f72593722b8 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0x1c03600_0 name=_s32
v0x1c036e0_0 .net *"_s8", 0 0, L_0x1de6520;  1 drivers
v0x1c037c0_0 .net "carryin", 0 0, L_0x1de53c0;  1 drivers
v0x1c03860_0 .net "carryout", 0 0, L_0x1dee850;  1 drivers
v0x1c03900_0 .net "carryouts", 7 0, L_0x1ebfeb0;  1 drivers
v0x1c03ab0_0 .net "command", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1b9d5d0_0 .net "result", 0 0, L_0x1deae10;  1 drivers
v0x1b9d6c0_0 .net "results", 7 0, L_0x1de7270;  1 drivers
v0x1b9d7d0_0 .net "zero", 0 0, L_0x1deebb0;  1 drivers
LS_0x1de7270_0_0 .concat8 [ 1 1 1 1], L_0x1de5a40, L_0x1de6070, L_0x1de6520, L_0x1de6bd0;
LS_0x1de7270_0_4 .concat8 [ 1 1 1 1], L_0x1de6dd0, L_0x1de6e90, L_0x1de6ff0, L_0x1de74a0;
L_0x1de7270 .concat8 [ 4 4 0 0], LS_0x1de7270_0_0, LS_0x1de7270_0_4;
LS_0x1ebfeb0_0_0 .concat [ 1 1 1 1], L_0x1de5cf0, L_0x1de63c0, o0x7f7259372288, L_0x1de6a20;
LS_0x1ebfeb0_0_4 .concat [ 4 0 0 0], o0x7f72593722b8;
L_0x1ebfeb0 .concat [ 4 4 0 0], LS_0x1ebfeb0_0_0, LS_0x1ebfeb0_0_4;
S_0x1bf46e0 .scope module, "adder" "fullAdder" 4 139, 4 85 0, S_0x1bf4460;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1de5cf0/d .functor OR 1, L_0x1de57d0, L_0x1de5b90, C4<0>, C4<0>;
L_0x1de5cf0 .delay 1 (30000,30000,30000) L_0x1de5cf0/d;
v0x1bf5510_0 .net "a", 0 0, L_0x1deecb0;  alias, 1 drivers
v0x1bf55d0_0 .net "b", 0 0, L_0x1deee10;  alias, 1 drivers
v0x1bf56a0_0 .net "c1", 0 0, L_0x1de57d0;  1 drivers
v0x1bf57a0_0 .net "c2", 0 0, L_0x1de5b90;  1 drivers
v0x1bf5870_0 .net "carryin", 0 0, L_0x1de53c0;  alias, 1 drivers
v0x1bf5960_0 .net "carryout", 0 0, L_0x1de5cf0;  1 drivers
v0x1bf5a00_0 .net "s1", 0 0, L_0x1ddf180;  1 drivers
v0x1bf5af0_0 .net "sum", 0 0, L_0x1de5a40;  1 drivers
S_0x1bf4950 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1bf46e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1ddf180/d .functor XOR 1, L_0x1deecb0, L_0x1deee10, C4<0>, C4<0>;
L_0x1ddf180 .delay 1 (30000,30000,30000) L_0x1ddf180/d;
L_0x1de57d0/d .functor AND 1, L_0x1deecb0, L_0x1deee10, C4<1>, C4<1>;
L_0x1de57d0 .delay 1 (30000,30000,30000) L_0x1de57d0/d;
v0x1bf4bb0_0 .net "a", 0 0, L_0x1deecb0;  alias, 1 drivers
v0x1bf4c90_0 .net "b", 0 0, L_0x1deee10;  alias, 1 drivers
v0x1bf4d50_0 .net "carryout", 0 0, L_0x1de57d0;  alias, 1 drivers
v0x1bf4df0_0 .net "sum", 0 0, L_0x1ddf180;  alias, 1 drivers
S_0x1bf4f30 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1bf46e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1de5a40/d .functor XOR 1, L_0x1ddf180, L_0x1de53c0, C4<0>, C4<0>;
L_0x1de5a40 .delay 1 (30000,30000,30000) L_0x1de5a40/d;
L_0x1de5b90/d .functor AND 1, L_0x1ddf180, L_0x1de53c0, C4<1>, C4<1>;
L_0x1de5b90 .delay 1 (30000,30000,30000) L_0x1de5b90/d;
v0x1bf5190_0 .net "a", 0 0, L_0x1ddf180;  alias, 1 drivers
v0x1bf5230_0 .net "b", 0 0, L_0x1de53c0;  alias, 1 drivers
v0x1bf52d0_0 .net "carryout", 0 0, L_0x1de5b90;  alias, 1 drivers
v0x1bf53a0_0 .net "sum", 0 0, L_0x1de5a40;  alias, 1 drivers
S_0x1bf5bc0 .scope module, "cMux" "unaryMultiplexor" 4 149, 4 69 0, S_0x1bf4460;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1bfafb0_0 .net "ands", 7 0, L_0x1dec850;  1 drivers
v0x1bfb0c0_0 .net "in", 7 0, L_0x1ebfeb0;  alias, 1 drivers
v0x1bfb180_0 .net "out", 0 0, L_0x1dee850;  alias, 1 drivers
v0x1bfb250_0 .net "sel", 7 0, v0x1d6daa0_0;  alias, 1 drivers
S_0x1bf5de0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x1bf5bc0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x1bf8510_0 .net "A", 7 0, L_0x1ebfeb0;  alias, 1 drivers
v0x1bf8610_0 .net "B", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1bf86d0_0 .net *"_s0", 0 0, L_0x1deb170;  1 drivers
v0x1bf8790_0 .net *"_s12", 0 0, L_0x1debae0;  1 drivers
v0x1bf8870_0 .net *"_s16", 0 0, L_0x1debe40;  1 drivers
v0x1bf89a0_0 .net *"_s20", 0 0, L_0x1dec150;  1 drivers
v0x1bf8a80_0 .net *"_s24", 0 0, L_0x1dec540;  1 drivers
v0x1bf8b60_0 .net *"_s28", 0 0, L_0x1dec4d0;  1 drivers
v0x1bf8c40_0 .net *"_s4", 0 0, L_0x1deb480;  1 drivers
v0x1bf8db0_0 .net *"_s8", 0 0, L_0x1deb7d0;  1 drivers
v0x1bf8e90_0 .net "out", 7 0, L_0x1dec850;  alias, 1 drivers
L_0x1deb230 .part L_0x1ebfeb0, 0, 1;
L_0x1deb390 .part v0x1d6daa0_0, 0, 1;
L_0x1deb540 .part L_0x1ebfeb0, 1, 1;
L_0x1deb730 .part v0x1d6daa0_0, 1, 1;
L_0x1deb890 .part L_0x1ebfeb0, 2, 1;
L_0x1deb9f0 .part v0x1d6daa0_0, 2, 1;
L_0x1debba0 .part L_0x1ebfeb0, 3, 1;
L_0x1debd00 .part v0x1d6daa0_0, 3, 1;
L_0x1debf00 .part L_0x1ebfeb0, 4, 1;
L_0x1dec060 .part v0x1d6daa0_0, 4, 1;
L_0x1dec1c0 .part L_0x1ebfeb0, 5, 1;
L_0x1dec430 .part v0x1d6daa0_0, 5, 1;
L_0x1dec600 .part L_0x1ebfeb0, 6, 1;
L_0x1dec760 .part v0x1d6daa0_0, 6, 1;
LS_0x1dec850_0_0 .concat8 [ 1 1 1 1], L_0x1deb170, L_0x1deb480, L_0x1deb7d0, L_0x1debae0;
LS_0x1dec850_0_4 .concat8 [ 1 1 1 1], L_0x1debe40, L_0x1dec150, L_0x1dec540, L_0x1dec4d0;
L_0x1dec850 .concat8 [ 4 4 0 0], LS_0x1dec850_0_0, LS_0x1dec850_0_4;
L_0x1decc10 .part L_0x1ebfeb0, 7, 1;
L_0x1dece00 .part v0x1d6daa0_0, 7, 1;
S_0x1bf6040 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x1bf5de0;
 .timescale -9 -12;
P_0x1bf6250 .param/l "i" 0 4 54, +C4<00>;
L_0x1deb170/d .functor AND 1, L_0x1deb230, L_0x1deb390, C4<1>, C4<1>;
L_0x1deb170 .delay 1 (30000,30000,30000) L_0x1deb170/d;
v0x1bf6330_0 .net *"_s0", 0 0, L_0x1deb230;  1 drivers
v0x1bf6410_0 .net *"_s1", 0 0, L_0x1deb390;  1 drivers
S_0x1bf64f0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x1bf5de0;
 .timescale -9 -12;
P_0x1bf6700 .param/l "i" 0 4 54, +C4<01>;
L_0x1deb480/d .functor AND 1, L_0x1deb540, L_0x1deb730, C4<1>, C4<1>;
L_0x1deb480 .delay 1 (30000,30000,30000) L_0x1deb480/d;
v0x1bf67c0_0 .net *"_s0", 0 0, L_0x1deb540;  1 drivers
v0x1bf68a0_0 .net *"_s1", 0 0, L_0x1deb730;  1 drivers
S_0x1bf6980 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x1bf5de0;
 .timescale -9 -12;
P_0x1bf6b90 .param/l "i" 0 4 54, +C4<010>;
L_0x1deb7d0/d .functor AND 1, L_0x1deb890, L_0x1deb9f0, C4<1>, C4<1>;
L_0x1deb7d0 .delay 1 (30000,30000,30000) L_0x1deb7d0/d;
v0x1bf6c30_0 .net *"_s0", 0 0, L_0x1deb890;  1 drivers
v0x1bf6d10_0 .net *"_s1", 0 0, L_0x1deb9f0;  1 drivers
S_0x1bf6df0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x1bf5de0;
 .timescale -9 -12;
P_0x1bf7000 .param/l "i" 0 4 54, +C4<011>;
L_0x1debae0/d .functor AND 1, L_0x1debba0, L_0x1debd00, C4<1>, C4<1>;
L_0x1debae0 .delay 1 (30000,30000,30000) L_0x1debae0/d;
v0x1bf70c0_0 .net *"_s0", 0 0, L_0x1debba0;  1 drivers
v0x1bf71a0_0 .net *"_s1", 0 0, L_0x1debd00;  1 drivers
S_0x1bf7280 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x1bf5de0;
 .timescale -9 -12;
P_0x1bf74e0 .param/l "i" 0 4 54, +C4<0100>;
L_0x1debe40/d .functor AND 1, L_0x1debf00, L_0x1dec060, C4<1>, C4<1>;
L_0x1debe40 .delay 1 (30000,30000,30000) L_0x1debe40/d;
v0x1bf75a0_0 .net *"_s0", 0 0, L_0x1debf00;  1 drivers
v0x1bf7680_0 .net *"_s1", 0 0, L_0x1dec060;  1 drivers
S_0x1bf7760 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x1bf5de0;
 .timescale -9 -12;
P_0x1bf7970 .param/l "i" 0 4 54, +C4<0101>;
L_0x1dec150/d .functor AND 1, L_0x1dec1c0, L_0x1dec430, C4<1>, C4<1>;
L_0x1dec150 .delay 1 (30000,30000,30000) L_0x1dec150/d;
v0x1bf7a30_0 .net *"_s0", 0 0, L_0x1dec1c0;  1 drivers
v0x1bf7b10_0 .net *"_s1", 0 0, L_0x1dec430;  1 drivers
S_0x1bf7bf0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x1bf5de0;
 .timescale -9 -12;
P_0x1bf7e00 .param/l "i" 0 4 54, +C4<0110>;
L_0x1dec540/d .functor AND 1, L_0x1dec600, L_0x1dec760, C4<1>, C4<1>;
L_0x1dec540 .delay 1 (30000,30000,30000) L_0x1dec540/d;
v0x1bf7ec0_0 .net *"_s0", 0 0, L_0x1dec600;  1 drivers
v0x1bf7fa0_0 .net *"_s1", 0 0, L_0x1dec760;  1 drivers
S_0x1bf8080 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x1bf5de0;
 .timescale -9 -12;
P_0x1bf8290 .param/l "i" 0 4 54, +C4<0111>;
L_0x1dec4d0/d .functor AND 1, L_0x1decc10, L_0x1dece00, C4<1>, C4<1>;
L_0x1dec4d0 .delay 1 (30000,30000,30000) L_0x1dec4d0/d;
v0x1bf8350_0 .net *"_s0", 0 0, L_0x1decc10;  1 drivers
v0x1bf8430_0 .net *"_s1", 0 0, L_0x1dece00;  1 drivers
S_0x1bf8ff0 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x1bf5bc0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1dee850/d .functor OR 1, L_0x1dee910, L_0x1deeac0, C4<0>, C4<0>;
L_0x1dee850 .delay 1 (30000,30000,30000) L_0x1dee850/d;
v0x1bfab40_0 .net *"_s10", 0 0, L_0x1dee910;  1 drivers
v0x1bfac20_0 .net *"_s12", 0 0, L_0x1deeac0;  1 drivers
v0x1bfad00_0 .net "in", 7 0, L_0x1dec850;  alias, 1 drivers
v0x1bfadd0_0 .net "ors", 1 0, L_0x1dee670;  1 drivers
v0x1bfae90_0 .net "out", 0 0, L_0x1dee850;  alias, 1 drivers
L_0x1deda40 .part L_0x1dec850, 0, 4;
L_0x1dee670 .concat8 [ 1 1 0 0], L_0x1ded730, L_0x1dee360;
L_0x1dee7b0 .part L_0x1dec850, 4, 4;
L_0x1dee910 .part L_0x1dee670, 0, 1;
L_0x1deeac0 .part L_0x1dee670, 1, 1;
S_0x1bf91b0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1bf8ff0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1decef0/d .functor OR 1, L_0x1decfb0, L_0x1ded110, C4<0>, C4<0>;
L_0x1decef0 .delay 1 (30000,30000,30000) L_0x1decef0/d;
L_0x1ded340/d .functor OR 1, L_0x1ded450, L_0x1ded5b0, C4<0>, C4<0>;
L_0x1ded340 .delay 1 (30000,30000,30000) L_0x1ded340/d;
L_0x1ded730/d .functor OR 1, L_0x1ded7a0, L_0x1ded950, C4<0>, C4<0>;
L_0x1ded730 .delay 1 (30000,30000,30000) L_0x1ded730/d;
v0x1bf9400_0 .net *"_s0", 0 0, L_0x1decef0;  1 drivers
v0x1bf9500_0 .net *"_s10", 0 0, L_0x1ded450;  1 drivers
v0x1bf95e0_0 .net *"_s12", 0 0, L_0x1ded5b0;  1 drivers
v0x1bf96a0_0 .net *"_s14", 0 0, L_0x1ded7a0;  1 drivers
v0x1bf9780_0 .net *"_s16", 0 0, L_0x1ded950;  1 drivers
v0x1bf98b0_0 .net *"_s3", 0 0, L_0x1decfb0;  1 drivers
v0x1bf9990_0 .net *"_s5", 0 0, L_0x1ded110;  1 drivers
v0x1bf9a70_0 .net *"_s6", 0 0, L_0x1ded340;  1 drivers
v0x1bf9b50_0 .net "in", 3 0, L_0x1deda40;  1 drivers
v0x1bf9cc0_0 .net "ors", 1 0, L_0x1ded250;  1 drivers
v0x1bf9da0_0 .net "out", 0 0, L_0x1ded730;  1 drivers
L_0x1decfb0 .part L_0x1deda40, 0, 1;
L_0x1ded110 .part L_0x1deda40, 1, 1;
L_0x1ded250 .concat8 [ 1 1 0 0], L_0x1decef0, L_0x1ded340;
L_0x1ded450 .part L_0x1deda40, 2, 1;
L_0x1ded5b0 .part L_0x1deda40, 3, 1;
L_0x1ded7a0 .part L_0x1ded250, 0, 1;
L_0x1ded950 .part L_0x1ded250, 1, 1;
S_0x1bf9ec0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1bf8ff0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1dedb70/d .functor OR 1, L_0x1dedbe0, L_0x1dedd40, C4<0>, C4<0>;
L_0x1dedb70 .delay 1 (30000,30000,30000) L_0x1dedb70/d;
L_0x1dedf70/d .functor OR 1, L_0x1dee080, L_0x1dee1e0, C4<0>, C4<0>;
L_0x1dedf70 .delay 1 (30000,30000,30000) L_0x1dedf70/d;
L_0x1dee360/d .functor OR 1, L_0x1dee3d0, L_0x1dee580, C4<0>, C4<0>;
L_0x1dee360 .delay 1 (30000,30000,30000) L_0x1dee360/d;
v0x1bfa080_0 .net *"_s0", 0 0, L_0x1dedb70;  1 drivers
v0x1bfa180_0 .net *"_s10", 0 0, L_0x1dee080;  1 drivers
v0x1bfa260_0 .net *"_s12", 0 0, L_0x1dee1e0;  1 drivers
v0x1bfa320_0 .net *"_s14", 0 0, L_0x1dee3d0;  1 drivers
v0x1bfa400_0 .net *"_s16", 0 0, L_0x1dee580;  1 drivers
v0x1bfa530_0 .net *"_s3", 0 0, L_0x1dedbe0;  1 drivers
v0x1bfa610_0 .net *"_s5", 0 0, L_0x1dedd40;  1 drivers
v0x1bfa6f0_0 .net *"_s6", 0 0, L_0x1dedf70;  1 drivers
v0x1bfa7d0_0 .net "in", 3 0, L_0x1dee7b0;  1 drivers
v0x1bfa940_0 .net "ors", 1 0, L_0x1dede80;  1 drivers
v0x1bfaa20_0 .net "out", 0 0, L_0x1dee360;  1 drivers
L_0x1dedbe0 .part L_0x1dee7b0, 0, 1;
L_0x1dedd40 .part L_0x1dee7b0, 1, 1;
L_0x1dede80 .concat8 [ 1 1 0 0], L_0x1dedb70, L_0x1dedf70;
L_0x1dee080 .part L_0x1dee7b0, 2, 1;
L_0x1dee1e0 .part L_0x1dee7b0, 3, 1;
L_0x1dee3d0 .part L_0x1dede80, 0, 1;
L_0x1dee580 .part L_0x1dede80, 1, 1;
S_0x1bfb330 .scope module, "resMux" "unaryMultiplexor" 4 148, 4 69 0, S_0x1bf4460;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1c00760_0 .net "ands", 7 0, L_0x1de8e10;  1 drivers
v0x1c00870_0 .net "in", 7 0, L_0x1de7270;  alias, 1 drivers
v0x1c00930_0 .net "out", 0 0, L_0x1deae10;  alias, 1 drivers
v0x1c00a00_0 .net "sel", 7 0, v0x1d6daa0_0;  alias, 1 drivers
S_0x1bfb580 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x1bfb330;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x1bfdcc0_0 .net "A", 7 0, L_0x1de7270;  alias, 1 drivers
v0x1bfddc0_0 .net "B", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1bfde80_0 .net *"_s0", 0 0, L_0x1de7600;  1 drivers
v0x1bfdf40_0 .net *"_s12", 0 0, L_0x1de7fc0;  1 drivers
v0x1bfe020_0 .net *"_s16", 0 0, L_0x1de8320;  1 drivers
v0x1bfe150_0 .net *"_s20", 0 0, L_0x1de8750;  1 drivers
v0x1bfe230_0 .net *"_s24", 0 0, L_0x1de8a80;  1 drivers
v0x1bfe310_0 .net *"_s28", 0 0, L_0x1de8a10;  1 drivers
v0x1bfe3f0_0 .net *"_s4", 0 0, L_0x1de79a0;  1 drivers
v0x1bfe560_0 .net *"_s8", 0 0, L_0x1de7cb0;  1 drivers
v0x1bfe640_0 .net "out", 7 0, L_0x1de8e10;  alias, 1 drivers
L_0x1de7710 .part L_0x1de7270, 0, 1;
L_0x1de7900 .part v0x1d6daa0_0, 0, 1;
L_0x1de7a60 .part L_0x1de7270, 1, 1;
L_0x1de7bc0 .part v0x1d6daa0_0, 1, 1;
L_0x1de7d70 .part L_0x1de7270, 2, 1;
L_0x1de7ed0 .part v0x1d6daa0_0, 2, 1;
L_0x1de8080 .part L_0x1de7270, 3, 1;
L_0x1de81e0 .part v0x1d6daa0_0, 3, 1;
L_0x1de83e0 .part L_0x1de7270, 4, 1;
L_0x1de8650 .part v0x1d6daa0_0, 4, 1;
L_0x1de87c0 .part L_0x1de7270, 5, 1;
L_0x1de8920 .part v0x1d6daa0_0, 5, 1;
L_0x1de8b40 .part L_0x1de7270, 6, 1;
L_0x1de8ca0 .part v0x1d6daa0_0, 6, 1;
LS_0x1de8e10_0_0 .concat8 [ 1 1 1 1], L_0x1de7600, L_0x1de79a0, L_0x1de7cb0, L_0x1de7fc0;
LS_0x1de8e10_0_4 .concat8 [ 1 1 1 1], L_0x1de8320, L_0x1de8750, L_0x1de8a80, L_0x1de8a10;
L_0x1de8e10 .concat8 [ 4 4 0 0], LS_0x1de8e10_0_0, LS_0x1de8e10_0_4;
L_0x1de91d0 .part L_0x1de7270, 7, 1;
L_0x1de93c0 .part v0x1d6daa0_0, 7, 1;
S_0x1bfb7c0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x1bfb580;
 .timescale -9 -12;
P_0x1bfb9d0 .param/l "i" 0 4 54, +C4<00>;
L_0x1de7600/d .functor AND 1, L_0x1de7710, L_0x1de7900, C4<1>, C4<1>;
L_0x1de7600 .delay 1 (30000,30000,30000) L_0x1de7600/d;
v0x1bfbab0_0 .net *"_s0", 0 0, L_0x1de7710;  1 drivers
v0x1bfbb90_0 .net *"_s1", 0 0, L_0x1de7900;  1 drivers
S_0x1bfbc70 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x1bfb580;
 .timescale -9 -12;
P_0x1bfbe80 .param/l "i" 0 4 54, +C4<01>;
L_0x1de79a0/d .functor AND 1, L_0x1de7a60, L_0x1de7bc0, C4<1>, C4<1>;
L_0x1de79a0 .delay 1 (30000,30000,30000) L_0x1de79a0/d;
v0x1bfbf40_0 .net *"_s0", 0 0, L_0x1de7a60;  1 drivers
v0x1bfc020_0 .net *"_s1", 0 0, L_0x1de7bc0;  1 drivers
S_0x1bfc100 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x1bfb580;
 .timescale -9 -12;
P_0x1bfc340 .param/l "i" 0 4 54, +C4<010>;
L_0x1de7cb0/d .functor AND 1, L_0x1de7d70, L_0x1de7ed0, C4<1>, C4<1>;
L_0x1de7cb0 .delay 1 (30000,30000,30000) L_0x1de7cb0/d;
v0x1bfc3e0_0 .net *"_s0", 0 0, L_0x1de7d70;  1 drivers
v0x1bfc4c0_0 .net *"_s1", 0 0, L_0x1de7ed0;  1 drivers
S_0x1bfc5a0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x1bfb580;
 .timescale -9 -12;
P_0x1bfc7b0 .param/l "i" 0 4 54, +C4<011>;
L_0x1de7fc0/d .functor AND 1, L_0x1de8080, L_0x1de81e0, C4<1>, C4<1>;
L_0x1de7fc0 .delay 1 (30000,30000,30000) L_0x1de7fc0/d;
v0x1bfc870_0 .net *"_s0", 0 0, L_0x1de8080;  1 drivers
v0x1bfc950_0 .net *"_s1", 0 0, L_0x1de81e0;  1 drivers
S_0x1bfca30 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x1bfb580;
 .timescale -9 -12;
P_0x1bfcc90 .param/l "i" 0 4 54, +C4<0100>;
L_0x1de8320/d .functor AND 1, L_0x1de83e0, L_0x1de8650, C4<1>, C4<1>;
L_0x1de8320 .delay 1 (30000,30000,30000) L_0x1de8320/d;
v0x1bfcd50_0 .net *"_s0", 0 0, L_0x1de83e0;  1 drivers
v0x1bfce30_0 .net *"_s1", 0 0, L_0x1de8650;  1 drivers
S_0x1bfcf10 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x1bfb580;
 .timescale -9 -12;
P_0x1bfd120 .param/l "i" 0 4 54, +C4<0101>;
L_0x1de8750/d .functor AND 1, L_0x1de87c0, L_0x1de8920, C4<1>, C4<1>;
L_0x1de8750 .delay 1 (30000,30000,30000) L_0x1de8750/d;
v0x1bfd1e0_0 .net *"_s0", 0 0, L_0x1de87c0;  1 drivers
v0x1bfd2c0_0 .net *"_s1", 0 0, L_0x1de8920;  1 drivers
S_0x1bfd3a0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x1bfb580;
 .timescale -9 -12;
P_0x1bfd5b0 .param/l "i" 0 4 54, +C4<0110>;
L_0x1de8a80/d .functor AND 1, L_0x1de8b40, L_0x1de8ca0, C4<1>, C4<1>;
L_0x1de8a80 .delay 1 (30000,30000,30000) L_0x1de8a80/d;
v0x1bfd670_0 .net *"_s0", 0 0, L_0x1de8b40;  1 drivers
v0x1bfd750_0 .net *"_s1", 0 0, L_0x1de8ca0;  1 drivers
S_0x1bfd830 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x1bfb580;
 .timescale -9 -12;
P_0x1bfda40 .param/l "i" 0 4 54, +C4<0111>;
L_0x1de8a10/d .functor AND 1, L_0x1de91d0, L_0x1de93c0, C4<1>, C4<1>;
L_0x1de8a10 .delay 1 (30000,30000,30000) L_0x1de8a10/d;
v0x1bfdb00_0 .net *"_s0", 0 0, L_0x1de91d0;  1 drivers
v0x1bfdbe0_0 .net *"_s1", 0 0, L_0x1de93c0;  1 drivers
S_0x1bfe7a0 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x1bfb330;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1deae10/d .functor OR 1, L_0x1deaed0, L_0x1deb080, C4<0>, C4<0>;
L_0x1deae10 .delay 1 (30000,30000,30000) L_0x1deae10/d;
v0x1c002f0_0 .net *"_s10", 0 0, L_0x1deaed0;  1 drivers
v0x1c003d0_0 .net *"_s12", 0 0, L_0x1deb080;  1 drivers
v0x1c004b0_0 .net "in", 7 0, L_0x1de8e10;  alias, 1 drivers
v0x1c00580_0 .net "ors", 1 0, L_0x1deac30;  1 drivers
v0x1c00640_0 .net "out", 0 0, L_0x1deae10;  alias, 1 drivers
L_0x1dea000 .part L_0x1de8e10, 0, 4;
L_0x1deac30 .concat8 [ 1 1 0 0], L_0x1de9cf0, L_0x1dea920;
L_0x1dead70 .part L_0x1de8e10, 4, 4;
L_0x1deaed0 .part L_0x1deac30, 0, 1;
L_0x1deb080 .part L_0x1deac30, 1, 1;
S_0x1bfe960 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1bfe7a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1de94b0/d .functor OR 1, L_0x1de9570, L_0x1de96d0, C4<0>, C4<0>;
L_0x1de94b0 .delay 1 (30000,30000,30000) L_0x1de94b0/d;
L_0x1de9900/d .functor OR 1, L_0x1de9a10, L_0x1de9b70, C4<0>, C4<0>;
L_0x1de9900 .delay 1 (30000,30000,30000) L_0x1de9900/d;
L_0x1de9cf0/d .functor OR 1, L_0x1de9d60, L_0x1de9f10, C4<0>, C4<0>;
L_0x1de9cf0 .delay 1 (30000,30000,30000) L_0x1de9cf0/d;
v0x1bfebb0_0 .net *"_s0", 0 0, L_0x1de94b0;  1 drivers
v0x1bfecb0_0 .net *"_s10", 0 0, L_0x1de9a10;  1 drivers
v0x1bfed90_0 .net *"_s12", 0 0, L_0x1de9b70;  1 drivers
v0x1bfee50_0 .net *"_s14", 0 0, L_0x1de9d60;  1 drivers
v0x1bfef30_0 .net *"_s16", 0 0, L_0x1de9f10;  1 drivers
v0x1bff060_0 .net *"_s3", 0 0, L_0x1de9570;  1 drivers
v0x1bff140_0 .net *"_s5", 0 0, L_0x1de96d0;  1 drivers
v0x1bff220_0 .net *"_s6", 0 0, L_0x1de9900;  1 drivers
v0x1bff300_0 .net "in", 3 0, L_0x1dea000;  1 drivers
v0x1bff470_0 .net "ors", 1 0, L_0x1de9810;  1 drivers
v0x1bff550_0 .net "out", 0 0, L_0x1de9cf0;  1 drivers
L_0x1de9570 .part L_0x1dea000, 0, 1;
L_0x1de96d0 .part L_0x1dea000, 1, 1;
L_0x1de9810 .concat8 [ 1 1 0 0], L_0x1de94b0, L_0x1de9900;
L_0x1de9a10 .part L_0x1dea000, 2, 1;
L_0x1de9b70 .part L_0x1dea000, 3, 1;
L_0x1de9d60 .part L_0x1de9810, 0, 1;
L_0x1de9f10 .part L_0x1de9810, 1, 1;
S_0x1bff670 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1bfe7a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1dea130/d .functor OR 1, L_0x1dea1a0, L_0x1dea300, C4<0>, C4<0>;
L_0x1dea130 .delay 1 (30000,30000,30000) L_0x1dea130/d;
L_0x1dea530/d .functor OR 1, L_0x1dea640, L_0x1dea7a0, C4<0>, C4<0>;
L_0x1dea530 .delay 1 (30000,30000,30000) L_0x1dea530/d;
L_0x1dea920/d .functor OR 1, L_0x1dea990, L_0x1deab40, C4<0>, C4<0>;
L_0x1dea920 .delay 1 (30000,30000,30000) L_0x1dea920/d;
v0x1bff830_0 .net *"_s0", 0 0, L_0x1dea130;  1 drivers
v0x1bff930_0 .net *"_s10", 0 0, L_0x1dea640;  1 drivers
v0x1bffa10_0 .net *"_s12", 0 0, L_0x1dea7a0;  1 drivers
v0x1bffad0_0 .net *"_s14", 0 0, L_0x1dea990;  1 drivers
v0x1bffbb0_0 .net *"_s16", 0 0, L_0x1deab40;  1 drivers
v0x1bffce0_0 .net *"_s3", 0 0, L_0x1dea1a0;  1 drivers
v0x1bffdc0_0 .net *"_s5", 0 0, L_0x1dea300;  1 drivers
v0x1bffea0_0 .net *"_s6", 0 0, L_0x1dea530;  1 drivers
v0x1bfff80_0 .net "in", 3 0, L_0x1dead70;  1 drivers
v0x1c000f0_0 .net "ors", 1 0, L_0x1dea440;  1 drivers
v0x1c001d0_0 .net "out", 0 0, L_0x1dea920;  1 drivers
L_0x1dea1a0 .part L_0x1dead70, 0, 1;
L_0x1dea300 .part L_0x1dead70, 1, 1;
L_0x1dea440 .concat8 [ 1 1 0 0], L_0x1dea130, L_0x1dea530;
L_0x1dea640 .part L_0x1dead70, 2, 1;
L_0x1dea7a0 .part L_0x1dead70, 3, 1;
L_0x1dea990 .part L_0x1dea440, 0, 1;
L_0x1deab40 .part L_0x1dea440, 1, 1;
S_0x1c00ae0 .scope module, "sltGate" "slt" 4 142, 4 101 0, S_0x1bf4460;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x1de65e0/d .functor XNOR 1, L_0x1deecb0, L_0x1deee10, C4<0>, C4<0>;
L_0x1de65e0 .delay 1 (20000,20000,20000) L_0x1de65e0/d;
L_0x1de6850/d .functor AND 1, L_0x1deecb0, L_0x1de55e0, C4<1>, C4<1>;
L_0x1de6850 .delay 1 (30000,30000,30000) L_0x1de6850/d;
L_0x1de68c0/d .functor AND 1, L_0x1de65e0, L_0x1de53c0, C4<1>, C4<1>;
L_0x1de68c0 .delay 1 (30000,30000,30000) L_0x1de68c0/d;
L_0x1de6a20/d .functor OR 1, L_0x1de68c0, L_0x1de6850, C4<0>, C4<0>;
L_0x1de6a20 .delay 1 (30000,30000,30000) L_0x1de6a20/d;
v0x1c00d90_0 .net "a", 0 0, L_0x1deecb0;  alias, 1 drivers
v0x1c00e80_0 .net "a_", 0 0, L_0x1de52a0;  alias, 1 drivers
v0x1c00f40_0 .net "b", 0 0, L_0x1deee10;  alias, 1 drivers
v0x1c01030_0 .net "b_", 0 0, L_0x1de55e0;  alias, 1 drivers
v0x1c010d0_0 .net "carryin", 0 0, L_0x1de53c0;  alias, 1 drivers
v0x1c01210_0 .net "eq", 0 0, L_0x1de65e0;  1 drivers
v0x1c012d0_0 .net "lt", 0 0, L_0x1de6850;  1 drivers
v0x1c01390_0 .net "out", 0 0, L_0x1de6a20;  1 drivers
v0x1c01450_0 .net "w0", 0 0, L_0x1de68c0;  1 drivers
S_0x1c016a0 .scope module, "sub" "fullAdder" 4 140, 4 85 0, S_0x1bf4460;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1de63c0/d .functor OR 1, L_0x1de5f10, L_0x1c02900, C4<0>, C4<0>;
L_0x1de63c0 .delay 1 (30000,30000,30000) L_0x1de63c0/d;
v0x1c02490_0 .net "a", 0 0, L_0x1deecb0;  alias, 1 drivers
v0x1c025e0_0 .net "b", 0 0, L_0x1de55e0;  alias, 1 drivers
v0x1c026a0_0 .net "c1", 0 0, L_0x1de5f10;  1 drivers
v0x1c02740_0 .net "c2", 0 0, L_0x1c02900;  1 drivers
v0x1c02810_0 .net "carryin", 0 0, L_0x1de53c0;  alias, 1 drivers
v0x1c02990_0 .net "carryout", 0 0, L_0x1de63c0;  1 drivers
v0x1c02a30_0 .net "s1", 0 0, L_0x1de5e50;  1 drivers
v0x1c02ad0_0 .net "sum", 0 0, L_0x1de6070;  1 drivers
S_0x1c018f0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1c016a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1de5e50/d .functor XOR 1, L_0x1deecb0, L_0x1de55e0, C4<0>, C4<0>;
L_0x1de5e50 .delay 1 (30000,30000,30000) L_0x1de5e50/d;
L_0x1de5f10/d .functor AND 1, L_0x1deecb0, L_0x1de55e0, C4<1>, C4<1>;
L_0x1de5f10 .delay 1 (30000,30000,30000) L_0x1de5f10/d;
v0x1c01b50_0 .net "a", 0 0, L_0x1deecb0;  alias, 1 drivers
v0x1c01c10_0 .net "b", 0 0, L_0x1de55e0;  alias, 1 drivers
v0x1c01cd0_0 .net "carryout", 0 0, L_0x1de5f10;  alias, 1 drivers
v0x1c01d70_0 .net "sum", 0 0, L_0x1de5e50;  alias, 1 drivers
S_0x1c01ea0 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1c016a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1de6070/d .functor XOR 1, L_0x1de5e50, L_0x1de53c0, C4<0>, C4<0>;
L_0x1de6070 .delay 1 (30000,30000,30000) L_0x1de6070/d;
L_0x1c02900/d .functor AND 1, L_0x1de5e50, L_0x1de53c0, C4<1>, C4<1>;
L_0x1c02900 .delay 1 (30000,30000,30000) L_0x1c02900/d;
v0x1c02100_0 .net "a", 0 0, L_0x1de5e50;  alias, 1 drivers
v0x1c021d0_0 .net "b", 0 0, L_0x1de53c0;  alias, 1 drivers
v0x1c02270_0 .net "carryout", 0 0, L_0x1c02900;  alias, 1 drivers
v0x1c02340_0 .net "sum", 0 0, L_0x1de6070;  alias, 1 drivers
S_0x1c04360 .scope generate, "genblk2" "genblk2" 3 45, 3 45 0, S_0x1bf4190;
 .timescale -9 -12;
L_0x7f72592dad98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f72592dade0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1deed50/d .functor OR 1, L_0x7f72592dad98, L_0x7f72592dade0, C4<0>, C4<0>;
L_0x1deed50 .delay 1 (30000,30000,30000) L_0x1deed50/d;
v0x1c044e0_0 .net/2u *"_s0", 0 0, L_0x7f72592dad98;  1 drivers
v0x1c04580_0 .net/2u *"_s2", 0 0, L_0x7f72592dade0;  1 drivers
S_0x1c04640 .scope generate, "alu_slices[13]" "alu_slices[13]" 3 37, 3 37 0, S_0x1a570b0;
 .timescale -9 -12;
P_0x1c04850 .param/l "i" 0 3 37, +C4<01101>;
S_0x1c04910 .scope module, "alu1_inst" "alu1" 3 38, 4 124 0, S_0x1c04640;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x1def090/d .functor NOT 1, L_0x1df88f0, C4<0>, C4<0>, C4<0>;
L_0x1def090 .delay 1 (10000,10000,10000) L_0x1def090/d;
L_0x1def1f0/d .functor NOT 1, L_0x1deeeb0, C4<0>, C4<0>, C4<0>;
L_0x1def1f0 .delay 1 (10000,10000,10000) L_0x1def1f0/d;
L_0x1df0240/d .functor XOR 1, L_0x1df88f0, L_0x1deeeb0, C4<0>, C4<0>;
L_0x1df0240 .delay 1 (30000,30000,30000) L_0x1df0240/d;
L_0x7f72592dae28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f72592dae70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1df08f0/d .functor OR 1, L_0x7f72592dae28, L_0x7f72592dae70, C4<0>, C4<0>;
L_0x1df08f0 .delay 1 (30000,30000,30000) L_0x1df08f0/d;
L_0x1df0af0/d .functor AND 1, L_0x1df88f0, L_0x1deeeb0, C4<1>, C4<1>;
L_0x1df0af0 .delay 1 (30000,30000,30000) L_0x1df0af0/d;
L_0x1df0bb0/d .functor NAND 1, L_0x1df88f0, L_0x1deeeb0, C4<1>, C4<1>;
L_0x1df0bb0 .delay 1 (20000,20000,20000) L_0x1df0bb0/d;
L_0x1df0d10/d .functor XOR 1, L_0x1df88f0, L_0x1deeeb0, C4<0>, C4<0>;
L_0x1df0d10 .delay 1 (20000,20000,20000) L_0x1df0d10/d;
L_0x1df11c0/d .functor OR 1, L_0x1df88f0, L_0x1deeeb0, C4<0>, C4<0>;
L_0x1df11c0 .delay 1 (30000,30000,30000) L_0x1df11c0/d;
L_0x1df87f0/d .functor NOT 1, L_0x1df4a50, C4<0>, C4<0>, C4<0>;
L_0x1df87f0 .delay 1 (10000,10000,10000) L_0x1df87f0/d;
v0x1c130d0_0 .net "A", 0 0, L_0x1df88f0;  1 drivers
v0x1c13190_0 .net "A_", 0 0, L_0x1def090;  1 drivers
v0x1c13250_0 .net "B", 0 0, L_0x1deeeb0;  1 drivers
v0x1c13320_0 .net "B_", 0 0, L_0x1def1f0;  1 drivers
v0x1c133c0_0 .net *"_s12", 0 0, L_0x1df08f0;  1 drivers
v0x1c134b0_0 .net/2s *"_s14", 0 0, L_0x7f72592dae28;  1 drivers
v0x1c13570_0 .net/2s *"_s16", 0 0, L_0x7f72592dae70;  1 drivers
v0x1c13650_0 .net *"_s18", 0 0, L_0x1df0af0;  1 drivers
v0x1c13730_0 .net *"_s20", 0 0, L_0x1df0bb0;  1 drivers
v0x1c138a0_0 .net *"_s22", 0 0, L_0x1df0d10;  1 drivers
v0x1c13980_0 .net *"_s24", 0 0, L_0x1df11c0;  1 drivers
o0x7f72593747d8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x1c13a60_0 name=_s30
o0x7f7259374808 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0x1c13b40_0 name=_s32
v0x1c13c20_0 .net *"_s8", 0 0, L_0x1df0240;  1 drivers
v0x1c13d00_0 .net "carryin", 0 0, L_0x1deef50;  1 drivers
v0x1c13da0_0 .net "carryout", 0 0, L_0x1df8490;  1 drivers
v0x1c13e40_0 .net "carryouts", 7 0, L_0x1ec0080;  1 drivers
v0x1c13ff0_0 .net "command", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1c14090_0 .net "result", 0 0, L_0x1df4a50;  1 drivers
v0x1c14180_0 .net "results", 7 0, L_0x1df0f90;  1 drivers
v0x1c14290_0 .net "zero", 0 0, L_0x1df87f0;  1 drivers
LS_0x1df0f90_0_0 .concat8 [ 1 1 1 1], L_0x1def710, L_0x1defd40, L_0x1df0240, L_0x1df08f0;
LS_0x1df0f90_0_4 .concat8 [ 1 1 1 1], L_0x1df0af0, L_0x1df0bb0, L_0x1df0d10, L_0x1df11c0;
L_0x1df0f90 .concat8 [ 4 4 0 0], LS_0x1df0f90_0_0, LS_0x1df0f90_0_4;
LS_0x1ec0080_0_0 .concat [ 1 1 1 1], L_0x1def9c0, L_0x1df00e0, o0x7f72593747d8, L_0x1df0740;
LS_0x1ec0080_0_4 .concat [ 4 0 0 0], o0x7f7259374808;
L_0x1ec0080 .concat [ 4 4 0 0], LS_0x1ec0080_0_0, LS_0x1ec0080_0_4;
S_0x1c04b90 .scope module, "adder" "fullAdder" 4 139, 4 85 0, S_0x1c04910;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1def9c0/d .functor OR 1, L_0x1def4a0, L_0x1def860, C4<0>, C4<0>;
L_0x1def9c0 .delay 1 (30000,30000,30000) L_0x1def9c0/d;
v0x1c05a50_0 .net "a", 0 0, L_0x1df88f0;  alias, 1 drivers
v0x1c05b10_0 .net "b", 0 0, L_0x1deeeb0;  alias, 1 drivers
v0x1c05be0_0 .net "c1", 0 0, L_0x1def4a0;  1 drivers
v0x1c05ce0_0 .net "c2", 0 0, L_0x1def860;  1 drivers
v0x1c05db0_0 .net "carryin", 0 0, L_0x1deef50;  alias, 1 drivers
v0x1c05ea0_0 .net "carryout", 0 0, L_0x1def9c0;  1 drivers
v0x1c05f40_0 .net "s1", 0 0, L_0x1def3e0;  1 drivers
v0x1c06030_0 .net "sum", 0 0, L_0x1def710;  1 drivers
S_0x1c04e00 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1c04b90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1def3e0/d .functor XOR 1, L_0x1df88f0, L_0x1deeeb0, C4<0>, C4<0>;
L_0x1def3e0 .delay 1 (30000,30000,30000) L_0x1def3e0/d;
L_0x1def4a0/d .functor AND 1, L_0x1df88f0, L_0x1deeeb0, C4<1>, C4<1>;
L_0x1def4a0 .delay 1 (30000,30000,30000) L_0x1def4a0/d;
v0x1c05060_0 .net "a", 0 0, L_0x1df88f0;  alias, 1 drivers
v0x1c05140_0 .net "b", 0 0, L_0x1deeeb0;  alias, 1 drivers
v0x1c05200_0 .net "carryout", 0 0, L_0x1def4a0;  alias, 1 drivers
v0x1c052d0_0 .net "sum", 0 0, L_0x1def3e0;  alias, 1 drivers
S_0x1c05440 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1c04b90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1def710/d .functor XOR 1, L_0x1def3e0, L_0x1deef50, C4<0>, C4<0>;
L_0x1def710 .delay 1 (30000,30000,30000) L_0x1def710/d;
L_0x1def860/d .functor AND 1, L_0x1def3e0, L_0x1deef50, C4<1>, C4<1>;
L_0x1def860 .delay 1 (30000,30000,30000) L_0x1def860/d;
v0x1c056a0_0 .net "a", 0 0, L_0x1def3e0;  alias, 1 drivers
v0x1c05770_0 .net "b", 0 0, L_0x1deef50;  alias, 1 drivers
v0x1c05810_0 .net "carryout", 0 0, L_0x1def860;  alias, 1 drivers
v0x1c058e0_0 .net "sum", 0 0, L_0x1def710;  alias, 1 drivers
S_0x1c06100 .scope module, "cMux" "unaryMultiplexor" 4 149, 4 69 0, S_0x1c04910;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1c0b4f0_0 .net "ands", 7 0, L_0x1df6490;  1 drivers
v0x1c0b600_0 .net "in", 7 0, L_0x1ec0080;  alias, 1 drivers
v0x1c0b6c0_0 .net "out", 0 0, L_0x1df8490;  alias, 1 drivers
v0x1c0b790_0 .net "sel", 7 0, v0x1d6daa0_0;  alias, 1 drivers
S_0x1c06320 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x1c06100;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x1c08a50_0 .net "A", 7 0, L_0x1ec0080;  alias, 1 drivers
v0x1c08b50_0 .net "B", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1c08c10_0 .net *"_s0", 0 0, L_0x1df4db0;  1 drivers
v0x1c08cd0_0 .net *"_s12", 0 0, L_0x1df5720;  1 drivers
v0x1c08db0_0 .net *"_s16", 0 0, L_0x1df5a80;  1 drivers
v0x1c08ee0_0 .net *"_s20", 0 0, L_0x1df5d90;  1 drivers
v0x1c08fc0_0 .net *"_s24", 0 0, L_0x1df6180;  1 drivers
v0x1c090a0_0 .net *"_s28", 0 0, L_0x1df6110;  1 drivers
v0x1c09180_0 .net *"_s4", 0 0, L_0x1df50c0;  1 drivers
v0x1c092f0_0 .net *"_s8", 0 0, L_0x1df5410;  1 drivers
v0x1c093d0_0 .net "out", 7 0, L_0x1df6490;  alias, 1 drivers
L_0x1df4e70 .part L_0x1ec0080, 0, 1;
L_0x1df4fd0 .part v0x1d6daa0_0, 0, 1;
L_0x1df5180 .part L_0x1ec0080, 1, 1;
L_0x1df5370 .part v0x1d6daa0_0, 1, 1;
L_0x1df54d0 .part L_0x1ec0080, 2, 1;
L_0x1df5630 .part v0x1d6daa0_0, 2, 1;
L_0x1df57e0 .part L_0x1ec0080, 3, 1;
L_0x1df5940 .part v0x1d6daa0_0, 3, 1;
L_0x1df5b40 .part L_0x1ec0080, 4, 1;
L_0x1df5ca0 .part v0x1d6daa0_0, 4, 1;
L_0x1df5e00 .part L_0x1ec0080, 5, 1;
L_0x1df6070 .part v0x1d6daa0_0, 5, 1;
L_0x1df6240 .part L_0x1ec0080, 6, 1;
L_0x1df63a0 .part v0x1d6daa0_0, 6, 1;
LS_0x1df6490_0_0 .concat8 [ 1 1 1 1], L_0x1df4db0, L_0x1df50c0, L_0x1df5410, L_0x1df5720;
LS_0x1df6490_0_4 .concat8 [ 1 1 1 1], L_0x1df5a80, L_0x1df5d90, L_0x1df6180, L_0x1df6110;
L_0x1df6490 .concat8 [ 4 4 0 0], LS_0x1df6490_0_0, LS_0x1df6490_0_4;
L_0x1df6850 .part L_0x1ec0080, 7, 1;
L_0x1df6a40 .part v0x1d6daa0_0, 7, 1;
S_0x1c06580 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x1c06320;
 .timescale -9 -12;
P_0x1c06790 .param/l "i" 0 4 54, +C4<00>;
L_0x1df4db0/d .functor AND 1, L_0x1df4e70, L_0x1df4fd0, C4<1>, C4<1>;
L_0x1df4db0 .delay 1 (30000,30000,30000) L_0x1df4db0/d;
v0x1c06870_0 .net *"_s0", 0 0, L_0x1df4e70;  1 drivers
v0x1c06950_0 .net *"_s1", 0 0, L_0x1df4fd0;  1 drivers
S_0x1c06a30 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x1c06320;
 .timescale -9 -12;
P_0x1c06c40 .param/l "i" 0 4 54, +C4<01>;
L_0x1df50c0/d .functor AND 1, L_0x1df5180, L_0x1df5370, C4<1>, C4<1>;
L_0x1df50c0 .delay 1 (30000,30000,30000) L_0x1df50c0/d;
v0x1c06d00_0 .net *"_s0", 0 0, L_0x1df5180;  1 drivers
v0x1c06de0_0 .net *"_s1", 0 0, L_0x1df5370;  1 drivers
S_0x1c06ec0 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x1c06320;
 .timescale -9 -12;
P_0x1c070d0 .param/l "i" 0 4 54, +C4<010>;
L_0x1df5410/d .functor AND 1, L_0x1df54d0, L_0x1df5630, C4<1>, C4<1>;
L_0x1df5410 .delay 1 (30000,30000,30000) L_0x1df5410/d;
v0x1c07170_0 .net *"_s0", 0 0, L_0x1df54d0;  1 drivers
v0x1c07250_0 .net *"_s1", 0 0, L_0x1df5630;  1 drivers
S_0x1c07330 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x1c06320;
 .timescale -9 -12;
P_0x1c07540 .param/l "i" 0 4 54, +C4<011>;
L_0x1df5720/d .functor AND 1, L_0x1df57e0, L_0x1df5940, C4<1>, C4<1>;
L_0x1df5720 .delay 1 (30000,30000,30000) L_0x1df5720/d;
v0x1c07600_0 .net *"_s0", 0 0, L_0x1df57e0;  1 drivers
v0x1c076e0_0 .net *"_s1", 0 0, L_0x1df5940;  1 drivers
S_0x1c077c0 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x1c06320;
 .timescale -9 -12;
P_0x1c07a20 .param/l "i" 0 4 54, +C4<0100>;
L_0x1df5a80/d .functor AND 1, L_0x1df5b40, L_0x1df5ca0, C4<1>, C4<1>;
L_0x1df5a80 .delay 1 (30000,30000,30000) L_0x1df5a80/d;
v0x1c07ae0_0 .net *"_s0", 0 0, L_0x1df5b40;  1 drivers
v0x1c07bc0_0 .net *"_s1", 0 0, L_0x1df5ca0;  1 drivers
S_0x1c07ca0 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x1c06320;
 .timescale -9 -12;
P_0x1c07eb0 .param/l "i" 0 4 54, +C4<0101>;
L_0x1df5d90/d .functor AND 1, L_0x1df5e00, L_0x1df6070, C4<1>, C4<1>;
L_0x1df5d90 .delay 1 (30000,30000,30000) L_0x1df5d90/d;
v0x1c07f70_0 .net *"_s0", 0 0, L_0x1df5e00;  1 drivers
v0x1c08050_0 .net *"_s1", 0 0, L_0x1df6070;  1 drivers
S_0x1c08130 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x1c06320;
 .timescale -9 -12;
P_0x1c08340 .param/l "i" 0 4 54, +C4<0110>;
L_0x1df6180/d .functor AND 1, L_0x1df6240, L_0x1df63a0, C4<1>, C4<1>;
L_0x1df6180 .delay 1 (30000,30000,30000) L_0x1df6180/d;
v0x1c08400_0 .net *"_s0", 0 0, L_0x1df6240;  1 drivers
v0x1c084e0_0 .net *"_s1", 0 0, L_0x1df63a0;  1 drivers
S_0x1c085c0 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x1c06320;
 .timescale -9 -12;
P_0x1c087d0 .param/l "i" 0 4 54, +C4<0111>;
L_0x1df6110/d .functor AND 1, L_0x1df6850, L_0x1df6a40, C4<1>, C4<1>;
L_0x1df6110 .delay 1 (30000,30000,30000) L_0x1df6110/d;
v0x1c08890_0 .net *"_s0", 0 0, L_0x1df6850;  1 drivers
v0x1c08970_0 .net *"_s1", 0 0, L_0x1df6a40;  1 drivers
S_0x1c09530 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x1c06100;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1df8490/d .functor OR 1, L_0x1df8550, L_0x1df8700, C4<0>, C4<0>;
L_0x1df8490 .delay 1 (30000,30000,30000) L_0x1df8490/d;
v0x1c0b080_0 .net *"_s10", 0 0, L_0x1df8550;  1 drivers
v0x1c0b160_0 .net *"_s12", 0 0, L_0x1df8700;  1 drivers
v0x1c0b240_0 .net "in", 7 0, L_0x1df6490;  alias, 1 drivers
v0x1c0b310_0 .net "ors", 1 0, L_0x1df82b0;  1 drivers
v0x1c0b3d0_0 .net "out", 0 0, L_0x1df8490;  alias, 1 drivers
L_0x1df7680 .part L_0x1df6490, 0, 4;
L_0x1df82b0 .concat8 [ 1 1 0 0], L_0x1df7370, L_0x1df7fa0;
L_0x1df83f0 .part L_0x1df6490, 4, 4;
L_0x1df8550 .part L_0x1df82b0, 0, 1;
L_0x1df8700 .part L_0x1df82b0, 1, 1;
S_0x1c096f0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1c09530;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1df6b30/d .functor OR 1, L_0x1df6bf0, L_0x1df6d50, C4<0>, C4<0>;
L_0x1df6b30 .delay 1 (30000,30000,30000) L_0x1df6b30/d;
L_0x1df6f80/d .functor OR 1, L_0x1df7090, L_0x1df71f0, C4<0>, C4<0>;
L_0x1df6f80 .delay 1 (30000,30000,30000) L_0x1df6f80/d;
L_0x1df7370/d .functor OR 1, L_0x1df73e0, L_0x1df7590, C4<0>, C4<0>;
L_0x1df7370 .delay 1 (30000,30000,30000) L_0x1df7370/d;
v0x1c09940_0 .net *"_s0", 0 0, L_0x1df6b30;  1 drivers
v0x1c09a40_0 .net *"_s10", 0 0, L_0x1df7090;  1 drivers
v0x1c09b20_0 .net *"_s12", 0 0, L_0x1df71f0;  1 drivers
v0x1c09be0_0 .net *"_s14", 0 0, L_0x1df73e0;  1 drivers
v0x1c09cc0_0 .net *"_s16", 0 0, L_0x1df7590;  1 drivers
v0x1c09df0_0 .net *"_s3", 0 0, L_0x1df6bf0;  1 drivers
v0x1c09ed0_0 .net *"_s5", 0 0, L_0x1df6d50;  1 drivers
v0x1c09fb0_0 .net *"_s6", 0 0, L_0x1df6f80;  1 drivers
v0x1c0a090_0 .net "in", 3 0, L_0x1df7680;  1 drivers
v0x1c0a200_0 .net "ors", 1 0, L_0x1df6e90;  1 drivers
v0x1c0a2e0_0 .net "out", 0 0, L_0x1df7370;  1 drivers
L_0x1df6bf0 .part L_0x1df7680, 0, 1;
L_0x1df6d50 .part L_0x1df7680, 1, 1;
L_0x1df6e90 .concat8 [ 1 1 0 0], L_0x1df6b30, L_0x1df6f80;
L_0x1df7090 .part L_0x1df7680, 2, 1;
L_0x1df71f0 .part L_0x1df7680, 3, 1;
L_0x1df73e0 .part L_0x1df6e90, 0, 1;
L_0x1df7590 .part L_0x1df6e90, 1, 1;
S_0x1c0a400 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1c09530;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1df77b0/d .functor OR 1, L_0x1df7820, L_0x1df7980, C4<0>, C4<0>;
L_0x1df77b0 .delay 1 (30000,30000,30000) L_0x1df77b0/d;
L_0x1df7bb0/d .functor OR 1, L_0x1df7cc0, L_0x1df7e20, C4<0>, C4<0>;
L_0x1df7bb0 .delay 1 (30000,30000,30000) L_0x1df7bb0/d;
L_0x1df7fa0/d .functor OR 1, L_0x1df8010, L_0x1df81c0, C4<0>, C4<0>;
L_0x1df7fa0 .delay 1 (30000,30000,30000) L_0x1df7fa0/d;
v0x1c0a5c0_0 .net *"_s0", 0 0, L_0x1df77b0;  1 drivers
v0x1c0a6c0_0 .net *"_s10", 0 0, L_0x1df7cc0;  1 drivers
v0x1c0a7a0_0 .net *"_s12", 0 0, L_0x1df7e20;  1 drivers
v0x1c0a860_0 .net *"_s14", 0 0, L_0x1df8010;  1 drivers
v0x1c0a940_0 .net *"_s16", 0 0, L_0x1df81c0;  1 drivers
v0x1c0aa70_0 .net *"_s3", 0 0, L_0x1df7820;  1 drivers
v0x1c0ab50_0 .net *"_s5", 0 0, L_0x1df7980;  1 drivers
v0x1c0ac30_0 .net *"_s6", 0 0, L_0x1df7bb0;  1 drivers
v0x1c0ad10_0 .net "in", 3 0, L_0x1df83f0;  1 drivers
v0x1c0ae80_0 .net "ors", 1 0, L_0x1df7ac0;  1 drivers
v0x1c0af60_0 .net "out", 0 0, L_0x1df7fa0;  1 drivers
L_0x1df7820 .part L_0x1df83f0, 0, 1;
L_0x1df7980 .part L_0x1df83f0, 1, 1;
L_0x1df7ac0 .concat8 [ 1 1 0 0], L_0x1df77b0, L_0x1df7bb0;
L_0x1df7cc0 .part L_0x1df83f0, 2, 1;
L_0x1df7e20 .part L_0x1df83f0, 3, 1;
L_0x1df8010 .part L_0x1df7ac0, 0, 1;
L_0x1df81c0 .part L_0x1df7ac0, 1, 1;
S_0x1c0b870 .scope module, "resMux" "unaryMultiplexor" 4 148, 4 69 0, S_0x1c04910;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1c10ca0_0 .net "ands", 7 0, L_0x1df2a50;  1 drivers
v0x1c10db0_0 .net "in", 7 0, L_0x1df0f90;  alias, 1 drivers
v0x1c10e70_0 .net "out", 0 0, L_0x1df4a50;  alias, 1 drivers
v0x1c10f40_0 .net "sel", 7 0, v0x1d6daa0_0;  alias, 1 drivers
S_0x1c0bac0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x1c0b870;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x1c0e200_0 .net "A", 7 0, L_0x1df0f90;  alias, 1 drivers
v0x1c0e300_0 .net "B", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1c0e3c0_0 .net *"_s0", 0 0, L_0x1df1320;  1 drivers
v0x1c0e480_0 .net *"_s12", 0 0, L_0x1df1ce0;  1 drivers
v0x1c0e560_0 .net *"_s16", 0 0, L_0x1df2040;  1 drivers
v0x1c0e690_0 .net *"_s20", 0 0, L_0x1df2410;  1 drivers
v0x1c0e770_0 .net *"_s24", 0 0, L_0x1df2740;  1 drivers
v0x1c0e850_0 .net *"_s28", 0 0, L_0x1df26d0;  1 drivers
v0x1c0e930_0 .net *"_s4", 0 0, L_0x1df16c0;  1 drivers
v0x1c0eaa0_0 .net *"_s8", 0 0, L_0x1df19d0;  1 drivers
v0x1c0eb80_0 .net "out", 7 0, L_0x1df2a50;  alias, 1 drivers
L_0x1df1430 .part L_0x1df0f90, 0, 1;
L_0x1df1620 .part v0x1d6daa0_0, 0, 1;
L_0x1df1780 .part L_0x1df0f90, 1, 1;
L_0x1df18e0 .part v0x1d6daa0_0, 1, 1;
L_0x1df1a90 .part L_0x1df0f90, 2, 1;
L_0x1df1bf0 .part v0x1d6daa0_0, 2, 1;
L_0x1df1da0 .part L_0x1df0f90, 3, 1;
L_0x1df1f00 .part v0x1d6daa0_0, 3, 1;
L_0x1df2100 .part L_0x1df0f90, 4, 1;
L_0x1df2370 .part v0x1d6daa0_0, 4, 1;
L_0x1df2480 .part L_0x1df0f90, 5, 1;
L_0x1df25e0 .part v0x1d6daa0_0, 5, 1;
L_0x1df2800 .part L_0x1df0f90, 6, 1;
L_0x1df2960 .part v0x1d6daa0_0, 6, 1;
LS_0x1df2a50_0_0 .concat8 [ 1 1 1 1], L_0x1df1320, L_0x1df16c0, L_0x1df19d0, L_0x1df1ce0;
LS_0x1df2a50_0_4 .concat8 [ 1 1 1 1], L_0x1df2040, L_0x1df2410, L_0x1df2740, L_0x1df26d0;
L_0x1df2a50 .concat8 [ 4 4 0 0], LS_0x1df2a50_0_0, LS_0x1df2a50_0_4;
L_0x1df2e10 .part L_0x1df0f90, 7, 1;
L_0x1df3000 .part v0x1d6daa0_0, 7, 1;
S_0x1c0bd00 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x1c0bac0;
 .timescale -9 -12;
P_0x1c0bf10 .param/l "i" 0 4 54, +C4<00>;
L_0x1df1320/d .functor AND 1, L_0x1df1430, L_0x1df1620, C4<1>, C4<1>;
L_0x1df1320 .delay 1 (30000,30000,30000) L_0x1df1320/d;
v0x1c0bff0_0 .net *"_s0", 0 0, L_0x1df1430;  1 drivers
v0x1c0c0d0_0 .net *"_s1", 0 0, L_0x1df1620;  1 drivers
S_0x1c0c1b0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x1c0bac0;
 .timescale -9 -12;
P_0x1c0c3c0 .param/l "i" 0 4 54, +C4<01>;
L_0x1df16c0/d .functor AND 1, L_0x1df1780, L_0x1df18e0, C4<1>, C4<1>;
L_0x1df16c0 .delay 1 (30000,30000,30000) L_0x1df16c0/d;
v0x1c0c480_0 .net *"_s0", 0 0, L_0x1df1780;  1 drivers
v0x1c0c560_0 .net *"_s1", 0 0, L_0x1df18e0;  1 drivers
S_0x1c0c640 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x1c0bac0;
 .timescale -9 -12;
P_0x1c0c880 .param/l "i" 0 4 54, +C4<010>;
L_0x1df19d0/d .functor AND 1, L_0x1df1a90, L_0x1df1bf0, C4<1>, C4<1>;
L_0x1df19d0 .delay 1 (30000,30000,30000) L_0x1df19d0/d;
v0x1c0c920_0 .net *"_s0", 0 0, L_0x1df1a90;  1 drivers
v0x1c0ca00_0 .net *"_s1", 0 0, L_0x1df1bf0;  1 drivers
S_0x1c0cae0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x1c0bac0;
 .timescale -9 -12;
P_0x1c0ccf0 .param/l "i" 0 4 54, +C4<011>;
L_0x1df1ce0/d .functor AND 1, L_0x1df1da0, L_0x1df1f00, C4<1>, C4<1>;
L_0x1df1ce0 .delay 1 (30000,30000,30000) L_0x1df1ce0/d;
v0x1c0cdb0_0 .net *"_s0", 0 0, L_0x1df1da0;  1 drivers
v0x1c0ce90_0 .net *"_s1", 0 0, L_0x1df1f00;  1 drivers
S_0x1c0cf70 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x1c0bac0;
 .timescale -9 -12;
P_0x1c0d1d0 .param/l "i" 0 4 54, +C4<0100>;
L_0x1df2040/d .functor AND 1, L_0x1df2100, L_0x1df2370, C4<1>, C4<1>;
L_0x1df2040 .delay 1 (30000,30000,30000) L_0x1df2040/d;
v0x1c0d290_0 .net *"_s0", 0 0, L_0x1df2100;  1 drivers
v0x1c0d370_0 .net *"_s1", 0 0, L_0x1df2370;  1 drivers
S_0x1c0d450 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x1c0bac0;
 .timescale -9 -12;
P_0x1c0d660 .param/l "i" 0 4 54, +C4<0101>;
L_0x1df2410/d .functor AND 1, L_0x1df2480, L_0x1df25e0, C4<1>, C4<1>;
L_0x1df2410 .delay 1 (30000,30000,30000) L_0x1df2410/d;
v0x1c0d720_0 .net *"_s0", 0 0, L_0x1df2480;  1 drivers
v0x1c0d800_0 .net *"_s1", 0 0, L_0x1df25e0;  1 drivers
S_0x1c0d8e0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x1c0bac0;
 .timescale -9 -12;
P_0x1c0daf0 .param/l "i" 0 4 54, +C4<0110>;
L_0x1df2740/d .functor AND 1, L_0x1df2800, L_0x1df2960, C4<1>, C4<1>;
L_0x1df2740 .delay 1 (30000,30000,30000) L_0x1df2740/d;
v0x1c0dbb0_0 .net *"_s0", 0 0, L_0x1df2800;  1 drivers
v0x1c0dc90_0 .net *"_s1", 0 0, L_0x1df2960;  1 drivers
S_0x1c0dd70 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x1c0bac0;
 .timescale -9 -12;
P_0x1c0df80 .param/l "i" 0 4 54, +C4<0111>;
L_0x1df26d0/d .functor AND 1, L_0x1df2e10, L_0x1df3000, C4<1>, C4<1>;
L_0x1df26d0 .delay 1 (30000,30000,30000) L_0x1df26d0/d;
v0x1c0e040_0 .net *"_s0", 0 0, L_0x1df2e10;  1 drivers
v0x1c0e120_0 .net *"_s1", 0 0, L_0x1df3000;  1 drivers
S_0x1c0ece0 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x1c0b870;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1df4a50/d .functor OR 1, L_0x1df4b10, L_0x1df4cc0, C4<0>, C4<0>;
L_0x1df4a50 .delay 1 (30000,30000,30000) L_0x1df4a50/d;
v0x1c10830_0 .net *"_s10", 0 0, L_0x1df4b10;  1 drivers
v0x1c10910_0 .net *"_s12", 0 0, L_0x1df4cc0;  1 drivers
v0x1c109f0_0 .net "in", 7 0, L_0x1df2a50;  alias, 1 drivers
v0x1c10ac0_0 .net "ors", 1 0, L_0x1df4870;  1 drivers
v0x1c10b80_0 .net "out", 0 0, L_0x1df4a50;  alias, 1 drivers
L_0x1df3c40 .part L_0x1df2a50, 0, 4;
L_0x1df4870 .concat8 [ 1 1 0 0], L_0x1df3930, L_0x1df4560;
L_0x1df49b0 .part L_0x1df2a50, 4, 4;
L_0x1df4b10 .part L_0x1df4870, 0, 1;
L_0x1df4cc0 .part L_0x1df4870, 1, 1;
S_0x1c0eea0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1c0ece0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1df30f0/d .functor OR 1, L_0x1df31b0, L_0x1df3310, C4<0>, C4<0>;
L_0x1df30f0 .delay 1 (30000,30000,30000) L_0x1df30f0/d;
L_0x1df3540/d .functor OR 1, L_0x1df3650, L_0x1df37b0, C4<0>, C4<0>;
L_0x1df3540 .delay 1 (30000,30000,30000) L_0x1df3540/d;
L_0x1df3930/d .functor OR 1, L_0x1df39a0, L_0x1df3b50, C4<0>, C4<0>;
L_0x1df3930 .delay 1 (30000,30000,30000) L_0x1df3930/d;
v0x1c0f0f0_0 .net *"_s0", 0 0, L_0x1df30f0;  1 drivers
v0x1c0f1f0_0 .net *"_s10", 0 0, L_0x1df3650;  1 drivers
v0x1c0f2d0_0 .net *"_s12", 0 0, L_0x1df37b0;  1 drivers
v0x1c0f390_0 .net *"_s14", 0 0, L_0x1df39a0;  1 drivers
v0x1c0f470_0 .net *"_s16", 0 0, L_0x1df3b50;  1 drivers
v0x1c0f5a0_0 .net *"_s3", 0 0, L_0x1df31b0;  1 drivers
v0x1c0f680_0 .net *"_s5", 0 0, L_0x1df3310;  1 drivers
v0x1c0f760_0 .net *"_s6", 0 0, L_0x1df3540;  1 drivers
v0x1c0f840_0 .net "in", 3 0, L_0x1df3c40;  1 drivers
v0x1c0f9b0_0 .net "ors", 1 0, L_0x1df3450;  1 drivers
v0x1c0fa90_0 .net "out", 0 0, L_0x1df3930;  1 drivers
L_0x1df31b0 .part L_0x1df3c40, 0, 1;
L_0x1df3310 .part L_0x1df3c40, 1, 1;
L_0x1df3450 .concat8 [ 1 1 0 0], L_0x1df30f0, L_0x1df3540;
L_0x1df3650 .part L_0x1df3c40, 2, 1;
L_0x1df37b0 .part L_0x1df3c40, 3, 1;
L_0x1df39a0 .part L_0x1df3450, 0, 1;
L_0x1df3b50 .part L_0x1df3450, 1, 1;
S_0x1c0fbb0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1c0ece0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1df3d70/d .functor OR 1, L_0x1df3de0, L_0x1df3f40, C4<0>, C4<0>;
L_0x1df3d70 .delay 1 (30000,30000,30000) L_0x1df3d70/d;
L_0x1df4170/d .functor OR 1, L_0x1df4280, L_0x1df43e0, C4<0>, C4<0>;
L_0x1df4170 .delay 1 (30000,30000,30000) L_0x1df4170/d;
L_0x1df4560/d .functor OR 1, L_0x1df45d0, L_0x1df4780, C4<0>, C4<0>;
L_0x1df4560 .delay 1 (30000,30000,30000) L_0x1df4560/d;
v0x1c0fd70_0 .net *"_s0", 0 0, L_0x1df3d70;  1 drivers
v0x1c0fe70_0 .net *"_s10", 0 0, L_0x1df4280;  1 drivers
v0x1c0ff50_0 .net *"_s12", 0 0, L_0x1df43e0;  1 drivers
v0x1c10010_0 .net *"_s14", 0 0, L_0x1df45d0;  1 drivers
v0x1c100f0_0 .net *"_s16", 0 0, L_0x1df4780;  1 drivers
v0x1c10220_0 .net *"_s3", 0 0, L_0x1df3de0;  1 drivers
v0x1c10300_0 .net *"_s5", 0 0, L_0x1df3f40;  1 drivers
v0x1c103e0_0 .net *"_s6", 0 0, L_0x1df4170;  1 drivers
v0x1c104c0_0 .net "in", 3 0, L_0x1df49b0;  1 drivers
v0x1c10630_0 .net "ors", 1 0, L_0x1df4080;  1 drivers
v0x1c10710_0 .net "out", 0 0, L_0x1df4560;  1 drivers
L_0x1df3de0 .part L_0x1df49b0, 0, 1;
L_0x1df3f40 .part L_0x1df49b0, 1, 1;
L_0x1df4080 .concat8 [ 1 1 0 0], L_0x1df3d70, L_0x1df4170;
L_0x1df4280 .part L_0x1df49b0, 2, 1;
L_0x1df43e0 .part L_0x1df49b0, 3, 1;
L_0x1df45d0 .part L_0x1df4080, 0, 1;
L_0x1df4780 .part L_0x1df4080, 1, 1;
S_0x1c11020 .scope module, "sltGate" "slt" 4 142, 4 101 0, S_0x1c04910;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x1df0300/d .functor XNOR 1, L_0x1df88f0, L_0x1deeeb0, C4<0>, C4<0>;
L_0x1df0300 .delay 1 (20000,20000,20000) L_0x1df0300/d;
L_0x1df0570/d .functor AND 1, L_0x1df88f0, L_0x1def1f0, C4<1>, C4<1>;
L_0x1df0570 .delay 1 (30000,30000,30000) L_0x1df0570/d;
L_0x1df05e0/d .functor AND 1, L_0x1df0300, L_0x1deef50, C4<1>, C4<1>;
L_0x1df05e0 .delay 1 (30000,30000,30000) L_0x1df05e0/d;
L_0x1df0740/d .functor OR 1, L_0x1df05e0, L_0x1df0570, C4<0>, C4<0>;
L_0x1df0740 .delay 1 (30000,30000,30000) L_0x1df0740/d;
v0x1c112d0_0 .net "a", 0 0, L_0x1df88f0;  alias, 1 drivers
v0x1c113c0_0 .net "a_", 0 0, L_0x1def090;  alias, 1 drivers
v0x1c11480_0 .net "b", 0 0, L_0x1deeeb0;  alias, 1 drivers
v0x1c11570_0 .net "b_", 0 0, L_0x1def1f0;  alias, 1 drivers
v0x1c11610_0 .net "carryin", 0 0, L_0x1deef50;  alias, 1 drivers
v0x1c11750_0 .net "eq", 0 0, L_0x1df0300;  1 drivers
v0x1c11810_0 .net "lt", 0 0, L_0x1df0570;  1 drivers
v0x1c118d0_0 .net "out", 0 0, L_0x1df0740;  1 drivers
v0x1c11990_0 .net "w0", 0 0, L_0x1df05e0;  1 drivers
S_0x1c11be0 .scope module, "sub" "fullAdder" 4 140, 4 85 0, S_0x1c04910;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1df00e0/d .functor OR 1, L_0x1defbe0, L_0x1c12e40, C4<0>, C4<0>;
L_0x1df00e0 .delay 1 (30000,30000,30000) L_0x1df00e0/d;
v0x1c129d0_0 .net "a", 0 0, L_0x1df88f0;  alias, 1 drivers
v0x1c12b20_0 .net "b", 0 0, L_0x1def1f0;  alias, 1 drivers
v0x1c12be0_0 .net "c1", 0 0, L_0x1defbe0;  1 drivers
v0x1c12c80_0 .net "c2", 0 0, L_0x1c12e40;  1 drivers
v0x1c12d50_0 .net "carryin", 0 0, L_0x1deef50;  alias, 1 drivers
v0x1c12ed0_0 .net "carryout", 0 0, L_0x1df00e0;  1 drivers
v0x1c12f70_0 .net "s1", 0 0, L_0x1defb20;  1 drivers
v0x1c13010_0 .net "sum", 0 0, L_0x1defd40;  1 drivers
S_0x1c11e30 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1c11be0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1defb20/d .functor XOR 1, L_0x1df88f0, L_0x1def1f0, C4<0>, C4<0>;
L_0x1defb20 .delay 1 (30000,30000,30000) L_0x1defb20/d;
L_0x1defbe0/d .functor AND 1, L_0x1df88f0, L_0x1def1f0, C4<1>, C4<1>;
L_0x1defbe0 .delay 1 (30000,30000,30000) L_0x1defbe0/d;
v0x1c12090_0 .net "a", 0 0, L_0x1df88f0;  alias, 1 drivers
v0x1c12150_0 .net "b", 0 0, L_0x1def1f0;  alias, 1 drivers
v0x1c12210_0 .net "carryout", 0 0, L_0x1defbe0;  alias, 1 drivers
v0x1c122b0_0 .net "sum", 0 0, L_0x1defb20;  alias, 1 drivers
S_0x1c123e0 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1c11be0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1defd40/d .functor XOR 1, L_0x1defb20, L_0x1deef50, C4<0>, C4<0>;
L_0x1defd40 .delay 1 (30000,30000,30000) L_0x1defd40/d;
L_0x1c12e40/d .functor AND 1, L_0x1defb20, L_0x1deef50, C4<1>, C4<1>;
L_0x1c12e40 .delay 1 (30000,30000,30000) L_0x1c12e40/d;
v0x1c12640_0 .net "a", 0 0, L_0x1defb20;  alias, 1 drivers
v0x1c12710_0 .net "b", 0 0, L_0x1deef50;  alias, 1 drivers
v0x1c127b0_0 .net "carryout", 0 0, L_0x1c12e40;  alias, 1 drivers
v0x1c12880_0 .net "sum", 0 0, L_0x1defd40;  alias, 1 drivers
S_0x1c14430 .scope generate, "genblk2" "genblk2" 3 45, 3 45 0, S_0x1c04640;
 .timescale -9 -12;
L_0x7f72592daeb8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f72592daf00 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1df8990/d .functor OR 1, L_0x7f72592daeb8, L_0x7f72592daf00, C4<0>, C4<0>;
L_0x1df8990 .delay 1 (30000,30000,30000) L_0x1df8990/d;
v0x1c14620_0 .net/2u *"_s0", 0 0, L_0x7f72592daeb8;  1 drivers
v0x1c14700_0 .net/2u *"_s2", 0 0, L_0x7f72592daf00;  1 drivers
S_0x1c147e0 .scope generate, "alu_slices[14]" "alu_slices[14]" 3 37, 3 37 0, S_0x1a570b0;
 .timescale -9 -12;
P_0x1c149f0 .param/l "i" 0 3 37, +C4<01110>;
S_0x1c14ab0 .scope module, "alu1_inst" "alu1" 3 38, 4 124 0, S_0x1c147e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x1df8ca0/d .functor NOT 1, L_0x1e024d0, C4<0>, C4<0>, C4<0>;
L_0x1df8ca0 .delay 1 (10000,10000,10000) L_0x1df8ca0/d;
L_0x1df8e00/d .functor NOT 1, L_0x1db4230, C4<0>, C4<0>, C4<0>;
L_0x1df8e00 .delay 1 (10000,10000,10000) L_0x1df8e00/d;
L_0x1df9e50/d .functor XOR 1, L_0x1e024d0, L_0x1db4230, C4<0>, C4<0>;
L_0x1df9e50 .delay 1 (30000,30000,30000) L_0x1df9e50/d;
L_0x7f72592daf48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f72592daf90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1dfa3f0/d .functor OR 1, L_0x7f72592daf48, L_0x7f72592daf90, C4<0>, C4<0>;
L_0x1dfa3f0 .delay 1 (30000,30000,30000) L_0x1dfa3f0/d;
L_0x1dfa5f0/d .functor AND 1, L_0x1e024d0, L_0x1db4230, C4<1>, C4<1>;
L_0x1dfa5f0 .delay 1 (30000,30000,30000) L_0x1dfa5f0/d;
L_0x1dfa6b0/d .functor NAND 1, L_0x1e024d0, L_0x1db4230, C4<1>, C4<1>;
L_0x1dfa6b0 .delay 1 (20000,20000,20000) L_0x1dfa6b0/d;
L_0x1dfa810/d .functor XOR 1, L_0x1e024d0, L_0x1db4230, C4<0>, C4<0>;
L_0x1dfa810 .delay 1 (20000,20000,20000) L_0x1dfa810/d;
L_0x1dfacc0/d .functor OR 1, L_0x1e024d0, L_0x1db4230, C4<0>, C4<0>;
L_0x1dfacc0 .delay 1 (30000,30000,30000) L_0x1dfacc0/d;
L_0x1e023d0/d .functor NOT 1, L_0x1dfe630, C4<0>, C4<0>, C4<0>;
L_0x1e023d0 .delay 1 (10000,10000,10000) L_0x1e023d0/d;
v0x1c231e0_0 .net "A", 0 0, L_0x1e024d0;  1 drivers
v0x1c232a0_0 .net "A_", 0 0, L_0x1df8ca0;  1 drivers
v0x1c23360_0 .net "B", 0 0, L_0x1db4230;  1 drivers
v0x1c23430_0 .net "B_", 0 0, L_0x1df8e00;  1 drivers
v0x1c234d0_0 .net *"_s12", 0 0, L_0x1dfa3f0;  1 drivers
v0x1c235c0_0 .net/2s *"_s14", 0 0, L_0x7f72592daf48;  1 drivers
v0x1c23680_0 .net/2s *"_s16", 0 0, L_0x7f72592daf90;  1 drivers
v0x1c23760_0 .net *"_s18", 0 0, L_0x1dfa5f0;  1 drivers
v0x1c23840_0 .net *"_s20", 0 0, L_0x1dfa6b0;  1 drivers
v0x1c239b0_0 .net *"_s22", 0 0, L_0x1dfa810;  1 drivers
v0x1c23a90_0 .net *"_s24", 0 0, L_0x1dfacc0;  1 drivers
o0x7f7259376d28 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x1c23b70_0 name=_s30
o0x7f7259376d58 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0x1c23c50_0 name=_s32
v0x1c23d30_0 .net *"_s8", 0 0, L_0x1df9e50;  1 drivers
v0x1c23e10_0 .net "carryin", 0 0, L_0x1db43e0;  1 drivers
v0x1c23eb0_0 .net "carryout", 0 0, L_0x1e02070;  1 drivers
v0x1c23f50_0 .net "carryouts", 7 0, L_0x1ec0250;  1 drivers
v0x1c24100_0 .net "command", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1c241a0_0 .net "result", 0 0, L_0x1dfe630;  1 drivers
v0x1c24290_0 .net "results", 7 0, L_0x1dfaa90;  1 drivers
v0x1c243a0_0 .net "zero", 0 0, L_0x1e023d0;  1 drivers
LS_0x1dfaa90_0_0 .concat8 [ 1 1 1 1], L_0x1df9320, L_0x1df9950, L_0x1df9e50, L_0x1dfa3f0;
LS_0x1dfaa90_0_4 .concat8 [ 1 1 1 1], L_0x1dfa5f0, L_0x1dfa6b0, L_0x1dfa810, L_0x1dfacc0;
L_0x1dfaa90 .concat8 [ 4 4 0 0], LS_0x1dfaa90_0_0, LS_0x1dfaa90_0_4;
LS_0x1ec0250_0_0 .concat [ 1 1 1 1], L_0x1df95d0, L_0x1df9cf0, o0x7f7259376d28, L_0x1dfa240;
LS_0x1ec0250_0_4 .concat [ 4 0 0 0], o0x7f7259376d58;
L_0x1ec0250 .concat [ 4 4 0 0], LS_0x1ec0250_0_0, LS_0x1ec0250_0_4;
S_0x1c14d30 .scope module, "adder" "fullAdder" 4 139, 4 85 0, S_0x1c14ab0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1df95d0/d .functor OR 1, L_0x1df90b0, L_0x1df9470, C4<0>, C4<0>;
L_0x1df95d0 .delay 1 (30000,30000,30000) L_0x1df95d0/d;
v0x1c15b60_0 .net "a", 0 0, L_0x1e024d0;  alias, 1 drivers
v0x1c15c20_0 .net "b", 0 0, L_0x1db4230;  alias, 1 drivers
v0x1c15cf0_0 .net "c1", 0 0, L_0x1df90b0;  1 drivers
v0x1c15df0_0 .net "c2", 0 0, L_0x1df9470;  1 drivers
v0x1c15ec0_0 .net "carryin", 0 0, L_0x1db43e0;  alias, 1 drivers
v0x1c15fb0_0 .net "carryout", 0 0, L_0x1df95d0;  1 drivers
v0x1c16050_0 .net "s1", 0 0, L_0x1df8ff0;  1 drivers
v0x1c16140_0 .net "sum", 0 0, L_0x1df9320;  1 drivers
S_0x1c14fa0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1c14d30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1df8ff0/d .functor XOR 1, L_0x1e024d0, L_0x1db4230, C4<0>, C4<0>;
L_0x1df8ff0 .delay 1 (30000,30000,30000) L_0x1df8ff0/d;
L_0x1df90b0/d .functor AND 1, L_0x1e024d0, L_0x1db4230, C4<1>, C4<1>;
L_0x1df90b0 .delay 1 (30000,30000,30000) L_0x1df90b0/d;
v0x1c15200_0 .net "a", 0 0, L_0x1e024d0;  alias, 1 drivers
v0x1c152e0_0 .net "b", 0 0, L_0x1db4230;  alias, 1 drivers
v0x1c153a0_0 .net "carryout", 0 0, L_0x1df90b0;  alias, 1 drivers
v0x1c15440_0 .net "sum", 0 0, L_0x1df8ff0;  alias, 1 drivers
S_0x1c15580 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1c14d30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1df9320/d .functor XOR 1, L_0x1df8ff0, L_0x1db43e0, C4<0>, C4<0>;
L_0x1df9320 .delay 1 (30000,30000,30000) L_0x1df9320/d;
L_0x1df9470/d .functor AND 1, L_0x1df8ff0, L_0x1db43e0, C4<1>, C4<1>;
L_0x1df9470 .delay 1 (30000,30000,30000) L_0x1df9470/d;
v0x1c157e0_0 .net "a", 0 0, L_0x1df8ff0;  alias, 1 drivers
v0x1c15880_0 .net "b", 0 0, L_0x1db43e0;  alias, 1 drivers
v0x1c15920_0 .net "carryout", 0 0, L_0x1df9470;  alias, 1 drivers
v0x1c159f0_0 .net "sum", 0 0, L_0x1df9320;  alias, 1 drivers
S_0x1c16210 .scope module, "cMux" "unaryMultiplexor" 4 149, 4 69 0, S_0x1c14ab0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1c1b600_0 .net "ands", 7 0, L_0x1e00070;  1 drivers
v0x1c1b710_0 .net "in", 7 0, L_0x1ec0250;  alias, 1 drivers
v0x1c1b7d0_0 .net "out", 0 0, L_0x1e02070;  alias, 1 drivers
v0x1c1b8a0_0 .net "sel", 7 0, v0x1d6daa0_0;  alias, 1 drivers
S_0x1c16430 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x1c16210;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x1c18b60_0 .net "A", 7 0, L_0x1ec0250;  alias, 1 drivers
v0x1c18c60_0 .net "B", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1c18d20_0 .net *"_s0", 0 0, L_0x1dfe990;  1 drivers
v0x1c18de0_0 .net *"_s12", 0 0, L_0x1dff300;  1 drivers
v0x1c18ec0_0 .net *"_s16", 0 0, L_0x1dff660;  1 drivers
v0x1c18ff0_0 .net *"_s20", 0 0, L_0x1dff970;  1 drivers
v0x1c190d0_0 .net *"_s24", 0 0, L_0x1dffd60;  1 drivers
v0x1c191b0_0 .net *"_s28", 0 0, L_0x1dffcf0;  1 drivers
v0x1c19290_0 .net *"_s4", 0 0, L_0x1dfeca0;  1 drivers
v0x1c19400_0 .net *"_s8", 0 0, L_0x1dfeff0;  1 drivers
v0x1c194e0_0 .net "out", 7 0, L_0x1e00070;  alias, 1 drivers
L_0x1dfea50 .part L_0x1ec0250, 0, 1;
L_0x1dfebb0 .part v0x1d6daa0_0, 0, 1;
L_0x1dfed60 .part L_0x1ec0250, 1, 1;
L_0x1dfef50 .part v0x1d6daa0_0, 1, 1;
L_0x1dff0b0 .part L_0x1ec0250, 2, 1;
L_0x1dff210 .part v0x1d6daa0_0, 2, 1;
L_0x1dff3c0 .part L_0x1ec0250, 3, 1;
L_0x1dff520 .part v0x1d6daa0_0, 3, 1;
L_0x1dff720 .part L_0x1ec0250, 4, 1;
L_0x1dff880 .part v0x1d6daa0_0, 4, 1;
L_0x1dff9e0 .part L_0x1ec0250, 5, 1;
L_0x1dffc50 .part v0x1d6daa0_0, 5, 1;
L_0x1dffe20 .part L_0x1ec0250, 6, 1;
L_0x1dfff80 .part v0x1d6daa0_0, 6, 1;
LS_0x1e00070_0_0 .concat8 [ 1 1 1 1], L_0x1dfe990, L_0x1dfeca0, L_0x1dfeff0, L_0x1dff300;
LS_0x1e00070_0_4 .concat8 [ 1 1 1 1], L_0x1dff660, L_0x1dff970, L_0x1dffd60, L_0x1dffcf0;
L_0x1e00070 .concat8 [ 4 4 0 0], LS_0x1e00070_0_0, LS_0x1e00070_0_4;
L_0x1e00430 .part L_0x1ec0250, 7, 1;
L_0x1e00620 .part v0x1d6daa0_0, 7, 1;
S_0x1c16690 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x1c16430;
 .timescale -9 -12;
P_0x1c168a0 .param/l "i" 0 4 54, +C4<00>;
L_0x1dfe990/d .functor AND 1, L_0x1dfea50, L_0x1dfebb0, C4<1>, C4<1>;
L_0x1dfe990 .delay 1 (30000,30000,30000) L_0x1dfe990/d;
v0x1c16980_0 .net *"_s0", 0 0, L_0x1dfea50;  1 drivers
v0x1c16a60_0 .net *"_s1", 0 0, L_0x1dfebb0;  1 drivers
S_0x1c16b40 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x1c16430;
 .timescale -9 -12;
P_0x1c16d50 .param/l "i" 0 4 54, +C4<01>;
L_0x1dfeca0/d .functor AND 1, L_0x1dfed60, L_0x1dfef50, C4<1>, C4<1>;
L_0x1dfeca0 .delay 1 (30000,30000,30000) L_0x1dfeca0/d;
v0x1c16e10_0 .net *"_s0", 0 0, L_0x1dfed60;  1 drivers
v0x1c16ef0_0 .net *"_s1", 0 0, L_0x1dfef50;  1 drivers
S_0x1c16fd0 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x1c16430;
 .timescale -9 -12;
P_0x1c171e0 .param/l "i" 0 4 54, +C4<010>;
L_0x1dfeff0/d .functor AND 1, L_0x1dff0b0, L_0x1dff210, C4<1>, C4<1>;
L_0x1dfeff0 .delay 1 (30000,30000,30000) L_0x1dfeff0/d;
v0x1c17280_0 .net *"_s0", 0 0, L_0x1dff0b0;  1 drivers
v0x1c17360_0 .net *"_s1", 0 0, L_0x1dff210;  1 drivers
S_0x1c17440 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x1c16430;
 .timescale -9 -12;
P_0x1c17650 .param/l "i" 0 4 54, +C4<011>;
L_0x1dff300/d .functor AND 1, L_0x1dff3c0, L_0x1dff520, C4<1>, C4<1>;
L_0x1dff300 .delay 1 (30000,30000,30000) L_0x1dff300/d;
v0x1c17710_0 .net *"_s0", 0 0, L_0x1dff3c0;  1 drivers
v0x1c177f0_0 .net *"_s1", 0 0, L_0x1dff520;  1 drivers
S_0x1c178d0 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x1c16430;
 .timescale -9 -12;
P_0x1c17b30 .param/l "i" 0 4 54, +C4<0100>;
L_0x1dff660/d .functor AND 1, L_0x1dff720, L_0x1dff880, C4<1>, C4<1>;
L_0x1dff660 .delay 1 (30000,30000,30000) L_0x1dff660/d;
v0x1c17bf0_0 .net *"_s0", 0 0, L_0x1dff720;  1 drivers
v0x1c17cd0_0 .net *"_s1", 0 0, L_0x1dff880;  1 drivers
S_0x1c17db0 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x1c16430;
 .timescale -9 -12;
P_0x1c17fc0 .param/l "i" 0 4 54, +C4<0101>;
L_0x1dff970/d .functor AND 1, L_0x1dff9e0, L_0x1dffc50, C4<1>, C4<1>;
L_0x1dff970 .delay 1 (30000,30000,30000) L_0x1dff970/d;
v0x1c18080_0 .net *"_s0", 0 0, L_0x1dff9e0;  1 drivers
v0x1c18160_0 .net *"_s1", 0 0, L_0x1dffc50;  1 drivers
S_0x1c18240 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x1c16430;
 .timescale -9 -12;
P_0x1c18450 .param/l "i" 0 4 54, +C4<0110>;
L_0x1dffd60/d .functor AND 1, L_0x1dffe20, L_0x1dfff80, C4<1>, C4<1>;
L_0x1dffd60 .delay 1 (30000,30000,30000) L_0x1dffd60/d;
v0x1c18510_0 .net *"_s0", 0 0, L_0x1dffe20;  1 drivers
v0x1c185f0_0 .net *"_s1", 0 0, L_0x1dfff80;  1 drivers
S_0x1c186d0 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x1c16430;
 .timescale -9 -12;
P_0x1c188e0 .param/l "i" 0 4 54, +C4<0111>;
L_0x1dffcf0/d .functor AND 1, L_0x1e00430, L_0x1e00620, C4<1>, C4<1>;
L_0x1dffcf0 .delay 1 (30000,30000,30000) L_0x1dffcf0/d;
v0x1c189a0_0 .net *"_s0", 0 0, L_0x1e00430;  1 drivers
v0x1c18a80_0 .net *"_s1", 0 0, L_0x1e00620;  1 drivers
S_0x1c19640 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x1c16210;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1e02070/d .functor OR 1, L_0x1e02130, L_0x1e022e0, C4<0>, C4<0>;
L_0x1e02070 .delay 1 (30000,30000,30000) L_0x1e02070/d;
v0x1c1b190_0 .net *"_s10", 0 0, L_0x1e02130;  1 drivers
v0x1c1b270_0 .net *"_s12", 0 0, L_0x1e022e0;  1 drivers
v0x1c1b350_0 .net "in", 7 0, L_0x1e00070;  alias, 1 drivers
v0x1c1b420_0 .net "ors", 1 0, L_0x1e01e90;  1 drivers
v0x1c1b4e0_0 .net "out", 0 0, L_0x1e02070;  alias, 1 drivers
L_0x1e01260 .part L_0x1e00070, 0, 4;
L_0x1e01e90 .concat8 [ 1 1 0 0], L_0x1e00f50, L_0x1e01b80;
L_0x1e01fd0 .part L_0x1e00070, 4, 4;
L_0x1e02130 .part L_0x1e01e90, 0, 1;
L_0x1e022e0 .part L_0x1e01e90, 1, 1;
S_0x1c19800 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1c19640;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1e00710/d .functor OR 1, L_0x1e007d0, L_0x1e00930, C4<0>, C4<0>;
L_0x1e00710 .delay 1 (30000,30000,30000) L_0x1e00710/d;
L_0x1e00b60/d .functor OR 1, L_0x1e00c70, L_0x1e00dd0, C4<0>, C4<0>;
L_0x1e00b60 .delay 1 (30000,30000,30000) L_0x1e00b60/d;
L_0x1e00f50/d .functor OR 1, L_0x1e00fc0, L_0x1e01170, C4<0>, C4<0>;
L_0x1e00f50 .delay 1 (30000,30000,30000) L_0x1e00f50/d;
v0x1c19a50_0 .net *"_s0", 0 0, L_0x1e00710;  1 drivers
v0x1c19b50_0 .net *"_s10", 0 0, L_0x1e00c70;  1 drivers
v0x1c19c30_0 .net *"_s12", 0 0, L_0x1e00dd0;  1 drivers
v0x1c19cf0_0 .net *"_s14", 0 0, L_0x1e00fc0;  1 drivers
v0x1c19dd0_0 .net *"_s16", 0 0, L_0x1e01170;  1 drivers
v0x1c19f00_0 .net *"_s3", 0 0, L_0x1e007d0;  1 drivers
v0x1c19fe0_0 .net *"_s5", 0 0, L_0x1e00930;  1 drivers
v0x1c1a0c0_0 .net *"_s6", 0 0, L_0x1e00b60;  1 drivers
v0x1c1a1a0_0 .net "in", 3 0, L_0x1e01260;  1 drivers
v0x1c1a310_0 .net "ors", 1 0, L_0x1e00a70;  1 drivers
v0x1c1a3f0_0 .net "out", 0 0, L_0x1e00f50;  1 drivers
L_0x1e007d0 .part L_0x1e01260, 0, 1;
L_0x1e00930 .part L_0x1e01260, 1, 1;
L_0x1e00a70 .concat8 [ 1 1 0 0], L_0x1e00710, L_0x1e00b60;
L_0x1e00c70 .part L_0x1e01260, 2, 1;
L_0x1e00dd0 .part L_0x1e01260, 3, 1;
L_0x1e00fc0 .part L_0x1e00a70, 0, 1;
L_0x1e01170 .part L_0x1e00a70, 1, 1;
S_0x1c1a510 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1c19640;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1e01390/d .functor OR 1, L_0x1e01400, L_0x1e01560, C4<0>, C4<0>;
L_0x1e01390 .delay 1 (30000,30000,30000) L_0x1e01390/d;
L_0x1e01790/d .functor OR 1, L_0x1e018a0, L_0x1e01a00, C4<0>, C4<0>;
L_0x1e01790 .delay 1 (30000,30000,30000) L_0x1e01790/d;
L_0x1e01b80/d .functor OR 1, L_0x1e01bf0, L_0x1e01da0, C4<0>, C4<0>;
L_0x1e01b80 .delay 1 (30000,30000,30000) L_0x1e01b80/d;
v0x1c1a6d0_0 .net *"_s0", 0 0, L_0x1e01390;  1 drivers
v0x1c1a7d0_0 .net *"_s10", 0 0, L_0x1e018a0;  1 drivers
v0x1c1a8b0_0 .net *"_s12", 0 0, L_0x1e01a00;  1 drivers
v0x1c1a970_0 .net *"_s14", 0 0, L_0x1e01bf0;  1 drivers
v0x1c1aa50_0 .net *"_s16", 0 0, L_0x1e01da0;  1 drivers
v0x1c1ab80_0 .net *"_s3", 0 0, L_0x1e01400;  1 drivers
v0x1c1ac60_0 .net *"_s5", 0 0, L_0x1e01560;  1 drivers
v0x1c1ad40_0 .net *"_s6", 0 0, L_0x1e01790;  1 drivers
v0x1c1ae20_0 .net "in", 3 0, L_0x1e01fd0;  1 drivers
v0x1c1af90_0 .net "ors", 1 0, L_0x1e016a0;  1 drivers
v0x1c1b070_0 .net "out", 0 0, L_0x1e01b80;  1 drivers
L_0x1e01400 .part L_0x1e01fd0, 0, 1;
L_0x1e01560 .part L_0x1e01fd0, 1, 1;
L_0x1e016a0 .concat8 [ 1 1 0 0], L_0x1e01390, L_0x1e01790;
L_0x1e018a0 .part L_0x1e01fd0, 2, 1;
L_0x1e01a00 .part L_0x1e01fd0, 3, 1;
L_0x1e01bf0 .part L_0x1e016a0, 0, 1;
L_0x1e01da0 .part L_0x1e016a0, 1, 1;
S_0x1c1b980 .scope module, "resMux" "unaryMultiplexor" 4 148, 4 69 0, S_0x1c14ab0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1c20db0_0 .net "ands", 7 0, L_0x1dfc630;  1 drivers
v0x1c20ec0_0 .net "in", 7 0, L_0x1dfaa90;  alias, 1 drivers
v0x1c20f80_0 .net "out", 0 0, L_0x1dfe630;  alias, 1 drivers
v0x1c21050_0 .net "sel", 7 0, v0x1d6daa0_0;  alias, 1 drivers
S_0x1c1bbd0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x1c1b980;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x1c1e310_0 .net "A", 7 0, L_0x1dfaa90;  alias, 1 drivers
v0x1c1e410_0 .net "B", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1c1e4d0_0 .net *"_s0", 0 0, L_0x1dfae20;  1 drivers
v0x1c1e590_0 .net *"_s12", 0 0, L_0x1dfb7e0;  1 drivers
v0x1c1e670_0 .net *"_s16", 0 0, L_0x1dfbb40;  1 drivers
v0x1c1e7a0_0 .net *"_s20", 0 0, L_0x1dfbf70;  1 drivers
v0x1c1e880_0 .net *"_s24", 0 0, L_0x1dfc2a0;  1 drivers
v0x1c1e960_0 .net *"_s28", 0 0, L_0x1dfc230;  1 drivers
v0x1c1ea40_0 .net *"_s4", 0 0, L_0x1dfb1c0;  1 drivers
v0x1c1ebb0_0 .net *"_s8", 0 0, L_0x1dfb4d0;  1 drivers
v0x1c1ec90_0 .net "out", 7 0, L_0x1dfc630;  alias, 1 drivers
L_0x1dfaf30 .part L_0x1dfaa90, 0, 1;
L_0x1dfb120 .part v0x1d6daa0_0, 0, 1;
L_0x1dfb280 .part L_0x1dfaa90, 1, 1;
L_0x1dfb3e0 .part v0x1d6daa0_0, 1, 1;
L_0x1dfb590 .part L_0x1dfaa90, 2, 1;
L_0x1dfb6f0 .part v0x1d6daa0_0, 2, 1;
L_0x1dfb8a0 .part L_0x1dfaa90, 3, 1;
L_0x1dfba00 .part v0x1d6daa0_0, 3, 1;
L_0x1dfbc00 .part L_0x1dfaa90, 4, 1;
L_0x1dfbe70 .part v0x1d6daa0_0, 4, 1;
L_0x1dfbfe0 .part L_0x1dfaa90, 5, 1;
L_0x1dfc140 .part v0x1d6daa0_0, 5, 1;
L_0x1dfc360 .part L_0x1dfaa90, 6, 1;
L_0x1dfc4c0 .part v0x1d6daa0_0, 6, 1;
LS_0x1dfc630_0_0 .concat8 [ 1 1 1 1], L_0x1dfae20, L_0x1dfb1c0, L_0x1dfb4d0, L_0x1dfb7e0;
LS_0x1dfc630_0_4 .concat8 [ 1 1 1 1], L_0x1dfbb40, L_0x1dfbf70, L_0x1dfc2a0, L_0x1dfc230;
L_0x1dfc630 .concat8 [ 4 4 0 0], LS_0x1dfc630_0_0, LS_0x1dfc630_0_4;
L_0x1dfc9f0 .part L_0x1dfaa90, 7, 1;
L_0x1dfcbe0 .part v0x1d6daa0_0, 7, 1;
S_0x1c1be10 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x1c1bbd0;
 .timescale -9 -12;
P_0x1c1c020 .param/l "i" 0 4 54, +C4<00>;
L_0x1dfae20/d .functor AND 1, L_0x1dfaf30, L_0x1dfb120, C4<1>, C4<1>;
L_0x1dfae20 .delay 1 (30000,30000,30000) L_0x1dfae20/d;
v0x1c1c100_0 .net *"_s0", 0 0, L_0x1dfaf30;  1 drivers
v0x1c1c1e0_0 .net *"_s1", 0 0, L_0x1dfb120;  1 drivers
S_0x1c1c2c0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x1c1bbd0;
 .timescale -9 -12;
P_0x1c1c4d0 .param/l "i" 0 4 54, +C4<01>;
L_0x1dfb1c0/d .functor AND 1, L_0x1dfb280, L_0x1dfb3e0, C4<1>, C4<1>;
L_0x1dfb1c0 .delay 1 (30000,30000,30000) L_0x1dfb1c0/d;
v0x1c1c590_0 .net *"_s0", 0 0, L_0x1dfb280;  1 drivers
v0x1c1c670_0 .net *"_s1", 0 0, L_0x1dfb3e0;  1 drivers
S_0x1c1c750 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x1c1bbd0;
 .timescale -9 -12;
P_0x1c1c990 .param/l "i" 0 4 54, +C4<010>;
L_0x1dfb4d0/d .functor AND 1, L_0x1dfb590, L_0x1dfb6f0, C4<1>, C4<1>;
L_0x1dfb4d0 .delay 1 (30000,30000,30000) L_0x1dfb4d0/d;
v0x1c1ca30_0 .net *"_s0", 0 0, L_0x1dfb590;  1 drivers
v0x1c1cb10_0 .net *"_s1", 0 0, L_0x1dfb6f0;  1 drivers
S_0x1c1cbf0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x1c1bbd0;
 .timescale -9 -12;
P_0x1c1ce00 .param/l "i" 0 4 54, +C4<011>;
L_0x1dfb7e0/d .functor AND 1, L_0x1dfb8a0, L_0x1dfba00, C4<1>, C4<1>;
L_0x1dfb7e0 .delay 1 (30000,30000,30000) L_0x1dfb7e0/d;
v0x1c1cec0_0 .net *"_s0", 0 0, L_0x1dfb8a0;  1 drivers
v0x1c1cfa0_0 .net *"_s1", 0 0, L_0x1dfba00;  1 drivers
S_0x1c1d080 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x1c1bbd0;
 .timescale -9 -12;
P_0x1c1d2e0 .param/l "i" 0 4 54, +C4<0100>;
L_0x1dfbb40/d .functor AND 1, L_0x1dfbc00, L_0x1dfbe70, C4<1>, C4<1>;
L_0x1dfbb40 .delay 1 (30000,30000,30000) L_0x1dfbb40/d;
v0x1c1d3a0_0 .net *"_s0", 0 0, L_0x1dfbc00;  1 drivers
v0x1c1d480_0 .net *"_s1", 0 0, L_0x1dfbe70;  1 drivers
S_0x1c1d560 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x1c1bbd0;
 .timescale -9 -12;
P_0x1c1d770 .param/l "i" 0 4 54, +C4<0101>;
L_0x1dfbf70/d .functor AND 1, L_0x1dfbfe0, L_0x1dfc140, C4<1>, C4<1>;
L_0x1dfbf70 .delay 1 (30000,30000,30000) L_0x1dfbf70/d;
v0x1c1d830_0 .net *"_s0", 0 0, L_0x1dfbfe0;  1 drivers
v0x1c1d910_0 .net *"_s1", 0 0, L_0x1dfc140;  1 drivers
S_0x1c1d9f0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x1c1bbd0;
 .timescale -9 -12;
P_0x1c1dc00 .param/l "i" 0 4 54, +C4<0110>;
L_0x1dfc2a0/d .functor AND 1, L_0x1dfc360, L_0x1dfc4c0, C4<1>, C4<1>;
L_0x1dfc2a0 .delay 1 (30000,30000,30000) L_0x1dfc2a0/d;
v0x1c1dcc0_0 .net *"_s0", 0 0, L_0x1dfc360;  1 drivers
v0x1c1dda0_0 .net *"_s1", 0 0, L_0x1dfc4c0;  1 drivers
S_0x1c1de80 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x1c1bbd0;
 .timescale -9 -12;
P_0x1c1e090 .param/l "i" 0 4 54, +C4<0111>;
L_0x1dfc230/d .functor AND 1, L_0x1dfc9f0, L_0x1dfcbe0, C4<1>, C4<1>;
L_0x1dfc230 .delay 1 (30000,30000,30000) L_0x1dfc230/d;
v0x1c1e150_0 .net *"_s0", 0 0, L_0x1dfc9f0;  1 drivers
v0x1c1e230_0 .net *"_s1", 0 0, L_0x1dfcbe0;  1 drivers
S_0x1c1edf0 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x1c1b980;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1dfe630/d .functor OR 1, L_0x1dfe6f0, L_0x1dfe8a0, C4<0>, C4<0>;
L_0x1dfe630 .delay 1 (30000,30000,30000) L_0x1dfe630/d;
v0x1c20940_0 .net *"_s10", 0 0, L_0x1dfe6f0;  1 drivers
v0x1c20a20_0 .net *"_s12", 0 0, L_0x1dfe8a0;  1 drivers
v0x1c20b00_0 .net "in", 7 0, L_0x1dfc630;  alias, 1 drivers
v0x1c20bd0_0 .net "ors", 1 0, L_0x1dfe450;  1 drivers
v0x1c20c90_0 .net "out", 0 0, L_0x1dfe630;  alias, 1 drivers
L_0x1dfd820 .part L_0x1dfc630, 0, 4;
L_0x1dfe450 .concat8 [ 1 1 0 0], L_0x1dfd510, L_0x1dfe140;
L_0x1dfe590 .part L_0x1dfc630, 4, 4;
L_0x1dfe6f0 .part L_0x1dfe450, 0, 1;
L_0x1dfe8a0 .part L_0x1dfe450, 1, 1;
S_0x1c1efb0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1c1edf0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1dfccd0/d .functor OR 1, L_0x1dfcd90, L_0x1dfcef0, C4<0>, C4<0>;
L_0x1dfccd0 .delay 1 (30000,30000,30000) L_0x1dfccd0/d;
L_0x1dfd120/d .functor OR 1, L_0x1dfd230, L_0x1dfd390, C4<0>, C4<0>;
L_0x1dfd120 .delay 1 (30000,30000,30000) L_0x1dfd120/d;
L_0x1dfd510/d .functor OR 1, L_0x1dfd580, L_0x1dfd730, C4<0>, C4<0>;
L_0x1dfd510 .delay 1 (30000,30000,30000) L_0x1dfd510/d;
v0x1c1f200_0 .net *"_s0", 0 0, L_0x1dfccd0;  1 drivers
v0x1c1f300_0 .net *"_s10", 0 0, L_0x1dfd230;  1 drivers
v0x1c1f3e0_0 .net *"_s12", 0 0, L_0x1dfd390;  1 drivers
v0x1c1f4a0_0 .net *"_s14", 0 0, L_0x1dfd580;  1 drivers
v0x1c1f580_0 .net *"_s16", 0 0, L_0x1dfd730;  1 drivers
v0x1c1f6b0_0 .net *"_s3", 0 0, L_0x1dfcd90;  1 drivers
v0x1c1f790_0 .net *"_s5", 0 0, L_0x1dfcef0;  1 drivers
v0x1c1f870_0 .net *"_s6", 0 0, L_0x1dfd120;  1 drivers
v0x1c1f950_0 .net "in", 3 0, L_0x1dfd820;  1 drivers
v0x1c1fac0_0 .net "ors", 1 0, L_0x1dfd030;  1 drivers
v0x1c1fba0_0 .net "out", 0 0, L_0x1dfd510;  1 drivers
L_0x1dfcd90 .part L_0x1dfd820, 0, 1;
L_0x1dfcef0 .part L_0x1dfd820, 1, 1;
L_0x1dfd030 .concat8 [ 1 1 0 0], L_0x1dfccd0, L_0x1dfd120;
L_0x1dfd230 .part L_0x1dfd820, 2, 1;
L_0x1dfd390 .part L_0x1dfd820, 3, 1;
L_0x1dfd580 .part L_0x1dfd030, 0, 1;
L_0x1dfd730 .part L_0x1dfd030, 1, 1;
S_0x1c1fcc0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1c1edf0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1dfd950/d .functor OR 1, L_0x1dfd9c0, L_0x1dfdb20, C4<0>, C4<0>;
L_0x1dfd950 .delay 1 (30000,30000,30000) L_0x1dfd950/d;
L_0x1dfdd50/d .functor OR 1, L_0x1dfde60, L_0x1dfdfc0, C4<0>, C4<0>;
L_0x1dfdd50 .delay 1 (30000,30000,30000) L_0x1dfdd50/d;
L_0x1dfe140/d .functor OR 1, L_0x1dfe1b0, L_0x1dfe360, C4<0>, C4<0>;
L_0x1dfe140 .delay 1 (30000,30000,30000) L_0x1dfe140/d;
v0x1c1fe80_0 .net *"_s0", 0 0, L_0x1dfd950;  1 drivers
v0x1c1ff80_0 .net *"_s10", 0 0, L_0x1dfde60;  1 drivers
v0x1c20060_0 .net *"_s12", 0 0, L_0x1dfdfc0;  1 drivers
v0x1c20120_0 .net *"_s14", 0 0, L_0x1dfe1b0;  1 drivers
v0x1c20200_0 .net *"_s16", 0 0, L_0x1dfe360;  1 drivers
v0x1c20330_0 .net *"_s3", 0 0, L_0x1dfd9c0;  1 drivers
v0x1c20410_0 .net *"_s5", 0 0, L_0x1dfdb20;  1 drivers
v0x1c204f0_0 .net *"_s6", 0 0, L_0x1dfdd50;  1 drivers
v0x1c205d0_0 .net "in", 3 0, L_0x1dfe590;  1 drivers
v0x1c20740_0 .net "ors", 1 0, L_0x1dfdc60;  1 drivers
v0x1c20820_0 .net "out", 0 0, L_0x1dfe140;  1 drivers
L_0x1dfd9c0 .part L_0x1dfe590, 0, 1;
L_0x1dfdb20 .part L_0x1dfe590, 1, 1;
L_0x1dfdc60 .concat8 [ 1 1 0 0], L_0x1dfd950, L_0x1dfdd50;
L_0x1dfde60 .part L_0x1dfe590, 2, 1;
L_0x1dfdfc0 .part L_0x1dfe590, 3, 1;
L_0x1dfe1b0 .part L_0x1dfdc60, 0, 1;
L_0x1dfe360 .part L_0x1dfdc60, 1, 1;
S_0x1c21130 .scope module, "sltGate" "slt" 4 142, 4 101 0, S_0x1c14ab0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x1de8d90/d .functor XNOR 1, L_0x1e024d0, L_0x1db4230, C4<0>, C4<0>;
L_0x1de8d90 .delay 1 (20000,20000,20000) L_0x1de8d90/d;
L_0x1dfa020/d .functor AND 1, L_0x1e024d0, L_0x1df8e00, C4<1>, C4<1>;
L_0x1dfa020 .delay 1 (30000,30000,30000) L_0x1dfa020/d;
L_0x1dfa0e0/d .functor AND 1, L_0x1de8d90, L_0x1db43e0, C4<1>, C4<1>;
L_0x1dfa0e0 .delay 1 (30000,30000,30000) L_0x1dfa0e0/d;
L_0x1dfa240/d .functor OR 1, L_0x1dfa0e0, L_0x1dfa020, C4<0>, C4<0>;
L_0x1dfa240 .delay 1 (30000,30000,30000) L_0x1dfa240/d;
v0x1c213e0_0 .net "a", 0 0, L_0x1e024d0;  alias, 1 drivers
v0x1c214d0_0 .net "a_", 0 0, L_0x1df8ca0;  alias, 1 drivers
v0x1c21590_0 .net "b", 0 0, L_0x1db4230;  alias, 1 drivers
v0x1c21680_0 .net "b_", 0 0, L_0x1df8e00;  alias, 1 drivers
v0x1c21720_0 .net "carryin", 0 0, L_0x1db43e0;  alias, 1 drivers
v0x1c21860_0 .net "eq", 0 0, L_0x1de8d90;  1 drivers
v0x1c21920_0 .net "lt", 0 0, L_0x1dfa020;  1 drivers
v0x1c219e0_0 .net "out", 0 0, L_0x1dfa240;  1 drivers
v0x1c21aa0_0 .net "w0", 0 0, L_0x1dfa0e0;  1 drivers
S_0x1c21cf0 .scope module, "sub" "fullAdder" 4 140, 4 85 0, S_0x1c14ab0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1df9cf0/d .functor OR 1, L_0x1df97f0, L_0x1c22f50, C4<0>, C4<0>;
L_0x1df9cf0 .delay 1 (30000,30000,30000) L_0x1df9cf0/d;
v0x1c22ae0_0 .net "a", 0 0, L_0x1e024d0;  alias, 1 drivers
v0x1c22c30_0 .net "b", 0 0, L_0x1df8e00;  alias, 1 drivers
v0x1c22cf0_0 .net "c1", 0 0, L_0x1df97f0;  1 drivers
v0x1c22d90_0 .net "c2", 0 0, L_0x1c22f50;  1 drivers
v0x1c22e60_0 .net "carryin", 0 0, L_0x1db43e0;  alias, 1 drivers
v0x1c22fe0_0 .net "carryout", 0 0, L_0x1df9cf0;  1 drivers
v0x1c23080_0 .net "s1", 0 0, L_0x1df9730;  1 drivers
v0x1c23120_0 .net "sum", 0 0, L_0x1df9950;  1 drivers
S_0x1c21f40 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1c21cf0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1df9730/d .functor XOR 1, L_0x1e024d0, L_0x1df8e00, C4<0>, C4<0>;
L_0x1df9730 .delay 1 (30000,30000,30000) L_0x1df9730/d;
L_0x1df97f0/d .functor AND 1, L_0x1e024d0, L_0x1df8e00, C4<1>, C4<1>;
L_0x1df97f0 .delay 1 (30000,30000,30000) L_0x1df97f0/d;
v0x1c221a0_0 .net "a", 0 0, L_0x1e024d0;  alias, 1 drivers
v0x1c22260_0 .net "b", 0 0, L_0x1df8e00;  alias, 1 drivers
v0x1c22320_0 .net "carryout", 0 0, L_0x1df97f0;  alias, 1 drivers
v0x1c223c0_0 .net "sum", 0 0, L_0x1df9730;  alias, 1 drivers
S_0x1c224f0 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1c21cf0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1df9950/d .functor XOR 1, L_0x1df9730, L_0x1db43e0, C4<0>, C4<0>;
L_0x1df9950 .delay 1 (30000,30000,30000) L_0x1df9950/d;
L_0x1c22f50/d .functor AND 1, L_0x1df9730, L_0x1db43e0, C4<1>, C4<1>;
L_0x1c22f50 .delay 1 (30000,30000,30000) L_0x1c22f50/d;
v0x1c22750_0 .net "a", 0 0, L_0x1df9730;  alias, 1 drivers
v0x1c22820_0 .net "b", 0 0, L_0x1db43e0;  alias, 1 drivers
v0x1c228c0_0 .net "carryout", 0 0, L_0x1c22f50;  alias, 1 drivers
v0x1c22990_0 .net "sum", 0 0, L_0x1df9950;  alias, 1 drivers
S_0x1c24540 .scope generate, "genblk2" "genblk2" 3 45, 3 45 0, S_0x1c147e0;
 .timescale -9 -12;
L_0x7f72592dafd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f72592db020 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1e02570/d .functor OR 1, L_0x7f72592dafd8, L_0x7f72592db020, C4<0>, C4<0>;
L_0x1e02570 .delay 1 (30000,30000,30000) L_0x1e02570/d;
v0x1c24730_0 .net/2u *"_s0", 0 0, L_0x7f72592dafd8;  1 drivers
v0x1c24810_0 .net/2u *"_s2", 0 0, L_0x7f72592db020;  1 drivers
S_0x1c248f0 .scope generate, "alu_slices[15]" "alu_slices[15]" 3 37, 3 37 0, S_0x1a570b0;
 .timescale -9 -12;
P_0x1c24b00 .param/l "i" 0 3 37, +C4<01111>;
S_0x1c24bc0 .scope module, "alu1_inst" "alu1" 3 38, 4 124 0, S_0x1c248f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x1df8aa0/d .functor NOT 1, L_0x1e0c2e0, C4<0>, C4<0>, C4<0>;
L_0x1df8aa0 .delay 1 (10000,10000,10000) L_0x1df8aa0/d;
L_0x1e02c10/d .functor NOT 1, L_0x1e02a50, C4<0>, C4<0>, C4<0>;
L_0x1e02c10 .delay 1 (10000,10000,10000) L_0x1e02c10/d;
L_0x1e03b50/d .functor XOR 1, L_0x1e0c2e0, L_0x1e02a50, C4<0>, C4<0>;
L_0x1e03b50 .delay 1 (30000,30000,30000) L_0x1e03b50/d;
L_0x7f72592db068 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f72592db0b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1e04200/d .functor OR 1, L_0x7f72592db068, L_0x7f72592db0b0, C4<0>, C4<0>;
L_0x1e04200 .delay 1 (30000,30000,30000) L_0x1e04200/d;
L_0x1e04400/d .functor AND 1, L_0x1e0c2e0, L_0x1e02a50, C4<1>, C4<1>;
L_0x1e04400 .delay 1 (30000,30000,30000) L_0x1e04400/d;
L_0x1e044c0/d .functor NAND 1, L_0x1e0c2e0, L_0x1e02a50, C4<1>, C4<1>;
L_0x1e044c0 .delay 1 (20000,20000,20000) L_0x1e044c0/d;
L_0x1e04620/d .functor XOR 1, L_0x1e0c2e0, L_0x1e02a50, C4<0>, C4<0>;
L_0x1e04620 .delay 1 (20000,20000,20000) L_0x1e04620/d;
L_0x1e04ad0/d .functor OR 1, L_0x1e0c2e0, L_0x1e02a50, C4<0>, C4<0>;
L_0x1e04ad0 .delay 1 (30000,30000,30000) L_0x1e04ad0/d;
L_0x1e0c1e0/d .functor NOT 1, L_0x1e08440, C4<0>, C4<0>, C4<0>;
L_0x1e0c1e0 .delay 1 (10000,10000,10000) L_0x1e0c1e0/d;
v0x1c332f0_0 .net "A", 0 0, L_0x1e0c2e0;  1 drivers
v0x1c333b0_0 .net "A_", 0 0, L_0x1df8aa0;  1 drivers
v0x1c33470_0 .net "B", 0 0, L_0x1e02a50;  1 drivers
v0x1c33540_0 .net "B_", 0 0, L_0x1e02c10;  1 drivers
v0x1c335e0_0 .net *"_s12", 0 0, L_0x1e04200;  1 drivers
v0x1c336d0_0 .net/2s *"_s14", 0 0, L_0x7f72592db068;  1 drivers
v0x1c33790_0 .net/2s *"_s16", 0 0, L_0x7f72592db0b0;  1 drivers
v0x1c33870_0 .net *"_s18", 0 0, L_0x1e04400;  1 drivers
v0x1c33950_0 .net *"_s20", 0 0, L_0x1e044c0;  1 drivers
v0x1c33ac0_0 .net *"_s22", 0 0, L_0x1e04620;  1 drivers
v0x1c33ba0_0 .net *"_s24", 0 0, L_0x1e04ad0;  1 drivers
o0x7f7259379278 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x1c33c80_0 name=_s30
o0x7f72593792a8 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0x1c33d60_0 name=_s32
v0x1c33e40_0 .net *"_s8", 0 0, L_0x1e03b50;  1 drivers
v0x1c33f20_0 .net "carryin", 0 0, L_0x1e02af0;  1 drivers
v0x1c33fc0_0 .net "carryout", 0 0, L_0x1e0be80;  1 drivers
v0x1c34060_0 .net "carryouts", 7 0, L_0x1ec0420;  1 drivers
v0x1c34210_0 .net "command", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1c342b0_0 .net "result", 0 0, L_0x1e08440;  1 drivers
v0x1c343a0_0 .net "results", 7 0, L_0x1e048a0;  1 drivers
v0x1c344b0_0 .net "zero", 0 0, L_0x1e0c1e0;  1 drivers
LS_0x1e048a0_0_0 .concat8 [ 1 1 1 1], L_0x1e03070, L_0x1e036a0, L_0x1e03b50, L_0x1e04200;
LS_0x1e048a0_0_4 .concat8 [ 1 1 1 1], L_0x1e04400, L_0x1e044c0, L_0x1e04620, L_0x1e04ad0;
L_0x1e048a0 .concat8 [ 4 4 0 0], LS_0x1e048a0_0_0, LS_0x1e048a0_0_4;
LS_0x1ec0420_0_0 .concat [ 1 1 1 1], L_0x1e03320, L_0x1e039f0, o0x7f7259379278, L_0x1e04050;
LS_0x1ec0420_0_4 .concat [ 4 0 0 0], o0x7f72593792a8;
L_0x1ec0420 .concat [ 4 4 0 0], LS_0x1ec0420_0_0, LS_0x1ec0420_0_4;
S_0x1c24e40 .scope module, "adder" "fullAdder" 4 139, 4 85 0, S_0x1c24bc0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1e03320/d .functor OR 1, L_0x1e02e00, L_0x1e031c0, C4<0>, C4<0>;
L_0x1e03320 .delay 1 (30000,30000,30000) L_0x1e03320/d;
v0x1c25c70_0 .net "a", 0 0, L_0x1e0c2e0;  alias, 1 drivers
v0x1c25d30_0 .net "b", 0 0, L_0x1e02a50;  alias, 1 drivers
v0x1c25e00_0 .net "c1", 0 0, L_0x1e02e00;  1 drivers
v0x1c25f00_0 .net "c2", 0 0, L_0x1e031c0;  1 drivers
v0x1c25fd0_0 .net "carryin", 0 0, L_0x1e02af0;  alias, 1 drivers
v0x1c260c0_0 .net "carryout", 0 0, L_0x1e03320;  1 drivers
v0x1c26160_0 .net "s1", 0 0, L_0x1dfc5b0;  1 drivers
v0x1c26250_0 .net "sum", 0 0, L_0x1e03070;  1 drivers
S_0x1c250b0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1c24e40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1dfc5b0/d .functor XOR 1, L_0x1e0c2e0, L_0x1e02a50, C4<0>, C4<0>;
L_0x1dfc5b0 .delay 1 (30000,30000,30000) L_0x1dfc5b0/d;
L_0x1e02e00/d .functor AND 1, L_0x1e0c2e0, L_0x1e02a50, C4<1>, C4<1>;
L_0x1e02e00 .delay 1 (30000,30000,30000) L_0x1e02e00/d;
v0x1c25310_0 .net "a", 0 0, L_0x1e0c2e0;  alias, 1 drivers
v0x1c253f0_0 .net "b", 0 0, L_0x1e02a50;  alias, 1 drivers
v0x1c254b0_0 .net "carryout", 0 0, L_0x1e02e00;  alias, 1 drivers
v0x1c25550_0 .net "sum", 0 0, L_0x1dfc5b0;  alias, 1 drivers
S_0x1c25690 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1c24e40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1e03070/d .functor XOR 1, L_0x1dfc5b0, L_0x1e02af0, C4<0>, C4<0>;
L_0x1e03070 .delay 1 (30000,30000,30000) L_0x1e03070/d;
L_0x1e031c0/d .functor AND 1, L_0x1dfc5b0, L_0x1e02af0, C4<1>, C4<1>;
L_0x1e031c0 .delay 1 (30000,30000,30000) L_0x1e031c0/d;
v0x1c258f0_0 .net "a", 0 0, L_0x1dfc5b0;  alias, 1 drivers
v0x1c25990_0 .net "b", 0 0, L_0x1e02af0;  alias, 1 drivers
v0x1c25a30_0 .net "carryout", 0 0, L_0x1e031c0;  alias, 1 drivers
v0x1c25b00_0 .net "sum", 0 0, L_0x1e03070;  alias, 1 drivers
S_0x1c26320 .scope module, "cMux" "unaryMultiplexor" 4 149, 4 69 0, S_0x1c24bc0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1c2b710_0 .net "ands", 7 0, L_0x1e09e80;  1 drivers
v0x1c2b820_0 .net "in", 7 0, L_0x1ec0420;  alias, 1 drivers
v0x1c2b8e0_0 .net "out", 0 0, L_0x1e0be80;  alias, 1 drivers
v0x1c2b9b0_0 .net "sel", 7 0, v0x1d6daa0_0;  alias, 1 drivers
S_0x1c26540 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x1c26320;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x1c28c70_0 .net "A", 7 0, L_0x1ec0420;  alias, 1 drivers
v0x1c28d70_0 .net "B", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1c28e30_0 .net *"_s0", 0 0, L_0x1e087a0;  1 drivers
v0x1c28ef0_0 .net *"_s12", 0 0, L_0x1e09110;  1 drivers
v0x1c28fd0_0 .net *"_s16", 0 0, L_0x1e09470;  1 drivers
v0x1c29100_0 .net *"_s20", 0 0, L_0x1e09780;  1 drivers
v0x1c291e0_0 .net *"_s24", 0 0, L_0x1e09b70;  1 drivers
v0x1c292c0_0 .net *"_s28", 0 0, L_0x1e09b00;  1 drivers
v0x1c293a0_0 .net *"_s4", 0 0, L_0x1e08ab0;  1 drivers
v0x1c29510_0 .net *"_s8", 0 0, L_0x1e08e00;  1 drivers
v0x1c295f0_0 .net "out", 7 0, L_0x1e09e80;  alias, 1 drivers
L_0x1e08860 .part L_0x1ec0420, 0, 1;
L_0x1e089c0 .part v0x1d6daa0_0, 0, 1;
L_0x1e08b70 .part L_0x1ec0420, 1, 1;
L_0x1e08d60 .part v0x1d6daa0_0, 1, 1;
L_0x1e08ec0 .part L_0x1ec0420, 2, 1;
L_0x1e09020 .part v0x1d6daa0_0, 2, 1;
L_0x1e091d0 .part L_0x1ec0420, 3, 1;
L_0x1e09330 .part v0x1d6daa0_0, 3, 1;
L_0x1e09530 .part L_0x1ec0420, 4, 1;
L_0x1e09690 .part v0x1d6daa0_0, 4, 1;
L_0x1e097f0 .part L_0x1ec0420, 5, 1;
L_0x1e09a60 .part v0x1d6daa0_0, 5, 1;
L_0x1e09c30 .part L_0x1ec0420, 6, 1;
L_0x1e09d90 .part v0x1d6daa0_0, 6, 1;
LS_0x1e09e80_0_0 .concat8 [ 1 1 1 1], L_0x1e087a0, L_0x1e08ab0, L_0x1e08e00, L_0x1e09110;
LS_0x1e09e80_0_4 .concat8 [ 1 1 1 1], L_0x1e09470, L_0x1e09780, L_0x1e09b70, L_0x1e09b00;
L_0x1e09e80 .concat8 [ 4 4 0 0], LS_0x1e09e80_0_0, LS_0x1e09e80_0_4;
L_0x1e0a240 .part L_0x1ec0420, 7, 1;
L_0x1e0a430 .part v0x1d6daa0_0, 7, 1;
S_0x1c267a0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x1c26540;
 .timescale -9 -12;
P_0x1c269b0 .param/l "i" 0 4 54, +C4<00>;
L_0x1e087a0/d .functor AND 1, L_0x1e08860, L_0x1e089c0, C4<1>, C4<1>;
L_0x1e087a0 .delay 1 (30000,30000,30000) L_0x1e087a0/d;
v0x1c26a90_0 .net *"_s0", 0 0, L_0x1e08860;  1 drivers
v0x1c26b70_0 .net *"_s1", 0 0, L_0x1e089c0;  1 drivers
S_0x1c26c50 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x1c26540;
 .timescale -9 -12;
P_0x1c26e60 .param/l "i" 0 4 54, +C4<01>;
L_0x1e08ab0/d .functor AND 1, L_0x1e08b70, L_0x1e08d60, C4<1>, C4<1>;
L_0x1e08ab0 .delay 1 (30000,30000,30000) L_0x1e08ab0/d;
v0x1c26f20_0 .net *"_s0", 0 0, L_0x1e08b70;  1 drivers
v0x1c27000_0 .net *"_s1", 0 0, L_0x1e08d60;  1 drivers
S_0x1c270e0 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x1c26540;
 .timescale -9 -12;
P_0x1c272f0 .param/l "i" 0 4 54, +C4<010>;
L_0x1e08e00/d .functor AND 1, L_0x1e08ec0, L_0x1e09020, C4<1>, C4<1>;
L_0x1e08e00 .delay 1 (30000,30000,30000) L_0x1e08e00/d;
v0x1c27390_0 .net *"_s0", 0 0, L_0x1e08ec0;  1 drivers
v0x1c27470_0 .net *"_s1", 0 0, L_0x1e09020;  1 drivers
S_0x1c27550 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x1c26540;
 .timescale -9 -12;
P_0x1c27760 .param/l "i" 0 4 54, +C4<011>;
L_0x1e09110/d .functor AND 1, L_0x1e091d0, L_0x1e09330, C4<1>, C4<1>;
L_0x1e09110 .delay 1 (30000,30000,30000) L_0x1e09110/d;
v0x1c27820_0 .net *"_s0", 0 0, L_0x1e091d0;  1 drivers
v0x1c27900_0 .net *"_s1", 0 0, L_0x1e09330;  1 drivers
S_0x1c279e0 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x1c26540;
 .timescale -9 -12;
P_0x1c27c40 .param/l "i" 0 4 54, +C4<0100>;
L_0x1e09470/d .functor AND 1, L_0x1e09530, L_0x1e09690, C4<1>, C4<1>;
L_0x1e09470 .delay 1 (30000,30000,30000) L_0x1e09470/d;
v0x1c27d00_0 .net *"_s0", 0 0, L_0x1e09530;  1 drivers
v0x1c27de0_0 .net *"_s1", 0 0, L_0x1e09690;  1 drivers
S_0x1c27ec0 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x1c26540;
 .timescale -9 -12;
P_0x1c280d0 .param/l "i" 0 4 54, +C4<0101>;
L_0x1e09780/d .functor AND 1, L_0x1e097f0, L_0x1e09a60, C4<1>, C4<1>;
L_0x1e09780 .delay 1 (30000,30000,30000) L_0x1e09780/d;
v0x1c28190_0 .net *"_s0", 0 0, L_0x1e097f0;  1 drivers
v0x1c28270_0 .net *"_s1", 0 0, L_0x1e09a60;  1 drivers
S_0x1c28350 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x1c26540;
 .timescale -9 -12;
P_0x1c28560 .param/l "i" 0 4 54, +C4<0110>;
L_0x1e09b70/d .functor AND 1, L_0x1e09c30, L_0x1e09d90, C4<1>, C4<1>;
L_0x1e09b70 .delay 1 (30000,30000,30000) L_0x1e09b70/d;
v0x1c28620_0 .net *"_s0", 0 0, L_0x1e09c30;  1 drivers
v0x1c28700_0 .net *"_s1", 0 0, L_0x1e09d90;  1 drivers
S_0x1c287e0 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x1c26540;
 .timescale -9 -12;
P_0x1c289f0 .param/l "i" 0 4 54, +C4<0111>;
L_0x1e09b00/d .functor AND 1, L_0x1e0a240, L_0x1e0a430, C4<1>, C4<1>;
L_0x1e09b00 .delay 1 (30000,30000,30000) L_0x1e09b00/d;
v0x1c28ab0_0 .net *"_s0", 0 0, L_0x1e0a240;  1 drivers
v0x1c28b90_0 .net *"_s1", 0 0, L_0x1e0a430;  1 drivers
S_0x1c29750 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x1c26320;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1e0be80/d .functor OR 1, L_0x1e0bf40, L_0x1e0c0f0, C4<0>, C4<0>;
L_0x1e0be80 .delay 1 (30000,30000,30000) L_0x1e0be80/d;
v0x1c2b2a0_0 .net *"_s10", 0 0, L_0x1e0bf40;  1 drivers
v0x1c2b380_0 .net *"_s12", 0 0, L_0x1e0c0f0;  1 drivers
v0x1c2b460_0 .net "in", 7 0, L_0x1e09e80;  alias, 1 drivers
v0x1c2b530_0 .net "ors", 1 0, L_0x1e0bca0;  1 drivers
v0x1c2b5f0_0 .net "out", 0 0, L_0x1e0be80;  alias, 1 drivers
L_0x1e0b070 .part L_0x1e09e80, 0, 4;
L_0x1e0bca0 .concat8 [ 1 1 0 0], L_0x1e0ad60, L_0x1e0b990;
L_0x1e0bde0 .part L_0x1e09e80, 4, 4;
L_0x1e0bf40 .part L_0x1e0bca0, 0, 1;
L_0x1e0c0f0 .part L_0x1e0bca0, 1, 1;
S_0x1c29910 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1c29750;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1e0a520/d .functor OR 1, L_0x1e0a5e0, L_0x1e0a740, C4<0>, C4<0>;
L_0x1e0a520 .delay 1 (30000,30000,30000) L_0x1e0a520/d;
L_0x1e0a970/d .functor OR 1, L_0x1e0aa80, L_0x1e0abe0, C4<0>, C4<0>;
L_0x1e0a970 .delay 1 (30000,30000,30000) L_0x1e0a970/d;
L_0x1e0ad60/d .functor OR 1, L_0x1e0add0, L_0x1e0af80, C4<0>, C4<0>;
L_0x1e0ad60 .delay 1 (30000,30000,30000) L_0x1e0ad60/d;
v0x1c29b60_0 .net *"_s0", 0 0, L_0x1e0a520;  1 drivers
v0x1c29c60_0 .net *"_s10", 0 0, L_0x1e0aa80;  1 drivers
v0x1c29d40_0 .net *"_s12", 0 0, L_0x1e0abe0;  1 drivers
v0x1c29e00_0 .net *"_s14", 0 0, L_0x1e0add0;  1 drivers
v0x1c29ee0_0 .net *"_s16", 0 0, L_0x1e0af80;  1 drivers
v0x1c2a010_0 .net *"_s3", 0 0, L_0x1e0a5e0;  1 drivers
v0x1c2a0f0_0 .net *"_s5", 0 0, L_0x1e0a740;  1 drivers
v0x1c2a1d0_0 .net *"_s6", 0 0, L_0x1e0a970;  1 drivers
v0x1c2a2b0_0 .net "in", 3 0, L_0x1e0b070;  1 drivers
v0x1c2a420_0 .net "ors", 1 0, L_0x1e0a880;  1 drivers
v0x1c2a500_0 .net "out", 0 0, L_0x1e0ad60;  1 drivers
L_0x1e0a5e0 .part L_0x1e0b070, 0, 1;
L_0x1e0a740 .part L_0x1e0b070, 1, 1;
L_0x1e0a880 .concat8 [ 1 1 0 0], L_0x1e0a520, L_0x1e0a970;
L_0x1e0aa80 .part L_0x1e0b070, 2, 1;
L_0x1e0abe0 .part L_0x1e0b070, 3, 1;
L_0x1e0add0 .part L_0x1e0a880, 0, 1;
L_0x1e0af80 .part L_0x1e0a880, 1, 1;
S_0x1c2a620 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1c29750;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1e0b1a0/d .functor OR 1, L_0x1e0b210, L_0x1e0b370, C4<0>, C4<0>;
L_0x1e0b1a0 .delay 1 (30000,30000,30000) L_0x1e0b1a0/d;
L_0x1e0b5a0/d .functor OR 1, L_0x1e0b6b0, L_0x1e0b810, C4<0>, C4<0>;
L_0x1e0b5a0 .delay 1 (30000,30000,30000) L_0x1e0b5a0/d;
L_0x1e0b990/d .functor OR 1, L_0x1e0ba00, L_0x1e0bbb0, C4<0>, C4<0>;
L_0x1e0b990 .delay 1 (30000,30000,30000) L_0x1e0b990/d;
v0x1c2a7e0_0 .net *"_s0", 0 0, L_0x1e0b1a0;  1 drivers
v0x1c2a8e0_0 .net *"_s10", 0 0, L_0x1e0b6b0;  1 drivers
v0x1c2a9c0_0 .net *"_s12", 0 0, L_0x1e0b810;  1 drivers
v0x1c2aa80_0 .net *"_s14", 0 0, L_0x1e0ba00;  1 drivers
v0x1c2ab60_0 .net *"_s16", 0 0, L_0x1e0bbb0;  1 drivers
v0x1c2ac90_0 .net *"_s3", 0 0, L_0x1e0b210;  1 drivers
v0x1c2ad70_0 .net *"_s5", 0 0, L_0x1e0b370;  1 drivers
v0x1c2ae50_0 .net *"_s6", 0 0, L_0x1e0b5a0;  1 drivers
v0x1c2af30_0 .net "in", 3 0, L_0x1e0bde0;  1 drivers
v0x1c2b0a0_0 .net "ors", 1 0, L_0x1e0b4b0;  1 drivers
v0x1c2b180_0 .net "out", 0 0, L_0x1e0b990;  1 drivers
L_0x1e0b210 .part L_0x1e0bde0, 0, 1;
L_0x1e0b370 .part L_0x1e0bde0, 1, 1;
L_0x1e0b4b0 .concat8 [ 1 1 0 0], L_0x1e0b1a0, L_0x1e0b5a0;
L_0x1e0b6b0 .part L_0x1e0bde0, 2, 1;
L_0x1e0b810 .part L_0x1e0bde0, 3, 1;
L_0x1e0ba00 .part L_0x1e0b4b0, 0, 1;
L_0x1e0bbb0 .part L_0x1e0b4b0, 1, 1;
S_0x1c2ba90 .scope module, "resMux" "unaryMultiplexor" 4 148, 4 69 0, S_0x1c24bc0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1c30ec0_0 .net "ands", 7 0, L_0x1e06440;  1 drivers
v0x1c30fd0_0 .net "in", 7 0, L_0x1e048a0;  alias, 1 drivers
v0x1c31090_0 .net "out", 0 0, L_0x1e08440;  alias, 1 drivers
v0x1c31160_0 .net "sel", 7 0, v0x1d6daa0_0;  alias, 1 drivers
S_0x1c2bce0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x1c2ba90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x1c2e420_0 .net "A", 7 0, L_0x1e048a0;  alias, 1 drivers
v0x1c2e520_0 .net "B", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1c2e5e0_0 .net *"_s0", 0 0, L_0x1e04c30;  1 drivers
v0x1c2e6a0_0 .net *"_s12", 0 0, L_0x1e055f0;  1 drivers
v0x1c2e780_0 .net *"_s16", 0 0, L_0x1e05950;  1 drivers
v0x1c2e8b0_0 .net *"_s20", 0 0, L_0x1e05d80;  1 drivers
v0x1c2e990_0 .net *"_s24", 0 0, L_0x1e060b0;  1 drivers
v0x1c2ea70_0 .net *"_s28", 0 0, L_0x1e06040;  1 drivers
v0x1c2eb50_0 .net *"_s4", 0 0, L_0x1e04fd0;  1 drivers
v0x1c2ecc0_0 .net *"_s8", 0 0, L_0x1e052e0;  1 drivers
v0x1c2eda0_0 .net "out", 7 0, L_0x1e06440;  alias, 1 drivers
L_0x1e04d40 .part L_0x1e048a0, 0, 1;
L_0x1e04f30 .part v0x1d6daa0_0, 0, 1;
L_0x1e05090 .part L_0x1e048a0, 1, 1;
L_0x1e051f0 .part v0x1d6daa0_0, 1, 1;
L_0x1e053a0 .part L_0x1e048a0, 2, 1;
L_0x1e05500 .part v0x1d6daa0_0, 2, 1;
L_0x1e056b0 .part L_0x1e048a0, 3, 1;
L_0x1e05810 .part v0x1d6daa0_0, 3, 1;
L_0x1e05a10 .part L_0x1e048a0, 4, 1;
L_0x1e05c80 .part v0x1d6daa0_0, 4, 1;
L_0x1e05df0 .part L_0x1e048a0, 5, 1;
L_0x1e05f50 .part v0x1d6daa0_0, 5, 1;
L_0x1e06170 .part L_0x1e048a0, 6, 1;
L_0x1e062d0 .part v0x1d6daa0_0, 6, 1;
LS_0x1e06440_0_0 .concat8 [ 1 1 1 1], L_0x1e04c30, L_0x1e04fd0, L_0x1e052e0, L_0x1e055f0;
LS_0x1e06440_0_4 .concat8 [ 1 1 1 1], L_0x1e05950, L_0x1e05d80, L_0x1e060b0, L_0x1e06040;
L_0x1e06440 .concat8 [ 4 4 0 0], LS_0x1e06440_0_0, LS_0x1e06440_0_4;
L_0x1e06800 .part L_0x1e048a0, 7, 1;
L_0x1e069f0 .part v0x1d6daa0_0, 7, 1;
S_0x1c2bf20 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x1c2bce0;
 .timescale -9 -12;
P_0x1c2c130 .param/l "i" 0 4 54, +C4<00>;
L_0x1e04c30/d .functor AND 1, L_0x1e04d40, L_0x1e04f30, C4<1>, C4<1>;
L_0x1e04c30 .delay 1 (30000,30000,30000) L_0x1e04c30/d;
v0x1c2c210_0 .net *"_s0", 0 0, L_0x1e04d40;  1 drivers
v0x1c2c2f0_0 .net *"_s1", 0 0, L_0x1e04f30;  1 drivers
S_0x1c2c3d0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x1c2bce0;
 .timescale -9 -12;
P_0x1c2c5e0 .param/l "i" 0 4 54, +C4<01>;
L_0x1e04fd0/d .functor AND 1, L_0x1e05090, L_0x1e051f0, C4<1>, C4<1>;
L_0x1e04fd0 .delay 1 (30000,30000,30000) L_0x1e04fd0/d;
v0x1c2c6a0_0 .net *"_s0", 0 0, L_0x1e05090;  1 drivers
v0x1c2c780_0 .net *"_s1", 0 0, L_0x1e051f0;  1 drivers
S_0x1c2c860 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x1c2bce0;
 .timescale -9 -12;
P_0x1c2caa0 .param/l "i" 0 4 54, +C4<010>;
L_0x1e052e0/d .functor AND 1, L_0x1e053a0, L_0x1e05500, C4<1>, C4<1>;
L_0x1e052e0 .delay 1 (30000,30000,30000) L_0x1e052e0/d;
v0x1c2cb40_0 .net *"_s0", 0 0, L_0x1e053a0;  1 drivers
v0x1c2cc20_0 .net *"_s1", 0 0, L_0x1e05500;  1 drivers
S_0x1c2cd00 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x1c2bce0;
 .timescale -9 -12;
P_0x1c2cf10 .param/l "i" 0 4 54, +C4<011>;
L_0x1e055f0/d .functor AND 1, L_0x1e056b0, L_0x1e05810, C4<1>, C4<1>;
L_0x1e055f0 .delay 1 (30000,30000,30000) L_0x1e055f0/d;
v0x1c2cfd0_0 .net *"_s0", 0 0, L_0x1e056b0;  1 drivers
v0x1c2d0b0_0 .net *"_s1", 0 0, L_0x1e05810;  1 drivers
S_0x1c2d190 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x1c2bce0;
 .timescale -9 -12;
P_0x1c2d3f0 .param/l "i" 0 4 54, +C4<0100>;
L_0x1e05950/d .functor AND 1, L_0x1e05a10, L_0x1e05c80, C4<1>, C4<1>;
L_0x1e05950 .delay 1 (30000,30000,30000) L_0x1e05950/d;
v0x1c2d4b0_0 .net *"_s0", 0 0, L_0x1e05a10;  1 drivers
v0x1c2d590_0 .net *"_s1", 0 0, L_0x1e05c80;  1 drivers
S_0x1c2d670 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x1c2bce0;
 .timescale -9 -12;
P_0x1c2d880 .param/l "i" 0 4 54, +C4<0101>;
L_0x1e05d80/d .functor AND 1, L_0x1e05df0, L_0x1e05f50, C4<1>, C4<1>;
L_0x1e05d80 .delay 1 (30000,30000,30000) L_0x1e05d80/d;
v0x1c2d940_0 .net *"_s0", 0 0, L_0x1e05df0;  1 drivers
v0x1c2da20_0 .net *"_s1", 0 0, L_0x1e05f50;  1 drivers
S_0x1c2db00 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x1c2bce0;
 .timescale -9 -12;
P_0x1c2dd10 .param/l "i" 0 4 54, +C4<0110>;
L_0x1e060b0/d .functor AND 1, L_0x1e06170, L_0x1e062d0, C4<1>, C4<1>;
L_0x1e060b0 .delay 1 (30000,30000,30000) L_0x1e060b0/d;
v0x1c2ddd0_0 .net *"_s0", 0 0, L_0x1e06170;  1 drivers
v0x1c2deb0_0 .net *"_s1", 0 0, L_0x1e062d0;  1 drivers
S_0x1c2df90 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x1c2bce0;
 .timescale -9 -12;
P_0x1c2e180 .param/l "i" 0 4 54, +C4<0111>;
L_0x1e06040/d .functor AND 1, L_0x1e06800, L_0x1e069f0, C4<1>, C4<1>;
L_0x1e06040 .delay 1 (30000,30000,30000) L_0x1e06040/d;
v0x1c2e260_0 .net *"_s0", 0 0, L_0x1e06800;  1 drivers
v0x1c2e340_0 .net *"_s1", 0 0, L_0x1e069f0;  1 drivers
S_0x1c2ef00 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x1c2ba90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1e08440/d .functor OR 1, L_0x1e08500, L_0x1e086b0, C4<0>, C4<0>;
L_0x1e08440 .delay 1 (30000,30000,30000) L_0x1e08440/d;
v0x1c30a50_0 .net *"_s10", 0 0, L_0x1e08500;  1 drivers
v0x1c30b30_0 .net *"_s12", 0 0, L_0x1e086b0;  1 drivers
v0x1c30c10_0 .net "in", 7 0, L_0x1e06440;  alias, 1 drivers
v0x1c30ce0_0 .net "ors", 1 0, L_0x1e08260;  1 drivers
v0x1c30da0_0 .net "out", 0 0, L_0x1e08440;  alias, 1 drivers
L_0x1e07630 .part L_0x1e06440, 0, 4;
L_0x1e08260 .concat8 [ 1 1 0 0], L_0x1e07320, L_0x1e07f50;
L_0x1e083a0 .part L_0x1e06440, 4, 4;
L_0x1e08500 .part L_0x1e08260, 0, 1;
L_0x1e086b0 .part L_0x1e08260, 1, 1;
S_0x1c2f0c0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1c2ef00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1e06ae0/d .functor OR 1, L_0x1e06ba0, L_0x1e06d00, C4<0>, C4<0>;
L_0x1e06ae0 .delay 1 (30000,30000,30000) L_0x1e06ae0/d;
L_0x1e06f30/d .functor OR 1, L_0x1e07040, L_0x1e071a0, C4<0>, C4<0>;
L_0x1e06f30 .delay 1 (30000,30000,30000) L_0x1e06f30/d;
L_0x1e07320/d .functor OR 1, L_0x1e07390, L_0x1e07540, C4<0>, C4<0>;
L_0x1e07320 .delay 1 (30000,30000,30000) L_0x1e07320/d;
v0x1c2f310_0 .net *"_s0", 0 0, L_0x1e06ae0;  1 drivers
v0x1c2f410_0 .net *"_s10", 0 0, L_0x1e07040;  1 drivers
v0x1c2f4f0_0 .net *"_s12", 0 0, L_0x1e071a0;  1 drivers
v0x1c2f5b0_0 .net *"_s14", 0 0, L_0x1e07390;  1 drivers
v0x1c2f690_0 .net *"_s16", 0 0, L_0x1e07540;  1 drivers
v0x1c2f7c0_0 .net *"_s3", 0 0, L_0x1e06ba0;  1 drivers
v0x1c2f8a0_0 .net *"_s5", 0 0, L_0x1e06d00;  1 drivers
v0x1c2f980_0 .net *"_s6", 0 0, L_0x1e06f30;  1 drivers
v0x1c2fa60_0 .net "in", 3 0, L_0x1e07630;  1 drivers
v0x1c2fbd0_0 .net "ors", 1 0, L_0x1e06e40;  1 drivers
v0x1c2fcb0_0 .net "out", 0 0, L_0x1e07320;  1 drivers
L_0x1e06ba0 .part L_0x1e07630, 0, 1;
L_0x1e06d00 .part L_0x1e07630, 1, 1;
L_0x1e06e40 .concat8 [ 1 1 0 0], L_0x1e06ae0, L_0x1e06f30;
L_0x1e07040 .part L_0x1e07630, 2, 1;
L_0x1e071a0 .part L_0x1e07630, 3, 1;
L_0x1e07390 .part L_0x1e06e40, 0, 1;
L_0x1e07540 .part L_0x1e06e40, 1, 1;
S_0x1c2fdd0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1c2ef00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1e07760/d .functor OR 1, L_0x1e077d0, L_0x1e07930, C4<0>, C4<0>;
L_0x1e07760 .delay 1 (30000,30000,30000) L_0x1e07760/d;
L_0x1e07b60/d .functor OR 1, L_0x1e07c70, L_0x1e07dd0, C4<0>, C4<0>;
L_0x1e07b60 .delay 1 (30000,30000,30000) L_0x1e07b60/d;
L_0x1e07f50/d .functor OR 1, L_0x1e07fc0, L_0x1e08170, C4<0>, C4<0>;
L_0x1e07f50 .delay 1 (30000,30000,30000) L_0x1e07f50/d;
v0x1c2ff90_0 .net *"_s0", 0 0, L_0x1e07760;  1 drivers
v0x1c30090_0 .net *"_s10", 0 0, L_0x1e07c70;  1 drivers
v0x1c30170_0 .net *"_s12", 0 0, L_0x1e07dd0;  1 drivers
v0x1c30230_0 .net *"_s14", 0 0, L_0x1e07fc0;  1 drivers
v0x1c30310_0 .net *"_s16", 0 0, L_0x1e08170;  1 drivers
v0x1c30440_0 .net *"_s3", 0 0, L_0x1e077d0;  1 drivers
v0x1c30520_0 .net *"_s5", 0 0, L_0x1e07930;  1 drivers
v0x1c30600_0 .net *"_s6", 0 0, L_0x1e07b60;  1 drivers
v0x1c306e0_0 .net "in", 3 0, L_0x1e083a0;  1 drivers
v0x1c30850_0 .net "ors", 1 0, L_0x1e07a70;  1 drivers
v0x1c30930_0 .net "out", 0 0, L_0x1e07f50;  1 drivers
L_0x1e077d0 .part L_0x1e083a0, 0, 1;
L_0x1e07930 .part L_0x1e083a0, 1, 1;
L_0x1e07a70 .concat8 [ 1 1 0 0], L_0x1e07760, L_0x1e07b60;
L_0x1e07c70 .part L_0x1e083a0, 2, 1;
L_0x1e07dd0 .part L_0x1e083a0, 3, 1;
L_0x1e07fc0 .part L_0x1e07a70, 0, 1;
L_0x1e08170 .part L_0x1e07a70, 1, 1;
S_0x1c31240 .scope module, "sltGate" "slt" 4 142, 4 101 0, S_0x1c24bc0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x1e03c10/d .functor XNOR 1, L_0x1e0c2e0, L_0x1e02a50, C4<0>, C4<0>;
L_0x1e03c10 .delay 1 (20000,20000,20000) L_0x1e03c10/d;
L_0x1e03e80/d .functor AND 1, L_0x1e0c2e0, L_0x1e02c10, C4<1>, C4<1>;
L_0x1e03e80 .delay 1 (30000,30000,30000) L_0x1e03e80/d;
L_0x1e03ef0/d .functor AND 1, L_0x1e03c10, L_0x1e02af0, C4<1>, C4<1>;
L_0x1e03ef0 .delay 1 (30000,30000,30000) L_0x1e03ef0/d;
L_0x1e04050/d .functor OR 1, L_0x1e03ef0, L_0x1e03e80, C4<0>, C4<0>;
L_0x1e04050 .delay 1 (30000,30000,30000) L_0x1e04050/d;
v0x1c314f0_0 .net "a", 0 0, L_0x1e0c2e0;  alias, 1 drivers
v0x1c315e0_0 .net "a_", 0 0, L_0x1df8aa0;  alias, 1 drivers
v0x1c316a0_0 .net "b", 0 0, L_0x1e02a50;  alias, 1 drivers
v0x1c31790_0 .net "b_", 0 0, L_0x1e02c10;  alias, 1 drivers
v0x1c31830_0 .net "carryin", 0 0, L_0x1e02af0;  alias, 1 drivers
v0x1c31970_0 .net "eq", 0 0, L_0x1e03c10;  1 drivers
v0x1c31a30_0 .net "lt", 0 0, L_0x1e03e80;  1 drivers
v0x1c31af0_0 .net "out", 0 0, L_0x1e04050;  1 drivers
v0x1c31bb0_0 .net "w0", 0 0, L_0x1e03ef0;  1 drivers
S_0x1c31e00 .scope module, "sub" "fullAdder" 4 140, 4 85 0, S_0x1c24bc0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1e039f0/d .functor OR 1, L_0x1e03540, L_0x1c33060, C4<0>, C4<0>;
L_0x1e039f0 .delay 1 (30000,30000,30000) L_0x1e039f0/d;
v0x1c32bf0_0 .net "a", 0 0, L_0x1e0c2e0;  alias, 1 drivers
v0x1c32d40_0 .net "b", 0 0, L_0x1e02c10;  alias, 1 drivers
v0x1c32e00_0 .net "c1", 0 0, L_0x1e03540;  1 drivers
v0x1c32ea0_0 .net "c2", 0 0, L_0x1c33060;  1 drivers
v0x1c32f70_0 .net "carryin", 0 0, L_0x1e02af0;  alias, 1 drivers
v0x1c330f0_0 .net "carryout", 0 0, L_0x1e039f0;  1 drivers
v0x1c33190_0 .net "s1", 0 0, L_0x1e03480;  1 drivers
v0x1c33230_0 .net "sum", 0 0, L_0x1e036a0;  1 drivers
S_0x1c32050 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1c31e00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1e03480/d .functor XOR 1, L_0x1e0c2e0, L_0x1e02c10, C4<0>, C4<0>;
L_0x1e03480 .delay 1 (30000,30000,30000) L_0x1e03480/d;
L_0x1e03540/d .functor AND 1, L_0x1e0c2e0, L_0x1e02c10, C4<1>, C4<1>;
L_0x1e03540 .delay 1 (30000,30000,30000) L_0x1e03540/d;
v0x1c322b0_0 .net "a", 0 0, L_0x1e0c2e0;  alias, 1 drivers
v0x1c32370_0 .net "b", 0 0, L_0x1e02c10;  alias, 1 drivers
v0x1c32430_0 .net "carryout", 0 0, L_0x1e03540;  alias, 1 drivers
v0x1c324d0_0 .net "sum", 0 0, L_0x1e03480;  alias, 1 drivers
S_0x1c32600 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1c31e00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1e036a0/d .functor XOR 1, L_0x1e03480, L_0x1e02af0, C4<0>, C4<0>;
L_0x1e036a0 .delay 1 (30000,30000,30000) L_0x1e036a0/d;
L_0x1c33060/d .functor AND 1, L_0x1e03480, L_0x1e02af0, C4<1>, C4<1>;
L_0x1c33060 .delay 1 (30000,30000,30000) L_0x1c33060/d;
v0x1c32860_0 .net "a", 0 0, L_0x1e03480;  alias, 1 drivers
v0x1c32930_0 .net "b", 0 0, L_0x1e02af0;  alias, 1 drivers
v0x1c329d0_0 .net "carryout", 0 0, L_0x1c33060;  alias, 1 drivers
v0x1c32aa0_0 .net "sum", 0 0, L_0x1e036a0;  alias, 1 drivers
S_0x1c34650 .scope generate, "genblk2" "genblk2" 3 45, 3 45 0, S_0x1c248f0;
 .timescale -9 -12;
L_0x7f72592db0f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f72592db140 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1e0c380/d .functor OR 1, L_0x7f72592db0f8, L_0x7f72592db140, C4<0>, C4<0>;
L_0x1e0c380 .delay 1 (30000,30000,30000) L_0x1e0c380/d;
v0x1c34840_0 .net/2u *"_s0", 0 0, L_0x7f72592db0f8;  1 drivers
v0x1c34920_0 .net/2u *"_s2", 0 0, L_0x7f72592db140;  1 drivers
S_0x1c34a00 .scope generate, "alu_slices[16]" "alu_slices[16]" 3 37, 3 37 0, S_0x1a570b0;
 .timescale -9 -12;
P_0x1bb3f20 .param/l "i" 0 3 37, +C4<010000>;
S_0x1c34d70 .scope module, "alu1_inst" "alu1" 3 38, 4 124 0, S_0x1c34a00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x1e0c440/d .functor NOT 1, L_0x1e16060, C4<0>, C4<0>, C4<0>;
L_0x1e0c440 .delay 1 (10000,10000,10000) L_0x1e0c440/d;
L_0x1e0c960/d .functor NOT 1, L_0x1e161c0, C4<0>, C4<0>, C4<0>;
L_0x1e0c960 .delay 1 (10000,10000,10000) L_0x1e0c960/d;
L_0x1e0d9b0/d .functor XOR 1, L_0x1e16060, L_0x1e161c0, C4<0>, C4<0>;
L_0x1e0d9b0 .delay 1 (30000,30000,30000) L_0x1e0d9b0/d;
L_0x7f72592db188 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f72592db1d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1e0e060/d .functor OR 1, L_0x7f72592db188, L_0x7f72592db1d0, C4<0>, C4<0>;
L_0x1e0e060 .delay 1 (30000,30000,30000) L_0x1e0e060/d;
L_0x1e0e260/d .functor AND 1, L_0x1e16060, L_0x1e161c0, C4<1>, C4<1>;
L_0x1e0e260 .delay 1 (30000,30000,30000) L_0x1e0e260/d;
L_0x1e0e320/d .functor NAND 1, L_0x1e16060, L_0x1e161c0, C4<1>, C4<1>;
L_0x1e0e320 .delay 1 (20000,20000,20000) L_0x1e0e320/d;
L_0x1e0e480/d .functor XOR 1, L_0x1e16060, L_0x1e161c0, C4<0>, C4<0>;
L_0x1e0e480 .delay 1 (20000,20000,20000) L_0x1e0e480/d;
L_0x1e0e930/d .functor OR 1, L_0x1e16060, L_0x1e161c0, C4<0>, C4<0>;
L_0x1e0e930 .delay 1 (30000,30000,30000) L_0x1e0e930/d;
L_0x1e15f60/d .functor NOT 1, L_0x1e121c0, C4<0>, C4<0>, C4<0>;
L_0x1e15f60 .delay 1 (10000,10000,10000) L_0x1e15f60/d;
v0x1c43480_0 .net "A", 0 0, L_0x1e16060;  1 drivers
v0x1c43540_0 .net "A_", 0 0, L_0x1e0c440;  1 drivers
v0x1c43600_0 .net "B", 0 0, L_0x1e161c0;  1 drivers
v0x1c436d0_0 .net "B_", 0 0, L_0x1e0c960;  1 drivers
v0x1c43770_0 .net *"_s12", 0 0, L_0x1e0e060;  1 drivers
v0x1c43860_0 .net/2s *"_s14", 0 0, L_0x7f72592db188;  1 drivers
v0x1c43920_0 .net/2s *"_s16", 0 0, L_0x7f72592db1d0;  1 drivers
v0x1c43a00_0 .net *"_s18", 0 0, L_0x1e0e260;  1 drivers
v0x1c43ae0_0 .net *"_s20", 0 0, L_0x1e0e320;  1 drivers
v0x1c43c50_0 .net *"_s22", 0 0, L_0x1e0e480;  1 drivers
v0x1c43d30_0 .net *"_s24", 0 0, L_0x1e0e930;  1 drivers
o0x7f725937b7c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x1c43e10_0 name=_s30
o0x7f725937b7f8 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0x1c43ef0_0 name=_s32
v0x1c43fd0_0 .net *"_s8", 0 0, L_0x1e0d9b0;  1 drivers
v0x1c440b0_0 .net "carryin", 0 0, L_0x1e0c7d0;  1 drivers
v0x1c44150_0 .net "carryout", 0 0, L_0x1e15c00;  1 drivers
v0x1c441f0_0 .net "carryouts", 7 0, L_0x1ec05f0;  1 drivers
v0x1c443a0_0 .net "command", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1c44440_0 .net "result", 0 0, L_0x1e121c0;  1 drivers
v0x1c44530_0 .net "results", 7 0, L_0x1e0e700;  1 drivers
v0x1c44640_0 .net "zero", 0 0, L_0x1e15f60;  1 drivers
LS_0x1e0e700_0_0 .concat8 [ 1 1 1 1], L_0x1e0ce80, L_0x1e0d4b0, L_0x1e0d9b0, L_0x1e0e060;
LS_0x1e0e700_0_4 .concat8 [ 1 1 1 1], L_0x1e0e260, L_0x1e0e320, L_0x1e0e480, L_0x1e0e930;
L_0x1e0e700 .concat8 [ 4 4 0 0], LS_0x1e0e700_0_0, LS_0x1e0e700_0_4;
LS_0x1ec05f0_0_0 .concat [ 1 1 1 1], L_0x1e0d130, L_0x1e0d850, o0x7f725937b7c8, L_0x1e0deb0;
LS_0x1ec05f0_0_4 .concat [ 4 0 0 0], o0x7f725937b7f8;
L_0x1ec05f0 .concat [ 4 4 0 0], LS_0x1ec05f0_0_0, LS_0x1ec05f0_0_4;
S_0x1c34ff0 .scope module, "adder" "fullAdder" 4 139, 4 85 0, S_0x1c34d70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1e0d130/d .functor OR 1, L_0x1e0cc10, L_0x1e0cfd0, C4<0>, C4<0>;
L_0x1e0d130 .delay 1 (30000,30000,30000) L_0x1e0d130/d;
v0x1c35e00_0 .net "a", 0 0, L_0x1e16060;  alias, 1 drivers
v0x1c35ec0_0 .net "b", 0 0, L_0x1e161c0;  alias, 1 drivers
v0x1c35f90_0 .net "c1", 0 0, L_0x1e0cc10;  1 drivers
v0x1c36090_0 .net "c2", 0 0, L_0x1e0cfd0;  1 drivers
v0x1c36160_0 .net "carryin", 0 0, L_0x1e0c7d0;  alias, 1 drivers
v0x1c36250_0 .net "carryout", 0 0, L_0x1e0d130;  1 drivers
v0x1c362f0_0 .net "s1", 0 0, L_0x1e0cb50;  1 drivers
v0x1c363e0_0 .net "sum", 0 0, L_0x1e0ce80;  1 drivers
S_0x1c35240 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1c34ff0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1e0cb50/d .functor XOR 1, L_0x1e16060, L_0x1e161c0, C4<0>, C4<0>;
L_0x1e0cb50 .delay 1 (30000,30000,30000) L_0x1e0cb50/d;
L_0x1e0cc10/d .functor AND 1, L_0x1e16060, L_0x1e161c0, C4<1>, C4<1>;
L_0x1e0cc10 .delay 1 (30000,30000,30000) L_0x1e0cc10/d;
v0x1c354a0_0 .net "a", 0 0, L_0x1e16060;  alias, 1 drivers
v0x1c35580_0 .net "b", 0 0, L_0x1e161c0;  alias, 1 drivers
v0x1c35640_0 .net "carryout", 0 0, L_0x1e0cc10;  alias, 1 drivers
v0x1c356e0_0 .net "sum", 0 0, L_0x1e0cb50;  alias, 1 drivers
S_0x1c35820 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1c34ff0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1e0ce80/d .functor XOR 1, L_0x1e0cb50, L_0x1e0c7d0, C4<0>, C4<0>;
L_0x1e0ce80 .delay 1 (30000,30000,30000) L_0x1e0ce80/d;
L_0x1e0cfd0/d .functor AND 1, L_0x1e0cb50, L_0x1e0c7d0, C4<1>, C4<1>;
L_0x1e0cfd0 .delay 1 (30000,30000,30000) L_0x1e0cfd0/d;
v0x1c35a80_0 .net "a", 0 0, L_0x1e0cb50;  alias, 1 drivers
v0x1c35b20_0 .net "b", 0 0, L_0x1e0c7d0;  alias, 1 drivers
v0x1c35bc0_0 .net "carryout", 0 0, L_0x1e0cfd0;  alias, 1 drivers
v0x1c35c90_0 .net "sum", 0 0, L_0x1e0ce80;  alias, 1 drivers
S_0x1c364b0 .scope module, "cMux" "unaryMultiplexor" 4 149, 4 69 0, S_0x1c34d70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1c3b8a0_0 .net "ands", 7 0, L_0x1e13c00;  1 drivers
v0x1c3b9b0_0 .net "in", 7 0, L_0x1ec05f0;  alias, 1 drivers
v0x1c3ba70_0 .net "out", 0 0, L_0x1e15c00;  alias, 1 drivers
v0x1c3bb40_0 .net "sel", 7 0, v0x1d6daa0_0;  alias, 1 drivers
S_0x1c366d0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x1c364b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x1c38e00_0 .net "A", 7 0, L_0x1ec05f0;  alias, 1 drivers
v0x1c38f00_0 .net "B", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1c38fc0_0 .net *"_s0", 0 0, L_0x1e12520;  1 drivers
v0x1c39080_0 .net *"_s12", 0 0, L_0x1e12e90;  1 drivers
v0x1c39160_0 .net *"_s16", 0 0, L_0x1e131f0;  1 drivers
v0x1c39290_0 .net *"_s20", 0 0, L_0x1e13500;  1 drivers
v0x1c39370_0 .net *"_s24", 0 0, L_0x1e138f0;  1 drivers
v0x1c39450_0 .net *"_s28", 0 0, L_0x1e13880;  1 drivers
v0x1c39530_0 .net *"_s4", 0 0, L_0x1e12830;  1 drivers
v0x1c396a0_0 .net *"_s8", 0 0, L_0x1e12b80;  1 drivers
v0x1c39780_0 .net "out", 7 0, L_0x1e13c00;  alias, 1 drivers
L_0x1e125e0 .part L_0x1ec05f0, 0, 1;
L_0x1e12740 .part v0x1d6daa0_0, 0, 1;
L_0x1e128f0 .part L_0x1ec05f0, 1, 1;
L_0x1e12ae0 .part v0x1d6daa0_0, 1, 1;
L_0x1e12c40 .part L_0x1ec05f0, 2, 1;
L_0x1e12da0 .part v0x1d6daa0_0, 2, 1;
L_0x1e12f50 .part L_0x1ec05f0, 3, 1;
L_0x1e130b0 .part v0x1d6daa0_0, 3, 1;
L_0x1e132b0 .part L_0x1ec05f0, 4, 1;
L_0x1e13410 .part v0x1d6daa0_0, 4, 1;
L_0x1e13570 .part L_0x1ec05f0, 5, 1;
L_0x1e137e0 .part v0x1d6daa0_0, 5, 1;
L_0x1e139b0 .part L_0x1ec05f0, 6, 1;
L_0x1e13b10 .part v0x1d6daa0_0, 6, 1;
LS_0x1e13c00_0_0 .concat8 [ 1 1 1 1], L_0x1e12520, L_0x1e12830, L_0x1e12b80, L_0x1e12e90;
LS_0x1e13c00_0_4 .concat8 [ 1 1 1 1], L_0x1e131f0, L_0x1e13500, L_0x1e138f0, L_0x1e13880;
L_0x1e13c00 .concat8 [ 4 4 0 0], LS_0x1e13c00_0_0, LS_0x1e13c00_0_4;
L_0x1e13fc0 .part L_0x1ec05f0, 7, 1;
L_0x1e141b0 .part v0x1d6daa0_0, 7, 1;
S_0x1c36930 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x1c366d0;
 .timescale -9 -12;
P_0x1c36b40 .param/l "i" 0 4 54, +C4<00>;
L_0x1e12520/d .functor AND 1, L_0x1e125e0, L_0x1e12740, C4<1>, C4<1>;
L_0x1e12520 .delay 1 (30000,30000,30000) L_0x1e12520/d;
v0x1c36c20_0 .net *"_s0", 0 0, L_0x1e125e0;  1 drivers
v0x1c36d00_0 .net *"_s1", 0 0, L_0x1e12740;  1 drivers
S_0x1c36de0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x1c366d0;
 .timescale -9 -12;
P_0x1c36ff0 .param/l "i" 0 4 54, +C4<01>;
L_0x1e12830/d .functor AND 1, L_0x1e128f0, L_0x1e12ae0, C4<1>, C4<1>;
L_0x1e12830 .delay 1 (30000,30000,30000) L_0x1e12830/d;
v0x1c370b0_0 .net *"_s0", 0 0, L_0x1e128f0;  1 drivers
v0x1c37190_0 .net *"_s1", 0 0, L_0x1e12ae0;  1 drivers
S_0x1c37270 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x1c366d0;
 .timescale -9 -12;
P_0x1c37480 .param/l "i" 0 4 54, +C4<010>;
L_0x1e12b80/d .functor AND 1, L_0x1e12c40, L_0x1e12da0, C4<1>, C4<1>;
L_0x1e12b80 .delay 1 (30000,30000,30000) L_0x1e12b80/d;
v0x1c37520_0 .net *"_s0", 0 0, L_0x1e12c40;  1 drivers
v0x1c37600_0 .net *"_s1", 0 0, L_0x1e12da0;  1 drivers
S_0x1c376e0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x1c366d0;
 .timescale -9 -12;
P_0x1c378f0 .param/l "i" 0 4 54, +C4<011>;
L_0x1e12e90/d .functor AND 1, L_0x1e12f50, L_0x1e130b0, C4<1>, C4<1>;
L_0x1e12e90 .delay 1 (30000,30000,30000) L_0x1e12e90/d;
v0x1c379b0_0 .net *"_s0", 0 0, L_0x1e12f50;  1 drivers
v0x1c37a90_0 .net *"_s1", 0 0, L_0x1e130b0;  1 drivers
S_0x1c37b70 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x1c366d0;
 .timescale -9 -12;
P_0x1c37dd0 .param/l "i" 0 4 54, +C4<0100>;
L_0x1e131f0/d .functor AND 1, L_0x1e132b0, L_0x1e13410, C4<1>, C4<1>;
L_0x1e131f0 .delay 1 (30000,30000,30000) L_0x1e131f0/d;
v0x1c37e90_0 .net *"_s0", 0 0, L_0x1e132b0;  1 drivers
v0x1c37f70_0 .net *"_s1", 0 0, L_0x1e13410;  1 drivers
S_0x1c38050 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x1c366d0;
 .timescale -9 -12;
P_0x1c38260 .param/l "i" 0 4 54, +C4<0101>;
L_0x1e13500/d .functor AND 1, L_0x1e13570, L_0x1e137e0, C4<1>, C4<1>;
L_0x1e13500 .delay 1 (30000,30000,30000) L_0x1e13500/d;
v0x1c38320_0 .net *"_s0", 0 0, L_0x1e13570;  1 drivers
v0x1c38400_0 .net *"_s1", 0 0, L_0x1e137e0;  1 drivers
S_0x1c384e0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x1c366d0;
 .timescale -9 -12;
P_0x1c386f0 .param/l "i" 0 4 54, +C4<0110>;
L_0x1e138f0/d .functor AND 1, L_0x1e139b0, L_0x1e13b10, C4<1>, C4<1>;
L_0x1e138f0 .delay 1 (30000,30000,30000) L_0x1e138f0/d;
v0x1c387b0_0 .net *"_s0", 0 0, L_0x1e139b0;  1 drivers
v0x1c38890_0 .net *"_s1", 0 0, L_0x1e13b10;  1 drivers
S_0x1c38970 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x1c366d0;
 .timescale -9 -12;
P_0x1c38b80 .param/l "i" 0 4 54, +C4<0111>;
L_0x1e13880/d .functor AND 1, L_0x1e13fc0, L_0x1e141b0, C4<1>, C4<1>;
L_0x1e13880 .delay 1 (30000,30000,30000) L_0x1e13880/d;
v0x1c38c40_0 .net *"_s0", 0 0, L_0x1e13fc0;  1 drivers
v0x1c38d20_0 .net *"_s1", 0 0, L_0x1e141b0;  1 drivers
S_0x1c398e0 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x1c364b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1e15c00/d .functor OR 1, L_0x1e15cc0, L_0x1e15e70, C4<0>, C4<0>;
L_0x1e15c00 .delay 1 (30000,30000,30000) L_0x1e15c00/d;
v0x1c3b430_0 .net *"_s10", 0 0, L_0x1e15cc0;  1 drivers
v0x1c3b510_0 .net *"_s12", 0 0, L_0x1e15e70;  1 drivers
v0x1c3b5f0_0 .net "in", 7 0, L_0x1e13c00;  alias, 1 drivers
v0x1c3b6c0_0 .net "ors", 1 0, L_0x1e15a20;  1 drivers
v0x1c3b780_0 .net "out", 0 0, L_0x1e15c00;  alias, 1 drivers
L_0x1e14df0 .part L_0x1e13c00, 0, 4;
L_0x1e15a20 .concat8 [ 1 1 0 0], L_0x1e14ae0, L_0x1e15710;
L_0x1e15b60 .part L_0x1e13c00, 4, 4;
L_0x1e15cc0 .part L_0x1e15a20, 0, 1;
L_0x1e15e70 .part L_0x1e15a20, 1, 1;
S_0x1c39aa0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1c398e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1e142a0/d .functor OR 1, L_0x1e14360, L_0x1e144c0, C4<0>, C4<0>;
L_0x1e142a0 .delay 1 (30000,30000,30000) L_0x1e142a0/d;
L_0x1e146f0/d .functor OR 1, L_0x1e14800, L_0x1e14960, C4<0>, C4<0>;
L_0x1e146f0 .delay 1 (30000,30000,30000) L_0x1e146f0/d;
L_0x1e14ae0/d .functor OR 1, L_0x1e14b50, L_0x1e14d00, C4<0>, C4<0>;
L_0x1e14ae0 .delay 1 (30000,30000,30000) L_0x1e14ae0/d;
v0x1c39cf0_0 .net *"_s0", 0 0, L_0x1e142a0;  1 drivers
v0x1c39df0_0 .net *"_s10", 0 0, L_0x1e14800;  1 drivers
v0x1c39ed0_0 .net *"_s12", 0 0, L_0x1e14960;  1 drivers
v0x1c39f90_0 .net *"_s14", 0 0, L_0x1e14b50;  1 drivers
v0x1c3a070_0 .net *"_s16", 0 0, L_0x1e14d00;  1 drivers
v0x1c3a1a0_0 .net *"_s3", 0 0, L_0x1e14360;  1 drivers
v0x1c3a280_0 .net *"_s5", 0 0, L_0x1e144c0;  1 drivers
v0x1c3a360_0 .net *"_s6", 0 0, L_0x1e146f0;  1 drivers
v0x1c3a440_0 .net "in", 3 0, L_0x1e14df0;  1 drivers
v0x1c3a5b0_0 .net "ors", 1 0, L_0x1e14600;  1 drivers
v0x1c3a690_0 .net "out", 0 0, L_0x1e14ae0;  1 drivers
L_0x1e14360 .part L_0x1e14df0, 0, 1;
L_0x1e144c0 .part L_0x1e14df0, 1, 1;
L_0x1e14600 .concat8 [ 1 1 0 0], L_0x1e142a0, L_0x1e146f0;
L_0x1e14800 .part L_0x1e14df0, 2, 1;
L_0x1e14960 .part L_0x1e14df0, 3, 1;
L_0x1e14b50 .part L_0x1e14600, 0, 1;
L_0x1e14d00 .part L_0x1e14600, 1, 1;
S_0x1c3a7b0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1c398e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1e14f20/d .functor OR 1, L_0x1e14f90, L_0x1e150f0, C4<0>, C4<0>;
L_0x1e14f20 .delay 1 (30000,30000,30000) L_0x1e14f20/d;
L_0x1e15320/d .functor OR 1, L_0x1e15430, L_0x1e15590, C4<0>, C4<0>;
L_0x1e15320 .delay 1 (30000,30000,30000) L_0x1e15320/d;
L_0x1e15710/d .functor OR 1, L_0x1e15780, L_0x1e15930, C4<0>, C4<0>;
L_0x1e15710 .delay 1 (30000,30000,30000) L_0x1e15710/d;
v0x1c3a970_0 .net *"_s0", 0 0, L_0x1e14f20;  1 drivers
v0x1c3aa70_0 .net *"_s10", 0 0, L_0x1e15430;  1 drivers
v0x1c3ab50_0 .net *"_s12", 0 0, L_0x1e15590;  1 drivers
v0x1c3ac10_0 .net *"_s14", 0 0, L_0x1e15780;  1 drivers
v0x1c3acf0_0 .net *"_s16", 0 0, L_0x1e15930;  1 drivers
v0x1c3ae20_0 .net *"_s3", 0 0, L_0x1e14f90;  1 drivers
v0x1c3af00_0 .net *"_s5", 0 0, L_0x1e150f0;  1 drivers
v0x1c3afe0_0 .net *"_s6", 0 0, L_0x1e15320;  1 drivers
v0x1c3b0c0_0 .net "in", 3 0, L_0x1e15b60;  1 drivers
v0x1c3b230_0 .net "ors", 1 0, L_0x1e15230;  1 drivers
v0x1c3b310_0 .net "out", 0 0, L_0x1e15710;  1 drivers
L_0x1e14f90 .part L_0x1e15b60, 0, 1;
L_0x1e150f0 .part L_0x1e15b60, 1, 1;
L_0x1e15230 .concat8 [ 1 1 0 0], L_0x1e14f20, L_0x1e15320;
L_0x1e15430 .part L_0x1e15b60, 2, 1;
L_0x1e15590 .part L_0x1e15b60, 3, 1;
L_0x1e15780 .part L_0x1e15230, 0, 1;
L_0x1e15930 .part L_0x1e15230, 1, 1;
S_0x1c3bc20 .scope module, "resMux" "unaryMultiplexor" 4 148, 4 69 0, S_0x1c34d70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1c41050_0 .net "ands", 7 0, L_0x1e101c0;  1 drivers
v0x1c41160_0 .net "in", 7 0, L_0x1e0e700;  alias, 1 drivers
v0x1c41220_0 .net "out", 0 0, L_0x1e121c0;  alias, 1 drivers
v0x1c412f0_0 .net "sel", 7 0, v0x1d6daa0_0;  alias, 1 drivers
S_0x1c3be70 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x1c3bc20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x1c3e5b0_0 .net "A", 7 0, L_0x1e0e700;  alias, 1 drivers
v0x1c3e6b0_0 .net "B", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1c3e770_0 .net *"_s0", 0 0, L_0x1e0ea90;  1 drivers
v0x1c3e830_0 .net *"_s12", 0 0, L_0x1e0f450;  1 drivers
v0x1c3e910_0 .net *"_s16", 0 0, L_0x1e0f7b0;  1 drivers
v0x1c3ea40_0 .net *"_s20", 0 0, L_0x1e0fb80;  1 drivers
v0x1c3eb20_0 .net *"_s24", 0 0, L_0x1e0feb0;  1 drivers
v0x1c3ec00_0 .net *"_s28", 0 0, L_0x1e0fe40;  1 drivers
v0x1c3ece0_0 .net *"_s4", 0 0, L_0x1e0ee30;  1 drivers
v0x1c3ee50_0 .net *"_s8", 0 0, L_0x1e0f140;  1 drivers
v0x1c3ef30_0 .net "out", 7 0, L_0x1e101c0;  alias, 1 drivers
L_0x1e0eba0 .part L_0x1e0e700, 0, 1;
L_0x1e0ed90 .part v0x1d6daa0_0, 0, 1;
L_0x1e0eef0 .part L_0x1e0e700, 1, 1;
L_0x1e0f050 .part v0x1d6daa0_0, 1, 1;
L_0x1e0f200 .part L_0x1e0e700, 2, 1;
L_0x1e0f360 .part v0x1d6daa0_0, 2, 1;
L_0x1e0f510 .part L_0x1e0e700, 3, 1;
L_0x1e0f670 .part v0x1d6daa0_0, 3, 1;
L_0x1e0f870 .part L_0x1e0e700, 4, 1;
L_0x1e0fae0 .part v0x1d6daa0_0, 4, 1;
L_0x1e0fbf0 .part L_0x1e0e700, 5, 1;
L_0x1e0fd50 .part v0x1d6daa0_0, 5, 1;
L_0x1e0ff70 .part L_0x1e0e700, 6, 1;
L_0x1e100d0 .part v0x1d6daa0_0, 6, 1;
LS_0x1e101c0_0_0 .concat8 [ 1 1 1 1], L_0x1e0ea90, L_0x1e0ee30, L_0x1e0f140, L_0x1e0f450;
LS_0x1e101c0_0_4 .concat8 [ 1 1 1 1], L_0x1e0f7b0, L_0x1e0fb80, L_0x1e0feb0, L_0x1e0fe40;
L_0x1e101c0 .concat8 [ 4 4 0 0], LS_0x1e101c0_0_0, LS_0x1e101c0_0_4;
L_0x1e10580 .part L_0x1e0e700, 7, 1;
L_0x1e10770 .part v0x1d6daa0_0, 7, 1;
S_0x1c3c0b0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x1c3be70;
 .timescale -9 -12;
P_0x1c3c2c0 .param/l "i" 0 4 54, +C4<00>;
L_0x1e0ea90/d .functor AND 1, L_0x1e0eba0, L_0x1e0ed90, C4<1>, C4<1>;
L_0x1e0ea90 .delay 1 (30000,30000,30000) L_0x1e0ea90/d;
v0x1c3c3a0_0 .net *"_s0", 0 0, L_0x1e0eba0;  1 drivers
v0x1c3c480_0 .net *"_s1", 0 0, L_0x1e0ed90;  1 drivers
S_0x1c3c560 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x1c3be70;
 .timescale -9 -12;
P_0x1c3c770 .param/l "i" 0 4 54, +C4<01>;
L_0x1e0ee30/d .functor AND 1, L_0x1e0eef0, L_0x1e0f050, C4<1>, C4<1>;
L_0x1e0ee30 .delay 1 (30000,30000,30000) L_0x1e0ee30/d;
v0x1c3c830_0 .net *"_s0", 0 0, L_0x1e0eef0;  1 drivers
v0x1c3c910_0 .net *"_s1", 0 0, L_0x1e0f050;  1 drivers
S_0x1c3c9f0 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x1c3be70;
 .timescale -9 -12;
P_0x1c3cc30 .param/l "i" 0 4 54, +C4<010>;
L_0x1e0f140/d .functor AND 1, L_0x1e0f200, L_0x1e0f360, C4<1>, C4<1>;
L_0x1e0f140 .delay 1 (30000,30000,30000) L_0x1e0f140/d;
v0x1c3ccd0_0 .net *"_s0", 0 0, L_0x1e0f200;  1 drivers
v0x1c3cdb0_0 .net *"_s1", 0 0, L_0x1e0f360;  1 drivers
S_0x1c3ce90 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x1c3be70;
 .timescale -9 -12;
P_0x1c3d0a0 .param/l "i" 0 4 54, +C4<011>;
L_0x1e0f450/d .functor AND 1, L_0x1e0f510, L_0x1e0f670, C4<1>, C4<1>;
L_0x1e0f450 .delay 1 (30000,30000,30000) L_0x1e0f450/d;
v0x1c3d160_0 .net *"_s0", 0 0, L_0x1e0f510;  1 drivers
v0x1c3d240_0 .net *"_s1", 0 0, L_0x1e0f670;  1 drivers
S_0x1c3d320 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x1c3be70;
 .timescale -9 -12;
P_0x1c3d580 .param/l "i" 0 4 54, +C4<0100>;
L_0x1e0f7b0/d .functor AND 1, L_0x1e0f870, L_0x1e0fae0, C4<1>, C4<1>;
L_0x1e0f7b0 .delay 1 (30000,30000,30000) L_0x1e0f7b0/d;
v0x1c3d640_0 .net *"_s0", 0 0, L_0x1e0f870;  1 drivers
v0x1c3d720_0 .net *"_s1", 0 0, L_0x1e0fae0;  1 drivers
S_0x1c3d800 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x1c3be70;
 .timescale -9 -12;
P_0x1c3da10 .param/l "i" 0 4 54, +C4<0101>;
L_0x1e0fb80/d .functor AND 1, L_0x1e0fbf0, L_0x1e0fd50, C4<1>, C4<1>;
L_0x1e0fb80 .delay 1 (30000,30000,30000) L_0x1e0fb80/d;
v0x1c3dad0_0 .net *"_s0", 0 0, L_0x1e0fbf0;  1 drivers
v0x1c3dbb0_0 .net *"_s1", 0 0, L_0x1e0fd50;  1 drivers
S_0x1c3dc90 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x1c3be70;
 .timescale -9 -12;
P_0x1c3dea0 .param/l "i" 0 4 54, +C4<0110>;
L_0x1e0feb0/d .functor AND 1, L_0x1e0ff70, L_0x1e100d0, C4<1>, C4<1>;
L_0x1e0feb0 .delay 1 (30000,30000,30000) L_0x1e0feb0/d;
v0x1c3df60_0 .net *"_s0", 0 0, L_0x1e0ff70;  1 drivers
v0x1c3e040_0 .net *"_s1", 0 0, L_0x1e100d0;  1 drivers
S_0x1c3e120 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x1c3be70;
 .timescale -9 -12;
P_0x1c3e330 .param/l "i" 0 4 54, +C4<0111>;
L_0x1e0fe40/d .functor AND 1, L_0x1e10580, L_0x1e10770, C4<1>, C4<1>;
L_0x1e0fe40 .delay 1 (30000,30000,30000) L_0x1e0fe40/d;
v0x1c3e3f0_0 .net *"_s0", 0 0, L_0x1e10580;  1 drivers
v0x1c3e4d0_0 .net *"_s1", 0 0, L_0x1e10770;  1 drivers
S_0x1c3f090 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x1c3bc20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1e121c0/d .functor OR 1, L_0x1e12280, L_0x1e12430, C4<0>, C4<0>;
L_0x1e121c0 .delay 1 (30000,30000,30000) L_0x1e121c0/d;
v0x1c40be0_0 .net *"_s10", 0 0, L_0x1e12280;  1 drivers
v0x1c40cc0_0 .net *"_s12", 0 0, L_0x1e12430;  1 drivers
v0x1c40da0_0 .net "in", 7 0, L_0x1e101c0;  alias, 1 drivers
v0x1c40e70_0 .net "ors", 1 0, L_0x1e11fe0;  1 drivers
v0x1c40f30_0 .net "out", 0 0, L_0x1e121c0;  alias, 1 drivers
L_0x1e113b0 .part L_0x1e101c0, 0, 4;
L_0x1e11fe0 .concat8 [ 1 1 0 0], L_0x1e110a0, L_0x1e11cd0;
L_0x1e12120 .part L_0x1e101c0, 4, 4;
L_0x1e12280 .part L_0x1e11fe0, 0, 1;
L_0x1e12430 .part L_0x1e11fe0, 1, 1;
S_0x1c3f250 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1c3f090;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1e10860/d .functor OR 1, L_0x1e10920, L_0x1e10a80, C4<0>, C4<0>;
L_0x1e10860 .delay 1 (30000,30000,30000) L_0x1e10860/d;
L_0x1e10cb0/d .functor OR 1, L_0x1e10dc0, L_0x1e10f20, C4<0>, C4<0>;
L_0x1e10cb0 .delay 1 (30000,30000,30000) L_0x1e10cb0/d;
L_0x1e110a0/d .functor OR 1, L_0x1e11110, L_0x1e112c0, C4<0>, C4<0>;
L_0x1e110a0 .delay 1 (30000,30000,30000) L_0x1e110a0/d;
v0x1c3f4a0_0 .net *"_s0", 0 0, L_0x1e10860;  1 drivers
v0x1c3f5a0_0 .net *"_s10", 0 0, L_0x1e10dc0;  1 drivers
v0x1c3f680_0 .net *"_s12", 0 0, L_0x1e10f20;  1 drivers
v0x1c3f740_0 .net *"_s14", 0 0, L_0x1e11110;  1 drivers
v0x1c3f820_0 .net *"_s16", 0 0, L_0x1e112c0;  1 drivers
v0x1c3f950_0 .net *"_s3", 0 0, L_0x1e10920;  1 drivers
v0x1c3fa30_0 .net *"_s5", 0 0, L_0x1e10a80;  1 drivers
v0x1c3fb10_0 .net *"_s6", 0 0, L_0x1e10cb0;  1 drivers
v0x1c3fbf0_0 .net "in", 3 0, L_0x1e113b0;  1 drivers
v0x1c3fd60_0 .net "ors", 1 0, L_0x1e10bc0;  1 drivers
v0x1c3fe40_0 .net "out", 0 0, L_0x1e110a0;  1 drivers
L_0x1e10920 .part L_0x1e113b0, 0, 1;
L_0x1e10a80 .part L_0x1e113b0, 1, 1;
L_0x1e10bc0 .concat8 [ 1 1 0 0], L_0x1e10860, L_0x1e10cb0;
L_0x1e10dc0 .part L_0x1e113b0, 2, 1;
L_0x1e10f20 .part L_0x1e113b0, 3, 1;
L_0x1e11110 .part L_0x1e10bc0, 0, 1;
L_0x1e112c0 .part L_0x1e10bc0, 1, 1;
S_0x1c3ff60 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1c3f090;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1e114e0/d .functor OR 1, L_0x1e11550, L_0x1e116b0, C4<0>, C4<0>;
L_0x1e114e0 .delay 1 (30000,30000,30000) L_0x1e114e0/d;
L_0x1e118e0/d .functor OR 1, L_0x1e119f0, L_0x1e11b50, C4<0>, C4<0>;
L_0x1e118e0 .delay 1 (30000,30000,30000) L_0x1e118e0/d;
L_0x1e11cd0/d .functor OR 1, L_0x1e11d40, L_0x1e11ef0, C4<0>, C4<0>;
L_0x1e11cd0 .delay 1 (30000,30000,30000) L_0x1e11cd0/d;
v0x1c40120_0 .net *"_s0", 0 0, L_0x1e114e0;  1 drivers
v0x1c40220_0 .net *"_s10", 0 0, L_0x1e119f0;  1 drivers
v0x1c40300_0 .net *"_s12", 0 0, L_0x1e11b50;  1 drivers
v0x1c403c0_0 .net *"_s14", 0 0, L_0x1e11d40;  1 drivers
v0x1c404a0_0 .net *"_s16", 0 0, L_0x1e11ef0;  1 drivers
v0x1c405d0_0 .net *"_s3", 0 0, L_0x1e11550;  1 drivers
v0x1c406b0_0 .net *"_s5", 0 0, L_0x1e116b0;  1 drivers
v0x1c40790_0 .net *"_s6", 0 0, L_0x1e118e0;  1 drivers
v0x1c40870_0 .net "in", 3 0, L_0x1e12120;  1 drivers
v0x1c409e0_0 .net "ors", 1 0, L_0x1e117f0;  1 drivers
v0x1c40ac0_0 .net "out", 0 0, L_0x1e11cd0;  1 drivers
L_0x1e11550 .part L_0x1e12120, 0, 1;
L_0x1e116b0 .part L_0x1e12120, 1, 1;
L_0x1e117f0 .concat8 [ 1 1 0 0], L_0x1e114e0, L_0x1e118e0;
L_0x1e119f0 .part L_0x1e12120, 2, 1;
L_0x1e11b50 .part L_0x1e12120, 3, 1;
L_0x1e11d40 .part L_0x1e117f0, 0, 1;
L_0x1e11ef0 .part L_0x1e117f0, 1, 1;
S_0x1c413d0 .scope module, "sltGate" "slt" 4 142, 4 101 0, S_0x1c34d70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x1e0da70/d .functor XNOR 1, L_0x1e16060, L_0x1e161c0, C4<0>, C4<0>;
L_0x1e0da70 .delay 1 (20000,20000,20000) L_0x1e0da70/d;
L_0x1e0dce0/d .functor AND 1, L_0x1e16060, L_0x1e0c960, C4<1>, C4<1>;
L_0x1e0dce0 .delay 1 (30000,30000,30000) L_0x1e0dce0/d;
L_0x1e0dd50/d .functor AND 1, L_0x1e0da70, L_0x1e0c7d0, C4<1>, C4<1>;
L_0x1e0dd50 .delay 1 (30000,30000,30000) L_0x1e0dd50/d;
L_0x1e0deb0/d .functor OR 1, L_0x1e0dd50, L_0x1e0dce0, C4<0>, C4<0>;
L_0x1e0deb0 .delay 1 (30000,30000,30000) L_0x1e0deb0/d;
v0x1c41680_0 .net "a", 0 0, L_0x1e16060;  alias, 1 drivers
v0x1c41770_0 .net "a_", 0 0, L_0x1e0c440;  alias, 1 drivers
v0x1c41830_0 .net "b", 0 0, L_0x1e161c0;  alias, 1 drivers
v0x1c41920_0 .net "b_", 0 0, L_0x1e0c960;  alias, 1 drivers
v0x1c419c0_0 .net "carryin", 0 0, L_0x1e0c7d0;  alias, 1 drivers
v0x1c41b00_0 .net "eq", 0 0, L_0x1e0da70;  1 drivers
v0x1c41bc0_0 .net "lt", 0 0, L_0x1e0dce0;  1 drivers
v0x1c41c80_0 .net "out", 0 0, L_0x1e0deb0;  1 drivers
v0x1c41d40_0 .net "w0", 0 0, L_0x1e0dd50;  1 drivers
S_0x1c41f90 .scope module, "sub" "fullAdder" 4 140, 4 85 0, S_0x1c34d70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1e0d850/d .functor OR 1, L_0x1e0d350, L_0x1c431f0, C4<0>, C4<0>;
L_0x1e0d850 .delay 1 (30000,30000,30000) L_0x1e0d850/d;
v0x1c42d80_0 .net "a", 0 0, L_0x1e16060;  alias, 1 drivers
v0x1c42ed0_0 .net "b", 0 0, L_0x1e0c960;  alias, 1 drivers
v0x1c42f90_0 .net "c1", 0 0, L_0x1e0d350;  1 drivers
v0x1c43030_0 .net "c2", 0 0, L_0x1c431f0;  1 drivers
v0x1c43100_0 .net "carryin", 0 0, L_0x1e0c7d0;  alias, 1 drivers
v0x1c43280_0 .net "carryout", 0 0, L_0x1e0d850;  1 drivers
v0x1c43320_0 .net "s1", 0 0, L_0x1e0d290;  1 drivers
v0x1c433c0_0 .net "sum", 0 0, L_0x1e0d4b0;  1 drivers
S_0x1c421e0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1c41f90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1e0d290/d .functor XOR 1, L_0x1e16060, L_0x1e0c960, C4<0>, C4<0>;
L_0x1e0d290 .delay 1 (30000,30000,30000) L_0x1e0d290/d;
L_0x1e0d350/d .functor AND 1, L_0x1e16060, L_0x1e0c960, C4<1>, C4<1>;
L_0x1e0d350 .delay 1 (30000,30000,30000) L_0x1e0d350/d;
v0x1c42440_0 .net "a", 0 0, L_0x1e16060;  alias, 1 drivers
v0x1c42500_0 .net "b", 0 0, L_0x1e0c960;  alias, 1 drivers
v0x1c425c0_0 .net "carryout", 0 0, L_0x1e0d350;  alias, 1 drivers
v0x1c42660_0 .net "sum", 0 0, L_0x1e0d290;  alias, 1 drivers
S_0x1c42790 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1c41f90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1e0d4b0/d .functor XOR 1, L_0x1e0d290, L_0x1e0c7d0, C4<0>, C4<0>;
L_0x1e0d4b0 .delay 1 (30000,30000,30000) L_0x1e0d4b0/d;
L_0x1c431f0/d .functor AND 1, L_0x1e0d290, L_0x1e0c7d0, C4<1>, C4<1>;
L_0x1c431f0 .delay 1 (30000,30000,30000) L_0x1c431f0/d;
v0x1c429f0_0 .net "a", 0 0, L_0x1e0d290;  alias, 1 drivers
v0x1c42ac0_0 .net "b", 0 0, L_0x1e0c7d0;  alias, 1 drivers
v0x1c42b60_0 .net "carryout", 0 0, L_0x1c431f0;  alias, 1 drivers
v0x1c42c30_0 .net "sum", 0 0, L_0x1e0d4b0;  alias, 1 drivers
S_0x1c447e0 .scope generate, "genblk2" "genblk2" 3 45, 3 45 0, S_0x1c34a00;
 .timescale -9 -12;
L_0x7f72592db218 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f72592db260 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1e16100/d .functor OR 1, L_0x7f72592db218, L_0x7f72592db260, C4<0>, C4<0>;
L_0x1e16100 .delay 1 (30000,30000,30000) L_0x1e16100/d;
v0x1c449d0_0 .net/2u *"_s0", 0 0, L_0x7f72592db218;  1 drivers
v0x1c44ab0_0 .net/2u *"_s2", 0 0, L_0x7f72592db260;  1 drivers
S_0x1c44b90 .scope generate, "alu_slices[17]" "alu_slices[17]" 3 37, 3 37 0, S_0x1a570b0;
 .timescale -9 -12;
P_0x1c44da0 .param/l "i" 0 3 37, +C4<010001>;
S_0x1c44e60 .scope module, "alu1_inst" "alu1" 3 38, 4 124 0, S_0x1c44b90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x1e063c0/d .functor NOT 1, L_0x1e1fec0, C4<0>, C4<0>, C4<0>;
L_0x1e063c0 .delay 1 (10000,10000,10000) L_0x1e063c0/d;
L_0x1dc8070/d .functor NOT 1, L_0x1e16260, C4<0>, C4<0>, C4<0>;
L_0x1dc8070 .delay 1 (10000,10000,10000) L_0x1dc8070/d;
L_0x1e17700/d .functor XOR 1, L_0x1e1fec0, L_0x1e16260, C4<0>, C4<0>;
L_0x1e17700 .delay 1 (30000,30000,30000) L_0x1e17700/d;
L_0x7f72592db2a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f72592db2f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1e17db0/d .functor OR 1, L_0x7f72592db2a8, L_0x7f72592db2f0, C4<0>, C4<0>;
L_0x1e17db0 .delay 1 (30000,30000,30000) L_0x1e17db0/d;
L_0x1e17fb0/d .functor AND 1, L_0x1e1fec0, L_0x1e16260, C4<1>, C4<1>;
L_0x1e17fb0 .delay 1 (30000,30000,30000) L_0x1e17fb0/d;
L_0x1e18070/d .functor NAND 1, L_0x1e1fec0, L_0x1e16260, C4<1>, C4<1>;
L_0x1e18070 .delay 1 (20000,20000,20000) L_0x1e18070/d;
L_0x1e181d0/d .functor XOR 1, L_0x1e1fec0, L_0x1e16260, C4<0>, C4<0>;
L_0x1e181d0 .delay 1 (20000,20000,20000) L_0x1e181d0/d;
L_0x1e18680/d .functor OR 1, L_0x1e1fec0, L_0x1e16260, C4<0>, C4<0>;
L_0x1e18680 .delay 1 (30000,30000,30000) L_0x1e18680/d;
L_0x1e1fdc0/d .functor NOT 1, L_0x1e1bfc0, C4<0>, C4<0>, C4<0>;
L_0x1e1fdc0 .delay 1 (10000,10000,10000) L_0x1e1fdc0/d;
v0x1c535b0_0 .net "A", 0 0, L_0x1e1fec0;  1 drivers
v0x1c53670_0 .net "A_", 0 0, L_0x1e063c0;  1 drivers
v0x1c53730_0 .net "B", 0 0, L_0x1e16260;  1 drivers
v0x1c53800_0 .net "B_", 0 0, L_0x1dc8070;  1 drivers
v0x1c538a0_0 .net *"_s12", 0 0, L_0x1e17db0;  1 drivers
v0x1c53990_0 .net/2s *"_s14", 0 0, L_0x7f72592db2a8;  1 drivers
v0x1c53a50_0 .net/2s *"_s16", 0 0, L_0x7f72592db2f0;  1 drivers
v0x1c53b30_0 .net *"_s18", 0 0, L_0x1e17fb0;  1 drivers
v0x1c53c10_0 .net *"_s20", 0 0, L_0x1e18070;  1 drivers
v0x1c53d80_0 .net *"_s22", 0 0, L_0x1e181d0;  1 drivers
v0x1c53e60_0 .net *"_s24", 0 0, L_0x1e18680;  1 drivers
o0x7f725937dd18 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x1c53f40_0 name=_s30
o0x7f725937dd48 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0x1c54020_0 name=_s32
v0x1c54100_0 .net *"_s8", 0 0, L_0x1e17700;  1 drivers
v0x1c541e0_0 .net "carryin", 0 0, L_0x1e16300;  1 drivers
v0x1c54280_0 .net "carryout", 0 0, L_0x1e1fa60;  1 drivers
v0x1c54320_0 .net "carryouts", 7 0, L_0x1ec07c0;  1 drivers
v0x1c544d0_0 .net "command", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1c54570_0 .net "result", 0 0, L_0x1e1bfc0;  1 drivers
v0x1c54660_0 .net "results", 7 0, L_0x1e18450;  1 drivers
v0x1c54770_0 .net "zero", 0 0, L_0x1e1fdc0;  1 drivers
LS_0x1e18450_0_0 .concat8 [ 1 1 1 1], L_0x1e16bd0, L_0x1e17200, L_0x1e17700, L_0x1e17db0;
LS_0x1e18450_0_4 .concat8 [ 1 1 1 1], L_0x1e17fb0, L_0x1e18070, L_0x1e181d0, L_0x1e18680;
L_0x1e18450 .concat8 [ 4 4 0 0], LS_0x1e18450_0_0, LS_0x1e18450_0_4;
LS_0x1ec07c0_0_0 .concat [ 1 1 1 1], L_0x1e16e80, L_0x1e175a0, o0x7f725937dd18, L_0x1e17c00;
LS_0x1ec07c0_0_4 .concat [ 4 0 0 0], o0x7f725937dd48;
L_0x1ec07c0 .concat [ 4 4 0 0], LS_0x1ec07c0_0_0, LS_0x1ec07c0_0_4;
S_0x1c450e0 .scope module, "adder" "fullAdder" 4 139, 4 85 0, S_0x1c44e60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1e16e80/d .functor OR 1, L_0x1e16960, L_0x1e16d20, C4<0>, C4<0>;
L_0x1e16e80 .delay 1 (30000,30000,30000) L_0x1e16e80/d;
v0x1c45f10_0 .net "a", 0 0, L_0x1e1fec0;  alias, 1 drivers
v0x1c45fd0_0 .net "b", 0 0, L_0x1e16260;  alias, 1 drivers
v0x1c460a0_0 .net "c1", 0 0, L_0x1e16960;  1 drivers
v0x1c461a0_0 .net "c2", 0 0, L_0x1e16d20;  1 drivers
v0x1c46270_0 .net "carryin", 0 0, L_0x1e16300;  alias, 1 drivers
v0x1c46360_0 .net "carryout", 0 0, L_0x1e16e80;  1 drivers
v0x1c46400_0 .net "s1", 0 0, L_0x1e168a0;  1 drivers
v0x1c464f0_0 .net "sum", 0 0, L_0x1e16bd0;  1 drivers
S_0x1c45350 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1c450e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1e168a0/d .functor XOR 1, L_0x1e1fec0, L_0x1e16260, C4<0>, C4<0>;
L_0x1e168a0 .delay 1 (30000,30000,30000) L_0x1e168a0/d;
L_0x1e16960/d .functor AND 1, L_0x1e1fec0, L_0x1e16260, C4<1>, C4<1>;
L_0x1e16960 .delay 1 (30000,30000,30000) L_0x1e16960/d;
v0x1c455b0_0 .net "a", 0 0, L_0x1e1fec0;  alias, 1 drivers
v0x1c45690_0 .net "b", 0 0, L_0x1e16260;  alias, 1 drivers
v0x1c45750_0 .net "carryout", 0 0, L_0x1e16960;  alias, 1 drivers
v0x1c457f0_0 .net "sum", 0 0, L_0x1e168a0;  alias, 1 drivers
S_0x1c45930 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1c450e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1e16bd0/d .functor XOR 1, L_0x1e168a0, L_0x1e16300, C4<0>, C4<0>;
L_0x1e16bd0 .delay 1 (30000,30000,30000) L_0x1e16bd0/d;
L_0x1e16d20/d .functor AND 1, L_0x1e168a0, L_0x1e16300, C4<1>, C4<1>;
L_0x1e16d20 .delay 1 (30000,30000,30000) L_0x1e16d20/d;
v0x1c45b90_0 .net "a", 0 0, L_0x1e168a0;  alias, 1 drivers
v0x1c45c30_0 .net "b", 0 0, L_0x1e16300;  alias, 1 drivers
v0x1c45cd0_0 .net "carryout", 0 0, L_0x1e16d20;  alias, 1 drivers
v0x1c45da0_0 .net "sum", 0 0, L_0x1e16bd0;  alias, 1 drivers
S_0x1c465c0 .scope module, "cMux" "unaryMultiplexor" 4 149, 4 69 0, S_0x1c44e60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1c4b9b0_0 .net "ands", 7 0, L_0x1e1da60;  1 drivers
v0x1c4bac0_0 .net "in", 7 0, L_0x1ec07c0;  alias, 1 drivers
v0x1c4bb80_0 .net "out", 0 0, L_0x1e1fa60;  alias, 1 drivers
v0x1c4bc50_0 .net "sel", 7 0, v0x1d6daa0_0;  alias, 1 drivers
S_0x1c467e0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x1c465c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x1c48f10_0 .net "A", 7 0, L_0x1ec07c0;  alias, 1 drivers
v0x1c49010_0 .net "B", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1c490d0_0 .net *"_s0", 0 0, L_0x1e1c320;  1 drivers
v0x1c49190_0 .net *"_s12", 0 0, L_0x1e1cc90;  1 drivers
v0x1c49270_0 .net *"_s16", 0 0, L_0x1e1cff0;  1 drivers
v0x1c493a0_0 .net *"_s20", 0 0, L_0x1e1d360;  1 drivers
v0x1c49480_0 .net *"_s24", 0 0, L_0x1e1d750;  1 drivers
v0x1c49560_0 .net *"_s28", 0 0, L_0x1e1d6e0;  1 drivers
v0x1c49640_0 .net *"_s4", 0 0, L_0x1e1c630;  1 drivers
v0x1c497b0_0 .net *"_s8", 0 0, L_0x1e1c980;  1 drivers
v0x1c49890_0 .net "out", 7 0, L_0x1e1da60;  alias, 1 drivers
L_0x1e1c3e0 .part L_0x1ec07c0, 0, 1;
L_0x1e1c540 .part v0x1d6daa0_0, 0, 1;
L_0x1e1c6f0 .part L_0x1ec07c0, 1, 1;
L_0x1e1c8e0 .part v0x1d6daa0_0, 1, 1;
L_0x1e1ca40 .part L_0x1ec07c0, 2, 1;
L_0x1e1cba0 .part v0x1d6daa0_0, 2, 1;
L_0x1e1cd50 .part L_0x1ec07c0, 3, 1;
L_0x1e1ceb0 .part v0x1d6daa0_0, 3, 1;
L_0x1e1d0b0 .part L_0x1ec07c0, 4, 1;
L_0x1e1d210 .part v0x1d6daa0_0, 4, 1;
L_0x1e1d3d0 .part L_0x1ec07c0, 5, 1;
L_0x1e1d640 .part v0x1d6daa0_0, 5, 1;
L_0x1e1d810 .part L_0x1ec07c0, 6, 1;
L_0x1e1d970 .part v0x1d6daa0_0, 6, 1;
LS_0x1e1da60_0_0 .concat8 [ 1 1 1 1], L_0x1e1c320, L_0x1e1c630, L_0x1e1c980, L_0x1e1cc90;
LS_0x1e1da60_0_4 .concat8 [ 1 1 1 1], L_0x1e1cff0, L_0x1e1d360, L_0x1e1d750, L_0x1e1d6e0;
L_0x1e1da60 .concat8 [ 4 4 0 0], LS_0x1e1da60_0_0, LS_0x1e1da60_0_4;
L_0x1e1de20 .part L_0x1ec07c0, 7, 1;
L_0x1e1e010 .part v0x1d6daa0_0, 7, 1;
S_0x1c46a40 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x1c467e0;
 .timescale -9 -12;
P_0x1c46c50 .param/l "i" 0 4 54, +C4<00>;
L_0x1e1c320/d .functor AND 1, L_0x1e1c3e0, L_0x1e1c540, C4<1>, C4<1>;
L_0x1e1c320 .delay 1 (30000,30000,30000) L_0x1e1c320/d;
v0x1c46d30_0 .net *"_s0", 0 0, L_0x1e1c3e0;  1 drivers
v0x1c46e10_0 .net *"_s1", 0 0, L_0x1e1c540;  1 drivers
S_0x1c46ef0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x1c467e0;
 .timescale -9 -12;
P_0x1c47100 .param/l "i" 0 4 54, +C4<01>;
L_0x1e1c630/d .functor AND 1, L_0x1e1c6f0, L_0x1e1c8e0, C4<1>, C4<1>;
L_0x1e1c630 .delay 1 (30000,30000,30000) L_0x1e1c630/d;
v0x1c471c0_0 .net *"_s0", 0 0, L_0x1e1c6f0;  1 drivers
v0x1c472a0_0 .net *"_s1", 0 0, L_0x1e1c8e0;  1 drivers
S_0x1c47380 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x1c467e0;
 .timescale -9 -12;
P_0x1c47590 .param/l "i" 0 4 54, +C4<010>;
L_0x1e1c980/d .functor AND 1, L_0x1e1ca40, L_0x1e1cba0, C4<1>, C4<1>;
L_0x1e1c980 .delay 1 (30000,30000,30000) L_0x1e1c980/d;
v0x1c47630_0 .net *"_s0", 0 0, L_0x1e1ca40;  1 drivers
v0x1c47710_0 .net *"_s1", 0 0, L_0x1e1cba0;  1 drivers
S_0x1c477f0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x1c467e0;
 .timescale -9 -12;
P_0x1c47a00 .param/l "i" 0 4 54, +C4<011>;
L_0x1e1cc90/d .functor AND 1, L_0x1e1cd50, L_0x1e1ceb0, C4<1>, C4<1>;
L_0x1e1cc90 .delay 1 (30000,30000,30000) L_0x1e1cc90/d;
v0x1c47ac0_0 .net *"_s0", 0 0, L_0x1e1cd50;  1 drivers
v0x1c47ba0_0 .net *"_s1", 0 0, L_0x1e1ceb0;  1 drivers
S_0x1c47c80 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x1c467e0;
 .timescale -9 -12;
P_0x1c47ee0 .param/l "i" 0 4 54, +C4<0100>;
L_0x1e1cff0/d .functor AND 1, L_0x1e1d0b0, L_0x1e1d210, C4<1>, C4<1>;
L_0x1e1cff0 .delay 1 (30000,30000,30000) L_0x1e1cff0/d;
v0x1c47fa0_0 .net *"_s0", 0 0, L_0x1e1d0b0;  1 drivers
v0x1c48080_0 .net *"_s1", 0 0, L_0x1e1d210;  1 drivers
S_0x1c48160 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x1c467e0;
 .timescale -9 -12;
P_0x1c48370 .param/l "i" 0 4 54, +C4<0101>;
L_0x1e1d360/d .functor AND 1, L_0x1e1d3d0, L_0x1e1d640, C4<1>, C4<1>;
L_0x1e1d360 .delay 1 (30000,30000,30000) L_0x1e1d360/d;
v0x1c48430_0 .net *"_s0", 0 0, L_0x1e1d3d0;  1 drivers
v0x1c48510_0 .net *"_s1", 0 0, L_0x1e1d640;  1 drivers
S_0x1c485f0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x1c467e0;
 .timescale -9 -12;
P_0x1c48800 .param/l "i" 0 4 54, +C4<0110>;
L_0x1e1d750/d .functor AND 1, L_0x1e1d810, L_0x1e1d970, C4<1>, C4<1>;
L_0x1e1d750 .delay 1 (30000,30000,30000) L_0x1e1d750/d;
v0x1c488c0_0 .net *"_s0", 0 0, L_0x1e1d810;  1 drivers
v0x1c489a0_0 .net *"_s1", 0 0, L_0x1e1d970;  1 drivers
S_0x1c48a80 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x1c467e0;
 .timescale -9 -12;
P_0x1c48c90 .param/l "i" 0 4 54, +C4<0111>;
L_0x1e1d6e0/d .functor AND 1, L_0x1e1de20, L_0x1e1e010, C4<1>, C4<1>;
L_0x1e1d6e0 .delay 1 (30000,30000,30000) L_0x1e1d6e0/d;
v0x1c48d50_0 .net *"_s0", 0 0, L_0x1e1de20;  1 drivers
v0x1c48e30_0 .net *"_s1", 0 0, L_0x1e1e010;  1 drivers
S_0x1c499f0 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x1c465c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1e1fa60/d .functor OR 1, L_0x1e1fb20, L_0x1e1fcd0, C4<0>, C4<0>;
L_0x1e1fa60 .delay 1 (30000,30000,30000) L_0x1e1fa60/d;
v0x1c4b540_0 .net *"_s10", 0 0, L_0x1e1fb20;  1 drivers
v0x1c4b620_0 .net *"_s12", 0 0, L_0x1e1fcd0;  1 drivers
v0x1c4b700_0 .net "in", 7 0, L_0x1e1da60;  alias, 1 drivers
v0x1c4b7d0_0 .net "ors", 1 0, L_0x1e1f880;  1 drivers
v0x1c4b890_0 .net "out", 0 0, L_0x1e1fa60;  alias, 1 drivers
L_0x1e1ec50 .part L_0x1e1da60, 0, 4;
L_0x1e1f880 .concat8 [ 1 1 0 0], L_0x1e1e940, L_0x1e1f570;
L_0x1e1f9c0 .part L_0x1e1da60, 4, 4;
L_0x1e1fb20 .part L_0x1e1f880, 0, 1;
L_0x1e1fcd0 .part L_0x1e1f880, 1, 1;
S_0x1c49bb0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1c499f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1e1e100/d .functor OR 1, L_0x1e1e1c0, L_0x1e1e320, C4<0>, C4<0>;
L_0x1e1e100 .delay 1 (30000,30000,30000) L_0x1e1e100/d;
L_0x1e1e550/d .functor OR 1, L_0x1e1e660, L_0x1e1e7c0, C4<0>, C4<0>;
L_0x1e1e550 .delay 1 (30000,30000,30000) L_0x1e1e550/d;
L_0x1e1e940/d .functor OR 1, L_0x1e1e9b0, L_0x1e1eb60, C4<0>, C4<0>;
L_0x1e1e940 .delay 1 (30000,30000,30000) L_0x1e1e940/d;
v0x1c49e00_0 .net *"_s0", 0 0, L_0x1e1e100;  1 drivers
v0x1c49f00_0 .net *"_s10", 0 0, L_0x1e1e660;  1 drivers
v0x1c49fe0_0 .net *"_s12", 0 0, L_0x1e1e7c0;  1 drivers
v0x1c4a0a0_0 .net *"_s14", 0 0, L_0x1e1e9b0;  1 drivers
v0x1c4a180_0 .net *"_s16", 0 0, L_0x1e1eb60;  1 drivers
v0x1c4a2b0_0 .net *"_s3", 0 0, L_0x1e1e1c0;  1 drivers
v0x1c4a390_0 .net *"_s5", 0 0, L_0x1e1e320;  1 drivers
v0x1c4a470_0 .net *"_s6", 0 0, L_0x1e1e550;  1 drivers
v0x1c4a550_0 .net "in", 3 0, L_0x1e1ec50;  1 drivers
v0x1c4a6c0_0 .net "ors", 1 0, L_0x1e1e460;  1 drivers
v0x1c4a7a0_0 .net "out", 0 0, L_0x1e1e940;  1 drivers
L_0x1e1e1c0 .part L_0x1e1ec50, 0, 1;
L_0x1e1e320 .part L_0x1e1ec50, 1, 1;
L_0x1e1e460 .concat8 [ 1 1 0 0], L_0x1e1e100, L_0x1e1e550;
L_0x1e1e660 .part L_0x1e1ec50, 2, 1;
L_0x1e1e7c0 .part L_0x1e1ec50, 3, 1;
L_0x1e1e9b0 .part L_0x1e1e460, 0, 1;
L_0x1e1eb60 .part L_0x1e1e460, 1, 1;
S_0x1c4a8c0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1c499f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1e1ed80/d .functor OR 1, L_0x1e1edf0, L_0x1e1ef50, C4<0>, C4<0>;
L_0x1e1ed80 .delay 1 (30000,30000,30000) L_0x1e1ed80/d;
L_0x1e1f180/d .functor OR 1, L_0x1e1f290, L_0x1e1f3f0, C4<0>, C4<0>;
L_0x1e1f180 .delay 1 (30000,30000,30000) L_0x1e1f180/d;
L_0x1e1f570/d .functor OR 1, L_0x1e1f5e0, L_0x1e1f790, C4<0>, C4<0>;
L_0x1e1f570 .delay 1 (30000,30000,30000) L_0x1e1f570/d;
v0x1c4aa80_0 .net *"_s0", 0 0, L_0x1e1ed80;  1 drivers
v0x1c4ab80_0 .net *"_s10", 0 0, L_0x1e1f290;  1 drivers
v0x1c4ac60_0 .net *"_s12", 0 0, L_0x1e1f3f0;  1 drivers
v0x1c4ad20_0 .net *"_s14", 0 0, L_0x1e1f5e0;  1 drivers
v0x1c4ae00_0 .net *"_s16", 0 0, L_0x1e1f790;  1 drivers
v0x1c4af30_0 .net *"_s3", 0 0, L_0x1e1edf0;  1 drivers
v0x1c4b010_0 .net *"_s5", 0 0, L_0x1e1ef50;  1 drivers
v0x1c4b0f0_0 .net *"_s6", 0 0, L_0x1e1f180;  1 drivers
v0x1c4b1d0_0 .net "in", 3 0, L_0x1e1f9c0;  1 drivers
v0x1c4b340_0 .net "ors", 1 0, L_0x1e1f090;  1 drivers
v0x1c4b420_0 .net "out", 0 0, L_0x1e1f570;  1 drivers
L_0x1e1edf0 .part L_0x1e1f9c0, 0, 1;
L_0x1e1ef50 .part L_0x1e1f9c0, 1, 1;
L_0x1e1f090 .concat8 [ 1 1 0 0], L_0x1e1ed80, L_0x1e1f180;
L_0x1e1f290 .part L_0x1e1f9c0, 2, 1;
L_0x1e1f3f0 .part L_0x1e1f9c0, 3, 1;
L_0x1e1f5e0 .part L_0x1e1f090, 0, 1;
L_0x1e1f790 .part L_0x1e1f090, 1, 1;
S_0x1c4bd30 .scope module, "resMux" "unaryMultiplexor" 4 148, 4 69 0, S_0x1c44e60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1c51180_0 .net "ands", 7 0, L_0x1e19ff0;  1 drivers
v0x1c51290_0 .net "in", 7 0, L_0x1e18450;  alias, 1 drivers
v0x1c51350_0 .net "out", 0 0, L_0x1e1bfc0;  alias, 1 drivers
v0x1c51420_0 .net "sel", 7 0, v0x1d6daa0_0;  alias, 1 drivers
S_0x1c4bf80 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x1c4bd30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x1c4e6c0_0 .net "A", 7 0, L_0x1e18450;  alias, 1 drivers
v0x1c4e7c0_0 .net "B", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1c4e880_0 .net *"_s0", 0 0, L_0x1e187e0;  1 drivers
v0x1c4e940_0 .net *"_s12", 0 0, L_0x1e191a0;  1 drivers
v0x1c4ea20_0 .net *"_s16", 0 0, L_0x1e19500;  1 drivers
v0x1c4eb50_0 .net *"_s20", 0 0, L_0x1e19930;  1 drivers
v0x1c4ec30_0 .net *"_s24", 0 0, L_0x1e19c60;  1 drivers
v0x1c4ed10_0 .net *"_s28", 0 0, L_0x1e1a270;  1 drivers
v0x1c4edf0_0 .net *"_s4", 0 0, L_0x1e18b80;  1 drivers
v0x1c4ef60_0 .net *"_s8", 0 0, L_0x1e18e90;  1 drivers
v0x1c4f000_0 .net "out", 7 0, L_0x1e19ff0;  alias, 1 drivers
L_0x1e188f0 .part L_0x1e18450, 0, 1;
L_0x1e18ae0 .part v0x1d6daa0_0, 0, 1;
L_0x1e18c40 .part L_0x1e18450, 1, 1;
L_0x1e18da0 .part v0x1d6daa0_0, 1, 1;
L_0x1e18f50 .part L_0x1e18450, 2, 1;
L_0x1e190b0 .part v0x1d6daa0_0, 2, 1;
L_0x1e19260 .part L_0x1e18450, 3, 1;
L_0x1e193c0 .part v0x1d6daa0_0, 3, 1;
L_0x1e195c0 .part L_0x1e18450, 4, 1;
L_0x1e19830 .part v0x1d6daa0_0, 4, 1;
L_0x1e199a0 .part L_0x1e18450, 5, 1;
L_0x1e19b00 .part v0x1d6daa0_0, 5, 1;
L_0x1e19d20 .part L_0x1e18450, 6, 1;
L_0x1e19e80 .part v0x1d6daa0_0, 6, 1;
LS_0x1e19ff0_0_0 .concat8 [ 1 1 1 1], L_0x1e187e0, L_0x1e18b80, L_0x1e18e90, L_0x1e191a0;
LS_0x1e19ff0_0_4 .concat8 [ 1 1 1 1], L_0x1e19500, L_0x1e19930, L_0x1e19c60, L_0x1e1a270;
L_0x1e19ff0 .concat8 [ 4 4 0 0], LS_0x1e19ff0_0_0, LS_0x1e19ff0_0_4;
L_0x1e1a380 .part L_0x1e18450, 7, 1;
L_0x1e1a570 .part v0x1d6daa0_0, 7, 1;
S_0x1c4c1c0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x1c4bf80;
 .timescale -9 -12;
P_0x1c4c3d0 .param/l "i" 0 4 54, +C4<00>;
L_0x1e187e0/d .functor AND 1, L_0x1e188f0, L_0x1e18ae0, C4<1>, C4<1>;
L_0x1e187e0 .delay 1 (30000,30000,30000) L_0x1e187e0/d;
v0x1c4c4b0_0 .net *"_s0", 0 0, L_0x1e188f0;  1 drivers
v0x1c4c590_0 .net *"_s1", 0 0, L_0x1e18ae0;  1 drivers
S_0x1c4c670 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x1c4bf80;
 .timescale -9 -12;
P_0x1c4c880 .param/l "i" 0 4 54, +C4<01>;
L_0x1e18b80/d .functor AND 1, L_0x1e18c40, L_0x1e18da0, C4<1>, C4<1>;
L_0x1e18b80 .delay 1 (30000,30000,30000) L_0x1e18b80/d;
v0x1c4c940_0 .net *"_s0", 0 0, L_0x1e18c40;  1 drivers
v0x1c4ca20_0 .net *"_s1", 0 0, L_0x1e18da0;  1 drivers
S_0x1c4cb00 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x1c4bf80;
 .timescale -9 -12;
P_0x1c4cd40 .param/l "i" 0 4 54, +C4<010>;
L_0x1e18e90/d .functor AND 1, L_0x1e18f50, L_0x1e190b0, C4<1>, C4<1>;
L_0x1e18e90 .delay 1 (30000,30000,30000) L_0x1e18e90/d;
v0x1c4cde0_0 .net *"_s0", 0 0, L_0x1e18f50;  1 drivers
v0x1c4cec0_0 .net *"_s1", 0 0, L_0x1e190b0;  1 drivers
S_0x1c4cfa0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x1c4bf80;
 .timescale -9 -12;
P_0x1c4d1b0 .param/l "i" 0 4 54, +C4<011>;
L_0x1e191a0/d .functor AND 1, L_0x1e19260, L_0x1e193c0, C4<1>, C4<1>;
L_0x1e191a0 .delay 1 (30000,30000,30000) L_0x1e191a0/d;
v0x1c4d270_0 .net *"_s0", 0 0, L_0x1e19260;  1 drivers
v0x1c4d350_0 .net *"_s1", 0 0, L_0x1e193c0;  1 drivers
S_0x1c4d430 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x1c4bf80;
 .timescale -9 -12;
P_0x1c4d690 .param/l "i" 0 4 54, +C4<0100>;
L_0x1e19500/d .functor AND 1, L_0x1e195c0, L_0x1e19830, C4<1>, C4<1>;
L_0x1e19500 .delay 1 (30000,30000,30000) L_0x1e19500/d;
v0x1c4d750_0 .net *"_s0", 0 0, L_0x1e195c0;  1 drivers
v0x1c4d830_0 .net *"_s1", 0 0, L_0x1e19830;  1 drivers
S_0x1c4d910 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x1c4bf80;
 .timescale -9 -12;
P_0x1c4db20 .param/l "i" 0 4 54, +C4<0101>;
L_0x1e19930/d .functor AND 1, L_0x1e199a0, L_0x1e19b00, C4<1>, C4<1>;
L_0x1e19930 .delay 1 (30000,30000,30000) L_0x1e19930/d;
v0x1c4dbe0_0 .net *"_s0", 0 0, L_0x1e199a0;  1 drivers
v0x1c4dcc0_0 .net *"_s1", 0 0, L_0x1e19b00;  1 drivers
S_0x1c4dda0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x1c4bf80;
 .timescale -9 -12;
P_0x1c4dfb0 .param/l "i" 0 4 54, +C4<0110>;
L_0x1e19c60/d .functor AND 1, L_0x1e19d20, L_0x1e19e80, C4<1>, C4<1>;
L_0x1e19c60 .delay 1 (30000,30000,30000) L_0x1e19c60/d;
v0x1c4e070_0 .net *"_s0", 0 0, L_0x1e19d20;  1 drivers
v0x1c4e150_0 .net *"_s1", 0 0, L_0x1e19e80;  1 drivers
S_0x1c4e230 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x1c4bf80;
 .timescale -9 -12;
P_0x1c4e440 .param/l "i" 0 4 54, +C4<0111>;
L_0x1e1a270/d .functor AND 1, L_0x1e1a380, L_0x1e1a570, C4<1>, C4<1>;
L_0x1e1a270 .delay 1 (30000,30000,30000) L_0x1e1a270/d;
v0x1c4e500_0 .net *"_s0", 0 0, L_0x1e1a380;  1 drivers
v0x1c4e5e0_0 .net *"_s1", 0 0, L_0x1e1a570;  1 drivers
S_0x1c4f140 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x1c4bd30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1e1bfc0/d .functor OR 1, L_0x1e1c080, L_0x1e1c230, C4<0>, C4<0>;
L_0x1e1bfc0 .delay 1 (30000,30000,30000) L_0x1e1bfc0/d;
v0x1c50d10_0 .net *"_s10", 0 0, L_0x1e1c080;  1 drivers
v0x1c50df0_0 .net *"_s12", 0 0, L_0x1e1c230;  1 drivers
v0x1c50ed0_0 .net "in", 7 0, L_0x1e19ff0;  alias, 1 drivers
v0x1c50fa0_0 .net "ors", 1 0, L_0x1e1bde0;  1 drivers
v0x1c51060_0 .net "out", 0 0, L_0x1e1bfc0;  alias, 1 drivers
L_0x1e1b1b0 .part L_0x1e19ff0, 0, 4;
L_0x1e1bde0 .concat8 [ 1 1 0 0], L_0x1e1aea0, L_0x1e1bad0;
L_0x1e1bf20 .part L_0x1e19ff0, 4, 4;
L_0x1e1c080 .part L_0x1e1bde0, 0, 1;
L_0x1e1c230 .part L_0x1e1bde0, 1, 1;
S_0x1c4f350 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1c4f140;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1e1a660/d .functor OR 1, L_0x1e1a720, L_0x1e1a880, C4<0>, C4<0>;
L_0x1e1a660 .delay 1 (30000,30000,30000) L_0x1e1a660/d;
L_0x1e1aab0/d .functor OR 1, L_0x1e1abc0, L_0x1e1ad20, C4<0>, C4<0>;
L_0x1e1aab0 .delay 1 (30000,30000,30000) L_0x1e1aab0/d;
L_0x1e1aea0/d .functor OR 1, L_0x1e1af10, L_0x1e1b0c0, C4<0>, C4<0>;
L_0x1e1aea0 .delay 1 (30000,30000,30000) L_0x1e1aea0/d;
v0x1c4f5a0_0 .net *"_s0", 0 0, L_0x1e1a660;  1 drivers
v0x1c4f6a0_0 .net *"_s10", 0 0, L_0x1e1abc0;  1 drivers
v0x1c4f780_0 .net *"_s12", 0 0, L_0x1e1ad20;  1 drivers
v0x1c4f870_0 .net *"_s14", 0 0, L_0x1e1af10;  1 drivers
v0x1c4f950_0 .net *"_s16", 0 0, L_0x1e1b0c0;  1 drivers
v0x1c4fa80_0 .net *"_s3", 0 0, L_0x1e1a720;  1 drivers
v0x1c4fb60_0 .net *"_s5", 0 0, L_0x1e1a880;  1 drivers
v0x1c4fc40_0 .net *"_s6", 0 0, L_0x1e1aab0;  1 drivers
v0x1c4fd20_0 .net "in", 3 0, L_0x1e1b1b0;  1 drivers
v0x1c4fe90_0 .net "ors", 1 0, L_0x1e1a9c0;  1 drivers
v0x1c4ff70_0 .net "out", 0 0, L_0x1e1aea0;  1 drivers
L_0x1e1a720 .part L_0x1e1b1b0, 0, 1;
L_0x1e1a880 .part L_0x1e1b1b0, 1, 1;
L_0x1e1a9c0 .concat8 [ 1 1 0 0], L_0x1e1a660, L_0x1e1aab0;
L_0x1e1abc0 .part L_0x1e1b1b0, 2, 1;
L_0x1e1ad20 .part L_0x1e1b1b0, 3, 1;
L_0x1e1af10 .part L_0x1e1a9c0, 0, 1;
L_0x1e1b0c0 .part L_0x1e1a9c0, 1, 1;
S_0x1c50090 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1c4f140;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1e1b2e0/d .functor OR 1, L_0x1e1b350, L_0x1e1b4b0, C4<0>, C4<0>;
L_0x1e1b2e0 .delay 1 (30000,30000,30000) L_0x1e1b2e0/d;
L_0x1e1b6e0/d .functor OR 1, L_0x1e1b7f0, L_0x1e1b950, C4<0>, C4<0>;
L_0x1e1b6e0 .delay 1 (30000,30000,30000) L_0x1e1b6e0/d;
L_0x1e1bad0/d .functor OR 1, L_0x1e1bb40, L_0x1e1bcf0, C4<0>, C4<0>;
L_0x1e1bad0 .delay 1 (30000,30000,30000) L_0x1e1bad0/d;
v0x1c50250_0 .net *"_s0", 0 0, L_0x1e1b2e0;  1 drivers
v0x1c50350_0 .net *"_s10", 0 0, L_0x1e1b7f0;  1 drivers
v0x1c50430_0 .net *"_s12", 0 0, L_0x1e1b950;  1 drivers
v0x1c504f0_0 .net *"_s14", 0 0, L_0x1e1bb40;  1 drivers
v0x1c505d0_0 .net *"_s16", 0 0, L_0x1e1bcf0;  1 drivers
v0x1c50700_0 .net *"_s3", 0 0, L_0x1e1b350;  1 drivers
v0x1c507e0_0 .net *"_s5", 0 0, L_0x1e1b4b0;  1 drivers
v0x1c508c0_0 .net *"_s6", 0 0, L_0x1e1b6e0;  1 drivers
v0x1c509a0_0 .net "in", 3 0, L_0x1e1bf20;  1 drivers
v0x1c50b10_0 .net "ors", 1 0, L_0x1e1b5f0;  1 drivers
v0x1c50bf0_0 .net "out", 0 0, L_0x1e1bad0;  1 drivers
L_0x1e1b350 .part L_0x1e1bf20, 0, 1;
L_0x1e1b4b0 .part L_0x1e1bf20, 1, 1;
L_0x1e1b5f0 .concat8 [ 1 1 0 0], L_0x1e1b2e0, L_0x1e1b6e0;
L_0x1e1b7f0 .part L_0x1e1bf20, 2, 1;
L_0x1e1b950 .part L_0x1e1bf20, 3, 1;
L_0x1e1bb40 .part L_0x1e1b5f0, 0, 1;
L_0x1e1bcf0 .part L_0x1e1b5f0, 1, 1;
S_0x1c51500 .scope module, "sltGate" "slt" 4 142, 4 101 0, S_0x1c44e60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x1e177c0/d .functor XNOR 1, L_0x1e1fec0, L_0x1e16260, C4<0>, C4<0>;
L_0x1e177c0 .delay 1 (20000,20000,20000) L_0x1e177c0/d;
L_0x1e17a30/d .functor AND 1, L_0x1e1fec0, L_0x1dc8070, C4<1>, C4<1>;
L_0x1e17a30 .delay 1 (30000,30000,30000) L_0x1e17a30/d;
L_0x1e17aa0/d .functor AND 1, L_0x1e177c0, L_0x1e16300, C4<1>, C4<1>;
L_0x1e17aa0 .delay 1 (30000,30000,30000) L_0x1e17aa0/d;
L_0x1e17c00/d .functor OR 1, L_0x1e17aa0, L_0x1e17a30, C4<0>, C4<0>;
L_0x1e17c00 .delay 1 (30000,30000,30000) L_0x1e17c00/d;
v0x1c517b0_0 .net "a", 0 0, L_0x1e1fec0;  alias, 1 drivers
v0x1c518a0_0 .net "a_", 0 0, L_0x1e063c0;  alias, 1 drivers
v0x1c51960_0 .net "b", 0 0, L_0x1e16260;  alias, 1 drivers
v0x1c51a50_0 .net "b_", 0 0, L_0x1dc8070;  alias, 1 drivers
v0x1c51af0_0 .net "carryin", 0 0, L_0x1e16300;  alias, 1 drivers
v0x1c51c30_0 .net "eq", 0 0, L_0x1e177c0;  1 drivers
v0x1c51cf0_0 .net "lt", 0 0, L_0x1e17a30;  1 drivers
v0x1c51db0_0 .net "out", 0 0, L_0x1e17c00;  1 drivers
v0x1c51e70_0 .net "w0", 0 0, L_0x1e17aa0;  1 drivers
S_0x1c520c0 .scope module, "sub" "fullAdder" 4 140, 4 85 0, S_0x1c44e60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1e175a0/d .functor OR 1, L_0x1e170a0, L_0x1c53320, C4<0>, C4<0>;
L_0x1e175a0 .delay 1 (30000,30000,30000) L_0x1e175a0/d;
v0x1c52eb0_0 .net "a", 0 0, L_0x1e1fec0;  alias, 1 drivers
v0x1c53000_0 .net "b", 0 0, L_0x1dc8070;  alias, 1 drivers
v0x1c530c0_0 .net "c1", 0 0, L_0x1e170a0;  1 drivers
v0x1c53160_0 .net "c2", 0 0, L_0x1c53320;  1 drivers
v0x1c53230_0 .net "carryin", 0 0, L_0x1e16300;  alias, 1 drivers
v0x1c533b0_0 .net "carryout", 0 0, L_0x1e175a0;  1 drivers
v0x1c53450_0 .net "s1", 0 0, L_0x1e16fe0;  1 drivers
v0x1c534f0_0 .net "sum", 0 0, L_0x1e17200;  1 drivers
S_0x1c52310 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1c520c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1e16fe0/d .functor XOR 1, L_0x1e1fec0, L_0x1dc8070, C4<0>, C4<0>;
L_0x1e16fe0 .delay 1 (30000,30000,30000) L_0x1e16fe0/d;
L_0x1e170a0/d .functor AND 1, L_0x1e1fec0, L_0x1dc8070, C4<1>, C4<1>;
L_0x1e170a0 .delay 1 (30000,30000,30000) L_0x1e170a0/d;
v0x1c52570_0 .net "a", 0 0, L_0x1e1fec0;  alias, 1 drivers
v0x1c52630_0 .net "b", 0 0, L_0x1dc8070;  alias, 1 drivers
v0x1c526f0_0 .net "carryout", 0 0, L_0x1e170a0;  alias, 1 drivers
v0x1c52790_0 .net "sum", 0 0, L_0x1e16fe0;  alias, 1 drivers
S_0x1c528c0 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1c520c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1e17200/d .functor XOR 1, L_0x1e16fe0, L_0x1e16300, C4<0>, C4<0>;
L_0x1e17200 .delay 1 (30000,30000,30000) L_0x1e17200/d;
L_0x1c53320/d .functor AND 1, L_0x1e16fe0, L_0x1e16300, C4<1>, C4<1>;
L_0x1c53320 .delay 1 (30000,30000,30000) L_0x1c53320/d;
v0x1c52b20_0 .net "a", 0 0, L_0x1e16fe0;  alias, 1 drivers
v0x1c52bf0_0 .net "b", 0 0, L_0x1e16300;  alias, 1 drivers
v0x1c52c90_0 .net "carryout", 0 0, L_0x1c53320;  alias, 1 drivers
v0x1c52d60_0 .net "sum", 0 0, L_0x1e17200;  alias, 1 drivers
S_0x1c54910 .scope generate, "genblk2" "genblk2" 3 45, 3 45 0, S_0x1c44b90;
 .timescale -9 -12;
L_0x7f72592db338 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f72592db380 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1e1ff60/d .functor OR 1, L_0x7f72592db338, L_0x7f72592db380, C4<0>, C4<0>;
L_0x1e1ff60 .delay 1 (30000,30000,30000) L_0x1e1ff60/d;
v0x1c54b00_0 .net/2u *"_s0", 0 0, L_0x7f72592db338;  1 drivers
v0x1c54be0_0 .net/2u *"_s2", 0 0, L_0x7f72592db380;  1 drivers
S_0x1c54cc0 .scope generate, "alu_slices[18]" "alu_slices[18]" 3 37, 3 37 0, S_0x1a570b0;
 .timescale -9 -12;
P_0x1c54ed0 .param/l "i" 0 3 37, +C4<010010>;
S_0x1c54f90 .scope module, "alu1_inst" "alu1" 3 38, 4 124 0, S_0x1c54cc0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x1e20280/d .functor NOT 1, L_0x1e29ab0, C4<0>, C4<0>, C4<0>;
L_0x1e20280 .delay 1 (10000,10000,10000) L_0x1e20280/d;
L_0x1e203e0/d .functor NOT 1, L_0x1e29c10, C4<0>, C4<0>, C4<0>;
L_0x1e203e0 .delay 1 (10000,10000,10000) L_0x1e203e0/d;
L_0x1e21320/d .functor XOR 1, L_0x1e29ab0, L_0x1e29c10, C4<0>, C4<0>;
L_0x1e21320 .delay 1 (30000,30000,30000) L_0x1e21320/d;
L_0x7f72592db3c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f72592db410 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1e219d0/d .functor OR 1, L_0x7f72592db3c8, L_0x7f72592db410, C4<0>, C4<0>;
L_0x1e219d0 .delay 1 (30000,30000,30000) L_0x1e219d0/d;
L_0x1e21bd0/d .functor AND 1, L_0x1e29ab0, L_0x1e29c10, C4<1>, C4<1>;
L_0x1e21bd0 .delay 1 (30000,30000,30000) L_0x1e21bd0/d;
L_0x1e21c90/d .functor NAND 1, L_0x1e29ab0, L_0x1e29c10, C4<1>, C4<1>;
L_0x1e21c90 .delay 1 (20000,20000,20000) L_0x1e21c90/d;
L_0x1e21df0/d .functor XOR 1, L_0x1e29ab0, L_0x1e29c10, C4<0>, C4<0>;
L_0x1e21df0 .delay 1 (20000,20000,20000) L_0x1e21df0/d;
L_0x1e222a0/d .functor OR 1, L_0x1e29ab0, L_0x1e29c10, C4<0>, C4<0>;
L_0x1e222a0 .delay 1 (30000,30000,30000) L_0x1e222a0/d;
L_0x1e299b0/d .functor NOT 1, L_0x1e25c10, C4<0>, C4<0>, C4<0>;
L_0x1e299b0 .delay 1 (10000,10000,10000) L_0x1e299b0/d;
v0x1c636c0_0 .net "A", 0 0, L_0x1e29ab0;  1 drivers
v0x1c63780_0 .net "A_", 0 0, L_0x1e20280;  1 drivers
v0x1c63840_0 .net "B", 0 0, L_0x1e29c10;  1 drivers
v0x1c63910_0 .net "B_", 0 0, L_0x1e203e0;  1 drivers
v0x1c639b0_0 .net *"_s12", 0 0, L_0x1e219d0;  1 drivers
v0x1c63aa0_0 .net/2s *"_s14", 0 0, L_0x7f72592db3c8;  1 drivers
v0x1c63b60_0 .net/2s *"_s16", 0 0, L_0x7f72592db410;  1 drivers
v0x1c63c40_0 .net *"_s18", 0 0, L_0x1e21bd0;  1 drivers
v0x1c63d20_0 .net *"_s20", 0 0, L_0x1e21c90;  1 drivers
v0x1c63e90_0 .net *"_s22", 0 0, L_0x1e21df0;  1 drivers
v0x1c63f70_0 .net *"_s24", 0 0, L_0x1e222a0;  1 drivers
o0x7f7259380268 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x1c64050_0 name=_s30
o0x7f7259380298 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0x1c64130_0 name=_s32
v0x1c64210_0 .net *"_s8", 0 0, L_0x1e21320;  1 drivers
v0x1c642f0_0 .net "carryin", 0 0, L_0x1e20020;  1 drivers
v0x1c64390_0 .net "carryout", 0 0, L_0x1e29650;  1 drivers
v0x1c64430_0 .net "carryouts", 7 0, L_0x1ec0990;  1 drivers
v0x1c645e0_0 .net "command", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1c64680_0 .net "result", 0 0, L_0x1e25c10;  1 drivers
v0x1c64770_0 .net "results", 7 0, L_0x1e22070;  1 drivers
v0x1c64880_0 .net "zero", 0 0, L_0x1e299b0;  1 drivers
LS_0x1e22070_0_0 .concat8 [ 1 1 1 1], L_0x1e20840, L_0x1e20e70, L_0x1e21320, L_0x1e219d0;
LS_0x1e22070_0_4 .concat8 [ 1 1 1 1], L_0x1e21bd0, L_0x1e21c90, L_0x1e21df0, L_0x1e222a0;
L_0x1e22070 .concat8 [ 4 4 0 0], LS_0x1e22070_0_0, LS_0x1e22070_0_4;
LS_0x1ec0990_0_0 .concat [ 1 1 1 1], L_0x1e20af0, L_0x1e211c0, o0x7f7259380268, L_0x1e21820;
LS_0x1ec0990_0_4 .concat [ 4 0 0 0], o0x7f7259380298;
L_0x1ec0990 .concat [ 4 4 0 0], LS_0x1ec0990_0_0, LS_0x1ec0990_0_4;
S_0x1c55210 .scope module, "adder" "fullAdder" 4 139, 4 85 0, S_0x1c54f90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1e20af0/d .functor OR 1, L_0x1e205d0, L_0x1e20990, C4<0>, C4<0>;
L_0x1e20af0 .delay 1 (30000,30000,30000) L_0x1e20af0/d;
v0x1c56040_0 .net "a", 0 0, L_0x1e29ab0;  alias, 1 drivers
v0x1c56100_0 .net "b", 0 0, L_0x1e29c10;  alias, 1 drivers
v0x1c561d0_0 .net "c1", 0 0, L_0x1e205d0;  1 drivers
v0x1c562d0_0 .net "c2", 0 0, L_0x1e20990;  1 drivers
v0x1c563a0_0 .net "carryin", 0 0, L_0x1e20020;  alias, 1 drivers
v0x1c56490_0 .net "carryout", 0 0, L_0x1e20af0;  1 drivers
v0x1c56530_0 .net "s1", 0 0, L_0x1e19f70;  1 drivers
v0x1c56620_0 .net "sum", 0 0, L_0x1e20840;  1 drivers
S_0x1c55480 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1c55210;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1e19f70/d .functor XOR 1, L_0x1e29ab0, L_0x1e29c10, C4<0>, C4<0>;
L_0x1e19f70 .delay 1 (30000,30000,30000) L_0x1e19f70/d;
L_0x1e205d0/d .functor AND 1, L_0x1e29ab0, L_0x1e29c10, C4<1>, C4<1>;
L_0x1e205d0 .delay 1 (30000,30000,30000) L_0x1e205d0/d;
v0x1c556e0_0 .net "a", 0 0, L_0x1e29ab0;  alias, 1 drivers
v0x1c557c0_0 .net "b", 0 0, L_0x1e29c10;  alias, 1 drivers
v0x1c55880_0 .net "carryout", 0 0, L_0x1e205d0;  alias, 1 drivers
v0x1c55920_0 .net "sum", 0 0, L_0x1e19f70;  alias, 1 drivers
S_0x1c55a60 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1c55210;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1e20840/d .functor XOR 1, L_0x1e19f70, L_0x1e20020, C4<0>, C4<0>;
L_0x1e20840 .delay 1 (30000,30000,30000) L_0x1e20840/d;
L_0x1e20990/d .functor AND 1, L_0x1e19f70, L_0x1e20020, C4<1>, C4<1>;
L_0x1e20990 .delay 1 (30000,30000,30000) L_0x1e20990/d;
v0x1c55cc0_0 .net "a", 0 0, L_0x1e19f70;  alias, 1 drivers
v0x1c55d60_0 .net "b", 0 0, L_0x1e20020;  alias, 1 drivers
v0x1c55e00_0 .net "carryout", 0 0, L_0x1e20990;  alias, 1 drivers
v0x1c55ed0_0 .net "sum", 0 0, L_0x1e20840;  alias, 1 drivers
S_0x1c566f0 .scope module, "cMux" "unaryMultiplexor" 4 149, 4 69 0, S_0x1c54f90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1c5bae0_0 .net "ands", 7 0, L_0x1e27650;  1 drivers
v0x1c5bbf0_0 .net "in", 7 0, L_0x1ec0990;  alias, 1 drivers
v0x1c5bcb0_0 .net "out", 0 0, L_0x1e29650;  alias, 1 drivers
v0x1c5bd80_0 .net "sel", 7 0, v0x1d6daa0_0;  alias, 1 drivers
S_0x1c56910 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x1c566f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x1c59040_0 .net "A", 7 0, L_0x1ec0990;  alias, 1 drivers
v0x1c59140_0 .net "B", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1c59200_0 .net *"_s0", 0 0, L_0x1e25f70;  1 drivers
v0x1c592c0_0 .net *"_s12", 0 0, L_0x1e268e0;  1 drivers
v0x1c593a0_0 .net *"_s16", 0 0, L_0x1e26c40;  1 drivers
v0x1c594d0_0 .net *"_s20", 0 0, L_0x1e26f50;  1 drivers
v0x1c595b0_0 .net *"_s24", 0 0, L_0x1e27340;  1 drivers
v0x1c59690_0 .net *"_s28", 0 0, L_0x1e272d0;  1 drivers
v0x1c59770_0 .net *"_s4", 0 0, L_0x1e26280;  1 drivers
v0x1c598e0_0 .net *"_s8", 0 0, L_0x1e265d0;  1 drivers
v0x1c599c0_0 .net "out", 7 0, L_0x1e27650;  alias, 1 drivers
L_0x1e26030 .part L_0x1ec0990, 0, 1;
L_0x1e26190 .part v0x1d6daa0_0, 0, 1;
L_0x1e26340 .part L_0x1ec0990, 1, 1;
L_0x1e26530 .part v0x1d6daa0_0, 1, 1;
L_0x1e26690 .part L_0x1ec0990, 2, 1;
L_0x1e267f0 .part v0x1d6daa0_0, 2, 1;
L_0x1e269a0 .part L_0x1ec0990, 3, 1;
L_0x1e26b00 .part v0x1d6daa0_0, 3, 1;
L_0x1e26d00 .part L_0x1ec0990, 4, 1;
L_0x1e26e60 .part v0x1d6daa0_0, 4, 1;
L_0x1e26fc0 .part L_0x1ec0990, 5, 1;
L_0x1e27230 .part v0x1d6daa0_0, 5, 1;
L_0x1e27400 .part L_0x1ec0990, 6, 1;
L_0x1e27560 .part v0x1d6daa0_0, 6, 1;
LS_0x1e27650_0_0 .concat8 [ 1 1 1 1], L_0x1e25f70, L_0x1e26280, L_0x1e265d0, L_0x1e268e0;
LS_0x1e27650_0_4 .concat8 [ 1 1 1 1], L_0x1e26c40, L_0x1e26f50, L_0x1e27340, L_0x1e272d0;
L_0x1e27650 .concat8 [ 4 4 0 0], LS_0x1e27650_0_0, LS_0x1e27650_0_4;
L_0x1e27a10 .part L_0x1ec0990, 7, 1;
L_0x1e27c00 .part v0x1d6daa0_0, 7, 1;
S_0x1c56b70 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x1c56910;
 .timescale -9 -12;
P_0x1c56d80 .param/l "i" 0 4 54, +C4<00>;
L_0x1e25f70/d .functor AND 1, L_0x1e26030, L_0x1e26190, C4<1>, C4<1>;
L_0x1e25f70 .delay 1 (30000,30000,30000) L_0x1e25f70/d;
v0x1c56e60_0 .net *"_s0", 0 0, L_0x1e26030;  1 drivers
v0x1c56f40_0 .net *"_s1", 0 0, L_0x1e26190;  1 drivers
S_0x1c57020 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x1c56910;
 .timescale -9 -12;
P_0x1c57230 .param/l "i" 0 4 54, +C4<01>;
L_0x1e26280/d .functor AND 1, L_0x1e26340, L_0x1e26530, C4<1>, C4<1>;
L_0x1e26280 .delay 1 (30000,30000,30000) L_0x1e26280/d;
v0x1c572f0_0 .net *"_s0", 0 0, L_0x1e26340;  1 drivers
v0x1c573d0_0 .net *"_s1", 0 0, L_0x1e26530;  1 drivers
S_0x1c574b0 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x1c56910;
 .timescale -9 -12;
P_0x1c576c0 .param/l "i" 0 4 54, +C4<010>;
L_0x1e265d0/d .functor AND 1, L_0x1e26690, L_0x1e267f0, C4<1>, C4<1>;
L_0x1e265d0 .delay 1 (30000,30000,30000) L_0x1e265d0/d;
v0x1c57760_0 .net *"_s0", 0 0, L_0x1e26690;  1 drivers
v0x1c57840_0 .net *"_s1", 0 0, L_0x1e267f0;  1 drivers
S_0x1c57920 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x1c56910;
 .timescale -9 -12;
P_0x1c57b30 .param/l "i" 0 4 54, +C4<011>;
L_0x1e268e0/d .functor AND 1, L_0x1e269a0, L_0x1e26b00, C4<1>, C4<1>;
L_0x1e268e0 .delay 1 (30000,30000,30000) L_0x1e268e0/d;
v0x1c57bf0_0 .net *"_s0", 0 0, L_0x1e269a0;  1 drivers
v0x1c57cd0_0 .net *"_s1", 0 0, L_0x1e26b00;  1 drivers
S_0x1c57db0 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x1c56910;
 .timescale -9 -12;
P_0x1c58010 .param/l "i" 0 4 54, +C4<0100>;
L_0x1e26c40/d .functor AND 1, L_0x1e26d00, L_0x1e26e60, C4<1>, C4<1>;
L_0x1e26c40 .delay 1 (30000,30000,30000) L_0x1e26c40/d;
v0x1c580d0_0 .net *"_s0", 0 0, L_0x1e26d00;  1 drivers
v0x1c581b0_0 .net *"_s1", 0 0, L_0x1e26e60;  1 drivers
S_0x1c58290 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x1c56910;
 .timescale -9 -12;
P_0x1c584a0 .param/l "i" 0 4 54, +C4<0101>;
L_0x1e26f50/d .functor AND 1, L_0x1e26fc0, L_0x1e27230, C4<1>, C4<1>;
L_0x1e26f50 .delay 1 (30000,30000,30000) L_0x1e26f50/d;
v0x1c58560_0 .net *"_s0", 0 0, L_0x1e26fc0;  1 drivers
v0x1c58640_0 .net *"_s1", 0 0, L_0x1e27230;  1 drivers
S_0x1c58720 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x1c56910;
 .timescale -9 -12;
P_0x1c58930 .param/l "i" 0 4 54, +C4<0110>;
L_0x1e27340/d .functor AND 1, L_0x1e27400, L_0x1e27560, C4<1>, C4<1>;
L_0x1e27340 .delay 1 (30000,30000,30000) L_0x1e27340/d;
v0x1c589f0_0 .net *"_s0", 0 0, L_0x1e27400;  1 drivers
v0x1c58ad0_0 .net *"_s1", 0 0, L_0x1e27560;  1 drivers
S_0x1c58bb0 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x1c56910;
 .timescale -9 -12;
P_0x1c58dc0 .param/l "i" 0 4 54, +C4<0111>;
L_0x1e272d0/d .functor AND 1, L_0x1e27a10, L_0x1e27c00, C4<1>, C4<1>;
L_0x1e272d0 .delay 1 (30000,30000,30000) L_0x1e272d0/d;
v0x1c58e80_0 .net *"_s0", 0 0, L_0x1e27a10;  1 drivers
v0x1c58f60_0 .net *"_s1", 0 0, L_0x1e27c00;  1 drivers
S_0x1c59b20 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x1c566f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1e29650/d .functor OR 1, L_0x1e29710, L_0x1e298c0, C4<0>, C4<0>;
L_0x1e29650 .delay 1 (30000,30000,30000) L_0x1e29650/d;
v0x1c5b670_0 .net *"_s10", 0 0, L_0x1e29710;  1 drivers
v0x1c5b750_0 .net *"_s12", 0 0, L_0x1e298c0;  1 drivers
v0x1c5b830_0 .net "in", 7 0, L_0x1e27650;  alias, 1 drivers
v0x1c5b900_0 .net "ors", 1 0, L_0x1e29470;  1 drivers
v0x1c5b9c0_0 .net "out", 0 0, L_0x1e29650;  alias, 1 drivers
L_0x1e28840 .part L_0x1e27650, 0, 4;
L_0x1e29470 .concat8 [ 1 1 0 0], L_0x1e28530, L_0x1e29160;
L_0x1e295b0 .part L_0x1e27650, 4, 4;
L_0x1e29710 .part L_0x1e29470, 0, 1;
L_0x1e298c0 .part L_0x1e29470, 1, 1;
S_0x1c59ce0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1c59b20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1e27cf0/d .functor OR 1, L_0x1e27db0, L_0x1e27f10, C4<0>, C4<0>;
L_0x1e27cf0 .delay 1 (30000,30000,30000) L_0x1e27cf0/d;
L_0x1e28140/d .functor OR 1, L_0x1e28250, L_0x1e283b0, C4<0>, C4<0>;
L_0x1e28140 .delay 1 (30000,30000,30000) L_0x1e28140/d;
L_0x1e28530/d .functor OR 1, L_0x1e285a0, L_0x1e28750, C4<0>, C4<0>;
L_0x1e28530 .delay 1 (30000,30000,30000) L_0x1e28530/d;
v0x1c59f30_0 .net *"_s0", 0 0, L_0x1e27cf0;  1 drivers
v0x1c5a030_0 .net *"_s10", 0 0, L_0x1e28250;  1 drivers
v0x1c5a110_0 .net *"_s12", 0 0, L_0x1e283b0;  1 drivers
v0x1c5a1d0_0 .net *"_s14", 0 0, L_0x1e285a0;  1 drivers
v0x1c5a2b0_0 .net *"_s16", 0 0, L_0x1e28750;  1 drivers
v0x1c5a3e0_0 .net *"_s3", 0 0, L_0x1e27db0;  1 drivers
v0x1c5a4c0_0 .net *"_s5", 0 0, L_0x1e27f10;  1 drivers
v0x1c5a5a0_0 .net *"_s6", 0 0, L_0x1e28140;  1 drivers
v0x1c5a680_0 .net "in", 3 0, L_0x1e28840;  1 drivers
v0x1c5a7f0_0 .net "ors", 1 0, L_0x1e28050;  1 drivers
v0x1c5a8d0_0 .net "out", 0 0, L_0x1e28530;  1 drivers
L_0x1e27db0 .part L_0x1e28840, 0, 1;
L_0x1e27f10 .part L_0x1e28840, 1, 1;
L_0x1e28050 .concat8 [ 1 1 0 0], L_0x1e27cf0, L_0x1e28140;
L_0x1e28250 .part L_0x1e28840, 2, 1;
L_0x1e283b0 .part L_0x1e28840, 3, 1;
L_0x1e285a0 .part L_0x1e28050, 0, 1;
L_0x1e28750 .part L_0x1e28050, 1, 1;
S_0x1c5a9f0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1c59b20;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1e28970/d .functor OR 1, L_0x1e289e0, L_0x1e28b40, C4<0>, C4<0>;
L_0x1e28970 .delay 1 (30000,30000,30000) L_0x1e28970/d;
L_0x1e28d70/d .functor OR 1, L_0x1e28e80, L_0x1e28fe0, C4<0>, C4<0>;
L_0x1e28d70 .delay 1 (30000,30000,30000) L_0x1e28d70/d;
L_0x1e29160/d .functor OR 1, L_0x1e291d0, L_0x1e29380, C4<0>, C4<0>;
L_0x1e29160 .delay 1 (30000,30000,30000) L_0x1e29160/d;
v0x1c5abb0_0 .net *"_s0", 0 0, L_0x1e28970;  1 drivers
v0x1c5acb0_0 .net *"_s10", 0 0, L_0x1e28e80;  1 drivers
v0x1c5ad90_0 .net *"_s12", 0 0, L_0x1e28fe0;  1 drivers
v0x1c5ae50_0 .net *"_s14", 0 0, L_0x1e291d0;  1 drivers
v0x1c5af30_0 .net *"_s16", 0 0, L_0x1e29380;  1 drivers
v0x1c5b060_0 .net *"_s3", 0 0, L_0x1e289e0;  1 drivers
v0x1c5b140_0 .net *"_s5", 0 0, L_0x1e28b40;  1 drivers
v0x1c5b220_0 .net *"_s6", 0 0, L_0x1e28d70;  1 drivers
v0x1c5b300_0 .net "in", 3 0, L_0x1e295b0;  1 drivers
v0x1c5b470_0 .net "ors", 1 0, L_0x1e28c80;  1 drivers
v0x1c5b550_0 .net "out", 0 0, L_0x1e29160;  1 drivers
L_0x1e289e0 .part L_0x1e295b0, 0, 1;
L_0x1e28b40 .part L_0x1e295b0, 1, 1;
L_0x1e28c80 .concat8 [ 1 1 0 0], L_0x1e28970, L_0x1e28d70;
L_0x1e28e80 .part L_0x1e295b0, 2, 1;
L_0x1e28fe0 .part L_0x1e295b0, 3, 1;
L_0x1e291d0 .part L_0x1e28c80, 0, 1;
L_0x1e29380 .part L_0x1e28c80, 1, 1;
S_0x1c5be60 .scope module, "resMux" "unaryMultiplexor" 4 148, 4 69 0, S_0x1c54f90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1c61290_0 .net "ands", 7 0, L_0x1e23c10;  1 drivers
v0x1c613a0_0 .net "in", 7 0, L_0x1e22070;  alias, 1 drivers
v0x1c61460_0 .net "out", 0 0, L_0x1e25c10;  alias, 1 drivers
v0x1c61530_0 .net "sel", 7 0, v0x1d6daa0_0;  alias, 1 drivers
S_0x1c5c0b0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x1c5be60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x1c5e7f0_0 .net "A", 7 0, L_0x1e22070;  alias, 1 drivers
v0x1c5e8f0_0 .net "B", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1c5e9b0_0 .net *"_s0", 0 0, L_0x1e22400;  1 drivers
v0x1c5ea70_0 .net *"_s12", 0 0, L_0x1e22dc0;  1 drivers
v0x1c5eb50_0 .net *"_s16", 0 0, L_0x1e23120;  1 drivers
v0x1c5ec80_0 .net *"_s20", 0 0, L_0x1e23550;  1 drivers
v0x1c5ed60_0 .net *"_s24", 0 0, L_0x1e23880;  1 drivers
v0x1c5ee40_0 .net *"_s28", 0 0, L_0x1e23810;  1 drivers
v0x1c5ef20_0 .net *"_s4", 0 0, L_0x1e227a0;  1 drivers
v0x1c5f090_0 .net *"_s8", 0 0, L_0x1e22ab0;  1 drivers
v0x1c5f170_0 .net "out", 7 0, L_0x1e23c10;  alias, 1 drivers
L_0x1e22510 .part L_0x1e22070, 0, 1;
L_0x1e22700 .part v0x1d6daa0_0, 0, 1;
L_0x1e22860 .part L_0x1e22070, 1, 1;
L_0x1e229c0 .part v0x1d6daa0_0, 1, 1;
L_0x1e22b70 .part L_0x1e22070, 2, 1;
L_0x1e22cd0 .part v0x1d6daa0_0, 2, 1;
L_0x1e22e80 .part L_0x1e22070, 3, 1;
L_0x1e22fe0 .part v0x1d6daa0_0, 3, 1;
L_0x1e231e0 .part L_0x1e22070, 4, 1;
L_0x1e23450 .part v0x1d6daa0_0, 4, 1;
L_0x1e235c0 .part L_0x1e22070, 5, 1;
L_0x1e23720 .part v0x1d6daa0_0, 5, 1;
L_0x1e23940 .part L_0x1e22070, 6, 1;
L_0x1e23aa0 .part v0x1d6daa0_0, 6, 1;
LS_0x1e23c10_0_0 .concat8 [ 1 1 1 1], L_0x1e22400, L_0x1e227a0, L_0x1e22ab0, L_0x1e22dc0;
LS_0x1e23c10_0_4 .concat8 [ 1 1 1 1], L_0x1e23120, L_0x1e23550, L_0x1e23880, L_0x1e23810;
L_0x1e23c10 .concat8 [ 4 4 0 0], LS_0x1e23c10_0_0, LS_0x1e23c10_0_4;
L_0x1e23fd0 .part L_0x1e22070, 7, 1;
L_0x1e241c0 .part v0x1d6daa0_0, 7, 1;
S_0x1c5c2f0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x1c5c0b0;
 .timescale -9 -12;
P_0x1c5c500 .param/l "i" 0 4 54, +C4<00>;
L_0x1e22400/d .functor AND 1, L_0x1e22510, L_0x1e22700, C4<1>, C4<1>;
L_0x1e22400 .delay 1 (30000,30000,30000) L_0x1e22400/d;
v0x1c5c5e0_0 .net *"_s0", 0 0, L_0x1e22510;  1 drivers
v0x1c5c6c0_0 .net *"_s1", 0 0, L_0x1e22700;  1 drivers
S_0x1c5c7a0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x1c5c0b0;
 .timescale -9 -12;
P_0x1c5c9b0 .param/l "i" 0 4 54, +C4<01>;
L_0x1e227a0/d .functor AND 1, L_0x1e22860, L_0x1e229c0, C4<1>, C4<1>;
L_0x1e227a0 .delay 1 (30000,30000,30000) L_0x1e227a0/d;
v0x1c5ca70_0 .net *"_s0", 0 0, L_0x1e22860;  1 drivers
v0x1c5cb50_0 .net *"_s1", 0 0, L_0x1e229c0;  1 drivers
S_0x1c5cc30 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x1c5c0b0;
 .timescale -9 -12;
P_0x1c5ce70 .param/l "i" 0 4 54, +C4<010>;
L_0x1e22ab0/d .functor AND 1, L_0x1e22b70, L_0x1e22cd0, C4<1>, C4<1>;
L_0x1e22ab0 .delay 1 (30000,30000,30000) L_0x1e22ab0/d;
v0x1c5cf10_0 .net *"_s0", 0 0, L_0x1e22b70;  1 drivers
v0x1c5cff0_0 .net *"_s1", 0 0, L_0x1e22cd0;  1 drivers
S_0x1c5d0d0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x1c5c0b0;
 .timescale -9 -12;
P_0x1c5d2e0 .param/l "i" 0 4 54, +C4<011>;
L_0x1e22dc0/d .functor AND 1, L_0x1e22e80, L_0x1e22fe0, C4<1>, C4<1>;
L_0x1e22dc0 .delay 1 (30000,30000,30000) L_0x1e22dc0/d;
v0x1c5d3a0_0 .net *"_s0", 0 0, L_0x1e22e80;  1 drivers
v0x1c5d480_0 .net *"_s1", 0 0, L_0x1e22fe0;  1 drivers
S_0x1c5d560 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x1c5c0b0;
 .timescale -9 -12;
P_0x1c5d7c0 .param/l "i" 0 4 54, +C4<0100>;
L_0x1e23120/d .functor AND 1, L_0x1e231e0, L_0x1e23450, C4<1>, C4<1>;
L_0x1e23120 .delay 1 (30000,30000,30000) L_0x1e23120/d;
v0x1c5d880_0 .net *"_s0", 0 0, L_0x1e231e0;  1 drivers
v0x1c5d960_0 .net *"_s1", 0 0, L_0x1e23450;  1 drivers
S_0x1c5da40 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x1c5c0b0;
 .timescale -9 -12;
P_0x1c5dc50 .param/l "i" 0 4 54, +C4<0101>;
L_0x1e23550/d .functor AND 1, L_0x1e235c0, L_0x1e23720, C4<1>, C4<1>;
L_0x1e23550 .delay 1 (30000,30000,30000) L_0x1e23550/d;
v0x1c5dd10_0 .net *"_s0", 0 0, L_0x1e235c0;  1 drivers
v0x1c5ddf0_0 .net *"_s1", 0 0, L_0x1e23720;  1 drivers
S_0x1c5ded0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x1c5c0b0;
 .timescale -9 -12;
P_0x1c5e0e0 .param/l "i" 0 4 54, +C4<0110>;
L_0x1e23880/d .functor AND 1, L_0x1e23940, L_0x1e23aa0, C4<1>, C4<1>;
L_0x1e23880 .delay 1 (30000,30000,30000) L_0x1e23880/d;
v0x1c5e1a0_0 .net *"_s0", 0 0, L_0x1e23940;  1 drivers
v0x1c5e280_0 .net *"_s1", 0 0, L_0x1e23aa0;  1 drivers
S_0x1c5e360 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x1c5c0b0;
 .timescale -9 -12;
P_0x1c5e570 .param/l "i" 0 4 54, +C4<0111>;
L_0x1e23810/d .functor AND 1, L_0x1e23fd0, L_0x1e241c0, C4<1>, C4<1>;
L_0x1e23810 .delay 1 (30000,30000,30000) L_0x1e23810/d;
v0x1c5e630_0 .net *"_s0", 0 0, L_0x1e23fd0;  1 drivers
v0x1c5e710_0 .net *"_s1", 0 0, L_0x1e241c0;  1 drivers
S_0x1c5f2d0 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x1c5be60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1e25c10/d .functor OR 1, L_0x1e25cd0, L_0x1e25e80, C4<0>, C4<0>;
L_0x1e25c10 .delay 1 (30000,30000,30000) L_0x1e25c10/d;
v0x1c60e20_0 .net *"_s10", 0 0, L_0x1e25cd0;  1 drivers
v0x1c60f00_0 .net *"_s12", 0 0, L_0x1e25e80;  1 drivers
v0x1c60fe0_0 .net "in", 7 0, L_0x1e23c10;  alias, 1 drivers
v0x1c610b0_0 .net "ors", 1 0, L_0x1e25a30;  1 drivers
v0x1c61170_0 .net "out", 0 0, L_0x1e25c10;  alias, 1 drivers
L_0x1e24e00 .part L_0x1e23c10, 0, 4;
L_0x1e25a30 .concat8 [ 1 1 0 0], L_0x1e24af0, L_0x1e25720;
L_0x1e25b70 .part L_0x1e23c10, 4, 4;
L_0x1e25cd0 .part L_0x1e25a30, 0, 1;
L_0x1e25e80 .part L_0x1e25a30, 1, 1;
S_0x1c5f490 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1c5f2d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1e242b0/d .functor OR 1, L_0x1e24370, L_0x1e244d0, C4<0>, C4<0>;
L_0x1e242b0 .delay 1 (30000,30000,30000) L_0x1e242b0/d;
L_0x1e24700/d .functor OR 1, L_0x1e24810, L_0x1e24970, C4<0>, C4<0>;
L_0x1e24700 .delay 1 (30000,30000,30000) L_0x1e24700/d;
L_0x1e24af0/d .functor OR 1, L_0x1e24b60, L_0x1e24d10, C4<0>, C4<0>;
L_0x1e24af0 .delay 1 (30000,30000,30000) L_0x1e24af0/d;
v0x1c5f6e0_0 .net *"_s0", 0 0, L_0x1e242b0;  1 drivers
v0x1c5f7e0_0 .net *"_s10", 0 0, L_0x1e24810;  1 drivers
v0x1c5f8c0_0 .net *"_s12", 0 0, L_0x1e24970;  1 drivers
v0x1c5f980_0 .net *"_s14", 0 0, L_0x1e24b60;  1 drivers
v0x1c5fa60_0 .net *"_s16", 0 0, L_0x1e24d10;  1 drivers
v0x1c5fb90_0 .net *"_s3", 0 0, L_0x1e24370;  1 drivers
v0x1c5fc70_0 .net *"_s5", 0 0, L_0x1e244d0;  1 drivers
v0x1c5fd50_0 .net *"_s6", 0 0, L_0x1e24700;  1 drivers
v0x1c5fe30_0 .net "in", 3 0, L_0x1e24e00;  1 drivers
v0x1c5ffa0_0 .net "ors", 1 0, L_0x1e24610;  1 drivers
v0x1c60080_0 .net "out", 0 0, L_0x1e24af0;  1 drivers
L_0x1e24370 .part L_0x1e24e00, 0, 1;
L_0x1e244d0 .part L_0x1e24e00, 1, 1;
L_0x1e24610 .concat8 [ 1 1 0 0], L_0x1e242b0, L_0x1e24700;
L_0x1e24810 .part L_0x1e24e00, 2, 1;
L_0x1e24970 .part L_0x1e24e00, 3, 1;
L_0x1e24b60 .part L_0x1e24610, 0, 1;
L_0x1e24d10 .part L_0x1e24610, 1, 1;
S_0x1c601a0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1c5f2d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1e24f30/d .functor OR 1, L_0x1e24fa0, L_0x1e25100, C4<0>, C4<0>;
L_0x1e24f30 .delay 1 (30000,30000,30000) L_0x1e24f30/d;
L_0x1e25330/d .functor OR 1, L_0x1e25440, L_0x1e255a0, C4<0>, C4<0>;
L_0x1e25330 .delay 1 (30000,30000,30000) L_0x1e25330/d;
L_0x1e25720/d .functor OR 1, L_0x1e25790, L_0x1e25940, C4<0>, C4<0>;
L_0x1e25720 .delay 1 (30000,30000,30000) L_0x1e25720/d;
v0x1c60360_0 .net *"_s0", 0 0, L_0x1e24f30;  1 drivers
v0x1c60460_0 .net *"_s10", 0 0, L_0x1e25440;  1 drivers
v0x1c60540_0 .net *"_s12", 0 0, L_0x1e255a0;  1 drivers
v0x1c60600_0 .net *"_s14", 0 0, L_0x1e25790;  1 drivers
v0x1c606e0_0 .net *"_s16", 0 0, L_0x1e25940;  1 drivers
v0x1c60810_0 .net *"_s3", 0 0, L_0x1e24fa0;  1 drivers
v0x1c608f0_0 .net *"_s5", 0 0, L_0x1e25100;  1 drivers
v0x1c609d0_0 .net *"_s6", 0 0, L_0x1e25330;  1 drivers
v0x1c60ab0_0 .net "in", 3 0, L_0x1e25b70;  1 drivers
v0x1c60c20_0 .net "ors", 1 0, L_0x1e25240;  1 drivers
v0x1c60d00_0 .net "out", 0 0, L_0x1e25720;  1 drivers
L_0x1e24fa0 .part L_0x1e25b70, 0, 1;
L_0x1e25100 .part L_0x1e25b70, 1, 1;
L_0x1e25240 .concat8 [ 1 1 0 0], L_0x1e24f30, L_0x1e25330;
L_0x1e25440 .part L_0x1e25b70, 2, 1;
L_0x1e255a0 .part L_0x1e25b70, 3, 1;
L_0x1e25790 .part L_0x1e25240, 0, 1;
L_0x1e25940 .part L_0x1e25240, 1, 1;
S_0x1c61610 .scope module, "sltGate" "slt" 4 142, 4 101 0, S_0x1c54f90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x1e213e0/d .functor XNOR 1, L_0x1e29ab0, L_0x1e29c10, C4<0>, C4<0>;
L_0x1e213e0 .delay 1 (20000,20000,20000) L_0x1e213e0/d;
L_0x1e21650/d .functor AND 1, L_0x1e29ab0, L_0x1e203e0, C4<1>, C4<1>;
L_0x1e21650 .delay 1 (30000,30000,30000) L_0x1e21650/d;
L_0x1e216c0/d .functor AND 1, L_0x1e213e0, L_0x1e20020, C4<1>, C4<1>;
L_0x1e216c0 .delay 1 (30000,30000,30000) L_0x1e216c0/d;
L_0x1e21820/d .functor OR 1, L_0x1e216c0, L_0x1e21650, C4<0>, C4<0>;
L_0x1e21820 .delay 1 (30000,30000,30000) L_0x1e21820/d;
v0x1c618c0_0 .net "a", 0 0, L_0x1e29ab0;  alias, 1 drivers
v0x1c619b0_0 .net "a_", 0 0, L_0x1e20280;  alias, 1 drivers
v0x1c61a70_0 .net "b", 0 0, L_0x1e29c10;  alias, 1 drivers
v0x1c61b60_0 .net "b_", 0 0, L_0x1e203e0;  alias, 1 drivers
v0x1c61c00_0 .net "carryin", 0 0, L_0x1e20020;  alias, 1 drivers
v0x1c61d40_0 .net "eq", 0 0, L_0x1e213e0;  1 drivers
v0x1c61e00_0 .net "lt", 0 0, L_0x1e21650;  1 drivers
v0x1c61ec0_0 .net "out", 0 0, L_0x1e21820;  1 drivers
v0x1c61f80_0 .net "w0", 0 0, L_0x1e216c0;  1 drivers
S_0x1c621d0 .scope module, "sub" "fullAdder" 4 140, 4 85 0, S_0x1c54f90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1e211c0/d .functor OR 1, L_0x1e20d10, L_0x1c63430, C4<0>, C4<0>;
L_0x1e211c0 .delay 1 (30000,30000,30000) L_0x1e211c0/d;
v0x1c62fc0_0 .net "a", 0 0, L_0x1e29ab0;  alias, 1 drivers
v0x1c63110_0 .net "b", 0 0, L_0x1e203e0;  alias, 1 drivers
v0x1c631d0_0 .net "c1", 0 0, L_0x1e20d10;  1 drivers
v0x1c63270_0 .net "c2", 0 0, L_0x1c63430;  1 drivers
v0x1c63340_0 .net "carryin", 0 0, L_0x1e20020;  alias, 1 drivers
v0x1c634c0_0 .net "carryout", 0 0, L_0x1e211c0;  1 drivers
v0x1c63560_0 .net "s1", 0 0, L_0x1e20c50;  1 drivers
v0x1c63600_0 .net "sum", 0 0, L_0x1e20e70;  1 drivers
S_0x1c62420 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1c621d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1e20c50/d .functor XOR 1, L_0x1e29ab0, L_0x1e203e0, C4<0>, C4<0>;
L_0x1e20c50 .delay 1 (30000,30000,30000) L_0x1e20c50/d;
L_0x1e20d10/d .functor AND 1, L_0x1e29ab0, L_0x1e203e0, C4<1>, C4<1>;
L_0x1e20d10 .delay 1 (30000,30000,30000) L_0x1e20d10/d;
v0x1c62680_0 .net "a", 0 0, L_0x1e29ab0;  alias, 1 drivers
v0x1c62740_0 .net "b", 0 0, L_0x1e203e0;  alias, 1 drivers
v0x1c62800_0 .net "carryout", 0 0, L_0x1e20d10;  alias, 1 drivers
v0x1c628a0_0 .net "sum", 0 0, L_0x1e20c50;  alias, 1 drivers
S_0x1c629d0 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1c621d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1e20e70/d .functor XOR 1, L_0x1e20c50, L_0x1e20020, C4<0>, C4<0>;
L_0x1e20e70 .delay 1 (30000,30000,30000) L_0x1e20e70/d;
L_0x1c63430/d .functor AND 1, L_0x1e20c50, L_0x1e20020, C4<1>, C4<1>;
L_0x1c63430 .delay 1 (30000,30000,30000) L_0x1c63430/d;
v0x1c62c30_0 .net "a", 0 0, L_0x1e20c50;  alias, 1 drivers
v0x1c62d00_0 .net "b", 0 0, L_0x1e20020;  alias, 1 drivers
v0x1c62da0_0 .net "carryout", 0 0, L_0x1c63430;  alias, 1 drivers
v0x1c62e70_0 .net "sum", 0 0, L_0x1e20e70;  alias, 1 drivers
S_0x1c64a20 .scope generate, "genblk2" "genblk2" 3 45, 3 45 0, S_0x1c54cc0;
 .timescale -9 -12;
L_0x7f72592db458 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f72592db4a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1e29b50/d .functor OR 1, L_0x7f72592db458, L_0x7f72592db4a0, C4<0>, C4<0>;
L_0x1e29b50 .delay 1 (30000,30000,30000) L_0x1e29b50/d;
v0x1c64c10_0 .net/2u *"_s0", 0 0, L_0x7f72592db458;  1 drivers
v0x1c64cf0_0 .net/2u *"_s2", 0 0, L_0x7f72592db4a0;  1 drivers
S_0x1c64dd0 .scope generate, "alu_slices[19]" "alu_slices[19]" 3 37, 3 37 0, S_0x1a570b0;
 .timescale -9 -12;
P_0x1c64fe0 .param/l "i" 0 3 37, +C4<010011>;
S_0x1c650a0 .scope module, "alu1_inst" "alu1" 3 38, 4 124 0, S_0x1c64dd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x1e23b90/d .functor NOT 1, L_0x1e33710, C4<0>, C4<0>, C4<0>;
L_0x1e23b90 .delay 1 (10000,10000,10000) L_0x1e23b90/d;
L_0x1e29f20/d .functor NOT 1, L_0x1e29cb0, C4<0>, C4<0>, C4<0>;
L_0x1e29f20 .delay 1 (10000,10000,10000) L_0x1e29f20/d;
L_0x1e2af20/d .functor XOR 1, L_0x1e33710, L_0x1e29cb0, C4<0>, C4<0>;
L_0x1e2af20 .delay 1 (30000,30000,30000) L_0x1e2af20/d;
L_0x7f72592db4e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f72592db530 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1e2b5d0/d .functor OR 1, L_0x7f72592db4e8, L_0x7f72592db530, C4<0>, C4<0>;
L_0x1e2b5d0 .delay 1 (30000,30000,30000) L_0x1e2b5d0/d;
L_0x1e2b7d0/d .functor AND 1, L_0x1e33710, L_0x1e29cb0, C4<1>, C4<1>;
L_0x1e2b7d0 .delay 1 (30000,30000,30000) L_0x1e2b7d0/d;
L_0x1e2b890/d .functor NAND 1, L_0x1e33710, L_0x1e29cb0, C4<1>, C4<1>;
L_0x1e2b890 .delay 1 (20000,20000,20000) L_0x1e2b890/d;
L_0x1e2b9f0/d .functor XOR 1, L_0x1e33710, L_0x1e29cb0, C4<0>, C4<0>;
L_0x1e2b9f0 .delay 1 (20000,20000,20000) L_0x1e2b9f0/d;
L_0x1e2bea0/d .functor OR 1, L_0x1e33710, L_0x1e29cb0, C4<0>, C4<0>;
L_0x1e2bea0 .delay 1 (30000,30000,30000) L_0x1e2bea0/d;
L_0x1e33610/d .functor NOT 1, L_0x1e2f810, C4<0>, C4<0>, C4<0>;
L_0x1e33610 .delay 1 (10000,10000,10000) L_0x1e33610/d;
v0x1c737e0_0 .net "A", 0 0, L_0x1e33710;  1 drivers
v0x1c738a0_0 .net "A_", 0 0, L_0x1e23b90;  1 drivers
v0x1c73960_0 .net "B", 0 0, L_0x1e29cb0;  1 drivers
v0x1c73a30_0 .net "B_", 0 0, L_0x1e29f20;  1 drivers
v0x1c73ad0_0 .net *"_s12", 0 0, L_0x1e2b5d0;  1 drivers
v0x1c73bc0_0 .net/2s *"_s14", 0 0, L_0x7f72592db4e8;  1 drivers
v0x1c73c80_0 .net/2s *"_s16", 0 0, L_0x7f72592db530;  1 drivers
v0x1c73d60_0 .net *"_s18", 0 0, L_0x1e2b7d0;  1 drivers
v0x1c73e40_0 .net *"_s20", 0 0, L_0x1e2b890;  1 drivers
v0x1c73fb0_0 .net *"_s22", 0 0, L_0x1e2b9f0;  1 drivers
v0x1c74090_0 .net *"_s24", 0 0, L_0x1e2bea0;  1 drivers
o0x7f72593827b8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x1c74170_0 name=_s30
o0x7f72593827e8 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0x1c74250_0 name=_s32
v0x1c74330_0 .net *"_s8", 0 0, L_0x1e2af20;  1 drivers
v0x1c74410_0 .net "carryin", 0 0, L_0x1e29d50;  1 drivers
v0x1c744b0_0 .net "carryout", 0 0, L_0x1e332b0;  1 drivers
v0x1c74550_0 .net "carryouts", 7 0, L_0x1ec0b60;  1 drivers
v0x1c74700_0 .net "command", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1c747a0_0 .net "result", 0 0, L_0x1e2f810;  1 drivers
v0x1c74890_0 .net "results", 7 0, L_0x1e2bc70;  1 drivers
v0x1c749a0_0 .net "zero", 0 0, L_0x1e33610;  1 drivers
LS_0x1e2bc70_0_0 .concat8 [ 1 1 1 1], L_0x1e2a440, L_0x1e2aa70, L_0x1e2af20, L_0x1e2b5d0;
LS_0x1e2bc70_0_4 .concat8 [ 1 1 1 1], L_0x1e2b7d0, L_0x1e2b890, L_0x1e2b9f0, L_0x1e2bea0;
L_0x1e2bc70 .concat8 [ 4 4 0 0], LS_0x1e2bc70_0_0, LS_0x1e2bc70_0_4;
LS_0x1ec0b60_0_0 .concat [ 1 1 1 1], L_0x1e2a6f0, L_0x1e2adc0, o0x7f72593827b8, L_0x1e2b420;
LS_0x1ec0b60_0_4 .concat [ 4 0 0 0], o0x7f72593827e8;
L_0x1ec0b60 .concat [ 4 4 0 0], LS_0x1ec0b60_0_0, LS_0x1ec0b60_0_4;
S_0x1c65320 .scope module, "adder" "fullAdder" 4 139, 4 85 0, S_0x1c650a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1e2a6f0/d .functor OR 1, L_0x1e2a1d0, L_0x1e2a590, C4<0>, C4<0>;
L_0x1e2a6f0 .delay 1 (30000,30000,30000) L_0x1e2a6f0/d;
v0x1c66150_0 .net "a", 0 0, L_0x1e33710;  alias, 1 drivers
v0x1c66210_0 .net "b", 0 0, L_0x1e29cb0;  alias, 1 drivers
v0x1c662e0_0 .net "c1", 0 0, L_0x1e2a1d0;  1 drivers
v0x1c663e0_0 .net "c2", 0 0, L_0x1e2a590;  1 drivers
v0x1c664b0_0 .net "carryin", 0 0, L_0x1e29d50;  alias, 1 drivers
v0x1c665a0_0 .net "carryout", 0 0, L_0x1e2a6f0;  1 drivers
v0x1c66640_0 .net "s1", 0 0, L_0x1e2a110;  1 drivers
v0x1c66730_0 .net "sum", 0 0, L_0x1e2a440;  1 drivers
S_0x1c65590 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1c65320;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1e2a110/d .functor XOR 1, L_0x1e33710, L_0x1e29cb0, C4<0>, C4<0>;
L_0x1e2a110 .delay 1 (30000,30000,30000) L_0x1e2a110/d;
L_0x1e2a1d0/d .functor AND 1, L_0x1e33710, L_0x1e29cb0, C4<1>, C4<1>;
L_0x1e2a1d0 .delay 1 (30000,30000,30000) L_0x1e2a1d0/d;
v0x1c657f0_0 .net "a", 0 0, L_0x1e33710;  alias, 1 drivers
v0x1c658d0_0 .net "b", 0 0, L_0x1e29cb0;  alias, 1 drivers
v0x1c65990_0 .net "carryout", 0 0, L_0x1e2a1d0;  alias, 1 drivers
v0x1c65a30_0 .net "sum", 0 0, L_0x1e2a110;  alias, 1 drivers
S_0x1c65b70 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1c65320;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1e2a440/d .functor XOR 1, L_0x1e2a110, L_0x1e29d50, C4<0>, C4<0>;
L_0x1e2a440 .delay 1 (30000,30000,30000) L_0x1e2a440/d;
L_0x1e2a590/d .functor AND 1, L_0x1e2a110, L_0x1e29d50, C4<1>, C4<1>;
L_0x1e2a590 .delay 1 (30000,30000,30000) L_0x1e2a590/d;
v0x1c65dd0_0 .net "a", 0 0, L_0x1e2a110;  alias, 1 drivers
v0x1c65e70_0 .net "b", 0 0, L_0x1e29d50;  alias, 1 drivers
v0x1c65f10_0 .net "carryout", 0 0, L_0x1e2a590;  alias, 1 drivers
v0x1c65fe0_0 .net "sum", 0 0, L_0x1e2a440;  alias, 1 drivers
S_0x1c66800 .scope module, "cMux" "unaryMultiplexor" 4 149, 4 69 0, S_0x1c650a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1c6bbf0_0 .net "ands", 7 0, L_0x1e312b0;  1 drivers
v0x1c6bd00_0 .net "in", 7 0, L_0x1ec0b60;  alias, 1 drivers
v0x1c6bdc0_0 .net "out", 0 0, L_0x1e332b0;  alias, 1 drivers
v0x1c6be90_0 .net "sel", 7 0, v0x1d6daa0_0;  alias, 1 drivers
S_0x1c66a20 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x1c66800;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x1c69150_0 .net "A", 7 0, L_0x1ec0b60;  alias, 1 drivers
v0x1c69250_0 .net "B", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1c69310_0 .net *"_s0", 0 0, L_0x1e2fb70;  1 drivers
v0x1c693d0_0 .net *"_s12", 0 0, L_0x1e304e0;  1 drivers
v0x1c694b0_0 .net *"_s16", 0 0, L_0x1e30840;  1 drivers
v0x1c695e0_0 .net *"_s20", 0 0, L_0x1e30b50;  1 drivers
v0x1c696c0_0 .net *"_s24", 0 0, L_0x1e30f70;  1 drivers
v0x1c697a0_0 .net *"_s28", 0 0, L_0x1e30f00;  1 drivers
v0x1c69880_0 .net *"_s4", 0 0, L_0x1e2fe80;  1 drivers
v0x1c699f0_0 .net *"_s8", 0 0, L_0x1e301d0;  1 drivers
v0x1c69ad0_0 .net "out", 7 0, L_0x1e312b0;  alias, 1 drivers
L_0x1e2fc30 .part L_0x1ec0b60, 0, 1;
L_0x1e2fd90 .part v0x1d6daa0_0, 0, 1;
L_0x1e2ff40 .part L_0x1ec0b60, 1, 1;
L_0x1e30130 .part v0x1d6daa0_0, 1, 1;
L_0x1e30290 .part L_0x1ec0b60, 2, 1;
L_0x1e303f0 .part v0x1d6daa0_0, 2, 1;
L_0x1e305a0 .part L_0x1ec0b60, 3, 1;
L_0x1e30700 .part v0x1d6daa0_0, 3, 1;
L_0x1e30900 .part L_0x1ec0b60, 4, 1;
L_0x1e30a60 .part v0x1d6daa0_0, 4, 1;
L_0x1e30bf0 .part L_0x1ec0b60, 5, 1;
L_0x1e30e60 .part v0x1d6daa0_0, 5, 1;
L_0x1e31060 .part L_0x1ec0b60, 6, 1;
L_0x1e311c0 .part v0x1d6daa0_0, 6, 1;
LS_0x1e312b0_0_0 .concat8 [ 1 1 1 1], L_0x1e2fb70, L_0x1e2fe80, L_0x1e301d0, L_0x1e304e0;
LS_0x1e312b0_0_4 .concat8 [ 1 1 1 1], L_0x1e30840, L_0x1e30b50, L_0x1e30f70, L_0x1e30f00;
L_0x1e312b0 .concat8 [ 4 4 0 0], LS_0x1e312b0_0_0, LS_0x1e312b0_0_4;
L_0x1e31670 .part L_0x1ec0b60, 7, 1;
L_0x1e31860 .part v0x1d6daa0_0, 7, 1;
S_0x1c66c80 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x1c66a20;
 .timescale -9 -12;
P_0x1c66e90 .param/l "i" 0 4 54, +C4<00>;
L_0x1e2fb70/d .functor AND 1, L_0x1e2fc30, L_0x1e2fd90, C4<1>, C4<1>;
L_0x1e2fb70 .delay 1 (30000,30000,30000) L_0x1e2fb70/d;
v0x1c66f70_0 .net *"_s0", 0 0, L_0x1e2fc30;  1 drivers
v0x1c67050_0 .net *"_s1", 0 0, L_0x1e2fd90;  1 drivers
S_0x1c67130 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x1c66a20;
 .timescale -9 -12;
P_0x1c67340 .param/l "i" 0 4 54, +C4<01>;
L_0x1e2fe80/d .functor AND 1, L_0x1e2ff40, L_0x1e30130, C4<1>, C4<1>;
L_0x1e2fe80 .delay 1 (30000,30000,30000) L_0x1e2fe80/d;
v0x1c67400_0 .net *"_s0", 0 0, L_0x1e2ff40;  1 drivers
v0x1c674e0_0 .net *"_s1", 0 0, L_0x1e30130;  1 drivers
S_0x1c675c0 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x1c66a20;
 .timescale -9 -12;
P_0x1c677d0 .param/l "i" 0 4 54, +C4<010>;
L_0x1e301d0/d .functor AND 1, L_0x1e30290, L_0x1e303f0, C4<1>, C4<1>;
L_0x1e301d0 .delay 1 (30000,30000,30000) L_0x1e301d0/d;
v0x1c67870_0 .net *"_s0", 0 0, L_0x1e30290;  1 drivers
v0x1c67950_0 .net *"_s1", 0 0, L_0x1e303f0;  1 drivers
S_0x1c67a30 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x1c66a20;
 .timescale -9 -12;
P_0x1c67c40 .param/l "i" 0 4 54, +C4<011>;
L_0x1e304e0/d .functor AND 1, L_0x1e305a0, L_0x1e30700, C4<1>, C4<1>;
L_0x1e304e0 .delay 1 (30000,30000,30000) L_0x1e304e0/d;
v0x1c67d00_0 .net *"_s0", 0 0, L_0x1e305a0;  1 drivers
v0x1c67de0_0 .net *"_s1", 0 0, L_0x1e30700;  1 drivers
S_0x1c67ec0 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x1c66a20;
 .timescale -9 -12;
P_0x1c68120 .param/l "i" 0 4 54, +C4<0100>;
L_0x1e30840/d .functor AND 1, L_0x1e30900, L_0x1e30a60, C4<1>, C4<1>;
L_0x1e30840 .delay 1 (30000,30000,30000) L_0x1e30840/d;
v0x1c681e0_0 .net *"_s0", 0 0, L_0x1e30900;  1 drivers
v0x1c682c0_0 .net *"_s1", 0 0, L_0x1e30a60;  1 drivers
S_0x1c683a0 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x1c66a20;
 .timescale -9 -12;
P_0x1c685b0 .param/l "i" 0 4 54, +C4<0101>;
L_0x1e30b50/d .functor AND 1, L_0x1e30bf0, L_0x1e30e60, C4<1>, C4<1>;
L_0x1e30b50 .delay 1 (30000,30000,30000) L_0x1e30b50/d;
v0x1c68670_0 .net *"_s0", 0 0, L_0x1e30bf0;  1 drivers
v0x1c68750_0 .net *"_s1", 0 0, L_0x1e30e60;  1 drivers
S_0x1c68830 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x1c66a20;
 .timescale -9 -12;
P_0x1c68a40 .param/l "i" 0 4 54, +C4<0110>;
L_0x1e30f70/d .functor AND 1, L_0x1e31060, L_0x1e311c0, C4<1>, C4<1>;
L_0x1e30f70 .delay 1 (30000,30000,30000) L_0x1e30f70/d;
v0x1c68b00_0 .net *"_s0", 0 0, L_0x1e31060;  1 drivers
v0x1c68be0_0 .net *"_s1", 0 0, L_0x1e311c0;  1 drivers
S_0x1c68cc0 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x1c66a20;
 .timescale -9 -12;
P_0x1c68ed0 .param/l "i" 0 4 54, +C4<0111>;
L_0x1e30f00/d .functor AND 1, L_0x1e31670, L_0x1e31860, C4<1>, C4<1>;
L_0x1e30f00 .delay 1 (30000,30000,30000) L_0x1e30f00/d;
v0x1c68f90_0 .net *"_s0", 0 0, L_0x1e31670;  1 drivers
v0x1c69070_0 .net *"_s1", 0 0, L_0x1e31860;  1 drivers
S_0x1c69c30 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x1c66800;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1e332b0/d .functor OR 1, L_0x1e33370, L_0x1e33520, C4<0>, C4<0>;
L_0x1e332b0 .delay 1 (30000,30000,30000) L_0x1e332b0/d;
v0x1c6b780_0 .net *"_s10", 0 0, L_0x1e33370;  1 drivers
v0x1c6b860_0 .net *"_s12", 0 0, L_0x1e33520;  1 drivers
v0x1c6b940_0 .net "in", 7 0, L_0x1e312b0;  alias, 1 drivers
v0x1c6ba10_0 .net "ors", 1 0, L_0x1e330d0;  1 drivers
v0x1c6bad0_0 .net "out", 0 0, L_0x1e332b0;  alias, 1 drivers
L_0x1e324a0 .part L_0x1e312b0, 0, 4;
L_0x1e330d0 .concat8 [ 1 1 0 0], L_0x1e32190, L_0x1e32dc0;
L_0x1e33210 .part L_0x1e312b0, 4, 4;
L_0x1e33370 .part L_0x1e330d0, 0, 1;
L_0x1e33520 .part L_0x1e330d0, 1, 1;
S_0x1c69df0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1c69c30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1e31950/d .functor OR 1, L_0x1e31a10, L_0x1e31b70, C4<0>, C4<0>;
L_0x1e31950 .delay 1 (30000,30000,30000) L_0x1e31950/d;
L_0x1e31da0/d .functor OR 1, L_0x1e31eb0, L_0x1e32010, C4<0>, C4<0>;
L_0x1e31da0 .delay 1 (30000,30000,30000) L_0x1e31da0/d;
L_0x1e32190/d .functor OR 1, L_0x1e32200, L_0x1e323b0, C4<0>, C4<0>;
L_0x1e32190 .delay 1 (30000,30000,30000) L_0x1e32190/d;
v0x1c6a040_0 .net *"_s0", 0 0, L_0x1e31950;  1 drivers
v0x1c6a140_0 .net *"_s10", 0 0, L_0x1e31eb0;  1 drivers
v0x1c6a220_0 .net *"_s12", 0 0, L_0x1e32010;  1 drivers
v0x1c6a2e0_0 .net *"_s14", 0 0, L_0x1e32200;  1 drivers
v0x1c6a3c0_0 .net *"_s16", 0 0, L_0x1e323b0;  1 drivers
v0x1c6a4f0_0 .net *"_s3", 0 0, L_0x1e31a10;  1 drivers
v0x1c6a5d0_0 .net *"_s5", 0 0, L_0x1e31b70;  1 drivers
v0x1c6a6b0_0 .net *"_s6", 0 0, L_0x1e31da0;  1 drivers
v0x1c6a790_0 .net "in", 3 0, L_0x1e324a0;  1 drivers
v0x1c6a900_0 .net "ors", 1 0, L_0x1e31cb0;  1 drivers
v0x1c6a9e0_0 .net "out", 0 0, L_0x1e32190;  1 drivers
L_0x1e31a10 .part L_0x1e324a0, 0, 1;
L_0x1e31b70 .part L_0x1e324a0, 1, 1;
L_0x1e31cb0 .concat8 [ 1 1 0 0], L_0x1e31950, L_0x1e31da0;
L_0x1e31eb0 .part L_0x1e324a0, 2, 1;
L_0x1e32010 .part L_0x1e324a0, 3, 1;
L_0x1e32200 .part L_0x1e31cb0, 0, 1;
L_0x1e323b0 .part L_0x1e31cb0, 1, 1;
S_0x1c6ab00 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1c69c30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1e325d0/d .functor OR 1, L_0x1e32640, L_0x1e327a0, C4<0>, C4<0>;
L_0x1e325d0 .delay 1 (30000,30000,30000) L_0x1e325d0/d;
L_0x1e329d0/d .functor OR 1, L_0x1e32ae0, L_0x1e32c40, C4<0>, C4<0>;
L_0x1e329d0 .delay 1 (30000,30000,30000) L_0x1e329d0/d;
L_0x1e32dc0/d .functor OR 1, L_0x1e32e30, L_0x1e32fe0, C4<0>, C4<0>;
L_0x1e32dc0 .delay 1 (30000,30000,30000) L_0x1e32dc0/d;
v0x1c6acc0_0 .net *"_s0", 0 0, L_0x1e325d0;  1 drivers
v0x1c6adc0_0 .net *"_s10", 0 0, L_0x1e32ae0;  1 drivers
v0x1c6aea0_0 .net *"_s12", 0 0, L_0x1e32c40;  1 drivers
v0x1c6af60_0 .net *"_s14", 0 0, L_0x1e32e30;  1 drivers
v0x1c6b040_0 .net *"_s16", 0 0, L_0x1e32fe0;  1 drivers
v0x1c6b170_0 .net *"_s3", 0 0, L_0x1e32640;  1 drivers
v0x1c6b250_0 .net *"_s5", 0 0, L_0x1e327a0;  1 drivers
v0x1c6b330_0 .net *"_s6", 0 0, L_0x1e329d0;  1 drivers
v0x1c6b410_0 .net "in", 3 0, L_0x1e33210;  1 drivers
v0x1c6b580_0 .net "ors", 1 0, L_0x1e328e0;  1 drivers
v0x1c6b660_0 .net "out", 0 0, L_0x1e32dc0;  1 drivers
L_0x1e32640 .part L_0x1e33210, 0, 1;
L_0x1e327a0 .part L_0x1e33210, 1, 1;
L_0x1e328e0 .concat8 [ 1 1 0 0], L_0x1e325d0, L_0x1e329d0;
L_0x1e32ae0 .part L_0x1e33210, 2, 1;
L_0x1e32c40 .part L_0x1e33210, 3, 1;
L_0x1e32e30 .part L_0x1e328e0, 0, 1;
L_0x1e32fe0 .part L_0x1e328e0, 1, 1;
S_0x1c6bf70 .scope module, "resMux" "unaryMultiplexor" 4 148, 4 69 0, S_0x1c650a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1c713b0_0 .net "ands", 7 0, L_0x1e2d810;  1 drivers
v0x1c714c0_0 .net "in", 7 0, L_0x1e2bc70;  alias, 1 drivers
v0x1c71580_0 .net "out", 0 0, L_0x1e2f810;  alias, 1 drivers
v0x1c71650_0 .net "sel", 7 0, v0x1d6daa0_0;  alias, 1 drivers
S_0x1c6c1c0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x1c6bf70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x1c6e900_0 .net "A", 7 0, L_0x1e2bc70;  alias, 1 drivers
v0x1c6ea00_0 .net "B", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1c6eac0_0 .net *"_s0", 0 0, L_0x1e2c000;  1 drivers
v0x1c6eb80_0 .net *"_s12", 0 0, L_0x1e2c9c0;  1 drivers
v0x1c6ec60_0 .net *"_s16", 0 0, L_0x1e2cd20;  1 drivers
v0x1c6ed90_0 .net *"_s20", 0 0, L_0x1e2d150;  1 drivers
v0x1c6ee70_0 .net *"_s24", 0 0, L_0x1e2d480;  1 drivers
v0x1c6ef50_0 .net *"_s28", 0 0, L_0x1e2d410;  1 drivers
v0x1c6f030_0 .net *"_s4", 0 0, L_0x1e2c3a0;  1 drivers
v0x1c6f1a0_0 .net *"_s8", 0 0, L_0x1e2c6b0;  1 drivers
v0x1c6f280_0 .net "out", 7 0, L_0x1e2d810;  alias, 1 drivers
L_0x1e2c110 .part L_0x1e2bc70, 0, 1;
L_0x1e2c300 .part v0x1d6daa0_0, 0, 1;
L_0x1e2c460 .part L_0x1e2bc70, 1, 1;
L_0x1e2c5c0 .part v0x1d6daa0_0, 1, 1;
L_0x1e2c770 .part L_0x1e2bc70, 2, 1;
L_0x1e2c8d0 .part v0x1d6daa0_0, 2, 1;
L_0x1e2ca80 .part L_0x1e2bc70, 3, 1;
L_0x1e2cbe0 .part v0x1d6daa0_0, 3, 1;
L_0x1e2cde0 .part L_0x1e2bc70, 4, 1;
L_0x1e2d050 .part v0x1d6daa0_0, 4, 1;
L_0x1e2d1c0 .part L_0x1e2bc70, 5, 1;
L_0x1e2d320 .part v0x1d6daa0_0, 5, 1;
L_0x1e2d540 .part L_0x1e2bc70, 6, 1;
L_0x1e2d6a0 .part v0x1d6daa0_0, 6, 1;
LS_0x1e2d810_0_0 .concat8 [ 1 1 1 1], L_0x1e2c000, L_0x1e2c3a0, L_0x1e2c6b0, L_0x1e2c9c0;
LS_0x1e2d810_0_4 .concat8 [ 1 1 1 1], L_0x1e2cd20, L_0x1e2d150, L_0x1e2d480, L_0x1e2d410;
L_0x1e2d810 .concat8 [ 4 4 0 0], LS_0x1e2d810_0_0, LS_0x1e2d810_0_4;
L_0x1e2dbd0 .part L_0x1e2bc70, 7, 1;
L_0x1e2ddc0 .part v0x1d6daa0_0, 7, 1;
S_0x1c6c400 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x1c6c1c0;
 .timescale -9 -12;
P_0x1c6c610 .param/l "i" 0 4 54, +C4<00>;
L_0x1e2c000/d .functor AND 1, L_0x1e2c110, L_0x1e2c300, C4<1>, C4<1>;
L_0x1e2c000 .delay 1 (30000,30000,30000) L_0x1e2c000/d;
v0x1c6c6f0_0 .net *"_s0", 0 0, L_0x1e2c110;  1 drivers
v0x1c6c7d0_0 .net *"_s1", 0 0, L_0x1e2c300;  1 drivers
S_0x1c6c8b0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x1c6c1c0;
 .timescale -9 -12;
P_0x1c6cac0 .param/l "i" 0 4 54, +C4<01>;
L_0x1e2c3a0/d .functor AND 1, L_0x1e2c460, L_0x1e2c5c0, C4<1>, C4<1>;
L_0x1e2c3a0 .delay 1 (30000,30000,30000) L_0x1e2c3a0/d;
v0x1c6cb80_0 .net *"_s0", 0 0, L_0x1e2c460;  1 drivers
v0x1c6cc60_0 .net *"_s1", 0 0, L_0x1e2c5c0;  1 drivers
S_0x1c6cd40 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x1c6c1c0;
 .timescale -9 -12;
P_0x1c6cf80 .param/l "i" 0 4 54, +C4<010>;
L_0x1e2c6b0/d .functor AND 1, L_0x1e2c770, L_0x1e2c8d0, C4<1>, C4<1>;
L_0x1e2c6b0 .delay 1 (30000,30000,30000) L_0x1e2c6b0/d;
v0x1c6d020_0 .net *"_s0", 0 0, L_0x1e2c770;  1 drivers
v0x1c6d100_0 .net *"_s1", 0 0, L_0x1e2c8d0;  1 drivers
S_0x1c6d1e0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x1c6c1c0;
 .timescale -9 -12;
P_0x1c6d3f0 .param/l "i" 0 4 54, +C4<011>;
L_0x1e2c9c0/d .functor AND 1, L_0x1e2ca80, L_0x1e2cbe0, C4<1>, C4<1>;
L_0x1e2c9c0 .delay 1 (30000,30000,30000) L_0x1e2c9c0/d;
v0x1c6d4b0_0 .net *"_s0", 0 0, L_0x1e2ca80;  1 drivers
v0x1c6d590_0 .net *"_s1", 0 0, L_0x1e2cbe0;  1 drivers
S_0x1c6d670 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x1c6c1c0;
 .timescale -9 -12;
P_0x1c6d8d0 .param/l "i" 0 4 54, +C4<0100>;
L_0x1e2cd20/d .functor AND 1, L_0x1e2cde0, L_0x1e2d050, C4<1>, C4<1>;
L_0x1e2cd20 .delay 1 (30000,30000,30000) L_0x1e2cd20/d;
v0x1c6d990_0 .net *"_s0", 0 0, L_0x1e2cde0;  1 drivers
v0x1c6da70_0 .net *"_s1", 0 0, L_0x1e2d050;  1 drivers
S_0x1c6db50 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x1c6c1c0;
 .timescale -9 -12;
P_0x1c6dd60 .param/l "i" 0 4 54, +C4<0101>;
L_0x1e2d150/d .functor AND 1, L_0x1e2d1c0, L_0x1e2d320, C4<1>, C4<1>;
L_0x1e2d150 .delay 1 (30000,30000,30000) L_0x1e2d150/d;
v0x1c6de20_0 .net *"_s0", 0 0, L_0x1e2d1c0;  1 drivers
v0x1c6df00_0 .net *"_s1", 0 0, L_0x1e2d320;  1 drivers
S_0x1c6dfe0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x1c6c1c0;
 .timescale -9 -12;
P_0x1c6e1f0 .param/l "i" 0 4 54, +C4<0110>;
L_0x1e2d480/d .functor AND 1, L_0x1e2d540, L_0x1e2d6a0, C4<1>, C4<1>;
L_0x1e2d480 .delay 1 (30000,30000,30000) L_0x1e2d480/d;
v0x1c6e2b0_0 .net *"_s0", 0 0, L_0x1e2d540;  1 drivers
v0x1c6e390_0 .net *"_s1", 0 0, L_0x1e2d6a0;  1 drivers
S_0x1c6e470 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x1c6c1c0;
 .timescale -9 -12;
P_0x1c6e680 .param/l "i" 0 4 54, +C4<0111>;
L_0x1e2d410/d .functor AND 1, L_0x1e2dbd0, L_0x1e2ddc0, C4<1>, C4<1>;
L_0x1e2d410 .delay 1 (30000,30000,30000) L_0x1e2d410/d;
v0x1c6e740_0 .net *"_s0", 0 0, L_0x1e2dbd0;  1 drivers
v0x1c6e820_0 .net *"_s1", 0 0, L_0x1e2ddc0;  1 drivers
S_0x1c6f3e0 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x1c6bf70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1e2f810/d .functor OR 1, L_0x1e2f8d0, L_0x1e2fa80, C4<0>, C4<0>;
L_0x1e2f810 .delay 1 (30000,30000,30000) L_0x1e2f810/d;
v0x1c70f40_0 .net *"_s10", 0 0, L_0x1e2f8d0;  1 drivers
v0x1c71020_0 .net *"_s12", 0 0, L_0x1e2fa80;  1 drivers
v0x1c71100_0 .net "in", 7 0, L_0x1e2d810;  alias, 1 drivers
v0x1c711d0_0 .net "ors", 1 0, L_0x1e2f630;  1 drivers
v0x1c71290_0 .net "out", 0 0, L_0x1e2f810;  alias, 1 drivers
L_0x1e2ea00 .part L_0x1e2d810, 0, 4;
L_0x1e2f630 .concat8 [ 1 1 0 0], L_0x1e2e6f0, L_0x1e2f320;
L_0x1e2f770 .part L_0x1e2d810, 4, 4;
L_0x1e2f8d0 .part L_0x1e2f630, 0, 1;
L_0x1e2fa80 .part L_0x1e2f630, 1, 1;
S_0x1c6f5a0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1c6f3e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1e2deb0/d .functor OR 1, L_0x1e2df70, L_0x1e2e0d0, C4<0>, C4<0>;
L_0x1e2deb0 .delay 1 (30000,30000,30000) L_0x1e2deb0/d;
L_0x1e2e300/d .functor OR 1, L_0x1e2e410, L_0x1e2e570, C4<0>, C4<0>;
L_0x1e2e300 .delay 1 (30000,30000,30000) L_0x1e2e300/d;
L_0x1e2e6f0/d .functor OR 1, L_0x1e2e760, L_0x1e2e910, C4<0>, C4<0>;
L_0x1e2e6f0 .delay 1 (30000,30000,30000) L_0x1e2e6f0/d;
v0x1c6f7f0_0 .net *"_s0", 0 0, L_0x1e2deb0;  1 drivers
v0x1c6f8f0_0 .net *"_s10", 0 0, L_0x1e2e410;  1 drivers
v0x1c6f9d0_0 .net *"_s12", 0 0, L_0x1e2e570;  1 drivers
v0x1c6fa90_0 .net *"_s14", 0 0, L_0x1e2e760;  1 drivers
v0x1c6fb70_0 .net *"_s16", 0 0, L_0x1e2e910;  1 drivers
v0x1c6fca0_0 .net *"_s3", 0 0, L_0x1e2df70;  1 drivers
v0x1c6fd80_0 .net *"_s5", 0 0, L_0x1e2e0d0;  1 drivers
v0x1c6fe60_0 .net *"_s6", 0 0, L_0x1e2e300;  1 drivers
v0x1c6ff40_0 .net "in", 3 0, L_0x1e2ea00;  1 drivers
v0x1c70090_0 .net "ors", 1 0, L_0x1e2e210;  1 drivers
v0x1c70170_0 .net "out", 0 0, L_0x1e2e6f0;  1 drivers
L_0x1e2df70 .part L_0x1e2ea00, 0, 1;
L_0x1e2e0d0 .part L_0x1e2ea00, 1, 1;
L_0x1e2e210 .concat8 [ 1 1 0 0], L_0x1e2deb0, L_0x1e2e300;
L_0x1e2e410 .part L_0x1e2ea00, 2, 1;
L_0x1e2e570 .part L_0x1e2ea00, 3, 1;
L_0x1e2e760 .part L_0x1e2e210, 0, 1;
L_0x1e2e910 .part L_0x1e2e210, 1, 1;
S_0x1c70290 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1c6f3e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1e2eb30/d .functor OR 1, L_0x1e2eba0, L_0x1e2ed00, C4<0>, C4<0>;
L_0x1e2eb30 .delay 1 (30000,30000,30000) L_0x1e2eb30/d;
L_0x1e2ef30/d .functor OR 1, L_0x1e2f040, L_0x1e2f1a0, C4<0>, C4<0>;
L_0x1e2ef30 .delay 1 (30000,30000,30000) L_0x1e2ef30/d;
L_0x1e2f320/d .functor OR 1, L_0x1e2f390, L_0x1e2f540, C4<0>, C4<0>;
L_0x1e2f320 .delay 1 (30000,30000,30000) L_0x1e2f320/d;
v0x1c70450_0 .net *"_s0", 0 0, L_0x1e2eb30;  1 drivers
v0x1c70550_0 .net *"_s10", 0 0, L_0x1e2f040;  1 drivers
v0x1c70630_0 .net *"_s12", 0 0, L_0x1e2f1a0;  1 drivers
v0x1c70720_0 .net *"_s14", 0 0, L_0x1e2f390;  1 drivers
v0x1c70800_0 .net *"_s16", 0 0, L_0x1e2f540;  1 drivers
v0x1c70930_0 .net *"_s3", 0 0, L_0x1e2eba0;  1 drivers
v0x1c70a10_0 .net *"_s5", 0 0, L_0x1e2ed00;  1 drivers
v0x1c70af0_0 .net *"_s6", 0 0, L_0x1e2ef30;  1 drivers
v0x1c70bd0_0 .net "in", 3 0, L_0x1e2f770;  1 drivers
v0x1c70d40_0 .net "ors", 1 0, L_0x1e2ee40;  1 drivers
v0x1c70e20_0 .net "out", 0 0, L_0x1e2f320;  1 drivers
L_0x1e2eba0 .part L_0x1e2f770, 0, 1;
L_0x1e2ed00 .part L_0x1e2f770, 1, 1;
L_0x1e2ee40 .concat8 [ 1 1 0 0], L_0x1e2eb30, L_0x1e2ef30;
L_0x1e2f040 .part L_0x1e2f770, 2, 1;
L_0x1e2f1a0 .part L_0x1e2f770, 3, 1;
L_0x1e2f390 .part L_0x1e2ee40, 0, 1;
L_0x1e2f540 .part L_0x1e2ee40, 1, 1;
S_0x1c71730 .scope module, "sltGate" "slt" 4 142, 4 101 0, S_0x1c650a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x1e2afe0/d .functor XNOR 1, L_0x1e33710, L_0x1e29cb0, C4<0>, C4<0>;
L_0x1e2afe0 .delay 1 (20000,20000,20000) L_0x1e2afe0/d;
L_0x1e2b250/d .functor AND 1, L_0x1e33710, L_0x1e29f20, C4<1>, C4<1>;
L_0x1e2b250 .delay 1 (30000,30000,30000) L_0x1e2b250/d;
L_0x1e2b2c0/d .functor AND 1, L_0x1e2afe0, L_0x1e29d50, C4<1>, C4<1>;
L_0x1e2b2c0 .delay 1 (30000,30000,30000) L_0x1e2b2c0/d;
L_0x1e2b420/d .functor OR 1, L_0x1e2b2c0, L_0x1e2b250, C4<0>, C4<0>;
L_0x1e2b420 .delay 1 (30000,30000,30000) L_0x1e2b420/d;
v0x1c719e0_0 .net "a", 0 0, L_0x1e33710;  alias, 1 drivers
v0x1c71ad0_0 .net "a_", 0 0, L_0x1e23b90;  alias, 1 drivers
v0x1c71b90_0 .net "b", 0 0, L_0x1e29cb0;  alias, 1 drivers
v0x1c71c80_0 .net "b_", 0 0, L_0x1e29f20;  alias, 1 drivers
v0x1c71d20_0 .net "carryin", 0 0, L_0x1e29d50;  alias, 1 drivers
v0x1c71e60_0 .net "eq", 0 0, L_0x1e2afe0;  1 drivers
v0x1c71f20_0 .net "lt", 0 0, L_0x1e2b250;  1 drivers
v0x1c71fe0_0 .net "out", 0 0, L_0x1e2b420;  1 drivers
v0x1c720a0_0 .net "w0", 0 0, L_0x1e2b2c0;  1 drivers
S_0x1c722f0 .scope module, "sub" "fullAdder" 4 140, 4 85 0, S_0x1c650a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1e2adc0/d .functor OR 1, L_0x1e2a910, L_0x1c73550, C4<0>, C4<0>;
L_0x1e2adc0 .delay 1 (30000,30000,30000) L_0x1e2adc0/d;
v0x1c730e0_0 .net "a", 0 0, L_0x1e33710;  alias, 1 drivers
v0x1c73230_0 .net "b", 0 0, L_0x1e29f20;  alias, 1 drivers
v0x1c732f0_0 .net "c1", 0 0, L_0x1e2a910;  1 drivers
v0x1c73390_0 .net "c2", 0 0, L_0x1c73550;  1 drivers
v0x1c73460_0 .net "carryin", 0 0, L_0x1e29d50;  alias, 1 drivers
v0x1c735e0_0 .net "carryout", 0 0, L_0x1e2adc0;  1 drivers
v0x1c73680_0 .net "s1", 0 0, L_0x1e2a850;  1 drivers
v0x1c73720_0 .net "sum", 0 0, L_0x1e2aa70;  1 drivers
S_0x1c72540 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1c722f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1e2a850/d .functor XOR 1, L_0x1e33710, L_0x1e29f20, C4<0>, C4<0>;
L_0x1e2a850 .delay 1 (30000,30000,30000) L_0x1e2a850/d;
L_0x1e2a910/d .functor AND 1, L_0x1e33710, L_0x1e29f20, C4<1>, C4<1>;
L_0x1e2a910 .delay 1 (30000,30000,30000) L_0x1e2a910/d;
v0x1c727a0_0 .net "a", 0 0, L_0x1e33710;  alias, 1 drivers
v0x1c72860_0 .net "b", 0 0, L_0x1e29f20;  alias, 1 drivers
v0x1c72920_0 .net "carryout", 0 0, L_0x1e2a910;  alias, 1 drivers
v0x1c729c0_0 .net "sum", 0 0, L_0x1e2a850;  alias, 1 drivers
S_0x1c72af0 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1c722f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1e2aa70/d .functor XOR 1, L_0x1e2a850, L_0x1e29d50, C4<0>, C4<0>;
L_0x1e2aa70 .delay 1 (30000,30000,30000) L_0x1e2aa70/d;
L_0x1c73550/d .functor AND 1, L_0x1e2a850, L_0x1e29d50, C4<1>, C4<1>;
L_0x1c73550 .delay 1 (30000,30000,30000) L_0x1c73550/d;
v0x1c72d50_0 .net "a", 0 0, L_0x1e2a850;  alias, 1 drivers
v0x1c72e20_0 .net "b", 0 0, L_0x1e29d50;  alias, 1 drivers
v0x1c72ec0_0 .net "carryout", 0 0, L_0x1c73550;  alias, 1 drivers
v0x1c72f90_0 .net "sum", 0 0, L_0x1e2aa70;  alias, 1 drivers
S_0x1c74b40 .scope generate, "genblk2" "genblk2" 3 45, 3 45 0, S_0x1c64dd0;
 .timescale -9 -12;
L_0x7f72592db578 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f72592db5c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1e337b0/d .functor OR 1, L_0x7f72592db578, L_0x7f72592db5c0, C4<0>, C4<0>;
L_0x1e337b0 .delay 1 (30000,30000,30000) L_0x1e337b0/d;
v0x1c74d30_0 .net/2u *"_s0", 0 0, L_0x7f72592db578;  1 drivers
v0x1c74e10_0 .net/2u *"_s2", 0 0, L_0x7f72592db5c0;  1 drivers
S_0x1c74ef0 .scope generate, "alu_slices[20]" "alu_slices[20]" 3 37, 3 37 0, S_0x1a570b0;
 .timescale -9 -12;
P_0x1c75100 .param/l "i" 0 3 37, +C4<010100>;
S_0x1c751c0 .scope module, "alu1_inst" "alu1" 3 38, 4 124 0, S_0x1c74ef0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x1e33b00/d .functor NOT 1, L_0x1e3d390, C4<0>, C4<0>, C4<0>;
L_0x1e33b00 .delay 1 (10000,10000,10000) L_0x1e33b00/d;
L_0x1e33c60/d .functor NOT 1, L_0x1e3d4f0, C4<0>, C4<0>, C4<0>;
L_0x1e33c60 .delay 1 (10000,10000,10000) L_0x1e33c60/d;
L_0x1e34cb0/d .functor XOR 1, L_0x1e3d390, L_0x1e3d4f0, C4<0>, C4<0>;
L_0x1e34cb0 .delay 1 (30000,30000,30000) L_0x1e34cb0/d;
L_0x7f72592db608 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f72592db650 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1e35360/d .functor OR 1, L_0x7f72592db608, L_0x7f72592db650, C4<0>, C4<0>;
L_0x1e35360 .delay 1 (30000,30000,30000) L_0x1e35360/d;
L_0x1e35560/d .functor AND 1, L_0x1e3d390, L_0x1e3d4f0, C4<1>, C4<1>;
L_0x1e35560 .delay 1 (30000,30000,30000) L_0x1e35560/d;
L_0x1e35620/d .functor NAND 1, L_0x1e3d390, L_0x1e3d4f0, C4<1>, C4<1>;
L_0x1e35620 .delay 1 (20000,20000,20000) L_0x1e35620/d;
L_0x1e35780/d .functor XOR 1, L_0x1e3d390, L_0x1e3d4f0, C4<0>, C4<0>;
L_0x1e35780 .delay 1 (20000,20000,20000) L_0x1e35780/d;
L_0x1e35c30/d .functor OR 1, L_0x1e3d390, L_0x1e3d4f0, C4<0>, C4<0>;
L_0x1e35c30 .delay 1 (30000,30000,30000) L_0x1e35c30/d;
L_0x1e3d290/d .functor NOT 1, L_0x1e394c0, C4<0>, C4<0>, C4<0>;
L_0x1e3d290 .delay 1 (10000,10000,10000) L_0x1e3d290/d;
v0x1ca38f0_0 .net "A", 0 0, L_0x1e3d390;  1 drivers
v0x1ca39b0_0 .net "A_", 0 0, L_0x1e33b00;  1 drivers
v0x1ca3a70_0 .net "B", 0 0, L_0x1e3d4f0;  1 drivers
v0x1ca3b40_0 .net "B_", 0 0, L_0x1e33c60;  1 drivers
v0x1ca3be0_0 .net *"_s12", 0 0, L_0x1e35360;  1 drivers
v0x1ca3cd0_0 .net/2s *"_s14", 0 0, L_0x7f72592db608;  1 drivers
v0x1ca3d90_0 .net/2s *"_s16", 0 0, L_0x7f72592db650;  1 drivers
v0x1ca3e70_0 .net *"_s18", 0 0, L_0x1e35560;  1 drivers
v0x1ca3f50_0 .net *"_s20", 0 0, L_0x1e35620;  1 drivers
v0x1ca40c0_0 .net *"_s22", 0 0, L_0x1e35780;  1 drivers
v0x1ca41a0_0 .net *"_s24", 0 0, L_0x1e35c30;  1 drivers
o0x7f7259323d08 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x1ca4280_0 name=_s30
o0x7f7259323d38 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0x1ca4360_0 name=_s32
v0x1ca4440_0 .net *"_s8", 0 0, L_0x1e34cb0;  1 drivers
v0x1ca4520_0 .net "carryin", 0 0, L_0x1e33870;  1 drivers
v0x1ca45c0_0 .net "carryout", 0 0, L_0x1e3cf30;  1 drivers
v0x1ca4660_0 .net "carryouts", 7 0, L_0x1ec0d30;  1 drivers
v0x1ca4810_0 .net "command", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1ca48b0_0 .net "result", 0 0, L_0x1e394c0;  1 drivers
v0x1ca49a0_0 .net "results", 7 0, L_0x1e35a00;  1 drivers
v0x1ca4ab0_0 .net "zero", 0 0, L_0x1e3d290;  1 drivers
LS_0x1e35a00_0_0 .concat8 [ 1 1 1 1], L_0x1e34180, L_0x1e347b0, L_0x1e34cb0, L_0x1e35360;
LS_0x1e35a00_0_4 .concat8 [ 1 1 1 1], L_0x1e35560, L_0x1e35620, L_0x1e35780, L_0x1e35c30;
L_0x1e35a00 .concat8 [ 4 4 0 0], LS_0x1e35a00_0_0, LS_0x1e35a00_0_4;
LS_0x1ec0d30_0_0 .concat [ 1 1 1 1], L_0x1e34430, L_0x1e34b50, o0x7f7259323d08, L_0x1e351b0;
LS_0x1ec0d30_0_4 .concat [ 4 0 0 0], o0x7f7259323d38;
L_0x1ec0d30 .concat [ 4 4 0 0], LS_0x1ec0d30_0_0, LS_0x1ec0d30_0_4;
S_0x1c75440 .scope module, "adder" "fullAdder" 4 139, 4 85 0, S_0x1c751c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1e34430/d .functor OR 1, L_0x1e33f10, L_0x1e342d0, C4<0>, C4<0>;
L_0x1e34430 .delay 1 (30000,30000,30000) L_0x1e34430/d;
v0x1c76270_0 .net "a", 0 0, L_0x1e3d390;  alias, 1 drivers
v0x1c76330_0 .net "b", 0 0, L_0x1e3d4f0;  alias, 1 drivers
v0x1c76400_0 .net "c1", 0 0, L_0x1e33f10;  1 drivers
v0x1c76500_0 .net "c2", 0 0, L_0x1e342d0;  1 drivers
v0x1c765d0_0 .net "carryin", 0 0, L_0x1e33870;  alias, 1 drivers
v0x1c766c0_0 .net "carryout", 0 0, L_0x1e34430;  1 drivers
v0x1c76760_0 .net "s1", 0 0, L_0x1e33e50;  1 drivers
v0x1c76850_0 .net "sum", 0 0, L_0x1e34180;  1 drivers
S_0x1c756b0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1c75440;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1e33e50/d .functor XOR 1, L_0x1e3d390, L_0x1e3d4f0, C4<0>, C4<0>;
L_0x1e33e50 .delay 1 (30000,30000,30000) L_0x1e33e50/d;
L_0x1e33f10/d .functor AND 1, L_0x1e3d390, L_0x1e3d4f0, C4<1>, C4<1>;
L_0x1e33f10 .delay 1 (30000,30000,30000) L_0x1e33f10/d;
v0x1c75910_0 .net "a", 0 0, L_0x1e3d390;  alias, 1 drivers
v0x1c759f0_0 .net "b", 0 0, L_0x1e3d4f0;  alias, 1 drivers
v0x1c75ab0_0 .net "carryout", 0 0, L_0x1e33f10;  alias, 1 drivers
v0x1c75b50_0 .net "sum", 0 0, L_0x1e33e50;  alias, 1 drivers
S_0x1c75c90 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1c75440;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1e34180/d .functor XOR 1, L_0x1e33e50, L_0x1e33870, C4<0>, C4<0>;
L_0x1e34180 .delay 1 (30000,30000,30000) L_0x1e34180/d;
L_0x1e342d0/d .functor AND 1, L_0x1e33e50, L_0x1e33870, C4<1>, C4<1>;
L_0x1e342d0 .delay 1 (30000,30000,30000) L_0x1e342d0/d;
v0x1c75ef0_0 .net "a", 0 0, L_0x1e33e50;  alias, 1 drivers
v0x1c75f90_0 .net "b", 0 0, L_0x1e33870;  alias, 1 drivers
v0x1c76030_0 .net "carryout", 0 0, L_0x1e342d0;  alias, 1 drivers
v0x1c76100_0 .net "sum", 0 0, L_0x1e34180;  alias, 1 drivers
S_0x1c76920 .scope module, "cMux" "unaryMultiplexor" 4 149, 4 69 0, S_0x1c751c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1c7bd10_0 .net "ands", 7 0, L_0x1e3af60;  1 drivers
v0x1c7be20_0 .net "in", 7 0, L_0x1ec0d30;  alias, 1 drivers
v0x1c7bee0_0 .net "out", 0 0, L_0x1e3cf30;  alias, 1 drivers
v0x1c7bfb0_0 .net "sel", 7 0, v0x1d6daa0_0;  alias, 1 drivers
S_0x1c76b40 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x1c76920;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x1c79270_0 .net "A", 7 0, L_0x1ec0d30;  alias, 1 drivers
v0x1c79370_0 .net "B", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1c79430_0 .net *"_s0", 0 0, L_0x1e39820;  1 drivers
v0x1c794f0_0 .net *"_s12", 0 0, L_0x1e3a190;  1 drivers
v0x1c795d0_0 .net *"_s16", 0 0, L_0x1e3a4f0;  1 drivers
v0x1c79700_0 .net *"_s20", 0 0, L_0x1e3a800;  1 drivers
v0x1c797e0_0 .net *"_s24", 0 0, L_0x1e3ac50;  1 drivers
v0x1c798c0_0 .net *"_s28", 0 0, L_0x1e3b1e0;  1 drivers
v0x1c799a0_0 .net *"_s4", 0 0, L_0x1e39b30;  1 drivers
v0x1c79b10_0 .net *"_s8", 0 0, L_0x1e39e80;  1 drivers
v0x1c79bf0_0 .net "out", 7 0, L_0x1e3af60;  alias, 1 drivers
L_0x1e398e0 .part L_0x1ec0d30, 0, 1;
L_0x1e39a40 .part v0x1d6daa0_0, 0, 1;
L_0x1e39bf0 .part L_0x1ec0d30, 1, 1;
L_0x1e39de0 .part v0x1d6daa0_0, 1, 1;
L_0x1e39f40 .part L_0x1ec0d30, 2, 1;
L_0x1e3a0a0 .part v0x1d6daa0_0, 2, 1;
L_0x1e3a250 .part L_0x1ec0d30, 3, 1;
L_0x1e3a3b0 .part v0x1d6daa0_0, 3, 1;
L_0x1e3a5b0 .part L_0x1ec0d30, 4, 1;
L_0x1e3a710 .part v0x1d6daa0_0, 4, 1;
L_0x1e3a8d0 .part L_0x1ec0d30, 5, 1;
L_0x1e3ab40 .part v0x1d6daa0_0, 5, 1;
L_0x1e3ad10 .part L_0x1ec0d30, 6, 1;
L_0x1e3ae70 .part v0x1d6daa0_0, 6, 1;
LS_0x1e3af60_0_0 .concat8 [ 1 1 1 1], L_0x1e39820, L_0x1e39b30, L_0x1e39e80, L_0x1e3a190;
LS_0x1e3af60_0_4 .concat8 [ 1 1 1 1], L_0x1e3a4f0, L_0x1e3a800, L_0x1e3ac50, L_0x1e3b1e0;
L_0x1e3af60 .concat8 [ 4 4 0 0], LS_0x1e3af60_0_0, LS_0x1e3af60_0_4;
L_0x1e3b2f0 .part L_0x1ec0d30, 7, 1;
L_0x1e3b4e0 .part v0x1d6daa0_0, 7, 1;
S_0x1c76da0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x1c76b40;
 .timescale -9 -12;
P_0x1c76fb0 .param/l "i" 0 4 54, +C4<00>;
L_0x1e39820/d .functor AND 1, L_0x1e398e0, L_0x1e39a40, C4<1>, C4<1>;
L_0x1e39820 .delay 1 (30000,30000,30000) L_0x1e39820/d;
v0x1c77090_0 .net *"_s0", 0 0, L_0x1e398e0;  1 drivers
v0x1c77170_0 .net *"_s1", 0 0, L_0x1e39a40;  1 drivers
S_0x1c77250 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x1c76b40;
 .timescale -9 -12;
P_0x1c77460 .param/l "i" 0 4 54, +C4<01>;
L_0x1e39b30/d .functor AND 1, L_0x1e39bf0, L_0x1e39de0, C4<1>, C4<1>;
L_0x1e39b30 .delay 1 (30000,30000,30000) L_0x1e39b30/d;
v0x1c77520_0 .net *"_s0", 0 0, L_0x1e39bf0;  1 drivers
v0x1c77600_0 .net *"_s1", 0 0, L_0x1e39de0;  1 drivers
S_0x1c776e0 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x1c76b40;
 .timescale -9 -12;
P_0x1c778f0 .param/l "i" 0 4 54, +C4<010>;
L_0x1e39e80/d .functor AND 1, L_0x1e39f40, L_0x1e3a0a0, C4<1>, C4<1>;
L_0x1e39e80 .delay 1 (30000,30000,30000) L_0x1e39e80/d;
v0x1c77990_0 .net *"_s0", 0 0, L_0x1e39f40;  1 drivers
v0x1c77a70_0 .net *"_s1", 0 0, L_0x1e3a0a0;  1 drivers
S_0x1c77b50 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x1c76b40;
 .timescale -9 -12;
P_0x1c77d60 .param/l "i" 0 4 54, +C4<011>;
L_0x1e3a190/d .functor AND 1, L_0x1e3a250, L_0x1e3a3b0, C4<1>, C4<1>;
L_0x1e3a190 .delay 1 (30000,30000,30000) L_0x1e3a190/d;
v0x1c77e20_0 .net *"_s0", 0 0, L_0x1e3a250;  1 drivers
v0x1c77f00_0 .net *"_s1", 0 0, L_0x1e3a3b0;  1 drivers
S_0x1c77fe0 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x1c76b40;
 .timescale -9 -12;
P_0x1c78240 .param/l "i" 0 4 54, +C4<0100>;
L_0x1e3a4f0/d .functor AND 1, L_0x1e3a5b0, L_0x1e3a710, C4<1>, C4<1>;
L_0x1e3a4f0 .delay 1 (30000,30000,30000) L_0x1e3a4f0/d;
v0x1c78300_0 .net *"_s0", 0 0, L_0x1e3a5b0;  1 drivers
v0x1c783e0_0 .net *"_s1", 0 0, L_0x1e3a710;  1 drivers
S_0x1c784c0 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x1c76b40;
 .timescale -9 -12;
P_0x1c786d0 .param/l "i" 0 4 54, +C4<0101>;
L_0x1e3a800/d .functor AND 1, L_0x1e3a8d0, L_0x1e3ab40, C4<1>, C4<1>;
L_0x1e3a800 .delay 1 (30000,30000,30000) L_0x1e3a800/d;
v0x1c78790_0 .net *"_s0", 0 0, L_0x1e3a8d0;  1 drivers
v0x1c78870_0 .net *"_s1", 0 0, L_0x1e3ab40;  1 drivers
S_0x1c78950 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x1c76b40;
 .timescale -9 -12;
P_0x1c78b60 .param/l "i" 0 4 54, +C4<0110>;
L_0x1e3ac50/d .functor AND 1, L_0x1e3ad10, L_0x1e3ae70, C4<1>, C4<1>;
L_0x1e3ac50 .delay 1 (30000,30000,30000) L_0x1e3ac50/d;
v0x1c78c20_0 .net *"_s0", 0 0, L_0x1e3ad10;  1 drivers
v0x1c78d00_0 .net *"_s1", 0 0, L_0x1e3ae70;  1 drivers
S_0x1c78de0 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x1c76b40;
 .timescale -9 -12;
P_0x1c78ff0 .param/l "i" 0 4 54, +C4<0111>;
L_0x1e3b1e0/d .functor AND 1, L_0x1e3b2f0, L_0x1e3b4e0, C4<1>, C4<1>;
L_0x1e3b1e0 .delay 1 (30000,30000,30000) L_0x1e3b1e0/d;
v0x1c790b0_0 .net *"_s0", 0 0, L_0x1e3b2f0;  1 drivers
v0x1c79190_0 .net *"_s1", 0 0, L_0x1e3b4e0;  1 drivers
S_0x1c79d50 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x1c76920;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1e3cf30/d .functor OR 1, L_0x1e3cff0, L_0x1e3d1a0, C4<0>, C4<0>;
L_0x1e3cf30 .delay 1 (30000,30000,30000) L_0x1e3cf30/d;
v0x1c7b8a0_0 .net *"_s10", 0 0, L_0x1e3cff0;  1 drivers
v0x1c7b980_0 .net *"_s12", 0 0, L_0x1e3d1a0;  1 drivers
v0x1c7ba60_0 .net "in", 7 0, L_0x1e3af60;  alias, 1 drivers
v0x1c7bb30_0 .net "ors", 1 0, L_0x1e3cd50;  1 drivers
v0x1c7bbf0_0 .net "out", 0 0, L_0x1e3cf30;  alias, 1 drivers
L_0x1e3c120 .part L_0x1e3af60, 0, 4;
L_0x1e3cd50 .concat8 [ 1 1 0 0], L_0x1e3be10, L_0x1e3ca40;
L_0x1e3ce90 .part L_0x1e3af60, 4, 4;
L_0x1e3cff0 .part L_0x1e3cd50, 0, 1;
L_0x1e3d1a0 .part L_0x1e3cd50, 1, 1;
S_0x1c79f10 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1c79d50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1e3b5d0/d .functor OR 1, L_0x1e3b690, L_0x1e3b7f0, C4<0>, C4<0>;
L_0x1e3b5d0 .delay 1 (30000,30000,30000) L_0x1e3b5d0/d;
L_0x1e3ba20/d .functor OR 1, L_0x1e3bb30, L_0x1e3bc90, C4<0>, C4<0>;
L_0x1e3ba20 .delay 1 (30000,30000,30000) L_0x1e3ba20/d;
L_0x1e3be10/d .functor OR 1, L_0x1e3be80, L_0x1e3c030, C4<0>, C4<0>;
L_0x1e3be10 .delay 1 (30000,30000,30000) L_0x1e3be10/d;
v0x1c7a160_0 .net *"_s0", 0 0, L_0x1e3b5d0;  1 drivers
v0x1c7a260_0 .net *"_s10", 0 0, L_0x1e3bb30;  1 drivers
v0x1c7a340_0 .net *"_s12", 0 0, L_0x1e3bc90;  1 drivers
v0x1c7a400_0 .net *"_s14", 0 0, L_0x1e3be80;  1 drivers
v0x1c7a4e0_0 .net *"_s16", 0 0, L_0x1e3c030;  1 drivers
v0x1c7a610_0 .net *"_s3", 0 0, L_0x1e3b690;  1 drivers
v0x1c7a6f0_0 .net *"_s5", 0 0, L_0x1e3b7f0;  1 drivers
v0x1c7a7d0_0 .net *"_s6", 0 0, L_0x1e3ba20;  1 drivers
v0x1c7a8b0_0 .net "in", 3 0, L_0x1e3c120;  1 drivers
v0x1c7aa20_0 .net "ors", 1 0, L_0x1e3b930;  1 drivers
v0x1c7ab00_0 .net "out", 0 0, L_0x1e3be10;  1 drivers
L_0x1e3b690 .part L_0x1e3c120, 0, 1;
L_0x1e3b7f0 .part L_0x1e3c120, 1, 1;
L_0x1e3b930 .concat8 [ 1 1 0 0], L_0x1e3b5d0, L_0x1e3ba20;
L_0x1e3bb30 .part L_0x1e3c120, 2, 1;
L_0x1e3bc90 .part L_0x1e3c120, 3, 1;
L_0x1e3be80 .part L_0x1e3b930, 0, 1;
L_0x1e3c030 .part L_0x1e3b930, 1, 1;
S_0x1c7ac20 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1c79d50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1e3c250/d .functor OR 1, L_0x1e3c2c0, L_0x1e3c420, C4<0>, C4<0>;
L_0x1e3c250 .delay 1 (30000,30000,30000) L_0x1e3c250/d;
L_0x1e3c650/d .functor OR 1, L_0x1e3c760, L_0x1e3c8c0, C4<0>, C4<0>;
L_0x1e3c650 .delay 1 (30000,30000,30000) L_0x1e3c650/d;
L_0x1e3ca40/d .functor OR 1, L_0x1e3cab0, L_0x1e3cc60, C4<0>, C4<0>;
L_0x1e3ca40 .delay 1 (30000,30000,30000) L_0x1e3ca40/d;
v0x1c7ade0_0 .net *"_s0", 0 0, L_0x1e3c250;  1 drivers
v0x1c7aee0_0 .net *"_s10", 0 0, L_0x1e3c760;  1 drivers
v0x1c7afc0_0 .net *"_s12", 0 0, L_0x1e3c8c0;  1 drivers
v0x1c7b080_0 .net *"_s14", 0 0, L_0x1e3cab0;  1 drivers
v0x1c7b160_0 .net *"_s16", 0 0, L_0x1e3cc60;  1 drivers
v0x1c7b290_0 .net *"_s3", 0 0, L_0x1e3c2c0;  1 drivers
v0x1c7b370_0 .net *"_s5", 0 0, L_0x1e3c420;  1 drivers
v0x1c7b450_0 .net *"_s6", 0 0, L_0x1e3c650;  1 drivers
v0x1c7b530_0 .net "in", 3 0, L_0x1e3ce90;  1 drivers
v0x1c7b6a0_0 .net "ors", 1 0, L_0x1e3c560;  1 drivers
v0x1c7b780_0 .net "out", 0 0, L_0x1e3ca40;  1 drivers
L_0x1e3c2c0 .part L_0x1e3ce90, 0, 1;
L_0x1e3c420 .part L_0x1e3ce90, 1, 1;
L_0x1e3c560 .concat8 [ 1 1 0 0], L_0x1e3c250, L_0x1e3c650;
L_0x1e3c760 .part L_0x1e3ce90, 2, 1;
L_0x1e3c8c0 .part L_0x1e3ce90, 3, 1;
L_0x1e3cab0 .part L_0x1e3c560, 0, 1;
L_0x1e3cc60 .part L_0x1e3c560, 1, 1;
S_0x1c7c090 .scope module, "resMux" "unaryMultiplexor" 4 148, 4 69 0, S_0x1c751c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1ca14c0_0 .net "ands", 7 0, L_0x1e374c0;  1 drivers
v0x1ca15d0_0 .net "in", 7 0, L_0x1e35a00;  alias, 1 drivers
v0x1ca1690_0 .net "out", 0 0, L_0x1e394c0;  alias, 1 drivers
v0x1ca1760_0 .net "sel", 7 0, v0x1d6daa0_0;  alias, 1 drivers
S_0x1c7c2e0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x1c7c090;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x1c7ea20_0 .net "A", 7 0, L_0x1e35a00;  alias, 1 drivers
v0x1c7eb20_0 .net "B", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1c7ebe0_0 .net *"_s0", 0 0, L_0x1e35d90;  1 drivers
v0x1c7eca0_0 .net *"_s12", 0 0, L_0x1e36750;  1 drivers
v0x1c7ed80_0 .net *"_s16", 0 0, L_0x1e36ab0;  1 drivers
v0x1c7eeb0_0 .net *"_s20", 0 0, L_0x1e36e80;  1 drivers
v0x1c7ef90_0 .net *"_s24", 0 0, L_0x1e371b0;  1 drivers
v0x1c7f070_0 .net *"_s28", 0 0, L_0x1e37140;  1 drivers
v0x1c7f150_0 .net *"_s4", 0 0, L_0x1e36130;  1 drivers
v0x1c7f2c0_0 .net *"_s8", 0 0, L_0x1e36440;  1 drivers
v0x1c7f3a0_0 .net "out", 7 0, L_0x1e374c0;  alias, 1 drivers
L_0x1e35ea0 .part L_0x1e35a00, 0, 1;
L_0x1e36090 .part v0x1d6daa0_0, 0, 1;
L_0x1e361f0 .part L_0x1e35a00, 1, 1;
L_0x1e36350 .part v0x1d6daa0_0, 1, 1;
L_0x1e36500 .part L_0x1e35a00, 2, 1;
L_0x1e36660 .part v0x1d6daa0_0, 2, 1;
L_0x1e36810 .part L_0x1e35a00, 3, 1;
L_0x1e36970 .part v0x1d6daa0_0, 3, 1;
L_0x1e36b70 .part L_0x1e35a00, 4, 1;
L_0x1e36de0 .part v0x1d6daa0_0, 4, 1;
L_0x1e36ef0 .part L_0x1e35a00, 5, 1;
L_0x1e37050 .part v0x1d6daa0_0, 5, 1;
L_0x1e37270 .part L_0x1e35a00, 6, 1;
L_0x1e373d0 .part v0x1d6daa0_0, 6, 1;
LS_0x1e374c0_0_0 .concat8 [ 1 1 1 1], L_0x1e35d90, L_0x1e36130, L_0x1e36440, L_0x1e36750;
LS_0x1e374c0_0_4 .concat8 [ 1 1 1 1], L_0x1e36ab0, L_0x1e36e80, L_0x1e371b0, L_0x1e37140;
L_0x1e374c0 .concat8 [ 4 4 0 0], LS_0x1e374c0_0_0, LS_0x1e374c0_0_4;
L_0x1e37880 .part L_0x1e35a00, 7, 1;
L_0x1e37a70 .part v0x1d6daa0_0, 7, 1;
S_0x1c7c520 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x1c7c2e0;
 .timescale -9 -12;
P_0x1c7c730 .param/l "i" 0 4 54, +C4<00>;
L_0x1e35d90/d .functor AND 1, L_0x1e35ea0, L_0x1e36090, C4<1>, C4<1>;
L_0x1e35d90 .delay 1 (30000,30000,30000) L_0x1e35d90/d;
v0x1c7c810_0 .net *"_s0", 0 0, L_0x1e35ea0;  1 drivers
v0x1c7c8f0_0 .net *"_s1", 0 0, L_0x1e36090;  1 drivers
S_0x1c7c9d0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x1c7c2e0;
 .timescale -9 -12;
P_0x1c7cbe0 .param/l "i" 0 4 54, +C4<01>;
L_0x1e36130/d .functor AND 1, L_0x1e361f0, L_0x1e36350, C4<1>, C4<1>;
L_0x1e36130 .delay 1 (30000,30000,30000) L_0x1e36130/d;
v0x1c7cca0_0 .net *"_s0", 0 0, L_0x1e361f0;  1 drivers
v0x1c7cd80_0 .net *"_s1", 0 0, L_0x1e36350;  1 drivers
S_0x1c7ce60 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x1c7c2e0;
 .timescale -9 -12;
P_0x1c7d0a0 .param/l "i" 0 4 54, +C4<010>;
L_0x1e36440/d .functor AND 1, L_0x1e36500, L_0x1e36660, C4<1>, C4<1>;
L_0x1e36440 .delay 1 (30000,30000,30000) L_0x1e36440/d;
v0x1c7d140_0 .net *"_s0", 0 0, L_0x1e36500;  1 drivers
v0x1c7d220_0 .net *"_s1", 0 0, L_0x1e36660;  1 drivers
S_0x1c7d300 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x1c7c2e0;
 .timescale -9 -12;
P_0x1c7d510 .param/l "i" 0 4 54, +C4<011>;
L_0x1e36750/d .functor AND 1, L_0x1e36810, L_0x1e36970, C4<1>, C4<1>;
L_0x1e36750 .delay 1 (30000,30000,30000) L_0x1e36750/d;
v0x1c7d5d0_0 .net *"_s0", 0 0, L_0x1e36810;  1 drivers
v0x1c7d6b0_0 .net *"_s1", 0 0, L_0x1e36970;  1 drivers
S_0x1c7d790 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x1c7c2e0;
 .timescale -9 -12;
P_0x1c7d9f0 .param/l "i" 0 4 54, +C4<0100>;
L_0x1e36ab0/d .functor AND 1, L_0x1e36b70, L_0x1e36de0, C4<1>, C4<1>;
L_0x1e36ab0 .delay 1 (30000,30000,30000) L_0x1e36ab0/d;
v0x1c7dab0_0 .net *"_s0", 0 0, L_0x1e36b70;  1 drivers
v0x1c7db90_0 .net *"_s1", 0 0, L_0x1e36de0;  1 drivers
S_0x1c7dc70 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x1c7c2e0;
 .timescale -9 -12;
P_0x1c7de80 .param/l "i" 0 4 54, +C4<0101>;
L_0x1e36e80/d .functor AND 1, L_0x1e36ef0, L_0x1e37050, C4<1>, C4<1>;
L_0x1e36e80 .delay 1 (30000,30000,30000) L_0x1e36e80/d;
v0x1c7df40_0 .net *"_s0", 0 0, L_0x1e36ef0;  1 drivers
v0x1c7e020_0 .net *"_s1", 0 0, L_0x1e37050;  1 drivers
S_0x1c7e100 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x1c7c2e0;
 .timescale -9 -12;
P_0x1c7e310 .param/l "i" 0 4 54, +C4<0110>;
L_0x1e371b0/d .functor AND 1, L_0x1e37270, L_0x1e373d0, C4<1>, C4<1>;
L_0x1e371b0 .delay 1 (30000,30000,30000) L_0x1e371b0/d;
v0x1c7e3d0_0 .net *"_s0", 0 0, L_0x1e37270;  1 drivers
v0x1c7e4b0_0 .net *"_s1", 0 0, L_0x1e373d0;  1 drivers
S_0x1c7e590 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x1c7c2e0;
 .timescale -9 -12;
P_0x1c7e7a0 .param/l "i" 0 4 54, +C4<0111>;
L_0x1e37140/d .functor AND 1, L_0x1e37880, L_0x1e37a70, C4<1>, C4<1>;
L_0x1e37140 .delay 1 (30000,30000,30000) L_0x1e37140/d;
v0x1c7e860_0 .net *"_s0", 0 0, L_0x1e37880;  1 drivers
v0x1c7e940_0 .net *"_s1", 0 0, L_0x1e37a70;  1 drivers
S_0x1c7f500 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x1c7c090;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1e394c0/d .functor OR 1, L_0x1e39580, L_0x1e39730, C4<0>, C4<0>;
L_0x1e394c0 .delay 1 (30000,30000,30000) L_0x1e394c0/d;
v0x1ca1050_0 .net *"_s10", 0 0, L_0x1e39580;  1 drivers
v0x1ca1130_0 .net *"_s12", 0 0, L_0x1e39730;  1 drivers
v0x1ca1210_0 .net "in", 7 0, L_0x1e374c0;  alias, 1 drivers
v0x1ca12e0_0 .net "ors", 1 0, L_0x1e392e0;  1 drivers
v0x1ca13a0_0 .net "out", 0 0, L_0x1e394c0;  alias, 1 drivers
L_0x1e386b0 .part L_0x1e374c0, 0, 4;
L_0x1e392e0 .concat8 [ 1 1 0 0], L_0x1e383a0, L_0x1e38fd0;
L_0x1e39420 .part L_0x1e374c0, 4, 4;
L_0x1e39580 .part L_0x1e392e0, 0, 1;
L_0x1e39730 .part L_0x1e392e0, 1, 1;
S_0x1c7f6c0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1c7f500;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1e37b60/d .functor OR 1, L_0x1e37c20, L_0x1e37d80, C4<0>, C4<0>;
L_0x1e37b60 .delay 1 (30000,30000,30000) L_0x1e37b60/d;
L_0x1e37fb0/d .functor OR 1, L_0x1e380c0, L_0x1e38220, C4<0>, C4<0>;
L_0x1e37fb0 .delay 1 (30000,30000,30000) L_0x1e37fb0/d;
L_0x1e383a0/d .functor OR 1, L_0x1e38410, L_0x1e385c0, C4<0>, C4<0>;
L_0x1e383a0 .delay 1 (30000,30000,30000) L_0x1e383a0/d;
v0x1c7f910_0 .net *"_s0", 0 0, L_0x1e37b60;  1 drivers
v0x1c7fa10_0 .net *"_s10", 0 0, L_0x1e380c0;  1 drivers
v0x1c7faf0_0 .net *"_s12", 0 0, L_0x1e38220;  1 drivers
v0x1c7fbb0_0 .net *"_s14", 0 0, L_0x1e38410;  1 drivers
v0x1c9fc90_0 .net *"_s16", 0 0, L_0x1e385c0;  1 drivers
v0x1c9fdc0_0 .net *"_s3", 0 0, L_0x1e37c20;  1 drivers
v0x1c9fea0_0 .net *"_s5", 0 0, L_0x1e37d80;  1 drivers
v0x1c9ff80_0 .net *"_s6", 0 0, L_0x1e37fb0;  1 drivers
v0x1ca0060_0 .net "in", 3 0, L_0x1e386b0;  1 drivers
v0x1ca01d0_0 .net "ors", 1 0, L_0x1e37ec0;  1 drivers
v0x1ca02b0_0 .net "out", 0 0, L_0x1e383a0;  1 drivers
L_0x1e37c20 .part L_0x1e386b0, 0, 1;
L_0x1e37d80 .part L_0x1e386b0, 1, 1;
L_0x1e37ec0 .concat8 [ 1 1 0 0], L_0x1e37b60, L_0x1e37fb0;
L_0x1e380c0 .part L_0x1e386b0, 2, 1;
L_0x1e38220 .part L_0x1e386b0, 3, 1;
L_0x1e38410 .part L_0x1e37ec0, 0, 1;
L_0x1e385c0 .part L_0x1e37ec0, 1, 1;
S_0x1ca03d0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1c7f500;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1e387e0/d .functor OR 1, L_0x1e38850, L_0x1e389b0, C4<0>, C4<0>;
L_0x1e387e0 .delay 1 (30000,30000,30000) L_0x1e387e0/d;
L_0x1e38be0/d .functor OR 1, L_0x1e38cf0, L_0x1e38e50, C4<0>, C4<0>;
L_0x1e38be0 .delay 1 (30000,30000,30000) L_0x1e38be0/d;
L_0x1e38fd0/d .functor OR 1, L_0x1e39040, L_0x1e391f0, C4<0>, C4<0>;
L_0x1e38fd0 .delay 1 (30000,30000,30000) L_0x1e38fd0/d;
v0x1ca0590_0 .net *"_s0", 0 0, L_0x1e387e0;  1 drivers
v0x1ca0690_0 .net *"_s10", 0 0, L_0x1e38cf0;  1 drivers
v0x1ca0770_0 .net *"_s12", 0 0, L_0x1e38e50;  1 drivers
v0x1ca0830_0 .net *"_s14", 0 0, L_0x1e39040;  1 drivers
v0x1ca0910_0 .net *"_s16", 0 0, L_0x1e391f0;  1 drivers
v0x1ca0a40_0 .net *"_s3", 0 0, L_0x1e38850;  1 drivers
v0x1ca0b20_0 .net *"_s5", 0 0, L_0x1e389b0;  1 drivers
v0x1ca0c00_0 .net *"_s6", 0 0, L_0x1e38be0;  1 drivers
v0x1ca0ce0_0 .net "in", 3 0, L_0x1e39420;  1 drivers
v0x1ca0e50_0 .net "ors", 1 0, L_0x1e38af0;  1 drivers
v0x1ca0f30_0 .net "out", 0 0, L_0x1e38fd0;  1 drivers
L_0x1e38850 .part L_0x1e39420, 0, 1;
L_0x1e389b0 .part L_0x1e39420, 1, 1;
L_0x1e38af0 .concat8 [ 1 1 0 0], L_0x1e387e0, L_0x1e38be0;
L_0x1e38cf0 .part L_0x1e39420, 2, 1;
L_0x1e38e50 .part L_0x1e39420, 3, 1;
L_0x1e39040 .part L_0x1e38af0, 0, 1;
L_0x1e391f0 .part L_0x1e38af0, 1, 1;
S_0x1ca1840 .scope module, "sltGate" "slt" 4 142, 4 101 0, S_0x1c751c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x1e34d70/d .functor XNOR 1, L_0x1e3d390, L_0x1e3d4f0, C4<0>, C4<0>;
L_0x1e34d70 .delay 1 (20000,20000,20000) L_0x1e34d70/d;
L_0x1e34fe0/d .functor AND 1, L_0x1e3d390, L_0x1e33c60, C4<1>, C4<1>;
L_0x1e34fe0 .delay 1 (30000,30000,30000) L_0x1e34fe0/d;
L_0x1e35050/d .functor AND 1, L_0x1e34d70, L_0x1e33870, C4<1>, C4<1>;
L_0x1e35050 .delay 1 (30000,30000,30000) L_0x1e35050/d;
L_0x1e351b0/d .functor OR 1, L_0x1e35050, L_0x1e34fe0, C4<0>, C4<0>;
L_0x1e351b0 .delay 1 (30000,30000,30000) L_0x1e351b0/d;
v0x1ca1af0_0 .net "a", 0 0, L_0x1e3d390;  alias, 1 drivers
v0x1ca1be0_0 .net "a_", 0 0, L_0x1e33b00;  alias, 1 drivers
v0x1ca1ca0_0 .net "b", 0 0, L_0x1e3d4f0;  alias, 1 drivers
v0x1ca1d90_0 .net "b_", 0 0, L_0x1e33c60;  alias, 1 drivers
v0x1ca1e30_0 .net "carryin", 0 0, L_0x1e33870;  alias, 1 drivers
v0x1ca1f70_0 .net "eq", 0 0, L_0x1e34d70;  1 drivers
v0x1ca2030_0 .net "lt", 0 0, L_0x1e34fe0;  1 drivers
v0x1ca20f0_0 .net "out", 0 0, L_0x1e351b0;  1 drivers
v0x1ca21b0_0 .net "w0", 0 0, L_0x1e35050;  1 drivers
S_0x1ca2400 .scope module, "sub" "fullAdder" 4 140, 4 85 0, S_0x1c751c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1e34b50/d .functor OR 1, L_0x1e34650, L_0x1ca3660, C4<0>, C4<0>;
L_0x1e34b50 .delay 1 (30000,30000,30000) L_0x1e34b50/d;
v0x1ca31f0_0 .net "a", 0 0, L_0x1e3d390;  alias, 1 drivers
v0x1ca3340_0 .net "b", 0 0, L_0x1e33c60;  alias, 1 drivers
v0x1ca3400_0 .net "c1", 0 0, L_0x1e34650;  1 drivers
v0x1ca34a0_0 .net "c2", 0 0, L_0x1ca3660;  1 drivers
v0x1ca3570_0 .net "carryin", 0 0, L_0x1e33870;  alias, 1 drivers
v0x1ca36f0_0 .net "carryout", 0 0, L_0x1e34b50;  1 drivers
v0x1ca3790_0 .net "s1", 0 0, L_0x1e34590;  1 drivers
v0x1ca3830_0 .net "sum", 0 0, L_0x1e347b0;  1 drivers
S_0x1ca2650 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1ca2400;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1e34590/d .functor XOR 1, L_0x1e3d390, L_0x1e33c60, C4<0>, C4<0>;
L_0x1e34590 .delay 1 (30000,30000,30000) L_0x1e34590/d;
L_0x1e34650/d .functor AND 1, L_0x1e3d390, L_0x1e33c60, C4<1>, C4<1>;
L_0x1e34650 .delay 1 (30000,30000,30000) L_0x1e34650/d;
v0x1ca28b0_0 .net "a", 0 0, L_0x1e3d390;  alias, 1 drivers
v0x1ca2970_0 .net "b", 0 0, L_0x1e33c60;  alias, 1 drivers
v0x1ca2a30_0 .net "carryout", 0 0, L_0x1e34650;  alias, 1 drivers
v0x1ca2ad0_0 .net "sum", 0 0, L_0x1e34590;  alias, 1 drivers
S_0x1ca2c00 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1ca2400;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1e347b0/d .functor XOR 1, L_0x1e34590, L_0x1e33870, C4<0>, C4<0>;
L_0x1e347b0 .delay 1 (30000,30000,30000) L_0x1e347b0/d;
L_0x1ca3660/d .functor AND 1, L_0x1e34590, L_0x1e33870, C4<1>, C4<1>;
L_0x1ca3660 .delay 1 (30000,30000,30000) L_0x1ca3660/d;
v0x1ca2e60_0 .net "a", 0 0, L_0x1e34590;  alias, 1 drivers
v0x1ca2f30_0 .net "b", 0 0, L_0x1e33870;  alias, 1 drivers
v0x1ca2fd0_0 .net "carryout", 0 0, L_0x1ca3660;  alias, 1 drivers
v0x1ca30a0_0 .net "sum", 0 0, L_0x1e347b0;  alias, 1 drivers
S_0x1ca4c50 .scope generate, "genblk2" "genblk2" 3 45, 3 45 0, S_0x1c74ef0;
 .timescale -9 -12;
L_0x7f72592db698 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f72592db6e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1e3d430/d .functor OR 1, L_0x7f72592db698, L_0x7f72592db6e0, C4<0>, C4<0>;
L_0x1e3d430 .delay 1 (30000,30000,30000) L_0x1e3d430/d;
v0x1ca4e40_0 .net/2u *"_s0", 0 0, L_0x7f72592db698;  1 drivers
v0x1ca4f20_0 .net/2u *"_s2", 0 0, L_0x7f72592db6e0;  1 drivers
S_0x1ca5000 .scope generate, "alu_slices[21]" "alu_slices[21]" 3 37, 3 37 0, S_0x1a570b0;
 .timescale -9 -12;
P_0x1ca5210 .param/l "i" 0 3 37, +C4<010101>;
S_0x1ca52d0 .scope module, "alu1_inst" "alu1" 3 38, 4 124 0, S_0x1ca5000;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x1e3d790/d .functor NOT 1, L_0x1da93a0, C4<0>, C4<0>, C4<0>;
L_0x1e3d790 .delay 1 (10000,10000,10000) L_0x1e3d790/d;
L_0x1e3d850/d .functor NOT 1, L_0x1da9500, C4<0>, C4<0>, C4<0>;
L_0x1e3d850 .delay 1 (10000,10000,10000) L_0x1e3d850/d;
L_0x1e3e850/d .functor XOR 1, L_0x1da93a0, L_0x1da9500, C4<0>, C4<0>;
L_0x1e3e850 .delay 1 (30000,30000,30000) L_0x1e3e850/d;
L_0x7f72592db728 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f72592db770 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1e3ef00/d .functor OR 1, L_0x7f72592db728, L_0x7f72592db770, C4<0>, C4<0>;
L_0x1e3ef00 .delay 1 (30000,30000,30000) L_0x1e3ef00/d;
L_0x1e3f100/d .functor AND 1, L_0x1da93a0, L_0x1da9500, C4<1>, C4<1>;
L_0x1e3f100 .delay 1 (30000,30000,30000) L_0x1e3f100/d;
L_0x1e3f1c0/d .functor NAND 1, L_0x1da93a0, L_0x1da9500, C4<1>, C4<1>;
L_0x1e3f1c0 .delay 1 (20000,20000,20000) L_0x1e3f1c0/d;
L_0x1e3f320/d .functor XOR 1, L_0x1da93a0, L_0x1da9500, C4<0>, C4<0>;
L_0x1e3f320 .delay 1 (20000,20000,20000) L_0x1e3f320/d;
L_0x1e3f7d0/d .functor OR 1, L_0x1da93a0, L_0x1da9500, C4<0>, C4<0>;
L_0x1e3f7d0 .delay 1 (30000,30000,30000) L_0x1e3f7d0/d;
L_0x1da92a0/d .functor NOT 1, L_0x1e43140, C4<0>, C4<0>, C4<0>;
L_0x1da92a0 .delay 1 (10000,10000,10000) L_0x1da92a0/d;
v0x1cb3a10_0 .net "A", 0 0, L_0x1da93a0;  1 drivers
v0x1cb3ad0_0 .net "A_", 0 0, L_0x1e3d790;  1 drivers
v0x1cb3b90_0 .net "B", 0 0, L_0x1da9500;  1 drivers
v0x1cb3c60_0 .net "B_", 0 0, L_0x1e3d850;  1 drivers
v0x1cb3d00_0 .net *"_s12", 0 0, L_0x1e3ef00;  1 drivers
v0x1cb3df0_0 .net/2s *"_s14", 0 0, L_0x7f72592db728;  1 drivers
v0x1cb3eb0_0 .net/2s *"_s16", 0 0, L_0x7f72592db770;  1 drivers
v0x1cb3f90_0 .net *"_s18", 0 0, L_0x1e3f100;  1 drivers
v0x1cb4070_0 .net *"_s20", 0 0, L_0x1e3f1c0;  1 drivers
v0x1cb41e0_0 .net *"_s22", 0 0, L_0x1e3f320;  1 drivers
v0x1cb42c0_0 .net *"_s24", 0 0, L_0x1e3f7d0;  1 drivers
o0x7f7259326258 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x1cb43a0_0 name=_s30
o0x7f7259326288 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0x1cb4480_0 name=_s32
v0x1cb4560_0 .net *"_s8", 0 0, L_0x1e3e850;  1 drivers
v0x1cb4640_0 .net "carryin", 0 0, L_0x1da95a0;  1 drivers
v0x1cb46e0_0 .net "carryout", 0 0, L_0x1da8f40;  1 drivers
v0x1cb4780_0 .net "carryouts", 7 0, L_0x1ec0f00;  1 drivers
v0x1cb4930_0 .net "command", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1cb49d0_0 .net "result", 0 0, L_0x1e43140;  1 drivers
v0x1cb4ac0_0 .net "results", 7 0, L_0x1e3f5a0;  1 drivers
v0x1cb4bd0_0 .net "zero", 0 0, L_0x1da92a0;  1 drivers
LS_0x1e3f5a0_0_0 .concat8 [ 1 1 1 1], L_0x1e3dd70, L_0x1e3e3a0, L_0x1e3e850, L_0x1e3ef00;
LS_0x1e3f5a0_0_4 .concat8 [ 1 1 1 1], L_0x1e3f100, L_0x1e3f1c0, L_0x1e3f320, L_0x1e3f7d0;
L_0x1e3f5a0 .concat8 [ 4 4 0 0], LS_0x1e3f5a0_0_0, LS_0x1e3f5a0_0_4;
LS_0x1ec0f00_0_0 .concat [ 1 1 1 1], L_0x1e3e020, L_0x1e3e6f0, o0x7f7259326258, L_0x1e3ed50;
LS_0x1ec0f00_0_4 .concat [ 4 0 0 0], o0x7f7259326288;
L_0x1ec0f00 .concat [ 4 4 0 0], LS_0x1ec0f00_0_0, LS_0x1ec0f00_0_4;
S_0x1ca5550 .scope module, "adder" "fullAdder" 4 139, 4 85 0, S_0x1ca52d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1e3e020/d .functor OR 1, L_0x1e3db00, L_0x1e3dec0, C4<0>, C4<0>;
L_0x1e3e020 .delay 1 (30000,30000,30000) L_0x1e3e020/d;
v0x1ca6380_0 .net "a", 0 0, L_0x1da93a0;  alias, 1 drivers
v0x1ca6440_0 .net "b", 0 0, L_0x1da9500;  alias, 1 drivers
v0x1ca6510_0 .net "c1", 0 0, L_0x1e3db00;  1 drivers
v0x1ca6610_0 .net "c2", 0 0, L_0x1e3dec0;  1 drivers
v0x1ca66e0_0 .net "carryin", 0 0, L_0x1da95a0;  alias, 1 drivers
v0x1ca67d0_0 .net "carryout", 0 0, L_0x1e3e020;  1 drivers
v0x1ca6870_0 .net "s1", 0 0, L_0x1e3da40;  1 drivers
v0x1ca6960_0 .net "sum", 0 0, L_0x1e3dd70;  1 drivers
S_0x1ca57c0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1ca5550;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1e3da40/d .functor XOR 1, L_0x1da93a0, L_0x1da9500, C4<0>, C4<0>;
L_0x1e3da40 .delay 1 (30000,30000,30000) L_0x1e3da40/d;
L_0x1e3db00/d .functor AND 1, L_0x1da93a0, L_0x1da9500, C4<1>, C4<1>;
L_0x1e3db00 .delay 1 (30000,30000,30000) L_0x1e3db00/d;
v0x1ca5a20_0 .net "a", 0 0, L_0x1da93a0;  alias, 1 drivers
v0x1ca5b00_0 .net "b", 0 0, L_0x1da9500;  alias, 1 drivers
v0x1ca5bc0_0 .net "carryout", 0 0, L_0x1e3db00;  alias, 1 drivers
v0x1ca5c60_0 .net "sum", 0 0, L_0x1e3da40;  alias, 1 drivers
S_0x1ca5da0 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1ca5550;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1e3dd70/d .functor XOR 1, L_0x1e3da40, L_0x1da95a0, C4<0>, C4<0>;
L_0x1e3dd70 .delay 1 (30000,30000,30000) L_0x1e3dd70/d;
L_0x1e3dec0/d .functor AND 1, L_0x1e3da40, L_0x1da95a0, C4<1>, C4<1>;
L_0x1e3dec0 .delay 1 (30000,30000,30000) L_0x1e3dec0/d;
v0x1ca6000_0 .net "a", 0 0, L_0x1e3da40;  alias, 1 drivers
v0x1ca60a0_0 .net "b", 0 0, L_0x1da95a0;  alias, 1 drivers
v0x1ca6140_0 .net "carryout", 0 0, L_0x1e3dec0;  alias, 1 drivers
v0x1ca6210_0 .net "sum", 0 0, L_0x1e3dd70;  alias, 1 drivers
S_0x1ca6a30 .scope module, "cMux" "unaryMultiplexor" 4 149, 4 69 0, S_0x1ca52d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1cabe20_0 .net "ands", 7 0, L_0x1e44b80;  1 drivers
v0x1cabf30_0 .net "in", 7 0, L_0x1ec0f00;  alias, 1 drivers
v0x1cabff0_0 .net "out", 0 0, L_0x1da8f40;  alias, 1 drivers
v0x1cac0c0_0 .net "sel", 7 0, v0x1d6daa0_0;  alias, 1 drivers
S_0x1ca6c50 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x1ca6a30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x1ca9380_0 .net "A", 7 0, L_0x1ec0f00;  alias, 1 drivers
v0x1ca9480_0 .net "B", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1ca9540_0 .net *"_s0", 0 0, L_0x1e434a0;  1 drivers
v0x1ca9600_0 .net *"_s12", 0 0, L_0x1e43e10;  1 drivers
v0x1ca96e0_0 .net *"_s16", 0 0, L_0x1e44170;  1 drivers
v0x1ca9810_0 .net *"_s20", 0 0, L_0x1e44480;  1 drivers
v0x1ca98f0_0 .net *"_s24", 0 0, L_0x1e44870;  1 drivers
v0x1ca99d0_0 .net *"_s28", 0 0, L_0x1e44800;  1 drivers
v0x1ca9ab0_0 .net *"_s4", 0 0, L_0x1e437b0;  1 drivers
v0x1ca9c20_0 .net *"_s8", 0 0, L_0x1e43b00;  1 drivers
v0x1ca9d00_0 .net "out", 7 0, L_0x1e44b80;  alias, 1 drivers
L_0x1e43560 .part L_0x1ec0f00, 0, 1;
L_0x1e436c0 .part v0x1d6daa0_0, 0, 1;
L_0x1e43870 .part L_0x1ec0f00, 1, 1;
L_0x1e43a60 .part v0x1d6daa0_0, 1, 1;
L_0x1e43bc0 .part L_0x1ec0f00, 2, 1;
L_0x1e43d20 .part v0x1d6daa0_0, 2, 1;
L_0x1e43ed0 .part L_0x1ec0f00, 3, 1;
L_0x1e44030 .part v0x1d6daa0_0, 3, 1;
L_0x1e44230 .part L_0x1ec0f00, 4, 1;
L_0x1e44390 .part v0x1d6daa0_0, 4, 1;
L_0x1e444f0 .part L_0x1ec0f00, 5, 1;
L_0x1e44760 .part v0x1d6daa0_0, 5, 1;
L_0x1e44930 .part L_0x1ec0f00, 6, 1;
L_0x1e44a90 .part v0x1d6daa0_0, 6, 1;
LS_0x1e44b80_0_0 .concat8 [ 1 1 1 1], L_0x1e434a0, L_0x1e437b0, L_0x1e43b00, L_0x1e43e10;
LS_0x1e44b80_0_4 .concat8 [ 1 1 1 1], L_0x1e44170, L_0x1e44480, L_0x1e44870, L_0x1e44800;
L_0x1e44b80 .concat8 [ 4 4 0 0], LS_0x1e44b80_0_0, LS_0x1e44b80_0_4;
L_0x1e44f40 .part L_0x1ec0f00, 7, 1;
L_0x1e45130 .part v0x1d6daa0_0, 7, 1;
S_0x1ca6eb0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x1ca6c50;
 .timescale -9 -12;
P_0x1ca70c0 .param/l "i" 0 4 54, +C4<00>;
L_0x1e434a0/d .functor AND 1, L_0x1e43560, L_0x1e436c0, C4<1>, C4<1>;
L_0x1e434a0 .delay 1 (30000,30000,30000) L_0x1e434a0/d;
v0x1ca71a0_0 .net *"_s0", 0 0, L_0x1e43560;  1 drivers
v0x1ca7280_0 .net *"_s1", 0 0, L_0x1e436c0;  1 drivers
S_0x1ca7360 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x1ca6c50;
 .timescale -9 -12;
P_0x1ca7570 .param/l "i" 0 4 54, +C4<01>;
L_0x1e437b0/d .functor AND 1, L_0x1e43870, L_0x1e43a60, C4<1>, C4<1>;
L_0x1e437b0 .delay 1 (30000,30000,30000) L_0x1e437b0/d;
v0x1ca7630_0 .net *"_s0", 0 0, L_0x1e43870;  1 drivers
v0x1ca7710_0 .net *"_s1", 0 0, L_0x1e43a60;  1 drivers
S_0x1ca77f0 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x1ca6c50;
 .timescale -9 -12;
P_0x1ca7a00 .param/l "i" 0 4 54, +C4<010>;
L_0x1e43b00/d .functor AND 1, L_0x1e43bc0, L_0x1e43d20, C4<1>, C4<1>;
L_0x1e43b00 .delay 1 (30000,30000,30000) L_0x1e43b00/d;
v0x1ca7aa0_0 .net *"_s0", 0 0, L_0x1e43bc0;  1 drivers
v0x1ca7b80_0 .net *"_s1", 0 0, L_0x1e43d20;  1 drivers
S_0x1ca7c60 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x1ca6c50;
 .timescale -9 -12;
P_0x1ca7e70 .param/l "i" 0 4 54, +C4<011>;
L_0x1e43e10/d .functor AND 1, L_0x1e43ed0, L_0x1e44030, C4<1>, C4<1>;
L_0x1e43e10 .delay 1 (30000,30000,30000) L_0x1e43e10/d;
v0x1ca7f30_0 .net *"_s0", 0 0, L_0x1e43ed0;  1 drivers
v0x1ca8010_0 .net *"_s1", 0 0, L_0x1e44030;  1 drivers
S_0x1ca80f0 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x1ca6c50;
 .timescale -9 -12;
P_0x1ca8350 .param/l "i" 0 4 54, +C4<0100>;
L_0x1e44170/d .functor AND 1, L_0x1e44230, L_0x1e44390, C4<1>, C4<1>;
L_0x1e44170 .delay 1 (30000,30000,30000) L_0x1e44170/d;
v0x1ca8410_0 .net *"_s0", 0 0, L_0x1e44230;  1 drivers
v0x1ca84f0_0 .net *"_s1", 0 0, L_0x1e44390;  1 drivers
S_0x1ca85d0 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x1ca6c50;
 .timescale -9 -12;
P_0x1ca87e0 .param/l "i" 0 4 54, +C4<0101>;
L_0x1e44480/d .functor AND 1, L_0x1e444f0, L_0x1e44760, C4<1>, C4<1>;
L_0x1e44480 .delay 1 (30000,30000,30000) L_0x1e44480/d;
v0x1ca88a0_0 .net *"_s0", 0 0, L_0x1e444f0;  1 drivers
v0x1ca8980_0 .net *"_s1", 0 0, L_0x1e44760;  1 drivers
S_0x1ca8a60 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x1ca6c50;
 .timescale -9 -12;
P_0x1ca8c70 .param/l "i" 0 4 54, +C4<0110>;
L_0x1e44870/d .functor AND 1, L_0x1e44930, L_0x1e44a90, C4<1>, C4<1>;
L_0x1e44870 .delay 1 (30000,30000,30000) L_0x1e44870/d;
v0x1ca8d30_0 .net *"_s0", 0 0, L_0x1e44930;  1 drivers
v0x1ca8e10_0 .net *"_s1", 0 0, L_0x1e44a90;  1 drivers
S_0x1ca8ef0 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x1ca6c50;
 .timescale -9 -12;
P_0x1ca9100 .param/l "i" 0 4 54, +C4<0111>;
L_0x1e44800/d .functor AND 1, L_0x1e44f40, L_0x1e45130, C4<1>, C4<1>;
L_0x1e44800 .delay 1 (30000,30000,30000) L_0x1e44800/d;
v0x1ca91c0_0 .net *"_s0", 0 0, L_0x1e44f40;  1 drivers
v0x1ca92a0_0 .net *"_s1", 0 0, L_0x1e45130;  1 drivers
S_0x1ca9e60 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x1ca6a30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1da8f40/d .functor OR 1, L_0x1da9000, L_0x1da91b0, C4<0>, C4<0>;
L_0x1da8f40 .delay 1 (30000,30000,30000) L_0x1da8f40/d;
v0x1cab9b0_0 .net *"_s10", 0 0, L_0x1da9000;  1 drivers
v0x1caba90_0 .net *"_s12", 0 0, L_0x1da91b0;  1 drivers
v0x1cabb70_0 .net "in", 7 0, L_0x1e44b80;  alias, 1 drivers
v0x1cabc40_0 .net "ors", 1 0, L_0x1da8d60;  1 drivers
v0x1cabd00_0 .net "out", 0 0, L_0x1da8f40;  alias, 1 drivers
L_0x1da8130 .part L_0x1e44b80, 0, 4;
L_0x1da8d60 .concat8 [ 1 1 0 0], L_0x1da7e20, L_0x1da8a50;
L_0x1da8ea0 .part L_0x1e44b80, 4, 4;
L_0x1da9000 .part L_0x1da8d60, 0, 1;
L_0x1da91b0 .part L_0x1da8d60, 1, 1;
S_0x1caa020 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1ca9e60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1e410c0/d .functor OR 1, L_0x1da76a0, L_0x1da7800, C4<0>, C4<0>;
L_0x1e410c0 .delay 1 (30000,30000,30000) L_0x1e410c0/d;
L_0x1da7a30/d .functor OR 1, L_0x1da7b40, L_0x1da7ca0, C4<0>, C4<0>;
L_0x1da7a30 .delay 1 (30000,30000,30000) L_0x1da7a30/d;
L_0x1da7e20/d .functor OR 1, L_0x1da7e90, L_0x1da8040, C4<0>, C4<0>;
L_0x1da7e20 .delay 1 (30000,30000,30000) L_0x1da7e20/d;
v0x1caa270_0 .net *"_s0", 0 0, L_0x1e410c0;  1 drivers
v0x1caa370_0 .net *"_s10", 0 0, L_0x1da7b40;  1 drivers
v0x1caa450_0 .net *"_s12", 0 0, L_0x1da7ca0;  1 drivers
v0x1caa510_0 .net *"_s14", 0 0, L_0x1da7e90;  1 drivers
v0x1caa5f0_0 .net *"_s16", 0 0, L_0x1da8040;  1 drivers
v0x1caa720_0 .net *"_s3", 0 0, L_0x1da76a0;  1 drivers
v0x1caa800_0 .net *"_s5", 0 0, L_0x1da7800;  1 drivers
v0x1caa8e0_0 .net *"_s6", 0 0, L_0x1da7a30;  1 drivers
v0x1caa9c0_0 .net "in", 3 0, L_0x1da8130;  1 drivers
v0x1caab30_0 .net "ors", 1 0, L_0x1da7940;  1 drivers
v0x1caac10_0 .net "out", 0 0, L_0x1da7e20;  1 drivers
L_0x1da76a0 .part L_0x1da8130, 0, 1;
L_0x1da7800 .part L_0x1da8130, 1, 1;
L_0x1da7940 .concat8 [ 1 1 0 0], L_0x1e410c0, L_0x1da7a30;
L_0x1da7b40 .part L_0x1da8130, 2, 1;
L_0x1da7ca0 .part L_0x1da8130, 3, 1;
L_0x1da7e90 .part L_0x1da7940, 0, 1;
L_0x1da8040 .part L_0x1da7940, 1, 1;
S_0x1caad30 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1ca9e60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1da8260/d .functor OR 1, L_0x1da82d0, L_0x1da8430, C4<0>, C4<0>;
L_0x1da8260 .delay 1 (30000,30000,30000) L_0x1da8260/d;
L_0x1da8660/d .functor OR 1, L_0x1da8770, L_0x1da88d0, C4<0>, C4<0>;
L_0x1da8660 .delay 1 (30000,30000,30000) L_0x1da8660/d;
L_0x1da8a50/d .functor OR 1, L_0x1da8ac0, L_0x1da8c70, C4<0>, C4<0>;
L_0x1da8a50 .delay 1 (30000,30000,30000) L_0x1da8a50/d;
v0x1caaef0_0 .net *"_s0", 0 0, L_0x1da8260;  1 drivers
v0x1caaff0_0 .net *"_s10", 0 0, L_0x1da8770;  1 drivers
v0x1cab0d0_0 .net *"_s12", 0 0, L_0x1da88d0;  1 drivers
v0x1cab190_0 .net *"_s14", 0 0, L_0x1da8ac0;  1 drivers
v0x1cab270_0 .net *"_s16", 0 0, L_0x1da8c70;  1 drivers
v0x1cab3a0_0 .net *"_s3", 0 0, L_0x1da82d0;  1 drivers
v0x1cab480_0 .net *"_s5", 0 0, L_0x1da8430;  1 drivers
v0x1cab560_0 .net *"_s6", 0 0, L_0x1da8660;  1 drivers
v0x1cab640_0 .net "in", 3 0, L_0x1da8ea0;  1 drivers
v0x1cab7b0_0 .net "ors", 1 0, L_0x1da8570;  1 drivers
v0x1cab890_0 .net "out", 0 0, L_0x1da8a50;  1 drivers
L_0x1da82d0 .part L_0x1da8ea0, 0, 1;
L_0x1da8430 .part L_0x1da8ea0, 1, 1;
L_0x1da8570 .concat8 [ 1 1 0 0], L_0x1da8260, L_0x1da8660;
L_0x1da8770 .part L_0x1da8ea0, 2, 1;
L_0x1da88d0 .part L_0x1da8ea0, 3, 1;
L_0x1da8ac0 .part L_0x1da8570, 0, 1;
L_0x1da8c70 .part L_0x1da8570, 1, 1;
S_0x1cac1a0 .scope module, "resMux" "unaryMultiplexor" 4 148, 4 69 0, S_0x1ca52d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1cb15d0_0 .net "ands", 7 0, L_0x1e41140;  1 drivers
v0x1cb16e0_0 .net "in", 7 0, L_0x1e3f5a0;  alias, 1 drivers
v0x1cb17a0_0 .net "out", 0 0, L_0x1e43140;  alias, 1 drivers
v0x1cb1870_0 .net "sel", 7 0, v0x1d6daa0_0;  alias, 1 drivers
S_0x1cac3f0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x1cac1a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x1caeb30_0 .net "A", 7 0, L_0x1e3f5a0;  alias, 1 drivers
v0x1caec30_0 .net "B", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1caecf0_0 .net *"_s0", 0 0, L_0x1e3f930;  1 drivers
v0x1caedb0_0 .net *"_s12", 0 0, L_0x1e402f0;  1 drivers
v0x1caee90_0 .net *"_s16", 0 0, L_0x1e40650;  1 drivers
v0x1caefc0_0 .net *"_s20", 0 0, L_0x1e40a80;  1 drivers
v0x1caf0a0_0 .net *"_s24", 0 0, L_0x1e40db0;  1 drivers
v0x1caf180_0 .net *"_s28", 0 0, L_0x1e40d40;  1 drivers
v0x1caf260_0 .net *"_s4", 0 0, L_0x1e3fcd0;  1 drivers
v0x1caf3d0_0 .net *"_s8", 0 0, L_0x1e3ffe0;  1 drivers
v0x1caf4b0_0 .net "out", 7 0, L_0x1e41140;  alias, 1 drivers
L_0x1e3fa40 .part L_0x1e3f5a0, 0, 1;
L_0x1e3fc30 .part v0x1d6daa0_0, 0, 1;
L_0x1e3fd90 .part L_0x1e3f5a0, 1, 1;
L_0x1e3fef0 .part v0x1d6daa0_0, 1, 1;
L_0x1e400a0 .part L_0x1e3f5a0, 2, 1;
L_0x1e40200 .part v0x1d6daa0_0, 2, 1;
L_0x1e403b0 .part L_0x1e3f5a0, 3, 1;
L_0x1e40510 .part v0x1d6daa0_0, 3, 1;
L_0x1e40710 .part L_0x1e3f5a0, 4, 1;
L_0x1e40980 .part v0x1d6daa0_0, 4, 1;
L_0x1e40af0 .part L_0x1e3f5a0, 5, 1;
L_0x1e40c50 .part v0x1d6daa0_0, 5, 1;
L_0x1e40e70 .part L_0x1e3f5a0, 6, 1;
L_0x1e40fd0 .part v0x1d6daa0_0, 6, 1;
LS_0x1e41140_0_0 .concat8 [ 1 1 1 1], L_0x1e3f930, L_0x1e3fcd0, L_0x1e3ffe0, L_0x1e402f0;
LS_0x1e41140_0_4 .concat8 [ 1 1 1 1], L_0x1e40650, L_0x1e40a80, L_0x1e40db0, L_0x1e40d40;
L_0x1e41140 .concat8 [ 4 4 0 0], LS_0x1e41140_0_0, LS_0x1e41140_0_4;
L_0x1e41500 .part L_0x1e3f5a0, 7, 1;
L_0x1e416f0 .part v0x1d6daa0_0, 7, 1;
S_0x1cac630 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x1cac3f0;
 .timescale -9 -12;
P_0x1cac840 .param/l "i" 0 4 54, +C4<00>;
L_0x1e3f930/d .functor AND 1, L_0x1e3fa40, L_0x1e3fc30, C4<1>, C4<1>;
L_0x1e3f930 .delay 1 (30000,30000,30000) L_0x1e3f930/d;
v0x1cac920_0 .net *"_s0", 0 0, L_0x1e3fa40;  1 drivers
v0x1caca00_0 .net *"_s1", 0 0, L_0x1e3fc30;  1 drivers
S_0x1cacae0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x1cac3f0;
 .timescale -9 -12;
P_0x1caccf0 .param/l "i" 0 4 54, +C4<01>;
L_0x1e3fcd0/d .functor AND 1, L_0x1e3fd90, L_0x1e3fef0, C4<1>, C4<1>;
L_0x1e3fcd0 .delay 1 (30000,30000,30000) L_0x1e3fcd0/d;
v0x1cacdb0_0 .net *"_s0", 0 0, L_0x1e3fd90;  1 drivers
v0x1cace90_0 .net *"_s1", 0 0, L_0x1e3fef0;  1 drivers
S_0x1cacf70 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x1cac3f0;
 .timescale -9 -12;
P_0x1cad1b0 .param/l "i" 0 4 54, +C4<010>;
L_0x1e3ffe0/d .functor AND 1, L_0x1e400a0, L_0x1e40200, C4<1>, C4<1>;
L_0x1e3ffe0 .delay 1 (30000,30000,30000) L_0x1e3ffe0/d;
v0x1cad250_0 .net *"_s0", 0 0, L_0x1e400a0;  1 drivers
v0x1cad330_0 .net *"_s1", 0 0, L_0x1e40200;  1 drivers
S_0x1cad410 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x1cac3f0;
 .timescale -9 -12;
P_0x1cad620 .param/l "i" 0 4 54, +C4<011>;
L_0x1e402f0/d .functor AND 1, L_0x1e403b0, L_0x1e40510, C4<1>, C4<1>;
L_0x1e402f0 .delay 1 (30000,30000,30000) L_0x1e402f0/d;
v0x1cad6e0_0 .net *"_s0", 0 0, L_0x1e403b0;  1 drivers
v0x1cad7c0_0 .net *"_s1", 0 0, L_0x1e40510;  1 drivers
S_0x1cad8a0 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x1cac3f0;
 .timescale -9 -12;
P_0x1cadb00 .param/l "i" 0 4 54, +C4<0100>;
L_0x1e40650/d .functor AND 1, L_0x1e40710, L_0x1e40980, C4<1>, C4<1>;
L_0x1e40650 .delay 1 (30000,30000,30000) L_0x1e40650/d;
v0x1cadbc0_0 .net *"_s0", 0 0, L_0x1e40710;  1 drivers
v0x1cadca0_0 .net *"_s1", 0 0, L_0x1e40980;  1 drivers
S_0x1cadd80 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x1cac3f0;
 .timescale -9 -12;
P_0x1cadf90 .param/l "i" 0 4 54, +C4<0101>;
L_0x1e40a80/d .functor AND 1, L_0x1e40af0, L_0x1e40c50, C4<1>, C4<1>;
L_0x1e40a80 .delay 1 (30000,30000,30000) L_0x1e40a80/d;
v0x1cae050_0 .net *"_s0", 0 0, L_0x1e40af0;  1 drivers
v0x1cae130_0 .net *"_s1", 0 0, L_0x1e40c50;  1 drivers
S_0x1cae210 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x1cac3f0;
 .timescale -9 -12;
P_0x1cae420 .param/l "i" 0 4 54, +C4<0110>;
L_0x1e40db0/d .functor AND 1, L_0x1e40e70, L_0x1e40fd0, C4<1>, C4<1>;
L_0x1e40db0 .delay 1 (30000,30000,30000) L_0x1e40db0/d;
v0x1cae4e0_0 .net *"_s0", 0 0, L_0x1e40e70;  1 drivers
v0x1cae5c0_0 .net *"_s1", 0 0, L_0x1e40fd0;  1 drivers
S_0x1cae6a0 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x1cac3f0;
 .timescale -9 -12;
P_0x1cae8b0 .param/l "i" 0 4 54, +C4<0111>;
L_0x1e40d40/d .functor AND 1, L_0x1e41500, L_0x1e416f0, C4<1>, C4<1>;
L_0x1e40d40 .delay 1 (30000,30000,30000) L_0x1e40d40/d;
v0x1cae970_0 .net *"_s0", 0 0, L_0x1e41500;  1 drivers
v0x1caea50_0 .net *"_s1", 0 0, L_0x1e416f0;  1 drivers
S_0x1caf610 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x1cac1a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1e43140/d .functor OR 1, L_0x1e43200, L_0x1e433b0, C4<0>, C4<0>;
L_0x1e43140 .delay 1 (30000,30000,30000) L_0x1e43140/d;
v0x1cb1160_0 .net *"_s10", 0 0, L_0x1e43200;  1 drivers
v0x1cb1240_0 .net *"_s12", 0 0, L_0x1e433b0;  1 drivers
v0x1cb1320_0 .net "in", 7 0, L_0x1e41140;  alias, 1 drivers
v0x1cb13f0_0 .net "ors", 1 0, L_0x1e42f60;  1 drivers
v0x1cb14b0_0 .net "out", 0 0, L_0x1e43140;  alias, 1 drivers
L_0x1e42330 .part L_0x1e41140, 0, 4;
L_0x1e42f60 .concat8 [ 1 1 0 0], L_0x1e42020, L_0x1e42c50;
L_0x1e430a0 .part L_0x1e41140, 4, 4;
L_0x1e43200 .part L_0x1e42f60, 0, 1;
L_0x1e433b0 .part L_0x1e42f60, 1, 1;
S_0x1caf7d0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1caf610;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1e417e0/d .functor OR 1, L_0x1e418a0, L_0x1e41a00, C4<0>, C4<0>;
L_0x1e417e0 .delay 1 (30000,30000,30000) L_0x1e417e0/d;
L_0x1e41c30/d .functor OR 1, L_0x1e41d40, L_0x1e41ea0, C4<0>, C4<0>;
L_0x1e41c30 .delay 1 (30000,30000,30000) L_0x1e41c30/d;
L_0x1e42020/d .functor OR 1, L_0x1e42090, L_0x1e42240, C4<0>, C4<0>;
L_0x1e42020 .delay 1 (30000,30000,30000) L_0x1e42020/d;
v0x1cafa20_0 .net *"_s0", 0 0, L_0x1e417e0;  1 drivers
v0x1cafb20_0 .net *"_s10", 0 0, L_0x1e41d40;  1 drivers
v0x1cafc00_0 .net *"_s12", 0 0, L_0x1e41ea0;  1 drivers
v0x1cafcc0_0 .net *"_s14", 0 0, L_0x1e42090;  1 drivers
v0x1cafda0_0 .net *"_s16", 0 0, L_0x1e42240;  1 drivers
v0x1cafed0_0 .net *"_s3", 0 0, L_0x1e418a0;  1 drivers
v0x1caffb0_0 .net *"_s5", 0 0, L_0x1e41a00;  1 drivers
v0x1cb0090_0 .net *"_s6", 0 0, L_0x1e41c30;  1 drivers
v0x1cb0170_0 .net "in", 3 0, L_0x1e42330;  1 drivers
v0x1cb02e0_0 .net "ors", 1 0, L_0x1e41b40;  1 drivers
v0x1cb03c0_0 .net "out", 0 0, L_0x1e42020;  1 drivers
L_0x1e418a0 .part L_0x1e42330, 0, 1;
L_0x1e41a00 .part L_0x1e42330, 1, 1;
L_0x1e41b40 .concat8 [ 1 1 0 0], L_0x1e417e0, L_0x1e41c30;
L_0x1e41d40 .part L_0x1e42330, 2, 1;
L_0x1e41ea0 .part L_0x1e42330, 3, 1;
L_0x1e42090 .part L_0x1e41b40, 0, 1;
L_0x1e42240 .part L_0x1e41b40, 1, 1;
S_0x1cb04e0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1caf610;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1e42460/d .functor OR 1, L_0x1e424d0, L_0x1e42630, C4<0>, C4<0>;
L_0x1e42460 .delay 1 (30000,30000,30000) L_0x1e42460/d;
L_0x1e42860/d .functor OR 1, L_0x1e42970, L_0x1e42ad0, C4<0>, C4<0>;
L_0x1e42860 .delay 1 (30000,30000,30000) L_0x1e42860/d;
L_0x1e42c50/d .functor OR 1, L_0x1e42cc0, L_0x1e42e70, C4<0>, C4<0>;
L_0x1e42c50 .delay 1 (30000,30000,30000) L_0x1e42c50/d;
v0x1cb06a0_0 .net *"_s0", 0 0, L_0x1e42460;  1 drivers
v0x1cb07a0_0 .net *"_s10", 0 0, L_0x1e42970;  1 drivers
v0x1cb0880_0 .net *"_s12", 0 0, L_0x1e42ad0;  1 drivers
v0x1cb0940_0 .net *"_s14", 0 0, L_0x1e42cc0;  1 drivers
v0x1cb0a20_0 .net *"_s16", 0 0, L_0x1e42e70;  1 drivers
v0x1cb0b50_0 .net *"_s3", 0 0, L_0x1e424d0;  1 drivers
v0x1cb0c30_0 .net *"_s5", 0 0, L_0x1e42630;  1 drivers
v0x1cb0d10_0 .net *"_s6", 0 0, L_0x1e42860;  1 drivers
v0x1cb0df0_0 .net "in", 3 0, L_0x1e430a0;  1 drivers
v0x1cb0f60_0 .net "ors", 1 0, L_0x1e42770;  1 drivers
v0x1cb1040_0 .net "out", 0 0, L_0x1e42c50;  1 drivers
L_0x1e424d0 .part L_0x1e430a0, 0, 1;
L_0x1e42630 .part L_0x1e430a0, 1, 1;
L_0x1e42770 .concat8 [ 1 1 0 0], L_0x1e42460, L_0x1e42860;
L_0x1e42970 .part L_0x1e430a0, 2, 1;
L_0x1e42ad0 .part L_0x1e430a0, 3, 1;
L_0x1e42cc0 .part L_0x1e42770, 0, 1;
L_0x1e42e70 .part L_0x1e42770, 1, 1;
S_0x1cb1950 .scope module, "sltGate" "slt" 4 142, 4 101 0, S_0x1ca52d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x1e3e910/d .functor XNOR 1, L_0x1da93a0, L_0x1da9500, C4<0>, C4<0>;
L_0x1e3e910 .delay 1 (20000,20000,20000) L_0x1e3e910/d;
L_0x1e3eb80/d .functor AND 1, L_0x1da93a0, L_0x1e3d850, C4<1>, C4<1>;
L_0x1e3eb80 .delay 1 (30000,30000,30000) L_0x1e3eb80/d;
L_0x1e3ebf0/d .functor AND 1, L_0x1e3e910, L_0x1da95a0, C4<1>, C4<1>;
L_0x1e3ebf0 .delay 1 (30000,30000,30000) L_0x1e3ebf0/d;
L_0x1e3ed50/d .functor OR 1, L_0x1e3ebf0, L_0x1e3eb80, C4<0>, C4<0>;
L_0x1e3ed50 .delay 1 (30000,30000,30000) L_0x1e3ed50/d;
v0x1cb1c00_0 .net "a", 0 0, L_0x1da93a0;  alias, 1 drivers
v0x1cb1cf0_0 .net "a_", 0 0, L_0x1e3d790;  alias, 1 drivers
v0x1cb1db0_0 .net "b", 0 0, L_0x1da9500;  alias, 1 drivers
v0x1cb1ea0_0 .net "b_", 0 0, L_0x1e3d850;  alias, 1 drivers
v0x1cb1f40_0 .net "carryin", 0 0, L_0x1da95a0;  alias, 1 drivers
v0x1cb2080_0 .net "eq", 0 0, L_0x1e3e910;  1 drivers
v0x1cb2120_0 .net "lt", 0 0, L_0x1e3eb80;  1 drivers
v0x1cb21e0_0 .net "out", 0 0, L_0x1e3ed50;  1 drivers
v0x1cb22a0_0 .net "w0", 0 0, L_0x1e3ebf0;  1 drivers
S_0x1cb24f0 .scope module, "sub" "fullAdder" 4 140, 4 85 0, S_0x1ca52d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1e3e6f0/d .functor OR 1, L_0x1e3e240, L_0x1cb3780, C4<0>, C4<0>;
L_0x1e3e6f0 .delay 1 (30000,30000,30000) L_0x1e3e6f0/d;
v0x1cb3310_0 .net "a", 0 0, L_0x1da93a0;  alias, 1 drivers
v0x1cb3460_0 .net "b", 0 0, L_0x1e3d850;  alias, 1 drivers
v0x1cb3520_0 .net "c1", 0 0, L_0x1e3e240;  1 drivers
v0x1cb35c0_0 .net "c2", 0 0, L_0x1cb3780;  1 drivers
v0x1cb3690_0 .net "carryin", 0 0, L_0x1da95a0;  alias, 1 drivers
v0x1cb3810_0 .net "carryout", 0 0, L_0x1e3e6f0;  1 drivers
v0x1cb38b0_0 .net "s1", 0 0, L_0x1e3e180;  1 drivers
v0x1cb3950_0 .net "sum", 0 0, L_0x1e3e3a0;  1 drivers
S_0x1cb2740 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1cb24f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1e3e180/d .functor XOR 1, L_0x1da93a0, L_0x1e3d850, C4<0>, C4<0>;
L_0x1e3e180 .delay 1 (30000,30000,30000) L_0x1e3e180/d;
L_0x1e3e240/d .functor AND 1, L_0x1da93a0, L_0x1e3d850, C4<1>, C4<1>;
L_0x1e3e240 .delay 1 (30000,30000,30000) L_0x1e3e240/d;
v0x1cb29a0_0 .net "a", 0 0, L_0x1da93a0;  alias, 1 drivers
v0x1cb2a60_0 .net "b", 0 0, L_0x1e3d850;  alias, 1 drivers
v0x1cb2b20_0 .net "carryout", 0 0, L_0x1e3e240;  alias, 1 drivers
v0x1cb2bf0_0 .net "sum", 0 0, L_0x1e3e180;  alias, 1 drivers
S_0x1cb2d20 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1cb24f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1e3e3a0/d .functor XOR 1, L_0x1e3e180, L_0x1da95a0, C4<0>, C4<0>;
L_0x1e3e3a0 .delay 1 (30000,30000,30000) L_0x1e3e3a0/d;
L_0x1cb3780/d .functor AND 1, L_0x1e3e180, L_0x1da95a0, C4<1>, C4<1>;
L_0x1cb3780 .delay 1 (30000,30000,30000) L_0x1cb3780/d;
v0x1cb2f80_0 .net "a", 0 0, L_0x1e3e180;  alias, 1 drivers
v0x1cb3050_0 .net "b", 0 0, L_0x1da95a0;  alias, 1 drivers
v0x1cb30f0_0 .net "carryout", 0 0, L_0x1cb3780;  alias, 1 drivers
v0x1cb31c0_0 .net "sum", 0 0, L_0x1e3e3a0;  alias, 1 drivers
S_0x1cb4d70 .scope generate, "genblk2" "genblk2" 3 45, 3 45 0, S_0x1ca5000;
 .timescale -9 -12;
L_0x7f72592db7b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f72592db800 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1da9440/d .functor OR 1, L_0x7f72592db7b8, L_0x7f72592db800, C4<0>, C4<0>;
L_0x1da9440 .delay 1 (30000,30000,30000) L_0x1da9440/d;
v0x1cb4f60_0 .net/2u *"_s0", 0 0, L_0x7f72592db7b8;  1 drivers
v0x1cb5040_0 .net/2u *"_s2", 0 0, L_0x7f72592db800;  1 drivers
S_0x1cb5120 .scope generate, "alu_slices[22]" "alu_slices[22]" 3 37, 3 37 0, S_0x1a570b0;
 .timescale -9 -12;
P_0x1cb5330 .param/l "i" 0 3 37, +C4<010110>;
S_0x1cb53f0 .scope module, "alu1_inst" "alu1" 3 38, 4 124 0, S_0x1cb5120;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x1e3d590/d .functor NOT 1, L_0x1e52ca0, C4<0>, C4<0>, C4<0>;
L_0x1e3d590 .delay 1 (10000,10000,10000) L_0x1e3d590/d;
L_0x1e49450/d .functor NOT 1, L_0x1e52e00, C4<0>, C4<0>, C4<0>;
L_0x1e49450 .delay 1 (10000,10000,10000) L_0x1e49450/d;
L_0x1e4a450/d .functor XOR 1, L_0x1e52ca0, L_0x1e52e00, C4<0>, C4<0>;
L_0x1e4a450 .delay 1 (30000,30000,30000) L_0x1e4a450/d;
L_0x7f72592db848 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f72592db890 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1e4ab00/d .functor OR 1, L_0x7f72592db848, L_0x7f72592db890, C4<0>, C4<0>;
L_0x1e4ab00 .delay 1 (30000,30000,30000) L_0x1e4ab00/d;
L_0x1e4ad00/d .functor AND 1, L_0x1e52ca0, L_0x1e52e00, C4<1>, C4<1>;
L_0x1e4ad00 .delay 1 (30000,30000,30000) L_0x1e4ad00/d;
L_0x1e4adc0/d .functor NAND 1, L_0x1e52ca0, L_0x1e52e00, C4<1>, C4<1>;
L_0x1e4adc0 .delay 1 (20000,20000,20000) L_0x1e4adc0/d;
L_0x1e4af20/d .functor XOR 1, L_0x1e52ca0, L_0x1e52e00, C4<0>, C4<0>;
L_0x1e4af20 .delay 1 (20000,20000,20000) L_0x1e4af20/d;
L_0x1e4b3d0/d .functor OR 1, L_0x1e52ca0, L_0x1e52e00, C4<0>, C4<0>;
L_0x1e4b3d0 .delay 1 (30000,30000,30000) L_0x1e4b3d0/d;
L_0x1e52ba0/d .functor NOT 1, L_0x1e4ed40, C4<0>, C4<0>, C4<0>;
L_0x1e52ba0 .delay 1 (10000,10000,10000) L_0x1e52ba0/d;
v0x1cc3b20_0 .net "A", 0 0, L_0x1e52ca0;  1 drivers
v0x1cc3be0_0 .net "A_", 0 0, L_0x1e3d590;  1 drivers
v0x1cc3ca0_0 .net "B", 0 0, L_0x1e52e00;  1 drivers
v0x1cc3d70_0 .net "B_", 0 0, L_0x1e49450;  1 drivers
v0x1cc3e10_0 .net *"_s12", 0 0, L_0x1e4ab00;  1 drivers
v0x1cc3f00_0 .net/2s *"_s14", 0 0, L_0x7f72592db848;  1 drivers
v0x1cc3fc0_0 .net/2s *"_s16", 0 0, L_0x7f72592db890;  1 drivers
v0x1cc40a0_0 .net *"_s18", 0 0, L_0x1e4ad00;  1 drivers
v0x1cc4180_0 .net *"_s20", 0 0, L_0x1e4adc0;  1 drivers
v0x1cc42f0_0 .net *"_s22", 0 0, L_0x1e4af20;  1 drivers
v0x1cc43d0_0 .net *"_s24", 0 0, L_0x1e4b3d0;  1 drivers
o0x7f72593287a8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x1cc44b0_0 name=_s30
o0x7f72593287d8 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0x1cc4590_0 name=_s32
v0x1cc4670_0 .net *"_s8", 0 0, L_0x1e4a450;  1 drivers
v0x1cc4750_0 .net "carryin", 0 0, L_0x1e49230;  1 drivers
v0x1cc47f0_0 .net "carryout", 0 0, L_0x1e52840;  1 drivers
v0x1cc4890_0 .net "carryouts", 7 0, L_0x1ec10d0;  1 drivers
v0x1cc4a40_0 .net "command", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1cc4ae0_0 .net "result", 0 0, L_0x1e4ed40;  1 drivers
v0x1cc4bd0_0 .net "results", 7 0, L_0x1e4b1a0;  1 drivers
v0x1cc4ce0_0 .net "zero", 0 0, L_0x1e52ba0;  1 drivers
LS_0x1e4b1a0_0_0 .concat8 [ 1 1 1 1], L_0x1e49970, L_0x1e49fa0, L_0x1e4a450, L_0x1e4ab00;
LS_0x1e4b1a0_0_4 .concat8 [ 1 1 1 1], L_0x1e4ad00, L_0x1e4adc0, L_0x1e4af20, L_0x1e4b3d0;
L_0x1e4b1a0 .concat8 [ 4 4 0 0], LS_0x1e4b1a0_0_0, LS_0x1e4b1a0_0_4;
LS_0x1ec10d0_0_0 .concat [ 1 1 1 1], L_0x1e49c20, L_0x1e4a2f0, o0x7f72593287a8, L_0x1e4a950;
LS_0x1ec10d0_0_4 .concat [ 4 0 0 0], o0x7f72593287d8;
L_0x1ec10d0 .concat [ 4 4 0 0], LS_0x1ec10d0_0_0, LS_0x1ec10d0_0_4;
S_0x1cb5670 .scope module, "adder" "fullAdder" 4 139, 4 85 0, S_0x1cb53f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1e49c20/d .functor OR 1, L_0x1e49700, L_0x1e49ac0, C4<0>, C4<0>;
L_0x1e49c20 .delay 1 (30000,30000,30000) L_0x1e49c20/d;
v0x1cb64a0_0 .net "a", 0 0, L_0x1e52ca0;  alias, 1 drivers
v0x1cb6560_0 .net "b", 0 0, L_0x1e52e00;  alias, 1 drivers
v0x1cb6630_0 .net "c1", 0 0, L_0x1e49700;  1 drivers
v0x1cb6730_0 .net "c2", 0 0, L_0x1e49ac0;  1 drivers
v0x1cb6800_0 .net "carryin", 0 0, L_0x1e49230;  alias, 1 drivers
v0x1cb68f0_0 .net "carryout", 0 0, L_0x1e49c20;  1 drivers
v0x1cb6990_0 .net "s1", 0 0, L_0x1e49640;  1 drivers
v0x1cb6a80_0 .net "sum", 0 0, L_0x1e49970;  1 drivers
S_0x1cb58e0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1cb5670;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1e49640/d .functor XOR 1, L_0x1e52ca0, L_0x1e52e00, C4<0>, C4<0>;
L_0x1e49640 .delay 1 (30000,30000,30000) L_0x1e49640/d;
L_0x1e49700/d .functor AND 1, L_0x1e52ca0, L_0x1e52e00, C4<1>, C4<1>;
L_0x1e49700 .delay 1 (30000,30000,30000) L_0x1e49700/d;
v0x1cb5b40_0 .net "a", 0 0, L_0x1e52ca0;  alias, 1 drivers
v0x1cb5c20_0 .net "b", 0 0, L_0x1e52e00;  alias, 1 drivers
v0x1cb5ce0_0 .net "carryout", 0 0, L_0x1e49700;  alias, 1 drivers
v0x1cb5d80_0 .net "sum", 0 0, L_0x1e49640;  alias, 1 drivers
S_0x1cb5ec0 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1cb5670;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1e49970/d .functor XOR 1, L_0x1e49640, L_0x1e49230, C4<0>, C4<0>;
L_0x1e49970 .delay 1 (30000,30000,30000) L_0x1e49970/d;
L_0x1e49ac0/d .functor AND 1, L_0x1e49640, L_0x1e49230, C4<1>, C4<1>;
L_0x1e49ac0 .delay 1 (30000,30000,30000) L_0x1e49ac0/d;
v0x1cb6120_0 .net "a", 0 0, L_0x1e49640;  alias, 1 drivers
v0x1cb61c0_0 .net "b", 0 0, L_0x1e49230;  alias, 1 drivers
v0x1cb6260_0 .net "carryout", 0 0, L_0x1e49ac0;  alias, 1 drivers
v0x1cb6330_0 .net "sum", 0 0, L_0x1e49970;  alias, 1 drivers
S_0x1cb6b50 .scope module, "cMux" "unaryMultiplexor" 4 149, 4 69 0, S_0x1cb53f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1cbbf40_0 .net "ands", 7 0, L_0x1e50840;  1 drivers
v0x1cbc050_0 .net "in", 7 0, L_0x1ec10d0;  alias, 1 drivers
v0x1cbc110_0 .net "out", 0 0, L_0x1e52840;  alias, 1 drivers
v0x1cbc1e0_0 .net "sel", 7 0, v0x1d6daa0_0;  alias, 1 drivers
S_0x1cb6d70 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x1cb6b50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x1cb94a0_0 .net "A", 7 0, L_0x1ec10d0;  alias, 1 drivers
v0x1cb95a0_0 .net "B", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1cb9660_0 .net *"_s0", 0 0, L_0x1e4f0a0;  1 drivers
v0x1cb9720_0 .net *"_s12", 0 0, L_0x1e4fa10;  1 drivers
v0x1cb9800_0 .net *"_s16", 0 0, L_0x1e4fdd0;  1 drivers
v0x1cb9930_0 .net *"_s20", 0 0, L_0x1e50110;  1 drivers
v0x1cb9a10_0 .net *"_s24", 0 0, L_0x1e50530;  1 drivers
v0x1cb9af0_0 .net *"_s28", 0 0, L_0x1e504c0;  1 drivers
v0x1cb9bd0_0 .net *"_s4", 0 0, L_0x1e4f3b0;  1 drivers
v0x1cb9d40_0 .net *"_s8", 0 0, L_0x1e4f700;  1 drivers
v0x1cb9e20_0 .net "out", 7 0, L_0x1e50840;  alias, 1 drivers
L_0x1e4f160 .part L_0x1ec10d0, 0, 1;
L_0x1e4f2c0 .part v0x1d6daa0_0, 0, 1;
L_0x1e4f470 .part L_0x1ec10d0, 1, 1;
L_0x1e4f660 .part v0x1d6daa0_0, 1, 1;
L_0x1e4f7c0 .part L_0x1ec10d0, 2, 1;
L_0x1e4f920 .part v0x1d6daa0_0, 2, 1;
L_0x1e4fb30 .part L_0x1ec10d0, 3, 1;
L_0x1e4fc90 .part v0x1d6daa0_0, 3, 1;
L_0x1e4fec0 .part L_0x1ec10d0, 4, 1;
L_0x1e50020 .part v0x1d6daa0_0, 4, 1;
L_0x1e501b0 .part L_0x1ec10d0, 5, 1;
L_0x1e50420 .part v0x1d6daa0_0, 5, 1;
L_0x1e505f0 .part L_0x1ec10d0, 6, 1;
L_0x1e50750 .part v0x1d6daa0_0, 6, 1;
LS_0x1e50840_0_0 .concat8 [ 1 1 1 1], L_0x1e4f0a0, L_0x1e4f3b0, L_0x1e4f700, L_0x1e4fa10;
LS_0x1e50840_0_4 .concat8 [ 1 1 1 1], L_0x1e4fdd0, L_0x1e50110, L_0x1e50530, L_0x1e504c0;
L_0x1e50840 .concat8 [ 4 4 0 0], LS_0x1e50840_0_0, LS_0x1e50840_0_4;
L_0x1e50c00 .part L_0x1ec10d0, 7, 1;
L_0x1e50df0 .part v0x1d6daa0_0, 7, 1;
S_0x1cb6fd0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x1cb6d70;
 .timescale -9 -12;
P_0x1cb71e0 .param/l "i" 0 4 54, +C4<00>;
L_0x1e4f0a0/d .functor AND 1, L_0x1e4f160, L_0x1e4f2c0, C4<1>, C4<1>;
L_0x1e4f0a0 .delay 1 (30000,30000,30000) L_0x1e4f0a0/d;
v0x1cb72c0_0 .net *"_s0", 0 0, L_0x1e4f160;  1 drivers
v0x1cb73a0_0 .net *"_s1", 0 0, L_0x1e4f2c0;  1 drivers
S_0x1cb7480 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x1cb6d70;
 .timescale -9 -12;
P_0x1cb7690 .param/l "i" 0 4 54, +C4<01>;
L_0x1e4f3b0/d .functor AND 1, L_0x1e4f470, L_0x1e4f660, C4<1>, C4<1>;
L_0x1e4f3b0 .delay 1 (30000,30000,30000) L_0x1e4f3b0/d;
v0x1cb7750_0 .net *"_s0", 0 0, L_0x1e4f470;  1 drivers
v0x1cb7830_0 .net *"_s1", 0 0, L_0x1e4f660;  1 drivers
S_0x1cb7910 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x1cb6d70;
 .timescale -9 -12;
P_0x1cb7b20 .param/l "i" 0 4 54, +C4<010>;
L_0x1e4f700/d .functor AND 1, L_0x1e4f7c0, L_0x1e4f920, C4<1>, C4<1>;
L_0x1e4f700 .delay 1 (30000,30000,30000) L_0x1e4f700/d;
v0x1cb7bc0_0 .net *"_s0", 0 0, L_0x1e4f7c0;  1 drivers
v0x1cb7ca0_0 .net *"_s1", 0 0, L_0x1e4f920;  1 drivers
S_0x1cb7d80 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x1cb6d70;
 .timescale -9 -12;
P_0x1cb7f90 .param/l "i" 0 4 54, +C4<011>;
L_0x1e4fa10/d .functor AND 1, L_0x1e4fb30, L_0x1e4fc90, C4<1>, C4<1>;
L_0x1e4fa10 .delay 1 (30000,30000,30000) L_0x1e4fa10/d;
v0x1cb8050_0 .net *"_s0", 0 0, L_0x1e4fb30;  1 drivers
v0x1cb8130_0 .net *"_s1", 0 0, L_0x1e4fc90;  1 drivers
S_0x1cb8210 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x1cb6d70;
 .timescale -9 -12;
P_0x1cb8470 .param/l "i" 0 4 54, +C4<0100>;
L_0x1e4fdd0/d .functor AND 1, L_0x1e4fec0, L_0x1e50020, C4<1>, C4<1>;
L_0x1e4fdd0 .delay 1 (30000,30000,30000) L_0x1e4fdd0/d;
v0x1cb8530_0 .net *"_s0", 0 0, L_0x1e4fec0;  1 drivers
v0x1cb8610_0 .net *"_s1", 0 0, L_0x1e50020;  1 drivers
S_0x1cb86f0 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x1cb6d70;
 .timescale -9 -12;
P_0x1cb8900 .param/l "i" 0 4 54, +C4<0101>;
L_0x1e50110/d .functor AND 1, L_0x1e501b0, L_0x1e50420, C4<1>, C4<1>;
L_0x1e50110 .delay 1 (30000,30000,30000) L_0x1e50110/d;
v0x1cb89c0_0 .net *"_s0", 0 0, L_0x1e501b0;  1 drivers
v0x1cb8aa0_0 .net *"_s1", 0 0, L_0x1e50420;  1 drivers
S_0x1cb8b80 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x1cb6d70;
 .timescale -9 -12;
P_0x1cb8d90 .param/l "i" 0 4 54, +C4<0110>;
L_0x1e50530/d .functor AND 1, L_0x1e505f0, L_0x1e50750, C4<1>, C4<1>;
L_0x1e50530 .delay 1 (30000,30000,30000) L_0x1e50530/d;
v0x1cb8e50_0 .net *"_s0", 0 0, L_0x1e505f0;  1 drivers
v0x1cb8f30_0 .net *"_s1", 0 0, L_0x1e50750;  1 drivers
S_0x1cb9010 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x1cb6d70;
 .timescale -9 -12;
P_0x1cb9220 .param/l "i" 0 4 54, +C4<0111>;
L_0x1e504c0/d .functor AND 1, L_0x1e50c00, L_0x1e50df0, C4<1>, C4<1>;
L_0x1e504c0 .delay 1 (30000,30000,30000) L_0x1e504c0/d;
v0x1cb92e0_0 .net *"_s0", 0 0, L_0x1e50c00;  1 drivers
v0x1cb93c0_0 .net *"_s1", 0 0, L_0x1e50df0;  1 drivers
S_0x1cb9f80 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x1cb6b50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1e52840/d .functor OR 1, L_0x1e52900, L_0x1e52ab0, C4<0>, C4<0>;
L_0x1e52840 .delay 1 (30000,30000,30000) L_0x1e52840/d;
v0x1cbbad0_0 .net *"_s10", 0 0, L_0x1e52900;  1 drivers
v0x1cbbbb0_0 .net *"_s12", 0 0, L_0x1e52ab0;  1 drivers
v0x1cbbc90_0 .net "in", 7 0, L_0x1e50840;  alias, 1 drivers
v0x1cbbd60_0 .net "ors", 1 0, L_0x1e52660;  1 drivers
v0x1cbbe20_0 .net "out", 0 0, L_0x1e52840;  alias, 1 drivers
L_0x1e51a30 .part L_0x1e50840, 0, 4;
L_0x1e52660 .concat8 [ 1 1 0 0], L_0x1e51720, L_0x1e52350;
L_0x1e527a0 .part L_0x1e50840, 4, 4;
L_0x1e52900 .part L_0x1e52660, 0, 1;
L_0x1e52ab0 .part L_0x1e52660, 1, 1;
S_0x1cba140 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1cb9f80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1e50ee0/d .functor OR 1, L_0x1e50fa0, L_0x1e51100, C4<0>, C4<0>;
L_0x1e50ee0 .delay 1 (30000,30000,30000) L_0x1e50ee0/d;
L_0x1e51330/d .functor OR 1, L_0x1e51440, L_0x1e515a0, C4<0>, C4<0>;
L_0x1e51330 .delay 1 (30000,30000,30000) L_0x1e51330/d;
L_0x1e51720/d .functor OR 1, L_0x1e51790, L_0x1e51940, C4<0>, C4<0>;
L_0x1e51720 .delay 1 (30000,30000,30000) L_0x1e51720/d;
v0x1cba390_0 .net *"_s0", 0 0, L_0x1e50ee0;  1 drivers
v0x1cba490_0 .net *"_s10", 0 0, L_0x1e51440;  1 drivers
v0x1cba570_0 .net *"_s12", 0 0, L_0x1e515a0;  1 drivers
v0x1cba630_0 .net *"_s14", 0 0, L_0x1e51790;  1 drivers
v0x1cba710_0 .net *"_s16", 0 0, L_0x1e51940;  1 drivers
v0x1cba840_0 .net *"_s3", 0 0, L_0x1e50fa0;  1 drivers
v0x1cba920_0 .net *"_s5", 0 0, L_0x1e51100;  1 drivers
v0x1cbaa00_0 .net *"_s6", 0 0, L_0x1e51330;  1 drivers
v0x1cbaae0_0 .net "in", 3 0, L_0x1e51a30;  1 drivers
v0x1cbac50_0 .net "ors", 1 0, L_0x1e51240;  1 drivers
v0x1cbad30_0 .net "out", 0 0, L_0x1e51720;  1 drivers
L_0x1e50fa0 .part L_0x1e51a30, 0, 1;
L_0x1e51100 .part L_0x1e51a30, 1, 1;
L_0x1e51240 .concat8 [ 1 1 0 0], L_0x1e50ee0, L_0x1e51330;
L_0x1e51440 .part L_0x1e51a30, 2, 1;
L_0x1e515a0 .part L_0x1e51a30, 3, 1;
L_0x1e51790 .part L_0x1e51240, 0, 1;
L_0x1e51940 .part L_0x1e51240, 1, 1;
S_0x1cbae50 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1cb9f80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1e51b60/d .functor OR 1, L_0x1e51bd0, L_0x1e51d30, C4<0>, C4<0>;
L_0x1e51b60 .delay 1 (30000,30000,30000) L_0x1e51b60/d;
L_0x1e51f60/d .functor OR 1, L_0x1e52070, L_0x1e521d0, C4<0>, C4<0>;
L_0x1e51f60 .delay 1 (30000,30000,30000) L_0x1e51f60/d;
L_0x1e52350/d .functor OR 1, L_0x1e523c0, L_0x1e52570, C4<0>, C4<0>;
L_0x1e52350 .delay 1 (30000,30000,30000) L_0x1e52350/d;
v0x1cbb010_0 .net *"_s0", 0 0, L_0x1e51b60;  1 drivers
v0x1cbb110_0 .net *"_s10", 0 0, L_0x1e52070;  1 drivers
v0x1cbb1f0_0 .net *"_s12", 0 0, L_0x1e521d0;  1 drivers
v0x1cbb2b0_0 .net *"_s14", 0 0, L_0x1e523c0;  1 drivers
v0x1cbb390_0 .net *"_s16", 0 0, L_0x1e52570;  1 drivers
v0x1cbb4c0_0 .net *"_s3", 0 0, L_0x1e51bd0;  1 drivers
v0x1cbb5a0_0 .net *"_s5", 0 0, L_0x1e51d30;  1 drivers
v0x1cbb680_0 .net *"_s6", 0 0, L_0x1e51f60;  1 drivers
v0x1cbb760_0 .net "in", 3 0, L_0x1e527a0;  1 drivers
v0x1cbb8d0_0 .net "ors", 1 0, L_0x1e51e70;  1 drivers
v0x1cbb9b0_0 .net "out", 0 0, L_0x1e52350;  1 drivers
L_0x1e51bd0 .part L_0x1e527a0, 0, 1;
L_0x1e51d30 .part L_0x1e527a0, 1, 1;
L_0x1e51e70 .concat8 [ 1 1 0 0], L_0x1e51b60, L_0x1e51f60;
L_0x1e52070 .part L_0x1e527a0, 2, 1;
L_0x1e521d0 .part L_0x1e527a0, 3, 1;
L_0x1e523c0 .part L_0x1e51e70, 0, 1;
L_0x1e52570 .part L_0x1e51e70, 1, 1;
S_0x1cbc2c0 .scope module, "resMux" "unaryMultiplexor" 4 148, 4 69 0, S_0x1cb53f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1cc16f0_0 .net "ands", 7 0, L_0x1e4cd40;  1 drivers
v0x1cc1800_0 .net "in", 7 0, L_0x1e4b1a0;  alias, 1 drivers
v0x1cc18c0_0 .net "out", 0 0, L_0x1e4ed40;  alias, 1 drivers
v0x1cc1990_0 .net "sel", 7 0, v0x1d6daa0_0;  alias, 1 drivers
S_0x1cbc510 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x1cbc2c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x1cbec50_0 .net "A", 7 0, L_0x1e4b1a0;  alias, 1 drivers
v0x1cbed50_0 .net "B", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1cbee10_0 .net *"_s0", 0 0, L_0x1e4b530;  1 drivers
v0x1cbeed0_0 .net *"_s12", 0 0, L_0x1e4bef0;  1 drivers
v0x1cbefb0_0 .net *"_s16", 0 0, L_0x1e4c250;  1 drivers
v0x1cbf0e0_0 .net *"_s20", 0 0, L_0x1e4c680;  1 drivers
v0x1cbf1c0_0 .net *"_s24", 0 0, L_0x1e4c9b0;  1 drivers
v0x1cbf2a0_0 .net *"_s28", 0 0, L_0x1e4c940;  1 drivers
v0x1cbf380_0 .net *"_s4", 0 0, L_0x1e4b8d0;  1 drivers
v0x1cbf4f0_0 .net *"_s8", 0 0, L_0x1e4bbe0;  1 drivers
v0x1cbf5d0_0 .net "out", 7 0, L_0x1e4cd40;  alias, 1 drivers
L_0x1e4b640 .part L_0x1e4b1a0, 0, 1;
L_0x1e4b830 .part v0x1d6daa0_0, 0, 1;
L_0x1e4b990 .part L_0x1e4b1a0, 1, 1;
L_0x1e4baf0 .part v0x1d6daa0_0, 1, 1;
L_0x1e4bca0 .part L_0x1e4b1a0, 2, 1;
L_0x1e4be00 .part v0x1d6daa0_0, 2, 1;
L_0x1e4bfb0 .part L_0x1e4b1a0, 3, 1;
L_0x1e4c110 .part v0x1d6daa0_0, 3, 1;
L_0x1e4c310 .part L_0x1e4b1a0, 4, 1;
L_0x1e4c580 .part v0x1d6daa0_0, 4, 1;
L_0x1e4c6f0 .part L_0x1e4b1a0, 5, 1;
L_0x1e4c850 .part v0x1d6daa0_0, 5, 1;
L_0x1e4ca70 .part L_0x1e4b1a0, 6, 1;
L_0x1e4cbd0 .part v0x1d6daa0_0, 6, 1;
LS_0x1e4cd40_0_0 .concat8 [ 1 1 1 1], L_0x1e4b530, L_0x1e4b8d0, L_0x1e4bbe0, L_0x1e4bef0;
LS_0x1e4cd40_0_4 .concat8 [ 1 1 1 1], L_0x1e4c250, L_0x1e4c680, L_0x1e4c9b0, L_0x1e4c940;
L_0x1e4cd40 .concat8 [ 4 4 0 0], LS_0x1e4cd40_0_0, LS_0x1e4cd40_0_4;
L_0x1e4d100 .part L_0x1e4b1a0, 7, 1;
L_0x1e4d2f0 .part v0x1d6daa0_0, 7, 1;
S_0x1cbc750 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x1cbc510;
 .timescale -9 -12;
P_0x1cbc960 .param/l "i" 0 4 54, +C4<00>;
L_0x1e4b530/d .functor AND 1, L_0x1e4b640, L_0x1e4b830, C4<1>, C4<1>;
L_0x1e4b530 .delay 1 (30000,30000,30000) L_0x1e4b530/d;
v0x1cbca40_0 .net *"_s0", 0 0, L_0x1e4b640;  1 drivers
v0x1cbcb20_0 .net *"_s1", 0 0, L_0x1e4b830;  1 drivers
S_0x1cbcc00 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x1cbc510;
 .timescale -9 -12;
P_0x1cbce10 .param/l "i" 0 4 54, +C4<01>;
L_0x1e4b8d0/d .functor AND 1, L_0x1e4b990, L_0x1e4baf0, C4<1>, C4<1>;
L_0x1e4b8d0 .delay 1 (30000,30000,30000) L_0x1e4b8d0/d;
v0x1cbced0_0 .net *"_s0", 0 0, L_0x1e4b990;  1 drivers
v0x1cbcfb0_0 .net *"_s1", 0 0, L_0x1e4baf0;  1 drivers
S_0x1cbd090 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x1cbc510;
 .timescale -9 -12;
P_0x1cbd2d0 .param/l "i" 0 4 54, +C4<010>;
L_0x1e4bbe0/d .functor AND 1, L_0x1e4bca0, L_0x1e4be00, C4<1>, C4<1>;
L_0x1e4bbe0 .delay 1 (30000,30000,30000) L_0x1e4bbe0/d;
v0x1cbd370_0 .net *"_s0", 0 0, L_0x1e4bca0;  1 drivers
v0x1cbd450_0 .net *"_s1", 0 0, L_0x1e4be00;  1 drivers
S_0x1cbd530 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x1cbc510;
 .timescale -9 -12;
P_0x1cbd740 .param/l "i" 0 4 54, +C4<011>;
L_0x1e4bef0/d .functor AND 1, L_0x1e4bfb0, L_0x1e4c110, C4<1>, C4<1>;
L_0x1e4bef0 .delay 1 (30000,30000,30000) L_0x1e4bef0/d;
v0x1cbd800_0 .net *"_s0", 0 0, L_0x1e4bfb0;  1 drivers
v0x1cbd8e0_0 .net *"_s1", 0 0, L_0x1e4c110;  1 drivers
S_0x1cbd9c0 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x1cbc510;
 .timescale -9 -12;
P_0x1cbdc20 .param/l "i" 0 4 54, +C4<0100>;
L_0x1e4c250/d .functor AND 1, L_0x1e4c310, L_0x1e4c580, C4<1>, C4<1>;
L_0x1e4c250 .delay 1 (30000,30000,30000) L_0x1e4c250/d;
v0x1cbdce0_0 .net *"_s0", 0 0, L_0x1e4c310;  1 drivers
v0x1cbddc0_0 .net *"_s1", 0 0, L_0x1e4c580;  1 drivers
S_0x1cbdea0 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x1cbc510;
 .timescale -9 -12;
P_0x1cbe0b0 .param/l "i" 0 4 54, +C4<0101>;
L_0x1e4c680/d .functor AND 1, L_0x1e4c6f0, L_0x1e4c850, C4<1>, C4<1>;
L_0x1e4c680 .delay 1 (30000,30000,30000) L_0x1e4c680/d;
v0x1cbe170_0 .net *"_s0", 0 0, L_0x1e4c6f0;  1 drivers
v0x1cbe250_0 .net *"_s1", 0 0, L_0x1e4c850;  1 drivers
S_0x1cbe330 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x1cbc510;
 .timescale -9 -12;
P_0x1cbe540 .param/l "i" 0 4 54, +C4<0110>;
L_0x1e4c9b0/d .functor AND 1, L_0x1e4ca70, L_0x1e4cbd0, C4<1>, C4<1>;
L_0x1e4c9b0 .delay 1 (30000,30000,30000) L_0x1e4c9b0/d;
v0x1cbe600_0 .net *"_s0", 0 0, L_0x1e4ca70;  1 drivers
v0x1cbe6e0_0 .net *"_s1", 0 0, L_0x1e4cbd0;  1 drivers
S_0x1cbe7c0 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x1cbc510;
 .timescale -9 -12;
P_0x1cbe9d0 .param/l "i" 0 4 54, +C4<0111>;
L_0x1e4c940/d .functor AND 1, L_0x1e4d100, L_0x1e4d2f0, C4<1>, C4<1>;
L_0x1e4c940 .delay 1 (30000,30000,30000) L_0x1e4c940/d;
v0x1cbea90_0 .net *"_s0", 0 0, L_0x1e4d100;  1 drivers
v0x1cbeb70_0 .net *"_s1", 0 0, L_0x1e4d2f0;  1 drivers
S_0x1cbf730 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x1cbc2c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1e4ed40/d .functor OR 1, L_0x1e4ee00, L_0x1e4efb0, C4<0>, C4<0>;
L_0x1e4ed40 .delay 1 (30000,30000,30000) L_0x1e4ed40/d;
v0x1cc1280_0 .net *"_s10", 0 0, L_0x1e4ee00;  1 drivers
v0x1cc1360_0 .net *"_s12", 0 0, L_0x1e4efb0;  1 drivers
v0x1cc1440_0 .net "in", 7 0, L_0x1e4cd40;  alias, 1 drivers
v0x1cc1510_0 .net "ors", 1 0, L_0x1e4eb60;  1 drivers
v0x1cc15d0_0 .net "out", 0 0, L_0x1e4ed40;  alias, 1 drivers
L_0x1e4df30 .part L_0x1e4cd40, 0, 4;
L_0x1e4eb60 .concat8 [ 1 1 0 0], L_0x1e4dc20, L_0x1e4e850;
L_0x1e4eca0 .part L_0x1e4cd40, 4, 4;
L_0x1e4ee00 .part L_0x1e4eb60, 0, 1;
L_0x1e4efb0 .part L_0x1e4eb60, 1, 1;
S_0x1cbf8f0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1cbf730;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1e4d3e0/d .functor OR 1, L_0x1e4d4a0, L_0x1e4d600, C4<0>, C4<0>;
L_0x1e4d3e0 .delay 1 (30000,30000,30000) L_0x1e4d3e0/d;
L_0x1e4d830/d .functor OR 1, L_0x1e4d940, L_0x1e4daa0, C4<0>, C4<0>;
L_0x1e4d830 .delay 1 (30000,30000,30000) L_0x1e4d830/d;
L_0x1e4dc20/d .functor OR 1, L_0x1e4dc90, L_0x1e4de40, C4<0>, C4<0>;
L_0x1e4dc20 .delay 1 (30000,30000,30000) L_0x1e4dc20/d;
v0x1cbfb40_0 .net *"_s0", 0 0, L_0x1e4d3e0;  1 drivers
v0x1cbfc40_0 .net *"_s10", 0 0, L_0x1e4d940;  1 drivers
v0x1cbfd20_0 .net *"_s12", 0 0, L_0x1e4daa0;  1 drivers
v0x1cbfde0_0 .net *"_s14", 0 0, L_0x1e4dc90;  1 drivers
v0x1cbfec0_0 .net *"_s16", 0 0, L_0x1e4de40;  1 drivers
v0x1cbfff0_0 .net *"_s3", 0 0, L_0x1e4d4a0;  1 drivers
v0x1cc00d0_0 .net *"_s5", 0 0, L_0x1e4d600;  1 drivers
v0x1cc01b0_0 .net *"_s6", 0 0, L_0x1e4d830;  1 drivers
v0x1cc0290_0 .net "in", 3 0, L_0x1e4df30;  1 drivers
v0x1cc0400_0 .net "ors", 1 0, L_0x1e4d740;  1 drivers
v0x1cc04e0_0 .net "out", 0 0, L_0x1e4dc20;  1 drivers
L_0x1e4d4a0 .part L_0x1e4df30, 0, 1;
L_0x1e4d600 .part L_0x1e4df30, 1, 1;
L_0x1e4d740 .concat8 [ 1 1 0 0], L_0x1e4d3e0, L_0x1e4d830;
L_0x1e4d940 .part L_0x1e4df30, 2, 1;
L_0x1e4daa0 .part L_0x1e4df30, 3, 1;
L_0x1e4dc90 .part L_0x1e4d740, 0, 1;
L_0x1e4de40 .part L_0x1e4d740, 1, 1;
S_0x1cc0600 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1cbf730;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1e4e060/d .functor OR 1, L_0x1e4e0d0, L_0x1e4e230, C4<0>, C4<0>;
L_0x1e4e060 .delay 1 (30000,30000,30000) L_0x1e4e060/d;
L_0x1e4e460/d .functor OR 1, L_0x1e4e570, L_0x1e4e6d0, C4<0>, C4<0>;
L_0x1e4e460 .delay 1 (30000,30000,30000) L_0x1e4e460/d;
L_0x1e4e850/d .functor OR 1, L_0x1e4e8c0, L_0x1e4ea70, C4<0>, C4<0>;
L_0x1e4e850 .delay 1 (30000,30000,30000) L_0x1e4e850/d;
v0x1cc07c0_0 .net *"_s0", 0 0, L_0x1e4e060;  1 drivers
v0x1cc08c0_0 .net *"_s10", 0 0, L_0x1e4e570;  1 drivers
v0x1cc09a0_0 .net *"_s12", 0 0, L_0x1e4e6d0;  1 drivers
v0x1cc0a60_0 .net *"_s14", 0 0, L_0x1e4e8c0;  1 drivers
v0x1cc0b40_0 .net *"_s16", 0 0, L_0x1e4ea70;  1 drivers
v0x1cc0c70_0 .net *"_s3", 0 0, L_0x1e4e0d0;  1 drivers
v0x1cc0d50_0 .net *"_s5", 0 0, L_0x1e4e230;  1 drivers
v0x1cc0e30_0 .net *"_s6", 0 0, L_0x1e4e460;  1 drivers
v0x1cc0f10_0 .net "in", 3 0, L_0x1e4eca0;  1 drivers
v0x1cc1080_0 .net "ors", 1 0, L_0x1e4e370;  1 drivers
v0x1cc1160_0 .net "out", 0 0, L_0x1e4e850;  1 drivers
L_0x1e4e0d0 .part L_0x1e4eca0, 0, 1;
L_0x1e4e230 .part L_0x1e4eca0, 1, 1;
L_0x1e4e370 .concat8 [ 1 1 0 0], L_0x1e4e060, L_0x1e4e460;
L_0x1e4e570 .part L_0x1e4eca0, 2, 1;
L_0x1e4e6d0 .part L_0x1e4eca0, 3, 1;
L_0x1e4e8c0 .part L_0x1e4e370, 0, 1;
L_0x1e4ea70 .part L_0x1e4e370, 1, 1;
S_0x1cc1a70 .scope module, "sltGate" "slt" 4 142, 4 101 0, S_0x1cb53f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x1e4a510/d .functor XNOR 1, L_0x1e52ca0, L_0x1e52e00, C4<0>, C4<0>;
L_0x1e4a510 .delay 1 (20000,20000,20000) L_0x1e4a510/d;
L_0x1e4a780/d .functor AND 1, L_0x1e52ca0, L_0x1e49450, C4<1>, C4<1>;
L_0x1e4a780 .delay 1 (30000,30000,30000) L_0x1e4a780/d;
L_0x1e4a7f0/d .functor AND 1, L_0x1e4a510, L_0x1e49230, C4<1>, C4<1>;
L_0x1e4a7f0 .delay 1 (30000,30000,30000) L_0x1e4a7f0/d;
L_0x1e4a950/d .functor OR 1, L_0x1e4a7f0, L_0x1e4a780, C4<0>, C4<0>;
L_0x1e4a950 .delay 1 (30000,30000,30000) L_0x1e4a950/d;
v0x1cc1d20_0 .net "a", 0 0, L_0x1e52ca0;  alias, 1 drivers
v0x1cc1e10_0 .net "a_", 0 0, L_0x1e3d590;  alias, 1 drivers
v0x1cc1ed0_0 .net "b", 0 0, L_0x1e52e00;  alias, 1 drivers
v0x1cc1fc0_0 .net "b_", 0 0, L_0x1e49450;  alias, 1 drivers
v0x1cc2060_0 .net "carryin", 0 0, L_0x1e49230;  alias, 1 drivers
v0x1cc21a0_0 .net "eq", 0 0, L_0x1e4a510;  1 drivers
v0x1cc2260_0 .net "lt", 0 0, L_0x1e4a780;  1 drivers
v0x1cc2320_0 .net "out", 0 0, L_0x1e4a950;  1 drivers
v0x1cc23e0_0 .net "w0", 0 0, L_0x1e4a7f0;  1 drivers
S_0x1cc2630 .scope module, "sub" "fullAdder" 4 140, 4 85 0, S_0x1cb53f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1e4a2f0/d .functor OR 1, L_0x1e49e40, L_0x1cc3890, C4<0>, C4<0>;
L_0x1e4a2f0 .delay 1 (30000,30000,30000) L_0x1e4a2f0/d;
v0x1cc3420_0 .net "a", 0 0, L_0x1e52ca0;  alias, 1 drivers
v0x1cc3570_0 .net "b", 0 0, L_0x1e49450;  alias, 1 drivers
v0x1cc3630_0 .net "c1", 0 0, L_0x1e49e40;  1 drivers
v0x1cc36d0_0 .net "c2", 0 0, L_0x1cc3890;  1 drivers
v0x1cc37a0_0 .net "carryin", 0 0, L_0x1e49230;  alias, 1 drivers
v0x1cc3920_0 .net "carryout", 0 0, L_0x1e4a2f0;  1 drivers
v0x1cc39c0_0 .net "s1", 0 0, L_0x1e49d80;  1 drivers
v0x1cc3a60_0 .net "sum", 0 0, L_0x1e49fa0;  1 drivers
S_0x1cc2880 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1cc2630;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1e49d80/d .functor XOR 1, L_0x1e52ca0, L_0x1e49450, C4<0>, C4<0>;
L_0x1e49d80 .delay 1 (30000,30000,30000) L_0x1e49d80/d;
L_0x1e49e40/d .functor AND 1, L_0x1e52ca0, L_0x1e49450, C4<1>, C4<1>;
L_0x1e49e40 .delay 1 (30000,30000,30000) L_0x1e49e40/d;
v0x1cc2ae0_0 .net "a", 0 0, L_0x1e52ca0;  alias, 1 drivers
v0x1cc2ba0_0 .net "b", 0 0, L_0x1e49450;  alias, 1 drivers
v0x1cc2c60_0 .net "carryout", 0 0, L_0x1e49e40;  alias, 1 drivers
v0x1cc2d00_0 .net "sum", 0 0, L_0x1e49d80;  alias, 1 drivers
S_0x1cc2e30 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1cc2630;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1e49fa0/d .functor XOR 1, L_0x1e49d80, L_0x1e49230, C4<0>, C4<0>;
L_0x1e49fa0 .delay 1 (30000,30000,30000) L_0x1e49fa0/d;
L_0x1cc3890/d .functor AND 1, L_0x1e49d80, L_0x1e49230, C4<1>, C4<1>;
L_0x1cc3890 .delay 1 (30000,30000,30000) L_0x1cc3890/d;
v0x1cc3090_0 .net "a", 0 0, L_0x1e49d80;  alias, 1 drivers
v0x1cc3160_0 .net "b", 0 0, L_0x1e49230;  alias, 1 drivers
v0x1cc3200_0 .net "carryout", 0 0, L_0x1cc3890;  alias, 1 drivers
v0x1cc32d0_0 .net "sum", 0 0, L_0x1e49fa0;  alias, 1 drivers
S_0x1cc4e80 .scope generate, "genblk2" "genblk2" 3 45, 3 45 0, S_0x1cb5120;
 .timescale -9 -12;
L_0x7f72592db8d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f72592db920 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1e52d40/d .functor OR 1, L_0x7f72592db8d8, L_0x7f72592db920, C4<0>, C4<0>;
L_0x1e52d40 .delay 1 (30000,30000,30000) L_0x1e52d40/d;
v0x1cc5070_0 .net/2u *"_s0", 0 0, L_0x7f72592db8d8;  1 drivers
v0x1cc5150_0 .net/2u *"_s2", 0 0, L_0x7f72592db920;  1 drivers
S_0x1cc5230 .scope generate, "alu_slices[23]" "alu_slices[23]" 3 37, 3 37 0, S_0x1a570b0;
 .timescale -9 -12;
P_0x1cc5440 .param/l "i" 0 3 37, +C4<010111>;
S_0x1cc5500 .scope module, "alu1_inst" "alu1" 3 38, 4 124 0, S_0x1cc5230;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x1e493c0/d .functor NOT 1, L_0x1e5c800, C4<0>, C4<0>, C4<0>;
L_0x1e493c0 .delay 1 (10000,10000,10000) L_0x1e493c0/d;
L_0x1e531c0/d .functor NOT 1, L_0x1e52ea0, C4<0>, C4<0>, C4<0>;
L_0x1e531c0 .delay 1 (10000,10000,10000) L_0x1e531c0/d;
L_0x1e54210/d .functor XOR 1, L_0x1e5c800, L_0x1e52ea0, C4<0>, C4<0>;
L_0x1e54210 .delay 1 (30000,30000,30000) L_0x1e54210/d;
L_0x7f72592db968 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f72592db9b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1e548c0/d .functor OR 1, L_0x7f72592db968, L_0x7f72592db9b0, C4<0>, C4<0>;
L_0x1e548c0 .delay 1 (30000,30000,30000) L_0x1e548c0/d;
L_0x1e54ac0/d .functor AND 1, L_0x1e5c800, L_0x1e52ea0, C4<1>, C4<1>;
L_0x1e54ac0 .delay 1 (30000,30000,30000) L_0x1e54ac0/d;
L_0x1e54b80/d .functor NAND 1, L_0x1e5c800, L_0x1e52ea0, C4<1>, C4<1>;
L_0x1e54b80 .delay 1 (20000,20000,20000) L_0x1e54b80/d;
L_0x1e54ce0/d .functor XOR 1, L_0x1e5c800, L_0x1e52ea0, C4<0>, C4<0>;
L_0x1e54ce0 .delay 1 (20000,20000,20000) L_0x1e54ce0/d;
L_0x1e55190/d .functor OR 1, L_0x1e5c800, L_0x1e52ea0, C4<0>, C4<0>;
L_0x1e55190 .delay 1 (30000,30000,30000) L_0x1e55190/d;
L_0x1e5c700/d .functor NOT 1, L_0x1e58a20, C4<0>, C4<0>, C4<0>;
L_0x1e5c700 .delay 1 (10000,10000,10000) L_0x1e5c700/d;
v0x1cd3c40_0 .net "A", 0 0, L_0x1e5c800;  1 drivers
v0x1cd3d00_0 .net "A_", 0 0, L_0x1e493c0;  1 drivers
v0x1cd3dc0_0 .net "B", 0 0, L_0x1e52ea0;  1 drivers
v0x1cd3e90_0 .net "B_", 0 0, L_0x1e531c0;  1 drivers
v0x1cd3f30_0 .net *"_s12", 0 0, L_0x1e548c0;  1 drivers
v0x1cd4020_0 .net/2s *"_s14", 0 0, L_0x7f72592db968;  1 drivers
v0x1cd40e0_0 .net/2s *"_s16", 0 0, L_0x7f72592db9b0;  1 drivers
v0x1cd41c0_0 .net *"_s18", 0 0, L_0x1e54ac0;  1 drivers
v0x1cd42a0_0 .net *"_s20", 0 0, L_0x1e54b80;  1 drivers
v0x1cd4410_0 .net *"_s22", 0 0, L_0x1e54ce0;  1 drivers
v0x1cd44f0_0 .net *"_s24", 0 0, L_0x1e55190;  1 drivers
o0x7f725932acf8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x1cd45d0_0 name=_s30
o0x7f725932ad28 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0x1cd46b0_0 name=_s32
v0x1cd4790_0 .net *"_s8", 0 0, L_0x1e54210;  1 drivers
v0x1cd4870_0 .net "carryin", 0 0, L_0x1e52f40;  1 drivers
v0x1cd4910_0 .net "carryout", 0 0, L_0x1e5c3a0;  1 drivers
v0x1cd49b0_0 .net "carryouts", 7 0, L_0x1ec12a0;  1 drivers
v0x1cd4b60_0 .net "command", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1cd4c00_0 .net "result", 0 0, L_0x1e58a20;  1 drivers
v0x1cd4cf0_0 .net "results", 7 0, L_0x1e54f60;  1 drivers
v0x1cd4e00_0 .net "zero", 0 0, L_0x1e5c700;  1 drivers
LS_0x1e54f60_0_0 .concat8 [ 1 1 1 1], L_0x1e536e0, L_0x1e53d10, L_0x1e54210, L_0x1e548c0;
LS_0x1e54f60_0_4 .concat8 [ 1 1 1 1], L_0x1e54ac0, L_0x1e54b80, L_0x1e54ce0, L_0x1e55190;
L_0x1e54f60 .concat8 [ 4 4 0 0], LS_0x1e54f60_0_0, LS_0x1e54f60_0_4;
LS_0x1ec12a0_0_0 .concat [ 1 1 1 1], L_0x1e53990, L_0x1e540b0, o0x7f725932acf8, L_0x1e54710;
LS_0x1ec12a0_0_4 .concat [ 4 0 0 0], o0x7f725932ad28;
L_0x1ec12a0 .concat [ 4 4 0 0], LS_0x1ec12a0_0_0, LS_0x1ec12a0_0_4;
S_0x1cc5780 .scope module, "adder" "fullAdder" 4 139, 4 85 0, S_0x1cc5500;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1e53990/d .functor OR 1, L_0x1e53470, L_0x1e53830, C4<0>, C4<0>;
L_0x1e53990 .delay 1 (30000,30000,30000) L_0x1e53990/d;
v0x1cc65b0_0 .net "a", 0 0, L_0x1e5c800;  alias, 1 drivers
v0x1cc6670_0 .net "b", 0 0, L_0x1e52ea0;  alias, 1 drivers
v0x1cc6740_0 .net "c1", 0 0, L_0x1e53470;  1 drivers
v0x1cc6840_0 .net "c2", 0 0, L_0x1e53830;  1 drivers
v0x1cc6910_0 .net "carryin", 0 0, L_0x1e52f40;  alias, 1 drivers
v0x1cc6a00_0 .net "carryout", 0 0, L_0x1e53990;  1 drivers
v0x1cc6aa0_0 .net "s1", 0 0, L_0x1e533b0;  1 drivers
v0x1cc6b90_0 .net "sum", 0 0, L_0x1e536e0;  1 drivers
S_0x1cc59f0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1cc5780;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1e533b0/d .functor XOR 1, L_0x1e5c800, L_0x1e52ea0, C4<0>, C4<0>;
L_0x1e533b0 .delay 1 (30000,30000,30000) L_0x1e533b0/d;
L_0x1e53470/d .functor AND 1, L_0x1e5c800, L_0x1e52ea0, C4<1>, C4<1>;
L_0x1e53470 .delay 1 (30000,30000,30000) L_0x1e53470/d;
v0x1cc5c50_0 .net "a", 0 0, L_0x1e5c800;  alias, 1 drivers
v0x1cc5d30_0 .net "b", 0 0, L_0x1e52ea0;  alias, 1 drivers
v0x1cc5df0_0 .net "carryout", 0 0, L_0x1e53470;  alias, 1 drivers
v0x1cc5e90_0 .net "sum", 0 0, L_0x1e533b0;  alias, 1 drivers
S_0x1cc5fd0 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1cc5780;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1e536e0/d .functor XOR 1, L_0x1e533b0, L_0x1e52f40, C4<0>, C4<0>;
L_0x1e536e0 .delay 1 (30000,30000,30000) L_0x1e536e0/d;
L_0x1e53830/d .functor AND 1, L_0x1e533b0, L_0x1e52f40, C4<1>, C4<1>;
L_0x1e53830 .delay 1 (30000,30000,30000) L_0x1e53830/d;
v0x1cc6230_0 .net "a", 0 0, L_0x1e533b0;  alias, 1 drivers
v0x1cc62d0_0 .net "b", 0 0, L_0x1e52f40;  alias, 1 drivers
v0x1cc6370_0 .net "carryout", 0 0, L_0x1e53830;  alias, 1 drivers
v0x1cc6440_0 .net "sum", 0 0, L_0x1e536e0;  alias, 1 drivers
S_0x1cc6c60 .scope module, "cMux" "unaryMultiplexor" 4 149, 4 69 0, S_0x1cc5500;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1ccc050_0 .net "ands", 7 0, L_0x1e5a460;  1 drivers
v0x1ccc160_0 .net "in", 7 0, L_0x1ec12a0;  alias, 1 drivers
v0x1ccc220_0 .net "out", 0 0, L_0x1e5c3a0;  alias, 1 drivers
v0x1ccc2f0_0 .net "sel", 7 0, v0x1d6daa0_0;  alias, 1 drivers
S_0x1cc6e80 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x1cc6c60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x1cc95b0_0 .net "A", 7 0, L_0x1ec12a0;  alias, 1 drivers
v0x1cc96b0_0 .net "B", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1cc9770_0 .net *"_s0", 0 0, L_0x1e58d80;  1 drivers
v0x1cc9830_0 .net *"_s12", 0 0, L_0x1e596f0;  1 drivers
v0x1cc9910_0 .net *"_s16", 0 0, L_0x1e59a50;  1 drivers
v0x1cc9a40_0 .net *"_s20", 0 0, L_0x1e59d60;  1 drivers
v0x1cc9b20_0 .net *"_s24", 0 0, L_0x1e5a150;  1 drivers
v0x1cc9c00_0 .net *"_s28", 0 0, L_0x1e5a0e0;  1 drivers
v0x1cc9ce0_0 .net *"_s4", 0 0, L_0x1e59090;  1 drivers
v0x1cc9e50_0 .net *"_s8", 0 0, L_0x1e593e0;  1 drivers
v0x1cc9f30_0 .net "out", 7 0, L_0x1e5a460;  alias, 1 drivers
L_0x1e58e40 .part L_0x1ec12a0, 0, 1;
L_0x1e58fa0 .part v0x1d6daa0_0, 0, 1;
L_0x1e59150 .part L_0x1ec12a0, 1, 1;
L_0x1e59340 .part v0x1d6daa0_0, 1, 1;
L_0x1e594a0 .part L_0x1ec12a0, 2, 1;
L_0x1e59600 .part v0x1d6daa0_0, 2, 1;
L_0x1e597b0 .part L_0x1ec12a0, 3, 1;
L_0x1e59910 .part v0x1d6daa0_0, 3, 1;
L_0x1e59b10 .part L_0x1ec12a0, 4, 1;
L_0x1e59c70 .part v0x1d6daa0_0, 4, 1;
L_0x1e59dd0 .part L_0x1ec12a0, 5, 1;
L_0x1e5a040 .part v0x1d6daa0_0, 5, 1;
L_0x1e5a210 .part L_0x1ec12a0, 6, 1;
L_0x1e5a370 .part v0x1d6daa0_0, 6, 1;
LS_0x1e5a460_0_0 .concat8 [ 1 1 1 1], L_0x1e58d80, L_0x1e59090, L_0x1e593e0, L_0x1e596f0;
LS_0x1e5a460_0_4 .concat8 [ 1 1 1 1], L_0x1e59a50, L_0x1e59d60, L_0x1e5a150, L_0x1e5a0e0;
L_0x1e5a460 .concat8 [ 4 4 0 0], LS_0x1e5a460_0_0, LS_0x1e5a460_0_4;
L_0x1e5a820 .part L_0x1ec12a0, 7, 1;
L_0x1e5aa10 .part v0x1d6daa0_0, 7, 1;
S_0x1cc70e0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x1cc6e80;
 .timescale -9 -12;
P_0x1cc72f0 .param/l "i" 0 4 54, +C4<00>;
L_0x1e58d80/d .functor AND 1, L_0x1e58e40, L_0x1e58fa0, C4<1>, C4<1>;
L_0x1e58d80 .delay 1 (30000,30000,30000) L_0x1e58d80/d;
v0x1cc73d0_0 .net *"_s0", 0 0, L_0x1e58e40;  1 drivers
v0x1cc74b0_0 .net *"_s1", 0 0, L_0x1e58fa0;  1 drivers
S_0x1cc7590 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x1cc6e80;
 .timescale -9 -12;
P_0x1cc77a0 .param/l "i" 0 4 54, +C4<01>;
L_0x1e59090/d .functor AND 1, L_0x1e59150, L_0x1e59340, C4<1>, C4<1>;
L_0x1e59090 .delay 1 (30000,30000,30000) L_0x1e59090/d;
v0x1cc7860_0 .net *"_s0", 0 0, L_0x1e59150;  1 drivers
v0x1cc7940_0 .net *"_s1", 0 0, L_0x1e59340;  1 drivers
S_0x1cc7a20 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x1cc6e80;
 .timescale -9 -12;
P_0x1cc7c30 .param/l "i" 0 4 54, +C4<010>;
L_0x1e593e0/d .functor AND 1, L_0x1e594a0, L_0x1e59600, C4<1>, C4<1>;
L_0x1e593e0 .delay 1 (30000,30000,30000) L_0x1e593e0/d;
v0x1cc7cd0_0 .net *"_s0", 0 0, L_0x1e594a0;  1 drivers
v0x1cc7db0_0 .net *"_s1", 0 0, L_0x1e59600;  1 drivers
S_0x1cc7e90 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x1cc6e80;
 .timescale -9 -12;
P_0x1cc80a0 .param/l "i" 0 4 54, +C4<011>;
L_0x1e596f0/d .functor AND 1, L_0x1e597b0, L_0x1e59910, C4<1>, C4<1>;
L_0x1e596f0 .delay 1 (30000,30000,30000) L_0x1e596f0/d;
v0x1cc8160_0 .net *"_s0", 0 0, L_0x1e597b0;  1 drivers
v0x1cc8240_0 .net *"_s1", 0 0, L_0x1e59910;  1 drivers
S_0x1cc8320 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x1cc6e80;
 .timescale -9 -12;
P_0x1cc8580 .param/l "i" 0 4 54, +C4<0100>;
L_0x1e59a50/d .functor AND 1, L_0x1e59b10, L_0x1e59c70, C4<1>, C4<1>;
L_0x1e59a50 .delay 1 (30000,30000,30000) L_0x1e59a50/d;
v0x1cc8640_0 .net *"_s0", 0 0, L_0x1e59b10;  1 drivers
v0x1cc8720_0 .net *"_s1", 0 0, L_0x1e59c70;  1 drivers
S_0x1cc8800 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x1cc6e80;
 .timescale -9 -12;
P_0x1cc8a10 .param/l "i" 0 4 54, +C4<0101>;
L_0x1e59d60/d .functor AND 1, L_0x1e59dd0, L_0x1e5a040, C4<1>, C4<1>;
L_0x1e59d60 .delay 1 (30000,30000,30000) L_0x1e59d60/d;
v0x1cc8ad0_0 .net *"_s0", 0 0, L_0x1e59dd0;  1 drivers
v0x1cc8bb0_0 .net *"_s1", 0 0, L_0x1e5a040;  1 drivers
S_0x1cc8c90 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x1cc6e80;
 .timescale -9 -12;
P_0x1cc8ea0 .param/l "i" 0 4 54, +C4<0110>;
L_0x1e5a150/d .functor AND 1, L_0x1e5a210, L_0x1e5a370, C4<1>, C4<1>;
L_0x1e5a150 .delay 1 (30000,30000,30000) L_0x1e5a150/d;
v0x1cc8f60_0 .net *"_s0", 0 0, L_0x1e5a210;  1 drivers
v0x1cc9040_0 .net *"_s1", 0 0, L_0x1e5a370;  1 drivers
S_0x1cc9120 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x1cc6e80;
 .timescale -9 -12;
P_0x1cc9330 .param/l "i" 0 4 54, +C4<0111>;
L_0x1e5a0e0/d .functor AND 1, L_0x1e5a820, L_0x1e5aa10, C4<1>, C4<1>;
L_0x1e5a0e0 .delay 1 (30000,30000,30000) L_0x1e5a0e0/d;
v0x1cc93f0_0 .net *"_s0", 0 0, L_0x1e5a820;  1 drivers
v0x1cc94d0_0 .net *"_s1", 0 0, L_0x1e5aa10;  1 drivers
S_0x1cca090 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x1cc6c60;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1e5c3a0/d .functor OR 1, L_0x1e5c460, L_0x1e5c610, C4<0>, C4<0>;
L_0x1e5c3a0 .delay 1 (30000,30000,30000) L_0x1e5c3a0/d;
v0x1ccbbe0_0 .net *"_s10", 0 0, L_0x1e5c460;  1 drivers
v0x1ccbcc0_0 .net *"_s12", 0 0, L_0x1e5c610;  1 drivers
v0x1ccbda0_0 .net "in", 7 0, L_0x1e5a460;  alias, 1 drivers
v0x1ccbe70_0 .net "ors", 1 0, L_0x1e5c1c0;  1 drivers
v0x1ccbf30_0 .net "out", 0 0, L_0x1e5c3a0;  alias, 1 drivers
L_0x1e5b650 .part L_0x1e5a460, 0, 4;
L_0x1e5c1c0 .concat8 [ 1 1 0 0], L_0x1e5b340, L_0x1e5bf70;
L_0x1e5c300 .part L_0x1e5a460, 4, 4;
L_0x1e5c460 .part L_0x1e5c1c0, 0, 1;
L_0x1e5c610 .part L_0x1e5c1c0, 1, 1;
S_0x1cca250 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1cca090;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1e5ab00/d .functor OR 1, L_0x1e5abc0, L_0x1e5ad20, C4<0>, C4<0>;
L_0x1e5ab00 .delay 1 (30000,30000,30000) L_0x1e5ab00/d;
L_0x1e5af50/d .functor OR 1, L_0x1e5b060, L_0x1e5b1c0, C4<0>, C4<0>;
L_0x1e5af50 .delay 1 (30000,30000,30000) L_0x1e5af50/d;
L_0x1e5b340/d .functor OR 1, L_0x1e5b3b0, L_0x1e5b560, C4<0>, C4<0>;
L_0x1e5b340 .delay 1 (30000,30000,30000) L_0x1e5b340/d;
v0x1cca4a0_0 .net *"_s0", 0 0, L_0x1e5ab00;  1 drivers
v0x1cca5a0_0 .net *"_s10", 0 0, L_0x1e5b060;  1 drivers
v0x1cca680_0 .net *"_s12", 0 0, L_0x1e5b1c0;  1 drivers
v0x1cca740_0 .net *"_s14", 0 0, L_0x1e5b3b0;  1 drivers
v0x1cca820_0 .net *"_s16", 0 0, L_0x1e5b560;  1 drivers
v0x1cca950_0 .net *"_s3", 0 0, L_0x1e5abc0;  1 drivers
v0x1ccaa30_0 .net *"_s5", 0 0, L_0x1e5ad20;  1 drivers
v0x1ccab10_0 .net *"_s6", 0 0, L_0x1e5af50;  1 drivers
v0x1ccabf0_0 .net "in", 3 0, L_0x1e5b650;  1 drivers
v0x1ccad60_0 .net "ors", 1 0, L_0x1e5ae60;  1 drivers
v0x1ccae40_0 .net "out", 0 0, L_0x1e5b340;  1 drivers
L_0x1e5abc0 .part L_0x1e5b650, 0, 1;
L_0x1e5ad20 .part L_0x1e5b650, 1, 1;
L_0x1e5ae60 .concat8 [ 1 1 0 0], L_0x1e5ab00, L_0x1e5af50;
L_0x1e5b060 .part L_0x1e5b650, 2, 1;
L_0x1e5b1c0 .part L_0x1e5b650, 3, 1;
L_0x1e5b3b0 .part L_0x1e5ae60, 0, 1;
L_0x1e5b560 .part L_0x1e5ae60, 1, 1;
S_0x1ccaf60 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1cca090;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1e5b780/d .functor OR 1, L_0x1e5b7f0, L_0x1e5b950, C4<0>, C4<0>;
L_0x1e5b780 .delay 1 (30000,30000,30000) L_0x1e5b780/d;
L_0x1e5bb80/d .functor OR 1, L_0x1e5bc90, L_0x1e5bdf0, C4<0>, C4<0>;
L_0x1e5bb80 .delay 1 (30000,30000,30000) L_0x1e5bb80/d;
L_0x1e5bf70/d .functor OR 1, L_0x1e5bfe0, L_0x1e5c0d0, C4<0>, C4<0>;
L_0x1e5bf70 .delay 1 (30000,30000,30000) L_0x1e5bf70/d;
v0x1ccb120_0 .net *"_s0", 0 0, L_0x1e5b780;  1 drivers
v0x1ccb220_0 .net *"_s10", 0 0, L_0x1e5bc90;  1 drivers
v0x1ccb300_0 .net *"_s12", 0 0, L_0x1e5bdf0;  1 drivers
v0x1ccb3c0_0 .net *"_s14", 0 0, L_0x1e5bfe0;  1 drivers
v0x1ccb4a0_0 .net *"_s16", 0 0, L_0x1e5c0d0;  1 drivers
v0x1ccb5d0_0 .net *"_s3", 0 0, L_0x1e5b7f0;  1 drivers
v0x1ccb6b0_0 .net *"_s5", 0 0, L_0x1e5b950;  1 drivers
v0x1ccb790_0 .net *"_s6", 0 0, L_0x1e5bb80;  1 drivers
v0x1ccb870_0 .net "in", 3 0, L_0x1e5c300;  1 drivers
v0x1ccb9e0_0 .net "ors", 1 0, L_0x1e5ba90;  1 drivers
v0x1ccbac0_0 .net "out", 0 0, L_0x1e5bf70;  1 drivers
L_0x1e5b7f0 .part L_0x1e5c300, 0, 1;
L_0x1e5b950 .part L_0x1e5c300, 1, 1;
L_0x1e5ba90 .concat8 [ 1 1 0 0], L_0x1e5b780, L_0x1e5bb80;
L_0x1e5bc90 .part L_0x1e5c300, 2, 1;
L_0x1e5bdf0 .part L_0x1e5c300, 3, 1;
L_0x1e5bfe0 .part L_0x1e5ba90, 0, 1;
L_0x1e5c0d0 .part L_0x1e5ba90, 1, 1;
S_0x1ccc3d0 .scope module, "resMux" "unaryMultiplexor" 4 148, 4 69 0, S_0x1cc5500;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1cd1800_0 .net "ands", 7 0, L_0x1e56a20;  1 drivers
v0x1cd1910_0 .net "in", 7 0, L_0x1e54f60;  alias, 1 drivers
v0x1cd19d0_0 .net "out", 0 0, L_0x1e58a20;  alias, 1 drivers
v0x1cd1aa0_0 .net "sel", 7 0, v0x1d6daa0_0;  alias, 1 drivers
S_0x1ccc620 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x1ccc3d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x1cced60_0 .net "A", 7 0, L_0x1e54f60;  alias, 1 drivers
v0x1ccee60_0 .net "B", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1ccef20_0 .net *"_s0", 0 0, L_0x1e552f0;  1 drivers
v0x1ccefe0_0 .net *"_s12", 0 0, L_0x1e55cb0;  1 drivers
v0x1ccf0c0_0 .net *"_s16", 0 0, L_0x1e56010;  1 drivers
v0x1ccf1f0_0 .net *"_s20", 0 0, L_0x1e563e0;  1 drivers
v0x1ccf2d0_0 .net *"_s24", 0 0, L_0x1e56710;  1 drivers
v0x1ccf3b0_0 .net *"_s28", 0 0, L_0x1e566a0;  1 drivers
v0x1ccf490_0 .net *"_s4", 0 0, L_0x1e55690;  1 drivers
v0x1ccf600_0 .net *"_s8", 0 0, L_0x1e559a0;  1 drivers
v0x1ccf6e0_0 .net "out", 7 0, L_0x1e56a20;  alias, 1 drivers
L_0x1e55400 .part L_0x1e54f60, 0, 1;
L_0x1e555f0 .part v0x1d6daa0_0, 0, 1;
L_0x1e55750 .part L_0x1e54f60, 1, 1;
L_0x1e558b0 .part v0x1d6daa0_0, 1, 1;
L_0x1e55a60 .part L_0x1e54f60, 2, 1;
L_0x1e55bc0 .part v0x1d6daa0_0, 2, 1;
L_0x1e55d70 .part L_0x1e54f60, 3, 1;
L_0x1e55ed0 .part v0x1d6daa0_0, 3, 1;
L_0x1e560d0 .part L_0x1e54f60, 4, 1;
L_0x1e56340 .part v0x1d6daa0_0, 4, 1;
L_0x1e56450 .part L_0x1e54f60, 5, 1;
L_0x1e565b0 .part v0x1d6daa0_0, 5, 1;
L_0x1e567d0 .part L_0x1e54f60, 6, 1;
L_0x1e56930 .part v0x1d6daa0_0, 6, 1;
LS_0x1e56a20_0_0 .concat8 [ 1 1 1 1], L_0x1e552f0, L_0x1e55690, L_0x1e559a0, L_0x1e55cb0;
LS_0x1e56a20_0_4 .concat8 [ 1 1 1 1], L_0x1e56010, L_0x1e563e0, L_0x1e56710, L_0x1e566a0;
L_0x1e56a20 .concat8 [ 4 4 0 0], LS_0x1e56a20_0_0, LS_0x1e56a20_0_4;
L_0x1e56de0 .part L_0x1e54f60, 7, 1;
L_0x1e56fd0 .part v0x1d6daa0_0, 7, 1;
S_0x1ccc860 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x1ccc620;
 .timescale -9 -12;
P_0x1ccca70 .param/l "i" 0 4 54, +C4<00>;
L_0x1e552f0/d .functor AND 1, L_0x1e55400, L_0x1e555f0, C4<1>, C4<1>;
L_0x1e552f0 .delay 1 (30000,30000,30000) L_0x1e552f0/d;
v0x1cccb50_0 .net *"_s0", 0 0, L_0x1e55400;  1 drivers
v0x1cccc30_0 .net *"_s1", 0 0, L_0x1e555f0;  1 drivers
S_0x1cccd10 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x1ccc620;
 .timescale -9 -12;
P_0x1cccf20 .param/l "i" 0 4 54, +C4<01>;
L_0x1e55690/d .functor AND 1, L_0x1e55750, L_0x1e558b0, C4<1>, C4<1>;
L_0x1e55690 .delay 1 (30000,30000,30000) L_0x1e55690/d;
v0x1cccfe0_0 .net *"_s0", 0 0, L_0x1e55750;  1 drivers
v0x1ccd0c0_0 .net *"_s1", 0 0, L_0x1e558b0;  1 drivers
S_0x1ccd1a0 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x1ccc620;
 .timescale -9 -12;
P_0x1ccd3e0 .param/l "i" 0 4 54, +C4<010>;
L_0x1e559a0/d .functor AND 1, L_0x1e55a60, L_0x1e55bc0, C4<1>, C4<1>;
L_0x1e559a0 .delay 1 (30000,30000,30000) L_0x1e559a0/d;
v0x1ccd480_0 .net *"_s0", 0 0, L_0x1e55a60;  1 drivers
v0x1ccd560_0 .net *"_s1", 0 0, L_0x1e55bc0;  1 drivers
S_0x1ccd640 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x1ccc620;
 .timescale -9 -12;
P_0x1ccd850 .param/l "i" 0 4 54, +C4<011>;
L_0x1e55cb0/d .functor AND 1, L_0x1e55d70, L_0x1e55ed0, C4<1>, C4<1>;
L_0x1e55cb0 .delay 1 (30000,30000,30000) L_0x1e55cb0/d;
v0x1ccd910_0 .net *"_s0", 0 0, L_0x1e55d70;  1 drivers
v0x1ccd9f0_0 .net *"_s1", 0 0, L_0x1e55ed0;  1 drivers
S_0x1ccdad0 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x1ccc620;
 .timescale -9 -12;
P_0x1ccdd30 .param/l "i" 0 4 54, +C4<0100>;
L_0x1e56010/d .functor AND 1, L_0x1e560d0, L_0x1e56340, C4<1>, C4<1>;
L_0x1e56010 .delay 1 (30000,30000,30000) L_0x1e56010/d;
v0x1ccddf0_0 .net *"_s0", 0 0, L_0x1e560d0;  1 drivers
v0x1ccded0_0 .net *"_s1", 0 0, L_0x1e56340;  1 drivers
S_0x1ccdfb0 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x1ccc620;
 .timescale -9 -12;
P_0x1cce1c0 .param/l "i" 0 4 54, +C4<0101>;
L_0x1e563e0/d .functor AND 1, L_0x1e56450, L_0x1e565b0, C4<1>, C4<1>;
L_0x1e563e0 .delay 1 (30000,30000,30000) L_0x1e563e0/d;
v0x1cce280_0 .net *"_s0", 0 0, L_0x1e56450;  1 drivers
v0x1cce360_0 .net *"_s1", 0 0, L_0x1e565b0;  1 drivers
S_0x1cce440 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x1ccc620;
 .timescale -9 -12;
P_0x1cce650 .param/l "i" 0 4 54, +C4<0110>;
L_0x1e56710/d .functor AND 1, L_0x1e567d0, L_0x1e56930, C4<1>, C4<1>;
L_0x1e56710 .delay 1 (30000,30000,30000) L_0x1e56710/d;
v0x1cce710_0 .net *"_s0", 0 0, L_0x1e567d0;  1 drivers
v0x1cce7f0_0 .net *"_s1", 0 0, L_0x1e56930;  1 drivers
S_0x1cce8d0 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x1ccc620;
 .timescale -9 -12;
P_0x1cceae0 .param/l "i" 0 4 54, +C4<0111>;
L_0x1e566a0/d .functor AND 1, L_0x1e56de0, L_0x1e56fd0, C4<1>, C4<1>;
L_0x1e566a0 .delay 1 (30000,30000,30000) L_0x1e566a0/d;
v0x1cceba0_0 .net *"_s0", 0 0, L_0x1e56de0;  1 drivers
v0x1ccec80_0 .net *"_s1", 0 0, L_0x1e56fd0;  1 drivers
S_0x1ccf840 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x1ccc3d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1e58a20/d .functor OR 1, L_0x1e58ae0, L_0x1e58c90, C4<0>, C4<0>;
L_0x1e58a20 .delay 1 (30000,30000,30000) L_0x1e58a20/d;
v0x1cd1390_0 .net *"_s10", 0 0, L_0x1e58ae0;  1 drivers
v0x1cd1470_0 .net *"_s12", 0 0, L_0x1e58c90;  1 drivers
v0x1cd1550_0 .net "in", 7 0, L_0x1e56a20;  alias, 1 drivers
v0x1cd1620_0 .net "ors", 1 0, L_0x1e58840;  1 drivers
v0x1cd16e0_0 .net "out", 0 0, L_0x1e58a20;  alias, 1 drivers
L_0x1e57c10 .part L_0x1e56a20, 0, 4;
L_0x1e58840 .concat8 [ 1 1 0 0], L_0x1e57900, L_0x1e58530;
L_0x1e58980 .part L_0x1e56a20, 4, 4;
L_0x1e58ae0 .part L_0x1e58840, 0, 1;
L_0x1e58c90 .part L_0x1e58840, 1, 1;
S_0x1ccfa00 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1ccf840;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1e570c0/d .functor OR 1, L_0x1e57180, L_0x1e572e0, C4<0>, C4<0>;
L_0x1e570c0 .delay 1 (30000,30000,30000) L_0x1e570c0/d;
L_0x1e57510/d .functor OR 1, L_0x1e57620, L_0x1e57780, C4<0>, C4<0>;
L_0x1e57510 .delay 1 (30000,30000,30000) L_0x1e57510/d;
L_0x1e57900/d .functor OR 1, L_0x1e57970, L_0x1e57b20, C4<0>, C4<0>;
L_0x1e57900 .delay 1 (30000,30000,30000) L_0x1e57900/d;
v0x1ccfc50_0 .net *"_s0", 0 0, L_0x1e570c0;  1 drivers
v0x1ccfd50_0 .net *"_s10", 0 0, L_0x1e57620;  1 drivers
v0x1ccfe30_0 .net *"_s12", 0 0, L_0x1e57780;  1 drivers
v0x1ccfef0_0 .net *"_s14", 0 0, L_0x1e57970;  1 drivers
v0x1ccffd0_0 .net *"_s16", 0 0, L_0x1e57b20;  1 drivers
v0x1cd0100_0 .net *"_s3", 0 0, L_0x1e57180;  1 drivers
v0x1cd01e0_0 .net *"_s5", 0 0, L_0x1e572e0;  1 drivers
v0x1cd02c0_0 .net *"_s6", 0 0, L_0x1e57510;  1 drivers
v0x1cd03a0_0 .net "in", 3 0, L_0x1e57c10;  1 drivers
v0x1cd0510_0 .net "ors", 1 0, L_0x1e57420;  1 drivers
v0x1cd05f0_0 .net "out", 0 0, L_0x1e57900;  1 drivers
L_0x1e57180 .part L_0x1e57c10, 0, 1;
L_0x1e572e0 .part L_0x1e57c10, 1, 1;
L_0x1e57420 .concat8 [ 1 1 0 0], L_0x1e570c0, L_0x1e57510;
L_0x1e57620 .part L_0x1e57c10, 2, 1;
L_0x1e57780 .part L_0x1e57c10, 3, 1;
L_0x1e57970 .part L_0x1e57420, 0, 1;
L_0x1e57b20 .part L_0x1e57420, 1, 1;
S_0x1cd0710 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1ccf840;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1e57d40/d .functor OR 1, L_0x1e57db0, L_0x1e57f10, C4<0>, C4<0>;
L_0x1e57d40 .delay 1 (30000,30000,30000) L_0x1e57d40/d;
L_0x1e58140/d .functor OR 1, L_0x1e58250, L_0x1e583b0, C4<0>, C4<0>;
L_0x1e58140 .delay 1 (30000,30000,30000) L_0x1e58140/d;
L_0x1e58530/d .functor OR 1, L_0x1e585a0, L_0x1e58750, C4<0>, C4<0>;
L_0x1e58530 .delay 1 (30000,30000,30000) L_0x1e58530/d;
v0x1cd08d0_0 .net *"_s0", 0 0, L_0x1e57d40;  1 drivers
v0x1cd09d0_0 .net *"_s10", 0 0, L_0x1e58250;  1 drivers
v0x1cd0ab0_0 .net *"_s12", 0 0, L_0x1e583b0;  1 drivers
v0x1cd0b70_0 .net *"_s14", 0 0, L_0x1e585a0;  1 drivers
v0x1cd0c50_0 .net *"_s16", 0 0, L_0x1e58750;  1 drivers
v0x1cd0d80_0 .net *"_s3", 0 0, L_0x1e57db0;  1 drivers
v0x1cd0e60_0 .net *"_s5", 0 0, L_0x1e57f10;  1 drivers
v0x1cd0f40_0 .net *"_s6", 0 0, L_0x1e58140;  1 drivers
v0x1cd1020_0 .net "in", 3 0, L_0x1e58980;  1 drivers
v0x1cd1190_0 .net "ors", 1 0, L_0x1e58050;  1 drivers
v0x1cd1270_0 .net "out", 0 0, L_0x1e58530;  1 drivers
L_0x1e57db0 .part L_0x1e58980, 0, 1;
L_0x1e57f10 .part L_0x1e58980, 1, 1;
L_0x1e58050 .concat8 [ 1 1 0 0], L_0x1e57d40, L_0x1e58140;
L_0x1e58250 .part L_0x1e58980, 2, 1;
L_0x1e583b0 .part L_0x1e58980, 3, 1;
L_0x1e585a0 .part L_0x1e58050, 0, 1;
L_0x1e58750 .part L_0x1e58050, 1, 1;
S_0x1cd1b80 .scope module, "sltGate" "slt" 4 142, 4 101 0, S_0x1cc5500;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x1e542d0/d .functor XNOR 1, L_0x1e5c800, L_0x1e52ea0, C4<0>, C4<0>;
L_0x1e542d0 .delay 1 (20000,20000,20000) L_0x1e542d0/d;
L_0x1e54540/d .functor AND 1, L_0x1e5c800, L_0x1e531c0, C4<1>, C4<1>;
L_0x1e54540 .delay 1 (30000,30000,30000) L_0x1e54540/d;
L_0x1e545b0/d .functor AND 1, L_0x1e542d0, L_0x1e52f40, C4<1>, C4<1>;
L_0x1e545b0 .delay 1 (30000,30000,30000) L_0x1e545b0/d;
L_0x1e54710/d .functor OR 1, L_0x1e545b0, L_0x1e54540, C4<0>, C4<0>;
L_0x1e54710 .delay 1 (30000,30000,30000) L_0x1e54710/d;
v0x1cd1e30_0 .net "a", 0 0, L_0x1e5c800;  alias, 1 drivers
v0x1cd1f20_0 .net "a_", 0 0, L_0x1e493c0;  alias, 1 drivers
v0x1cd1fe0_0 .net "b", 0 0, L_0x1e52ea0;  alias, 1 drivers
v0x1cd20d0_0 .net "b_", 0 0, L_0x1e531c0;  alias, 1 drivers
v0x1cd2170_0 .net "carryin", 0 0, L_0x1e52f40;  alias, 1 drivers
v0x1cd22b0_0 .net "eq", 0 0, L_0x1e542d0;  1 drivers
v0x1cd2370_0 .net "lt", 0 0, L_0x1e54540;  1 drivers
v0x1cd2430_0 .net "out", 0 0, L_0x1e54710;  1 drivers
v0x1cd24f0_0 .net "w0", 0 0, L_0x1e545b0;  1 drivers
S_0x1cd2740 .scope module, "sub" "fullAdder" 4 140, 4 85 0, S_0x1cc5500;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1e540b0/d .functor OR 1, L_0x1e53bb0, L_0x1cd39b0, C4<0>, C4<0>;
L_0x1e540b0 .delay 1 (30000,30000,30000) L_0x1e540b0/d;
v0x1cd3510_0 .net "a", 0 0, L_0x1e5c800;  alias, 1 drivers
v0x1cd3660_0 .net "b", 0 0, L_0x1e531c0;  alias, 1 drivers
v0x1cd3720_0 .net "c1", 0 0, L_0x1e53bb0;  1 drivers
v0x1cd37f0_0 .net "c2", 0 0, L_0x1cd39b0;  1 drivers
v0x1cd38c0_0 .net "carryin", 0 0, L_0x1e52f40;  alias, 1 drivers
v0x1cd3a40_0 .net "carryout", 0 0, L_0x1e540b0;  1 drivers
v0x1cd3ae0_0 .net "s1", 0 0, L_0x1e53af0;  1 drivers
v0x1cd3b80_0 .net "sum", 0 0, L_0x1e53d10;  1 drivers
S_0x1cd2990 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1cd2740;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1e53af0/d .functor XOR 1, L_0x1e5c800, L_0x1e531c0, C4<0>, C4<0>;
L_0x1e53af0 .delay 1 (30000,30000,30000) L_0x1e53af0/d;
L_0x1e53bb0/d .functor AND 1, L_0x1e5c800, L_0x1e531c0, C4<1>, C4<1>;
L_0x1e53bb0 .delay 1 (30000,30000,30000) L_0x1e53bb0/d;
v0x1cd2bf0_0 .net "a", 0 0, L_0x1e5c800;  alias, 1 drivers
v0x1cd2cb0_0 .net "b", 0 0, L_0x1e531c0;  alias, 1 drivers
v0x1cd2d70_0 .net "carryout", 0 0, L_0x1e53bb0;  alias, 1 drivers
v0x1cd2e10_0 .net "sum", 0 0, L_0x1e53af0;  alias, 1 drivers
S_0x1cd2f40 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1cd2740;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1e53d10/d .functor XOR 1, L_0x1e53af0, L_0x1e52f40, C4<0>, C4<0>;
L_0x1e53d10 .delay 1 (30000,30000,30000) L_0x1e53d10/d;
L_0x1cd39b0/d .functor AND 1, L_0x1e53af0, L_0x1e52f40, C4<1>, C4<1>;
L_0x1cd39b0 .delay 1 (30000,30000,30000) L_0x1cd39b0/d;
v0x1cd3180_0 .net "a", 0 0, L_0x1e53af0;  alias, 1 drivers
v0x1cd3250_0 .net "b", 0 0, L_0x1e52f40;  alias, 1 drivers
v0x1cd32f0_0 .net "carryout", 0 0, L_0x1cd39b0;  alias, 1 drivers
v0x1cd33c0_0 .net "sum", 0 0, L_0x1e53d10;  alias, 1 drivers
S_0x1cd4fa0 .scope generate, "genblk2" "genblk2" 3 45, 3 45 0, S_0x1cc5230;
 .timescale -9 -12;
L_0x7f72592db9f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f72592dba40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1e5c8a0/d .functor OR 1, L_0x7f72592db9f8, L_0x7f72592dba40, C4<0>, C4<0>;
L_0x1e5c8a0 .delay 1 (30000,30000,30000) L_0x1e5c8a0/d;
v0x1cd5190_0 .net/2u *"_s0", 0 0, L_0x7f72592db9f8;  1 drivers
v0x1cd5270_0 .net/2u *"_s2", 0 0, L_0x7f72592dba40;  1 drivers
S_0x1cd5350 .scope generate, "alu_slices[24]" "alu_slices[24]" 3 37, 3 37 0, S_0x1a570b0;
 .timescale -9 -12;
P_0x1cd5560 .param/l "i" 0 3 37, +C4<011000>;
S_0x1cd5620 .scope module, "alu1_inst" "alu1" 3 38, 4 124 0, S_0x1cd5350;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x1e5cc00/d .functor NOT 1, L_0x1e66500, C4<0>, C4<0>, C4<0>;
L_0x1e5cc00 .delay 1 (10000,10000,10000) L_0x1e5cc00/d;
L_0x1e5cd10/d .functor NOT 1, L_0x1e66660, C4<0>, C4<0>, C4<0>;
L_0x1e5cd10 .delay 1 (10000,10000,10000) L_0x1e5cd10/d;
L_0x1e5dd10/d .functor XOR 1, L_0x1e66500, L_0x1e66660, C4<0>, C4<0>;
L_0x1e5dd10 .delay 1 (30000,30000,30000) L_0x1e5dd10/d;
L_0x7f72592dba88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f72592dbad0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1e5e3c0/d .functor OR 1, L_0x7f72592dba88, L_0x7f72592dbad0, C4<0>, C4<0>;
L_0x1e5e3c0 .delay 1 (30000,30000,30000) L_0x1e5e3c0/d;
L_0x1e5e5c0/d .functor AND 1, L_0x1e66500, L_0x1e66660, C4<1>, C4<1>;
L_0x1e5e5c0 .delay 1 (30000,30000,30000) L_0x1e5e5c0/d;
L_0x1e5e680/d .functor NAND 1, L_0x1e66500, L_0x1e66660, C4<1>, C4<1>;
L_0x1e5e680 .delay 1 (20000,20000,20000) L_0x1e5e680/d;
L_0x1e5e7e0/d .functor XOR 1, L_0x1e66500, L_0x1e66660, C4<0>, C4<0>;
L_0x1e5e7e0 .delay 1 (20000,20000,20000) L_0x1e5e7e0/d;
L_0x1e5ec90/d .functor OR 1, L_0x1e66500, L_0x1e66660, C4<0>, C4<0>;
L_0x1e5ec90 .delay 1 (30000,30000,30000) L_0x1e5ec90/d;
L_0x1e66400/d .functor NOT 1, L_0x1e62600, C4<0>, C4<0>, C4<0>;
L_0x1e66400 .delay 1 (10000,10000,10000) L_0x1e66400/d;
v0x1ce3d50_0 .net "A", 0 0, L_0x1e66500;  1 drivers
v0x1ce3e10_0 .net "A_", 0 0, L_0x1e5cc00;  1 drivers
v0x1ce3ed0_0 .net "B", 0 0, L_0x1e66660;  1 drivers
v0x1ce3fa0_0 .net "B_", 0 0, L_0x1e5cd10;  1 drivers
v0x1ce4040_0 .net *"_s12", 0 0, L_0x1e5e3c0;  1 drivers
v0x1ce4130_0 .net/2s *"_s14", 0 0, L_0x7f72592dba88;  1 drivers
v0x1ce41f0_0 .net/2s *"_s16", 0 0, L_0x7f72592dbad0;  1 drivers
v0x1ce42d0_0 .net *"_s18", 0 0, L_0x1e5e5c0;  1 drivers
v0x1ce43b0_0 .net *"_s20", 0 0, L_0x1e5e680;  1 drivers
v0x1ce4520_0 .net *"_s22", 0 0, L_0x1e5e7e0;  1 drivers
v0x1ce4600_0 .net *"_s24", 0 0, L_0x1e5ec90;  1 drivers
o0x7f725932d248 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x1ce46e0_0 name=_s30
o0x7f725932d278 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0x1ce47c0_0 name=_s32
v0x1ce48a0_0 .net *"_s8", 0 0, L_0x1e5dd10;  1 drivers
v0x1ce4980_0 .net "carryin", 0 0, L_0x1e5c960;  1 drivers
v0x1ce4a20_0 .net "carryout", 0 0, L_0x1e660a0;  1 drivers
v0x1ce4ac0_0 .net "carryouts", 7 0, L_0x1ec1470;  1 drivers
v0x1ce4c70_0 .net "command", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1ce4d10_0 .net "result", 0 0, L_0x1e62600;  1 drivers
v0x1ce4e00_0 .net "results", 7 0, L_0x1e5ea60;  1 drivers
v0x1ce4f10_0 .net "zero", 0 0, L_0x1e66400;  1 drivers
LS_0x1e5ea60_0_0 .concat8 [ 1 1 1 1], L_0x1e5d230, L_0x1e5d860, L_0x1e5dd10, L_0x1e5e3c0;
LS_0x1e5ea60_0_4 .concat8 [ 1 1 1 1], L_0x1e5e5c0, L_0x1e5e680, L_0x1e5e7e0, L_0x1e5ec90;
L_0x1e5ea60 .concat8 [ 4 4 0 0], LS_0x1e5ea60_0_0, LS_0x1e5ea60_0_4;
LS_0x1ec1470_0_0 .concat [ 1 1 1 1], L_0x1e5d4e0, L_0x1e5dbb0, o0x7f725932d248, L_0x1e5e210;
LS_0x1ec1470_0_4 .concat [ 4 0 0 0], o0x7f725932d278;
L_0x1ec1470 .concat [ 4 4 0 0], LS_0x1ec1470_0_0, LS_0x1ec1470_0_4;
S_0x1cd58a0 .scope module, "adder" "fullAdder" 4 139, 4 85 0, S_0x1cd5620;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1e5d4e0/d .functor OR 1, L_0x1e5cfc0, L_0x1e5d380, C4<0>, C4<0>;
L_0x1e5d4e0 .delay 1 (30000,30000,30000) L_0x1e5d4e0/d;
v0x1cd66d0_0 .net "a", 0 0, L_0x1e66500;  alias, 1 drivers
v0x1cd6790_0 .net "b", 0 0, L_0x1e66660;  alias, 1 drivers
v0x1cd6860_0 .net "c1", 0 0, L_0x1e5cfc0;  1 drivers
v0x1cd6960_0 .net "c2", 0 0, L_0x1e5d380;  1 drivers
v0x1cd6a30_0 .net "carryin", 0 0, L_0x1e5c960;  alias, 1 drivers
v0x1cd6b20_0 .net "carryout", 0 0, L_0x1e5d4e0;  1 drivers
v0x1cd6bc0_0 .net "s1", 0 0, L_0x1e5cf00;  1 drivers
v0x1cd6cb0_0 .net "sum", 0 0, L_0x1e5d230;  1 drivers
S_0x1cd5b10 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1cd58a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1e5cf00/d .functor XOR 1, L_0x1e66500, L_0x1e66660, C4<0>, C4<0>;
L_0x1e5cf00 .delay 1 (30000,30000,30000) L_0x1e5cf00/d;
L_0x1e5cfc0/d .functor AND 1, L_0x1e66500, L_0x1e66660, C4<1>, C4<1>;
L_0x1e5cfc0 .delay 1 (30000,30000,30000) L_0x1e5cfc0/d;
v0x1cd5d70_0 .net "a", 0 0, L_0x1e66500;  alias, 1 drivers
v0x1cd5e50_0 .net "b", 0 0, L_0x1e66660;  alias, 1 drivers
v0x1cd5f10_0 .net "carryout", 0 0, L_0x1e5cfc0;  alias, 1 drivers
v0x1cd5fb0_0 .net "sum", 0 0, L_0x1e5cf00;  alias, 1 drivers
S_0x1cd60f0 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1cd58a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1e5d230/d .functor XOR 1, L_0x1e5cf00, L_0x1e5c960, C4<0>, C4<0>;
L_0x1e5d230 .delay 1 (30000,30000,30000) L_0x1e5d230/d;
L_0x1e5d380/d .functor AND 1, L_0x1e5cf00, L_0x1e5c960, C4<1>, C4<1>;
L_0x1e5d380 .delay 1 (30000,30000,30000) L_0x1e5d380/d;
v0x1cd6350_0 .net "a", 0 0, L_0x1e5cf00;  alias, 1 drivers
v0x1cd63f0_0 .net "b", 0 0, L_0x1e5c960;  alias, 1 drivers
v0x1cd6490_0 .net "carryout", 0 0, L_0x1e5d380;  alias, 1 drivers
v0x1cd6560_0 .net "sum", 0 0, L_0x1e5d230;  alias, 1 drivers
S_0x1cd6d80 .scope module, "cMux" "unaryMultiplexor" 4 149, 4 69 0, S_0x1cd5620;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1cdc170_0 .net "ands", 7 0, L_0x1e640a0;  1 drivers
v0x1cdc280_0 .net "in", 7 0, L_0x1ec1470;  alias, 1 drivers
v0x1cdc340_0 .net "out", 0 0, L_0x1e660a0;  alias, 1 drivers
v0x1cdc410_0 .net "sel", 7 0, v0x1d6daa0_0;  alias, 1 drivers
S_0x1cd6fa0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x1cd6d80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x1cd96d0_0 .net "A", 7 0, L_0x1ec1470;  alias, 1 drivers
v0x1cd97d0_0 .net "B", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1cd9890_0 .net *"_s0", 0 0, L_0x1e62960;  1 drivers
v0x1cd9950_0 .net *"_s12", 0 0, L_0x1e632d0;  1 drivers
v0x1cd9a30_0 .net *"_s16", 0 0, L_0x1e63630;  1 drivers
v0x1cd9b60_0 .net *"_s20", 0 0, L_0x1e63940;  1 drivers
v0x1cd9c40_0 .net *"_s24", 0 0, L_0x1e63d30;  1 drivers
v0x1cd9d20_0 .net *"_s28", 0 0, L_0x1e63cc0;  1 drivers
v0x1cd9e00_0 .net *"_s4", 0 0, L_0x1e62c70;  1 drivers
v0x1cd9f70_0 .net *"_s8", 0 0, L_0x1e62fc0;  1 drivers
v0x1cda050_0 .net "out", 7 0, L_0x1e640a0;  alias, 1 drivers
L_0x1e62a20 .part L_0x1ec1470, 0, 1;
L_0x1e62b80 .part v0x1d6daa0_0, 0, 1;
L_0x1e62d30 .part L_0x1ec1470, 1, 1;
L_0x1e62f20 .part v0x1d6daa0_0, 1, 1;
L_0x1e63080 .part L_0x1ec1470, 2, 1;
L_0x1e631e0 .part v0x1d6daa0_0, 2, 1;
L_0x1e63390 .part L_0x1ec1470, 3, 1;
L_0x1e634f0 .part v0x1d6daa0_0, 3, 1;
L_0x1e636f0 .part L_0x1ec1470, 4, 1;
L_0x1e63850 .part v0x1d6daa0_0, 4, 1;
L_0x1e639b0 .part L_0x1ec1470, 5, 1;
L_0x1e63c20 .part v0x1d6daa0_0, 5, 1;
L_0x1e63e50 .part L_0x1ec1470, 6, 1;
L_0x1e63fb0 .part v0x1d6daa0_0, 6, 1;
LS_0x1e640a0_0_0 .concat8 [ 1 1 1 1], L_0x1e62960, L_0x1e62c70, L_0x1e62fc0, L_0x1e632d0;
LS_0x1e640a0_0_4 .concat8 [ 1 1 1 1], L_0x1e63630, L_0x1e63940, L_0x1e63d30, L_0x1e63cc0;
L_0x1e640a0 .concat8 [ 4 4 0 0], LS_0x1e640a0_0_0, LS_0x1e640a0_0_4;
L_0x1e64460 .part L_0x1ec1470, 7, 1;
L_0x1e64650 .part v0x1d6daa0_0, 7, 1;
S_0x1cd7200 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x1cd6fa0;
 .timescale -9 -12;
P_0x1cd7410 .param/l "i" 0 4 54, +C4<00>;
L_0x1e62960/d .functor AND 1, L_0x1e62a20, L_0x1e62b80, C4<1>, C4<1>;
L_0x1e62960 .delay 1 (30000,30000,30000) L_0x1e62960/d;
v0x1cd74f0_0 .net *"_s0", 0 0, L_0x1e62a20;  1 drivers
v0x1cd75d0_0 .net *"_s1", 0 0, L_0x1e62b80;  1 drivers
S_0x1cd76b0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x1cd6fa0;
 .timescale -9 -12;
P_0x1cd78c0 .param/l "i" 0 4 54, +C4<01>;
L_0x1e62c70/d .functor AND 1, L_0x1e62d30, L_0x1e62f20, C4<1>, C4<1>;
L_0x1e62c70 .delay 1 (30000,30000,30000) L_0x1e62c70/d;
v0x1cd7980_0 .net *"_s0", 0 0, L_0x1e62d30;  1 drivers
v0x1cd7a60_0 .net *"_s1", 0 0, L_0x1e62f20;  1 drivers
S_0x1cd7b40 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x1cd6fa0;
 .timescale -9 -12;
P_0x1cd7d50 .param/l "i" 0 4 54, +C4<010>;
L_0x1e62fc0/d .functor AND 1, L_0x1e63080, L_0x1e631e0, C4<1>, C4<1>;
L_0x1e62fc0 .delay 1 (30000,30000,30000) L_0x1e62fc0/d;
v0x1cd7df0_0 .net *"_s0", 0 0, L_0x1e63080;  1 drivers
v0x1cd7ed0_0 .net *"_s1", 0 0, L_0x1e631e0;  1 drivers
S_0x1cd7fb0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x1cd6fa0;
 .timescale -9 -12;
P_0x1cd81c0 .param/l "i" 0 4 54, +C4<011>;
L_0x1e632d0/d .functor AND 1, L_0x1e63390, L_0x1e634f0, C4<1>, C4<1>;
L_0x1e632d0 .delay 1 (30000,30000,30000) L_0x1e632d0/d;
v0x1cd8280_0 .net *"_s0", 0 0, L_0x1e63390;  1 drivers
v0x1cd8360_0 .net *"_s1", 0 0, L_0x1e634f0;  1 drivers
S_0x1cd8440 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x1cd6fa0;
 .timescale -9 -12;
P_0x1cd86a0 .param/l "i" 0 4 54, +C4<0100>;
L_0x1e63630/d .functor AND 1, L_0x1e636f0, L_0x1e63850, C4<1>, C4<1>;
L_0x1e63630 .delay 1 (30000,30000,30000) L_0x1e63630/d;
v0x1cd8760_0 .net *"_s0", 0 0, L_0x1e636f0;  1 drivers
v0x1cd8840_0 .net *"_s1", 0 0, L_0x1e63850;  1 drivers
S_0x1cd8920 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x1cd6fa0;
 .timescale -9 -12;
P_0x1cd8b30 .param/l "i" 0 4 54, +C4<0101>;
L_0x1e63940/d .functor AND 1, L_0x1e639b0, L_0x1e63c20, C4<1>, C4<1>;
L_0x1e63940 .delay 1 (30000,30000,30000) L_0x1e63940/d;
v0x1cd8bf0_0 .net *"_s0", 0 0, L_0x1e639b0;  1 drivers
v0x1cd8cd0_0 .net *"_s1", 0 0, L_0x1e63c20;  1 drivers
S_0x1cd8db0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x1cd6fa0;
 .timescale -9 -12;
P_0x1cd8fc0 .param/l "i" 0 4 54, +C4<0110>;
L_0x1e63d30/d .functor AND 1, L_0x1e63e50, L_0x1e63fb0, C4<1>, C4<1>;
L_0x1e63d30 .delay 1 (30000,30000,30000) L_0x1e63d30/d;
v0x1cd9080_0 .net *"_s0", 0 0, L_0x1e63e50;  1 drivers
v0x1cd9160_0 .net *"_s1", 0 0, L_0x1e63fb0;  1 drivers
S_0x1cd9240 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x1cd6fa0;
 .timescale -9 -12;
P_0x1cd9450 .param/l "i" 0 4 54, +C4<0111>;
L_0x1e63cc0/d .functor AND 1, L_0x1e64460, L_0x1e64650, C4<1>, C4<1>;
L_0x1e63cc0 .delay 1 (30000,30000,30000) L_0x1e63cc0/d;
v0x1cd9510_0 .net *"_s0", 0 0, L_0x1e64460;  1 drivers
v0x1cd95f0_0 .net *"_s1", 0 0, L_0x1e64650;  1 drivers
S_0x1cda1b0 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x1cd6d80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1e660a0/d .functor OR 1, L_0x1e66160, L_0x1e66310, C4<0>, C4<0>;
L_0x1e660a0 .delay 1 (30000,30000,30000) L_0x1e660a0/d;
v0x1cdbd00_0 .net *"_s10", 0 0, L_0x1e66160;  1 drivers
v0x1cdbde0_0 .net *"_s12", 0 0, L_0x1e66310;  1 drivers
v0x1cdbec0_0 .net "in", 7 0, L_0x1e640a0;  alias, 1 drivers
v0x1cdbf90_0 .net "ors", 1 0, L_0x1e65ec0;  1 drivers
v0x1cdc050_0 .net "out", 0 0, L_0x1e660a0;  alias, 1 drivers
L_0x1e65290 .part L_0x1e640a0, 0, 4;
L_0x1e65ec0 .concat8 [ 1 1 0 0], L_0x1e64f80, L_0x1e65bb0;
L_0x1e66000 .part L_0x1e640a0, 4, 4;
L_0x1e66160 .part L_0x1e65ec0, 0, 1;
L_0x1e66310 .part L_0x1e65ec0, 1, 1;
S_0x1cda370 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1cda1b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1e64740/d .functor OR 1, L_0x1e64800, L_0x1e64960, C4<0>, C4<0>;
L_0x1e64740 .delay 1 (30000,30000,30000) L_0x1e64740/d;
L_0x1e64b90/d .functor OR 1, L_0x1e64ca0, L_0x1e64e00, C4<0>, C4<0>;
L_0x1e64b90 .delay 1 (30000,30000,30000) L_0x1e64b90/d;
L_0x1e64f80/d .functor OR 1, L_0x1e64ff0, L_0x1e651a0, C4<0>, C4<0>;
L_0x1e64f80 .delay 1 (30000,30000,30000) L_0x1e64f80/d;
v0x1cda5c0_0 .net *"_s0", 0 0, L_0x1e64740;  1 drivers
v0x1cda6c0_0 .net *"_s10", 0 0, L_0x1e64ca0;  1 drivers
v0x1cda7a0_0 .net *"_s12", 0 0, L_0x1e64e00;  1 drivers
v0x1cda860_0 .net *"_s14", 0 0, L_0x1e64ff0;  1 drivers
v0x1cda940_0 .net *"_s16", 0 0, L_0x1e651a0;  1 drivers
v0x1cdaa70_0 .net *"_s3", 0 0, L_0x1e64800;  1 drivers
v0x1cdab50_0 .net *"_s5", 0 0, L_0x1e64960;  1 drivers
v0x1cdac30_0 .net *"_s6", 0 0, L_0x1e64b90;  1 drivers
v0x1cdad10_0 .net "in", 3 0, L_0x1e65290;  1 drivers
v0x1cdae80_0 .net "ors", 1 0, L_0x1e64aa0;  1 drivers
v0x1cdaf60_0 .net "out", 0 0, L_0x1e64f80;  1 drivers
L_0x1e64800 .part L_0x1e65290, 0, 1;
L_0x1e64960 .part L_0x1e65290, 1, 1;
L_0x1e64aa0 .concat8 [ 1 1 0 0], L_0x1e64740, L_0x1e64b90;
L_0x1e64ca0 .part L_0x1e65290, 2, 1;
L_0x1e64e00 .part L_0x1e65290, 3, 1;
L_0x1e64ff0 .part L_0x1e64aa0, 0, 1;
L_0x1e651a0 .part L_0x1e64aa0, 1, 1;
S_0x1cdb080 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1cda1b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1e653c0/d .functor OR 1, L_0x1e65430, L_0x1e65590, C4<0>, C4<0>;
L_0x1e653c0 .delay 1 (30000,30000,30000) L_0x1e653c0/d;
L_0x1e657c0/d .functor OR 1, L_0x1e658d0, L_0x1e65a30, C4<0>, C4<0>;
L_0x1e657c0 .delay 1 (30000,30000,30000) L_0x1e657c0/d;
L_0x1e65bb0/d .functor OR 1, L_0x1e65c20, L_0x1e65dd0, C4<0>, C4<0>;
L_0x1e65bb0 .delay 1 (30000,30000,30000) L_0x1e65bb0/d;
v0x1cdb240_0 .net *"_s0", 0 0, L_0x1e653c0;  1 drivers
v0x1cdb340_0 .net *"_s10", 0 0, L_0x1e658d0;  1 drivers
v0x1cdb420_0 .net *"_s12", 0 0, L_0x1e65a30;  1 drivers
v0x1cdb4e0_0 .net *"_s14", 0 0, L_0x1e65c20;  1 drivers
v0x1cdb5c0_0 .net *"_s16", 0 0, L_0x1e65dd0;  1 drivers
v0x1cdb6f0_0 .net *"_s3", 0 0, L_0x1e65430;  1 drivers
v0x1cdb7d0_0 .net *"_s5", 0 0, L_0x1e65590;  1 drivers
v0x1cdb8b0_0 .net *"_s6", 0 0, L_0x1e657c0;  1 drivers
v0x1cdb990_0 .net "in", 3 0, L_0x1e66000;  1 drivers
v0x1cdbb00_0 .net "ors", 1 0, L_0x1e656d0;  1 drivers
v0x1cdbbe0_0 .net "out", 0 0, L_0x1e65bb0;  1 drivers
L_0x1e65430 .part L_0x1e66000, 0, 1;
L_0x1e65590 .part L_0x1e66000, 1, 1;
L_0x1e656d0 .concat8 [ 1 1 0 0], L_0x1e653c0, L_0x1e657c0;
L_0x1e658d0 .part L_0x1e66000, 2, 1;
L_0x1e65a30 .part L_0x1e66000, 3, 1;
L_0x1e65c20 .part L_0x1e656d0, 0, 1;
L_0x1e65dd0 .part L_0x1e656d0, 1, 1;
S_0x1cdc4f0 .scope module, "resMux" "unaryMultiplexor" 4 148, 4 69 0, S_0x1cd5620;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1ce1920_0 .net "ands", 7 0, L_0x1e60600;  1 drivers
v0x1ce1a30_0 .net "in", 7 0, L_0x1e5ea60;  alias, 1 drivers
v0x1ce1af0_0 .net "out", 0 0, L_0x1e62600;  alias, 1 drivers
v0x1ce1bc0_0 .net "sel", 7 0, v0x1d6daa0_0;  alias, 1 drivers
S_0x1cdc740 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x1cdc4f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x1cdee80_0 .net "A", 7 0, L_0x1e5ea60;  alias, 1 drivers
v0x1cdef80_0 .net "B", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1cdf040_0 .net *"_s0", 0 0, L_0x1e5edf0;  1 drivers
v0x1cdf100_0 .net *"_s12", 0 0, L_0x1e5f7b0;  1 drivers
v0x1cdf1e0_0 .net *"_s16", 0 0, L_0x1e5fb10;  1 drivers
v0x1cdf310_0 .net *"_s20", 0 0, L_0x1e5ff40;  1 drivers
v0x1cdf3f0_0 .net *"_s24", 0 0, L_0x1e60270;  1 drivers
v0x1cdf4d0_0 .net *"_s28", 0 0, L_0x1e60200;  1 drivers
v0x1cdf5b0_0 .net *"_s4", 0 0, L_0x1e5f190;  1 drivers
v0x1cdf720_0 .net *"_s8", 0 0, L_0x1e5f4a0;  1 drivers
v0x1cdf800_0 .net "out", 7 0, L_0x1e60600;  alias, 1 drivers
L_0x1e5ef00 .part L_0x1e5ea60, 0, 1;
L_0x1e5f0f0 .part v0x1d6daa0_0, 0, 1;
L_0x1e5f250 .part L_0x1e5ea60, 1, 1;
L_0x1e5f3b0 .part v0x1d6daa0_0, 1, 1;
L_0x1e5f560 .part L_0x1e5ea60, 2, 1;
L_0x1e5f6c0 .part v0x1d6daa0_0, 2, 1;
L_0x1e5f870 .part L_0x1e5ea60, 3, 1;
L_0x1e5f9d0 .part v0x1d6daa0_0, 3, 1;
L_0x1e5fbd0 .part L_0x1e5ea60, 4, 1;
L_0x1e5fe40 .part v0x1d6daa0_0, 4, 1;
L_0x1e5ffb0 .part L_0x1e5ea60, 5, 1;
L_0x1e60110 .part v0x1d6daa0_0, 5, 1;
L_0x1e60330 .part L_0x1e5ea60, 6, 1;
L_0x1e60490 .part v0x1d6daa0_0, 6, 1;
LS_0x1e60600_0_0 .concat8 [ 1 1 1 1], L_0x1e5edf0, L_0x1e5f190, L_0x1e5f4a0, L_0x1e5f7b0;
LS_0x1e60600_0_4 .concat8 [ 1 1 1 1], L_0x1e5fb10, L_0x1e5ff40, L_0x1e60270, L_0x1e60200;
L_0x1e60600 .concat8 [ 4 4 0 0], LS_0x1e60600_0_0, LS_0x1e60600_0_4;
L_0x1e609c0 .part L_0x1e5ea60, 7, 1;
L_0x1e60bb0 .part v0x1d6daa0_0, 7, 1;
S_0x1cdc980 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x1cdc740;
 .timescale -9 -12;
P_0x1cdcb90 .param/l "i" 0 4 54, +C4<00>;
L_0x1e5edf0/d .functor AND 1, L_0x1e5ef00, L_0x1e5f0f0, C4<1>, C4<1>;
L_0x1e5edf0 .delay 1 (30000,30000,30000) L_0x1e5edf0/d;
v0x1cdcc70_0 .net *"_s0", 0 0, L_0x1e5ef00;  1 drivers
v0x1cdcd50_0 .net *"_s1", 0 0, L_0x1e5f0f0;  1 drivers
S_0x1cdce30 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x1cdc740;
 .timescale -9 -12;
P_0x1cdd040 .param/l "i" 0 4 54, +C4<01>;
L_0x1e5f190/d .functor AND 1, L_0x1e5f250, L_0x1e5f3b0, C4<1>, C4<1>;
L_0x1e5f190 .delay 1 (30000,30000,30000) L_0x1e5f190/d;
v0x1cdd100_0 .net *"_s0", 0 0, L_0x1e5f250;  1 drivers
v0x1cdd1e0_0 .net *"_s1", 0 0, L_0x1e5f3b0;  1 drivers
S_0x1cdd2c0 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x1cdc740;
 .timescale -9 -12;
P_0x1cdd500 .param/l "i" 0 4 54, +C4<010>;
L_0x1e5f4a0/d .functor AND 1, L_0x1e5f560, L_0x1e5f6c0, C4<1>, C4<1>;
L_0x1e5f4a0 .delay 1 (30000,30000,30000) L_0x1e5f4a0/d;
v0x1cdd5a0_0 .net *"_s0", 0 0, L_0x1e5f560;  1 drivers
v0x1cdd680_0 .net *"_s1", 0 0, L_0x1e5f6c0;  1 drivers
S_0x1cdd760 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x1cdc740;
 .timescale -9 -12;
P_0x1cdd970 .param/l "i" 0 4 54, +C4<011>;
L_0x1e5f7b0/d .functor AND 1, L_0x1e5f870, L_0x1e5f9d0, C4<1>, C4<1>;
L_0x1e5f7b0 .delay 1 (30000,30000,30000) L_0x1e5f7b0/d;
v0x1cdda30_0 .net *"_s0", 0 0, L_0x1e5f870;  1 drivers
v0x1cddb10_0 .net *"_s1", 0 0, L_0x1e5f9d0;  1 drivers
S_0x1cddbf0 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x1cdc740;
 .timescale -9 -12;
P_0x1cdde50 .param/l "i" 0 4 54, +C4<0100>;
L_0x1e5fb10/d .functor AND 1, L_0x1e5fbd0, L_0x1e5fe40, C4<1>, C4<1>;
L_0x1e5fb10 .delay 1 (30000,30000,30000) L_0x1e5fb10/d;
v0x1cddf10_0 .net *"_s0", 0 0, L_0x1e5fbd0;  1 drivers
v0x1cddff0_0 .net *"_s1", 0 0, L_0x1e5fe40;  1 drivers
S_0x1cde0d0 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x1cdc740;
 .timescale -9 -12;
P_0x1cde2e0 .param/l "i" 0 4 54, +C4<0101>;
L_0x1e5ff40/d .functor AND 1, L_0x1e5ffb0, L_0x1e60110, C4<1>, C4<1>;
L_0x1e5ff40 .delay 1 (30000,30000,30000) L_0x1e5ff40/d;
v0x1cde3a0_0 .net *"_s0", 0 0, L_0x1e5ffb0;  1 drivers
v0x1cde480_0 .net *"_s1", 0 0, L_0x1e60110;  1 drivers
S_0x1cde560 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x1cdc740;
 .timescale -9 -12;
P_0x1cde770 .param/l "i" 0 4 54, +C4<0110>;
L_0x1e60270/d .functor AND 1, L_0x1e60330, L_0x1e60490, C4<1>, C4<1>;
L_0x1e60270 .delay 1 (30000,30000,30000) L_0x1e60270/d;
v0x1cde830_0 .net *"_s0", 0 0, L_0x1e60330;  1 drivers
v0x1cde910_0 .net *"_s1", 0 0, L_0x1e60490;  1 drivers
S_0x1cde9f0 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x1cdc740;
 .timescale -9 -12;
P_0x1cdec00 .param/l "i" 0 4 54, +C4<0111>;
L_0x1e60200/d .functor AND 1, L_0x1e609c0, L_0x1e60bb0, C4<1>, C4<1>;
L_0x1e60200 .delay 1 (30000,30000,30000) L_0x1e60200/d;
v0x1cdecc0_0 .net *"_s0", 0 0, L_0x1e609c0;  1 drivers
v0x1cdeda0_0 .net *"_s1", 0 0, L_0x1e60bb0;  1 drivers
S_0x1cdf960 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x1cdc4f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1e62600/d .functor OR 1, L_0x1e626c0, L_0x1e62870, C4<0>, C4<0>;
L_0x1e62600 .delay 1 (30000,30000,30000) L_0x1e62600/d;
v0x1ce14b0_0 .net *"_s10", 0 0, L_0x1e626c0;  1 drivers
v0x1ce1590_0 .net *"_s12", 0 0, L_0x1e62870;  1 drivers
v0x1ce1670_0 .net "in", 7 0, L_0x1e60600;  alias, 1 drivers
v0x1ce1740_0 .net "ors", 1 0, L_0x1e62420;  1 drivers
v0x1ce1800_0 .net "out", 0 0, L_0x1e62600;  alias, 1 drivers
L_0x1e617f0 .part L_0x1e60600, 0, 4;
L_0x1e62420 .concat8 [ 1 1 0 0], L_0x1e614e0, L_0x1e62110;
L_0x1e62560 .part L_0x1e60600, 4, 4;
L_0x1e626c0 .part L_0x1e62420, 0, 1;
L_0x1e62870 .part L_0x1e62420, 1, 1;
S_0x1cdfb20 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1cdf960;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1e60ca0/d .functor OR 1, L_0x1e60d60, L_0x1e60ec0, C4<0>, C4<0>;
L_0x1e60ca0 .delay 1 (30000,30000,30000) L_0x1e60ca0/d;
L_0x1e610f0/d .functor OR 1, L_0x1e61200, L_0x1e61360, C4<0>, C4<0>;
L_0x1e610f0 .delay 1 (30000,30000,30000) L_0x1e610f0/d;
L_0x1e614e0/d .functor OR 1, L_0x1e61550, L_0x1e61700, C4<0>, C4<0>;
L_0x1e614e0 .delay 1 (30000,30000,30000) L_0x1e614e0/d;
v0x1cdfd70_0 .net *"_s0", 0 0, L_0x1e60ca0;  1 drivers
v0x1cdfe70_0 .net *"_s10", 0 0, L_0x1e61200;  1 drivers
v0x1cdff50_0 .net *"_s12", 0 0, L_0x1e61360;  1 drivers
v0x1ce0010_0 .net *"_s14", 0 0, L_0x1e61550;  1 drivers
v0x1ce00f0_0 .net *"_s16", 0 0, L_0x1e61700;  1 drivers
v0x1ce0220_0 .net *"_s3", 0 0, L_0x1e60d60;  1 drivers
v0x1ce0300_0 .net *"_s5", 0 0, L_0x1e60ec0;  1 drivers
v0x1ce03e0_0 .net *"_s6", 0 0, L_0x1e610f0;  1 drivers
v0x1ce04c0_0 .net "in", 3 0, L_0x1e617f0;  1 drivers
v0x1ce0630_0 .net "ors", 1 0, L_0x1e61000;  1 drivers
v0x1ce0710_0 .net "out", 0 0, L_0x1e614e0;  1 drivers
L_0x1e60d60 .part L_0x1e617f0, 0, 1;
L_0x1e60ec0 .part L_0x1e617f0, 1, 1;
L_0x1e61000 .concat8 [ 1 1 0 0], L_0x1e60ca0, L_0x1e610f0;
L_0x1e61200 .part L_0x1e617f0, 2, 1;
L_0x1e61360 .part L_0x1e617f0, 3, 1;
L_0x1e61550 .part L_0x1e61000, 0, 1;
L_0x1e61700 .part L_0x1e61000, 1, 1;
S_0x1ce0830 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1cdf960;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1e61920/d .functor OR 1, L_0x1e61990, L_0x1e61af0, C4<0>, C4<0>;
L_0x1e61920 .delay 1 (30000,30000,30000) L_0x1e61920/d;
L_0x1e61d20/d .functor OR 1, L_0x1e61e30, L_0x1e61f90, C4<0>, C4<0>;
L_0x1e61d20 .delay 1 (30000,30000,30000) L_0x1e61d20/d;
L_0x1e62110/d .functor OR 1, L_0x1e62180, L_0x1e62330, C4<0>, C4<0>;
L_0x1e62110 .delay 1 (30000,30000,30000) L_0x1e62110/d;
v0x1ce09f0_0 .net *"_s0", 0 0, L_0x1e61920;  1 drivers
v0x1ce0af0_0 .net *"_s10", 0 0, L_0x1e61e30;  1 drivers
v0x1ce0bd0_0 .net *"_s12", 0 0, L_0x1e61f90;  1 drivers
v0x1ce0c90_0 .net *"_s14", 0 0, L_0x1e62180;  1 drivers
v0x1ce0d70_0 .net *"_s16", 0 0, L_0x1e62330;  1 drivers
v0x1ce0ea0_0 .net *"_s3", 0 0, L_0x1e61990;  1 drivers
v0x1ce0f80_0 .net *"_s5", 0 0, L_0x1e61af0;  1 drivers
v0x1ce1060_0 .net *"_s6", 0 0, L_0x1e61d20;  1 drivers
v0x1ce1140_0 .net "in", 3 0, L_0x1e62560;  1 drivers
v0x1ce12b0_0 .net "ors", 1 0, L_0x1e61c30;  1 drivers
v0x1ce1390_0 .net "out", 0 0, L_0x1e62110;  1 drivers
L_0x1e61990 .part L_0x1e62560, 0, 1;
L_0x1e61af0 .part L_0x1e62560, 1, 1;
L_0x1e61c30 .concat8 [ 1 1 0 0], L_0x1e61920, L_0x1e61d20;
L_0x1e61e30 .part L_0x1e62560, 2, 1;
L_0x1e61f90 .part L_0x1e62560, 3, 1;
L_0x1e62180 .part L_0x1e61c30, 0, 1;
L_0x1e62330 .part L_0x1e61c30, 1, 1;
S_0x1ce1ca0 .scope module, "sltGate" "slt" 4 142, 4 101 0, S_0x1cd5620;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x1e5ddd0/d .functor XNOR 1, L_0x1e66500, L_0x1e66660, C4<0>, C4<0>;
L_0x1e5ddd0 .delay 1 (20000,20000,20000) L_0x1e5ddd0/d;
L_0x1e5e040/d .functor AND 1, L_0x1e66500, L_0x1e5cd10, C4<1>, C4<1>;
L_0x1e5e040 .delay 1 (30000,30000,30000) L_0x1e5e040/d;
L_0x1e5e0b0/d .functor AND 1, L_0x1e5ddd0, L_0x1e5c960, C4<1>, C4<1>;
L_0x1e5e0b0 .delay 1 (30000,30000,30000) L_0x1e5e0b0/d;
L_0x1e5e210/d .functor OR 1, L_0x1e5e0b0, L_0x1e5e040, C4<0>, C4<0>;
L_0x1e5e210 .delay 1 (30000,30000,30000) L_0x1e5e210/d;
v0x1ce1f50_0 .net "a", 0 0, L_0x1e66500;  alias, 1 drivers
v0x1ce2040_0 .net "a_", 0 0, L_0x1e5cc00;  alias, 1 drivers
v0x1ce2100_0 .net "b", 0 0, L_0x1e66660;  alias, 1 drivers
v0x1ce21f0_0 .net "b_", 0 0, L_0x1e5cd10;  alias, 1 drivers
v0x1ce2290_0 .net "carryin", 0 0, L_0x1e5c960;  alias, 1 drivers
v0x1ce23d0_0 .net "eq", 0 0, L_0x1e5ddd0;  1 drivers
v0x1ce2490_0 .net "lt", 0 0, L_0x1e5e040;  1 drivers
v0x1ce2550_0 .net "out", 0 0, L_0x1e5e210;  1 drivers
v0x1ce2610_0 .net "w0", 0 0, L_0x1e5e0b0;  1 drivers
S_0x1ce2860 .scope module, "sub" "fullAdder" 4 140, 4 85 0, S_0x1cd5620;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1e5dbb0/d .functor OR 1, L_0x1e5d700, L_0x1ce3ac0, C4<0>, C4<0>;
L_0x1e5dbb0 .delay 1 (30000,30000,30000) L_0x1e5dbb0/d;
v0x1ce3650_0 .net "a", 0 0, L_0x1e66500;  alias, 1 drivers
v0x1ce37a0_0 .net "b", 0 0, L_0x1e5cd10;  alias, 1 drivers
v0x1ce3860_0 .net "c1", 0 0, L_0x1e5d700;  1 drivers
v0x1ce3900_0 .net "c2", 0 0, L_0x1ce3ac0;  1 drivers
v0x1ce39d0_0 .net "carryin", 0 0, L_0x1e5c960;  alias, 1 drivers
v0x1ce3b50_0 .net "carryout", 0 0, L_0x1e5dbb0;  1 drivers
v0x1ce3bf0_0 .net "s1", 0 0, L_0x1e5d640;  1 drivers
v0x1ce3c90_0 .net "sum", 0 0, L_0x1e5d860;  1 drivers
S_0x1ce2ab0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1ce2860;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1e5d640/d .functor XOR 1, L_0x1e66500, L_0x1e5cd10, C4<0>, C4<0>;
L_0x1e5d640 .delay 1 (30000,30000,30000) L_0x1e5d640/d;
L_0x1e5d700/d .functor AND 1, L_0x1e66500, L_0x1e5cd10, C4<1>, C4<1>;
L_0x1e5d700 .delay 1 (30000,30000,30000) L_0x1e5d700/d;
v0x1ce2d10_0 .net "a", 0 0, L_0x1e66500;  alias, 1 drivers
v0x1ce2dd0_0 .net "b", 0 0, L_0x1e5cd10;  alias, 1 drivers
v0x1ce2e90_0 .net "carryout", 0 0, L_0x1e5d700;  alias, 1 drivers
v0x1ce2f30_0 .net "sum", 0 0, L_0x1e5d640;  alias, 1 drivers
S_0x1ce3060 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1ce2860;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1e5d860/d .functor XOR 1, L_0x1e5d640, L_0x1e5c960, C4<0>, C4<0>;
L_0x1e5d860 .delay 1 (30000,30000,30000) L_0x1e5d860/d;
L_0x1ce3ac0/d .functor AND 1, L_0x1e5d640, L_0x1e5c960, C4<1>, C4<1>;
L_0x1ce3ac0 .delay 1 (30000,30000,30000) L_0x1ce3ac0/d;
v0x1ce32c0_0 .net "a", 0 0, L_0x1e5d640;  alias, 1 drivers
v0x1ce3390_0 .net "b", 0 0, L_0x1e5c960;  alias, 1 drivers
v0x1ce3430_0 .net "carryout", 0 0, L_0x1ce3ac0;  alias, 1 drivers
v0x1ce3500_0 .net "sum", 0 0, L_0x1e5d860;  alias, 1 drivers
S_0x1ce50b0 .scope generate, "genblk2" "genblk2" 3 45, 3 45 0, S_0x1cd5350;
 .timescale -9 -12;
L_0x7f72592dbb18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f72592dbb60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1e665a0/d .functor OR 1, L_0x7f72592dbb18, L_0x7f72592dbb60, C4<0>, C4<0>;
L_0x1e665a0 .delay 1 (30000,30000,30000) L_0x1e665a0/d;
v0x1ce52a0_0 .net/2u *"_s0", 0 0, L_0x7f72592dbb18;  1 drivers
v0x1ce5380_0 .net/2u *"_s2", 0 0, L_0x7f72592dbb60;  1 drivers
S_0x1ce5460 .scope generate, "alu_slices[25]" "alu_slices[25]" 3 37, 3 37 0, S_0x1a570b0;
 .timescale -9 -12;
P_0x1ce5670 .param/l "i" 0 3 37, +C4<011001>;
S_0x1ce5730 .scope module, "alu1_inst" "alu1" 3 38, 4 124 0, S_0x1ce5460;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x1e5caf0/d .functor NOT 1, L_0x1e70190, C4<0>, C4<0>, C4<0>;
L_0x1e5caf0 .delay 1 (10000,10000,10000) L_0x1e5caf0/d;
L_0x1e66a00/d .functor NOT 1, L_0x1e66700, C4<0>, C4<0>, C4<0>;
L_0x1e66a00 .delay 1 (10000,10000,10000) L_0x1e66a00/d;
L_0x1e67940/d .functor XOR 1, L_0x1e70190, L_0x1e66700, C4<0>, C4<0>;
L_0x1e67940 .delay 1 (30000,30000,30000) L_0x1e67940/d;
L_0x7f72592dbba8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f72592dbbf0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1e67ff0/d .functor OR 1, L_0x7f72592dbba8, L_0x7f72592dbbf0, C4<0>, C4<0>;
L_0x1e67ff0 .delay 1 (30000,30000,30000) L_0x1e67ff0/d;
L_0x1e681f0/d .functor AND 1, L_0x1e70190, L_0x1e66700, C4<1>, C4<1>;
L_0x1e681f0 .delay 1 (30000,30000,30000) L_0x1e681f0/d;
L_0x1e682b0/d .functor NAND 1, L_0x1e70190, L_0x1e66700, C4<1>, C4<1>;
L_0x1e682b0 .delay 1 (20000,20000,20000) L_0x1e682b0/d;
L_0x1e68410/d .functor XOR 1, L_0x1e70190, L_0x1e66700, C4<0>, C4<0>;
L_0x1e68410 .delay 1 (20000,20000,20000) L_0x1e68410/d;
L_0x1e688c0/d .functor OR 1, L_0x1e70190, L_0x1e66700, C4<0>, C4<0>;
L_0x1e688c0 .delay 1 (30000,30000,30000) L_0x1e688c0/d;
L_0x1e70090/d .functor NOT 1, L_0x1e6c230, C4<0>, C4<0>, C4<0>;
L_0x1e70090 .delay 1 (10000,10000,10000) L_0x1e70090/d;
v0x1cf4620_0 .net "A", 0 0, L_0x1e70190;  1 drivers
v0x1cf46e0_0 .net "A_", 0 0, L_0x1e5caf0;  1 drivers
v0x1cf47a0_0 .net "B", 0 0, L_0x1e66700;  1 drivers
v0x1cf4870_0 .net "B_", 0 0, L_0x1e66a00;  1 drivers
v0x1cf4910_0 .net *"_s12", 0 0, L_0x1e67ff0;  1 drivers
v0x1cf4a00_0 .net/2s *"_s14", 0 0, L_0x7f72592dbba8;  1 drivers
v0x1cf4ac0_0 .net/2s *"_s16", 0 0, L_0x7f72592dbbf0;  1 drivers
v0x1cf4ba0_0 .net *"_s18", 0 0, L_0x1e681f0;  1 drivers
v0x1cf4c80_0 .net *"_s20", 0 0, L_0x1e682b0;  1 drivers
v0x1cf4df0_0 .net *"_s22", 0 0, L_0x1e68410;  1 drivers
v0x1cf4ed0_0 .net *"_s24", 0 0, L_0x1e688c0;  1 drivers
o0x7f725932f798 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x1cf4fb0_0 name=_s30
o0x7f725932f7c8 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0x1cf5090_0 name=_s32
v0x1cf5170_0 .net *"_s8", 0 0, L_0x1e67940;  1 drivers
v0x1cf5250_0 .net "carryin", 0 0, L_0x1e667a0;  1 drivers
v0x1cf52f0_0 .net "carryout", 0 0, L_0x1e6fd30;  1 drivers
v0x1cf5390_0 .net "carryouts", 7 0, L_0x1ec1640;  1 drivers
v0x1cf5540_0 .net "command", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1cf55e0_0 .net "result", 0 0, L_0x1e6c230;  1 drivers
v0x1cf56d0_0 .net "results", 7 0, L_0x1e68690;  1 drivers
v0x1cf57e0_0 .net "zero", 0 0, L_0x1e70090;  1 drivers
LS_0x1e68690_0_0 .concat8 [ 1 1 1 1], L_0x1e66e60, L_0x1e67490, L_0x1e67940, L_0x1e67ff0;
LS_0x1e68690_0_4 .concat8 [ 1 1 1 1], L_0x1e681f0, L_0x1e682b0, L_0x1e68410, L_0x1e688c0;
L_0x1e68690 .concat8 [ 4 4 0 0], LS_0x1e68690_0_0, LS_0x1e68690_0_4;
LS_0x1ec1640_0_0 .concat [ 1 1 1 1], L_0x1e67110, L_0x1e677e0, o0x7f725932f798, L_0x1e67e40;
LS_0x1ec1640_0_4 .concat [ 4 0 0 0], o0x7f725932f7c8;
L_0x1ec1640 .concat [ 4 4 0 0], LS_0x1ec1640_0_0, LS_0x1ec1640_0_4;
S_0x1ce59b0 .scope module, "adder" "fullAdder" 4 139, 4 85 0, S_0x1ce5730;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1e67110/d .functor OR 1, L_0x1e66bf0, L_0x1e66fb0, C4<0>, C4<0>;
L_0x1e67110 .delay 1 (30000,30000,30000) L_0x1e67110/d;
v0x1ce67e0_0 .net "a", 0 0, L_0x1e70190;  alias, 1 drivers
v0x1ce68a0_0 .net "b", 0 0, L_0x1e66700;  alias, 1 drivers
v0x1ce6970_0 .net "c1", 0 0, L_0x1e66bf0;  1 drivers
v0x1ce6a70_0 .net "c2", 0 0, L_0x1e66fb0;  1 drivers
v0x1ce6b40_0 .net "carryin", 0 0, L_0x1e667a0;  alias, 1 drivers
v0x1ce6c30_0 .net "carryout", 0 0, L_0x1e67110;  1 drivers
v0x1ce6cd0_0 .net "s1", 0 0, L_0x1e60580;  1 drivers
v0x1ce6dc0_0 .net "sum", 0 0, L_0x1e66e60;  1 drivers
S_0x1ce5c20 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1ce59b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1e60580/d .functor XOR 1, L_0x1e70190, L_0x1e66700, C4<0>, C4<0>;
L_0x1e60580 .delay 1 (30000,30000,30000) L_0x1e60580/d;
L_0x1e66bf0/d .functor AND 1, L_0x1e70190, L_0x1e66700, C4<1>, C4<1>;
L_0x1e66bf0 .delay 1 (30000,30000,30000) L_0x1e66bf0/d;
v0x1ce5e80_0 .net "a", 0 0, L_0x1e70190;  alias, 1 drivers
v0x1ce5f60_0 .net "b", 0 0, L_0x1e66700;  alias, 1 drivers
v0x1ce6020_0 .net "carryout", 0 0, L_0x1e66bf0;  alias, 1 drivers
v0x1ce60c0_0 .net "sum", 0 0, L_0x1e60580;  alias, 1 drivers
S_0x1ce6200 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1ce59b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1e66e60/d .functor XOR 1, L_0x1e60580, L_0x1e667a0, C4<0>, C4<0>;
L_0x1e66e60 .delay 1 (30000,30000,30000) L_0x1e66e60/d;
L_0x1e66fb0/d .functor AND 1, L_0x1e60580, L_0x1e667a0, C4<1>, C4<1>;
L_0x1e66fb0 .delay 1 (30000,30000,30000) L_0x1e66fb0/d;
v0x1ce6460_0 .net "a", 0 0, L_0x1e60580;  alias, 1 drivers
v0x1ce6500_0 .net "b", 0 0, L_0x1e667a0;  alias, 1 drivers
v0x1ce65a0_0 .net "carryout", 0 0, L_0x1e66fb0;  alias, 1 drivers
v0x1ce6670_0 .net "sum", 0 0, L_0x1e66e60;  alias, 1 drivers
S_0x1ce6e90 .scope module, "cMux" "unaryMultiplexor" 4 149, 4 69 0, S_0x1ce5730;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1cec280_0 .net "ands", 7 0, L_0x1e6dd30;  1 drivers
v0x1cec390_0 .net "in", 7 0, L_0x1ec1640;  alias, 1 drivers
v0x1cec450_0 .net "out", 0 0, L_0x1e6fd30;  alias, 1 drivers
v0x1cec520_0 .net "sel", 7 0, v0x1d6daa0_0;  alias, 1 drivers
S_0x1ce70b0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x1ce6e90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x1ce97e0_0 .net "A", 7 0, L_0x1ec1640;  alias, 1 drivers
v0x1ce98e0_0 .net "B", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1ce99a0_0 .net *"_s0", 0 0, L_0x1e6c590;  1 drivers
v0x1ce9a60_0 .net *"_s12", 0 0, L_0x1e6cf00;  1 drivers
v0x1ce9b40_0 .net *"_s16", 0 0, L_0x1e6d2c0;  1 drivers
v0x1ce9c70_0 .net *"_s20", 0 0, L_0x1e6d600;  1 drivers
v0x1ce9d50_0 .net *"_s24", 0 0, L_0x1e6da20;  1 drivers
v0x1ce9e30_0 .net *"_s28", 0 0, L_0x1e6d9b0;  1 drivers
v0x1ce9f10_0 .net *"_s4", 0 0, L_0x1e6c8a0;  1 drivers
v0x1cea080_0 .net *"_s8", 0 0, L_0x1e6cbf0;  1 drivers
v0x1cea160_0 .net "out", 7 0, L_0x1e6dd30;  alias, 1 drivers
L_0x1e6c650 .part L_0x1ec1640, 0, 1;
L_0x1e6c7b0 .part v0x1d6daa0_0, 0, 1;
L_0x1e6c960 .part L_0x1ec1640, 1, 1;
L_0x1e6cb50 .part v0x1d6daa0_0, 1, 1;
L_0x1e6ccb0 .part L_0x1ec1640, 2, 1;
L_0x1e6ce10 .part v0x1d6daa0_0, 2, 1;
L_0x1e6d020 .part L_0x1ec1640, 3, 1;
L_0x1e6d180 .part v0x1d6daa0_0, 3, 1;
L_0x1e6d3b0 .part L_0x1ec1640, 4, 1;
L_0x1e6d510 .part v0x1d6daa0_0, 4, 1;
L_0x1e6d6a0 .part L_0x1ec1640, 5, 1;
L_0x1e6d910 .part v0x1d6daa0_0, 5, 1;
L_0x1e6dae0 .part L_0x1ec1640, 6, 1;
L_0x1e6dc40 .part v0x1d6daa0_0, 6, 1;
LS_0x1e6dd30_0_0 .concat8 [ 1 1 1 1], L_0x1e6c590, L_0x1e6c8a0, L_0x1e6cbf0, L_0x1e6cf00;
LS_0x1e6dd30_0_4 .concat8 [ 1 1 1 1], L_0x1e6d2c0, L_0x1e6d600, L_0x1e6da20, L_0x1e6d9b0;
L_0x1e6dd30 .concat8 [ 4 4 0 0], LS_0x1e6dd30_0_0, LS_0x1e6dd30_0_4;
L_0x1e6e0f0 .part L_0x1ec1640, 7, 1;
L_0x1e6e2e0 .part v0x1d6daa0_0, 7, 1;
S_0x1ce7310 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x1ce70b0;
 .timescale -9 -12;
P_0x1ce7520 .param/l "i" 0 4 54, +C4<00>;
L_0x1e6c590/d .functor AND 1, L_0x1e6c650, L_0x1e6c7b0, C4<1>, C4<1>;
L_0x1e6c590 .delay 1 (30000,30000,30000) L_0x1e6c590/d;
v0x1ce7600_0 .net *"_s0", 0 0, L_0x1e6c650;  1 drivers
v0x1ce76e0_0 .net *"_s1", 0 0, L_0x1e6c7b0;  1 drivers
S_0x1ce77c0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x1ce70b0;
 .timescale -9 -12;
P_0x1ce79d0 .param/l "i" 0 4 54, +C4<01>;
L_0x1e6c8a0/d .functor AND 1, L_0x1e6c960, L_0x1e6cb50, C4<1>, C4<1>;
L_0x1e6c8a0 .delay 1 (30000,30000,30000) L_0x1e6c8a0/d;
v0x1ce7a90_0 .net *"_s0", 0 0, L_0x1e6c960;  1 drivers
v0x1ce7b70_0 .net *"_s1", 0 0, L_0x1e6cb50;  1 drivers
S_0x1ce7c50 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x1ce70b0;
 .timescale -9 -12;
P_0x1ce7e60 .param/l "i" 0 4 54, +C4<010>;
L_0x1e6cbf0/d .functor AND 1, L_0x1e6ccb0, L_0x1e6ce10, C4<1>, C4<1>;
L_0x1e6cbf0 .delay 1 (30000,30000,30000) L_0x1e6cbf0/d;
v0x1ce7f00_0 .net *"_s0", 0 0, L_0x1e6ccb0;  1 drivers
v0x1ce7fe0_0 .net *"_s1", 0 0, L_0x1e6ce10;  1 drivers
S_0x1ce80c0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x1ce70b0;
 .timescale -9 -12;
P_0x1ce82d0 .param/l "i" 0 4 54, +C4<011>;
L_0x1e6cf00/d .functor AND 1, L_0x1e6d020, L_0x1e6d180, C4<1>, C4<1>;
L_0x1e6cf00 .delay 1 (30000,30000,30000) L_0x1e6cf00/d;
v0x1ce8390_0 .net *"_s0", 0 0, L_0x1e6d020;  1 drivers
v0x1ce8470_0 .net *"_s1", 0 0, L_0x1e6d180;  1 drivers
S_0x1ce8550 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x1ce70b0;
 .timescale -9 -12;
P_0x1ce87b0 .param/l "i" 0 4 54, +C4<0100>;
L_0x1e6d2c0/d .functor AND 1, L_0x1e6d3b0, L_0x1e6d510, C4<1>, C4<1>;
L_0x1e6d2c0 .delay 1 (30000,30000,30000) L_0x1e6d2c0/d;
v0x1ce8870_0 .net *"_s0", 0 0, L_0x1e6d3b0;  1 drivers
v0x1ce8950_0 .net *"_s1", 0 0, L_0x1e6d510;  1 drivers
S_0x1ce8a30 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x1ce70b0;
 .timescale -9 -12;
P_0x1ce8c40 .param/l "i" 0 4 54, +C4<0101>;
L_0x1e6d600/d .functor AND 1, L_0x1e6d6a0, L_0x1e6d910, C4<1>, C4<1>;
L_0x1e6d600 .delay 1 (30000,30000,30000) L_0x1e6d600/d;
v0x1ce8d00_0 .net *"_s0", 0 0, L_0x1e6d6a0;  1 drivers
v0x1ce8de0_0 .net *"_s1", 0 0, L_0x1e6d910;  1 drivers
S_0x1ce8ec0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x1ce70b0;
 .timescale -9 -12;
P_0x1ce90d0 .param/l "i" 0 4 54, +C4<0110>;
L_0x1e6da20/d .functor AND 1, L_0x1e6dae0, L_0x1e6dc40, C4<1>, C4<1>;
L_0x1e6da20 .delay 1 (30000,30000,30000) L_0x1e6da20/d;
v0x1ce9190_0 .net *"_s0", 0 0, L_0x1e6dae0;  1 drivers
v0x1ce9270_0 .net *"_s1", 0 0, L_0x1e6dc40;  1 drivers
S_0x1ce9350 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x1ce70b0;
 .timescale -9 -12;
P_0x1ce9560 .param/l "i" 0 4 54, +C4<0111>;
L_0x1e6d9b0/d .functor AND 1, L_0x1e6e0f0, L_0x1e6e2e0, C4<1>, C4<1>;
L_0x1e6d9b0 .delay 1 (30000,30000,30000) L_0x1e6d9b0/d;
v0x1ce9620_0 .net *"_s0", 0 0, L_0x1e6e0f0;  1 drivers
v0x1ce9700_0 .net *"_s1", 0 0, L_0x1e6e2e0;  1 drivers
S_0x1cea2c0 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x1ce6e90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1e6fd30/d .functor OR 1, L_0x1e6fdf0, L_0x1e6ffa0, C4<0>, C4<0>;
L_0x1e6fd30 .delay 1 (30000,30000,30000) L_0x1e6fd30/d;
v0x1cebe10_0 .net *"_s10", 0 0, L_0x1e6fdf0;  1 drivers
v0x1cebef0_0 .net *"_s12", 0 0, L_0x1e6ffa0;  1 drivers
v0x1cebfd0_0 .net "in", 7 0, L_0x1e6dd30;  alias, 1 drivers
v0x1cec0a0_0 .net "ors", 1 0, L_0x1e6fb50;  1 drivers
v0x1cec160_0 .net "out", 0 0, L_0x1e6fd30;  alias, 1 drivers
L_0x1e6ef20 .part L_0x1e6dd30, 0, 4;
L_0x1e6fb50 .concat8 [ 1 1 0 0], L_0x1e6ec10, L_0x1e6f840;
L_0x1e6fc90 .part L_0x1e6dd30, 4, 4;
L_0x1e6fdf0 .part L_0x1e6fb50, 0, 1;
L_0x1e6ffa0 .part L_0x1e6fb50, 1, 1;
S_0x1cea480 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1cea2c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1e6e3d0/d .functor OR 1, L_0x1e6e490, L_0x1e6e5f0, C4<0>, C4<0>;
L_0x1e6e3d0 .delay 1 (30000,30000,30000) L_0x1e6e3d0/d;
L_0x1e6e820/d .functor OR 1, L_0x1e6e930, L_0x1e6ea90, C4<0>, C4<0>;
L_0x1e6e820 .delay 1 (30000,30000,30000) L_0x1e6e820/d;
L_0x1e6ec10/d .functor OR 1, L_0x1e6ec80, L_0x1e6ee30, C4<0>, C4<0>;
L_0x1e6ec10 .delay 1 (30000,30000,30000) L_0x1e6ec10/d;
v0x1cea6d0_0 .net *"_s0", 0 0, L_0x1e6e3d0;  1 drivers
v0x1cea7d0_0 .net *"_s10", 0 0, L_0x1e6e930;  1 drivers
v0x1cea8b0_0 .net *"_s12", 0 0, L_0x1e6ea90;  1 drivers
v0x1cea970_0 .net *"_s14", 0 0, L_0x1e6ec80;  1 drivers
v0x1ceaa50_0 .net *"_s16", 0 0, L_0x1e6ee30;  1 drivers
v0x1ceab80_0 .net *"_s3", 0 0, L_0x1e6e490;  1 drivers
v0x1ceac60_0 .net *"_s5", 0 0, L_0x1e6e5f0;  1 drivers
v0x1cead40_0 .net *"_s6", 0 0, L_0x1e6e820;  1 drivers
v0x1ceae20_0 .net "in", 3 0, L_0x1e6ef20;  1 drivers
v0x1ceaf90_0 .net "ors", 1 0, L_0x1e6e730;  1 drivers
v0x1ceb070_0 .net "out", 0 0, L_0x1e6ec10;  1 drivers
L_0x1e6e490 .part L_0x1e6ef20, 0, 1;
L_0x1e6e5f0 .part L_0x1e6ef20, 1, 1;
L_0x1e6e730 .concat8 [ 1 1 0 0], L_0x1e6e3d0, L_0x1e6e820;
L_0x1e6e930 .part L_0x1e6ef20, 2, 1;
L_0x1e6ea90 .part L_0x1e6ef20, 3, 1;
L_0x1e6ec80 .part L_0x1e6e730, 0, 1;
L_0x1e6ee30 .part L_0x1e6e730, 1, 1;
S_0x1ceb190 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1cea2c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1e6f050/d .functor OR 1, L_0x1e6f0c0, L_0x1e6f220, C4<0>, C4<0>;
L_0x1e6f050 .delay 1 (30000,30000,30000) L_0x1e6f050/d;
L_0x1e6f450/d .functor OR 1, L_0x1e6f560, L_0x1e6f6c0, C4<0>, C4<0>;
L_0x1e6f450 .delay 1 (30000,30000,30000) L_0x1e6f450/d;
L_0x1e6f840/d .functor OR 1, L_0x1e6f8b0, L_0x1e6fa60, C4<0>, C4<0>;
L_0x1e6f840 .delay 1 (30000,30000,30000) L_0x1e6f840/d;
v0x1ceb350_0 .net *"_s0", 0 0, L_0x1e6f050;  1 drivers
v0x1ceb450_0 .net *"_s10", 0 0, L_0x1e6f560;  1 drivers
v0x1ceb530_0 .net *"_s12", 0 0, L_0x1e6f6c0;  1 drivers
v0x1ceb5f0_0 .net *"_s14", 0 0, L_0x1e6f8b0;  1 drivers
v0x1ceb6d0_0 .net *"_s16", 0 0, L_0x1e6fa60;  1 drivers
v0x1ceb800_0 .net *"_s3", 0 0, L_0x1e6f0c0;  1 drivers
v0x1ceb8e0_0 .net *"_s5", 0 0, L_0x1e6f220;  1 drivers
v0x1ceb9c0_0 .net *"_s6", 0 0, L_0x1e6f450;  1 drivers
v0x1cebaa0_0 .net "in", 3 0, L_0x1e6fc90;  1 drivers
v0x1cebc10_0 .net "ors", 1 0, L_0x1e6f360;  1 drivers
v0x1cebcf0_0 .net "out", 0 0, L_0x1e6f840;  1 drivers
L_0x1e6f0c0 .part L_0x1e6fc90, 0, 1;
L_0x1e6f220 .part L_0x1e6fc90, 1, 1;
L_0x1e6f360 .concat8 [ 1 1 0 0], L_0x1e6f050, L_0x1e6f450;
L_0x1e6f560 .part L_0x1e6fc90, 2, 1;
L_0x1e6f6c0 .part L_0x1e6fc90, 3, 1;
L_0x1e6f8b0 .part L_0x1e6f360, 0, 1;
L_0x1e6fa60 .part L_0x1e6f360, 1, 1;
S_0x1cec600 .scope module, "resMux" "unaryMultiplexor" 4 148, 4 69 0, S_0x1ce5730;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1cf1a30_0 .net "ands", 7 0, L_0x1e6a230;  1 drivers
v0x1cf1b40_0 .net "in", 7 0, L_0x1e68690;  alias, 1 drivers
v0x1cf1c00_0 .net "out", 0 0, L_0x1e6c230;  alias, 1 drivers
v0x1cf1cd0_0 .net "sel", 7 0, v0x1d6daa0_0;  alias, 1 drivers
S_0x1cec850 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x1cec600;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x1ceef90_0 .net "A", 7 0, L_0x1e68690;  alias, 1 drivers
v0x1cef090_0 .net "B", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1cef150_0 .net *"_s0", 0 0, L_0x1e68a20;  1 drivers
v0x1cef210_0 .net *"_s12", 0 0, L_0x1e693e0;  1 drivers
v0x1cef2f0_0 .net *"_s16", 0 0, L_0x1e69740;  1 drivers
v0x1cef420_0 .net *"_s20", 0 0, L_0x1e69b70;  1 drivers
v0x1cef500_0 .net *"_s24", 0 0, L_0x1e69ea0;  1 drivers
v0x1cef5e0_0 .net *"_s28", 0 0, L_0x1e69e30;  1 drivers
v0x1cef6c0_0 .net *"_s4", 0 0, L_0x1e68dc0;  1 drivers
v0x1cef830_0 .net *"_s8", 0 0, L_0x1e690d0;  1 drivers
v0x1cef910_0 .net "out", 7 0, L_0x1e6a230;  alias, 1 drivers
L_0x1e68b30 .part L_0x1e68690, 0, 1;
L_0x1e68d20 .part v0x1d6daa0_0, 0, 1;
L_0x1e68e80 .part L_0x1e68690, 1, 1;
L_0x1e68fe0 .part v0x1d6daa0_0, 1, 1;
L_0x1e69190 .part L_0x1e68690, 2, 1;
L_0x1e692f0 .part v0x1d6daa0_0, 2, 1;
L_0x1e694a0 .part L_0x1e68690, 3, 1;
L_0x1e69600 .part v0x1d6daa0_0, 3, 1;
L_0x1e69800 .part L_0x1e68690, 4, 1;
L_0x1e69a70 .part v0x1d6daa0_0, 4, 1;
L_0x1e69be0 .part L_0x1e68690, 5, 1;
L_0x1e69d40 .part v0x1d6daa0_0, 5, 1;
L_0x1e69f60 .part L_0x1e68690, 6, 1;
L_0x1e6a0c0 .part v0x1d6daa0_0, 6, 1;
LS_0x1e6a230_0_0 .concat8 [ 1 1 1 1], L_0x1e68a20, L_0x1e68dc0, L_0x1e690d0, L_0x1e693e0;
LS_0x1e6a230_0_4 .concat8 [ 1 1 1 1], L_0x1e69740, L_0x1e69b70, L_0x1e69ea0, L_0x1e69e30;
L_0x1e6a230 .concat8 [ 4 4 0 0], LS_0x1e6a230_0_0, LS_0x1e6a230_0_4;
L_0x1e6a5f0 .part L_0x1e68690, 7, 1;
L_0x1e6a7e0 .part v0x1d6daa0_0, 7, 1;
S_0x1ceca90 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x1cec850;
 .timescale -9 -12;
P_0x1cecca0 .param/l "i" 0 4 54, +C4<00>;
L_0x1e68a20/d .functor AND 1, L_0x1e68b30, L_0x1e68d20, C4<1>, C4<1>;
L_0x1e68a20 .delay 1 (30000,30000,30000) L_0x1e68a20/d;
v0x1cecd80_0 .net *"_s0", 0 0, L_0x1e68b30;  1 drivers
v0x1cece60_0 .net *"_s1", 0 0, L_0x1e68d20;  1 drivers
S_0x1cecf40 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x1cec850;
 .timescale -9 -12;
P_0x1ced150 .param/l "i" 0 4 54, +C4<01>;
L_0x1e68dc0/d .functor AND 1, L_0x1e68e80, L_0x1e68fe0, C4<1>, C4<1>;
L_0x1e68dc0 .delay 1 (30000,30000,30000) L_0x1e68dc0/d;
v0x1ced210_0 .net *"_s0", 0 0, L_0x1e68e80;  1 drivers
v0x1ced2f0_0 .net *"_s1", 0 0, L_0x1e68fe0;  1 drivers
S_0x1ced3d0 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x1cec850;
 .timescale -9 -12;
P_0x1ced610 .param/l "i" 0 4 54, +C4<010>;
L_0x1e690d0/d .functor AND 1, L_0x1e69190, L_0x1e692f0, C4<1>, C4<1>;
L_0x1e690d0 .delay 1 (30000,30000,30000) L_0x1e690d0/d;
v0x1ced6b0_0 .net *"_s0", 0 0, L_0x1e69190;  1 drivers
v0x1ced790_0 .net *"_s1", 0 0, L_0x1e692f0;  1 drivers
S_0x1ced870 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x1cec850;
 .timescale -9 -12;
P_0x1ceda80 .param/l "i" 0 4 54, +C4<011>;
L_0x1e693e0/d .functor AND 1, L_0x1e694a0, L_0x1e69600, C4<1>, C4<1>;
L_0x1e693e0 .delay 1 (30000,30000,30000) L_0x1e693e0/d;
v0x1cedb40_0 .net *"_s0", 0 0, L_0x1e694a0;  1 drivers
v0x1cedc20_0 .net *"_s1", 0 0, L_0x1e69600;  1 drivers
S_0x1cedd00 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x1cec850;
 .timescale -9 -12;
P_0x1cedf60 .param/l "i" 0 4 54, +C4<0100>;
L_0x1e69740/d .functor AND 1, L_0x1e69800, L_0x1e69a70, C4<1>, C4<1>;
L_0x1e69740 .delay 1 (30000,30000,30000) L_0x1e69740/d;
v0x1cee020_0 .net *"_s0", 0 0, L_0x1e69800;  1 drivers
v0x1cee100_0 .net *"_s1", 0 0, L_0x1e69a70;  1 drivers
S_0x1cee1e0 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x1cec850;
 .timescale -9 -12;
P_0x1cee3f0 .param/l "i" 0 4 54, +C4<0101>;
L_0x1e69b70/d .functor AND 1, L_0x1e69be0, L_0x1e69d40, C4<1>, C4<1>;
L_0x1e69b70 .delay 1 (30000,30000,30000) L_0x1e69b70/d;
v0x1cee4b0_0 .net *"_s0", 0 0, L_0x1e69be0;  1 drivers
v0x1cee590_0 .net *"_s1", 0 0, L_0x1e69d40;  1 drivers
S_0x1cee670 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x1cec850;
 .timescale -9 -12;
P_0x1cee880 .param/l "i" 0 4 54, +C4<0110>;
L_0x1e69ea0/d .functor AND 1, L_0x1e69f60, L_0x1e6a0c0, C4<1>, C4<1>;
L_0x1e69ea0 .delay 1 (30000,30000,30000) L_0x1e69ea0/d;
v0x1cee940_0 .net *"_s0", 0 0, L_0x1e69f60;  1 drivers
v0x1ceea20_0 .net *"_s1", 0 0, L_0x1e6a0c0;  1 drivers
S_0x1ceeb00 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x1cec850;
 .timescale -9 -12;
P_0x1ceed10 .param/l "i" 0 4 54, +C4<0111>;
L_0x1e69e30/d .functor AND 1, L_0x1e6a5f0, L_0x1e6a7e0, C4<1>, C4<1>;
L_0x1e69e30 .delay 1 (30000,30000,30000) L_0x1e69e30/d;
v0x1ceedd0_0 .net *"_s0", 0 0, L_0x1e6a5f0;  1 drivers
v0x1ceeeb0_0 .net *"_s1", 0 0, L_0x1e6a7e0;  1 drivers
S_0x1cefa70 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x1cec600;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1e6c230/d .functor OR 1, L_0x1e6c2f0, L_0x1e6c4a0, C4<0>, C4<0>;
L_0x1e6c230 .delay 1 (30000,30000,30000) L_0x1e6c230/d;
v0x1cf15c0_0 .net *"_s10", 0 0, L_0x1e6c2f0;  1 drivers
v0x1cf16a0_0 .net *"_s12", 0 0, L_0x1e6c4a0;  1 drivers
v0x1cf1780_0 .net "in", 7 0, L_0x1e6a230;  alias, 1 drivers
v0x1cf1850_0 .net "ors", 1 0, L_0x1e6c050;  1 drivers
v0x1cf1910_0 .net "out", 0 0, L_0x1e6c230;  alias, 1 drivers
L_0x1e6b420 .part L_0x1e6a230, 0, 4;
L_0x1e6c050 .concat8 [ 1 1 0 0], L_0x1e6b110, L_0x1e6bd40;
L_0x1e6c190 .part L_0x1e6a230, 4, 4;
L_0x1e6c2f0 .part L_0x1e6c050, 0, 1;
L_0x1e6c4a0 .part L_0x1e6c050, 1, 1;
S_0x1cefc30 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1cefa70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1e6a8d0/d .functor OR 1, L_0x1e6a990, L_0x1e6aaf0, C4<0>, C4<0>;
L_0x1e6a8d0 .delay 1 (30000,30000,30000) L_0x1e6a8d0/d;
L_0x1e6ad20/d .functor OR 1, L_0x1e6ae30, L_0x1e6af90, C4<0>, C4<0>;
L_0x1e6ad20 .delay 1 (30000,30000,30000) L_0x1e6ad20/d;
L_0x1e6b110/d .functor OR 1, L_0x1e6b180, L_0x1e6b330, C4<0>, C4<0>;
L_0x1e6b110 .delay 1 (30000,30000,30000) L_0x1e6b110/d;
v0x1cefe80_0 .net *"_s0", 0 0, L_0x1e6a8d0;  1 drivers
v0x1ceff80_0 .net *"_s10", 0 0, L_0x1e6ae30;  1 drivers
v0x1cf0060_0 .net *"_s12", 0 0, L_0x1e6af90;  1 drivers
v0x1cf0120_0 .net *"_s14", 0 0, L_0x1e6b180;  1 drivers
v0x1cf0200_0 .net *"_s16", 0 0, L_0x1e6b330;  1 drivers
v0x1cf0330_0 .net *"_s3", 0 0, L_0x1e6a990;  1 drivers
v0x1cf0410_0 .net *"_s5", 0 0, L_0x1e6aaf0;  1 drivers
v0x1cf04f0_0 .net *"_s6", 0 0, L_0x1e6ad20;  1 drivers
v0x1cf05d0_0 .net "in", 3 0, L_0x1e6b420;  1 drivers
v0x1cf0740_0 .net "ors", 1 0, L_0x1e6ac30;  1 drivers
v0x1cf0820_0 .net "out", 0 0, L_0x1e6b110;  1 drivers
L_0x1e6a990 .part L_0x1e6b420, 0, 1;
L_0x1e6aaf0 .part L_0x1e6b420, 1, 1;
L_0x1e6ac30 .concat8 [ 1 1 0 0], L_0x1e6a8d0, L_0x1e6ad20;
L_0x1e6ae30 .part L_0x1e6b420, 2, 1;
L_0x1e6af90 .part L_0x1e6b420, 3, 1;
L_0x1e6b180 .part L_0x1e6ac30, 0, 1;
L_0x1e6b330 .part L_0x1e6ac30, 1, 1;
S_0x1cf0940 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1cefa70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1e6b550/d .functor OR 1, L_0x1e6b5c0, L_0x1e6b720, C4<0>, C4<0>;
L_0x1e6b550 .delay 1 (30000,30000,30000) L_0x1e6b550/d;
L_0x1e6b950/d .functor OR 1, L_0x1e6ba60, L_0x1e6bbc0, C4<0>, C4<0>;
L_0x1e6b950 .delay 1 (30000,30000,30000) L_0x1e6b950/d;
L_0x1e6bd40/d .functor OR 1, L_0x1e6bdb0, L_0x1e6bf60, C4<0>, C4<0>;
L_0x1e6bd40 .delay 1 (30000,30000,30000) L_0x1e6bd40/d;
v0x1cf0b00_0 .net *"_s0", 0 0, L_0x1e6b550;  1 drivers
v0x1cf0c00_0 .net *"_s10", 0 0, L_0x1e6ba60;  1 drivers
v0x1cf0ce0_0 .net *"_s12", 0 0, L_0x1e6bbc0;  1 drivers
v0x1cf0da0_0 .net *"_s14", 0 0, L_0x1e6bdb0;  1 drivers
v0x1cf0e80_0 .net *"_s16", 0 0, L_0x1e6bf60;  1 drivers
v0x1cf0fb0_0 .net *"_s3", 0 0, L_0x1e6b5c0;  1 drivers
v0x1cf1090_0 .net *"_s5", 0 0, L_0x1e6b720;  1 drivers
v0x1cf1170_0 .net *"_s6", 0 0, L_0x1e6b950;  1 drivers
v0x1cf1250_0 .net "in", 3 0, L_0x1e6c190;  1 drivers
v0x1cf13c0_0 .net "ors", 1 0, L_0x1e6b860;  1 drivers
v0x1cf14a0_0 .net "out", 0 0, L_0x1e6bd40;  1 drivers
L_0x1e6b5c0 .part L_0x1e6c190, 0, 1;
L_0x1e6b720 .part L_0x1e6c190, 1, 1;
L_0x1e6b860 .concat8 [ 1 1 0 0], L_0x1e6b550, L_0x1e6b950;
L_0x1e6ba60 .part L_0x1e6c190, 2, 1;
L_0x1e6bbc0 .part L_0x1e6c190, 3, 1;
L_0x1e6bdb0 .part L_0x1e6b860, 0, 1;
L_0x1e6bf60 .part L_0x1e6b860, 1, 1;
S_0x1c03b90 .scope module, "sltGate" "slt" 4 142, 4 101 0, S_0x1ce5730;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x1e67a00/d .functor XNOR 1, L_0x1e70190, L_0x1e66700, C4<0>, C4<0>;
L_0x1e67a00 .delay 1 (20000,20000,20000) L_0x1e67a00/d;
L_0x1e67c70/d .functor AND 1, L_0x1e70190, L_0x1e66a00, C4<1>, C4<1>;
L_0x1e67c70 .delay 1 (30000,30000,30000) L_0x1e67c70/d;
L_0x1e67ce0/d .functor AND 1, L_0x1e67a00, L_0x1e667a0, C4<1>, C4<1>;
L_0x1e67ce0 .delay 1 (30000,30000,30000) L_0x1e67ce0/d;
L_0x1e67e40/d .functor OR 1, L_0x1e67ce0, L_0x1e67c70, C4<0>, C4<0>;
L_0x1e67e40 .delay 1 (30000,30000,30000) L_0x1e67e40/d;
v0x1c03e40_0 .net "a", 0 0, L_0x1e70190;  alias, 1 drivers
v0x1c03f30_0 .net "a_", 0 0, L_0x1e5caf0;  alias, 1 drivers
v0x1c03ff0_0 .net "b", 0 0, L_0x1e66700;  alias, 1 drivers
v0x1c040e0_0 .net "b_", 0 0, L_0x1e66a00;  alias, 1 drivers
v0x1c04180_0 .net "carryin", 0 0, L_0x1e667a0;  alias, 1 drivers
v0x1c042c0_0 .net "eq", 0 0, L_0x1e67a00;  1 drivers
v0x1cf2da0_0 .net "lt", 0 0, L_0x1e67c70;  1 drivers
v0x1cf2e60_0 .net "out", 0 0, L_0x1e67e40;  1 drivers
v0x1cf2f20_0 .net "w0", 0 0, L_0x1e67ce0;  1 drivers
S_0x1cf3170 .scope module, "sub" "fullAdder" 4 140, 4 85 0, S_0x1ce5730;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1e677e0/d .functor OR 1, L_0x1e67330, L_0x1cf4390, C4<0>, C4<0>;
L_0x1e677e0 .delay 1 (30000,30000,30000) L_0x1e677e0/d;
v0x1cf3f60_0 .net "a", 0 0, L_0x1e70190;  alias, 1 drivers
v0x1cf4090_0 .net "b", 0 0, L_0x1e66a00;  alias, 1 drivers
v0x1cf4130_0 .net "c1", 0 0, L_0x1e67330;  1 drivers
v0x1cf41d0_0 .net "c2", 0 0, L_0x1cf4390;  1 drivers
v0x1cf42a0_0 .net "carryin", 0 0, L_0x1e667a0;  alias, 1 drivers
v0x1cf4420_0 .net "carryout", 0 0, L_0x1e677e0;  1 drivers
v0x1cf44c0_0 .net "s1", 0 0, L_0x1e67270;  1 drivers
v0x1cf4560_0 .net "sum", 0 0, L_0x1e67490;  1 drivers
S_0x1cf33c0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1cf3170;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1e67270/d .functor XOR 1, L_0x1e70190, L_0x1e66a00, C4<0>, C4<0>;
L_0x1e67270 .delay 1 (30000,30000,30000) L_0x1e67270/d;
L_0x1e67330/d .functor AND 1, L_0x1e70190, L_0x1e66a00, C4<1>, C4<1>;
L_0x1e67330 .delay 1 (30000,30000,30000) L_0x1e67330/d;
v0x1cf3620_0 .net "a", 0 0, L_0x1e70190;  alias, 1 drivers
v0x1cf36e0_0 .net "b", 0 0, L_0x1e66a00;  alias, 1 drivers
v0x1cf37a0_0 .net "carryout", 0 0, L_0x1e67330;  alias, 1 drivers
v0x1cf3840_0 .net "sum", 0 0, L_0x1e67270;  alias, 1 drivers
S_0x1cf3970 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1cf3170;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1e67490/d .functor XOR 1, L_0x1e67270, L_0x1e667a0, C4<0>, C4<0>;
L_0x1e67490 .delay 1 (30000,30000,30000) L_0x1e67490/d;
L_0x1cf4390/d .functor AND 1, L_0x1e67270, L_0x1e667a0, C4<1>, C4<1>;
L_0x1cf4390 .delay 1 (30000,30000,30000) L_0x1cf4390/d;
v0x1cf3bd0_0 .net "a", 0 0, L_0x1e67270;  alias, 1 drivers
v0x1cf3ca0_0 .net "b", 0 0, L_0x1e667a0;  alias, 1 drivers
v0x1cf3d40_0 .net "carryout", 0 0, L_0x1cf4390;  alias, 1 drivers
v0x1cf3e10_0 .net "sum", 0 0, L_0x1e67490;  alias, 1 drivers
S_0x1cf59c0 .scope generate, "genblk2" "genblk2" 3 45, 3 45 0, S_0x1ce5460;
 .timescale -9 -12;
L_0x7f72592dbc38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f72592dbc80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1e70230/d .functor OR 1, L_0x7f72592dbc38, L_0x7f72592dbc80, C4<0>, C4<0>;
L_0x1e70230 .delay 1 (30000,30000,30000) L_0x1e70230/d;
v0x1cf5bb0_0 .net/2u *"_s0", 0 0, L_0x7f72592dbc38;  1 drivers
v0x1cf5c90_0 .net/2u *"_s2", 0 0, L_0x7f72592dbc80;  1 drivers
S_0x1cf5d70 .scope generate, "alu_slices[26]" "alu_slices[26]" 3 37, 3 37 0, S_0x1a570b0;
 .timescale -9 -12;
P_0x1cf5f80 .param/l "i" 0 3 37, +C4<011010>;
S_0x1cf6040 .scope module, "alu1_inst" "alu1" 3 38, 4 124 0, S_0x1cf5d70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x1e705c0/d .functor NOT 1, L_0x1e79dd0, C4<0>, C4<0>, C4<0>;
L_0x1e705c0 .delay 1 (10000,10000,10000) L_0x1e705c0/d;
L_0x1e706d0/d .functor NOT 1, L_0x1e79f30, C4<0>, C4<0>, C4<0>;
L_0x1e706d0 .delay 1 (10000,10000,10000) L_0x1e706d0/d;
L_0x1e71720/d .functor XOR 1, L_0x1e79dd0, L_0x1e79f30, C4<0>, C4<0>;
L_0x1e71720 .delay 1 (30000,30000,30000) L_0x1e71720/d;
L_0x7f72592dbcc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f72592dbd10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1e71dd0/d .functor OR 1, L_0x7f72592dbcc8, L_0x7f72592dbd10, C4<0>, C4<0>;
L_0x1e71dd0 .delay 1 (30000,30000,30000) L_0x1e71dd0/d;
L_0x1e71fd0/d .functor AND 1, L_0x1e79dd0, L_0x1e79f30, C4<1>, C4<1>;
L_0x1e71fd0 .delay 1 (30000,30000,30000) L_0x1e71fd0/d;
L_0x1e72090/d .functor NAND 1, L_0x1e79dd0, L_0x1e79f30, C4<1>, C4<1>;
L_0x1e72090 .delay 1 (20000,20000,20000) L_0x1e72090/d;
L_0x1e721f0/d .functor XOR 1, L_0x1e79dd0, L_0x1e79f30, C4<0>, C4<0>;
L_0x1e721f0 .delay 1 (20000,20000,20000) L_0x1e721f0/d;
L_0x1e726a0/d .functor OR 1, L_0x1e79dd0, L_0x1e79f30, C4<0>, C4<0>;
L_0x1e726a0 .delay 1 (30000,30000,30000) L_0x1e726a0/d;
L_0x1e79cd0/d .functor NOT 1, L_0x1e75f30, C4<0>, C4<0>, C4<0>;
L_0x1e79cd0 .delay 1 (10000,10000,10000) L_0x1e79cd0/d;
v0x1d04770_0 .net "A", 0 0, L_0x1e79dd0;  1 drivers
v0x1d04830_0 .net "A_", 0 0, L_0x1e705c0;  1 drivers
v0x1d048f0_0 .net "B", 0 0, L_0x1e79f30;  1 drivers
v0x1d049c0_0 .net "B_", 0 0, L_0x1e706d0;  1 drivers
v0x1d04a60_0 .net *"_s12", 0 0, L_0x1e71dd0;  1 drivers
v0x1d04b50_0 .net/2s *"_s14", 0 0, L_0x7f72592dbcc8;  1 drivers
v0x1d04c10_0 .net/2s *"_s16", 0 0, L_0x7f72592dbd10;  1 drivers
v0x1d04cf0_0 .net *"_s18", 0 0, L_0x1e71fd0;  1 drivers
v0x1d04dd0_0 .net *"_s20", 0 0, L_0x1e72090;  1 drivers
v0x1d04f40_0 .net *"_s22", 0 0, L_0x1e721f0;  1 drivers
v0x1d05020_0 .net *"_s24", 0 0, L_0x1e726a0;  1 drivers
o0x7f7259331ce8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x1d05100_0 name=_s30
o0x7f7259331d18 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0x1d051e0_0 name=_s32
v0x1d052c0_0 .net *"_s8", 0 0, L_0x1e71720;  1 drivers
v0x1d053a0_0 .net "carryin", 0 0, L_0x1e702f0;  1 drivers
v0x1d05440_0 .net "carryout", 0 0, L_0x1e79970;  1 drivers
v0x1d054e0_0 .net "carryouts", 7 0, L_0x1ec1810;  1 drivers
v0x1d05690_0 .net "command", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1d05730_0 .net "result", 0 0, L_0x1e75f30;  1 drivers
v0x1d05820_0 .net "results", 7 0, L_0x1e72470;  1 drivers
v0x1d05930_0 .net "zero", 0 0, L_0x1e79cd0;  1 drivers
LS_0x1e72470_0_0 .concat8 [ 1 1 1 1], L_0x1e70bf0, L_0x1e71220, L_0x1e71720, L_0x1e71dd0;
LS_0x1e72470_0_4 .concat8 [ 1 1 1 1], L_0x1e71fd0, L_0x1e72090, L_0x1e721f0, L_0x1e726a0;
L_0x1e72470 .concat8 [ 4 4 0 0], LS_0x1e72470_0_0, LS_0x1e72470_0_4;
LS_0x1ec1810_0_0 .concat [ 1 1 1 1], L_0x1e70ea0, L_0x1e715c0, o0x7f7259331ce8, L_0x1e71c20;
LS_0x1ec1810_0_4 .concat [ 4 0 0 0], o0x7f7259331d18;
L_0x1ec1810 .concat [ 4 4 0 0], LS_0x1ec1810_0_0, LS_0x1ec1810_0_4;
S_0x1cf62c0 .scope module, "adder" "fullAdder" 4 139, 4 85 0, S_0x1cf6040;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1e70ea0/d .functor OR 1, L_0x1e70980, L_0x1e70d40, C4<0>, C4<0>;
L_0x1e70ea0 .delay 1 (30000,30000,30000) L_0x1e70ea0/d;
v0x1cf70f0_0 .net "a", 0 0, L_0x1e79dd0;  alias, 1 drivers
v0x1cf71b0_0 .net "b", 0 0, L_0x1e79f30;  alias, 1 drivers
v0x1cf7280_0 .net "c1", 0 0, L_0x1e70980;  1 drivers
v0x1cf7380_0 .net "c2", 0 0, L_0x1e70d40;  1 drivers
v0x1cf7450_0 .net "carryin", 0 0, L_0x1e702f0;  alias, 1 drivers
v0x1cf7540_0 .net "carryout", 0 0, L_0x1e70ea0;  1 drivers
v0x1cf75e0_0 .net "s1", 0 0, L_0x1e708c0;  1 drivers
v0x1cf76d0_0 .net "sum", 0 0, L_0x1e70bf0;  1 drivers
S_0x1cf6530 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1cf62c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1e708c0/d .functor XOR 1, L_0x1e79dd0, L_0x1e79f30, C4<0>, C4<0>;
L_0x1e708c0 .delay 1 (30000,30000,30000) L_0x1e708c0/d;
L_0x1e70980/d .functor AND 1, L_0x1e79dd0, L_0x1e79f30, C4<1>, C4<1>;
L_0x1e70980 .delay 1 (30000,30000,30000) L_0x1e70980/d;
v0x1cf6790_0 .net "a", 0 0, L_0x1e79dd0;  alias, 1 drivers
v0x1cf6870_0 .net "b", 0 0, L_0x1e79f30;  alias, 1 drivers
v0x1cf6930_0 .net "carryout", 0 0, L_0x1e70980;  alias, 1 drivers
v0x1cf69d0_0 .net "sum", 0 0, L_0x1e708c0;  alias, 1 drivers
S_0x1cf6b10 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1cf62c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1e70bf0/d .functor XOR 1, L_0x1e708c0, L_0x1e702f0, C4<0>, C4<0>;
L_0x1e70bf0 .delay 1 (30000,30000,30000) L_0x1e70bf0/d;
L_0x1e70d40/d .functor AND 1, L_0x1e708c0, L_0x1e702f0, C4<1>, C4<1>;
L_0x1e70d40 .delay 1 (30000,30000,30000) L_0x1e70d40/d;
v0x1cf6d70_0 .net "a", 0 0, L_0x1e708c0;  alias, 1 drivers
v0x1cf6e10_0 .net "b", 0 0, L_0x1e702f0;  alias, 1 drivers
v0x1cf6eb0_0 .net "carryout", 0 0, L_0x1e70d40;  alias, 1 drivers
v0x1cf6f80_0 .net "sum", 0 0, L_0x1e70bf0;  alias, 1 drivers
S_0x1cf77a0 .scope module, "cMux" "unaryMultiplexor" 4 149, 4 69 0, S_0x1cf6040;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1cfcb90_0 .net "ands", 7 0, L_0x1e77970;  1 drivers
v0x1cfcca0_0 .net "in", 7 0, L_0x1ec1810;  alias, 1 drivers
v0x1cfcd60_0 .net "out", 0 0, L_0x1e79970;  alias, 1 drivers
v0x1cfce30_0 .net "sel", 7 0, v0x1d6daa0_0;  alias, 1 drivers
S_0x1cf79c0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x1cf77a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x1cfa0f0_0 .net "A", 7 0, L_0x1ec1810;  alias, 1 drivers
v0x1cfa1f0_0 .net "B", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1cfa2b0_0 .net *"_s0", 0 0, L_0x1e76290;  1 drivers
v0x1cfa370_0 .net *"_s12", 0 0, L_0x1e76c00;  1 drivers
v0x1cfa450_0 .net *"_s16", 0 0, L_0x1e76f60;  1 drivers
v0x1cfa580_0 .net *"_s20", 0 0, L_0x1e77270;  1 drivers
v0x1cfa660_0 .net *"_s24", 0 0, L_0x1e77660;  1 drivers
v0x1cfa740_0 .net *"_s28", 0 0, L_0x1e775f0;  1 drivers
v0x1cfa820_0 .net *"_s4", 0 0, L_0x1e765a0;  1 drivers
v0x1cfa990_0 .net *"_s8", 0 0, L_0x1e768f0;  1 drivers
v0x1cfaa70_0 .net "out", 7 0, L_0x1e77970;  alias, 1 drivers
L_0x1e76350 .part L_0x1ec1810, 0, 1;
L_0x1e764b0 .part v0x1d6daa0_0, 0, 1;
L_0x1e76660 .part L_0x1ec1810, 1, 1;
L_0x1e76850 .part v0x1d6daa0_0, 1, 1;
L_0x1e769b0 .part L_0x1ec1810, 2, 1;
L_0x1e76b10 .part v0x1d6daa0_0, 2, 1;
L_0x1e76cc0 .part L_0x1ec1810, 3, 1;
L_0x1e76e20 .part v0x1d6daa0_0, 3, 1;
L_0x1e77020 .part L_0x1ec1810, 4, 1;
L_0x1e77180 .part v0x1d6daa0_0, 4, 1;
L_0x1e772e0 .part L_0x1ec1810, 5, 1;
L_0x1e77550 .part v0x1d6daa0_0, 5, 1;
L_0x1e77720 .part L_0x1ec1810, 6, 1;
L_0x1e77880 .part v0x1d6daa0_0, 6, 1;
LS_0x1e77970_0_0 .concat8 [ 1 1 1 1], L_0x1e76290, L_0x1e765a0, L_0x1e768f0, L_0x1e76c00;
LS_0x1e77970_0_4 .concat8 [ 1 1 1 1], L_0x1e76f60, L_0x1e77270, L_0x1e77660, L_0x1e775f0;
L_0x1e77970 .concat8 [ 4 4 0 0], LS_0x1e77970_0_0, LS_0x1e77970_0_4;
L_0x1e77d30 .part L_0x1ec1810, 7, 1;
L_0x1e77f20 .part v0x1d6daa0_0, 7, 1;
S_0x1cf7c20 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x1cf79c0;
 .timescale -9 -12;
P_0x1cf7e30 .param/l "i" 0 4 54, +C4<00>;
L_0x1e76290/d .functor AND 1, L_0x1e76350, L_0x1e764b0, C4<1>, C4<1>;
L_0x1e76290 .delay 1 (30000,30000,30000) L_0x1e76290/d;
v0x1cf7f10_0 .net *"_s0", 0 0, L_0x1e76350;  1 drivers
v0x1cf7ff0_0 .net *"_s1", 0 0, L_0x1e764b0;  1 drivers
S_0x1cf80d0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x1cf79c0;
 .timescale -9 -12;
P_0x1cf82e0 .param/l "i" 0 4 54, +C4<01>;
L_0x1e765a0/d .functor AND 1, L_0x1e76660, L_0x1e76850, C4<1>, C4<1>;
L_0x1e765a0 .delay 1 (30000,30000,30000) L_0x1e765a0/d;
v0x1cf83a0_0 .net *"_s0", 0 0, L_0x1e76660;  1 drivers
v0x1cf8480_0 .net *"_s1", 0 0, L_0x1e76850;  1 drivers
S_0x1cf8560 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x1cf79c0;
 .timescale -9 -12;
P_0x1cf8770 .param/l "i" 0 4 54, +C4<010>;
L_0x1e768f0/d .functor AND 1, L_0x1e769b0, L_0x1e76b10, C4<1>, C4<1>;
L_0x1e768f0 .delay 1 (30000,30000,30000) L_0x1e768f0/d;
v0x1cf8810_0 .net *"_s0", 0 0, L_0x1e769b0;  1 drivers
v0x1cf88f0_0 .net *"_s1", 0 0, L_0x1e76b10;  1 drivers
S_0x1cf89d0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x1cf79c0;
 .timescale -9 -12;
P_0x1cf8be0 .param/l "i" 0 4 54, +C4<011>;
L_0x1e76c00/d .functor AND 1, L_0x1e76cc0, L_0x1e76e20, C4<1>, C4<1>;
L_0x1e76c00 .delay 1 (30000,30000,30000) L_0x1e76c00/d;
v0x1cf8ca0_0 .net *"_s0", 0 0, L_0x1e76cc0;  1 drivers
v0x1cf8d80_0 .net *"_s1", 0 0, L_0x1e76e20;  1 drivers
S_0x1cf8e60 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x1cf79c0;
 .timescale -9 -12;
P_0x1cf90c0 .param/l "i" 0 4 54, +C4<0100>;
L_0x1e76f60/d .functor AND 1, L_0x1e77020, L_0x1e77180, C4<1>, C4<1>;
L_0x1e76f60 .delay 1 (30000,30000,30000) L_0x1e76f60/d;
v0x1cf9180_0 .net *"_s0", 0 0, L_0x1e77020;  1 drivers
v0x1cf9260_0 .net *"_s1", 0 0, L_0x1e77180;  1 drivers
S_0x1cf9340 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x1cf79c0;
 .timescale -9 -12;
P_0x1cf9550 .param/l "i" 0 4 54, +C4<0101>;
L_0x1e77270/d .functor AND 1, L_0x1e772e0, L_0x1e77550, C4<1>, C4<1>;
L_0x1e77270 .delay 1 (30000,30000,30000) L_0x1e77270/d;
v0x1cf9610_0 .net *"_s0", 0 0, L_0x1e772e0;  1 drivers
v0x1cf96f0_0 .net *"_s1", 0 0, L_0x1e77550;  1 drivers
S_0x1cf97d0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x1cf79c0;
 .timescale -9 -12;
P_0x1cf99e0 .param/l "i" 0 4 54, +C4<0110>;
L_0x1e77660/d .functor AND 1, L_0x1e77720, L_0x1e77880, C4<1>, C4<1>;
L_0x1e77660 .delay 1 (30000,30000,30000) L_0x1e77660/d;
v0x1cf9aa0_0 .net *"_s0", 0 0, L_0x1e77720;  1 drivers
v0x1cf9b80_0 .net *"_s1", 0 0, L_0x1e77880;  1 drivers
S_0x1cf9c60 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x1cf79c0;
 .timescale -9 -12;
P_0x1cf9e70 .param/l "i" 0 4 54, +C4<0111>;
L_0x1e775f0/d .functor AND 1, L_0x1e77d30, L_0x1e77f20, C4<1>, C4<1>;
L_0x1e775f0 .delay 1 (30000,30000,30000) L_0x1e775f0/d;
v0x1cf9f30_0 .net *"_s0", 0 0, L_0x1e77d30;  1 drivers
v0x1cfa010_0 .net *"_s1", 0 0, L_0x1e77f20;  1 drivers
S_0x1cfabd0 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x1cf77a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1e79970/d .functor OR 1, L_0x1e79a30, L_0x1e79be0, C4<0>, C4<0>;
L_0x1e79970 .delay 1 (30000,30000,30000) L_0x1e79970/d;
v0x1cfc720_0 .net *"_s10", 0 0, L_0x1e79a30;  1 drivers
v0x1cfc800_0 .net *"_s12", 0 0, L_0x1e79be0;  1 drivers
v0x1cfc8e0_0 .net "in", 7 0, L_0x1e77970;  alias, 1 drivers
v0x1cfc9b0_0 .net "ors", 1 0, L_0x1e79790;  1 drivers
v0x1cfca70_0 .net "out", 0 0, L_0x1e79970;  alias, 1 drivers
L_0x1e78b60 .part L_0x1e77970, 0, 4;
L_0x1e79790 .concat8 [ 1 1 0 0], L_0x1e78850, L_0x1e79480;
L_0x1e798d0 .part L_0x1e77970, 4, 4;
L_0x1e79a30 .part L_0x1e79790, 0, 1;
L_0x1e79be0 .part L_0x1e79790, 1, 1;
S_0x1cfad90 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1cfabd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1e78010/d .functor OR 1, L_0x1e780d0, L_0x1e78230, C4<0>, C4<0>;
L_0x1e78010 .delay 1 (30000,30000,30000) L_0x1e78010/d;
L_0x1e78460/d .functor OR 1, L_0x1e78570, L_0x1e786d0, C4<0>, C4<0>;
L_0x1e78460 .delay 1 (30000,30000,30000) L_0x1e78460/d;
L_0x1e78850/d .functor OR 1, L_0x1e788c0, L_0x1e78a70, C4<0>, C4<0>;
L_0x1e78850 .delay 1 (30000,30000,30000) L_0x1e78850/d;
v0x1cfafe0_0 .net *"_s0", 0 0, L_0x1e78010;  1 drivers
v0x1cfb0e0_0 .net *"_s10", 0 0, L_0x1e78570;  1 drivers
v0x1cfb1c0_0 .net *"_s12", 0 0, L_0x1e786d0;  1 drivers
v0x1cfb280_0 .net *"_s14", 0 0, L_0x1e788c0;  1 drivers
v0x1cfb360_0 .net *"_s16", 0 0, L_0x1e78a70;  1 drivers
v0x1cfb490_0 .net *"_s3", 0 0, L_0x1e780d0;  1 drivers
v0x1cfb570_0 .net *"_s5", 0 0, L_0x1e78230;  1 drivers
v0x1cfb650_0 .net *"_s6", 0 0, L_0x1e78460;  1 drivers
v0x1cfb730_0 .net "in", 3 0, L_0x1e78b60;  1 drivers
v0x1cfb8a0_0 .net "ors", 1 0, L_0x1e78370;  1 drivers
v0x1cfb980_0 .net "out", 0 0, L_0x1e78850;  1 drivers
L_0x1e780d0 .part L_0x1e78b60, 0, 1;
L_0x1e78230 .part L_0x1e78b60, 1, 1;
L_0x1e78370 .concat8 [ 1 1 0 0], L_0x1e78010, L_0x1e78460;
L_0x1e78570 .part L_0x1e78b60, 2, 1;
L_0x1e786d0 .part L_0x1e78b60, 3, 1;
L_0x1e788c0 .part L_0x1e78370, 0, 1;
L_0x1e78a70 .part L_0x1e78370, 1, 1;
S_0x1cfbaa0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1cfabd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1e78c90/d .functor OR 1, L_0x1e78d00, L_0x1e78e60, C4<0>, C4<0>;
L_0x1e78c90 .delay 1 (30000,30000,30000) L_0x1e78c90/d;
L_0x1e79090/d .functor OR 1, L_0x1e791a0, L_0x1e79300, C4<0>, C4<0>;
L_0x1e79090 .delay 1 (30000,30000,30000) L_0x1e79090/d;
L_0x1e79480/d .functor OR 1, L_0x1e794f0, L_0x1e796a0, C4<0>, C4<0>;
L_0x1e79480 .delay 1 (30000,30000,30000) L_0x1e79480/d;
v0x1cfbc60_0 .net *"_s0", 0 0, L_0x1e78c90;  1 drivers
v0x1cfbd60_0 .net *"_s10", 0 0, L_0x1e791a0;  1 drivers
v0x1cfbe40_0 .net *"_s12", 0 0, L_0x1e79300;  1 drivers
v0x1cfbf00_0 .net *"_s14", 0 0, L_0x1e794f0;  1 drivers
v0x1cfbfe0_0 .net *"_s16", 0 0, L_0x1e796a0;  1 drivers
v0x1cfc110_0 .net *"_s3", 0 0, L_0x1e78d00;  1 drivers
v0x1cfc1f0_0 .net *"_s5", 0 0, L_0x1e78e60;  1 drivers
v0x1cfc2d0_0 .net *"_s6", 0 0, L_0x1e79090;  1 drivers
v0x1cfc3b0_0 .net "in", 3 0, L_0x1e798d0;  1 drivers
v0x1cfc520_0 .net "ors", 1 0, L_0x1e78fa0;  1 drivers
v0x1cfc600_0 .net "out", 0 0, L_0x1e79480;  1 drivers
L_0x1e78d00 .part L_0x1e798d0, 0, 1;
L_0x1e78e60 .part L_0x1e798d0, 1, 1;
L_0x1e78fa0 .concat8 [ 1 1 0 0], L_0x1e78c90, L_0x1e79090;
L_0x1e791a0 .part L_0x1e798d0, 2, 1;
L_0x1e79300 .part L_0x1e798d0, 3, 1;
L_0x1e794f0 .part L_0x1e78fa0, 0, 1;
L_0x1e796a0 .part L_0x1e78fa0, 1, 1;
S_0x1cfcf10 .scope module, "resMux" "unaryMultiplexor" 4 148, 4 69 0, S_0x1cf6040;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1d02340_0 .net "ands", 7 0, L_0x1e73f30;  1 drivers
v0x1d02450_0 .net "in", 7 0, L_0x1e72470;  alias, 1 drivers
v0x1d02510_0 .net "out", 0 0, L_0x1e75f30;  alias, 1 drivers
v0x1d025e0_0 .net "sel", 7 0, v0x1d6daa0_0;  alias, 1 drivers
S_0x1cfd160 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x1cfcf10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x1cff8a0_0 .net "A", 7 0, L_0x1e72470;  alias, 1 drivers
v0x1cff9a0_0 .net "B", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1cffa60_0 .net *"_s0", 0 0, L_0x1e72800;  1 drivers
v0x1cffb20_0 .net *"_s12", 0 0, L_0x1e731c0;  1 drivers
v0x1cffc00_0 .net *"_s16", 0 0, L_0x1e73520;  1 drivers
v0x1cffd30_0 .net *"_s20", 0 0, L_0x1e738f0;  1 drivers
v0x1cffe10_0 .net *"_s24", 0 0, L_0x1e73c20;  1 drivers
v0x1cffef0_0 .net *"_s28", 0 0, L_0x1e73bb0;  1 drivers
v0x1cfffd0_0 .net *"_s4", 0 0, L_0x1e72ba0;  1 drivers
v0x1d00140_0 .net *"_s8", 0 0, L_0x1e72eb0;  1 drivers
v0x1d00220_0 .net "out", 7 0, L_0x1e73f30;  alias, 1 drivers
L_0x1e72910 .part L_0x1e72470, 0, 1;
L_0x1e72b00 .part v0x1d6daa0_0, 0, 1;
L_0x1e72c60 .part L_0x1e72470, 1, 1;
L_0x1e72dc0 .part v0x1d6daa0_0, 1, 1;
L_0x1e72f70 .part L_0x1e72470, 2, 1;
L_0x1e730d0 .part v0x1d6daa0_0, 2, 1;
L_0x1e73280 .part L_0x1e72470, 3, 1;
L_0x1e733e0 .part v0x1d6daa0_0, 3, 1;
L_0x1e735e0 .part L_0x1e72470, 4, 1;
L_0x1e73850 .part v0x1d6daa0_0, 4, 1;
L_0x1e73960 .part L_0x1e72470, 5, 1;
L_0x1e73ac0 .part v0x1d6daa0_0, 5, 1;
L_0x1e73ce0 .part L_0x1e72470, 6, 1;
L_0x1e73e40 .part v0x1d6daa0_0, 6, 1;
LS_0x1e73f30_0_0 .concat8 [ 1 1 1 1], L_0x1e72800, L_0x1e72ba0, L_0x1e72eb0, L_0x1e731c0;
LS_0x1e73f30_0_4 .concat8 [ 1 1 1 1], L_0x1e73520, L_0x1e738f0, L_0x1e73c20, L_0x1e73bb0;
L_0x1e73f30 .concat8 [ 4 4 0 0], LS_0x1e73f30_0_0, LS_0x1e73f30_0_4;
L_0x1e742f0 .part L_0x1e72470, 7, 1;
L_0x1e744e0 .part v0x1d6daa0_0, 7, 1;
S_0x1cfd3a0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x1cfd160;
 .timescale -9 -12;
P_0x1cfd5b0 .param/l "i" 0 4 54, +C4<00>;
L_0x1e72800/d .functor AND 1, L_0x1e72910, L_0x1e72b00, C4<1>, C4<1>;
L_0x1e72800 .delay 1 (30000,30000,30000) L_0x1e72800/d;
v0x1cfd690_0 .net *"_s0", 0 0, L_0x1e72910;  1 drivers
v0x1cfd770_0 .net *"_s1", 0 0, L_0x1e72b00;  1 drivers
S_0x1cfd850 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x1cfd160;
 .timescale -9 -12;
P_0x1cfda60 .param/l "i" 0 4 54, +C4<01>;
L_0x1e72ba0/d .functor AND 1, L_0x1e72c60, L_0x1e72dc0, C4<1>, C4<1>;
L_0x1e72ba0 .delay 1 (30000,30000,30000) L_0x1e72ba0/d;
v0x1cfdb20_0 .net *"_s0", 0 0, L_0x1e72c60;  1 drivers
v0x1cfdc00_0 .net *"_s1", 0 0, L_0x1e72dc0;  1 drivers
S_0x1cfdce0 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x1cfd160;
 .timescale -9 -12;
P_0x1cfdf20 .param/l "i" 0 4 54, +C4<010>;
L_0x1e72eb0/d .functor AND 1, L_0x1e72f70, L_0x1e730d0, C4<1>, C4<1>;
L_0x1e72eb0 .delay 1 (30000,30000,30000) L_0x1e72eb0/d;
v0x1cfdfc0_0 .net *"_s0", 0 0, L_0x1e72f70;  1 drivers
v0x1cfe0a0_0 .net *"_s1", 0 0, L_0x1e730d0;  1 drivers
S_0x1cfe180 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x1cfd160;
 .timescale -9 -12;
P_0x1cfe390 .param/l "i" 0 4 54, +C4<011>;
L_0x1e731c0/d .functor AND 1, L_0x1e73280, L_0x1e733e0, C4<1>, C4<1>;
L_0x1e731c0 .delay 1 (30000,30000,30000) L_0x1e731c0/d;
v0x1cfe450_0 .net *"_s0", 0 0, L_0x1e73280;  1 drivers
v0x1cfe530_0 .net *"_s1", 0 0, L_0x1e733e0;  1 drivers
S_0x1cfe610 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x1cfd160;
 .timescale -9 -12;
P_0x1cfe870 .param/l "i" 0 4 54, +C4<0100>;
L_0x1e73520/d .functor AND 1, L_0x1e735e0, L_0x1e73850, C4<1>, C4<1>;
L_0x1e73520 .delay 1 (30000,30000,30000) L_0x1e73520/d;
v0x1cfe930_0 .net *"_s0", 0 0, L_0x1e735e0;  1 drivers
v0x1cfea10_0 .net *"_s1", 0 0, L_0x1e73850;  1 drivers
S_0x1cfeaf0 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x1cfd160;
 .timescale -9 -12;
P_0x1cfed00 .param/l "i" 0 4 54, +C4<0101>;
L_0x1e738f0/d .functor AND 1, L_0x1e73960, L_0x1e73ac0, C4<1>, C4<1>;
L_0x1e738f0 .delay 1 (30000,30000,30000) L_0x1e738f0/d;
v0x1cfedc0_0 .net *"_s0", 0 0, L_0x1e73960;  1 drivers
v0x1cfeea0_0 .net *"_s1", 0 0, L_0x1e73ac0;  1 drivers
S_0x1cfef80 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x1cfd160;
 .timescale -9 -12;
P_0x1cff190 .param/l "i" 0 4 54, +C4<0110>;
L_0x1e73c20/d .functor AND 1, L_0x1e73ce0, L_0x1e73e40, C4<1>, C4<1>;
L_0x1e73c20 .delay 1 (30000,30000,30000) L_0x1e73c20/d;
v0x1cff250_0 .net *"_s0", 0 0, L_0x1e73ce0;  1 drivers
v0x1cff330_0 .net *"_s1", 0 0, L_0x1e73e40;  1 drivers
S_0x1cff410 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x1cfd160;
 .timescale -9 -12;
P_0x1cff620 .param/l "i" 0 4 54, +C4<0111>;
L_0x1e73bb0/d .functor AND 1, L_0x1e742f0, L_0x1e744e0, C4<1>, C4<1>;
L_0x1e73bb0 .delay 1 (30000,30000,30000) L_0x1e73bb0/d;
v0x1cff6e0_0 .net *"_s0", 0 0, L_0x1e742f0;  1 drivers
v0x1cff7c0_0 .net *"_s1", 0 0, L_0x1e744e0;  1 drivers
S_0x1d00380 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x1cfcf10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1e75f30/d .functor OR 1, L_0x1e75ff0, L_0x1e761a0, C4<0>, C4<0>;
L_0x1e75f30 .delay 1 (30000,30000,30000) L_0x1e75f30/d;
v0x1d01ed0_0 .net *"_s10", 0 0, L_0x1e75ff0;  1 drivers
v0x1d01fb0_0 .net *"_s12", 0 0, L_0x1e761a0;  1 drivers
v0x1d02090_0 .net "in", 7 0, L_0x1e73f30;  alias, 1 drivers
v0x1d02160_0 .net "ors", 1 0, L_0x1e75d50;  1 drivers
v0x1d02220_0 .net "out", 0 0, L_0x1e75f30;  alias, 1 drivers
L_0x1e75120 .part L_0x1e73f30, 0, 4;
L_0x1e75d50 .concat8 [ 1 1 0 0], L_0x1e74e10, L_0x1e75a40;
L_0x1e75e90 .part L_0x1e73f30, 4, 4;
L_0x1e75ff0 .part L_0x1e75d50, 0, 1;
L_0x1e761a0 .part L_0x1e75d50, 1, 1;
S_0x1d00540 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1d00380;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1e745d0/d .functor OR 1, L_0x1e74690, L_0x1e747f0, C4<0>, C4<0>;
L_0x1e745d0 .delay 1 (30000,30000,30000) L_0x1e745d0/d;
L_0x1e74a20/d .functor OR 1, L_0x1e74b30, L_0x1e74c90, C4<0>, C4<0>;
L_0x1e74a20 .delay 1 (30000,30000,30000) L_0x1e74a20/d;
L_0x1e74e10/d .functor OR 1, L_0x1e74e80, L_0x1e75030, C4<0>, C4<0>;
L_0x1e74e10 .delay 1 (30000,30000,30000) L_0x1e74e10/d;
v0x1d00790_0 .net *"_s0", 0 0, L_0x1e745d0;  1 drivers
v0x1d00890_0 .net *"_s10", 0 0, L_0x1e74b30;  1 drivers
v0x1d00970_0 .net *"_s12", 0 0, L_0x1e74c90;  1 drivers
v0x1d00a30_0 .net *"_s14", 0 0, L_0x1e74e80;  1 drivers
v0x1d00b10_0 .net *"_s16", 0 0, L_0x1e75030;  1 drivers
v0x1d00c40_0 .net *"_s3", 0 0, L_0x1e74690;  1 drivers
v0x1d00d20_0 .net *"_s5", 0 0, L_0x1e747f0;  1 drivers
v0x1d00e00_0 .net *"_s6", 0 0, L_0x1e74a20;  1 drivers
v0x1d00ee0_0 .net "in", 3 0, L_0x1e75120;  1 drivers
v0x1d01050_0 .net "ors", 1 0, L_0x1e74930;  1 drivers
v0x1d01130_0 .net "out", 0 0, L_0x1e74e10;  1 drivers
L_0x1e74690 .part L_0x1e75120, 0, 1;
L_0x1e747f0 .part L_0x1e75120, 1, 1;
L_0x1e74930 .concat8 [ 1 1 0 0], L_0x1e745d0, L_0x1e74a20;
L_0x1e74b30 .part L_0x1e75120, 2, 1;
L_0x1e74c90 .part L_0x1e75120, 3, 1;
L_0x1e74e80 .part L_0x1e74930, 0, 1;
L_0x1e75030 .part L_0x1e74930, 1, 1;
S_0x1d01250 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1d00380;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1e75250/d .functor OR 1, L_0x1e752c0, L_0x1e75420, C4<0>, C4<0>;
L_0x1e75250 .delay 1 (30000,30000,30000) L_0x1e75250/d;
L_0x1e75650/d .functor OR 1, L_0x1e75760, L_0x1e758c0, C4<0>, C4<0>;
L_0x1e75650 .delay 1 (30000,30000,30000) L_0x1e75650/d;
L_0x1e75a40/d .functor OR 1, L_0x1e75ab0, L_0x1e75c60, C4<0>, C4<0>;
L_0x1e75a40 .delay 1 (30000,30000,30000) L_0x1e75a40/d;
v0x1d01410_0 .net *"_s0", 0 0, L_0x1e75250;  1 drivers
v0x1d01510_0 .net *"_s10", 0 0, L_0x1e75760;  1 drivers
v0x1d015f0_0 .net *"_s12", 0 0, L_0x1e758c0;  1 drivers
v0x1d016b0_0 .net *"_s14", 0 0, L_0x1e75ab0;  1 drivers
v0x1d01790_0 .net *"_s16", 0 0, L_0x1e75c60;  1 drivers
v0x1d018c0_0 .net *"_s3", 0 0, L_0x1e752c0;  1 drivers
v0x1d019a0_0 .net *"_s5", 0 0, L_0x1e75420;  1 drivers
v0x1d01a80_0 .net *"_s6", 0 0, L_0x1e75650;  1 drivers
v0x1d01b60_0 .net "in", 3 0, L_0x1e75e90;  1 drivers
v0x1d01cd0_0 .net "ors", 1 0, L_0x1e75560;  1 drivers
v0x1d01db0_0 .net "out", 0 0, L_0x1e75a40;  1 drivers
L_0x1e752c0 .part L_0x1e75e90, 0, 1;
L_0x1e75420 .part L_0x1e75e90, 1, 1;
L_0x1e75560 .concat8 [ 1 1 0 0], L_0x1e75250, L_0x1e75650;
L_0x1e75760 .part L_0x1e75e90, 2, 1;
L_0x1e758c0 .part L_0x1e75e90, 3, 1;
L_0x1e75ab0 .part L_0x1e75560, 0, 1;
L_0x1e75c60 .part L_0x1e75560, 1, 1;
S_0x1d026c0 .scope module, "sltGate" "slt" 4 142, 4 101 0, S_0x1cf6040;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x1e717e0/d .functor XNOR 1, L_0x1e79dd0, L_0x1e79f30, C4<0>, C4<0>;
L_0x1e717e0 .delay 1 (20000,20000,20000) L_0x1e717e0/d;
L_0x1e71a50/d .functor AND 1, L_0x1e79dd0, L_0x1e706d0, C4<1>, C4<1>;
L_0x1e71a50 .delay 1 (30000,30000,30000) L_0x1e71a50/d;
L_0x1e71ac0/d .functor AND 1, L_0x1e717e0, L_0x1e702f0, C4<1>, C4<1>;
L_0x1e71ac0 .delay 1 (30000,30000,30000) L_0x1e71ac0/d;
L_0x1e71c20/d .functor OR 1, L_0x1e71ac0, L_0x1e71a50, C4<0>, C4<0>;
L_0x1e71c20 .delay 1 (30000,30000,30000) L_0x1e71c20/d;
v0x1d02970_0 .net "a", 0 0, L_0x1e79dd0;  alias, 1 drivers
v0x1d02a60_0 .net "a_", 0 0, L_0x1e705c0;  alias, 1 drivers
v0x1d02b20_0 .net "b", 0 0, L_0x1e79f30;  alias, 1 drivers
v0x1d02c10_0 .net "b_", 0 0, L_0x1e706d0;  alias, 1 drivers
v0x1d02cb0_0 .net "carryin", 0 0, L_0x1e702f0;  alias, 1 drivers
v0x1d02df0_0 .net "eq", 0 0, L_0x1e717e0;  1 drivers
v0x1d02eb0_0 .net "lt", 0 0, L_0x1e71a50;  1 drivers
v0x1d02f70_0 .net "out", 0 0, L_0x1e71c20;  1 drivers
v0x1d03030_0 .net "w0", 0 0, L_0x1e71ac0;  1 drivers
S_0x1d03280 .scope module, "sub" "fullAdder" 4 140, 4 85 0, S_0x1cf6040;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1e715c0/d .functor OR 1, L_0x1e710c0, L_0x1d044e0, C4<0>, C4<0>;
L_0x1e715c0 .delay 1 (30000,30000,30000) L_0x1e715c0/d;
v0x1d04070_0 .net "a", 0 0, L_0x1e79dd0;  alias, 1 drivers
v0x1d041c0_0 .net "b", 0 0, L_0x1e706d0;  alias, 1 drivers
v0x1d04280_0 .net "c1", 0 0, L_0x1e710c0;  1 drivers
v0x1d04320_0 .net "c2", 0 0, L_0x1d044e0;  1 drivers
v0x1d043f0_0 .net "carryin", 0 0, L_0x1e702f0;  alias, 1 drivers
v0x1d04570_0 .net "carryout", 0 0, L_0x1e715c0;  1 drivers
v0x1d04610_0 .net "s1", 0 0, L_0x1e71000;  1 drivers
v0x1d046b0_0 .net "sum", 0 0, L_0x1e71220;  1 drivers
S_0x1d034d0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1d03280;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1e71000/d .functor XOR 1, L_0x1e79dd0, L_0x1e706d0, C4<0>, C4<0>;
L_0x1e71000 .delay 1 (30000,30000,30000) L_0x1e71000/d;
L_0x1e710c0/d .functor AND 1, L_0x1e79dd0, L_0x1e706d0, C4<1>, C4<1>;
L_0x1e710c0 .delay 1 (30000,30000,30000) L_0x1e710c0/d;
v0x1d03730_0 .net "a", 0 0, L_0x1e79dd0;  alias, 1 drivers
v0x1d037f0_0 .net "b", 0 0, L_0x1e706d0;  alias, 1 drivers
v0x1d038b0_0 .net "carryout", 0 0, L_0x1e710c0;  alias, 1 drivers
v0x1d03950_0 .net "sum", 0 0, L_0x1e71000;  alias, 1 drivers
S_0x1d03a80 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1d03280;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1e71220/d .functor XOR 1, L_0x1e71000, L_0x1e702f0, C4<0>, C4<0>;
L_0x1e71220 .delay 1 (30000,30000,30000) L_0x1e71220/d;
L_0x1d044e0/d .functor AND 1, L_0x1e71000, L_0x1e702f0, C4<1>, C4<1>;
L_0x1d044e0 .delay 1 (30000,30000,30000) L_0x1d044e0/d;
v0x1d03ce0_0 .net "a", 0 0, L_0x1e71000;  alias, 1 drivers
v0x1d03db0_0 .net "b", 0 0, L_0x1e702f0;  alias, 1 drivers
v0x1d03e50_0 .net "carryout", 0 0, L_0x1d044e0;  alias, 1 drivers
v0x1d03f20_0 .net "sum", 0 0, L_0x1e71220;  alias, 1 drivers
S_0x1d05ad0 .scope generate, "genblk2" "genblk2" 3 45, 3 45 0, S_0x1cf5d70;
 .timescale -9 -12;
L_0x7f72592dbd58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f72592dbda0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1e79e70/d .functor OR 1, L_0x7f72592dbd58, L_0x7f72592dbda0, C4<0>, C4<0>;
L_0x1e79e70 .delay 1 (30000,30000,30000) L_0x1e79e70/d;
v0x1d05cc0_0 .net/2u *"_s0", 0 0, L_0x7f72592dbd58;  1 drivers
v0x1d05da0_0 .net/2u *"_s2", 0 0, L_0x7f72592dbda0;  1 drivers
S_0x1d05e80 .scope generate, "alu_slices[27]" "alu_slices[27]" 3 37, 3 37 0, S_0x1a570b0;
 .timescale -9 -12;
P_0x1d06090 .param/l "i" 0 3 37, +C4<011011>;
S_0x1d06150 .scope module, "alu1_inst" "alu1" 3 38, 4 124 0, S_0x1d05e80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x1e70480/d .functor NOT 1, L_0x1e83a40, C4<0>, C4<0>, C4<0>;
L_0x1e70480 .delay 1 (10000,10000,10000) L_0x1e70480/d;
L_0x1e7a300/d .functor NOT 1, L_0x1e79fd0, C4<0>, C4<0>, C4<0>;
L_0x1e7a300 .delay 1 (10000,10000,10000) L_0x1e7a300/d;
L_0x1e7b350/d .functor XOR 1, L_0x1e83a40, L_0x1e79fd0, C4<0>, C4<0>;
L_0x1e7b350 .delay 1 (30000,30000,30000) L_0x1e7b350/d;
L_0x7f72592dbde8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f72592dbe30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1e7ba00/d .functor OR 1, L_0x7f72592dbde8, L_0x7f72592dbe30, C4<0>, C4<0>;
L_0x1e7ba00 .delay 1 (30000,30000,30000) L_0x1e7ba00/d;
L_0x1e7bc00/d .functor AND 1, L_0x1e83a40, L_0x1e79fd0, C4<1>, C4<1>;
L_0x1e7bc00 .delay 1 (30000,30000,30000) L_0x1e7bc00/d;
L_0x1e7bcc0/d .functor NAND 1, L_0x1e83a40, L_0x1e79fd0, C4<1>, C4<1>;
L_0x1e7bcc0 .delay 1 (20000,20000,20000) L_0x1e7bcc0/d;
L_0x1e7be20/d .functor XOR 1, L_0x1e83a40, L_0x1e79fd0, C4<0>, C4<0>;
L_0x1e7be20 .delay 1 (20000,20000,20000) L_0x1e7be20/d;
L_0x1e7c230/d .functor OR 1, L_0x1e83a40, L_0x1e79fd0, C4<0>, C4<0>;
L_0x1e7c230 .delay 1 (30000,30000,30000) L_0x1e7c230/d;
L_0x1e83940/d .functor NOT 1, L_0x1e7fba0, C4<0>, C4<0>, C4<0>;
L_0x1e83940 .delay 1 (10000,10000,10000) L_0x1e83940/d;
v0x1d14880_0 .net "A", 0 0, L_0x1e83a40;  1 drivers
v0x1d14940_0 .net "A_", 0 0, L_0x1e70480;  1 drivers
v0x1d14a00_0 .net "B", 0 0, L_0x1e79fd0;  1 drivers
v0x1d14ad0_0 .net "B_", 0 0, L_0x1e7a300;  1 drivers
v0x1d14b70_0 .net *"_s12", 0 0, L_0x1e7ba00;  1 drivers
v0x1d14c60_0 .net/2s *"_s14", 0 0, L_0x7f72592dbde8;  1 drivers
v0x1d14d20_0 .net/2s *"_s16", 0 0, L_0x7f72592dbe30;  1 drivers
v0x1d14e00_0 .net *"_s18", 0 0, L_0x1e7bc00;  1 drivers
v0x1d14ee0_0 .net *"_s20", 0 0, L_0x1e7bcc0;  1 drivers
v0x1d15010_0 .net *"_s22", 0 0, L_0x1e7be20;  1 drivers
v0x1d150d0_0 .net *"_s24", 0 0, L_0x1e7c230;  1 drivers
o0x7f7259334238 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x1d151b0_0 name=_s30
o0x7f7259334268 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0x1d15290_0 name=_s32
v0x1d15370_0 .net *"_s8", 0 0, L_0x1e7b350;  1 drivers
v0x1d15450_0 .net "carryin", 0 0, L_0x1e7a070;  1 drivers
v0x1d154f0_0 .net "carryout", 0 0, L_0x1e835e0;  1 drivers
v0x1d15590_0 .net "carryouts", 7 0, L_0x1ec19e0;  1 drivers
v0x1d15740_0 .net "command", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1d157e0_0 .net "result", 0 0, L_0x1e7fba0;  1 drivers
v0x1d158d0_0 .net "results", 7 0, L_0x1e7a710;  1 drivers
v0x1d159e0_0 .net "zero", 0 0, L_0x1e83940;  1 drivers
LS_0x1e7a710_0_0 .concat8 [ 1 1 1 1], L_0x1e7a820, L_0x1e7ae50, L_0x1e7b350, L_0x1e7ba00;
LS_0x1e7a710_0_4 .concat8 [ 1 1 1 1], L_0x1e7bc00, L_0x1e7bcc0, L_0x1e7be20, L_0x1e7c230;
L_0x1e7a710 .concat8 [ 4 4 0 0], LS_0x1e7a710_0_0, LS_0x1e7a710_0_4;
LS_0x1ec19e0_0_0 .concat [ 1 1 1 1], L_0x1e7aad0, L_0x1e7b1f0, o0x7f7259334238, L_0x1e7b850;
LS_0x1ec19e0_0_4 .concat [ 4 0 0 0], o0x7f7259334268;
L_0x1ec19e0 .concat [ 4 4 0 0], LS_0x1ec19e0_0_0, LS_0x1ec19e0_0_4;
S_0x1d063d0 .scope module, "adder" "fullAdder" 4 139, 4 85 0, S_0x1d06150;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1e7aad0/d .functor OR 1, L_0x1e7a5b0, L_0x1e7a970, C4<0>, C4<0>;
L_0x1e7aad0 .delay 1 (30000,30000,30000) L_0x1e7aad0/d;
v0x1d07200_0 .net "a", 0 0, L_0x1e83a40;  alias, 1 drivers
v0x1d072c0_0 .net "b", 0 0, L_0x1e79fd0;  alias, 1 drivers
v0x1d07390_0 .net "c1", 0 0, L_0x1e7a5b0;  1 drivers
v0x1d07490_0 .net "c2", 0 0, L_0x1e7a970;  1 drivers
v0x1d07560_0 .net "carryin", 0 0, L_0x1e7a070;  alias, 1 drivers
v0x1d07650_0 .net "carryout", 0 0, L_0x1e7aad0;  1 drivers
v0x1d076f0_0 .net "s1", 0 0, L_0x1e7a4f0;  1 drivers
v0x1d077e0_0 .net "sum", 0 0, L_0x1e7a820;  1 drivers
S_0x1d06640 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1d063d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1e7a4f0/d .functor XOR 1, L_0x1e83a40, L_0x1e79fd0, C4<0>, C4<0>;
L_0x1e7a4f0 .delay 1 (30000,30000,30000) L_0x1e7a4f0/d;
L_0x1e7a5b0/d .functor AND 1, L_0x1e83a40, L_0x1e79fd0, C4<1>, C4<1>;
L_0x1e7a5b0 .delay 1 (30000,30000,30000) L_0x1e7a5b0/d;
v0x1d068a0_0 .net "a", 0 0, L_0x1e83a40;  alias, 1 drivers
v0x1d06980_0 .net "b", 0 0, L_0x1e79fd0;  alias, 1 drivers
v0x1d06a40_0 .net "carryout", 0 0, L_0x1e7a5b0;  alias, 1 drivers
v0x1d06ae0_0 .net "sum", 0 0, L_0x1e7a4f0;  alias, 1 drivers
S_0x1d06c20 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1d063d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1e7a820/d .functor XOR 1, L_0x1e7a4f0, L_0x1e7a070, C4<0>, C4<0>;
L_0x1e7a820 .delay 1 (30000,30000,30000) L_0x1e7a820/d;
L_0x1e7a970/d .functor AND 1, L_0x1e7a4f0, L_0x1e7a070, C4<1>, C4<1>;
L_0x1e7a970 .delay 1 (30000,30000,30000) L_0x1e7a970/d;
v0x1d06e80_0 .net "a", 0 0, L_0x1e7a4f0;  alias, 1 drivers
v0x1d06f20_0 .net "b", 0 0, L_0x1e7a070;  alias, 1 drivers
v0x1d06fc0_0 .net "carryout", 0 0, L_0x1e7a970;  alias, 1 drivers
v0x1d07090_0 .net "sum", 0 0, L_0x1e7a820;  alias, 1 drivers
S_0x1d078b0 .scope module, "cMux" "unaryMultiplexor" 4 149, 4 69 0, S_0x1d06150;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1d0cca0_0 .net "ands", 7 0, L_0x1e815e0;  1 drivers
v0x1d0cdb0_0 .net "in", 7 0, L_0x1ec19e0;  alias, 1 drivers
v0x1d0ce70_0 .net "out", 0 0, L_0x1e835e0;  alias, 1 drivers
v0x1d0cf40_0 .net "sel", 7 0, v0x1d6daa0_0;  alias, 1 drivers
S_0x1d07ad0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x1d078b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x1d0a200_0 .net "A", 7 0, L_0x1ec19e0;  alias, 1 drivers
v0x1d0a300_0 .net "B", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1d0a3c0_0 .net *"_s0", 0 0, L_0x1e7ff00;  1 drivers
v0x1d0a480_0 .net *"_s12", 0 0, L_0x1e80870;  1 drivers
v0x1d0a560_0 .net *"_s16", 0 0, L_0x1e80bd0;  1 drivers
v0x1d0a690_0 .net *"_s20", 0 0, L_0x1e80ee0;  1 drivers
v0x1d0a770_0 .net *"_s24", 0 0, L_0x1e812d0;  1 drivers
v0x1d0a850_0 .net *"_s28", 0 0, L_0x1e81260;  1 drivers
v0x1d0a930_0 .net *"_s4", 0 0, L_0x1e80210;  1 drivers
v0x1d0aaa0_0 .net *"_s8", 0 0, L_0x1e80560;  1 drivers
v0x1d0ab80_0 .net "out", 7 0, L_0x1e815e0;  alias, 1 drivers
L_0x1e7ffc0 .part L_0x1ec19e0, 0, 1;
L_0x1e80120 .part v0x1d6daa0_0, 0, 1;
L_0x1e802d0 .part L_0x1ec19e0, 1, 1;
L_0x1e804c0 .part v0x1d6daa0_0, 1, 1;
L_0x1e80620 .part L_0x1ec19e0, 2, 1;
L_0x1e80780 .part v0x1d6daa0_0, 2, 1;
L_0x1e80930 .part L_0x1ec19e0, 3, 1;
L_0x1e80a90 .part v0x1d6daa0_0, 3, 1;
L_0x1e80c90 .part L_0x1ec19e0, 4, 1;
L_0x1e80df0 .part v0x1d6daa0_0, 4, 1;
L_0x1e80f50 .part L_0x1ec19e0, 5, 1;
L_0x1e811c0 .part v0x1d6daa0_0, 5, 1;
L_0x1e81390 .part L_0x1ec19e0, 6, 1;
L_0x1e814f0 .part v0x1d6daa0_0, 6, 1;
LS_0x1e815e0_0_0 .concat8 [ 1 1 1 1], L_0x1e7ff00, L_0x1e80210, L_0x1e80560, L_0x1e80870;
LS_0x1e815e0_0_4 .concat8 [ 1 1 1 1], L_0x1e80bd0, L_0x1e80ee0, L_0x1e812d0, L_0x1e81260;
L_0x1e815e0 .concat8 [ 4 4 0 0], LS_0x1e815e0_0_0, LS_0x1e815e0_0_4;
L_0x1e819a0 .part L_0x1ec19e0, 7, 1;
L_0x1e81b90 .part v0x1d6daa0_0, 7, 1;
S_0x1d07d30 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x1d07ad0;
 .timescale -9 -12;
P_0x1d07f40 .param/l "i" 0 4 54, +C4<00>;
L_0x1e7ff00/d .functor AND 1, L_0x1e7ffc0, L_0x1e80120, C4<1>, C4<1>;
L_0x1e7ff00 .delay 1 (30000,30000,30000) L_0x1e7ff00/d;
v0x1d08020_0 .net *"_s0", 0 0, L_0x1e7ffc0;  1 drivers
v0x1d08100_0 .net *"_s1", 0 0, L_0x1e80120;  1 drivers
S_0x1d081e0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x1d07ad0;
 .timescale -9 -12;
P_0x1d083f0 .param/l "i" 0 4 54, +C4<01>;
L_0x1e80210/d .functor AND 1, L_0x1e802d0, L_0x1e804c0, C4<1>, C4<1>;
L_0x1e80210 .delay 1 (30000,30000,30000) L_0x1e80210/d;
v0x1d084b0_0 .net *"_s0", 0 0, L_0x1e802d0;  1 drivers
v0x1d08590_0 .net *"_s1", 0 0, L_0x1e804c0;  1 drivers
S_0x1d08670 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x1d07ad0;
 .timescale -9 -12;
P_0x1d08880 .param/l "i" 0 4 54, +C4<010>;
L_0x1e80560/d .functor AND 1, L_0x1e80620, L_0x1e80780, C4<1>, C4<1>;
L_0x1e80560 .delay 1 (30000,30000,30000) L_0x1e80560/d;
v0x1d08920_0 .net *"_s0", 0 0, L_0x1e80620;  1 drivers
v0x1d08a00_0 .net *"_s1", 0 0, L_0x1e80780;  1 drivers
S_0x1d08ae0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x1d07ad0;
 .timescale -9 -12;
P_0x1d08cf0 .param/l "i" 0 4 54, +C4<011>;
L_0x1e80870/d .functor AND 1, L_0x1e80930, L_0x1e80a90, C4<1>, C4<1>;
L_0x1e80870 .delay 1 (30000,30000,30000) L_0x1e80870/d;
v0x1d08db0_0 .net *"_s0", 0 0, L_0x1e80930;  1 drivers
v0x1d08e90_0 .net *"_s1", 0 0, L_0x1e80a90;  1 drivers
S_0x1d08f70 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x1d07ad0;
 .timescale -9 -12;
P_0x1d091d0 .param/l "i" 0 4 54, +C4<0100>;
L_0x1e80bd0/d .functor AND 1, L_0x1e80c90, L_0x1e80df0, C4<1>, C4<1>;
L_0x1e80bd0 .delay 1 (30000,30000,30000) L_0x1e80bd0/d;
v0x1d09290_0 .net *"_s0", 0 0, L_0x1e80c90;  1 drivers
v0x1d09370_0 .net *"_s1", 0 0, L_0x1e80df0;  1 drivers
S_0x1d09450 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x1d07ad0;
 .timescale -9 -12;
P_0x1d09660 .param/l "i" 0 4 54, +C4<0101>;
L_0x1e80ee0/d .functor AND 1, L_0x1e80f50, L_0x1e811c0, C4<1>, C4<1>;
L_0x1e80ee0 .delay 1 (30000,30000,30000) L_0x1e80ee0/d;
v0x1d09720_0 .net *"_s0", 0 0, L_0x1e80f50;  1 drivers
v0x1d09800_0 .net *"_s1", 0 0, L_0x1e811c0;  1 drivers
S_0x1d098e0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x1d07ad0;
 .timescale -9 -12;
P_0x1d09af0 .param/l "i" 0 4 54, +C4<0110>;
L_0x1e812d0/d .functor AND 1, L_0x1e81390, L_0x1e814f0, C4<1>, C4<1>;
L_0x1e812d0 .delay 1 (30000,30000,30000) L_0x1e812d0/d;
v0x1d09bb0_0 .net *"_s0", 0 0, L_0x1e81390;  1 drivers
v0x1d09c90_0 .net *"_s1", 0 0, L_0x1e814f0;  1 drivers
S_0x1d09d70 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x1d07ad0;
 .timescale -9 -12;
P_0x1d09f80 .param/l "i" 0 4 54, +C4<0111>;
L_0x1e81260/d .functor AND 1, L_0x1e819a0, L_0x1e81b90, C4<1>, C4<1>;
L_0x1e81260 .delay 1 (30000,30000,30000) L_0x1e81260/d;
v0x1d0a040_0 .net *"_s0", 0 0, L_0x1e819a0;  1 drivers
v0x1d0a120_0 .net *"_s1", 0 0, L_0x1e81b90;  1 drivers
S_0x1d0ace0 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x1d078b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1e835e0/d .functor OR 1, L_0x1e836a0, L_0x1e83850, C4<0>, C4<0>;
L_0x1e835e0 .delay 1 (30000,30000,30000) L_0x1e835e0/d;
v0x1d0c830_0 .net *"_s10", 0 0, L_0x1e836a0;  1 drivers
v0x1d0c910_0 .net *"_s12", 0 0, L_0x1e83850;  1 drivers
v0x1d0c9f0_0 .net "in", 7 0, L_0x1e815e0;  alias, 1 drivers
v0x1d0cac0_0 .net "ors", 1 0, L_0x1e83400;  1 drivers
v0x1d0cb80_0 .net "out", 0 0, L_0x1e835e0;  alias, 1 drivers
L_0x1e827d0 .part L_0x1e815e0, 0, 4;
L_0x1e83400 .concat8 [ 1 1 0 0], L_0x1e824c0, L_0x1e830f0;
L_0x1e83540 .part L_0x1e815e0, 4, 4;
L_0x1e836a0 .part L_0x1e83400, 0, 1;
L_0x1e83850 .part L_0x1e83400, 1, 1;
S_0x1d0aea0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1d0ace0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1e81c80/d .functor OR 1, L_0x1e81d40, L_0x1e81ea0, C4<0>, C4<0>;
L_0x1e81c80 .delay 1 (30000,30000,30000) L_0x1e81c80/d;
L_0x1e820d0/d .functor OR 1, L_0x1e821e0, L_0x1e82340, C4<0>, C4<0>;
L_0x1e820d0 .delay 1 (30000,30000,30000) L_0x1e820d0/d;
L_0x1e824c0/d .functor OR 1, L_0x1e82530, L_0x1e826e0, C4<0>, C4<0>;
L_0x1e824c0 .delay 1 (30000,30000,30000) L_0x1e824c0/d;
v0x1d0b0f0_0 .net *"_s0", 0 0, L_0x1e81c80;  1 drivers
v0x1d0b1f0_0 .net *"_s10", 0 0, L_0x1e821e0;  1 drivers
v0x1d0b2d0_0 .net *"_s12", 0 0, L_0x1e82340;  1 drivers
v0x1d0b390_0 .net *"_s14", 0 0, L_0x1e82530;  1 drivers
v0x1d0b470_0 .net *"_s16", 0 0, L_0x1e826e0;  1 drivers
v0x1d0b5a0_0 .net *"_s3", 0 0, L_0x1e81d40;  1 drivers
v0x1d0b680_0 .net *"_s5", 0 0, L_0x1e81ea0;  1 drivers
v0x1d0b760_0 .net *"_s6", 0 0, L_0x1e820d0;  1 drivers
v0x1d0b840_0 .net "in", 3 0, L_0x1e827d0;  1 drivers
v0x1d0b9b0_0 .net "ors", 1 0, L_0x1e81fe0;  1 drivers
v0x1d0ba90_0 .net "out", 0 0, L_0x1e824c0;  1 drivers
L_0x1e81d40 .part L_0x1e827d0, 0, 1;
L_0x1e81ea0 .part L_0x1e827d0, 1, 1;
L_0x1e81fe0 .concat8 [ 1 1 0 0], L_0x1e81c80, L_0x1e820d0;
L_0x1e821e0 .part L_0x1e827d0, 2, 1;
L_0x1e82340 .part L_0x1e827d0, 3, 1;
L_0x1e82530 .part L_0x1e81fe0, 0, 1;
L_0x1e826e0 .part L_0x1e81fe0, 1, 1;
S_0x1d0bbb0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1d0ace0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1e82900/d .functor OR 1, L_0x1e82970, L_0x1e82ad0, C4<0>, C4<0>;
L_0x1e82900 .delay 1 (30000,30000,30000) L_0x1e82900/d;
L_0x1e82d00/d .functor OR 1, L_0x1e82e10, L_0x1e82f70, C4<0>, C4<0>;
L_0x1e82d00 .delay 1 (30000,30000,30000) L_0x1e82d00/d;
L_0x1e830f0/d .functor OR 1, L_0x1e83160, L_0x1e83310, C4<0>, C4<0>;
L_0x1e830f0 .delay 1 (30000,30000,30000) L_0x1e830f0/d;
v0x1d0bd70_0 .net *"_s0", 0 0, L_0x1e82900;  1 drivers
v0x1d0be70_0 .net *"_s10", 0 0, L_0x1e82e10;  1 drivers
v0x1d0bf50_0 .net *"_s12", 0 0, L_0x1e82f70;  1 drivers
v0x1d0c010_0 .net *"_s14", 0 0, L_0x1e83160;  1 drivers
v0x1d0c0f0_0 .net *"_s16", 0 0, L_0x1e83310;  1 drivers
v0x1d0c220_0 .net *"_s3", 0 0, L_0x1e82970;  1 drivers
v0x1d0c300_0 .net *"_s5", 0 0, L_0x1e82ad0;  1 drivers
v0x1d0c3e0_0 .net *"_s6", 0 0, L_0x1e82d00;  1 drivers
v0x1d0c4c0_0 .net "in", 3 0, L_0x1e83540;  1 drivers
v0x1d0c630_0 .net "ors", 1 0, L_0x1e82c10;  1 drivers
v0x1d0c710_0 .net "out", 0 0, L_0x1e830f0;  1 drivers
L_0x1e82970 .part L_0x1e83540, 0, 1;
L_0x1e82ad0 .part L_0x1e83540, 1, 1;
L_0x1e82c10 .concat8 [ 1 1 0 0], L_0x1e82900, L_0x1e82d00;
L_0x1e82e10 .part L_0x1e83540, 2, 1;
L_0x1e82f70 .part L_0x1e83540, 3, 1;
L_0x1e83160 .part L_0x1e82c10, 0, 1;
L_0x1e83310 .part L_0x1e82c10, 1, 1;
S_0x1d0d020 .scope module, "resMux" "unaryMultiplexor" 4 148, 4 69 0, S_0x1d06150;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1d12450_0 .net "ands", 7 0, L_0x1e7dba0;  1 drivers
v0x1d12560_0 .net "in", 7 0, L_0x1e7a710;  alias, 1 drivers
v0x1d12620_0 .net "out", 0 0, L_0x1e7fba0;  alias, 1 drivers
v0x1d126f0_0 .net "sel", 7 0, v0x1d6daa0_0;  alias, 1 drivers
S_0x1d0d270 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x1d0d020;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x1d0f9b0_0 .net "A", 7 0, L_0x1e7a710;  alias, 1 drivers
v0x1d0fab0_0 .net "B", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1d0fb70_0 .net *"_s0", 0 0, L_0x1e7c390;  1 drivers
v0x1d0fc30_0 .net *"_s12", 0 0, L_0x1e7cd50;  1 drivers
v0x1d0fd10_0 .net *"_s16", 0 0, L_0x1e7d0b0;  1 drivers
v0x1d0fe40_0 .net *"_s20", 0 0, L_0x1e7d4e0;  1 drivers
v0x1d0ff20_0 .net *"_s24", 0 0, L_0x1e7d810;  1 drivers
v0x1d10000_0 .net *"_s28", 0 0, L_0x1e7d7a0;  1 drivers
v0x1d100e0_0 .net *"_s4", 0 0, L_0x1e7c730;  1 drivers
v0x1d10250_0 .net *"_s8", 0 0, L_0x1e7ca40;  1 drivers
v0x1d10330_0 .net "out", 7 0, L_0x1e7dba0;  alias, 1 drivers
L_0x1e7c4a0 .part L_0x1e7a710, 0, 1;
L_0x1e7c690 .part v0x1d6daa0_0, 0, 1;
L_0x1e7c7f0 .part L_0x1e7a710, 1, 1;
L_0x1e7c950 .part v0x1d6daa0_0, 1, 1;
L_0x1e7cb00 .part L_0x1e7a710, 2, 1;
L_0x1e7cc60 .part v0x1d6daa0_0, 2, 1;
L_0x1e7ce10 .part L_0x1e7a710, 3, 1;
L_0x1e7cf70 .part v0x1d6daa0_0, 3, 1;
L_0x1e7d170 .part L_0x1e7a710, 4, 1;
L_0x1e7d3e0 .part v0x1d6daa0_0, 4, 1;
L_0x1e7d550 .part L_0x1e7a710, 5, 1;
L_0x1e7d6b0 .part v0x1d6daa0_0, 5, 1;
L_0x1e7d8d0 .part L_0x1e7a710, 6, 1;
L_0x1e7da30 .part v0x1d6daa0_0, 6, 1;
LS_0x1e7dba0_0_0 .concat8 [ 1 1 1 1], L_0x1e7c390, L_0x1e7c730, L_0x1e7ca40, L_0x1e7cd50;
LS_0x1e7dba0_0_4 .concat8 [ 1 1 1 1], L_0x1e7d0b0, L_0x1e7d4e0, L_0x1e7d810, L_0x1e7d7a0;
L_0x1e7dba0 .concat8 [ 4 4 0 0], LS_0x1e7dba0_0_0, LS_0x1e7dba0_0_4;
L_0x1e7df60 .part L_0x1e7a710, 7, 1;
L_0x1e7e150 .part v0x1d6daa0_0, 7, 1;
S_0x1d0d4b0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x1d0d270;
 .timescale -9 -12;
P_0x1d0d6c0 .param/l "i" 0 4 54, +C4<00>;
L_0x1e7c390/d .functor AND 1, L_0x1e7c4a0, L_0x1e7c690, C4<1>, C4<1>;
L_0x1e7c390 .delay 1 (30000,30000,30000) L_0x1e7c390/d;
v0x1d0d7a0_0 .net *"_s0", 0 0, L_0x1e7c4a0;  1 drivers
v0x1d0d880_0 .net *"_s1", 0 0, L_0x1e7c690;  1 drivers
S_0x1d0d960 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x1d0d270;
 .timescale -9 -12;
P_0x1d0db70 .param/l "i" 0 4 54, +C4<01>;
L_0x1e7c730/d .functor AND 1, L_0x1e7c7f0, L_0x1e7c950, C4<1>, C4<1>;
L_0x1e7c730 .delay 1 (30000,30000,30000) L_0x1e7c730/d;
v0x1d0dc30_0 .net *"_s0", 0 0, L_0x1e7c7f0;  1 drivers
v0x1d0dd10_0 .net *"_s1", 0 0, L_0x1e7c950;  1 drivers
S_0x1d0ddf0 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x1d0d270;
 .timescale -9 -12;
P_0x1d0e030 .param/l "i" 0 4 54, +C4<010>;
L_0x1e7ca40/d .functor AND 1, L_0x1e7cb00, L_0x1e7cc60, C4<1>, C4<1>;
L_0x1e7ca40 .delay 1 (30000,30000,30000) L_0x1e7ca40/d;
v0x1d0e0d0_0 .net *"_s0", 0 0, L_0x1e7cb00;  1 drivers
v0x1d0e1b0_0 .net *"_s1", 0 0, L_0x1e7cc60;  1 drivers
S_0x1d0e290 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x1d0d270;
 .timescale -9 -12;
P_0x1d0e4a0 .param/l "i" 0 4 54, +C4<011>;
L_0x1e7cd50/d .functor AND 1, L_0x1e7ce10, L_0x1e7cf70, C4<1>, C4<1>;
L_0x1e7cd50 .delay 1 (30000,30000,30000) L_0x1e7cd50/d;
v0x1d0e560_0 .net *"_s0", 0 0, L_0x1e7ce10;  1 drivers
v0x1d0e640_0 .net *"_s1", 0 0, L_0x1e7cf70;  1 drivers
S_0x1d0e720 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x1d0d270;
 .timescale -9 -12;
P_0x1d0e980 .param/l "i" 0 4 54, +C4<0100>;
L_0x1e7d0b0/d .functor AND 1, L_0x1e7d170, L_0x1e7d3e0, C4<1>, C4<1>;
L_0x1e7d0b0 .delay 1 (30000,30000,30000) L_0x1e7d0b0/d;
v0x1d0ea40_0 .net *"_s0", 0 0, L_0x1e7d170;  1 drivers
v0x1d0eb20_0 .net *"_s1", 0 0, L_0x1e7d3e0;  1 drivers
S_0x1d0ec00 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x1d0d270;
 .timescale -9 -12;
P_0x1d0ee10 .param/l "i" 0 4 54, +C4<0101>;
L_0x1e7d4e0/d .functor AND 1, L_0x1e7d550, L_0x1e7d6b0, C4<1>, C4<1>;
L_0x1e7d4e0 .delay 1 (30000,30000,30000) L_0x1e7d4e0/d;
v0x1d0eed0_0 .net *"_s0", 0 0, L_0x1e7d550;  1 drivers
v0x1d0efb0_0 .net *"_s1", 0 0, L_0x1e7d6b0;  1 drivers
S_0x1d0f090 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x1d0d270;
 .timescale -9 -12;
P_0x1d0f2a0 .param/l "i" 0 4 54, +C4<0110>;
L_0x1e7d810/d .functor AND 1, L_0x1e7d8d0, L_0x1e7da30, C4<1>, C4<1>;
L_0x1e7d810 .delay 1 (30000,30000,30000) L_0x1e7d810/d;
v0x1d0f360_0 .net *"_s0", 0 0, L_0x1e7d8d0;  1 drivers
v0x1d0f440_0 .net *"_s1", 0 0, L_0x1e7da30;  1 drivers
S_0x1d0f520 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x1d0d270;
 .timescale -9 -12;
P_0x1d0f730 .param/l "i" 0 4 54, +C4<0111>;
L_0x1e7d7a0/d .functor AND 1, L_0x1e7df60, L_0x1e7e150, C4<1>, C4<1>;
L_0x1e7d7a0 .delay 1 (30000,30000,30000) L_0x1e7d7a0/d;
v0x1d0f7f0_0 .net *"_s0", 0 0, L_0x1e7df60;  1 drivers
v0x1d0f8d0_0 .net *"_s1", 0 0, L_0x1e7e150;  1 drivers
S_0x1d10490 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x1d0d020;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1e7fba0/d .functor OR 1, L_0x1e7fc60, L_0x1e7fe10, C4<0>, C4<0>;
L_0x1e7fba0 .delay 1 (30000,30000,30000) L_0x1e7fba0/d;
v0x1d11fe0_0 .net *"_s10", 0 0, L_0x1e7fc60;  1 drivers
v0x1d120c0_0 .net *"_s12", 0 0, L_0x1e7fe10;  1 drivers
v0x1d121a0_0 .net "in", 7 0, L_0x1e7dba0;  alias, 1 drivers
v0x1d12270_0 .net "ors", 1 0, L_0x1e7f9c0;  1 drivers
v0x1d12330_0 .net "out", 0 0, L_0x1e7fba0;  alias, 1 drivers
L_0x1e7ed90 .part L_0x1e7dba0, 0, 4;
L_0x1e7f9c0 .concat8 [ 1 1 0 0], L_0x1e7ea80, L_0x1e7f6b0;
L_0x1e7fb00 .part L_0x1e7dba0, 4, 4;
L_0x1e7fc60 .part L_0x1e7f9c0, 0, 1;
L_0x1e7fe10 .part L_0x1e7f9c0, 1, 1;
S_0x1d10650 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1d10490;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1e7e240/d .functor OR 1, L_0x1e7e300, L_0x1e7e460, C4<0>, C4<0>;
L_0x1e7e240 .delay 1 (30000,30000,30000) L_0x1e7e240/d;
L_0x1e7e690/d .functor OR 1, L_0x1e7e7a0, L_0x1e7e900, C4<0>, C4<0>;
L_0x1e7e690 .delay 1 (30000,30000,30000) L_0x1e7e690/d;
L_0x1e7ea80/d .functor OR 1, L_0x1e7eaf0, L_0x1e7eca0, C4<0>, C4<0>;
L_0x1e7ea80 .delay 1 (30000,30000,30000) L_0x1e7ea80/d;
v0x1d108a0_0 .net *"_s0", 0 0, L_0x1e7e240;  1 drivers
v0x1d109a0_0 .net *"_s10", 0 0, L_0x1e7e7a0;  1 drivers
v0x1d10a80_0 .net *"_s12", 0 0, L_0x1e7e900;  1 drivers
v0x1d10b40_0 .net *"_s14", 0 0, L_0x1e7eaf0;  1 drivers
v0x1d10c20_0 .net *"_s16", 0 0, L_0x1e7eca0;  1 drivers
v0x1d10d50_0 .net *"_s3", 0 0, L_0x1e7e300;  1 drivers
v0x1d10e30_0 .net *"_s5", 0 0, L_0x1e7e460;  1 drivers
v0x1d10f10_0 .net *"_s6", 0 0, L_0x1e7e690;  1 drivers
v0x1d10ff0_0 .net "in", 3 0, L_0x1e7ed90;  1 drivers
v0x1d11160_0 .net "ors", 1 0, L_0x1e7e5a0;  1 drivers
v0x1d11240_0 .net "out", 0 0, L_0x1e7ea80;  1 drivers
L_0x1e7e300 .part L_0x1e7ed90, 0, 1;
L_0x1e7e460 .part L_0x1e7ed90, 1, 1;
L_0x1e7e5a0 .concat8 [ 1 1 0 0], L_0x1e7e240, L_0x1e7e690;
L_0x1e7e7a0 .part L_0x1e7ed90, 2, 1;
L_0x1e7e900 .part L_0x1e7ed90, 3, 1;
L_0x1e7eaf0 .part L_0x1e7e5a0, 0, 1;
L_0x1e7eca0 .part L_0x1e7e5a0, 1, 1;
S_0x1d11360 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1d10490;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1e7eec0/d .functor OR 1, L_0x1e7ef30, L_0x1e7f090, C4<0>, C4<0>;
L_0x1e7eec0 .delay 1 (30000,30000,30000) L_0x1e7eec0/d;
L_0x1e7f2c0/d .functor OR 1, L_0x1e7f3d0, L_0x1e7f530, C4<0>, C4<0>;
L_0x1e7f2c0 .delay 1 (30000,30000,30000) L_0x1e7f2c0/d;
L_0x1e7f6b0/d .functor OR 1, L_0x1e7f720, L_0x1e7f8d0, C4<0>, C4<0>;
L_0x1e7f6b0 .delay 1 (30000,30000,30000) L_0x1e7f6b0/d;
v0x1d11520_0 .net *"_s0", 0 0, L_0x1e7eec0;  1 drivers
v0x1d11620_0 .net *"_s10", 0 0, L_0x1e7f3d0;  1 drivers
v0x1d11700_0 .net *"_s12", 0 0, L_0x1e7f530;  1 drivers
v0x1d117c0_0 .net *"_s14", 0 0, L_0x1e7f720;  1 drivers
v0x1d118a0_0 .net *"_s16", 0 0, L_0x1e7f8d0;  1 drivers
v0x1d119d0_0 .net *"_s3", 0 0, L_0x1e7ef30;  1 drivers
v0x1d11ab0_0 .net *"_s5", 0 0, L_0x1e7f090;  1 drivers
v0x1d11b90_0 .net *"_s6", 0 0, L_0x1e7f2c0;  1 drivers
v0x1d11c70_0 .net "in", 3 0, L_0x1e7fb00;  1 drivers
v0x1d11de0_0 .net "ors", 1 0, L_0x1e7f1d0;  1 drivers
v0x1d11ec0_0 .net "out", 0 0, L_0x1e7f6b0;  1 drivers
L_0x1e7ef30 .part L_0x1e7fb00, 0, 1;
L_0x1e7f090 .part L_0x1e7fb00, 1, 1;
L_0x1e7f1d0 .concat8 [ 1 1 0 0], L_0x1e7eec0, L_0x1e7f2c0;
L_0x1e7f3d0 .part L_0x1e7fb00, 2, 1;
L_0x1e7f530 .part L_0x1e7fb00, 3, 1;
L_0x1e7f720 .part L_0x1e7f1d0, 0, 1;
L_0x1e7f8d0 .part L_0x1e7f1d0, 1, 1;
S_0x1d127d0 .scope module, "sltGate" "slt" 4 142, 4 101 0, S_0x1d06150;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x1e7b410/d .functor XNOR 1, L_0x1e83a40, L_0x1e79fd0, C4<0>, C4<0>;
L_0x1e7b410 .delay 1 (20000,20000,20000) L_0x1e7b410/d;
L_0x1e7b680/d .functor AND 1, L_0x1e83a40, L_0x1e7a300, C4<1>, C4<1>;
L_0x1e7b680 .delay 1 (30000,30000,30000) L_0x1e7b680/d;
L_0x1e7b6f0/d .functor AND 1, L_0x1e7b410, L_0x1e7a070, C4<1>, C4<1>;
L_0x1e7b6f0 .delay 1 (30000,30000,30000) L_0x1e7b6f0/d;
L_0x1e7b850/d .functor OR 1, L_0x1e7b6f0, L_0x1e7b680, C4<0>, C4<0>;
L_0x1e7b850 .delay 1 (30000,30000,30000) L_0x1e7b850/d;
v0x1d12a80_0 .net "a", 0 0, L_0x1e83a40;  alias, 1 drivers
v0x1d12b70_0 .net "a_", 0 0, L_0x1e70480;  alias, 1 drivers
v0x1d12c30_0 .net "b", 0 0, L_0x1e79fd0;  alias, 1 drivers
v0x1d12d20_0 .net "b_", 0 0, L_0x1e7a300;  alias, 1 drivers
v0x1d12dc0_0 .net "carryin", 0 0, L_0x1e7a070;  alias, 1 drivers
v0x1d12f00_0 .net "eq", 0 0, L_0x1e7b410;  1 drivers
v0x1d12fc0_0 .net "lt", 0 0, L_0x1e7b680;  1 drivers
v0x1d13080_0 .net "out", 0 0, L_0x1e7b850;  1 drivers
v0x1d13140_0 .net "w0", 0 0, L_0x1e7b6f0;  1 drivers
S_0x1d13390 .scope module, "sub" "fullAdder" 4 140, 4 85 0, S_0x1d06150;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1e7b1f0/d .functor OR 1, L_0x1e7acf0, L_0x1d145f0, C4<0>, C4<0>;
L_0x1e7b1f0 .delay 1 (30000,30000,30000) L_0x1e7b1f0/d;
v0x1d14180_0 .net "a", 0 0, L_0x1e83a40;  alias, 1 drivers
v0x1d142d0_0 .net "b", 0 0, L_0x1e7a300;  alias, 1 drivers
v0x1d14390_0 .net "c1", 0 0, L_0x1e7acf0;  1 drivers
v0x1d14430_0 .net "c2", 0 0, L_0x1d145f0;  1 drivers
v0x1d14500_0 .net "carryin", 0 0, L_0x1e7a070;  alias, 1 drivers
v0x1d14680_0 .net "carryout", 0 0, L_0x1e7b1f0;  1 drivers
v0x1d14720_0 .net "s1", 0 0, L_0x1e7ac30;  1 drivers
v0x1d147c0_0 .net "sum", 0 0, L_0x1e7ae50;  1 drivers
S_0x1d135e0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1d13390;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1e7ac30/d .functor XOR 1, L_0x1e83a40, L_0x1e7a300, C4<0>, C4<0>;
L_0x1e7ac30 .delay 1 (30000,30000,30000) L_0x1e7ac30/d;
L_0x1e7acf0/d .functor AND 1, L_0x1e83a40, L_0x1e7a300, C4<1>, C4<1>;
L_0x1e7acf0 .delay 1 (30000,30000,30000) L_0x1e7acf0/d;
v0x1d13840_0 .net "a", 0 0, L_0x1e83a40;  alias, 1 drivers
v0x1d13900_0 .net "b", 0 0, L_0x1e7a300;  alias, 1 drivers
v0x1d139c0_0 .net "carryout", 0 0, L_0x1e7acf0;  alias, 1 drivers
v0x1d13a60_0 .net "sum", 0 0, L_0x1e7ac30;  alias, 1 drivers
S_0x1d13b90 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1d13390;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1e7ae50/d .functor XOR 1, L_0x1e7ac30, L_0x1e7a070, C4<0>, C4<0>;
L_0x1e7ae50 .delay 1 (30000,30000,30000) L_0x1e7ae50/d;
L_0x1d145f0/d .functor AND 1, L_0x1e7ac30, L_0x1e7a070, C4<1>, C4<1>;
L_0x1d145f0 .delay 1 (30000,30000,30000) L_0x1d145f0/d;
v0x1d13df0_0 .net "a", 0 0, L_0x1e7ac30;  alias, 1 drivers
v0x1d13ec0_0 .net "b", 0 0, L_0x1e7a070;  alias, 1 drivers
v0x1d13f60_0 .net "carryout", 0 0, L_0x1d145f0;  alias, 1 drivers
v0x1d14030_0 .net "sum", 0 0, L_0x1e7ae50;  alias, 1 drivers
S_0x1d15bc0 .scope generate, "genblk2" "genblk2" 3 45, 3 45 0, S_0x1d05e80;
 .timescale -9 -12;
L_0x7f72592dbe78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f72592dbec0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1e83ae0/d .functor OR 1, L_0x7f72592dbe78, L_0x7f72592dbec0, C4<0>, C4<0>;
L_0x1e83ae0 .delay 1 (30000,30000,30000) L_0x1e83ae0/d;
v0x1d15db0_0 .net/2u *"_s0", 0 0, L_0x7f72592dbe78;  1 drivers
v0x1d15e90_0 .net/2u *"_s2", 0 0, L_0x7f72592dbec0;  1 drivers
S_0x1d15f70 .scope generate, "alu_slices[28]" "alu_slices[28]" 3 37, 3 37 0, S_0x1a570b0;
 .timescale -9 -12;
P_0x1d16180 .param/l "i" 0 3 37, +C4<011100>;
S_0x1d16240 .scope module, "alu1_inst" "alu1" 3 38, 4 124 0, S_0x1d15f70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x1e7a1b0/d .functor NOT 1, L_0x1e8d680, C4<0>, C4<0>, C4<0>;
L_0x1e7a1b0 .delay 1 (10000,10000,10000) L_0x1e7a1b0/d;
L_0x1e83ef0/d .functor NOT 1, L_0x1e8d7e0, C4<0>, C4<0>, C4<0>;
L_0x1e83ef0 .delay 1 (10000,10000,10000) L_0x1e83ef0/d;
L_0x1e84ef0/d .functor XOR 1, L_0x1e8d680, L_0x1e8d7e0, C4<0>, C4<0>;
L_0x1e84ef0 .delay 1 (30000,30000,30000) L_0x1e84ef0/d;
L_0x7f72592dbf08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f72592dbf50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1e855a0/d .functor OR 1, L_0x7f72592dbf08, L_0x7f72592dbf50, C4<0>, C4<0>;
L_0x1e855a0 .delay 1 (30000,30000,30000) L_0x1e855a0/d;
L_0x1e857a0/d .functor AND 1, L_0x1e8d680, L_0x1e8d7e0, C4<1>, C4<1>;
L_0x1e857a0 .delay 1 (30000,30000,30000) L_0x1e857a0/d;
L_0x1e85860/d .functor NAND 1, L_0x1e8d680, L_0x1e8d7e0, C4<1>, C4<1>;
L_0x1e85860 .delay 1 (20000,20000,20000) L_0x1e85860/d;
L_0x1e859c0/d .functor XOR 1, L_0x1e8d680, L_0x1e8d7e0, C4<0>, C4<0>;
L_0x1e859c0 .delay 1 (20000,20000,20000) L_0x1e859c0/d;
L_0x1e85e70/d .functor OR 1, L_0x1e8d680, L_0x1e8d7e0, C4<0>, C4<0>;
L_0x1e85e70 .delay 1 (30000,30000,30000) L_0x1e85e70/d;
L_0x1e8d580/d .functor NOT 1, L_0x1e897e0, C4<0>, C4<0>, C4<0>;
L_0x1e8d580 .delay 1 (10000,10000,10000) L_0x1e8d580/d;
v0x1d249a0_0 .net "A", 0 0, L_0x1e8d680;  1 drivers
v0x1d24a60_0 .net "A_", 0 0, L_0x1e7a1b0;  1 drivers
v0x1d24b20_0 .net "B", 0 0, L_0x1e8d7e0;  1 drivers
v0x1d24bf0_0 .net "B_", 0 0, L_0x1e83ef0;  1 drivers
v0x1d24c90_0 .net *"_s12", 0 0, L_0x1e855a0;  1 drivers
v0x1d24d80_0 .net/2s *"_s14", 0 0, L_0x7f72592dbf08;  1 drivers
v0x1d24e40_0 .net/2s *"_s16", 0 0, L_0x7f72592dbf50;  1 drivers
v0x1d24f20_0 .net *"_s18", 0 0, L_0x1e857a0;  1 drivers
v0x1d25000_0 .net *"_s20", 0 0, L_0x1e85860;  1 drivers
v0x1d25170_0 .net *"_s22", 0 0, L_0x1e859c0;  1 drivers
v0x1d25250_0 .net *"_s24", 0 0, L_0x1e85e70;  1 drivers
o0x7f7259336788 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x1d25330_0 name=_s30
o0x7f72593367b8 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0x1d25410_0 name=_s32
v0x1d254f0_0 .net *"_s8", 0 0, L_0x1e84ef0;  1 drivers
v0x1d255d0_0 .net "carryin", 0 0, L_0x1e83ba0;  1 drivers
v0x1d25670_0 .net "carryout", 0 0, L_0x1e8d220;  1 drivers
v0x1d25710_0 .net "carryouts", 7 0, L_0x1ec1bb0;  1 drivers
v0x1d258c0_0 .net "command", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1d25960_0 .net "result", 0 0, L_0x1e897e0;  1 drivers
v0x1d25a50_0 .net "results", 7 0, L_0x1e85c40;  1 drivers
v0x1d25b60_0 .net "zero", 0 0, L_0x1e8d580;  1 drivers
LS_0x1e85c40_0_0 .concat8 [ 1 1 1 1], L_0x1e84410, L_0x1e84a40, L_0x1e84ef0, L_0x1e855a0;
LS_0x1e85c40_0_4 .concat8 [ 1 1 1 1], L_0x1e857a0, L_0x1e85860, L_0x1e859c0, L_0x1e85e70;
L_0x1e85c40 .concat8 [ 4 4 0 0], LS_0x1e85c40_0_0, LS_0x1e85c40_0_4;
LS_0x1ec1bb0_0_0 .concat [ 1 1 1 1], L_0x1e846c0, L_0x1e84d90, o0x7f7259336788, L_0x1e853f0;
LS_0x1ec1bb0_0_4 .concat [ 4 0 0 0], o0x7f72593367b8;
L_0x1ec1bb0 .concat [ 4 4 0 0], LS_0x1ec1bb0_0_0, LS_0x1ec1bb0_0_4;
S_0x1d164c0 .scope module, "adder" "fullAdder" 4 139, 4 85 0, S_0x1d16240;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1e846c0/d .functor OR 1, L_0x1e841a0, L_0x1e84560, C4<0>, C4<0>;
L_0x1e846c0 .delay 1 (30000,30000,30000) L_0x1e846c0/d;
v0x1d17320_0 .net "a", 0 0, L_0x1e8d680;  alias, 1 drivers
v0x1d173e0_0 .net "b", 0 0, L_0x1e8d7e0;  alias, 1 drivers
v0x1d174b0_0 .net "c1", 0 0, L_0x1e841a0;  1 drivers
v0x1d175b0_0 .net "c2", 0 0, L_0x1e84560;  1 drivers
v0x1d17680_0 .net "carryin", 0 0, L_0x1e83ba0;  alias, 1 drivers
v0x1d17770_0 .net "carryout", 0 0, L_0x1e846c0;  1 drivers
v0x1d17810_0 .net "s1", 0 0, L_0x1e840e0;  1 drivers
v0x1d17900_0 .net "sum", 0 0, L_0x1e84410;  1 drivers
S_0x1d16730 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1d164c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1e840e0/d .functor XOR 1, L_0x1e8d680, L_0x1e8d7e0, C4<0>, C4<0>;
L_0x1e840e0 .delay 1 (30000,30000,30000) L_0x1e840e0/d;
L_0x1e841a0/d .functor AND 1, L_0x1e8d680, L_0x1e8d7e0, C4<1>, C4<1>;
L_0x1e841a0 .delay 1 (30000,30000,30000) L_0x1e841a0/d;
v0x1d16990_0 .net "a", 0 0, L_0x1e8d680;  alias, 1 drivers
v0x1d16a70_0 .net "b", 0 0, L_0x1e8d7e0;  alias, 1 drivers
v0x1d16b30_0 .net "carryout", 0 0, L_0x1e841a0;  alias, 1 drivers
v0x1d16bd0_0 .net "sum", 0 0, L_0x1e840e0;  alias, 1 drivers
S_0x1d16d10 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1d164c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1e84410/d .functor XOR 1, L_0x1e840e0, L_0x1e83ba0, C4<0>, C4<0>;
L_0x1e84410 .delay 1 (30000,30000,30000) L_0x1e84410/d;
L_0x1e84560/d .functor AND 1, L_0x1e840e0, L_0x1e83ba0, C4<1>, C4<1>;
L_0x1e84560 .delay 1 (30000,30000,30000) L_0x1e84560/d;
v0x1d16f70_0 .net "a", 0 0, L_0x1e840e0;  alias, 1 drivers
v0x1d17040_0 .net "b", 0 0, L_0x1e83ba0;  alias, 1 drivers
v0x1d170e0_0 .net "carryout", 0 0, L_0x1e84560;  alias, 1 drivers
v0x1d171b0_0 .net "sum", 0 0, L_0x1e84410;  alias, 1 drivers
S_0x1d179d0 .scope module, "cMux" "unaryMultiplexor" 4 149, 4 69 0, S_0x1d16240;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1d1cdc0_0 .net "ands", 7 0, L_0x1e8b220;  1 drivers
v0x1d1ced0_0 .net "in", 7 0, L_0x1ec1bb0;  alias, 1 drivers
v0x1d1cf90_0 .net "out", 0 0, L_0x1e8d220;  alias, 1 drivers
v0x1d1d060_0 .net "sel", 7 0, v0x1d6daa0_0;  alias, 1 drivers
S_0x1d17bf0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x1d179d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x1d1a320_0 .net "A", 7 0, L_0x1ec1bb0;  alias, 1 drivers
v0x1d1a420_0 .net "B", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1d1a4e0_0 .net *"_s0", 0 0, L_0x1e89b40;  1 drivers
v0x1d1a5a0_0 .net *"_s12", 0 0, L_0x1e8a4b0;  1 drivers
v0x1d1a680_0 .net *"_s16", 0 0, L_0x1e8a810;  1 drivers
v0x1d1a7b0_0 .net *"_s20", 0 0, L_0x1e8ab20;  1 drivers
v0x1d1a890_0 .net *"_s24", 0 0, L_0x1e8af10;  1 drivers
v0x1d1a970_0 .net *"_s28", 0 0, L_0x1e8aea0;  1 drivers
v0x1d1aa50_0 .net *"_s4", 0 0, L_0x1e89e50;  1 drivers
v0x1d1abc0_0 .net *"_s8", 0 0, L_0x1e8a1a0;  1 drivers
v0x1d1aca0_0 .net "out", 7 0, L_0x1e8b220;  alias, 1 drivers
L_0x1e89c00 .part L_0x1ec1bb0, 0, 1;
L_0x1e89d60 .part v0x1d6daa0_0, 0, 1;
L_0x1e89f10 .part L_0x1ec1bb0, 1, 1;
L_0x1e8a100 .part v0x1d6daa0_0, 1, 1;
L_0x1e8a260 .part L_0x1ec1bb0, 2, 1;
L_0x1e8a3c0 .part v0x1d6daa0_0, 2, 1;
L_0x1e8a570 .part L_0x1ec1bb0, 3, 1;
L_0x1e8a6d0 .part v0x1d6daa0_0, 3, 1;
L_0x1e8a8d0 .part L_0x1ec1bb0, 4, 1;
L_0x1e8aa30 .part v0x1d6daa0_0, 4, 1;
L_0x1e8ab90 .part L_0x1ec1bb0, 5, 1;
L_0x1e8ae00 .part v0x1d6daa0_0, 5, 1;
L_0x1e8afd0 .part L_0x1ec1bb0, 6, 1;
L_0x1e8b130 .part v0x1d6daa0_0, 6, 1;
LS_0x1e8b220_0_0 .concat8 [ 1 1 1 1], L_0x1e89b40, L_0x1e89e50, L_0x1e8a1a0, L_0x1e8a4b0;
LS_0x1e8b220_0_4 .concat8 [ 1 1 1 1], L_0x1e8a810, L_0x1e8ab20, L_0x1e8af10, L_0x1e8aea0;
L_0x1e8b220 .concat8 [ 4 4 0 0], LS_0x1e8b220_0_0, LS_0x1e8b220_0_4;
L_0x1e8b5e0 .part L_0x1ec1bb0, 7, 1;
L_0x1e8b7d0 .part v0x1d6daa0_0, 7, 1;
S_0x1d17e50 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x1d17bf0;
 .timescale -9 -12;
P_0x1d18060 .param/l "i" 0 4 54, +C4<00>;
L_0x1e89b40/d .functor AND 1, L_0x1e89c00, L_0x1e89d60, C4<1>, C4<1>;
L_0x1e89b40 .delay 1 (30000,30000,30000) L_0x1e89b40/d;
v0x1d18140_0 .net *"_s0", 0 0, L_0x1e89c00;  1 drivers
v0x1d18220_0 .net *"_s1", 0 0, L_0x1e89d60;  1 drivers
S_0x1d18300 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x1d17bf0;
 .timescale -9 -12;
P_0x1d18510 .param/l "i" 0 4 54, +C4<01>;
L_0x1e89e50/d .functor AND 1, L_0x1e89f10, L_0x1e8a100, C4<1>, C4<1>;
L_0x1e89e50 .delay 1 (30000,30000,30000) L_0x1e89e50/d;
v0x1d185d0_0 .net *"_s0", 0 0, L_0x1e89f10;  1 drivers
v0x1d186b0_0 .net *"_s1", 0 0, L_0x1e8a100;  1 drivers
S_0x1d18790 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x1d17bf0;
 .timescale -9 -12;
P_0x1d189a0 .param/l "i" 0 4 54, +C4<010>;
L_0x1e8a1a0/d .functor AND 1, L_0x1e8a260, L_0x1e8a3c0, C4<1>, C4<1>;
L_0x1e8a1a0 .delay 1 (30000,30000,30000) L_0x1e8a1a0/d;
v0x1d18a40_0 .net *"_s0", 0 0, L_0x1e8a260;  1 drivers
v0x1d18b20_0 .net *"_s1", 0 0, L_0x1e8a3c0;  1 drivers
S_0x1d18c00 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x1d17bf0;
 .timescale -9 -12;
P_0x1d18e10 .param/l "i" 0 4 54, +C4<011>;
L_0x1e8a4b0/d .functor AND 1, L_0x1e8a570, L_0x1e8a6d0, C4<1>, C4<1>;
L_0x1e8a4b0 .delay 1 (30000,30000,30000) L_0x1e8a4b0/d;
v0x1d18ed0_0 .net *"_s0", 0 0, L_0x1e8a570;  1 drivers
v0x1d18fb0_0 .net *"_s1", 0 0, L_0x1e8a6d0;  1 drivers
S_0x1d19090 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x1d17bf0;
 .timescale -9 -12;
P_0x1d192f0 .param/l "i" 0 4 54, +C4<0100>;
L_0x1e8a810/d .functor AND 1, L_0x1e8a8d0, L_0x1e8aa30, C4<1>, C4<1>;
L_0x1e8a810 .delay 1 (30000,30000,30000) L_0x1e8a810/d;
v0x1d193b0_0 .net *"_s0", 0 0, L_0x1e8a8d0;  1 drivers
v0x1d19490_0 .net *"_s1", 0 0, L_0x1e8aa30;  1 drivers
S_0x1d19570 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x1d17bf0;
 .timescale -9 -12;
P_0x1d19780 .param/l "i" 0 4 54, +C4<0101>;
L_0x1e8ab20/d .functor AND 1, L_0x1e8ab90, L_0x1e8ae00, C4<1>, C4<1>;
L_0x1e8ab20 .delay 1 (30000,30000,30000) L_0x1e8ab20/d;
v0x1d19840_0 .net *"_s0", 0 0, L_0x1e8ab90;  1 drivers
v0x1d19920_0 .net *"_s1", 0 0, L_0x1e8ae00;  1 drivers
S_0x1d19a00 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x1d17bf0;
 .timescale -9 -12;
P_0x1d19c10 .param/l "i" 0 4 54, +C4<0110>;
L_0x1e8af10/d .functor AND 1, L_0x1e8afd0, L_0x1e8b130, C4<1>, C4<1>;
L_0x1e8af10 .delay 1 (30000,30000,30000) L_0x1e8af10/d;
v0x1d19cd0_0 .net *"_s0", 0 0, L_0x1e8afd0;  1 drivers
v0x1d19db0_0 .net *"_s1", 0 0, L_0x1e8b130;  1 drivers
S_0x1d19e90 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x1d17bf0;
 .timescale -9 -12;
P_0x1d1a0a0 .param/l "i" 0 4 54, +C4<0111>;
L_0x1e8aea0/d .functor AND 1, L_0x1e8b5e0, L_0x1e8b7d0, C4<1>, C4<1>;
L_0x1e8aea0 .delay 1 (30000,30000,30000) L_0x1e8aea0/d;
v0x1d1a160_0 .net *"_s0", 0 0, L_0x1e8b5e0;  1 drivers
v0x1d1a240_0 .net *"_s1", 0 0, L_0x1e8b7d0;  1 drivers
S_0x1d1ae00 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x1d179d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1e8d220/d .functor OR 1, L_0x1e8d2e0, L_0x1e8d490, C4<0>, C4<0>;
L_0x1e8d220 .delay 1 (30000,30000,30000) L_0x1e8d220/d;
v0x1d1c950_0 .net *"_s10", 0 0, L_0x1e8d2e0;  1 drivers
v0x1d1ca30_0 .net *"_s12", 0 0, L_0x1e8d490;  1 drivers
v0x1d1cb10_0 .net "in", 7 0, L_0x1e8b220;  alias, 1 drivers
v0x1d1cbe0_0 .net "ors", 1 0, L_0x1e8d040;  1 drivers
v0x1d1cca0_0 .net "out", 0 0, L_0x1e8d220;  alias, 1 drivers
L_0x1e8c410 .part L_0x1e8b220, 0, 4;
L_0x1e8d040 .concat8 [ 1 1 0 0], L_0x1e8c100, L_0x1e8cd30;
L_0x1e8d180 .part L_0x1e8b220, 4, 4;
L_0x1e8d2e0 .part L_0x1e8d040, 0, 1;
L_0x1e8d490 .part L_0x1e8d040, 1, 1;
S_0x1d1afc0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1d1ae00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1e8b8c0/d .functor OR 1, L_0x1e8b980, L_0x1e8bae0, C4<0>, C4<0>;
L_0x1e8b8c0 .delay 1 (30000,30000,30000) L_0x1e8b8c0/d;
L_0x1e8bd10/d .functor OR 1, L_0x1e8be20, L_0x1e8bf80, C4<0>, C4<0>;
L_0x1e8bd10 .delay 1 (30000,30000,30000) L_0x1e8bd10/d;
L_0x1e8c100/d .functor OR 1, L_0x1e8c170, L_0x1e8c320, C4<0>, C4<0>;
L_0x1e8c100 .delay 1 (30000,30000,30000) L_0x1e8c100/d;
v0x1d1b210_0 .net *"_s0", 0 0, L_0x1e8b8c0;  1 drivers
v0x1d1b310_0 .net *"_s10", 0 0, L_0x1e8be20;  1 drivers
v0x1d1b3f0_0 .net *"_s12", 0 0, L_0x1e8bf80;  1 drivers
v0x1d1b4b0_0 .net *"_s14", 0 0, L_0x1e8c170;  1 drivers
v0x1d1b590_0 .net *"_s16", 0 0, L_0x1e8c320;  1 drivers
v0x1d1b6c0_0 .net *"_s3", 0 0, L_0x1e8b980;  1 drivers
v0x1d1b7a0_0 .net *"_s5", 0 0, L_0x1e8bae0;  1 drivers
v0x1d1b880_0 .net *"_s6", 0 0, L_0x1e8bd10;  1 drivers
v0x1d1b960_0 .net "in", 3 0, L_0x1e8c410;  1 drivers
v0x1d1bad0_0 .net "ors", 1 0, L_0x1e8bc20;  1 drivers
v0x1d1bbb0_0 .net "out", 0 0, L_0x1e8c100;  1 drivers
L_0x1e8b980 .part L_0x1e8c410, 0, 1;
L_0x1e8bae0 .part L_0x1e8c410, 1, 1;
L_0x1e8bc20 .concat8 [ 1 1 0 0], L_0x1e8b8c0, L_0x1e8bd10;
L_0x1e8be20 .part L_0x1e8c410, 2, 1;
L_0x1e8bf80 .part L_0x1e8c410, 3, 1;
L_0x1e8c170 .part L_0x1e8bc20, 0, 1;
L_0x1e8c320 .part L_0x1e8bc20, 1, 1;
S_0x1d1bcd0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1d1ae00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1e8c540/d .functor OR 1, L_0x1e8c5b0, L_0x1e8c710, C4<0>, C4<0>;
L_0x1e8c540 .delay 1 (30000,30000,30000) L_0x1e8c540/d;
L_0x1e8c940/d .functor OR 1, L_0x1e8ca50, L_0x1e8cbb0, C4<0>, C4<0>;
L_0x1e8c940 .delay 1 (30000,30000,30000) L_0x1e8c940/d;
L_0x1e8cd30/d .functor OR 1, L_0x1e8cda0, L_0x1e8cf50, C4<0>, C4<0>;
L_0x1e8cd30 .delay 1 (30000,30000,30000) L_0x1e8cd30/d;
v0x1d1be90_0 .net *"_s0", 0 0, L_0x1e8c540;  1 drivers
v0x1d1bf90_0 .net *"_s10", 0 0, L_0x1e8ca50;  1 drivers
v0x1d1c070_0 .net *"_s12", 0 0, L_0x1e8cbb0;  1 drivers
v0x1d1c130_0 .net *"_s14", 0 0, L_0x1e8cda0;  1 drivers
v0x1d1c210_0 .net *"_s16", 0 0, L_0x1e8cf50;  1 drivers
v0x1d1c340_0 .net *"_s3", 0 0, L_0x1e8c5b0;  1 drivers
v0x1d1c420_0 .net *"_s5", 0 0, L_0x1e8c710;  1 drivers
v0x1d1c500_0 .net *"_s6", 0 0, L_0x1e8c940;  1 drivers
v0x1d1c5e0_0 .net "in", 3 0, L_0x1e8d180;  1 drivers
v0x1d1c750_0 .net "ors", 1 0, L_0x1e8c850;  1 drivers
v0x1d1c830_0 .net "out", 0 0, L_0x1e8cd30;  1 drivers
L_0x1e8c5b0 .part L_0x1e8d180, 0, 1;
L_0x1e8c710 .part L_0x1e8d180, 1, 1;
L_0x1e8c850 .concat8 [ 1 1 0 0], L_0x1e8c540, L_0x1e8c940;
L_0x1e8ca50 .part L_0x1e8d180, 2, 1;
L_0x1e8cbb0 .part L_0x1e8d180, 3, 1;
L_0x1e8cda0 .part L_0x1e8c850, 0, 1;
L_0x1e8cf50 .part L_0x1e8c850, 1, 1;
S_0x1d1d140 .scope module, "resMux" "unaryMultiplexor" 4 148, 4 69 0, S_0x1d16240;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1d22570_0 .net "ands", 7 0, L_0x1e877e0;  1 drivers
v0x1d22680_0 .net "in", 7 0, L_0x1e85c40;  alias, 1 drivers
v0x1d22740_0 .net "out", 0 0, L_0x1e897e0;  alias, 1 drivers
v0x1d22810_0 .net "sel", 7 0, v0x1d6daa0_0;  alias, 1 drivers
S_0x1d1d390 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x1d1d140;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x1d1fad0_0 .net "A", 7 0, L_0x1e85c40;  alias, 1 drivers
v0x1d1fbd0_0 .net "B", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1d1fc90_0 .net *"_s0", 0 0, L_0x1e85fd0;  1 drivers
v0x1d1fd50_0 .net *"_s12", 0 0, L_0x1e86990;  1 drivers
v0x1d1fe30_0 .net *"_s16", 0 0, L_0x1e86cf0;  1 drivers
v0x1d1ff60_0 .net *"_s20", 0 0, L_0x1e87120;  1 drivers
v0x1d20040_0 .net *"_s24", 0 0, L_0x1e87450;  1 drivers
v0x1d20120_0 .net *"_s28", 0 0, L_0x1e873e0;  1 drivers
v0x1d20200_0 .net *"_s4", 0 0, L_0x1e86370;  1 drivers
v0x1d20370_0 .net *"_s8", 0 0, L_0x1e86680;  1 drivers
v0x1d20450_0 .net "out", 7 0, L_0x1e877e0;  alias, 1 drivers
L_0x1e860e0 .part L_0x1e85c40, 0, 1;
L_0x1e862d0 .part v0x1d6daa0_0, 0, 1;
L_0x1e86430 .part L_0x1e85c40, 1, 1;
L_0x1e86590 .part v0x1d6daa0_0, 1, 1;
L_0x1e86740 .part L_0x1e85c40, 2, 1;
L_0x1e868a0 .part v0x1d6daa0_0, 2, 1;
L_0x1e86a50 .part L_0x1e85c40, 3, 1;
L_0x1e86bb0 .part v0x1d6daa0_0, 3, 1;
L_0x1e86db0 .part L_0x1e85c40, 4, 1;
L_0x1e87020 .part v0x1d6daa0_0, 4, 1;
L_0x1e87190 .part L_0x1e85c40, 5, 1;
L_0x1e872f0 .part v0x1d6daa0_0, 5, 1;
L_0x1e87510 .part L_0x1e85c40, 6, 1;
L_0x1e87670 .part v0x1d6daa0_0, 6, 1;
LS_0x1e877e0_0_0 .concat8 [ 1 1 1 1], L_0x1e85fd0, L_0x1e86370, L_0x1e86680, L_0x1e86990;
LS_0x1e877e0_0_4 .concat8 [ 1 1 1 1], L_0x1e86cf0, L_0x1e87120, L_0x1e87450, L_0x1e873e0;
L_0x1e877e0 .concat8 [ 4 4 0 0], LS_0x1e877e0_0_0, LS_0x1e877e0_0_4;
L_0x1e87ba0 .part L_0x1e85c40, 7, 1;
L_0x1e87d90 .part v0x1d6daa0_0, 7, 1;
S_0x1d1d5d0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x1d1d390;
 .timescale -9 -12;
P_0x1d1d7e0 .param/l "i" 0 4 54, +C4<00>;
L_0x1e85fd0/d .functor AND 1, L_0x1e860e0, L_0x1e862d0, C4<1>, C4<1>;
L_0x1e85fd0 .delay 1 (30000,30000,30000) L_0x1e85fd0/d;
v0x1d1d8c0_0 .net *"_s0", 0 0, L_0x1e860e0;  1 drivers
v0x1d1d9a0_0 .net *"_s1", 0 0, L_0x1e862d0;  1 drivers
S_0x1d1da80 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x1d1d390;
 .timescale -9 -12;
P_0x1d1dc90 .param/l "i" 0 4 54, +C4<01>;
L_0x1e86370/d .functor AND 1, L_0x1e86430, L_0x1e86590, C4<1>, C4<1>;
L_0x1e86370 .delay 1 (30000,30000,30000) L_0x1e86370/d;
v0x1d1dd50_0 .net *"_s0", 0 0, L_0x1e86430;  1 drivers
v0x1d1de30_0 .net *"_s1", 0 0, L_0x1e86590;  1 drivers
S_0x1d1df10 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x1d1d390;
 .timescale -9 -12;
P_0x1d1e150 .param/l "i" 0 4 54, +C4<010>;
L_0x1e86680/d .functor AND 1, L_0x1e86740, L_0x1e868a0, C4<1>, C4<1>;
L_0x1e86680 .delay 1 (30000,30000,30000) L_0x1e86680/d;
v0x1d1e1f0_0 .net *"_s0", 0 0, L_0x1e86740;  1 drivers
v0x1d1e2d0_0 .net *"_s1", 0 0, L_0x1e868a0;  1 drivers
S_0x1d1e3b0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x1d1d390;
 .timescale -9 -12;
P_0x1d1e5c0 .param/l "i" 0 4 54, +C4<011>;
L_0x1e86990/d .functor AND 1, L_0x1e86a50, L_0x1e86bb0, C4<1>, C4<1>;
L_0x1e86990 .delay 1 (30000,30000,30000) L_0x1e86990/d;
v0x1d1e680_0 .net *"_s0", 0 0, L_0x1e86a50;  1 drivers
v0x1d1e760_0 .net *"_s1", 0 0, L_0x1e86bb0;  1 drivers
S_0x1d1e840 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x1d1d390;
 .timescale -9 -12;
P_0x1d1eaa0 .param/l "i" 0 4 54, +C4<0100>;
L_0x1e86cf0/d .functor AND 1, L_0x1e86db0, L_0x1e87020, C4<1>, C4<1>;
L_0x1e86cf0 .delay 1 (30000,30000,30000) L_0x1e86cf0/d;
v0x1d1eb60_0 .net *"_s0", 0 0, L_0x1e86db0;  1 drivers
v0x1d1ec40_0 .net *"_s1", 0 0, L_0x1e87020;  1 drivers
S_0x1d1ed20 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x1d1d390;
 .timescale -9 -12;
P_0x1d1ef30 .param/l "i" 0 4 54, +C4<0101>;
L_0x1e87120/d .functor AND 1, L_0x1e87190, L_0x1e872f0, C4<1>, C4<1>;
L_0x1e87120 .delay 1 (30000,30000,30000) L_0x1e87120/d;
v0x1d1eff0_0 .net *"_s0", 0 0, L_0x1e87190;  1 drivers
v0x1d1f0d0_0 .net *"_s1", 0 0, L_0x1e872f0;  1 drivers
S_0x1d1f1b0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x1d1d390;
 .timescale -9 -12;
P_0x1d1f3c0 .param/l "i" 0 4 54, +C4<0110>;
L_0x1e87450/d .functor AND 1, L_0x1e87510, L_0x1e87670, C4<1>, C4<1>;
L_0x1e87450 .delay 1 (30000,30000,30000) L_0x1e87450/d;
v0x1d1f480_0 .net *"_s0", 0 0, L_0x1e87510;  1 drivers
v0x1d1f560_0 .net *"_s1", 0 0, L_0x1e87670;  1 drivers
S_0x1d1f640 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x1d1d390;
 .timescale -9 -12;
P_0x1d1f850 .param/l "i" 0 4 54, +C4<0111>;
L_0x1e873e0/d .functor AND 1, L_0x1e87ba0, L_0x1e87d90, C4<1>, C4<1>;
L_0x1e873e0 .delay 1 (30000,30000,30000) L_0x1e873e0/d;
v0x1d1f910_0 .net *"_s0", 0 0, L_0x1e87ba0;  1 drivers
v0x1d1f9f0_0 .net *"_s1", 0 0, L_0x1e87d90;  1 drivers
S_0x1d205b0 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x1d1d140;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1e897e0/d .functor OR 1, L_0x1e898a0, L_0x1e89a50, C4<0>, C4<0>;
L_0x1e897e0 .delay 1 (30000,30000,30000) L_0x1e897e0/d;
v0x1d22100_0 .net *"_s10", 0 0, L_0x1e898a0;  1 drivers
v0x1d221e0_0 .net *"_s12", 0 0, L_0x1e89a50;  1 drivers
v0x1d222c0_0 .net "in", 7 0, L_0x1e877e0;  alias, 1 drivers
v0x1d22390_0 .net "ors", 1 0, L_0x1e89600;  1 drivers
v0x1d22450_0 .net "out", 0 0, L_0x1e897e0;  alias, 1 drivers
L_0x1e889d0 .part L_0x1e877e0, 0, 4;
L_0x1e89600 .concat8 [ 1 1 0 0], L_0x1e886c0, L_0x1e892f0;
L_0x1e89740 .part L_0x1e877e0, 4, 4;
L_0x1e898a0 .part L_0x1e89600, 0, 1;
L_0x1e89a50 .part L_0x1e89600, 1, 1;
S_0x1d20770 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1d205b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1e87e80/d .functor OR 1, L_0x1e87f40, L_0x1e880a0, C4<0>, C4<0>;
L_0x1e87e80 .delay 1 (30000,30000,30000) L_0x1e87e80/d;
L_0x1e882d0/d .functor OR 1, L_0x1e883e0, L_0x1e88540, C4<0>, C4<0>;
L_0x1e882d0 .delay 1 (30000,30000,30000) L_0x1e882d0/d;
L_0x1e886c0/d .functor OR 1, L_0x1e88730, L_0x1e888e0, C4<0>, C4<0>;
L_0x1e886c0 .delay 1 (30000,30000,30000) L_0x1e886c0/d;
v0x1d209c0_0 .net *"_s0", 0 0, L_0x1e87e80;  1 drivers
v0x1d20ac0_0 .net *"_s10", 0 0, L_0x1e883e0;  1 drivers
v0x1d20ba0_0 .net *"_s12", 0 0, L_0x1e88540;  1 drivers
v0x1d20c60_0 .net *"_s14", 0 0, L_0x1e88730;  1 drivers
v0x1d20d40_0 .net *"_s16", 0 0, L_0x1e888e0;  1 drivers
v0x1d20e70_0 .net *"_s3", 0 0, L_0x1e87f40;  1 drivers
v0x1d20f50_0 .net *"_s5", 0 0, L_0x1e880a0;  1 drivers
v0x1d21030_0 .net *"_s6", 0 0, L_0x1e882d0;  1 drivers
v0x1d21110_0 .net "in", 3 0, L_0x1e889d0;  1 drivers
v0x1d21280_0 .net "ors", 1 0, L_0x1e881e0;  1 drivers
v0x1d21360_0 .net "out", 0 0, L_0x1e886c0;  1 drivers
L_0x1e87f40 .part L_0x1e889d0, 0, 1;
L_0x1e880a0 .part L_0x1e889d0, 1, 1;
L_0x1e881e0 .concat8 [ 1 1 0 0], L_0x1e87e80, L_0x1e882d0;
L_0x1e883e0 .part L_0x1e889d0, 2, 1;
L_0x1e88540 .part L_0x1e889d0, 3, 1;
L_0x1e88730 .part L_0x1e881e0, 0, 1;
L_0x1e888e0 .part L_0x1e881e0, 1, 1;
S_0x1d21480 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1d205b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1e88b00/d .functor OR 1, L_0x1e88b70, L_0x1e88cd0, C4<0>, C4<0>;
L_0x1e88b00 .delay 1 (30000,30000,30000) L_0x1e88b00/d;
L_0x1e88f00/d .functor OR 1, L_0x1e89010, L_0x1e89170, C4<0>, C4<0>;
L_0x1e88f00 .delay 1 (30000,30000,30000) L_0x1e88f00/d;
L_0x1e892f0/d .functor OR 1, L_0x1e89360, L_0x1e89510, C4<0>, C4<0>;
L_0x1e892f0 .delay 1 (30000,30000,30000) L_0x1e892f0/d;
v0x1d21640_0 .net *"_s0", 0 0, L_0x1e88b00;  1 drivers
v0x1d21740_0 .net *"_s10", 0 0, L_0x1e89010;  1 drivers
v0x1d21820_0 .net *"_s12", 0 0, L_0x1e89170;  1 drivers
v0x1d218e0_0 .net *"_s14", 0 0, L_0x1e89360;  1 drivers
v0x1d219c0_0 .net *"_s16", 0 0, L_0x1e89510;  1 drivers
v0x1d21af0_0 .net *"_s3", 0 0, L_0x1e88b70;  1 drivers
v0x1d21bd0_0 .net *"_s5", 0 0, L_0x1e88cd0;  1 drivers
v0x1d21cb0_0 .net *"_s6", 0 0, L_0x1e88f00;  1 drivers
v0x1d21d90_0 .net "in", 3 0, L_0x1e89740;  1 drivers
v0x1d21f00_0 .net "ors", 1 0, L_0x1e88e10;  1 drivers
v0x1d21fe0_0 .net "out", 0 0, L_0x1e892f0;  1 drivers
L_0x1e88b70 .part L_0x1e89740, 0, 1;
L_0x1e88cd0 .part L_0x1e89740, 1, 1;
L_0x1e88e10 .concat8 [ 1 1 0 0], L_0x1e88b00, L_0x1e88f00;
L_0x1e89010 .part L_0x1e89740, 2, 1;
L_0x1e89170 .part L_0x1e89740, 3, 1;
L_0x1e89360 .part L_0x1e88e10, 0, 1;
L_0x1e89510 .part L_0x1e88e10, 1, 1;
S_0x1d228f0 .scope module, "sltGate" "slt" 4 142, 4 101 0, S_0x1d16240;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x1e84fb0/d .functor XNOR 1, L_0x1e8d680, L_0x1e8d7e0, C4<0>, C4<0>;
L_0x1e84fb0 .delay 1 (20000,20000,20000) L_0x1e84fb0/d;
L_0x1e85220/d .functor AND 1, L_0x1e8d680, L_0x1e83ef0, C4<1>, C4<1>;
L_0x1e85220 .delay 1 (30000,30000,30000) L_0x1e85220/d;
L_0x1e85290/d .functor AND 1, L_0x1e84fb0, L_0x1e83ba0, C4<1>, C4<1>;
L_0x1e85290 .delay 1 (30000,30000,30000) L_0x1e85290/d;
L_0x1e853f0/d .functor OR 1, L_0x1e85290, L_0x1e85220, C4<0>, C4<0>;
L_0x1e853f0 .delay 1 (30000,30000,30000) L_0x1e853f0/d;
v0x1d22ba0_0 .net "a", 0 0, L_0x1e8d680;  alias, 1 drivers
v0x1d22c90_0 .net "a_", 0 0, L_0x1e7a1b0;  alias, 1 drivers
v0x1d22d50_0 .net "b", 0 0, L_0x1e8d7e0;  alias, 1 drivers
v0x1d22e40_0 .net "b_", 0 0, L_0x1e83ef0;  alias, 1 drivers
v0x1d22ee0_0 .net "carryin", 0 0, L_0x1e83ba0;  alias, 1 drivers
v0x1d23020_0 .net "eq", 0 0, L_0x1e84fb0;  1 drivers
v0x1d230e0_0 .net "lt", 0 0, L_0x1e85220;  1 drivers
v0x1d231a0_0 .net "out", 0 0, L_0x1e853f0;  1 drivers
v0x1d23260_0 .net "w0", 0 0, L_0x1e85290;  1 drivers
S_0x1d234b0 .scope module, "sub" "fullAdder" 4 140, 4 85 0, S_0x1d16240;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1e84d90/d .functor OR 1, L_0x1e848e0, L_0x1d24710, C4<0>, C4<0>;
L_0x1e84d90 .delay 1 (30000,30000,30000) L_0x1e84d90/d;
v0x1d242a0_0 .net "a", 0 0, L_0x1e8d680;  alias, 1 drivers
v0x1d243f0_0 .net "b", 0 0, L_0x1e83ef0;  alias, 1 drivers
v0x1d244b0_0 .net "c1", 0 0, L_0x1e848e0;  1 drivers
v0x1d24550_0 .net "c2", 0 0, L_0x1d24710;  1 drivers
v0x1d24620_0 .net "carryin", 0 0, L_0x1e83ba0;  alias, 1 drivers
v0x1d247a0_0 .net "carryout", 0 0, L_0x1e84d90;  1 drivers
v0x1d24840_0 .net "s1", 0 0, L_0x1e84820;  1 drivers
v0x1d248e0_0 .net "sum", 0 0, L_0x1e84a40;  1 drivers
S_0x1d23700 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1d234b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1e84820/d .functor XOR 1, L_0x1e8d680, L_0x1e83ef0, C4<0>, C4<0>;
L_0x1e84820 .delay 1 (30000,30000,30000) L_0x1e84820/d;
L_0x1e848e0/d .functor AND 1, L_0x1e8d680, L_0x1e83ef0, C4<1>, C4<1>;
L_0x1e848e0 .delay 1 (30000,30000,30000) L_0x1e848e0/d;
v0x1d23960_0 .net "a", 0 0, L_0x1e8d680;  alias, 1 drivers
v0x1d23a20_0 .net "b", 0 0, L_0x1e83ef0;  alias, 1 drivers
v0x1d23ae0_0 .net "carryout", 0 0, L_0x1e848e0;  alias, 1 drivers
v0x1d23b80_0 .net "sum", 0 0, L_0x1e84820;  alias, 1 drivers
S_0x1d23cb0 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1d234b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1e84a40/d .functor XOR 1, L_0x1e84820, L_0x1e83ba0, C4<0>, C4<0>;
L_0x1e84a40 .delay 1 (30000,30000,30000) L_0x1e84a40/d;
L_0x1d24710/d .functor AND 1, L_0x1e84820, L_0x1e83ba0, C4<1>, C4<1>;
L_0x1d24710 .delay 1 (30000,30000,30000) L_0x1d24710/d;
v0x1d23f10_0 .net "a", 0 0, L_0x1e84820;  alias, 1 drivers
v0x1d23fe0_0 .net "b", 0 0, L_0x1e83ba0;  alias, 1 drivers
v0x1d24080_0 .net "carryout", 0 0, L_0x1d24710;  alias, 1 drivers
v0x1d24150_0 .net "sum", 0 0, L_0x1e84a40;  alias, 1 drivers
S_0x1d25d00 .scope generate, "genblk2" "genblk2" 3 45, 3 45 0, S_0x1d15f70;
 .timescale -9 -12;
L_0x7f72592dbf98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f72592dbfe0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1e8d720/d .functor OR 1, L_0x7f72592dbf98, L_0x7f72592dbfe0, C4<0>, C4<0>;
L_0x1e8d720 .delay 1 (30000,30000,30000) L_0x1e8d720/d;
v0x1d25ef0_0 .net/2u *"_s0", 0 0, L_0x7f72592dbf98;  1 drivers
v0x1d25fd0_0 .net/2u *"_s2", 0 0, L_0x7f72592dbfe0;  1 drivers
S_0x1d260b0 .scope generate, "alu_slices[29]" "alu_slices[29]" 3 37, 3 37 0, S_0x1a570b0;
 .timescale -9 -12;
P_0x1d262c0 .param/l "i" 0 3 37, +C4<011101>;
S_0x1d26380 .scope module, "alu1_inst" "alu1" 3 38, 4 124 0, S_0x1d260b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x1e83ce0/d .functor NOT 1, L_0x1e97290, C4<0>, C4<0>, C4<0>;
L_0x1e83ce0 .delay 1 (10000,10000,10000) L_0x1e83ce0/d;
L_0x1e8db90/d .functor NOT 1, L_0x1e8d880, C4<0>, C4<0>, C4<0>;
L_0x1e8db90 .delay 1 (10000,10000,10000) L_0x1e8db90/d;
L_0x1e8ebe0/d .functor XOR 1, L_0x1e97290, L_0x1e8d880, C4<0>, C4<0>;
L_0x1e8ebe0 .delay 1 (30000,30000,30000) L_0x1e8ebe0/d;
L_0x7f72592dc028 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f72592dc070 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1e8f290/d .functor OR 1, L_0x7f72592dc028, L_0x7f72592dc070, C4<0>, C4<0>;
L_0x1e8f290 .delay 1 (30000,30000,30000) L_0x1e8f290/d;
L_0x1e8f490/d .functor AND 1, L_0x1e97290, L_0x1e8d880, C4<1>, C4<1>;
L_0x1e8f490 .delay 1 (30000,30000,30000) L_0x1e8f490/d;
L_0x1e8f550/d .functor NAND 1, L_0x1e97290, L_0x1e8d880, C4<1>, C4<1>;
L_0x1e8f550 .delay 1 (20000,20000,20000) L_0x1e8f550/d;
L_0x1e8f6b0/d .functor XOR 1, L_0x1e97290, L_0x1e8d880, C4<0>, C4<0>;
L_0x1e8f6b0 .delay 1 (20000,20000,20000) L_0x1e8f6b0/d;
L_0x1e8fb60/d .functor OR 1, L_0x1e97290, L_0x1e8d880, C4<0>, C4<0>;
L_0x1e8fb60 .delay 1 (30000,30000,30000) L_0x1e8fb60/d;
L_0x1e97190/d .functor NOT 1, L_0x1e933f0, C4<0>, C4<0>, C4<0>;
L_0x1e97190 .delay 1 (10000,10000,10000) L_0x1e97190/d;
v0x1d34ab0_0 .net "A", 0 0, L_0x1e97290;  1 drivers
v0x1d34b70_0 .net "A_", 0 0, L_0x1e83ce0;  1 drivers
v0x1d34c30_0 .net "B", 0 0, L_0x1e8d880;  1 drivers
v0x1d34d00_0 .net "B_", 0 0, L_0x1e8db90;  1 drivers
v0x1d34da0_0 .net *"_s12", 0 0, L_0x1e8f290;  1 drivers
v0x1d34e90_0 .net/2s *"_s14", 0 0, L_0x7f72592dc028;  1 drivers
v0x1d34f50_0 .net/2s *"_s16", 0 0, L_0x7f72592dc070;  1 drivers
v0x1d35030_0 .net *"_s18", 0 0, L_0x1e8f490;  1 drivers
v0x1d35110_0 .net *"_s20", 0 0, L_0x1e8f550;  1 drivers
v0x1d35280_0 .net *"_s22", 0 0, L_0x1e8f6b0;  1 drivers
v0x1d35360_0 .net *"_s24", 0 0, L_0x1e8fb60;  1 drivers
o0x7f7259338cd8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x1d35440_0 name=_s30
o0x7f7259338d08 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0x1d35520_0 name=_s32
v0x1d35600_0 .net *"_s8", 0 0, L_0x1e8ebe0;  1 drivers
v0x1d356e0_0 .net "carryin", 0 0, L_0x1e8d920;  1 drivers
v0x1d35780_0 .net "carryout", 0 0, L_0x1e96e30;  1 drivers
v0x1d35820_0 .net "carryouts", 7 0, L_0x1ec1d80;  1 drivers
v0x1d359d0_0 .net "command", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1d35a70_0 .net "result", 0 0, L_0x1e933f0;  1 drivers
v0x1d35b60_0 .net "results", 7 0, L_0x1e8f930;  1 drivers
v0x1d35c70_0 .net "zero", 0 0, L_0x1e97190;  1 drivers
LS_0x1e8f930_0_0 .concat8 [ 1 1 1 1], L_0x1e8e0b0, L_0x1e8e6e0, L_0x1e8ebe0, L_0x1e8f290;
LS_0x1e8f930_0_4 .concat8 [ 1 1 1 1], L_0x1e8f490, L_0x1e8f550, L_0x1e8f6b0, L_0x1e8fb60;
L_0x1e8f930 .concat8 [ 4 4 0 0], LS_0x1e8f930_0_0, LS_0x1e8f930_0_4;
LS_0x1ec1d80_0_0 .concat [ 1 1 1 1], L_0x1e8e360, L_0x1e8ea80, o0x7f7259338cd8, L_0x1e8f0e0;
LS_0x1ec1d80_0_4 .concat [ 4 0 0 0], o0x7f7259338d08;
L_0x1ec1d80 .concat [ 4 4 0 0], LS_0x1ec1d80_0_0, LS_0x1ec1d80_0_4;
S_0x1d26600 .scope module, "adder" "fullAdder" 4 139, 4 85 0, S_0x1d26380;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1e8e360/d .functor OR 1, L_0x1e8de40, L_0x1e8e200, C4<0>, C4<0>;
L_0x1e8e360 .delay 1 (30000,30000,30000) L_0x1e8e360/d;
v0x1d27430_0 .net "a", 0 0, L_0x1e97290;  alias, 1 drivers
v0x1d274f0_0 .net "b", 0 0, L_0x1e8d880;  alias, 1 drivers
v0x1d275c0_0 .net "c1", 0 0, L_0x1e8de40;  1 drivers
v0x1d276c0_0 .net "c2", 0 0, L_0x1e8e200;  1 drivers
v0x1d27790_0 .net "carryin", 0 0, L_0x1e8d920;  alias, 1 drivers
v0x1d27880_0 .net "carryout", 0 0, L_0x1e8e360;  1 drivers
v0x1d27920_0 .net "s1", 0 0, L_0x1e8dd80;  1 drivers
v0x1d27a10_0 .net "sum", 0 0, L_0x1e8e0b0;  1 drivers
S_0x1d26870 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1d26600;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1e8dd80/d .functor XOR 1, L_0x1e97290, L_0x1e8d880, C4<0>, C4<0>;
L_0x1e8dd80 .delay 1 (30000,30000,30000) L_0x1e8dd80/d;
L_0x1e8de40/d .functor AND 1, L_0x1e97290, L_0x1e8d880, C4<1>, C4<1>;
L_0x1e8de40 .delay 1 (30000,30000,30000) L_0x1e8de40/d;
v0x1d26ad0_0 .net "a", 0 0, L_0x1e97290;  alias, 1 drivers
v0x1d26bb0_0 .net "b", 0 0, L_0x1e8d880;  alias, 1 drivers
v0x1d26c70_0 .net "carryout", 0 0, L_0x1e8de40;  alias, 1 drivers
v0x1d26d10_0 .net "sum", 0 0, L_0x1e8dd80;  alias, 1 drivers
S_0x1d26e50 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1d26600;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1e8e0b0/d .functor XOR 1, L_0x1e8dd80, L_0x1e8d920, C4<0>, C4<0>;
L_0x1e8e0b0 .delay 1 (30000,30000,30000) L_0x1e8e0b0/d;
L_0x1e8e200/d .functor AND 1, L_0x1e8dd80, L_0x1e8d920, C4<1>, C4<1>;
L_0x1e8e200 .delay 1 (30000,30000,30000) L_0x1e8e200/d;
v0x1d270b0_0 .net "a", 0 0, L_0x1e8dd80;  alias, 1 drivers
v0x1d27150_0 .net "b", 0 0, L_0x1e8d920;  alias, 1 drivers
v0x1d271f0_0 .net "carryout", 0 0, L_0x1e8e200;  alias, 1 drivers
v0x1d272c0_0 .net "sum", 0 0, L_0x1e8e0b0;  alias, 1 drivers
S_0x1d27ae0 .scope module, "cMux" "unaryMultiplexor" 4 149, 4 69 0, S_0x1d26380;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1d2ced0_0 .net "ands", 7 0, L_0x1e94e30;  1 drivers
v0x1d2cfe0_0 .net "in", 7 0, L_0x1ec1d80;  alias, 1 drivers
v0x1d2d0a0_0 .net "out", 0 0, L_0x1e96e30;  alias, 1 drivers
v0x1d2d170_0 .net "sel", 7 0, v0x1d6daa0_0;  alias, 1 drivers
S_0x1d27d00 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x1d27ae0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x1d2a430_0 .net "A", 7 0, L_0x1ec1d80;  alias, 1 drivers
v0x1d2a530_0 .net "B", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1d2a5f0_0 .net *"_s0", 0 0, L_0x1e93750;  1 drivers
v0x1d2a6b0_0 .net *"_s12", 0 0, L_0x1e940c0;  1 drivers
v0x1d2a790_0 .net *"_s16", 0 0, L_0x1e94420;  1 drivers
v0x1d2a8c0_0 .net *"_s20", 0 0, L_0x1e94730;  1 drivers
v0x1d2a9a0_0 .net *"_s24", 0 0, L_0x1e94b20;  1 drivers
v0x1d2aa80_0 .net *"_s28", 0 0, L_0x1e94ab0;  1 drivers
v0x1d2ab60_0 .net *"_s4", 0 0, L_0x1e93a60;  1 drivers
v0x1d2acd0_0 .net *"_s8", 0 0, L_0x1e93db0;  1 drivers
v0x1d2adb0_0 .net "out", 7 0, L_0x1e94e30;  alias, 1 drivers
L_0x1e93810 .part L_0x1ec1d80, 0, 1;
L_0x1e93970 .part v0x1d6daa0_0, 0, 1;
L_0x1e93b20 .part L_0x1ec1d80, 1, 1;
L_0x1e93d10 .part v0x1d6daa0_0, 1, 1;
L_0x1e93e70 .part L_0x1ec1d80, 2, 1;
L_0x1e93fd0 .part v0x1d6daa0_0, 2, 1;
L_0x1e94180 .part L_0x1ec1d80, 3, 1;
L_0x1e942e0 .part v0x1d6daa0_0, 3, 1;
L_0x1e944e0 .part L_0x1ec1d80, 4, 1;
L_0x1e94640 .part v0x1d6daa0_0, 4, 1;
L_0x1e947a0 .part L_0x1ec1d80, 5, 1;
L_0x1e94a10 .part v0x1d6daa0_0, 5, 1;
L_0x1e94be0 .part L_0x1ec1d80, 6, 1;
L_0x1e94d40 .part v0x1d6daa0_0, 6, 1;
LS_0x1e94e30_0_0 .concat8 [ 1 1 1 1], L_0x1e93750, L_0x1e93a60, L_0x1e93db0, L_0x1e940c0;
LS_0x1e94e30_0_4 .concat8 [ 1 1 1 1], L_0x1e94420, L_0x1e94730, L_0x1e94b20, L_0x1e94ab0;
L_0x1e94e30 .concat8 [ 4 4 0 0], LS_0x1e94e30_0_0, LS_0x1e94e30_0_4;
L_0x1e951f0 .part L_0x1ec1d80, 7, 1;
L_0x1e953e0 .part v0x1d6daa0_0, 7, 1;
S_0x1d27f60 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x1d27d00;
 .timescale -9 -12;
P_0x1d28170 .param/l "i" 0 4 54, +C4<00>;
L_0x1e93750/d .functor AND 1, L_0x1e93810, L_0x1e93970, C4<1>, C4<1>;
L_0x1e93750 .delay 1 (30000,30000,30000) L_0x1e93750/d;
v0x1d28250_0 .net *"_s0", 0 0, L_0x1e93810;  1 drivers
v0x1d28330_0 .net *"_s1", 0 0, L_0x1e93970;  1 drivers
S_0x1d28410 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x1d27d00;
 .timescale -9 -12;
P_0x1d28620 .param/l "i" 0 4 54, +C4<01>;
L_0x1e93a60/d .functor AND 1, L_0x1e93b20, L_0x1e93d10, C4<1>, C4<1>;
L_0x1e93a60 .delay 1 (30000,30000,30000) L_0x1e93a60/d;
v0x1d286e0_0 .net *"_s0", 0 0, L_0x1e93b20;  1 drivers
v0x1d287c0_0 .net *"_s1", 0 0, L_0x1e93d10;  1 drivers
S_0x1d288a0 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x1d27d00;
 .timescale -9 -12;
P_0x1d28ab0 .param/l "i" 0 4 54, +C4<010>;
L_0x1e93db0/d .functor AND 1, L_0x1e93e70, L_0x1e93fd0, C4<1>, C4<1>;
L_0x1e93db0 .delay 1 (30000,30000,30000) L_0x1e93db0/d;
v0x1d28b50_0 .net *"_s0", 0 0, L_0x1e93e70;  1 drivers
v0x1d28c30_0 .net *"_s1", 0 0, L_0x1e93fd0;  1 drivers
S_0x1d28d10 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x1d27d00;
 .timescale -9 -12;
P_0x1d28f20 .param/l "i" 0 4 54, +C4<011>;
L_0x1e940c0/d .functor AND 1, L_0x1e94180, L_0x1e942e0, C4<1>, C4<1>;
L_0x1e940c0 .delay 1 (30000,30000,30000) L_0x1e940c0/d;
v0x1d28fe0_0 .net *"_s0", 0 0, L_0x1e94180;  1 drivers
v0x1d290c0_0 .net *"_s1", 0 0, L_0x1e942e0;  1 drivers
S_0x1d291a0 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x1d27d00;
 .timescale -9 -12;
P_0x1d29400 .param/l "i" 0 4 54, +C4<0100>;
L_0x1e94420/d .functor AND 1, L_0x1e944e0, L_0x1e94640, C4<1>, C4<1>;
L_0x1e94420 .delay 1 (30000,30000,30000) L_0x1e94420/d;
v0x1d294c0_0 .net *"_s0", 0 0, L_0x1e944e0;  1 drivers
v0x1d295a0_0 .net *"_s1", 0 0, L_0x1e94640;  1 drivers
S_0x1d29680 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x1d27d00;
 .timescale -9 -12;
P_0x1d29890 .param/l "i" 0 4 54, +C4<0101>;
L_0x1e94730/d .functor AND 1, L_0x1e947a0, L_0x1e94a10, C4<1>, C4<1>;
L_0x1e94730 .delay 1 (30000,30000,30000) L_0x1e94730/d;
v0x1d29950_0 .net *"_s0", 0 0, L_0x1e947a0;  1 drivers
v0x1d29a30_0 .net *"_s1", 0 0, L_0x1e94a10;  1 drivers
S_0x1d29b10 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x1d27d00;
 .timescale -9 -12;
P_0x1d29d20 .param/l "i" 0 4 54, +C4<0110>;
L_0x1e94b20/d .functor AND 1, L_0x1e94be0, L_0x1e94d40, C4<1>, C4<1>;
L_0x1e94b20 .delay 1 (30000,30000,30000) L_0x1e94b20/d;
v0x1d29de0_0 .net *"_s0", 0 0, L_0x1e94be0;  1 drivers
v0x1d29ec0_0 .net *"_s1", 0 0, L_0x1e94d40;  1 drivers
S_0x1d29fa0 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x1d27d00;
 .timescale -9 -12;
P_0x1d2a1b0 .param/l "i" 0 4 54, +C4<0111>;
L_0x1e94ab0/d .functor AND 1, L_0x1e951f0, L_0x1e953e0, C4<1>, C4<1>;
L_0x1e94ab0 .delay 1 (30000,30000,30000) L_0x1e94ab0/d;
v0x1d2a270_0 .net *"_s0", 0 0, L_0x1e951f0;  1 drivers
v0x1d2a350_0 .net *"_s1", 0 0, L_0x1e953e0;  1 drivers
S_0x1d2af10 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x1d27ae0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1e96e30/d .functor OR 1, L_0x1e96ef0, L_0x1e970a0, C4<0>, C4<0>;
L_0x1e96e30 .delay 1 (30000,30000,30000) L_0x1e96e30/d;
v0x1d2ca60_0 .net *"_s10", 0 0, L_0x1e96ef0;  1 drivers
v0x1d2cb40_0 .net *"_s12", 0 0, L_0x1e970a0;  1 drivers
v0x1d2cc20_0 .net "in", 7 0, L_0x1e94e30;  alias, 1 drivers
v0x1d2ccf0_0 .net "ors", 1 0, L_0x1e96c50;  1 drivers
v0x1d2cdb0_0 .net "out", 0 0, L_0x1e96e30;  alias, 1 drivers
L_0x1e96020 .part L_0x1e94e30, 0, 4;
L_0x1e96c50 .concat8 [ 1 1 0 0], L_0x1e95d10, L_0x1e96940;
L_0x1e96d90 .part L_0x1e94e30, 4, 4;
L_0x1e96ef0 .part L_0x1e96c50, 0, 1;
L_0x1e970a0 .part L_0x1e96c50, 1, 1;
S_0x1d2b0d0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1d2af10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1e954d0/d .functor OR 1, L_0x1e95590, L_0x1e956f0, C4<0>, C4<0>;
L_0x1e954d0 .delay 1 (30000,30000,30000) L_0x1e954d0/d;
L_0x1e95920/d .functor OR 1, L_0x1e95a30, L_0x1e95b90, C4<0>, C4<0>;
L_0x1e95920 .delay 1 (30000,30000,30000) L_0x1e95920/d;
L_0x1e95d10/d .functor OR 1, L_0x1e95d80, L_0x1e95f30, C4<0>, C4<0>;
L_0x1e95d10 .delay 1 (30000,30000,30000) L_0x1e95d10/d;
v0x1d2b320_0 .net *"_s0", 0 0, L_0x1e954d0;  1 drivers
v0x1d2b420_0 .net *"_s10", 0 0, L_0x1e95a30;  1 drivers
v0x1d2b500_0 .net *"_s12", 0 0, L_0x1e95b90;  1 drivers
v0x1d2b5c0_0 .net *"_s14", 0 0, L_0x1e95d80;  1 drivers
v0x1d2b6a0_0 .net *"_s16", 0 0, L_0x1e95f30;  1 drivers
v0x1d2b7d0_0 .net *"_s3", 0 0, L_0x1e95590;  1 drivers
v0x1d2b8b0_0 .net *"_s5", 0 0, L_0x1e956f0;  1 drivers
v0x1d2b990_0 .net *"_s6", 0 0, L_0x1e95920;  1 drivers
v0x1d2ba70_0 .net "in", 3 0, L_0x1e96020;  1 drivers
v0x1d2bbe0_0 .net "ors", 1 0, L_0x1e95830;  1 drivers
v0x1d2bcc0_0 .net "out", 0 0, L_0x1e95d10;  1 drivers
L_0x1e95590 .part L_0x1e96020, 0, 1;
L_0x1e956f0 .part L_0x1e96020, 1, 1;
L_0x1e95830 .concat8 [ 1 1 0 0], L_0x1e954d0, L_0x1e95920;
L_0x1e95a30 .part L_0x1e96020, 2, 1;
L_0x1e95b90 .part L_0x1e96020, 3, 1;
L_0x1e95d80 .part L_0x1e95830, 0, 1;
L_0x1e95f30 .part L_0x1e95830, 1, 1;
S_0x1d2bde0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1d2af10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1e96150/d .functor OR 1, L_0x1e961c0, L_0x1e96320, C4<0>, C4<0>;
L_0x1e96150 .delay 1 (30000,30000,30000) L_0x1e96150/d;
L_0x1e96550/d .functor OR 1, L_0x1e96660, L_0x1e967c0, C4<0>, C4<0>;
L_0x1e96550 .delay 1 (30000,30000,30000) L_0x1e96550/d;
L_0x1e96940/d .functor OR 1, L_0x1e969b0, L_0x1e96b60, C4<0>, C4<0>;
L_0x1e96940 .delay 1 (30000,30000,30000) L_0x1e96940/d;
v0x1d2bfa0_0 .net *"_s0", 0 0, L_0x1e96150;  1 drivers
v0x1d2c0a0_0 .net *"_s10", 0 0, L_0x1e96660;  1 drivers
v0x1d2c180_0 .net *"_s12", 0 0, L_0x1e967c0;  1 drivers
v0x1d2c240_0 .net *"_s14", 0 0, L_0x1e969b0;  1 drivers
v0x1d2c320_0 .net *"_s16", 0 0, L_0x1e96b60;  1 drivers
v0x1d2c450_0 .net *"_s3", 0 0, L_0x1e961c0;  1 drivers
v0x1d2c530_0 .net *"_s5", 0 0, L_0x1e96320;  1 drivers
v0x1d2c610_0 .net *"_s6", 0 0, L_0x1e96550;  1 drivers
v0x1d2c6f0_0 .net "in", 3 0, L_0x1e96d90;  1 drivers
v0x1d2c860_0 .net "ors", 1 0, L_0x1e96460;  1 drivers
v0x1d2c940_0 .net "out", 0 0, L_0x1e96940;  1 drivers
L_0x1e961c0 .part L_0x1e96d90, 0, 1;
L_0x1e96320 .part L_0x1e96d90, 1, 1;
L_0x1e96460 .concat8 [ 1 1 0 0], L_0x1e96150, L_0x1e96550;
L_0x1e96660 .part L_0x1e96d90, 2, 1;
L_0x1e967c0 .part L_0x1e96d90, 3, 1;
L_0x1e969b0 .part L_0x1e96460, 0, 1;
L_0x1e96b60 .part L_0x1e96460, 1, 1;
S_0x1d2d250 .scope module, "resMux" "unaryMultiplexor" 4 148, 4 69 0, S_0x1d26380;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1d32680_0 .net "ands", 7 0, L_0x1e913f0;  1 drivers
v0x1d32790_0 .net "in", 7 0, L_0x1e8f930;  alias, 1 drivers
v0x1d32850_0 .net "out", 0 0, L_0x1e933f0;  alias, 1 drivers
v0x1d32920_0 .net "sel", 7 0, v0x1d6daa0_0;  alias, 1 drivers
S_0x1d2d4a0 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x1d2d250;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x1d2fbe0_0 .net "A", 7 0, L_0x1e8f930;  alias, 1 drivers
v0x1d2fce0_0 .net "B", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1d2fda0_0 .net *"_s0", 0 0, L_0x1e8fcc0;  1 drivers
v0x1d2fe60_0 .net *"_s12", 0 0, L_0x1e90680;  1 drivers
v0x1d2ff40_0 .net *"_s16", 0 0, L_0x1e909e0;  1 drivers
v0x1d30070_0 .net *"_s20", 0 0, L_0x1e90db0;  1 drivers
v0x1d30150_0 .net *"_s24", 0 0, L_0x1e910e0;  1 drivers
v0x1d30230_0 .net *"_s28", 0 0, L_0x1e91070;  1 drivers
v0x1d30310_0 .net *"_s4", 0 0, L_0x1e90060;  1 drivers
v0x1d30480_0 .net *"_s8", 0 0, L_0x1e90370;  1 drivers
v0x1d30560_0 .net "out", 7 0, L_0x1e913f0;  alias, 1 drivers
L_0x1e8fdd0 .part L_0x1e8f930, 0, 1;
L_0x1e8ffc0 .part v0x1d6daa0_0, 0, 1;
L_0x1e90120 .part L_0x1e8f930, 1, 1;
L_0x1e90280 .part v0x1d6daa0_0, 1, 1;
L_0x1e90430 .part L_0x1e8f930, 2, 1;
L_0x1e90590 .part v0x1d6daa0_0, 2, 1;
L_0x1e90740 .part L_0x1e8f930, 3, 1;
L_0x1e908a0 .part v0x1d6daa0_0, 3, 1;
L_0x1e90aa0 .part L_0x1e8f930, 4, 1;
L_0x1e90d10 .part v0x1d6daa0_0, 4, 1;
L_0x1e90e20 .part L_0x1e8f930, 5, 1;
L_0x1e90f80 .part v0x1d6daa0_0, 5, 1;
L_0x1e911a0 .part L_0x1e8f930, 6, 1;
L_0x1e91300 .part v0x1d6daa0_0, 6, 1;
LS_0x1e913f0_0_0 .concat8 [ 1 1 1 1], L_0x1e8fcc0, L_0x1e90060, L_0x1e90370, L_0x1e90680;
LS_0x1e913f0_0_4 .concat8 [ 1 1 1 1], L_0x1e909e0, L_0x1e90db0, L_0x1e910e0, L_0x1e91070;
L_0x1e913f0 .concat8 [ 4 4 0 0], LS_0x1e913f0_0_0, LS_0x1e913f0_0_4;
L_0x1e917b0 .part L_0x1e8f930, 7, 1;
L_0x1e919a0 .part v0x1d6daa0_0, 7, 1;
S_0x1d2d6e0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x1d2d4a0;
 .timescale -9 -12;
P_0x1d2d8f0 .param/l "i" 0 4 54, +C4<00>;
L_0x1e8fcc0/d .functor AND 1, L_0x1e8fdd0, L_0x1e8ffc0, C4<1>, C4<1>;
L_0x1e8fcc0 .delay 1 (30000,30000,30000) L_0x1e8fcc0/d;
v0x1d2d9d0_0 .net *"_s0", 0 0, L_0x1e8fdd0;  1 drivers
v0x1d2dab0_0 .net *"_s1", 0 0, L_0x1e8ffc0;  1 drivers
S_0x1d2db90 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x1d2d4a0;
 .timescale -9 -12;
P_0x1d2dda0 .param/l "i" 0 4 54, +C4<01>;
L_0x1e90060/d .functor AND 1, L_0x1e90120, L_0x1e90280, C4<1>, C4<1>;
L_0x1e90060 .delay 1 (30000,30000,30000) L_0x1e90060/d;
v0x1d2de60_0 .net *"_s0", 0 0, L_0x1e90120;  1 drivers
v0x1d2df40_0 .net *"_s1", 0 0, L_0x1e90280;  1 drivers
S_0x1d2e020 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x1d2d4a0;
 .timescale -9 -12;
P_0x1d2e260 .param/l "i" 0 4 54, +C4<010>;
L_0x1e90370/d .functor AND 1, L_0x1e90430, L_0x1e90590, C4<1>, C4<1>;
L_0x1e90370 .delay 1 (30000,30000,30000) L_0x1e90370/d;
v0x1d2e300_0 .net *"_s0", 0 0, L_0x1e90430;  1 drivers
v0x1d2e3e0_0 .net *"_s1", 0 0, L_0x1e90590;  1 drivers
S_0x1d2e4c0 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x1d2d4a0;
 .timescale -9 -12;
P_0x1d2e6d0 .param/l "i" 0 4 54, +C4<011>;
L_0x1e90680/d .functor AND 1, L_0x1e90740, L_0x1e908a0, C4<1>, C4<1>;
L_0x1e90680 .delay 1 (30000,30000,30000) L_0x1e90680/d;
v0x1d2e790_0 .net *"_s0", 0 0, L_0x1e90740;  1 drivers
v0x1d2e870_0 .net *"_s1", 0 0, L_0x1e908a0;  1 drivers
S_0x1d2e950 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x1d2d4a0;
 .timescale -9 -12;
P_0x1d2ebb0 .param/l "i" 0 4 54, +C4<0100>;
L_0x1e909e0/d .functor AND 1, L_0x1e90aa0, L_0x1e90d10, C4<1>, C4<1>;
L_0x1e909e0 .delay 1 (30000,30000,30000) L_0x1e909e0/d;
v0x1d2ec70_0 .net *"_s0", 0 0, L_0x1e90aa0;  1 drivers
v0x1d2ed50_0 .net *"_s1", 0 0, L_0x1e90d10;  1 drivers
S_0x1d2ee30 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x1d2d4a0;
 .timescale -9 -12;
P_0x1d2f040 .param/l "i" 0 4 54, +C4<0101>;
L_0x1e90db0/d .functor AND 1, L_0x1e90e20, L_0x1e90f80, C4<1>, C4<1>;
L_0x1e90db0 .delay 1 (30000,30000,30000) L_0x1e90db0/d;
v0x1d2f100_0 .net *"_s0", 0 0, L_0x1e90e20;  1 drivers
v0x1d2f1e0_0 .net *"_s1", 0 0, L_0x1e90f80;  1 drivers
S_0x1d2f2c0 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x1d2d4a0;
 .timescale -9 -12;
P_0x1d2f4d0 .param/l "i" 0 4 54, +C4<0110>;
L_0x1e910e0/d .functor AND 1, L_0x1e911a0, L_0x1e91300, C4<1>, C4<1>;
L_0x1e910e0 .delay 1 (30000,30000,30000) L_0x1e910e0/d;
v0x1d2f590_0 .net *"_s0", 0 0, L_0x1e911a0;  1 drivers
v0x1d2f670_0 .net *"_s1", 0 0, L_0x1e91300;  1 drivers
S_0x1d2f750 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x1d2d4a0;
 .timescale -9 -12;
P_0x1d2f960 .param/l "i" 0 4 54, +C4<0111>;
L_0x1e91070/d .functor AND 1, L_0x1e917b0, L_0x1e919a0, C4<1>, C4<1>;
L_0x1e91070 .delay 1 (30000,30000,30000) L_0x1e91070/d;
v0x1d2fa20_0 .net *"_s0", 0 0, L_0x1e917b0;  1 drivers
v0x1d2fb00_0 .net *"_s1", 0 0, L_0x1e919a0;  1 drivers
S_0x1d306c0 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x1d2d250;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1e933f0/d .functor OR 1, L_0x1e934b0, L_0x1e93660, C4<0>, C4<0>;
L_0x1e933f0 .delay 1 (30000,30000,30000) L_0x1e933f0/d;
v0x1d32210_0 .net *"_s10", 0 0, L_0x1e934b0;  1 drivers
v0x1d322f0_0 .net *"_s12", 0 0, L_0x1e93660;  1 drivers
v0x1d323d0_0 .net "in", 7 0, L_0x1e913f0;  alias, 1 drivers
v0x1d324a0_0 .net "ors", 1 0, L_0x1e93210;  1 drivers
v0x1d32560_0 .net "out", 0 0, L_0x1e933f0;  alias, 1 drivers
L_0x1e925e0 .part L_0x1e913f0, 0, 4;
L_0x1e93210 .concat8 [ 1 1 0 0], L_0x1e922d0, L_0x1e92f00;
L_0x1e93350 .part L_0x1e913f0, 4, 4;
L_0x1e934b0 .part L_0x1e93210, 0, 1;
L_0x1e93660 .part L_0x1e93210, 1, 1;
S_0x1d30880 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1d306c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1e91a90/d .functor OR 1, L_0x1e91b50, L_0x1e91cb0, C4<0>, C4<0>;
L_0x1e91a90 .delay 1 (30000,30000,30000) L_0x1e91a90/d;
L_0x1e91ee0/d .functor OR 1, L_0x1e91ff0, L_0x1e92150, C4<0>, C4<0>;
L_0x1e91ee0 .delay 1 (30000,30000,30000) L_0x1e91ee0/d;
L_0x1e922d0/d .functor OR 1, L_0x1e92340, L_0x1e924f0, C4<0>, C4<0>;
L_0x1e922d0 .delay 1 (30000,30000,30000) L_0x1e922d0/d;
v0x1d30ad0_0 .net *"_s0", 0 0, L_0x1e91a90;  1 drivers
v0x1d30bd0_0 .net *"_s10", 0 0, L_0x1e91ff0;  1 drivers
v0x1d30cb0_0 .net *"_s12", 0 0, L_0x1e92150;  1 drivers
v0x1d30d70_0 .net *"_s14", 0 0, L_0x1e92340;  1 drivers
v0x1d30e50_0 .net *"_s16", 0 0, L_0x1e924f0;  1 drivers
v0x1d30f80_0 .net *"_s3", 0 0, L_0x1e91b50;  1 drivers
v0x1d31060_0 .net *"_s5", 0 0, L_0x1e91cb0;  1 drivers
v0x1d31140_0 .net *"_s6", 0 0, L_0x1e91ee0;  1 drivers
v0x1d31220_0 .net "in", 3 0, L_0x1e925e0;  1 drivers
v0x1d31390_0 .net "ors", 1 0, L_0x1e91df0;  1 drivers
v0x1d31470_0 .net "out", 0 0, L_0x1e922d0;  1 drivers
L_0x1e91b50 .part L_0x1e925e0, 0, 1;
L_0x1e91cb0 .part L_0x1e925e0, 1, 1;
L_0x1e91df0 .concat8 [ 1 1 0 0], L_0x1e91a90, L_0x1e91ee0;
L_0x1e91ff0 .part L_0x1e925e0, 2, 1;
L_0x1e92150 .part L_0x1e925e0, 3, 1;
L_0x1e92340 .part L_0x1e91df0, 0, 1;
L_0x1e924f0 .part L_0x1e91df0, 1, 1;
S_0x1d31590 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1d306c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1e92710/d .functor OR 1, L_0x1e92780, L_0x1e928e0, C4<0>, C4<0>;
L_0x1e92710 .delay 1 (30000,30000,30000) L_0x1e92710/d;
L_0x1e92b10/d .functor OR 1, L_0x1e92c20, L_0x1e92d80, C4<0>, C4<0>;
L_0x1e92b10 .delay 1 (30000,30000,30000) L_0x1e92b10/d;
L_0x1e92f00/d .functor OR 1, L_0x1e92f70, L_0x1e93120, C4<0>, C4<0>;
L_0x1e92f00 .delay 1 (30000,30000,30000) L_0x1e92f00/d;
v0x1d31750_0 .net *"_s0", 0 0, L_0x1e92710;  1 drivers
v0x1d31850_0 .net *"_s10", 0 0, L_0x1e92c20;  1 drivers
v0x1d31930_0 .net *"_s12", 0 0, L_0x1e92d80;  1 drivers
v0x1d319f0_0 .net *"_s14", 0 0, L_0x1e92f70;  1 drivers
v0x1d31ad0_0 .net *"_s16", 0 0, L_0x1e93120;  1 drivers
v0x1d31c00_0 .net *"_s3", 0 0, L_0x1e92780;  1 drivers
v0x1d31ce0_0 .net *"_s5", 0 0, L_0x1e928e0;  1 drivers
v0x1d31dc0_0 .net *"_s6", 0 0, L_0x1e92b10;  1 drivers
v0x1d31ea0_0 .net "in", 3 0, L_0x1e93350;  1 drivers
v0x1d32010_0 .net "ors", 1 0, L_0x1e92a20;  1 drivers
v0x1d320f0_0 .net "out", 0 0, L_0x1e92f00;  1 drivers
L_0x1e92780 .part L_0x1e93350, 0, 1;
L_0x1e928e0 .part L_0x1e93350, 1, 1;
L_0x1e92a20 .concat8 [ 1 1 0 0], L_0x1e92710, L_0x1e92b10;
L_0x1e92c20 .part L_0x1e93350, 2, 1;
L_0x1e92d80 .part L_0x1e93350, 3, 1;
L_0x1e92f70 .part L_0x1e92a20, 0, 1;
L_0x1e93120 .part L_0x1e92a20, 1, 1;
S_0x1d32a00 .scope module, "sltGate" "slt" 4 142, 4 101 0, S_0x1d26380;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x1e8eca0/d .functor XNOR 1, L_0x1e97290, L_0x1e8d880, C4<0>, C4<0>;
L_0x1e8eca0 .delay 1 (20000,20000,20000) L_0x1e8eca0/d;
L_0x1e8ef10/d .functor AND 1, L_0x1e97290, L_0x1e8db90, C4<1>, C4<1>;
L_0x1e8ef10 .delay 1 (30000,30000,30000) L_0x1e8ef10/d;
L_0x1e8ef80/d .functor AND 1, L_0x1e8eca0, L_0x1e8d920, C4<1>, C4<1>;
L_0x1e8ef80 .delay 1 (30000,30000,30000) L_0x1e8ef80/d;
L_0x1e8f0e0/d .functor OR 1, L_0x1e8ef80, L_0x1e8ef10, C4<0>, C4<0>;
L_0x1e8f0e0 .delay 1 (30000,30000,30000) L_0x1e8f0e0/d;
v0x1d32cb0_0 .net "a", 0 0, L_0x1e97290;  alias, 1 drivers
v0x1d32da0_0 .net "a_", 0 0, L_0x1e83ce0;  alias, 1 drivers
v0x1d32e60_0 .net "b", 0 0, L_0x1e8d880;  alias, 1 drivers
v0x1d32f50_0 .net "b_", 0 0, L_0x1e8db90;  alias, 1 drivers
v0x1d32ff0_0 .net "carryin", 0 0, L_0x1e8d920;  alias, 1 drivers
v0x1d33130_0 .net "eq", 0 0, L_0x1e8eca0;  1 drivers
v0x1d331f0_0 .net "lt", 0 0, L_0x1e8ef10;  1 drivers
v0x1d332b0_0 .net "out", 0 0, L_0x1e8f0e0;  1 drivers
v0x1d33370_0 .net "w0", 0 0, L_0x1e8ef80;  1 drivers
S_0x1d335c0 .scope module, "sub" "fullAdder" 4 140, 4 85 0, S_0x1d26380;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1e8ea80/d .functor OR 1, L_0x1e8e580, L_0x1d34820, C4<0>, C4<0>;
L_0x1e8ea80 .delay 1 (30000,30000,30000) L_0x1e8ea80/d;
v0x1d343b0_0 .net "a", 0 0, L_0x1e97290;  alias, 1 drivers
v0x1d34500_0 .net "b", 0 0, L_0x1e8db90;  alias, 1 drivers
v0x1d345c0_0 .net "c1", 0 0, L_0x1e8e580;  1 drivers
v0x1d34660_0 .net "c2", 0 0, L_0x1d34820;  1 drivers
v0x1d34730_0 .net "carryin", 0 0, L_0x1e8d920;  alias, 1 drivers
v0x1d348b0_0 .net "carryout", 0 0, L_0x1e8ea80;  1 drivers
v0x1d34950_0 .net "s1", 0 0, L_0x1e8e4c0;  1 drivers
v0x1d349f0_0 .net "sum", 0 0, L_0x1e8e6e0;  1 drivers
S_0x1d33810 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1d335c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1e8e4c0/d .functor XOR 1, L_0x1e97290, L_0x1e8db90, C4<0>, C4<0>;
L_0x1e8e4c0 .delay 1 (30000,30000,30000) L_0x1e8e4c0/d;
L_0x1e8e580/d .functor AND 1, L_0x1e97290, L_0x1e8db90, C4<1>, C4<1>;
L_0x1e8e580 .delay 1 (30000,30000,30000) L_0x1e8e580/d;
v0x1d33a70_0 .net "a", 0 0, L_0x1e97290;  alias, 1 drivers
v0x1d33b30_0 .net "b", 0 0, L_0x1e8db90;  alias, 1 drivers
v0x1d33bf0_0 .net "carryout", 0 0, L_0x1e8e580;  alias, 1 drivers
v0x1d33c90_0 .net "sum", 0 0, L_0x1e8e4c0;  alias, 1 drivers
S_0x1d33dc0 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1d335c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1e8e6e0/d .functor XOR 1, L_0x1e8e4c0, L_0x1e8d920, C4<0>, C4<0>;
L_0x1e8e6e0 .delay 1 (30000,30000,30000) L_0x1e8e6e0/d;
L_0x1d34820/d .functor AND 1, L_0x1e8e4c0, L_0x1e8d920, C4<1>, C4<1>;
L_0x1d34820 .delay 1 (30000,30000,30000) L_0x1d34820/d;
v0x1d34020_0 .net "a", 0 0, L_0x1e8e4c0;  alias, 1 drivers
v0x1d340f0_0 .net "b", 0 0, L_0x1e8d920;  alias, 1 drivers
v0x1d34190_0 .net "carryout", 0 0, L_0x1d34820;  alias, 1 drivers
v0x1d34260_0 .net "sum", 0 0, L_0x1e8e6e0;  alias, 1 drivers
S_0x1d35e10 .scope generate, "genblk2" "genblk2" 3 45, 3 45 0, S_0x1d260b0;
 .timescale -9 -12;
L_0x7f72592dc0b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f72592dc100 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1e97330/d .functor OR 1, L_0x7f72592dc0b8, L_0x7f72592dc100, C4<0>, C4<0>;
L_0x1e97330 .delay 1 (30000,30000,30000) L_0x1e97330/d;
v0x1d35fe0_0 .net/2u *"_s0", 0 0, L_0x7f72592dc0b8;  1 drivers
v0x1d36080_0 .net/2u *"_s2", 0 0, L_0x7f72592dc100;  1 drivers
S_0x1d36120 .scope generate, "alu_slices[30]" "alu_slices[30]" 3 37, 3 37 0, S_0x1a570b0;
 .timescale -9 -12;
P_0x1d362f0 .param/l "i" 0 3 37, +C4<011110>;
S_0x1d363b0 .scope module, "alu1_inst" "alu1" 3 38, 4 124 0, S_0x1d36120;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x1e8dab0/d .functor NOT 1, L_0x1ea0ee0, C4<0>, C4<0>, C4<0>;
L_0x1e8dab0 .delay 1 (10000,10000,10000) L_0x1e8dab0/d;
L_0x1e977c0/d .functor NOT 1, L_0x1e02630, C4<0>, C4<0>, C4<0>;
L_0x1e977c0 .delay 1 (10000,10000,10000) L_0x1e977c0/d;
L_0x1e98810/d .functor XOR 1, L_0x1ea0ee0, L_0x1e02630, C4<0>, C4<0>;
L_0x1e98810 .delay 1 (30000,30000,30000) L_0x1e98810/d;
L_0x7f72592dc148 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f72592dc190 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1e98ec0/d .functor OR 1, L_0x7f72592dc148, L_0x7f72592dc190, C4<0>, C4<0>;
L_0x1e98ec0 .delay 1 (30000,30000,30000) L_0x1e98ec0/d;
L_0x1e990c0/d .functor AND 1, L_0x1ea0ee0, L_0x1e02630, C4<1>, C4<1>;
L_0x1e990c0 .delay 1 (30000,30000,30000) L_0x1e990c0/d;
L_0x1e99180/d .functor NAND 1, L_0x1ea0ee0, L_0x1e02630, C4<1>, C4<1>;
L_0x1e99180 .delay 1 (20000,20000,20000) L_0x1e99180/d;
L_0x1e992e0/d .functor XOR 1, L_0x1ea0ee0, L_0x1e02630, C4<0>, C4<0>;
L_0x1e992e0 .delay 1 (20000,20000,20000) L_0x1e992e0/d;
L_0x1e99790/d .functor OR 1, L_0x1ea0ee0, L_0x1e02630, C4<0>, C4<0>;
L_0x1e99790 .delay 1 (30000,30000,30000) L_0x1e99790/d;
L_0x1ea0de0/d .functor NOT 1, L_0x1e87760, C4<0>, C4<0>, C4<0>;
L_0x1ea0de0 .delay 1 (10000,10000,10000) L_0x1ea0de0/d;
v0x1d44c10_0 .net "A", 0 0, L_0x1ea0ee0;  1 drivers
v0x1d44cd0_0 .net "A_", 0 0, L_0x1e8dab0;  1 drivers
v0x1d44d90_0 .net "B", 0 0, L_0x1e02630;  1 drivers
v0x1d44e60_0 .net "B_", 0 0, L_0x1e977c0;  1 drivers
v0x1d44f00_0 .net *"_s12", 0 0, L_0x1e98ec0;  1 drivers
v0x1d44ff0_0 .net/2s *"_s14", 0 0, L_0x7f72592dc148;  1 drivers
v0x1d450b0_0 .net/2s *"_s16", 0 0, L_0x7f72592dc190;  1 drivers
v0x1d45190_0 .net *"_s18", 0 0, L_0x1e990c0;  1 drivers
v0x1d45270_0 .net *"_s20", 0 0, L_0x1e99180;  1 drivers
v0x1d453e0_0 .net *"_s22", 0 0, L_0x1e992e0;  1 drivers
v0x1d454c0_0 .net *"_s24", 0 0, L_0x1e99790;  1 drivers
o0x7f725933b228 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x1d455a0_0 name=_s30
o0x7f725933b258 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0x1d45680_0 name=_s32
v0x1d45760_0 .net *"_s8", 0 0, L_0x1e98810;  1 drivers
v0x1d45840_0 .net "carryin", 0 0, L_0x1e973f0;  1 drivers
v0x1d458e0_0 .net "carryout", 0 0, L_0x1ea0a80;  1 drivers
v0x1d45980_0 .net "carryouts", 7 0, L_0x1ec1f50;  1 drivers
v0x1d45b30_0 .net "command", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1d45bd0_0 .net "result", 0 0, L_0x1e87760;  1 drivers
v0x1d45cc0_0 .net "results", 7 0, L_0x1e99560;  1 drivers
v0x1d45dd0_0 .net "zero", 0 0, L_0x1ea0de0;  1 drivers
LS_0x1e99560_0_0 .concat8 [ 1 1 1 1], L_0x1e97ce0, L_0x1e98310, L_0x1e98810, L_0x1e98ec0;
LS_0x1e99560_0_4 .concat8 [ 1 1 1 1], L_0x1e990c0, L_0x1e99180, L_0x1e992e0, L_0x1e99790;
L_0x1e99560 .concat8 [ 4 4 0 0], LS_0x1e99560_0_0, LS_0x1e99560_0_4;
LS_0x1ec1f50_0_0 .concat [ 1 1 1 1], L_0x1e97f90, L_0x1e986b0, o0x7f725933b228, L_0x1e98d10;
LS_0x1ec1f50_0_4 .concat [ 4 0 0 0], o0x7f725933b258;
L_0x1ec1f50 .concat [ 4 4 0 0], LS_0x1ec1f50_0_0, LS_0x1ec1f50_0_4;
S_0x1d36670 .scope module, "adder" "fullAdder" 4 139, 4 85 0, S_0x1d363b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1e97f90/d .functor OR 1, L_0x1e97a70, L_0x1e97e30, C4<0>, C4<0>;
L_0x1e97f90 .delay 1 (30000,30000,30000) L_0x1e97f90/d;
v0x1d37590_0 .net "a", 0 0, L_0x1ea0ee0;  alias, 1 drivers
v0x1d37650_0 .net "b", 0 0, L_0x1e02630;  alias, 1 drivers
v0x1d37720_0 .net "c1", 0 0, L_0x1e97a70;  1 drivers
v0x1d37820_0 .net "c2", 0 0, L_0x1e97e30;  1 drivers
v0x1d378f0_0 .net "carryin", 0 0, L_0x1e973f0;  alias, 1 drivers
v0x1d379e0_0 .net "carryout", 0 0, L_0x1e97f90;  1 drivers
v0x1d37a80_0 .net "s1", 0 0, L_0x1e979b0;  1 drivers
v0x1d37b70_0 .net "sum", 0 0, L_0x1e97ce0;  1 drivers
S_0x1d36910 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1d36670;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1e979b0/d .functor XOR 1, L_0x1ea0ee0, L_0x1e02630, C4<0>, C4<0>;
L_0x1e979b0 .delay 1 (30000,30000,30000) L_0x1e979b0/d;
L_0x1e97a70/d .functor AND 1, L_0x1ea0ee0, L_0x1e02630, C4<1>, C4<1>;
L_0x1e97a70 .delay 1 (30000,30000,30000) L_0x1e97a70/d;
v0x1d36ba0_0 .net "a", 0 0, L_0x1ea0ee0;  alias, 1 drivers
v0x1d36c80_0 .net "b", 0 0, L_0x1e02630;  alias, 1 drivers
v0x1d36d40_0 .net "carryout", 0 0, L_0x1e97a70;  alias, 1 drivers
v0x1d36e10_0 .net "sum", 0 0, L_0x1e979b0;  alias, 1 drivers
S_0x1d36f80 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1d36670;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1e97ce0/d .functor XOR 1, L_0x1e979b0, L_0x1e973f0, C4<0>, C4<0>;
L_0x1e97ce0 .delay 1 (30000,30000,30000) L_0x1e97ce0/d;
L_0x1e97e30/d .functor AND 1, L_0x1e979b0, L_0x1e973f0, C4<1>, C4<1>;
L_0x1e97e30 .delay 1 (30000,30000,30000) L_0x1e97e30/d;
v0x1d371e0_0 .net "a", 0 0, L_0x1e979b0;  alias, 1 drivers
v0x1d372b0_0 .net "b", 0 0, L_0x1e973f0;  alias, 1 drivers
v0x1d37350_0 .net "carryout", 0 0, L_0x1e97e30;  alias, 1 drivers
v0x1d37420_0 .net "sum", 0 0, L_0x1e97ce0;  alias, 1 drivers
S_0x1d37c40 .scope module, "cMux" "unaryMultiplexor" 4 149, 4 69 0, S_0x1d363b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1d3d030_0 .net "ands", 7 0, L_0x1e9ea80;  1 drivers
v0x1d3d140_0 .net "in", 7 0, L_0x1ec1f50;  alias, 1 drivers
v0x1d3d200_0 .net "out", 0 0, L_0x1ea0a80;  alias, 1 drivers
v0x1d3d2d0_0 .net "sel", 7 0, v0x1d6daa0_0;  alias, 1 drivers
S_0x1d37e60 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x1d37c40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x1d3a590_0 .net "A", 7 0, L_0x1ec1f50;  alias, 1 drivers
v0x1d3a690_0 .net "B", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1d3a750_0 .net *"_s0", 0 0, L_0x1e9d2c0;  1 drivers
v0x1d3a810_0 .net *"_s12", 0 0, L_0x1e9dc30;  1 drivers
v0x1d3a8f0_0 .net *"_s16", 0 0, L_0x1e9df90;  1 drivers
v0x1d3aa20_0 .net *"_s20", 0 0, L_0x1e9e300;  1 drivers
v0x1d3ab00_0 .net *"_s24", 0 0, L_0x1e9e6f0;  1 drivers
v0x1d3abe0_0 .net *"_s28", 0 0, L_0x1e9e680;  1 drivers
v0x1d3acc0_0 .net *"_s4", 0 0, L_0x1e9d5d0;  1 drivers
v0x1d3ae30_0 .net *"_s8", 0 0, L_0x1e9d920;  1 drivers
v0x1d3af10_0 .net "out", 7 0, L_0x1e9ea80;  alias, 1 drivers
L_0x1e9d380 .part L_0x1ec1f50, 0, 1;
L_0x1e9d4e0 .part v0x1d6daa0_0, 0, 1;
L_0x1e9d690 .part L_0x1ec1f50, 1, 1;
L_0x1e9d880 .part v0x1d6daa0_0, 1, 1;
L_0x1e9d9e0 .part L_0x1ec1f50, 2, 1;
L_0x1e9db40 .part v0x1d6daa0_0, 2, 1;
L_0x1e9dcf0 .part L_0x1ec1f50, 3, 1;
L_0x1e9de50 .part v0x1d6daa0_0, 3, 1;
L_0x1e9e050 .part L_0x1ec1f50, 4, 1;
L_0x1e9e1b0 .part v0x1d6daa0_0, 4, 1;
L_0x1e9e370 .part L_0x1ec1f50, 5, 1;
L_0x1e9e5e0 .part v0x1d6daa0_0, 5, 1;
L_0x1e9e7b0 .part L_0x1ec1f50, 6, 1;
L_0x1e9e910 .part v0x1d6daa0_0, 6, 1;
LS_0x1e9ea80_0_0 .concat8 [ 1 1 1 1], L_0x1e9d2c0, L_0x1e9d5d0, L_0x1e9d920, L_0x1e9dc30;
LS_0x1e9ea80_0_4 .concat8 [ 1 1 1 1], L_0x1e9df90, L_0x1e9e300, L_0x1e9e6f0, L_0x1e9e680;
L_0x1e9ea80 .concat8 [ 4 4 0 0], LS_0x1e9ea80_0_0, LS_0x1e9ea80_0_4;
L_0x1e9ee40 .part L_0x1ec1f50, 7, 1;
L_0x1e9f030 .part v0x1d6daa0_0, 7, 1;
S_0x1d380c0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x1d37e60;
 .timescale -9 -12;
P_0x1d382d0 .param/l "i" 0 4 54, +C4<00>;
L_0x1e9d2c0/d .functor AND 1, L_0x1e9d380, L_0x1e9d4e0, C4<1>, C4<1>;
L_0x1e9d2c0 .delay 1 (30000,30000,30000) L_0x1e9d2c0/d;
v0x1d383b0_0 .net *"_s0", 0 0, L_0x1e9d380;  1 drivers
v0x1d38490_0 .net *"_s1", 0 0, L_0x1e9d4e0;  1 drivers
S_0x1d38570 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x1d37e60;
 .timescale -9 -12;
P_0x1d38780 .param/l "i" 0 4 54, +C4<01>;
L_0x1e9d5d0/d .functor AND 1, L_0x1e9d690, L_0x1e9d880, C4<1>, C4<1>;
L_0x1e9d5d0 .delay 1 (30000,30000,30000) L_0x1e9d5d0/d;
v0x1d38840_0 .net *"_s0", 0 0, L_0x1e9d690;  1 drivers
v0x1d38920_0 .net *"_s1", 0 0, L_0x1e9d880;  1 drivers
S_0x1d38a00 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x1d37e60;
 .timescale -9 -12;
P_0x1d38c10 .param/l "i" 0 4 54, +C4<010>;
L_0x1e9d920/d .functor AND 1, L_0x1e9d9e0, L_0x1e9db40, C4<1>, C4<1>;
L_0x1e9d920 .delay 1 (30000,30000,30000) L_0x1e9d920/d;
v0x1d38cb0_0 .net *"_s0", 0 0, L_0x1e9d9e0;  1 drivers
v0x1d38d90_0 .net *"_s1", 0 0, L_0x1e9db40;  1 drivers
S_0x1d38e70 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x1d37e60;
 .timescale -9 -12;
P_0x1d39080 .param/l "i" 0 4 54, +C4<011>;
L_0x1e9dc30/d .functor AND 1, L_0x1e9dcf0, L_0x1e9de50, C4<1>, C4<1>;
L_0x1e9dc30 .delay 1 (30000,30000,30000) L_0x1e9dc30/d;
v0x1d39140_0 .net *"_s0", 0 0, L_0x1e9dcf0;  1 drivers
v0x1d39220_0 .net *"_s1", 0 0, L_0x1e9de50;  1 drivers
S_0x1d39300 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x1d37e60;
 .timescale -9 -12;
P_0x1d39560 .param/l "i" 0 4 54, +C4<0100>;
L_0x1e9df90/d .functor AND 1, L_0x1e9e050, L_0x1e9e1b0, C4<1>, C4<1>;
L_0x1e9df90 .delay 1 (30000,30000,30000) L_0x1e9df90/d;
v0x1d39620_0 .net *"_s0", 0 0, L_0x1e9e050;  1 drivers
v0x1d39700_0 .net *"_s1", 0 0, L_0x1e9e1b0;  1 drivers
S_0x1d397e0 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x1d37e60;
 .timescale -9 -12;
P_0x1d399f0 .param/l "i" 0 4 54, +C4<0101>;
L_0x1e9e300/d .functor AND 1, L_0x1e9e370, L_0x1e9e5e0, C4<1>, C4<1>;
L_0x1e9e300 .delay 1 (30000,30000,30000) L_0x1e9e300/d;
v0x1d39ab0_0 .net *"_s0", 0 0, L_0x1e9e370;  1 drivers
v0x1d39b90_0 .net *"_s1", 0 0, L_0x1e9e5e0;  1 drivers
S_0x1d39c70 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x1d37e60;
 .timescale -9 -12;
P_0x1d39e80 .param/l "i" 0 4 54, +C4<0110>;
L_0x1e9e6f0/d .functor AND 1, L_0x1e9e7b0, L_0x1e9e910, C4<1>, C4<1>;
L_0x1e9e6f0 .delay 1 (30000,30000,30000) L_0x1e9e6f0/d;
v0x1d39f40_0 .net *"_s0", 0 0, L_0x1e9e7b0;  1 drivers
v0x1d3a020_0 .net *"_s1", 0 0, L_0x1e9e910;  1 drivers
S_0x1d3a100 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x1d37e60;
 .timescale -9 -12;
P_0x1d3a310 .param/l "i" 0 4 54, +C4<0111>;
L_0x1e9e680/d .functor AND 1, L_0x1e9ee40, L_0x1e9f030, C4<1>, C4<1>;
L_0x1e9e680 .delay 1 (30000,30000,30000) L_0x1e9e680/d;
v0x1d3a3d0_0 .net *"_s0", 0 0, L_0x1e9ee40;  1 drivers
v0x1d3a4b0_0 .net *"_s1", 0 0, L_0x1e9f030;  1 drivers
S_0x1d3b070 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x1d37c40;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1ea0a80/d .functor OR 1, L_0x1ea0b40, L_0x1ea0cf0, C4<0>, C4<0>;
L_0x1ea0a80 .delay 1 (30000,30000,30000) L_0x1ea0a80/d;
v0x1d3cbc0_0 .net *"_s10", 0 0, L_0x1ea0b40;  1 drivers
v0x1d3cca0_0 .net *"_s12", 0 0, L_0x1ea0cf0;  1 drivers
v0x1d3cd80_0 .net "in", 7 0, L_0x1e9ea80;  alias, 1 drivers
v0x1d3ce50_0 .net "ors", 1 0, L_0x1ea08a0;  1 drivers
v0x1d3cf10_0 .net "out", 0 0, L_0x1ea0a80;  alias, 1 drivers
L_0x1e9fc70 .part L_0x1e9ea80, 0, 4;
L_0x1ea08a0 .concat8 [ 1 1 0 0], L_0x1e9f960, L_0x1ea0590;
L_0x1ea09e0 .part L_0x1e9ea80, 4, 4;
L_0x1ea0b40 .part L_0x1ea08a0, 0, 1;
L_0x1ea0cf0 .part L_0x1ea08a0, 1, 1;
S_0x1d3b230 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1d3b070;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1e9f120/d .functor OR 1, L_0x1e9f1e0, L_0x1e9f340, C4<0>, C4<0>;
L_0x1e9f120 .delay 1 (30000,30000,30000) L_0x1e9f120/d;
L_0x1e9f570/d .functor OR 1, L_0x1e9f680, L_0x1e9f7e0, C4<0>, C4<0>;
L_0x1e9f570 .delay 1 (30000,30000,30000) L_0x1e9f570/d;
L_0x1e9f960/d .functor OR 1, L_0x1e9f9d0, L_0x1e9fb80, C4<0>, C4<0>;
L_0x1e9f960 .delay 1 (30000,30000,30000) L_0x1e9f960/d;
v0x1d3b480_0 .net *"_s0", 0 0, L_0x1e9f120;  1 drivers
v0x1d3b580_0 .net *"_s10", 0 0, L_0x1e9f680;  1 drivers
v0x1d3b660_0 .net *"_s12", 0 0, L_0x1e9f7e0;  1 drivers
v0x1d3b720_0 .net *"_s14", 0 0, L_0x1e9f9d0;  1 drivers
v0x1d3b800_0 .net *"_s16", 0 0, L_0x1e9fb80;  1 drivers
v0x1d3b930_0 .net *"_s3", 0 0, L_0x1e9f1e0;  1 drivers
v0x1d3ba10_0 .net *"_s5", 0 0, L_0x1e9f340;  1 drivers
v0x1d3baf0_0 .net *"_s6", 0 0, L_0x1e9f570;  1 drivers
v0x1d3bbd0_0 .net "in", 3 0, L_0x1e9fc70;  1 drivers
v0x1d3bd40_0 .net "ors", 1 0, L_0x1e9f480;  1 drivers
v0x1d3be20_0 .net "out", 0 0, L_0x1e9f960;  1 drivers
L_0x1e9f1e0 .part L_0x1e9fc70, 0, 1;
L_0x1e9f340 .part L_0x1e9fc70, 1, 1;
L_0x1e9f480 .concat8 [ 1 1 0 0], L_0x1e9f120, L_0x1e9f570;
L_0x1e9f680 .part L_0x1e9fc70, 2, 1;
L_0x1e9f7e0 .part L_0x1e9fc70, 3, 1;
L_0x1e9f9d0 .part L_0x1e9f480, 0, 1;
L_0x1e9fb80 .part L_0x1e9f480, 1, 1;
S_0x1d3bf40 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1d3b070;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1e9fda0/d .functor OR 1, L_0x1e9fe10, L_0x1e9ff70, C4<0>, C4<0>;
L_0x1e9fda0 .delay 1 (30000,30000,30000) L_0x1e9fda0/d;
L_0x1ea01a0/d .functor OR 1, L_0x1ea02b0, L_0x1ea0410, C4<0>, C4<0>;
L_0x1ea01a0 .delay 1 (30000,30000,30000) L_0x1ea01a0/d;
L_0x1ea0590/d .functor OR 1, L_0x1ea0600, L_0x1ea07b0, C4<0>, C4<0>;
L_0x1ea0590 .delay 1 (30000,30000,30000) L_0x1ea0590/d;
v0x1d3c100_0 .net *"_s0", 0 0, L_0x1e9fda0;  1 drivers
v0x1d3c200_0 .net *"_s10", 0 0, L_0x1ea02b0;  1 drivers
v0x1d3c2e0_0 .net *"_s12", 0 0, L_0x1ea0410;  1 drivers
v0x1d3c3a0_0 .net *"_s14", 0 0, L_0x1ea0600;  1 drivers
v0x1d3c480_0 .net *"_s16", 0 0, L_0x1ea07b0;  1 drivers
v0x1d3c5b0_0 .net *"_s3", 0 0, L_0x1e9fe10;  1 drivers
v0x1d3c690_0 .net *"_s5", 0 0, L_0x1e9ff70;  1 drivers
v0x1d3c770_0 .net *"_s6", 0 0, L_0x1ea01a0;  1 drivers
v0x1d3c850_0 .net "in", 3 0, L_0x1ea09e0;  1 drivers
v0x1d3c9c0_0 .net "ors", 1 0, L_0x1ea00b0;  1 drivers
v0x1d3caa0_0 .net "out", 0 0, L_0x1ea0590;  1 drivers
L_0x1e9fe10 .part L_0x1ea09e0, 0, 1;
L_0x1e9ff70 .part L_0x1ea09e0, 1, 1;
L_0x1ea00b0 .concat8 [ 1 1 0 0], L_0x1e9fda0, L_0x1ea01a0;
L_0x1ea02b0 .part L_0x1ea09e0, 2, 1;
L_0x1ea0410 .part L_0x1ea09e0, 3, 1;
L_0x1ea0600 .part L_0x1ea00b0, 0, 1;
L_0x1ea07b0 .part L_0x1ea00b0, 1, 1;
S_0x1d3d3b0 .scope module, "resMux" "unaryMultiplexor" 4 148, 4 69 0, S_0x1d363b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1d427e0_0 .net "ands", 7 0, L_0x1e9b020;  1 drivers
v0x1d428f0_0 .net "in", 7 0, L_0x1e99560;  alias, 1 drivers
v0x1d429b0_0 .net "out", 0 0, L_0x1e87760;  alias, 1 drivers
v0x1d42a80_0 .net "sel", 7 0, v0x1d6daa0_0;  alias, 1 drivers
S_0x1d3d600 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x1d3d3b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x1d3fd40_0 .net "A", 7 0, L_0x1e99560;  alias, 1 drivers
v0x1d3fe40_0 .net "B", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1d3ff00_0 .net *"_s0", 0 0, L_0x1e998f0;  1 drivers
v0x1d3ffc0_0 .net *"_s12", 0 0, L_0x1e9a2b0;  1 drivers
v0x1d400a0_0 .net *"_s16", 0 0, L_0x1e9a610;  1 drivers
v0x1d401d0_0 .net *"_s20", 0 0, L_0x1e9a9e0;  1 drivers
v0x1d402b0_0 .net *"_s24", 0 0, L_0x1e9ad10;  1 drivers
v0x1d40390_0 .net *"_s28", 0 0, L_0x1e9aca0;  1 drivers
v0x1d40470_0 .net *"_s4", 0 0, L_0x1e99c90;  1 drivers
v0x1d405e0_0 .net *"_s8", 0 0, L_0x1e99fa0;  1 drivers
v0x1d406c0_0 .net "out", 7 0, L_0x1e9b020;  alias, 1 drivers
L_0x1e99a00 .part L_0x1e99560, 0, 1;
L_0x1e99bf0 .part v0x1d6daa0_0, 0, 1;
L_0x1e99d50 .part L_0x1e99560, 1, 1;
L_0x1e99eb0 .part v0x1d6daa0_0, 1, 1;
L_0x1e9a060 .part L_0x1e99560, 2, 1;
L_0x1e9a1c0 .part v0x1d6daa0_0, 2, 1;
L_0x1e9a370 .part L_0x1e99560, 3, 1;
L_0x1e9a4d0 .part v0x1d6daa0_0, 3, 1;
L_0x1e9a6d0 .part L_0x1e99560, 4, 1;
L_0x1e9a940 .part v0x1d6daa0_0, 4, 1;
L_0x1e9aa50 .part L_0x1e99560, 5, 1;
L_0x1e9abb0 .part v0x1d6daa0_0, 5, 1;
L_0x1e9add0 .part L_0x1e99560, 6, 1;
L_0x1e9af30 .part v0x1d6daa0_0, 6, 1;
LS_0x1e9b020_0_0 .concat8 [ 1 1 1 1], L_0x1e998f0, L_0x1e99c90, L_0x1e99fa0, L_0x1e9a2b0;
LS_0x1e9b020_0_4 .concat8 [ 1 1 1 1], L_0x1e9a610, L_0x1e9a9e0, L_0x1e9ad10, L_0x1e9aca0;
L_0x1e9b020 .concat8 [ 4 4 0 0], LS_0x1e9b020_0_0, LS_0x1e9b020_0_4;
L_0x1e9b3e0 .part L_0x1e99560, 7, 1;
L_0x1e9b5d0 .part v0x1d6daa0_0, 7, 1;
S_0x1d3d840 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x1d3d600;
 .timescale -9 -12;
P_0x1d3da50 .param/l "i" 0 4 54, +C4<00>;
L_0x1e998f0/d .functor AND 1, L_0x1e99a00, L_0x1e99bf0, C4<1>, C4<1>;
L_0x1e998f0 .delay 1 (30000,30000,30000) L_0x1e998f0/d;
v0x1d3db30_0 .net *"_s0", 0 0, L_0x1e99a00;  1 drivers
v0x1d3dc10_0 .net *"_s1", 0 0, L_0x1e99bf0;  1 drivers
S_0x1d3dcf0 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x1d3d600;
 .timescale -9 -12;
P_0x1d3df00 .param/l "i" 0 4 54, +C4<01>;
L_0x1e99c90/d .functor AND 1, L_0x1e99d50, L_0x1e99eb0, C4<1>, C4<1>;
L_0x1e99c90 .delay 1 (30000,30000,30000) L_0x1e99c90/d;
v0x1d3dfc0_0 .net *"_s0", 0 0, L_0x1e99d50;  1 drivers
v0x1d3e0a0_0 .net *"_s1", 0 0, L_0x1e99eb0;  1 drivers
S_0x1d3e180 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x1d3d600;
 .timescale -9 -12;
P_0x1d3e3c0 .param/l "i" 0 4 54, +C4<010>;
L_0x1e99fa0/d .functor AND 1, L_0x1e9a060, L_0x1e9a1c0, C4<1>, C4<1>;
L_0x1e99fa0 .delay 1 (30000,30000,30000) L_0x1e99fa0/d;
v0x1d3e460_0 .net *"_s0", 0 0, L_0x1e9a060;  1 drivers
v0x1d3e540_0 .net *"_s1", 0 0, L_0x1e9a1c0;  1 drivers
S_0x1d3e620 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x1d3d600;
 .timescale -9 -12;
P_0x1d3e830 .param/l "i" 0 4 54, +C4<011>;
L_0x1e9a2b0/d .functor AND 1, L_0x1e9a370, L_0x1e9a4d0, C4<1>, C4<1>;
L_0x1e9a2b0 .delay 1 (30000,30000,30000) L_0x1e9a2b0/d;
v0x1d3e8f0_0 .net *"_s0", 0 0, L_0x1e9a370;  1 drivers
v0x1d3e9d0_0 .net *"_s1", 0 0, L_0x1e9a4d0;  1 drivers
S_0x1d3eab0 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x1d3d600;
 .timescale -9 -12;
P_0x1d3ed10 .param/l "i" 0 4 54, +C4<0100>;
L_0x1e9a610/d .functor AND 1, L_0x1e9a6d0, L_0x1e9a940, C4<1>, C4<1>;
L_0x1e9a610 .delay 1 (30000,30000,30000) L_0x1e9a610/d;
v0x1d3edd0_0 .net *"_s0", 0 0, L_0x1e9a6d0;  1 drivers
v0x1d3eeb0_0 .net *"_s1", 0 0, L_0x1e9a940;  1 drivers
S_0x1d3ef90 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x1d3d600;
 .timescale -9 -12;
P_0x1d3f1a0 .param/l "i" 0 4 54, +C4<0101>;
L_0x1e9a9e0/d .functor AND 1, L_0x1e9aa50, L_0x1e9abb0, C4<1>, C4<1>;
L_0x1e9a9e0 .delay 1 (30000,30000,30000) L_0x1e9a9e0/d;
v0x1d3f260_0 .net *"_s0", 0 0, L_0x1e9aa50;  1 drivers
v0x1d3f340_0 .net *"_s1", 0 0, L_0x1e9abb0;  1 drivers
S_0x1d3f420 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x1d3d600;
 .timescale -9 -12;
P_0x1d3f630 .param/l "i" 0 4 54, +C4<0110>;
L_0x1e9ad10/d .functor AND 1, L_0x1e9add0, L_0x1e9af30, C4<1>, C4<1>;
L_0x1e9ad10 .delay 1 (30000,30000,30000) L_0x1e9ad10/d;
v0x1d3f6f0_0 .net *"_s0", 0 0, L_0x1e9add0;  1 drivers
v0x1d3f7d0_0 .net *"_s1", 0 0, L_0x1e9af30;  1 drivers
S_0x1d3f8b0 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x1d3d600;
 .timescale -9 -12;
P_0x1d3fac0 .param/l "i" 0 4 54, +C4<0111>;
L_0x1e9aca0/d .functor AND 1, L_0x1e9b3e0, L_0x1e9b5d0, C4<1>, C4<1>;
L_0x1e9aca0 .delay 1 (30000,30000,30000) L_0x1e9aca0/d;
v0x1d3fb80_0 .net *"_s0", 0 0, L_0x1e9b3e0;  1 drivers
v0x1d3fc60_0 .net *"_s1", 0 0, L_0x1e9b5d0;  1 drivers
S_0x1d40820 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x1d3d3b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1e87760/d .functor OR 1, L_0x1e9d020, L_0x1e9d1d0, C4<0>, C4<0>;
L_0x1e87760 .delay 1 (30000,30000,30000) L_0x1e87760/d;
v0x1d42370_0 .net *"_s10", 0 0, L_0x1e9d020;  1 drivers
v0x1d42450_0 .net *"_s12", 0 0, L_0x1e9d1d0;  1 drivers
v0x1d42530_0 .net "in", 7 0, L_0x1e9b020;  alias, 1 drivers
v0x1d42600_0 .net "ors", 1 0, L_0x1e9ce40;  1 drivers
v0x1d426c0_0 .net "out", 0 0, L_0x1e87760;  alias, 1 drivers
L_0x1e9c210 .part L_0x1e9b020, 0, 4;
L_0x1e9ce40 .concat8 [ 1 1 0 0], L_0x1e9bf00, L_0x1e9cb30;
L_0x1e9cf80 .part L_0x1e9b020, 4, 4;
L_0x1e9d020 .part L_0x1e9ce40, 0, 1;
L_0x1e9d1d0 .part L_0x1e9ce40, 1, 1;
S_0x1d409e0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1d40820;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1e9b6c0/d .functor OR 1, L_0x1e9b780, L_0x1e9b8e0, C4<0>, C4<0>;
L_0x1e9b6c0 .delay 1 (30000,30000,30000) L_0x1e9b6c0/d;
L_0x1e9bb10/d .functor OR 1, L_0x1e9bc20, L_0x1e9bd80, C4<0>, C4<0>;
L_0x1e9bb10 .delay 1 (30000,30000,30000) L_0x1e9bb10/d;
L_0x1e9bf00/d .functor OR 1, L_0x1e9bf70, L_0x1e9c120, C4<0>, C4<0>;
L_0x1e9bf00 .delay 1 (30000,30000,30000) L_0x1e9bf00/d;
v0x1d40c30_0 .net *"_s0", 0 0, L_0x1e9b6c0;  1 drivers
v0x1d40d30_0 .net *"_s10", 0 0, L_0x1e9bc20;  1 drivers
v0x1d40e10_0 .net *"_s12", 0 0, L_0x1e9bd80;  1 drivers
v0x1d40ed0_0 .net *"_s14", 0 0, L_0x1e9bf70;  1 drivers
v0x1d40fb0_0 .net *"_s16", 0 0, L_0x1e9c120;  1 drivers
v0x1d410e0_0 .net *"_s3", 0 0, L_0x1e9b780;  1 drivers
v0x1d411c0_0 .net *"_s5", 0 0, L_0x1e9b8e0;  1 drivers
v0x1d412a0_0 .net *"_s6", 0 0, L_0x1e9bb10;  1 drivers
v0x1d41380_0 .net "in", 3 0, L_0x1e9c210;  1 drivers
v0x1d414f0_0 .net "ors", 1 0, L_0x1e9ba20;  1 drivers
v0x1d415d0_0 .net "out", 0 0, L_0x1e9bf00;  1 drivers
L_0x1e9b780 .part L_0x1e9c210, 0, 1;
L_0x1e9b8e0 .part L_0x1e9c210, 1, 1;
L_0x1e9ba20 .concat8 [ 1 1 0 0], L_0x1e9b6c0, L_0x1e9bb10;
L_0x1e9bc20 .part L_0x1e9c210, 2, 1;
L_0x1e9bd80 .part L_0x1e9c210, 3, 1;
L_0x1e9bf70 .part L_0x1e9ba20, 0, 1;
L_0x1e9c120 .part L_0x1e9ba20, 1, 1;
S_0x1d416f0 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1d40820;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1e9c340/d .functor OR 1, L_0x1e9c3b0, L_0x1e9c510, C4<0>, C4<0>;
L_0x1e9c340 .delay 1 (30000,30000,30000) L_0x1e9c340/d;
L_0x1e9c740/d .functor OR 1, L_0x1e9c850, L_0x1e9c9b0, C4<0>, C4<0>;
L_0x1e9c740 .delay 1 (30000,30000,30000) L_0x1e9c740/d;
L_0x1e9cb30/d .functor OR 1, L_0x1e9cba0, L_0x1e9cd50, C4<0>, C4<0>;
L_0x1e9cb30 .delay 1 (30000,30000,30000) L_0x1e9cb30/d;
v0x1d418b0_0 .net *"_s0", 0 0, L_0x1e9c340;  1 drivers
v0x1d419b0_0 .net *"_s10", 0 0, L_0x1e9c850;  1 drivers
v0x1d41a90_0 .net *"_s12", 0 0, L_0x1e9c9b0;  1 drivers
v0x1d41b50_0 .net *"_s14", 0 0, L_0x1e9cba0;  1 drivers
v0x1d41c30_0 .net *"_s16", 0 0, L_0x1e9cd50;  1 drivers
v0x1d41d60_0 .net *"_s3", 0 0, L_0x1e9c3b0;  1 drivers
v0x1d41e40_0 .net *"_s5", 0 0, L_0x1e9c510;  1 drivers
v0x1d41f20_0 .net *"_s6", 0 0, L_0x1e9c740;  1 drivers
v0x1d42000_0 .net "in", 3 0, L_0x1e9cf80;  1 drivers
v0x1d42170_0 .net "ors", 1 0, L_0x1e9c650;  1 drivers
v0x1d42250_0 .net "out", 0 0, L_0x1e9cb30;  1 drivers
L_0x1e9c3b0 .part L_0x1e9cf80, 0, 1;
L_0x1e9c510 .part L_0x1e9cf80, 1, 1;
L_0x1e9c650 .concat8 [ 1 1 0 0], L_0x1e9c340, L_0x1e9c740;
L_0x1e9c850 .part L_0x1e9cf80, 2, 1;
L_0x1e9c9b0 .part L_0x1e9cf80, 3, 1;
L_0x1e9cba0 .part L_0x1e9c650, 0, 1;
L_0x1e9cd50 .part L_0x1e9c650, 1, 1;
S_0x1d42b60 .scope module, "sltGate" "slt" 4 142, 4 101 0, S_0x1d363b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x1e988d0/d .functor XNOR 1, L_0x1ea0ee0, L_0x1e02630, C4<0>, C4<0>;
L_0x1e988d0 .delay 1 (20000,20000,20000) L_0x1e988d0/d;
L_0x1e98b40/d .functor AND 1, L_0x1ea0ee0, L_0x1e977c0, C4<1>, C4<1>;
L_0x1e98b40 .delay 1 (30000,30000,30000) L_0x1e98b40/d;
L_0x1e98bb0/d .functor AND 1, L_0x1e988d0, L_0x1e973f0, C4<1>, C4<1>;
L_0x1e98bb0 .delay 1 (30000,30000,30000) L_0x1e98bb0/d;
L_0x1e98d10/d .functor OR 1, L_0x1e98bb0, L_0x1e98b40, C4<0>, C4<0>;
L_0x1e98d10 .delay 1 (30000,30000,30000) L_0x1e98d10/d;
v0x1d42e10_0 .net "a", 0 0, L_0x1ea0ee0;  alias, 1 drivers
v0x1d42f00_0 .net "a_", 0 0, L_0x1e8dab0;  alias, 1 drivers
v0x1d42fc0_0 .net "b", 0 0, L_0x1e02630;  alias, 1 drivers
v0x1d430b0_0 .net "b_", 0 0, L_0x1e977c0;  alias, 1 drivers
v0x1d43150_0 .net "carryin", 0 0, L_0x1e973f0;  alias, 1 drivers
v0x1d43290_0 .net "eq", 0 0, L_0x1e988d0;  1 drivers
v0x1d43350_0 .net "lt", 0 0, L_0x1e98b40;  1 drivers
v0x1d43410_0 .net "out", 0 0, L_0x1e98d10;  1 drivers
v0x1d434d0_0 .net "w0", 0 0, L_0x1e98bb0;  1 drivers
S_0x1d43720 .scope module, "sub" "fullAdder" 4 140, 4 85 0, S_0x1d363b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1e986b0/d .functor OR 1, L_0x1e981b0, L_0x1d44980, C4<0>, C4<0>;
L_0x1e986b0 .delay 1 (30000,30000,30000) L_0x1e986b0/d;
v0x1d44510_0 .net "a", 0 0, L_0x1ea0ee0;  alias, 1 drivers
v0x1d44660_0 .net "b", 0 0, L_0x1e977c0;  alias, 1 drivers
v0x1d44720_0 .net "c1", 0 0, L_0x1e981b0;  1 drivers
v0x1d447c0_0 .net "c2", 0 0, L_0x1d44980;  1 drivers
v0x1d44890_0 .net "carryin", 0 0, L_0x1e973f0;  alias, 1 drivers
v0x1d44a10_0 .net "carryout", 0 0, L_0x1e986b0;  1 drivers
v0x1d44ab0_0 .net "s1", 0 0, L_0x1e980f0;  1 drivers
v0x1d44b50_0 .net "sum", 0 0, L_0x1e98310;  1 drivers
S_0x1d43970 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1d43720;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1e980f0/d .functor XOR 1, L_0x1ea0ee0, L_0x1e977c0, C4<0>, C4<0>;
L_0x1e980f0 .delay 1 (30000,30000,30000) L_0x1e980f0/d;
L_0x1e981b0/d .functor AND 1, L_0x1ea0ee0, L_0x1e977c0, C4<1>, C4<1>;
L_0x1e981b0 .delay 1 (30000,30000,30000) L_0x1e981b0/d;
v0x1d43bd0_0 .net "a", 0 0, L_0x1ea0ee0;  alias, 1 drivers
v0x1d43c90_0 .net "b", 0 0, L_0x1e977c0;  alias, 1 drivers
v0x1d43d50_0 .net "carryout", 0 0, L_0x1e981b0;  alias, 1 drivers
v0x1d43df0_0 .net "sum", 0 0, L_0x1e980f0;  alias, 1 drivers
S_0x1d43f20 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1d43720;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1e98310/d .functor XOR 1, L_0x1e980f0, L_0x1e973f0, C4<0>, C4<0>;
L_0x1e98310 .delay 1 (30000,30000,30000) L_0x1e98310/d;
L_0x1d44980/d .functor AND 1, L_0x1e980f0, L_0x1e973f0, C4<1>, C4<1>;
L_0x1d44980 .delay 1 (30000,30000,30000) L_0x1d44980/d;
v0x1d44180_0 .net "a", 0 0, L_0x1e980f0;  alias, 1 drivers
v0x1d44250_0 .net "b", 0 0, L_0x1e973f0;  alias, 1 drivers
v0x1d442f0_0 .net "carryout", 0 0, L_0x1d44980;  alias, 1 drivers
v0x1d443c0_0 .net "sum", 0 0, L_0x1e98310;  alias, 1 drivers
S_0x1d45f70 .scope generate, "genblk2" "genblk2" 3 45, 3 45 0, S_0x1d36120;
 .timescale -9 -12;
L_0x7f72592dc1d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f72592dc220 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1ea0f80/d .functor OR 1, L_0x7f72592dc1d8, L_0x7f72592dc220, C4<0>, C4<0>;
L_0x1ea0f80 .delay 1 (30000,30000,30000) L_0x1ea0f80/d;
v0x1d46160_0 .net/2u *"_s0", 0 0, L_0x7f72592dc1d8;  1 drivers
v0x1d46240_0 .net/2u *"_s2", 0 0, L_0x7f72592dc220;  1 drivers
S_0x1d46320 .scope generate, "alu_slices[31]" "alu_slices[31]" 3 37, 3 37 0, S_0x1a570b0;
 .timescale -9 -12;
P_0x1d46530 .param/l "i" 0 3 37, +C4<011111>;
S_0x1d465f0 .scope module, "alu1_inst" "alu1" 3 38, 4 124 0, S_0x1d46320;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /OUTPUT 1 "zero"
    .port_info 3 /INPUT 1 "A"
    .port_info 4 /INPUT 1 "B"
    .port_info 5 /INPUT 1 "carryin"
    .port_info 6 /INPUT 8 "command"
L_0x1e029c0/d .functor NOT 1, L_0x1eabda0, C4<0>, C4<0>, C4<0>;
L_0x1e029c0 .delay 1 (10000,10000,10000) L_0x1e029c0/d;
L_0x1e97580/d .functor NOT 1, L_0x1eab190, C4<0>, C4<0>, C4<0>;
L_0x1e97580 .delay 1 (10000,10000,10000) L_0x1e97580/d;
L_0x1ea2790/d .functor XOR 1, L_0x1eabda0, L_0x1eab190, C4<0>, C4<0>;
L_0x1ea2790 .delay 1 (30000,30000,30000) L_0x1ea2790/d;
L_0x7f72592dc268 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f72592dc2b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1ea2e40/d .functor OR 1, L_0x7f72592dc268, L_0x7f72592dc2b0, C4<0>, C4<0>;
L_0x1ea2e40 .delay 1 (30000,30000,30000) L_0x1ea2e40/d;
L_0x1ea3040/d .functor AND 1, L_0x1eabda0, L_0x1eab190, C4<1>, C4<1>;
L_0x1ea3040 .delay 1 (30000,30000,30000) L_0x1ea3040/d;
L_0x1ea3100/d .functor NAND 1, L_0x1eabda0, L_0x1eab190, C4<1>, C4<1>;
L_0x1ea3100 .delay 1 (20000,20000,20000) L_0x1ea3100/d;
L_0x1ea3260/d .functor XOR 1, L_0x1eabda0, L_0x1eab190, C4<0>, C4<0>;
L_0x1ea3260 .delay 1 (20000,20000,20000) L_0x1ea3260/d;
L_0x1ea3710/d .functor OR 1, L_0x1eabda0, L_0x1eab190, C4<0>, C4<0>;
L_0x1ea3710 .delay 1 (30000,30000,30000) L_0x1ea3710/d;
L_0x1eaae20/d .functor NOT 1, L_0x1ea7080, C4<0>, C4<0>, C4<0>;
L_0x1eaae20 .delay 1 (10000,10000,10000) L_0x1eaae20/d;
v0x1d54d20_0 .net "A", 0 0, L_0x1eabda0;  1 drivers
v0x1d54de0_0 .net "A_", 0 0, L_0x1e029c0;  1 drivers
v0x1d54ea0_0 .net "B", 0 0, L_0x1eab190;  1 drivers
v0x1d54f70_0 .net "B_", 0 0, L_0x1e97580;  1 drivers
v0x1d55010_0 .net *"_s12", 0 0, L_0x1ea2e40;  1 drivers
v0x1d55100_0 .net/2s *"_s14", 0 0, L_0x7f72592dc268;  1 drivers
v0x1d551c0_0 .net/2s *"_s16", 0 0, L_0x7f72592dc2b0;  1 drivers
v0x1d552a0_0 .net *"_s18", 0 0, L_0x1ea3040;  1 drivers
v0x1d55380_0 .net *"_s20", 0 0, L_0x1ea3100;  1 drivers
v0x1d554f0_0 .net *"_s22", 0 0, L_0x1ea3260;  1 drivers
v0x1d555d0_0 .net *"_s24", 0 0, L_0x1ea3710;  1 drivers
L_0x7f72592dc388 .functor BUFT 1, C4<z>, C4<0>, C4<0>, C4<0>;
v0x1d556b0_0 .net *"_s30", 0 0, L_0x7f72592dc388;  1 drivers
o0x7f725933d7a8 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0x1d55790_0 name=_s32
v0x1d55870_0 .net *"_s8", 0 0, L_0x1ea2790;  1 drivers
v0x1d55950_0 .net "carryin", 0 0, L_0x1eab230;  1 drivers
v0x1d559f0_0 .net "carryout", 0 0, L_0x1eaaac0;  1 drivers
v0x1d55a90_0 .net "carryouts", 7 0, L_0x1ec2120;  1 drivers
v0x1d55c40_0 .net "command", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1d55ce0_0 .net "result", 0 0, L_0x1ea7080;  1 drivers
v0x1d55dd0_0 .net "results", 7 0, L_0x1ea34e0;  1 drivers
v0x1d55ee0_0 .net "zero", 0 0, L_0x1eaae20;  1 drivers
LS_0x1ea34e0_0_0 .concat8 [ 1 1 1 1], L_0x1ea1cb0, L_0x1ea22e0, L_0x1ea2790, L_0x1ea2e40;
LS_0x1ea34e0_0_4 .concat8 [ 1 1 1 1], L_0x1ea3040, L_0x1ea3100, L_0x1ea3260, L_0x1ea3710;
L_0x1ea34e0 .concat8 [ 4 4 0 0], LS_0x1ea34e0_0_0, LS_0x1ea34e0_0_4;
LS_0x1ec2120_0_0 .concat [ 1 1 1 1], L_0x1ea1f60, L_0x1ea2630, L_0x7f72592dc388, L_0x1ea2c90;
LS_0x1ec2120_0_4 .concat [ 4 0 0 0], o0x7f725933d7a8;
L_0x1ec2120 .concat [ 4 4 0 0], LS_0x1ec2120_0_0, LS_0x1ec2120_0_4;
S_0x1d46870 .scope module, "adder" "fullAdder" 4 139, 4 85 0, S_0x1d465f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1ea1f60/d .functor OR 1, L_0x1ea1a40, L_0x1ea1e00, C4<0>, C4<0>;
L_0x1ea1f60 .delay 1 (30000,30000,30000) L_0x1ea1f60/d;
v0x1d476a0_0 .net "a", 0 0, L_0x1eabda0;  alias, 1 drivers
v0x1d47760_0 .net "b", 0 0, L_0x1eab190;  alias, 1 drivers
v0x1d47830_0 .net "c1", 0 0, L_0x1ea1a40;  1 drivers
v0x1d47930_0 .net "c2", 0 0, L_0x1ea1e00;  1 drivers
v0x1d47a00_0 .net "carryin", 0 0, L_0x1eab230;  alias, 1 drivers
v0x1d47af0_0 .net "carryout", 0 0, L_0x1ea1f60;  1 drivers
v0x1d47b90_0 .net "s1", 0 0, L_0x1ea1980;  1 drivers
v0x1d47c80_0 .net "sum", 0 0, L_0x1ea1cb0;  1 drivers
S_0x1d46ae0 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1d46870;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1ea1980/d .functor XOR 1, L_0x1eabda0, L_0x1eab190, C4<0>, C4<0>;
L_0x1ea1980 .delay 1 (30000,30000,30000) L_0x1ea1980/d;
L_0x1ea1a40/d .functor AND 1, L_0x1eabda0, L_0x1eab190, C4<1>, C4<1>;
L_0x1ea1a40 .delay 1 (30000,30000,30000) L_0x1ea1a40/d;
v0x1d46d40_0 .net "a", 0 0, L_0x1eabda0;  alias, 1 drivers
v0x1d46e20_0 .net "b", 0 0, L_0x1eab190;  alias, 1 drivers
v0x1d46ee0_0 .net "carryout", 0 0, L_0x1ea1a40;  alias, 1 drivers
v0x1d46f80_0 .net "sum", 0 0, L_0x1ea1980;  alias, 1 drivers
S_0x1d470c0 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1d46870;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1ea1cb0/d .functor XOR 1, L_0x1ea1980, L_0x1eab230, C4<0>, C4<0>;
L_0x1ea1cb0 .delay 1 (30000,30000,30000) L_0x1ea1cb0/d;
L_0x1ea1e00/d .functor AND 1, L_0x1ea1980, L_0x1eab230, C4<1>, C4<1>;
L_0x1ea1e00 .delay 1 (30000,30000,30000) L_0x1ea1e00/d;
v0x1d47320_0 .net "a", 0 0, L_0x1ea1980;  alias, 1 drivers
v0x1d473c0_0 .net "b", 0 0, L_0x1eab230;  alias, 1 drivers
v0x1d47460_0 .net "carryout", 0 0, L_0x1ea1e00;  alias, 1 drivers
v0x1d47530_0 .net "sum", 0 0, L_0x1ea1cb0;  alias, 1 drivers
S_0x1d47d50 .scope module, "cMux" "unaryMultiplexor" 4 149, 4 69 0, S_0x1d465f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1d4d140_0 .net "ands", 7 0, L_0x1ea8ac0;  1 drivers
v0x1d4d250_0 .net "in", 7 0, L_0x1ec2120;  alias, 1 drivers
v0x1d4d310_0 .net "out", 0 0, L_0x1eaaac0;  alias, 1 drivers
v0x1d4d3e0_0 .net "sel", 7 0, v0x1d6daa0_0;  alias, 1 drivers
S_0x1d47f70 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x1d47d50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x1d4a6a0_0 .net "A", 7 0, L_0x1ec2120;  alias, 1 drivers
v0x1d4a7a0_0 .net "B", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1d4a860_0 .net *"_s0", 0 0, L_0x1ea73e0;  1 drivers
v0x1d4a920_0 .net *"_s12", 0 0, L_0x1ea7d50;  1 drivers
v0x1d4aa00_0 .net *"_s16", 0 0, L_0x1ea80b0;  1 drivers
v0x1d4ab30_0 .net *"_s20", 0 0, L_0x1ea83c0;  1 drivers
v0x1d4ac10_0 .net *"_s24", 0 0, L_0x1ea87b0;  1 drivers
v0x1d4acf0_0 .net *"_s28", 0 0, L_0x1ea8740;  1 drivers
v0x1d4add0_0 .net *"_s4", 0 0, L_0x1ea76f0;  1 drivers
v0x1d4af40_0 .net *"_s8", 0 0, L_0x1ea7a40;  1 drivers
v0x1d4b020_0 .net "out", 7 0, L_0x1ea8ac0;  alias, 1 drivers
L_0x1ea74a0 .part L_0x1ec2120, 0, 1;
L_0x1ea7600 .part v0x1d6daa0_0, 0, 1;
L_0x1ea77b0 .part L_0x1ec2120, 1, 1;
L_0x1ea79a0 .part v0x1d6daa0_0, 1, 1;
L_0x1ea7b00 .part L_0x1ec2120, 2, 1;
L_0x1ea7c60 .part v0x1d6daa0_0, 2, 1;
L_0x1ea7e10 .part L_0x1ec2120, 3, 1;
L_0x1ea7f70 .part v0x1d6daa0_0, 3, 1;
L_0x1ea8170 .part L_0x1ec2120, 4, 1;
L_0x1ea82d0 .part v0x1d6daa0_0, 4, 1;
L_0x1ea8430 .part L_0x1ec2120, 5, 1;
L_0x1ea86a0 .part v0x1d6daa0_0, 5, 1;
L_0x1ea8870 .part L_0x1ec2120, 6, 1;
L_0x1ea89d0 .part v0x1d6daa0_0, 6, 1;
LS_0x1ea8ac0_0_0 .concat8 [ 1 1 1 1], L_0x1ea73e0, L_0x1ea76f0, L_0x1ea7a40, L_0x1ea7d50;
LS_0x1ea8ac0_0_4 .concat8 [ 1 1 1 1], L_0x1ea80b0, L_0x1ea83c0, L_0x1ea87b0, L_0x1ea8740;
L_0x1ea8ac0 .concat8 [ 4 4 0 0], LS_0x1ea8ac0_0_0, LS_0x1ea8ac0_0_4;
L_0x1ea8e80 .part L_0x1ec2120, 7, 1;
L_0x1ea9070 .part v0x1d6daa0_0, 7, 1;
S_0x1d481d0 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x1d47f70;
 .timescale -9 -12;
P_0x1d483e0 .param/l "i" 0 4 54, +C4<00>;
L_0x1ea73e0/d .functor AND 1, L_0x1ea74a0, L_0x1ea7600, C4<1>, C4<1>;
L_0x1ea73e0 .delay 1 (30000,30000,30000) L_0x1ea73e0/d;
v0x1d484c0_0 .net *"_s0", 0 0, L_0x1ea74a0;  1 drivers
v0x1d485a0_0 .net *"_s1", 0 0, L_0x1ea7600;  1 drivers
S_0x1d48680 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x1d47f70;
 .timescale -9 -12;
P_0x1d48890 .param/l "i" 0 4 54, +C4<01>;
L_0x1ea76f0/d .functor AND 1, L_0x1ea77b0, L_0x1ea79a0, C4<1>, C4<1>;
L_0x1ea76f0 .delay 1 (30000,30000,30000) L_0x1ea76f0/d;
v0x1d48950_0 .net *"_s0", 0 0, L_0x1ea77b0;  1 drivers
v0x1d48a30_0 .net *"_s1", 0 0, L_0x1ea79a0;  1 drivers
S_0x1d48b10 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x1d47f70;
 .timescale -9 -12;
P_0x1d48d20 .param/l "i" 0 4 54, +C4<010>;
L_0x1ea7a40/d .functor AND 1, L_0x1ea7b00, L_0x1ea7c60, C4<1>, C4<1>;
L_0x1ea7a40 .delay 1 (30000,30000,30000) L_0x1ea7a40/d;
v0x1d48dc0_0 .net *"_s0", 0 0, L_0x1ea7b00;  1 drivers
v0x1d48ea0_0 .net *"_s1", 0 0, L_0x1ea7c60;  1 drivers
S_0x1d48f80 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x1d47f70;
 .timescale -9 -12;
P_0x1d49190 .param/l "i" 0 4 54, +C4<011>;
L_0x1ea7d50/d .functor AND 1, L_0x1ea7e10, L_0x1ea7f70, C4<1>, C4<1>;
L_0x1ea7d50 .delay 1 (30000,30000,30000) L_0x1ea7d50/d;
v0x1d49250_0 .net *"_s0", 0 0, L_0x1ea7e10;  1 drivers
v0x1d49330_0 .net *"_s1", 0 0, L_0x1ea7f70;  1 drivers
S_0x1d49410 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x1d47f70;
 .timescale -9 -12;
P_0x1d49670 .param/l "i" 0 4 54, +C4<0100>;
L_0x1ea80b0/d .functor AND 1, L_0x1ea8170, L_0x1ea82d0, C4<1>, C4<1>;
L_0x1ea80b0 .delay 1 (30000,30000,30000) L_0x1ea80b0/d;
v0x1d49730_0 .net *"_s0", 0 0, L_0x1ea8170;  1 drivers
v0x1d49810_0 .net *"_s1", 0 0, L_0x1ea82d0;  1 drivers
S_0x1d498f0 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x1d47f70;
 .timescale -9 -12;
P_0x1d49b00 .param/l "i" 0 4 54, +C4<0101>;
L_0x1ea83c0/d .functor AND 1, L_0x1ea8430, L_0x1ea86a0, C4<1>, C4<1>;
L_0x1ea83c0 .delay 1 (30000,30000,30000) L_0x1ea83c0/d;
v0x1d49bc0_0 .net *"_s0", 0 0, L_0x1ea8430;  1 drivers
v0x1d49ca0_0 .net *"_s1", 0 0, L_0x1ea86a0;  1 drivers
S_0x1d49d80 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x1d47f70;
 .timescale -9 -12;
P_0x1d49f90 .param/l "i" 0 4 54, +C4<0110>;
L_0x1ea87b0/d .functor AND 1, L_0x1ea8870, L_0x1ea89d0, C4<1>, C4<1>;
L_0x1ea87b0 .delay 1 (30000,30000,30000) L_0x1ea87b0/d;
v0x1d4a050_0 .net *"_s0", 0 0, L_0x1ea8870;  1 drivers
v0x1d4a130_0 .net *"_s1", 0 0, L_0x1ea89d0;  1 drivers
S_0x1d4a210 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x1d47f70;
 .timescale -9 -12;
P_0x1d4a420 .param/l "i" 0 4 54, +C4<0111>;
L_0x1ea8740/d .functor AND 1, L_0x1ea8e80, L_0x1ea9070, C4<1>, C4<1>;
L_0x1ea8740 .delay 1 (30000,30000,30000) L_0x1ea8740/d;
v0x1d4a4e0_0 .net *"_s0", 0 0, L_0x1ea8e80;  1 drivers
v0x1d4a5c0_0 .net *"_s1", 0 0, L_0x1ea9070;  1 drivers
S_0x1d4b180 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x1d47d50;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1eaaac0/d .functor OR 1, L_0x1eaab80, L_0x1eaad30, C4<0>, C4<0>;
L_0x1eaaac0 .delay 1 (30000,30000,30000) L_0x1eaaac0/d;
v0x1d4ccd0_0 .net *"_s10", 0 0, L_0x1eaab80;  1 drivers
v0x1d4cdb0_0 .net *"_s12", 0 0, L_0x1eaad30;  1 drivers
v0x1d4ce90_0 .net "in", 7 0, L_0x1ea8ac0;  alias, 1 drivers
v0x1d4cf60_0 .net "ors", 1 0, L_0x1eaa8e0;  1 drivers
v0x1d4d020_0 .net "out", 0 0, L_0x1eaaac0;  alias, 1 drivers
L_0x1ea9cb0 .part L_0x1ea8ac0, 0, 4;
L_0x1eaa8e0 .concat8 [ 1 1 0 0], L_0x1ea99a0, L_0x1eaa5d0;
L_0x1eaaa20 .part L_0x1ea8ac0, 4, 4;
L_0x1eaab80 .part L_0x1eaa8e0, 0, 1;
L_0x1eaad30 .part L_0x1eaa8e0, 1, 1;
S_0x1d4b340 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1d4b180;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1ea9160/d .functor OR 1, L_0x1ea9220, L_0x1ea9380, C4<0>, C4<0>;
L_0x1ea9160 .delay 1 (30000,30000,30000) L_0x1ea9160/d;
L_0x1ea95b0/d .functor OR 1, L_0x1ea96c0, L_0x1ea9820, C4<0>, C4<0>;
L_0x1ea95b0 .delay 1 (30000,30000,30000) L_0x1ea95b0/d;
L_0x1ea99a0/d .functor OR 1, L_0x1ea9a10, L_0x1ea9bc0, C4<0>, C4<0>;
L_0x1ea99a0 .delay 1 (30000,30000,30000) L_0x1ea99a0/d;
v0x1d4b590_0 .net *"_s0", 0 0, L_0x1ea9160;  1 drivers
v0x1d4b690_0 .net *"_s10", 0 0, L_0x1ea96c0;  1 drivers
v0x1d4b770_0 .net *"_s12", 0 0, L_0x1ea9820;  1 drivers
v0x1d4b830_0 .net *"_s14", 0 0, L_0x1ea9a10;  1 drivers
v0x1d4b910_0 .net *"_s16", 0 0, L_0x1ea9bc0;  1 drivers
v0x1d4ba40_0 .net *"_s3", 0 0, L_0x1ea9220;  1 drivers
v0x1d4bb20_0 .net *"_s5", 0 0, L_0x1ea9380;  1 drivers
v0x1d4bc00_0 .net *"_s6", 0 0, L_0x1ea95b0;  1 drivers
v0x1d4bce0_0 .net "in", 3 0, L_0x1ea9cb0;  1 drivers
v0x1d4be50_0 .net "ors", 1 0, L_0x1ea94c0;  1 drivers
v0x1d4bf30_0 .net "out", 0 0, L_0x1ea99a0;  1 drivers
L_0x1ea9220 .part L_0x1ea9cb0, 0, 1;
L_0x1ea9380 .part L_0x1ea9cb0, 1, 1;
L_0x1ea94c0 .concat8 [ 1 1 0 0], L_0x1ea9160, L_0x1ea95b0;
L_0x1ea96c0 .part L_0x1ea9cb0, 2, 1;
L_0x1ea9820 .part L_0x1ea9cb0, 3, 1;
L_0x1ea9a10 .part L_0x1ea94c0, 0, 1;
L_0x1ea9bc0 .part L_0x1ea94c0, 1, 1;
S_0x1d4c050 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1d4b180;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1ea9de0/d .functor OR 1, L_0x1ea9e50, L_0x1ea9fb0, C4<0>, C4<0>;
L_0x1ea9de0 .delay 1 (30000,30000,30000) L_0x1ea9de0/d;
L_0x1eaa1e0/d .functor OR 1, L_0x1eaa2f0, L_0x1eaa450, C4<0>, C4<0>;
L_0x1eaa1e0 .delay 1 (30000,30000,30000) L_0x1eaa1e0/d;
L_0x1eaa5d0/d .functor OR 1, L_0x1eaa640, L_0x1eaa7f0, C4<0>, C4<0>;
L_0x1eaa5d0 .delay 1 (30000,30000,30000) L_0x1eaa5d0/d;
v0x1d4c210_0 .net *"_s0", 0 0, L_0x1ea9de0;  1 drivers
v0x1d4c310_0 .net *"_s10", 0 0, L_0x1eaa2f0;  1 drivers
v0x1d4c3f0_0 .net *"_s12", 0 0, L_0x1eaa450;  1 drivers
v0x1d4c4b0_0 .net *"_s14", 0 0, L_0x1eaa640;  1 drivers
v0x1d4c590_0 .net *"_s16", 0 0, L_0x1eaa7f0;  1 drivers
v0x1d4c6c0_0 .net *"_s3", 0 0, L_0x1ea9e50;  1 drivers
v0x1d4c7a0_0 .net *"_s5", 0 0, L_0x1ea9fb0;  1 drivers
v0x1d4c880_0 .net *"_s6", 0 0, L_0x1eaa1e0;  1 drivers
v0x1d4c960_0 .net "in", 3 0, L_0x1eaaa20;  1 drivers
v0x1d4cad0_0 .net "ors", 1 0, L_0x1eaa0f0;  1 drivers
v0x1d4cbb0_0 .net "out", 0 0, L_0x1eaa5d0;  1 drivers
L_0x1ea9e50 .part L_0x1eaaa20, 0, 1;
L_0x1ea9fb0 .part L_0x1eaaa20, 1, 1;
L_0x1eaa0f0 .concat8 [ 1 1 0 0], L_0x1ea9de0, L_0x1eaa1e0;
L_0x1eaa2f0 .part L_0x1eaaa20, 2, 1;
L_0x1eaa450 .part L_0x1eaaa20, 3, 1;
L_0x1eaa640 .part L_0x1eaa0f0, 0, 1;
L_0x1eaa7f0 .part L_0x1eaa0f0, 1, 1;
S_0x1d4d4c0 .scope module, "resMux" "unaryMultiplexor" 4 148, 4 69 0, S_0x1d465f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
    .port_info 2 /INPUT 8 "sel"
v0x1d528f0_0 .net "ands", 7 0, L_0x1ea5080;  1 drivers
v0x1d52a00_0 .net "in", 7 0, L_0x1ea34e0;  alias, 1 drivers
v0x1d52ac0_0 .net "out", 0 0, L_0x1ea7080;  alias, 1 drivers
v0x1d52b90_0 .net "sel", 7 0, v0x1d6daa0_0;  alias, 1 drivers
S_0x1d4d710 .scope module, "andP" "and8P" 4 71, 4 51 0, S_0x1d4d4c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "A"
    .port_info 2 /INPUT 8 "B"
v0x1d4fe50_0 .net "A", 7 0, L_0x1ea34e0;  alias, 1 drivers
v0x1d4ff50_0 .net "B", 7 0, v0x1d6daa0_0;  alias, 1 drivers
v0x1d50010_0 .net *"_s0", 0 0, L_0x1ea3870;  1 drivers
v0x1d500d0_0 .net *"_s12", 0 0, L_0x1ea4230;  1 drivers
v0x1d501b0_0 .net *"_s16", 0 0, L_0x1ea4590;  1 drivers
v0x1d502e0_0 .net *"_s20", 0 0, L_0x1ea49c0;  1 drivers
v0x1d503c0_0 .net *"_s24", 0 0, L_0x1ea4cf0;  1 drivers
v0x1d504a0_0 .net *"_s28", 0 0, L_0x1ea4c80;  1 drivers
v0x1d50580_0 .net *"_s4", 0 0, L_0x1ea3c10;  1 drivers
v0x1d506f0_0 .net *"_s8", 0 0, L_0x1ea3f20;  1 drivers
v0x1d507d0_0 .net "out", 7 0, L_0x1ea5080;  alias, 1 drivers
L_0x1ea3980 .part L_0x1ea34e0, 0, 1;
L_0x1ea3b70 .part v0x1d6daa0_0, 0, 1;
L_0x1ea3cd0 .part L_0x1ea34e0, 1, 1;
L_0x1ea3e30 .part v0x1d6daa0_0, 1, 1;
L_0x1ea3fe0 .part L_0x1ea34e0, 2, 1;
L_0x1ea4140 .part v0x1d6daa0_0, 2, 1;
L_0x1ea42f0 .part L_0x1ea34e0, 3, 1;
L_0x1ea4450 .part v0x1d6daa0_0, 3, 1;
L_0x1ea4650 .part L_0x1ea34e0, 4, 1;
L_0x1ea48c0 .part v0x1d6daa0_0, 4, 1;
L_0x1ea4a30 .part L_0x1ea34e0, 5, 1;
L_0x1ea4b90 .part v0x1d6daa0_0, 5, 1;
L_0x1ea4db0 .part L_0x1ea34e0, 6, 1;
L_0x1ea4f10 .part v0x1d6daa0_0, 6, 1;
LS_0x1ea5080_0_0 .concat8 [ 1 1 1 1], L_0x1ea3870, L_0x1ea3c10, L_0x1ea3f20, L_0x1ea4230;
LS_0x1ea5080_0_4 .concat8 [ 1 1 1 1], L_0x1ea4590, L_0x1ea49c0, L_0x1ea4cf0, L_0x1ea4c80;
L_0x1ea5080 .concat8 [ 4 4 0 0], LS_0x1ea5080_0_0, LS_0x1ea5080_0_4;
L_0x1ea5440 .part L_0x1ea34e0, 7, 1;
L_0x1ea5630 .part v0x1d6daa0_0, 7, 1;
S_0x1d4d950 .scope generate, "and_slces[0]" "and_slces[0]" 4 54, 4 54 0, S_0x1d4d710;
 .timescale -9 -12;
P_0x1d4db60 .param/l "i" 0 4 54, +C4<00>;
L_0x1ea3870/d .functor AND 1, L_0x1ea3980, L_0x1ea3b70, C4<1>, C4<1>;
L_0x1ea3870 .delay 1 (30000,30000,30000) L_0x1ea3870/d;
v0x1d4dc40_0 .net *"_s0", 0 0, L_0x1ea3980;  1 drivers
v0x1d4dd20_0 .net *"_s1", 0 0, L_0x1ea3b70;  1 drivers
S_0x1d4de00 .scope generate, "and_slces[1]" "and_slces[1]" 4 54, 4 54 0, S_0x1d4d710;
 .timescale -9 -12;
P_0x1d4e010 .param/l "i" 0 4 54, +C4<01>;
L_0x1ea3c10/d .functor AND 1, L_0x1ea3cd0, L_0x1ea3e30, C4<1>, C4<1>;
L_0x1ea3c10 .delay 1 (30000,30000,30000) L_0x1ea3c10/d;
v0x1d4e0d0_0 .net *"_s0", 0 0, L_0x1ea3cd0;  1 drivers
v0x1d4e1b0_0 .net *"_s1", 0 0, L_0x1ea3e30;  1 drivers
S_0x1d4e290 .scope generate, "and_slces[2]" "and_slces[2]" 4 54, 4 54 0, S_0x1d4d710;
 .timescale -9 -12;
P_0x1d4e4d0 .param/l "i" 0 4 54, +C4<010>;
L_0x1ea3f20/d .functor AND 1, L_0x1ea3fe0, L_0x1ea4140, C4<1>, C4<1>;
L_0x1ea3f20 .delay 1 (30000,30000,30000) L_0x1ea3f20/d;
v0x1d4e570_0 .net *"_s0", 0 0, L_0x1ea3fe0;  1 drivers
v0x1d4e650_0 .net *"_s1", 0 0, L_0x1ea4140;  1 drivers
S_0x1d4e730 .scope generate, "and_slces[3]" "and_slces[3]" 4 54, 4 54 0, S_0x1d4d710;
 .timescale -9 -12;
P_0x1d4e940 .param/l "i" 0 4 54, +C4<011>;
L_0x1ea4230/d .functor AND 1, L_0x1ea42f0, L_0x1ea4450, C4<1>, C4<1>;
L_0x1ea4230 .delay 1 (30000,30000,30000) L_0x1ea4230/d;
v0x1d4ea00_0 .net *"_s0", 0 0, L_0x1ea42f0;  1 drivers
v0x1d4eae0_0 .net *"_s1", 0 0, L_0x1ea4450;  1 drivers
S_0x1d4ebc0 .scope generate, "and_slces[4]" "and_slces[4]" 4 54, 4 54 0, S_0x1d4d710;
 .timescale -9 -12;
P_0x1d4ee20 .param/l "i" 0 4 54, +C4<0100>;
L_0x1ea4590/d .functor AND 1, L_0x1ea4650, L_0x1ea48c0, C4<1>, C4<1>;
L_0x1ea4590 .delay 1 (30000,30000,30000) L_0x1ea4590/d;
v0x1d4eee0_0 .net *"_s0", 0 0, L_0x1ea4650;  1 drivers
v0x1d4efc0_0 .net *"_s1", 0 0, L_0x1ea48c0;  1 drivers
S_0x1d4f0a0 .scope generate, "and_slces[5]" "and_slces[5]" 4 54, 4 54 0, S_0x1d4d710;
 .timescale -9 -12;
P_0x1d4f2b0 .param/l "i" 0 4 54, +C4<0101>;
L_0x1ea49c0/d .functor AND 1, L_0x1ea4a30, L_0x1ea4b90, C4<1>, C4<1>;
L_0x1ea49c0 .delay 1 (30000,30000,30000) L_0x1ea49c0/d;
v0x1d4f370_0 .net *"_s0", 0 0, L_0x1ea4a30;  1 drivers
v0x1d4f450_0 .net *"_s1", 0 0, L_0x1ea4b90;  1 drivers
S_0x1d4f530 .scope generate, "and_slces[6]" "and_slces[6]" 4 54, 4 54 0, S_0x1d4d710;
 .timescale -9 -12;
P_0x1d4f740 .param/l "i" 0 4 54, +C4<0110>;
L_0x1ea4cf0/d .functor AND 1, L_0x1ea4db0, L_0x1ea4f10, C4<1>, C4<1>;
L_0x1ea4cf0 .delay 1 (30000,30000,30000) L_0x1ea4cf0/d;
v0x1d4f800_0 .net *"_s0", 0 0, L_0x1ea4db0;  1 drivers
v0x1d4f8e0_0 .net *"_s1", 0 0, L_0x1ea4f10;  1 drivers
S_0x1d4f9c0 .scope generate, "and_slces[7]" "and_slces[7]" 4 54, 4 54 0, S_0x1d4d710;
 .timescale -9 -12;
P_0x1d4fbd0 .param/l "i" 0 4 54, +C4<0111>;
L_0x1ea4c80/d .functor AND 1, L_0x1ea5440, L_0x1ea5630, C4<1>, C4<1>;
L_0x1ea4c80 .delay 1 (30000,30000,30000) L_0x1ea4c80/d;
v0x1d4fc90_0 .net *"_s0", 0 0, L_0x1ea5440;  1 drivers
v0x1d4fd70_0 .net *"_s1", 0 0, L_0x1ea5630;  1 drivers
S_0x1d50930 .scope module, "ors" "or8" 4 72, 4 16 0, S_0x1d4d4c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1ea7080/d .functor OR 1, L_0x1ea7140, L_0x1ea72f0, C4<0>, C4<0>;
L_0x1ea7080 .delay 1 (30000,30000,30000) L_0x1ea7080/d;
v0x1d52480_0 .net *"_s10", 0 0, L_0x1ea7140;  1 drivers
v0x1d52560_0 .net *"_s12", 0 0, L_0x1ea72f0;  1 drivers
v0x1d52640_0 .net "in", 7 0, L_0x1ea5080;  alias, 1 drivers
v0x1d52710_0 .net "ors", 1 0, L_0x1ea6ea0;  1 drivers
v0x1d527d0_0 .net "out", 0 0, L_0x1ea7080;  alias, 1 drivers
L_0x1ea6270 .part L_0x1ea5080, 0, 4;
L_0x1ea6ea0 .concat8 [ 1 1 0 0], L_0x1ea5f60, L_0x1ea6b90;
L_0x1ea6fe0 .part L_0x1ea5080, 4, 4;
L_0x1ea7140 .part L_0x1ea6ea0, 0, 1;
L_0x1ea72f0 .part L_0x1ea6ea0, 1, 1;
S_0x1d50af0 .scope module, "or_1" "or4" 4 18, 4 9 0, S_0x1d50930;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1ea5720/d .functor OR 1, L_0x1ea57e0, L_0x1ea5940, C4<0>, C4<0>;
L_0x1ea5720 .delay 1 (30000,30000,30000) L_0x1ea5720/d;
L_0x1ea5b70/d .functor OR 1, L_0x1ea5c80, L_0x1ea5de0, C4<0>, C4<0>;
L_0x1ea5b70 .delay 1 (30000,30000,30000) L_0x1ea5b70/d;
L_0x1ea5f60/d .functor OR 1, L_0x1ea5fd0, L_0x1ea6180, C4<0>, C4<0>;
L_0x1ea5f60 .delay 1 (30000,30000,30000) L_0x1ea5f60/d;
v0x1d50d40_0 .net *"_s0", 0 0, L_0x1ea5720;  1 drivers
v0x1d50e40_0 .net *"_s10", 0 0, L_0x1ea5c80;  1 drivers
v0x1d50f20_0 .net *"_s12", 0 0, L_0x1ea5de0;  1 drivers
v0x1d50fe0_0 .net *"_s14", 0 0, L_0x1ea5fd0;  1 drivers
v0x1d510c0_0 .net *"_s16", 0 0, L_0x1ea6180;  1 drivers
v0x1d511f0_0 .net *"_s3", 0 0, L_0x1ea57e0;  1 drivers
v0x1d512d0_0 .net *"_s5", 0 0, L_0x1ea5940;  1 drivers
v0x1d513b0_0 .net *"_s6", 0 0, L_0x1ea5b70;  1 drivers
v0x1d51490_0 .net "in", 3 0, L_0x1ea6270;  1 drivers
v0x1d51600_0 .net "ors", 1 0, L_0x1ea5a80;  1 drivers
v0x1d516e0_0 .net "out", 0 0, L_0x1ea5f60;  1 drivers
L_0x1ea57e0 .part L_0x1ea6270, 0, 1;
L_0x1ea5940 .part L_0x1ea6270, 1, 1;
L_0x1ea5a80 .concat8 [ 1 1 0 0], L_0x1ea5720, L_0x1ea5b70;
L_0x1ea5c80 .part L_0x1ea6270, 2, 1;
L_0x1ea5de0 .part L_0x1ea6270, 3, 1;
L_0x1ea5fd0 .part L_0x1ea5a80, 0, 1;
L_0x1ea6180 .part L_0x1ea5a80, 1, 1;
S_0x1d51800 .scope module, "or_2" "or4" 4 19, 4 9 0, S_0x1d50930;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1ea63a0/d .functor OR 1, L_0x1ea6410, L_0x1ea6570, C4<0>, C4<0>;
L_0x1ea63a0 .delay 1 (30000,30000,30000) L_0x1ea63a0/d;
L_0x1ea67a0/d .functor OR 1, L_0x1ea68b0, L_0x1ea6a10, C4<0>, C4<0>;
L_0x1ea67a0 .delay 1 (30000,30000,30000) L_0x1ea67a0/d;
L_0x1ea6b90/d .functor OR 1, L_0x1ea6c00, L_0x1ea6db0, C4<0>, C4<0>;
L_0x1ea6b90 .delay 1 (30000,30000,30000) L_0x1ea6b90/d;
v0x1d519c0_0 .net *"_s0", 0 0, L_0x1ea63a0;  1 drivers
v0x1d51ac0_0 .net *"_s10", 0 0, L_0x1ea68b0;  1 drivers
v0x1d51ba0_0 .net *"_s12", 0 0, L_0x1ea6a10;  1 drivers
v0x1d51c60_0 .net *"_s14", 0 0, L_0x1ea6c00;  1 drivers
v0x1d51d40_0 .net *"_s16", 0 0, L_0x1ea6db0;  1 drivers
v0x1d51e70_0 .net *"_s3", 0 0, L_0x1ea6410;  1 drivers
v0x1d51f50_0 .net *"_s5", 0 0, L_0x1ea6570;  1 drivers
v0x1d52030_0 .net *"_s6", 0 0, L_0x1ea67a0;  1 drivers
v0x1d52110_0 .net "in", 3 0, L_0x1ea6fe0;  1 drivers
v0x1d52280_0 .net "ors", 1 0, L_0x1ea66b0;  1 drivers
v0x1d52360_0 .net "out", 0 0, L_0x1ea6b90;  1 drivers
L_0x1ea6410 .part L_0x1ea6fe0, 0, 1;
L_0x1ea6570 .part L_0x1ea6fe0, 1, 1;
L_0x1ea66b0 .concat8 [ 1 1 0 0], L_0x1ea63a0, L_0x1ea67a0;
L_0x1ea68b0 .part L_0x1ea6fe0, 2, 1;
L_0x1ea6a10 .part L_0x1ea6fe0, 3, 1;
L_0x1ea6c00 .part L_0x1ea66b0, 0, 1;
L_0x1ea6db0 .part L_0x1ea66b0, 1, 1;
S_0x1d52c70 .scope module, "sltGate" "slt" 4 142, 4 101 0, S_0x1d465f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 1 "carryin"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "a_"
    .port_info 4 /INPUT 1 "b"
    .port_info 5 /INPUT 1 "b_"
L_0x1ea2850/d .functor XNOR 1, L_0x1eabda0, L_0x1eab190, C4<0>, C4<0>;
L_0x1ea2850 .delay 1 (20000,20000,20000) L_0x1ea2850/d;
L_0x1ea2ac0/d .functor AND 1, L_0x1eabda0, L_0x1e97580, C4<1>, C4<1>;
L_0x1ea2ac0 .delay 1 (30000,30000,30000) L_0x1ea2ac0/d;
L_0x1ea2b30/d .functor AND 1, L_0x1ea2850, L_0x1eab230, C4<1>, C4<1>;
L_0x1ea2b30 .delay 1 (30000,30000,30000) L_0x1ea2b30/d;
L_0x1ea2c90/d .functor OR 1, L_0x1ea2b30, L_0x1ea2ac0, C4<0>, C4<0>;
L_0x1ea2c90 .delay 1 (30000,30000,30000) L_0x1ea2c90/d;
v0x1d52f20_0 .net "a", 0 0, L_0x1eabda0;  alias, 1 drivers
v0x1d53010_0 .net "a_", 0 0, L_0x1e029c0;  alias, 1 drivers
v0x1d530d0_0 .net "b", 0 0, L_0x1eab190;  alias, 1 drivers
v0x1d531c0_0 .net "b_", 0 0, L_0x1e97580;  alias, 1 drivers
v0x1d53260_0 .net "carryin", 0 0, L_0x1eab230;  alias, 1 drivers
v0x1d533a0_0 .net "eq", 0 0, L_0x1ea2850;  1 drivers
v0x1d53460_0 .net "lt", 0 0, L_0x1ea2ac0;  1 drivers
v0x1d53520_0 .net "out", 0 0, L_0x1ea2c90;  1 drivers
v0x1d535e0_0 .net "w0", 0 0, L_0x1ea2b30;  1 drivers
S_0x1d53830 .scope module, "sub" "fullAdder" 4 140, 4 85 0, S_0x1d465f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
    .port_info 4 /INPUT 1 "carryin"
L_0x1ea2630/d .functor OR 1, L_0x1ea2180, L_0x1d54a90, C4<0>, C4<0>;
L_0x1ea2630 .delay 1 (30000,30000,30000) L_0x1ea2630/d;
v0x1d54620_0 .net "a", 0 0, L_0x1eabda0;  alias, 1 drivers
v0x1d54770_0 .net "b", 0 0, L_0x1e97580;  alias, 1 drivers
v0x1d54830_0 .net "c1", 0 0, L_0x1ea2180;  1 drivers
v0x1d548d0_0 .net "c2", 0 0, L_0x1d54a90;  1 drivers
v0x1d549a0_0 .net "carryin", 0 0, L_0x1eab230;  alias, 1 drivers
v0x1d54b20_0 .net "carryout", 0 0, L_0x1ea2630;  1 drivers
v0x1d54bc0_0 .net "s1", 0 0, L_0x1ea20c0;  1 drivers
v0x1d54c60_0 .net "sum", 0 0, L_0x1ea22e0;  1 drivers
S_0x1d53a80 .scope module, "a1" "halfAdder" 4 96, 4 75 0, S_0x1d53830;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1ea20c0/d .functor XOR 1, L_0x1eabda0, L_0x1e97580, C4<0>, C4<0>;
L_0x1ea20c0 .delay 1 (30000,30000,30000) L_0x1ea20c0/d;
L_0x1ea2180/d .functor AND 1, L_0x1eabda0, L_0x1e97580, C4<1>, C4<1>;
L_0x1ea2180 .delay 1 (30000,30000,30000) L_0x1ea2180/d;
v0x1d53ce0_0 .net "a", 0 0, L_0x1eabda0;  alias, 1 drivers
v0x1d53da0_0 .net "b", 0 0, L_0x1e97580;  alias, 1 drivers
v0x1d53e60_0 .net "carryout", 0 0, L_0x1ea2180;  alias, 1 drivers
v0x1d53f00_0 .net "sum", 0 0, L_0x1ea20c0;  alias, 1 drivers
S_0x1d54030 .scope module, "a2" "halfAdder" 4 97, 4 75 0, S_0x1d53830;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sum"
    .port_info 1 /OUTPUT 1 "carryout"
    .port_info 2 /INPUT 1 "a"
    .port_info 3 /INPUT 1 "b"
L_0x1ea22e0/d .functor XOR 1, L_0x1ea20c0, L_0x1eab230, C4<0>, C4<0>;
L_0x1ea22e0 .delay 1 (30000,30000,30000) L_0x1ea22e0/d;
L_0x1d54a90/d .functor AND 1, L_0x1ea20c0, L_0x1eab230, C4<1>, C4<1>;
L_0x1d54a90 .delay 1 (30000,30000,30000) L_0x1d54a90/d;
v0x1d54290_0 .net "a", 0 0, L_0x1ea20c0;  alias, 1 drivers
v0x1d54360_0 .net "b", 0 0, L_0x1eab230;  alias, 1 drivers
v0x1d54400_0 .net "carryout", 0 0, L_0x1d54a90;  alias, 1 drivers
v0x1d544d0_0 .net "sum", 0 0, L_0x1ea22e0;  alias, 1 drivers
S_0x1d56080 .scope generate, "genblk2" "genblk2" 3 45, 3 45 0, S_0x1d46320;
 .timescale -9 -12;
L_0x7f72592dc2f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7f72592dc340 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x1ea5000/d .functor OR 1, L_0x7f72592dc2f8, L_0x7f72592dc340, C4<0>, C4<0>;
L_0x1ea5000 .delay 1 (30000,30000,30000) L_0x1ea5000/d;
v0x1d56270_0 .net/2u *"_s0", 0 0, L_0x7f72592dc2f8;  1 drivers
v0x1d56350_0 .net/2u *"_s2", 0 0, L_0x7f72592dc340;  1 drivers
S_0x1d56430 .scope module, "resultOr" "or32P" 3 64, 4 60 0, S_0x1a570b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "out"
    .port_info 1 /INPUT 32 "A"
    .port_info 2 /INPUT 32 "B"
v0x1d5f9d0_0 .net "A", 31 0, L_0x1eaaf20;  alias, 1 drivers
v0x1d5fad0_0 .net "B", 31 0, L_0x1eb5ac0;  alias, 1 drivers
v0x1d5fbb0_0 .net *"_s0", 0 0, L_0x1eb7220;  1 drivers
v0x1d5fc70_0 .net *"_s100", 0 0, L_0x1ebc240;  1 drivers
v0x1d5fd50_0 .net *"_s104", 0 0, L_0x1ebc560;  1 drivers
v0x1d5fe80_0 .net *"_s108", 0 0, L_0x1ebc890;  1 drivers
v0x1d5ff60_0 .net *"_s112", 0 0, L_0x1ebcbd0;  1 drivers
v0x1d60040_0 .net *"_s116", 0 0, L_0x1ebced0;  1 drivers
v0x1d60120_0 .net *"_s12", 0 0, L_0x1eb7c20;  1 drivers
v0x1d60290_0 .net *"_s120", 0 0, L_0x1eba2e0;  1 drivers
v0x1d60370_0 .net *"_s124", 0 0, L_0x1ebe820;  1 drivers
v0x1d60450_0 .net *"_s16", 0 0, L_0x1eb7f80;  1 drivers
v0x1d60530_0 .net *"_s20", 0 0, L_0x1eb82f0;  1 drivers
v0x1d60610_0 .net *"_s24", 0 0, L_0x1eb8780;  1 drivers
v0x1d606f0_0 .net *"_s28", 0 0, L_0x1eb8a90;  1 drivers
v0x1d607d0_0 .net *"_s32", 0 0, L_0x1eb8da0;  1 drivers
v0x1d608b0_0 .net *"_s36", 0 0, L_0x1eb78d0;  1 drivers
v0x1d60a60_0 .net *"_s4", 0 0, L_0x1eb7580;  1 drivers
v0x1d60b00_0 .net *"_s40", 0 0, L_0x1eb90b0;  1 drivers
v0x1d60be0_0 .net *"_s44", 0 0, L_0x1eb93f0;  1 drivers
v0x1d60cc0_0 .net *"_s48", 0 0, L_0x1eb9740;  1 drivers
v0x1d60da0_0 .net *"_s52", 0 0, L_0x1eb9aa0;  1 drivers
v0x1d60e80_0 .net *"_s56", 0 0, L_0x1eb9dc0;  1 drivers
v0x1d60f60_0 .net *"_s60", 0 0, L_0x1eba670;  1 drivers
v0x1d61040_0 .net *"_s64", 0 0, L_0x1eba980;  1 drivers
v0x1d61120_0 .net *"_s68", 0 0, L_0x1eb8670;  1 drivers
v0x1d61200_0 .net *"_s72", 0 0, L_0x1ebac90;  1 drivers
v0x1d612e0_0 .net *"_s76", 0 0, L_0x1ebaf90;  1 drivers
v0x1d613c0_0 .net *"_s8", 0 0, L_0x1eb7960;  1 drivers
v0x1d614a0_0 .net *"_s80", 0 0, L_0x1ebb2a0;  1 drivers
v0x1d61580_0 .net *"_s84", 0 0, L_0x1ebb5c0;  1 drivers
v0x1d61660_0 .net *"_s88", 0 0, L_0x1ebb8f0;  1 drivers
v0x1d61740_0 .net *"_s92", 0 0, L_0x1ebbc30;  1 drivers
v0x1d60990_0 .net *"_s96", 0 0, L_0x1ebbf30;  1 drivers
v0x1d61a10_0 .net "out", 31 0, L_0x1eba0f0;  alias, 1 drivers
L_0x1eb7330 .part L_0x1eaaf20, 0, 1;
L_0x1eb7490 .part L_0x1eb5ac0, 0, 1;
L_0x1eb7640 .part L_0x1eaaf20, 1, 1;
L_0x1eb7830 .part L_0x1eb5ac0, 1, 1;
L_0x1eb79d0 .part L_0x1eaaf20, 2, 1;
L_0x1eb7b30 .part L_0x1eb5ac0, 2, 1;
L_0x1eb7ce0 .part L_0x1eaaf20, 3, 1;
L_0x1eb7e40 .part L_0x1eb5ac0, 3, 1;
L_0x1eb8040 .part L_0x1eaaf20, 4, 1;
L_0x1eb81a0 .part L_0x1eb5ac0, 4, 1;
L_0x1eb8360 .part L_0x1eaaf20, 5, 1;
L_0x1eb85d0 .part L_0x1eb5ac0, 5, 1;
L_0x1eb8840 .part L_0x1eaaf20, 6, 1;
L_0x1eb89a0 .part L_0x1eb5ac0, 6, 1;
L_0x1eb8b50 .part L_0x1eaaf20, 7, 1;
L_0x1eb8cb0 .part L_0x1eb5ac0, 7, 1;
L_0x1eb8e60 .part L_0x1eaaf20, 8, 1;
L_0x1eb8fc0 .part L_0x1eb5ac0, 8, 1;
L_0x1eb91a0 .part L_0x1eaaf20, 9, 1;
L_0x1eb9300 .part L_0x1eb5ac0, 9, 1;
L_0x1eb94f0 .part L_0x1eaaf20, 10, 1;
L_0x1eb9650 .part L_0x1eb5ac0, 10, 1;
L_0x1eb9850 .part L_0x1eaaf20, 11, 1;
L_0x1eb99b0 .part L_0x1eb5ac0, 11, 1;
L_0x1eb9b70 .part L_0x1eaaf20, 12, 1;
L_0x1eb9cd0 .part L_0x1eb5ac0, 12, 1;
L_0x1eb9ea0 .part L_0x1eaaf20, 13, 1;
L_0x1eb84c0 .part L_0x1eb5ac0, 13, 1;
L_0x1eba420 .part L_0x1eaaf20, 14, 1;
L_0x1eba580 .part L_0x1eb5ac0, 14, 1;
L_0x1eba730 .part L_0x1eaaf20, 15, 1;
L_0x1eba890 .part L_0x1eb5ac0, 15, 1;
L_0x1ebaa40 .part L_0x1eaaf20, 16, 1;
L_0x1ebaba0 .part L_0x1eb5ac0, 16, 1;
L_0x1ebadb0 .part L_0x1eaaf20, 17, 1;
L_0x1ebaea0 .part L_0x1eb5ac0, 17, 1;
L_0x1ebb0c0 .part L_0x1eaaf20, 18, 1;
L_0x1ebb1b0 .part L_0x1eb5ac0, 18, 1;
L_0x1ebb3e0 .part L_0x1eaaf20, 19, 1;
L_0x1ebb4d0 .part L_0x1eb5ac0, 19, 1;
L_0x1ebb710 .part L_0x1eaaf20, 20, 1;
L_0x1ebb800 .part L_0x1eb5ac0, 20, 1;
L_0x1ebba50 .part L_0x1eaaf20, 21, 1;
L_0x1ebbb40 .part L_0x1eb5ac0, 21, 1;
L_0x1ebbda0 .part L_0x1eaaf20, 22, 1;
L_0x1ebbe40 .part L_0x1eb5ac0, 22, 1;
L_0x1ebc0b0 .part L_0x1eaaf20, 23, 1;
L_0x1ebc150 .part L_0x1eb5ac0, 23, 1;
L_0x1ebc3d0 .part L_0x1eaaf20, 24, 1;
L_0x1ebc470 .part L_0x1eb5ac0, 24, 1;
L_0x1ebc700 .part L_0x1eaaf20, 25, 1;
L_0x1ebc7a0 .part L_0x1eb5ac0, 25, 1;
L_0x1ebca40 .part L_0x1eaaf20, 26, 1;
L_0x1ebcae0 .part L_0x1eb5ac0, 26, 1;
L_0x1ebc9a0 .part L_0x1eaaf20, 27, 1;
L_0x1ebcde0 .part L_0x1eb5ac0, 27, 1;
L_0x1ebcce0 .part L_0x1eaaf20, 28, 1;
L_0x1ebd0f0 .part L_0x1eb5ac0, 28, 1;
L_0x1ebcf90 .part L_0x1eaaf20, 29, 1;
L_0x1eba000 .part L_0x1eb5ac0, 29, 1;
L_0x1ebd1e0 .part L_0x1eaaf20, 30, 1;
L_0x1ebdc30 .part L_0x1eb5ac0, 30, 1;
LS_0x1eba0f0_0_0 .concat8 [ 1 1 1 1], L_0x1eb7220, L_0x1eb7580, L_0x1eb7960, L_0x1eb7c20;
LS_0x1eba0f0_0_4 .concat8 [ 1 1 1 1], L_0x1eb7f80, L_0x1eb82f0, L_0x1eb8780, L_0x1eb8a90;
LS_0x1eba0f0_0_8 .concat8 [ 1 1 1 1], L_0x1eb8da0, L_0x1eb78d0, L_0x1eb90b0, L_0x1eb93f0;
LS_0x1eba0f0_0_12 .concat8 [ 1 1 1 1], L_0x1eb9740, L_0x1eb9aa0, L_0x1eb9dc0, L_0x1eba670;
LS_0x1eba0f0_0_16 .concat8 [ 1 1 1 1], L_0x1eba980, L_0x1eb8670, L_0x1ebac90, L_0x1ebaf90;
LS_0x1eba0f0_0_20 .concat8 [ 1 1 1 1], L_0x1ebb2a0, L_0x1ebb5c0, L_0x1ebb8f0, L_0x1ebbc30;
LS_0x1eba0f0_0_24 .concat8 [ 1 1 1 1], L_0x1ebbf30, L_0x1ebc240, L_0x1ebc560, L_0x1ebc890;
LS_0x1eba0f0_0_28 .concat8 [ 1 1 1 1], L_0x1ebcbd0, L_0x1ebced0, L_0x1eba2e0, L_0x1ebe820;
LS_0x1eba0f0_1_0 .concat8 [ 4 4 4 4], LS_0x1eba0f0_0_0, LS_0x1eba0f0_0_4, LS_0x1eba0f0_0_8, LS_0x1eba0f0_0_12;
LS_0x1eba0f0_1_4 .concat8 [ 4 4 4 4], LS_0x1eba0f0_0_16, LS_0x1eba0f0_0_20, LS_0x1eba0f0_0_24, LS_0x1eba0f0_0_28;
L_0x1eba0f0 .concat8 [ 16 16 0 0], LS_0x1eba0f0_1_0, LS_0x1eba0f0_1_4;
L_0x1ebe930 .part L_0x1eaaf20, 31, 1;
L_0x1ebdcd0 .part L_0x1eb5ac0, 31, 1;
S_0x1d56810 .scope generate, "or_slces[0]" "or_slces[0]" 4 63, 4 63 0, S_0x1d56430;
 .timescale -9 -12;
P_0x1d56990 .param/l "i" 0 4 63, +C4<00>;
L_0x1eb7220/d .functor OR 1, L_0x1eb7330, L_0x1eb7490, C4<0>, C4<0>;
L_0x1eb7220 .delay 1 (30000,30000,30000) L_0x1eb7220/d;
v0x1d56a70_0 .net *"_s0", 0 0, L_0x1eb7330;  1 drivers
v0x1d56b50_0 .net *"_s1", 0 0, L_0x1eb7490;  1 drivers
S_0x1d56c30 .scope generate, "or_slces[1]" "or_slces[1]" 4 63, 4 63 0, S_0x1d56430;
 .timescale -9 -12;
P_0x1d56e40 .param/l "i" 0 4 63, +C4<01>;
L_0x1eb7580/d .functor OR 1, L_0x1eb7640, L_0x1eb7830, C4<0>, C4<0>;
L_0x1eb7580 .delay 1 (30000,30000,30000) L_0x1eb7580/d;
v0x1d56f00_0 .net *"_s0", 0 0, L_0x1eb7640;  1 drivers
v0x1d56fe0_0 .net *"_s1", 0 0, L_0x1eb7830;  1 drivers
S_0x1d57080 .scope generate, "or_slces[2]" "or_slces[2]" 4 63, 4 63 0, S_0x1d56430;
 .timescale -9 -12;
P_0x1d57250 .param/l "i" 0 4 63, +C4<010>;
L_0x1eb7960/d .functor OR 1, L_0x1eb79d0, L_0x1eb7b30, C4<0>, C4<0>;
L_0x1eb7960 .delay 1 (30000,30000,30000) L_0x1eb7960/d;
v0x1d572f0_0 .net *"_s0", 0 0, L_0x1eb79d0;  1 drivers
v0x1d57390_0 .net *"_s1", 0 0, L_0x1eb7b30;  1 drivers
S_0x1d57470 .scope generate, "or_slces[3]" "or_slces[3]" 4 63, 4 63 0, S_0x1d56430;
 .timescale -9 -12;
P_0x1d57680 .param/l "i" 0 4 63, +C4<011>;
L_0x1eb7c20/d .functor OR 1, L_0x1eb7ce0, L_0x1eb7e40, C4<0>, C4<0>;
L_0x1eb7c20 .delay 1 (30000,30000,30000) L_0x1eb7c20/d;
v0x1d57740_0 .net *"_s0", 0 0, L_0x1eb7ce0;  1 drivers
v0x1d57820_0 .net *"_s1", 0 0, L_0x1eb7e40;  1 drivers
S_0x1d57900 .scope generate, "or_slces[4]" "or_slces[4]" 4 63, 4 63 0, S_0x1d56430;
 .timescale -9 -12;
P_0x1d57b60 .param/l "i" 0 4 63, +C4<0100>;
L_0x1eb7f80/d .functor OR 1, L_0x1eb8040, L_0x1eb81a0, C4<0>, C4<0>;
L_0x1eb7f80 .delay 1 (30000,30000,30000) L_0x1eb7f80/d;
v0x1d57c20_0 .net *"_s0", 0 0, L_0x1eb8040;  1 drivers
v0x1d57d00_0 .net *"_s1", 0 0, L_0x1eb81a0;  1 drivers
S_0x1d57de0 .scope generate, "or_slces[5]" "or_slces[5]" 4 63, 4 63 0, S_0x1d56430;
 .timescale -9 -12;
P_0x1d57ff0 .param/l "i" 0 4 63, +C4<0101>;
L_0x1eb82f0/d .functor OR 1, L_0x1eb8360, L_0x1eb85d0, C4<0>, C4<0>;
L_0x1eb82f0 .delay 1 (30000,30000,30000) L_0x1eb82f0/d;
v0x1d580b0_0 .net *"_s0", 0 0, L_0x1eb8360;  1 drivers
v0x1d58190_0 .net *"_s1", 0 0, L_0x1eb85d0;  1 drivers
S_0x1d58270 .scope generate, "or_slces[6]" "or_slces[6]" 4 63, 4 63 0, S_0x1d56430;
 .timescale -9 -12;
P_0x1d58480 .param/l "i" 0 4 63, +C4<0110>;
L_0x1eb8780/d .functor OR 1, L_0x1eb8840, L_0x1eb89a0, C4<0>, C4<0>;
L_0x1eb8780 .delay 1 (30000,30000,30000) L_0x1eb8780/d;
v0x1d58540_0 .net *"_s0", 0 0, L_0x1eb8840;  1 drivers
v0x1d58620_0 .net *"_s1", 0 0, L_0x1eb89a0;  1 drivers
S_0x1d58700 .scope generate, "or_slces[7]" "or_slces[7]" 4 63, 4 63 0, S_0x1d56430;
 .timescale -9 -12;
P_0x1d58910 .param/l "i" 0 4 63, +C4<0111>;
L_0x1eb8a90/d .functor OR 1, L_0x1eb8b50, L_0x1eb8cb0, C4<0>, C4<0>;
L_0x1eb8a90 .delay 1 (30000,30000,30000) L_0x1eb8a90/d;
v0x1d589d0_0 .net *"_s0", 0 0, L_0x1eb8b50;  1 drivers
v0x1d58ab0_0 .net *"_s1", 0 0, L_0x1eb8cb0;  1 drivers
S_0x1d58b90 .scope generate, "or_slces[8]" "or_slces[8]" 4 63, 4 63 0, S_0x1d56430;
 .timescale -9 -12;
P_0x1d57b10 .param/l "i" 0 4 63, +C4<01000>;
L_0x1eb8da0/d .functor OR 1, L_0x1eb8e60, L_0x1eb8fc0, C4<0>, C4<0>;
L_0x1eb8da0 .delay 1 (30000,30000,30000) L_0x1eb8da0/d;
v0x1d58ea0_0 .net *"_s0", 0 0, L_0x1eb8e60;  1 drivers
v0x1d58f80_0 .net *"_s1", 0 0, L_0x1eb8fc0;  1 drivers
S_0x1d59060 .scope generate, "or_slces[9]" "or_slces[9]" 4 63, 4 63 0, S_0x1d56430;
 .timescale -9 -12;
P_0x1d59270 .param/l "i" 0 4 63, +C4<01001>;
L_0x1eb78d0/d .functor OR 1, L_0x1eb91a0, L_0x1eb9300, C4<0>, C4<0>;
L_0x1eb78d0 .delay 1 (30000,30000,30000) L_0x1eb78d0/d;
v0x1d59330_0 .net *"_s0", 0 0, L_0x1eb91a0;  1 drivers
v0x1d59410_0 .net *"_s1", 0 0, L_0x1eb9300;  1 drivers
S_0x1d594f0 .scope generate, "or_slces[10]" "or_slces[10]" 4 63, 4 63 0, S_0x1d56430;
 .timescale -9 -12;
P_0x1d59700 .param/l "i" 0 4 63, +C4<01010>;
L_0x1eb90b0/d .functor OR 1, L_0x1eb94f0, L_0x1eb9650, C4<0>, C4<0>;
L_0x1eb90b0 .delay 1 (30000,30000,30000) L_0x1eb90b0/d;
v0x1d597c0_0 .net *"_s0", 0 0, L_0x1eb94f0;  1 drivers
v0x1d598a0_0 .net *"_s1", 0 0, L_0x1eb9650;  1 drivers
S_0x1d59980 .scope generate, "or_slces[11]" "or_slces[11]" 4 63, 4 63 0, S_0x1d56430;
 .timescale -9 -12;
P_0x1d59b90 .param/l "i" 0 4 63, +C4<01011>;
L_0x1eb93f0/d .functor OR 1, L_0x1eb9850, L_0x1eb99b0, C4<0>, C4<0>;
L_0x1eb93f0 .delay 1 (30000,30000,30000) L_0x1eb93f0/d;
v0x1d59c50_0 .net *"_s0", 0 0, L_0x1eb9850;  1 drivers
v0x1d59d30_0 .net *"_s1", 0 0, L_0x1eb99b0;  1 drivers
S_0x1d59e10 .scope generate, "or_slces[12]" "or_slces[12]" 4 63, 4 63 0, S_0x1d56430;
 .timescale -9 -12;
P_0x1d5a020 .param/l "i" 0 4 63, +C4<01100>;
L_0x1eb9740/d .functor OR 1, L_0x1eb9b70, L_0x1eb9cd0, C4<0>, C4<0>;
L_0x1eb9740 .delay 1 (30000,30000,30000) L_0x1eb9740/d;
v0x1d5a0e0_0 .net *"_s0", 0 0, L_0x1eb9b70;  1 drivers
v0x1d5a1c0_0 .net *"_s1", 0 0, L_0x1eb9cd0;  1 drivers
S_0x1d5a2a0 .scope generate, "or_slces[13]" "or_slces[13]" 4 63, 4 63 0, S_0x1d56430;
 .timescale -9 -12;
P_0x1d5a4b0 .param/l "i" 0 4 63, +C4<01101>;
L_0x1eb9aa0/d .functor OR 1, L_0x1eb9ea0, L_0x1eb84c0, C4<0>, C4<0>;
L_0x1eb9aa0 .delay 1 (30000,30000,30000) L_0x1eb9aa0/d;
v0x1d5a570_0 .net *"_s0", 0 0, L_0x1eb9ea0;  1 drivers
v0x1d5a650_0 .net *"_s1", 0 0, L_0x1eb84c0;  1 drivers
S_0x1d5a730 .scope generate, "or_slces[14]" "or_slces[14]" 4 63, 4 63 0, S_0x1d56430;
 .timescale -9 -12;
P_0x1d5a940 .param/l "i" 0 4 63, +C4<01110>;
L_0x1eb9dc0/d .functor OR 1, L_0x1eba420, L_0x1eba580, C4<0>, C4<0>;
L_0x1eb9dc0 .delay 1 (30000,30000,30000) L_0x1eb9dc0/d;
v0x1d5aa00_0 .net *"_s0", 0 0, L_0x1eba420;  1 drivers
v0x1d5aae0_0 .net *"_s1", 0 0, L_0x1eba580;  1 drivers
S_0x1d5abc0 .scope generate, "or_slces[15]" "or_slces[15]" 4 63, 4 63 0, S_0x1d56430;
 .timescale -9 -12;
P_0x1d5add0 .param/l "i" 0 4 63, +C4<01111>;
L_0x1eba670/d .functor OR 1, L_0x1eba730, L_0x1eba890, C4<0>, C4<0>;
L_0x1eba670 .delay 1 (30000,30000,30000) L_0x1eba670/d;
v0x1d5ae90_0 .net *"_s0", 0 0, L_0x1eba730;  1 drivers
v0x1d5af70_0 .net *"_s1", 0 0, L_0x1eba890;  1 drivers
S_0x1d5b050 .scope generate, "or_slces[16]" "or_slces[16]" 4 63, 4 63 0, S_0x1d56430;
 .timescale -9 -12;
P_0x1d58da0 .param/l "i" 0 4 63, +C4<010000>;
L_0x1eba980/d .functor OR 1, L_0x1ebaa40, L_0x1ebaba0, C4<0>, C4<0>;
L_0x1eba980 .delay 1 (30000,30000,30000) L_0x1eba980/d;
v0x1d5b3c0_0 .net *"_s0", 0 0, L_0x1ebaa40;  1 drivers
v0x1d5b480_0 .net *"_s1", 0 0, L_0x1ebaba0;  1 drivers
S_0x1d5b560 .scope generate, "or_slces[17]" "or_slces[17]" 4 63, 4 63 0, S_0x1d56430;
 .timescale -9 -12;
P_0x1d5b770 .param/l "i" 0 4 63, +C4<010001>;
L_0x1eb8670/d .functor OR 1, L_0x1ebadb0, L_0x1ebaea0, C4<0>, C4<0>;
L_0x1eb8670 .delay 1 (30000,30000,30000) L_0x1eb8670/d;
v0x1d5b830_0 .net *"_s0", 0 0, L_0x1ebadb0;  1 drivers
v0x1d5b910_0 .net *"_s1", 0 0, L_0x1ebaea0;  1 drivers
S_0x1d5b9f0 .scope generate, "or_slces[18]" "or_slces[18]" 4 63, 4 63 0, S_0x1d56430;
 .timescale -9 -12;
P_0x1d5bc00 .param/l "i" 0 4 63, +C4<010010>;
L_0x1ebac90/d .functor OR 1, L_0x1ebb0c0, L_0x1ebb1b0, C4<0>, C4<0>;
L_0x1ebac90 .delay 1 (30000,30000,30000) L_0x1ebac90/d;
v0x1d5bcc0_0 .net *"_s0", 0 0, L_0x1ebb0c0;  1 drivers
v0x1d5bda0_0 .net *"_s1", 0 0, L_0x1ebb1b0;  1 drivers
S_0x1d5be80 .scope generate, "or_slces[19]" "or_slces[19]" 4 63, 4 63 0, S_0x1d56430;
 .timescale -9 -12;
P_0x1d5c090 .param/l "i" 0 4 63, +C4<010011>;
L_0x1ebaf90/d .functor OR 1, L_0x1ebb3e0, L_0x1ebb4d0, C4<0>, C4<0>;
L_0x1ebaf90 .delay 1 (30000,30000,30000) L_0x1ebaf90/d;
v0x1d5c150_0 .net *"_s0", 0 0, L_0x1ebb3e0;  1 drivers
v0x1d5c230_0 .net *"_s1", 0 0, L_0x1ebb4d0;  1 drivers
S_0x1d5c310 .scope generate, "or_slces[20]" "or_slces[20]" 4 63, 4 63 0, S_0x1d56430;
 .timescale -9 -12;
P_0x1d5c520 .param/l "i" 0 4 63, +C4<010100>;
L_0x1ebb2a0/d .functor OR 1, L_0x1ebb710, L_0x1ebb800, C4<0>, C4<0>;
L_0x1ebb2a0 .delay 1 (30000,30000,30000) L_0x1ebb2a0/d;
v0x1d5c5e0_0 .net *"_s0", 0 0, L_0x1ebb710;  1 drivers
v0x1d5c6c0_0 .net *"_s1", 0 0, L_0x1ebb800;  1 drivers
S_0x1d5c7a0 .scope generate, "or_slces[21]" "or_slces[21]" 4 63, 4 63 0, S_0x1d56430;
 .timescale -9 -12;
P_0x1d5c9b0 .param/l "i" 0 4 63, +C4<010101>;
L_0x1ebb5c0/d .functor OR 1, L_0x1ebba50, L_0x1ebbb40, C4<0>, C4<0>;
L_0x1ebb5c0 .delay 1 (30000,30000,30000) L_0x1ebb5c0/d;
v0x1d5ca70_0 .net *"_s0", 0 0, L_0x1ebba50;  1 drivers
v0x1d5cb50_0 .net *"_s1", 0 0, L_0x1ebbb40;  1 drivers
S_0x1d5cc30 .scope generate, "or_slces[22]" "or_slces[22]" 4 63, 4 63 0, S_0x1d56430;
 .timescale -9 -12;
P_0x1d5ce40 .param/l "i" 0 4 63, +C4<010110>;
L_0x1ebb8f0/d .functor OR 1, L_0x1ebbda0, L_0x1ebbe40, C4<0>, C4<0>;
L_0x1ebb8f0 .delay 1 (30000,30000,30000) L_0x1ebb8f0/d;
v0x1d5cf00_0 .net *"_s0", 0 0, L_0x1ebbda0;  1 drivers
v0x1d5cfe0_0 .net *"_s1", 0 0, L_0x1ebbe40;  1 drivers
S_0x1d5d0c0 .scope generate, "or_slces[23]" "or_slces[23]" 4 63, 4 63 0, S_0x1d56430;
 .timescale -9 -12;
P_0x1d5d2d0 .param/l "i" 0 4 63, +C4<010111>;
L_0x1ebbc30/d .functor OR 1, L_0x1ebc0b0, L_0x1ebc150, C4<0>, C4<0>;
L_0x1ebbc30 .delay 1 (30000,30000,30000) L_0x1ebbc30/d;
v0x1d5d390_0 .net *"_s0", 0 0, L_0x1ebc0b0;  1 drivers
v0x1d5d470_0 .net *"_s1", 0 0, L_0x1ebc150;  1 drivers
S_0x1d5d550 .scope generate, "or_slces[24]" "or_slces[24]" 4 63, 4 63 0, S_0x1d56430;
 .timescale -9 -12;
P_0x1d5d760 .param/l "i" 0 4 63, +C4<011000>;
L_0x1ebbf30/d .functor OR 1, L_0x1ebc3d0, L_0x1ebc470, C4<0>, C4<0>;
L_0x1ebbf30 .delay 1 (30000,30000,30000) L_0x1ebbf30/d;
v0x1d5d820_0 .net *"_s0", 0 0, L_0x1ebc3d0;  1 drivers
v0x1d5d900_0 .net *"_s1", 0 0, L_0x1ebc470;  1 drivers
S_0x1d5d9e0 .scope generate, "or_slces[25]" "or_slces[25]" 4 63, 4 63 0, S_0x1d56430;
 .timescale -9 -12;
P_0x1d5dbf0 .param/l "i" 0 4 63, +C4<011001>;
L_0x1ebc240/d .functor OR 1, L_0x1ebc700, L_0x1ebc7a0, C4<0>, C4<0>;
L_0x1ebc240 .delay 1 (30000,30000,30000) L_0x1ebc240/d;
v0x1d5dcb0_0 .net *"_s0", 0 0, L_0x1ebc700;  1 drivers
v0x1d5dd90_0 .net *"_s1", 0 0, L_0x1ebc7a0;  1 drivers
S_0x1d5de70 .scope generate, "or_slces[26]" "or_slces[26]" 4 63, 4 63 0, S_0x1d56430;
 .timescale -9 -12;
P_0x1d5e080 .param/l "i" 0 4 63, +C4<011010>;
L_0x1ebc560/d .functor OR 1, L_0x1ebca40, L_0x1ebcae0, C4<0>, C4<0>;
L_0x1ebc560 .delay 1 (30000,30000,30000) L_0x1ebc560/d;
v0x1d5e140_0 .net *"_s0", 0 0, L_0x1ebca40;  1 drivers
v0x1d5e220_0 .net *"_s1", 0 0, L_0x1ebcae0;  1 drivers
S_0x1d5e300 .scope generate, "or_slces[27]" "or_slces[27]" 4 63, 4 63 0, S_0x1d56430;
 .timescale -9 -12;
P_0x1d5e510 .param/l "i" 0 4 63, +C4<011011>;
L_0x1ebc890/d .functor OR 1, L_0x1ebc9a0, L_0x1ebcde0, C4<0>, C4<0>;
L_0x1ebc890 .delay 1 (30000,30000,30000) L_0x1ebc890/d;
v0x1d5e5d0_0 .net *"_s0", 0 0, L_0x1ebc9a0;  1 drivers
v0x1d5e6b0_0 .net *"_s1", 0 0, L_0x1ebcde0;  1 drivers
S_0x1d5e790 .scope generate, "or_slces[28]" "or_slces[28]" 4 63, 4 63 0, S_0x1d56430;
 .timescale -9 -12;
P_0x1d5e9a0 .param/l "i" 0 4 63, +C4<011100>;
L_0x1ebcbd0/d .functor OR 1, L_0x1ebcce0, L_0x1ebd0f0, C4<0>, C4<0>;
L_0x1ebcbd0 .delay 1 (30000,30000,30000) L_0x1ebcbd0/d;
v0x1d5ea60_0 .net *"_s0", 0 0, L_0x1ebcce0;  1 drivers
v0x1d5eb40_0 .net *"_s1", 0 0, L_0x1ebd0f0;  1 drivers
S_0x1d5ec20 .scope generate, "or_slces[29]" "or_slces[29]" 4 63, 4 63 0, S_0x1d56430;
 .timescale -9 -12;
P_0x1d5ee30 .param/l "i" 0 4 63, +C4<011101>;
L_0x1ebced0/d .functor OR 1, L_0x1ebcf90, L_0x1eba000, C4<0>, C4<0>;
L_0x1ebced0 .delay 1 (30000,30000,30000) L_0x1ebced0/d;
v0x1d5eef0_0 .net *"_s0", 0 0, L_0x1ebcf90;  1 drivers
v0x1d5efd0_0 .net *"_s1", 0 0, L_0x1eba000;  1 drivers
S_0x1d5f0b0 .scope generate, "or_slces[30]" "or_slces[30]" 4 63, 4 63 0, S_0x1d56430;
 .timescale -9 -12;
P_0x1d5f2c0 .param/l "i" 0 4 63, +C4<011110>;
L_0x1eba2e0/d .functor OR 1, L_0x1ebd1e0, L_0x1ebdc30, C4<0>, C4<0>;
L_0x1eba2e0 .delay 1 (30000,30000,30000) L_0x1eba2e0/d;
v0x1d5f380_0 .net *"_s0", 0 0, L_0x1ebd1e0;  1 drivers
v0x1d5f460_0 .net *"_s1", 0 0, L_0x1ebdc30;  1 drivers
S_0x1d5f540 .scope generate, "or_slces[31]" "or_slces[31]" 4 63, 4 63 0, S_0x1d56430;
 .timescale -9 -12;
P_0x1d5f750 .param/l "i" 0 4 63, +C4<011111>;
L_0x1ebe820/d .functor OR 1, L_0x1ebe930, L_0x1ebdcd0, C4<0>, C4<0>;
L_0x1ebe820 .delay 1 (30000,30000,30000) L_0x1ebe820/d;
v0x1d5f810_0 .net *"_s0", 0 0, L_0x1ebe930;  1 drivers
v0x1d5f8f0_0 .net *"_s1", 0 0, L_0x1ebdcd0;  1 drivers
S_0x1d61b70 .scope module, "zeroout" "and32" 3 55, 4 44 0, S_0x1a570b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 32 "in"
L_0x1eb5590/d .functor AND 1, L_0x1eb5600, L_0x1eb57b0, C4<1>, C4<1>;
L_0x1eb5590 .delay 1 (30000,30000,30000) L_0x1eb5590/d;
v0x1d6ac30_0 .net *"_s10", 0 0, L_0x1eb5600;  1 drivers
v0x1d6ad10_0 .net *"_s12", 0 0, L_0x1eb57b0;  1 drivers
v0x1d6adf0_0 .net "ands", 1 0, L_0x1eb5320;  1 drivers
v0x1d6aeb0_0 .net "in", 31 0, L_0x1e026d0;  alias, 1 drivers
v0x1d6af90_0 .net "out", 0 0, L_0x1eb5590;  alias, 1 drivers
L_0x1eb12b0 .part L_0x1e026d0, 0, 16;
L_0x1eb5320 .concat8 [ 1 1 0 0], L_0x1eb0f50, L_0x1eb4fc0;
L_0x1eb5460 .part L_0x1e026d0, 16, 16;
L_0x1eb5600 .part L_0x1eb5320, 0, 1;
L_0x1eb57b0 .part L_0x1eb5320, 1, 1;
S_0x1d61d30 .scope module, "and_1" "and16" 4 46, 4 37 0, S_0x1d61b70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 16 "in"
L_0x1eb0f50/d .functor AND 1, L_0x1eb1010, L_0x1eb11c0, C4<1>, C4<1>;
L_0x1eb0f50 .delay 1 (30000,30000,30000) L_0x1eb0f50/d;
v0x1d66000_0 .net *"_s10", 0 0, L_0x1eb1010;  1 drivers
v0x1d660e0_0 .net *"_s12", 0 0, L_0x1eb11c0;  1 drivers
v0x1d661c0_0 .net "ands", 1 0, L_0x1eb0d20;  1 drivers
v0x1d66280_0 .net "in", 15 0, L_0x1eb12b0;  1 drivers
v0x1d66360_0 .net "out", 0 0, L_0x1eb0f50;  1 drivers
L_0x1eaefb0 .part L_0x1eb12b0, 0, 8;
L_0x1eb0d20 .concat8 [ 1 1 0 0], L_0x1eaec50, L_0x1eb09c0;
L_0x1eb0e60 .part L_0x1eb12b0, 8, 8;
L_0x1eb1010 .part L_0x1eb0d20, 0, 1;
L_0x1eb11c0 .part L_0x1eb0d20, 1, 1;
S_0x1d61f80 .scope module, "and_1" "and8" 4 39, 4 30 0, S_0x1d61d30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1eaec50/d .functor AND 1, L_0x1eaed10, L_0x1eaeec0, C4<1>, C4<1>;
L_0x1eaec50 .delay 1 (30000,30000,30000) L_0x1eaec50/d;
v0x1d63b60_0 .net *"_s10", 0 0, L_0x1eaed10;  1 drivers
v0x1d63c40_0 .net *"_s12", 0 0, L_0x1eaeec0;  1 drivers
v0x1d63d20_0 .net "ands", 1 0, L_0x1eaea20;  1 drivers
v0x1d63de0_0 .net "in", 7 0, L_0x1eaefb0;  1 drivers
v0x1d63ec0_0 .net "out", 0 0, L_0x1eaec50;  1 drivers
L_0x1eae0d0 .part L_0x1eaefb0, 0, 4;
L_0x1eaea20 .concat8 [ 1 1 0 0], L_0x1eadf20, L_0x1eae710;
L_0x1eaeb60 .part L_0x1eaefb0, 4, 4;
L_0x1eaed10 .part L_0x1eaea20, 0, 1;
L_0x1eaeec0 .part L_0x1eaea20, 1, 1;
S_0x1d621d0 .scope module, "and_1" "and4" 4 32, 4 23 0, S_0x1d61f80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1eac7b0/d .functor AND 1, L_0x1eadb00, L_0x1eadba0, C4<1>, C4<1>;
L_0x1eac7b0 .delay 1 (30000,30000,30000) L_0x1eac7b0/d;
L_0x1eadce0/d .functor AND 1, L_0x1eadd50, L_0x1eaddf0, C4<1>, C4<1>;
L_0x1eadce0 .delay 1 (30000,30000,30000) L_0x1eadce0/d;
L_0x1eadf20/d .functor AND 1, L_0x1eadf90, L_0x1eae030, C4<1>, C4<1>;
L_0x1eadf20 .delay 1 (30000,30000,30000) L_0x1eadf20/d;
v0x1d62420_0 .net *"_s0", 0 0, L_0x1eac7b0;  1 drivers
v0x1d62520_0 .net *"_s10", 0 0, L_0x1eadd50;  1 drivers
v0x1d62600_0 .net *"_s12", 0 0, L_0x1eaddf0;  1 drivers
v0x1d626c0_0 .net *"_s14", 0 0, L_0x1eadf90;  1 drivers
v0x1d627a0_0 .net *"_s16", 0 0, L_0x1eae030;  1 drivers
v0x1d628d0_0 .net *"_s3", 0 0, L_0x1eadb00;  1 drivers
v0x1d629b0_0 .net *"_s5", 0 0, L_0x1eadba0;  1 drivers
v0x1d62a90_0 .net *"_s6", 0 0, L_0x1eadce0;  1 drivers
v0x1d62b70_0 .net "ands", 1 0, L_0x1eadc40;  1 drivers
v0x1d62ce0_0 .net "in", 3 0, L_0x1eae0d0;  1 drivers
v0x1d62dc0_0 .net "out", 0 0, L_0x1eadf20;  1 drivers
L_0x1eadb00 .part L_0x1eae0d0, 0, 1;
L_0x1eadba0 .part L_0x1eae0d0, 1, 1;
L_0x1eadc40 .concat8 [ 1 1 0 0], L_0x1eac7b0, L_0x1eadce0;
L_0x1eadd50 .part L_0x1eae0d0, 2, 1;
L_0x1eaddf0 .part L_0x1eae0d0, 3, 1;
L_0x1eadf90 .part L_0x1eadc40, 0, 1;
L_0x1eae030 .part L_0x1eadc40, 1, 1;
S_0x1d62ee0 .scope module, "and_2" "and4" 4 33, 4 23 0, S_0x1d61f80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1eae170/d .functor AND 1, L_0x1eae1e0, L_0x1eae280, C4<1>, C4<1>;
L_0x1eae170 .delay 1 (30000,30000,30000) L_0x1eae170/d;
L_0x1eae3c0/d .functor AND 1, L_0x1eae430, L_0x1eae590, C4<1>, C4<1>;
L_0x1eae3c0 .delay 1 (30000,30000,30000) L_0x1eae3c0/d;
L_0x1eae710/d .functor AND 1, L_0x1eae780, L_0x1eae930, C4<1>, C4<1>;
L_0x1eae710 .delay 1 (30000,30000,30000) L_0x1eae710/d;
v0x1d630a0_0 .net *"_s0", 0 0, L_0x1eae170;  1 drivers
v0x1d631a0_0 .net *"_s10", 0 0, L_0x1eae430;  1 drivers
v0x1d63280_0 .net *"_s12", 0 0, L_0x1eae590;  1 drivers
v0x1d63340_0 .net *"_s14", 0 0, L_0x1eae780;  1 drivers
v0x1d63420_0 .net *"_s16", 0 0, L_0x1eae930;  1 drivers
v0x1d63550_0 .net *"_s3", 0 0, L_0x1eae1e0;  1 drivers
v0x1d63630_0 .net *"_s5", 0 0, L_0x1eae280;  1 drivers
v0x1d63710_0 .net *"_s6", 0 0, L_0x1eae3c0;  1 drivers
v0x1d637f0_0 .net "ands", 1 0, L_0x1eae320;  1 drivers
v0x1d63960_0 .net "in", 3 0, L_0x1eaeb60;  1 drivers
v0x1d63a40_0 .net "out", 0 0, L_0x1eae710;  1 drivers
L_0x1eae1e0 .part L_0x1eaeb60, 0, 1;
L_0x1eae280 .part L_0x1eaeb60, 1, 1;
L_0x1eae320 .concat8 [ 1 1 0 0], L_0x1eae170, L_0x1eae3c0;
L_0x1eae430 .part L_0x1eaeb60, 2, 1;
L_0x1eae590 .part L_0x1eaeb60, 3, 1;
L_0x1eae780 .part L_0x1eae320, 0, 1;
L_0x1eae930 .part L_0x1eae320, 1, 1;
S_0x1d63fe0 .scope module, "and_2" "and8" 4 40, 4 30 0, S_0x1d61d30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1eb09c0/d .functor AND 1, L_0x1eb0a80, L_0x1eb0c30, C4<1>, C4<1>;
L_0x1eb09c0 .delay 1 (30000,30000,30000) L_0x1eb09c0/d;
v0x1d65b80_0 .net *"_s10", 0 0, L_0x1eb0a80;  1 drivers
v0x1d65c60_0 .net *"_s12", 0 0, L_0x1eb0c30;  1 drivers
v0x1d65d40_0 .net "ands", 1 0, L_0x1eb0790;  1 drivers
v0x1d65e00_0 .net "in", 7 0, L_0x1eb0e60;  1 drivers
v0x1d65ee0_0 .net "out", 0 0, L_0x1eb09c0;  1 drivers
L_0x1eafba0 .part L_0x1eb0e60, 0, 4;
L_0x1eb0790 .concat8 [ 1 1 0 0], L_0x1eaf890, L_0x1eb0480;
L_0x1eb08d0 .part L_0x1eb0e60, 4, 4;
L_0x1eb0a80 .part L_0x1eb0790, 0, 1;
L_0x1eb0c30 .part L_0x1eb0790, 1, 1;
S_0x1d641f0 .scope module, "and_1" "and4" 4 32, 4 23 0, S_0x1d63fe0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1eaf050/d .functor AND 1, L_0x1eaf110, L_0x1eaf270, C4<1>, C4<1>;
L_0x1eaf050 .delay 1 (30000,30000,30000) L_0x1eaf050/d;
L_0x1eaf4a0/d .functor AND 1, L_0x1eaf5b0, L_0x1eaf710, C4<1>, C4<1>;
L_0x1eaf4a0 .delay 1 (30000,30000,30000) L_0x1eaf4a0/d;
L_0x1eaf890/d .functor AND 1, L_0x1eaf900, L_0x1eafab0, C4<1>, C4<1>;
L_0x1eaf890 .delay 1 (30000,30000,30000) L_0x1eaf890/d;
v0x1d64440_0 .net *"_s0", 0 0, L_0x1eaf050;  1 drivers
v0x1d64540_0 .net *"_s10", 0 0, L_0x1eaf5b0;  1 drivers
v0x1d64620_0 .net *"_s12", 0 0, L_0x1eaf710;  1 drivers
v0x1d646e0_0 .net *"_s14", 0 0, L_0x1eaf900;  1 drivers
v0x1d647c0_0 .net *"_s16", 0 0, L_0x1eafab0;  1 drivers
v0x1d648f0_0 .net *"_s3", 0 0, L_0x1eaf110;  1 drivers
v0x1d649d0_0 .net *"_s5", 0 0, L_0x1eaf270;  1 drivers
v0x1d64ab0_0 .net *"_s6", 0 0, L_0x1eaf4a0;  1 drivers
v0x1d64b90_0 .net "ands", 1 0, L_0x1eaf3b0;  1 drivers
v0x1d64d00_0 .net "in", 3 0, L_0x1eafba0;  1 drivers
v0x1d64de0_0 .net "out", 0 0, L_0x1eaf890;  1 drivers
L_0x1eaf110 .part L_0x1eafba0, 0, 1;
L_0x1eaf270 .part L_0x1eafba0, 1, 1;
L_0x1eaf3b0 .concat8 [ 1 1 0 0], L_0x1eaf050, L_0x1eaf4a0;
L_0x1eaf5b0 .part L_0x1eafba0, 2, 1;
L_0x1eaf710 .part L_0x1eafba0, 3, 1;
L_0x1eaf900 .part L_0x1eaf3b0, 0, 1;
L_0x1eafab0 .part L_0x1eaf3b0, 1, 1;
S_0x1d64f00 .scope module, "and_2" "and4" 4 33, 4 23 0, S_0x1d63fe0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1eafc40/d .functor AND 1, L_0x1eafd00, L_0x1eafe60, C4<1>, C4<1>;
L_0x1eafc40 .delay 1 (30000,30000,30000) L_0x1eafc40/d;
L_0x1eb0090/d .functor AND 1, L_0x1eb01a0, L_0x1eb0300, C4<1>, C4<1>;
L_0x1eb0090 .delay 1 (30000,30000,30000) L_0x1eb0090/d;
L_0x1eb0480/d .functor AND 1, L_0x1eb04f0, L_0x1eb06a0, C4<1>, C4<1>;
L_0x1eb0480 .delay 1 (30000,30000,30000) L_0x1eb0480/d;
v0x1d650c0_0 .net *"_s0", 0 0, L_0x1eafc40;  1 drivers
v0x1d651c0_0 .net *"_s10", 0 0, L_0x1eb01a0;  1 drivers
v0x1d652a0_0 .net *"_s12", 0 0, L_0x1eb0300;  1 drivers
v0x1d65360_0 .net *"_s14", 0 0, L_0x1eb04f0;  1 drivers
v0x1d65440_0 .net *"_s16", 0 0, L_0x1eb06a0;  1 drivers
v0x1d65570_0 .net *"_s3", 0 0, L_0x1eafd00;  1 drivers
v0x1d65650_0 .net *"_s5", 0 0, L_0x1eafe60;  1 drivers
v0x1d65730_0 .net *"_s6", 0 0, L_0x1eb0090;  1 drivers
v0x1d65810_0 .net "ands", 1 0, L_0x1eaffa0;  1 drivers
v0x1d65980_0 .net "in", 3 0, L_0x1eb08d0;  1 drivers
v0x1d65a60_0 .net "out", 0 0, L_0x1eb0480;  1 drivers
L_0x1eafd00 .part L_0x1eb08d0, 0, 1;
L_0x1eafe60 .part L_0x1eb08d0, 1, 1;
L_0x1eaffa0 .concat8 [ 1 1 0 0], L_0x1eafc40, L_0x1eb0090;
L_0x1eb01a0 .part L_0x1eb08d0, 2, 1;
L_0x1eb0300 .part L_0x1eb08d0, 3, 1;
L_0x1eb04f0 .part L_0x1eaffa0, 0, 1;
L_0x1eb06a0 .part L_0x1eaffa0, 1, 1;
S_0x1d664d0 .scope module, "and_2" "and16" 4 47, 4 37 0, S_0x1d61b70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 16 "in"
L_0x1eb4fc0/d .functor AND 1, L_0x1eb5080, L_0x1eb5230, C4<1>, C4<1>;
L_0x1eb4fc0 .delay 1 (30000,30000,30000) L_0x1eb4fc0/d;
v0x1d6a760_0 .net *"_s10", 0 0, L_0x1eb5080;  1 drivers
v0x1d6a840_0 .net *"_s12", 0 0, L_0x1eb5230;  1 drivers
v0x1d6a920_0 .net "ands", 1 0, L_0x1eb4d90;  1 drivers
v0x1d6a9e0_0 .net "in", 15 0, L_0x1eb5460;  1 drivers
v0x1d6aac0_0 .net "out", 0 0, L_0x1eb4fc0;  1 drivers
L_0x1eb3020 .part L_0x1eb5460, 0, 8;
L_0x1eb4d90 .concat8 [ 1 1 0 0], L_0x1eb2cc0, L_0x1eb4a30;
L_0x1eb4ed0 .part L_0x1eb5460, 8, 8;
L_0x1eb5080 .part L_0x1eb4d90, 0, 1;
L_0x1eb5230 .part L_0x1eb4d90, 1, 1;
S_0x1d666e0 .scope module, "and_1" "and8" 4 39, 4 30 0, S_0x1d664d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1eb2cc0/d .functor AND 1, L_0x1eb2d80, L_0x1eb2f30, C4<1>, C4<1>;
L_0x1eb2cc0 .delay 1 (30000,30000,30000) L_0x1eb2cc0/d;
v0x1d682c0_0 .net *"_s10", 0 0, L_0x1eb2d80;  1 drivers
v0x1d683a0_0 .net *"_s12", 0 0, L_0x1eb2f30;  1 drivers
v0x1d68480_0 .net "ands", 1 0, L_0x1eb2a90;  1 drivers
v0x1d68540_0 .net "in", 7 0, L_0x1eb3020;  1 drivers
v0x1d68620_0 .net "out", 0 0, L_0x1eb2cc0;  1 drivers
L_0x1eb1ea0 .part L_0x1eb3020, 0, 4;
L_0x1eb2a90 .concat8 [ 1 1 0 0], L_0x1eb1b90, L_0x1eb2780;
L_0x1eb2bd0 .part L_0x1eb3020, 4, 4;
L_0x1eb2d80 .part L_0x1eb2a90, 0, 1;
L_0x1eb2f30 .part L_0x1eb2a90, 1, 1;
S_0x1d66930 .scope module, "and_1" "and4" 4 32, 4 23 0, S_0x1d666e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1eb1350/d .functor AND 1, L_0x1eb1410, L_0x1eb1570, C4<1>, C4<1>;
L_0x1eb1350 .delay 1 (30000,30000,30000) L_0x1eb1350/d;
L_0x1eb17a0/d .functor AND 1, L_0x1eb18b0, L_0x1eb1a10, C4<1>, C4<1>;
L_0x1eb17a0 .delay 1 (30000,30000,30000) L_0x1eb17a0/d;
L_0x1eb1b90/d .functor AND 1, L_0x1eb1c00, L_0x1eb1db0, C4<1>, C4<1>;
L_0x1eb1b90 .delay 1 (30000,30000,30000) L_0x1eb1b90/d;
v0x1d66b80_0 .net *"_s0", 0 0, L_0x1eb1350;  1 drivers
v0x1d66c80_0 .net *"_s10", 0 0, L_0x1eb18b0;  1 drivers
v0x1d66d60_0 .net *"_s12", 0 0, L_0x1eb1a10;  1 drivers
v0x1d66e20_0 .net *"_s14", 0 0, L_0x1eb1c00;  1 drivers
v0x1d66f00_0 .net *"_s16", 0 0, L_0x1eb1db0;  1 drivers
v0x1d67030_0 .net *"_s3", 0 0, L_0x1eb1410;  1 drivers
v0x1d67110_0 .net *"_s5", 0 0, L_0x1eb1570;  1 drivers
v0x1d671f0_0 .net *"_s6", 0 0, L_0x1eb17a0;  1 drivers
v0x1d672d0_0 .net "ands", 1 0, L_0x1eb16b0;  1 drivers
v0x1d67440_0 .net "in", 3 0, L_0x1eb1ea0;  1 drivers
v0x1d67520_0 .net "out", 0 0, L_0x1eb1b90;  1 drivers
L_0x1eb1410 .part L_0x1eb1ea0, 0, 1;
L_0x1eb1570 .part L_0x1eb1ea0, 1, 1;
L_0x1eb16b0 .concat8 [ 1 1 0 0], L_0x1eb1350, L_0x1eb17a0;
L_0x1eb18b0 .part L_0x1eb1ea0, 2, 1;
L_0x1eb1a10 .part L_0x1eb1ea0, 3, 1;
L_0x1eb1c00 .part L_0x1eb16b0, 0, 1;
L_0x1eb1db0 .part L_0x1eb16b0, 1, 1;
S_0x1d67640 .scope module, "and_2" "and4" 4 33, 4 23 0, S_0x1d666e0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1eb1f40/d .functor AND 1, L_0x1eb2000, L_0x1eb2160, C4<1>, C4<1>;
L_0x1eb1f40 .delay 1 (30000,30000,30000) L_0x1eb1f40/d;
L_0x1eb2390/d .functor AND 1, L_0x1eb24a0, L_0x1eb2600, C4<1>, C4<1>;
L_0x1eb2390 .delay 1 (30000,30000,30000) L_0x1eb2390/d;
L_0x1eb2780/d .functor AND 1, L_0x1eb27f0, L_0x1eb29a0, C4<1>, C4<1>;
L_0x1eb2780 .delay 1 (30000,30000,30000) L_0x1eb2780/d;
v0x1d67800_0 .net *"_s0", 0 0, L_0x1eb1f40;  1 drivers
v0x1d67900_0 .net *"_s10", 0 0, L_0x1eb24a0;  1 drivers
v0x1d679e0_0 .net *"_s12", 0 0, L_0x1eb2600;  1 drivers
v0x1d67aa0_0 .net *"_s14", 0 0, L_0x1eb27f0;  1 drivers
v0x1d67b80_0 .net *"_s16", 0 0, L_0x1eb29a0;  1 drivers
v0x1d67cb0_0 .net *"_s3", 0 0, L_0x1eb2000;  1 drivers
v0x1d67d90_0 .net *"_s5", 0 0, L_0x1eb2160;  1 drivers
v0x1d67e70_0 .net *"_s6", 0 0, L_0x1eb2390;  1 drivers
v0x1d67f50_0 .net "ands", 1 0, L_0x1eb22a0;  1 drivers
v0x1d680c0_0 .net "in", 3 0, L_0x1eb2bd0;  1 drivers
v0x1d681a0_0 .net "out", 0 0, L_0x1eb2780;  1 drivers
L_0x1eb2000 .part L_0x1eb2bd0, 0, 1;
L_0x1eb2160 .part L_0x1eb2bd0, 1, 1;
L_0x1eb22a0 .concat8 [ 1 1 0 0], L_0x1eb1f40, L_0x1eb2390;
L_0x1eb24a0 .part L_0x1eb2bd0, 2, 1;
L_0x1eb2600 .part L_0x1eb2bd0, 3, 1;
L_0x1eb27f0 .part L_0x1eb22a0, 0, 1;
L_0x1eb29a0 .part L_0x1eb22a0, 1, 1;
S_0x1d68740 .scope module, "and_2" "and8" 4 40, 4 30 0, S_0x1d664d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 8 "in"
L_0x1eb4a30/d .functor AND 1, L_0x1eb4af0, L_0x1eb4ca0, C4<1>, C4<1>;
L_0x1eb4a30 .delay 1 (30000,30000,30000) L_0x1eb4a30/d;
v0x1d6a2e0_0 .net *"_s10", 0 0, L_0x1eb4af0;  1 drivers
v0x1d6a3c0_0 .net *"_s12", 0 0, L_0x1eb4ca0;  1 drivers
v0x1d6a4a0_0 .net "ands", 1 0, L_0x1eb4800;  1 drivers
v0x1d6a560_0 .net "in", 7 0, L_0x1eb4ed0;  1 drivers
v0x1d6a640_0 .net "out", 0 0, L_0x1eb4a30;  1 drivers
L_0x1eb3c10 .part L_0x1eb4ed0, 0, 4;
L_0x1eb4800 .concat8 [ 1 1 0 0], L_0x1eb3900, L_0x1eb44f0;
L_0x1eb4940 .part L_0x1eb4ed0, 4, 4;
L_0x1eb4af0 .part L_0x1eb4800, 0, 1;
L_0x1eb4ca0 .part L_0x1eb4800, 1, 1;
S_0x1d68950 .scope module, "and_1" "and4" 4 32, 4 23 0, S_0x1d68740;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1eb30c0/d .functor AND 1, L_0x1eb3180, L_0x1eb32e0, C4<1>, C4<1>;
L_0x1eb30c0 .delay 1 (30000,30000,30000) L_0x1eb30c0/d;
L_0x1eb3510/d .functor AND 1, L_0x1eb3620, L_0x1eb3780, C4<1>, C4<1>;
L_0x1eb3510 .delay 1 (30000,30000,30000) L_0x1eb3510/d;
L_0x1eb3900/d .functor AND 1, L_0x1eb3970, L_0x1eb3b20, C4<1>, C4<1>;
L_0x1eb3900 .delay 1 (30000,30000,30000) L_0x1eb3900/d;
v0x1d68ba0_0 .net *"_s0", 0 0, L_0x1eb30c0;  1 drivers
v0x1d68ca0_0 .net *"_s10", 0 0, L_0x1eb3620;  1 drivers
v0x1d68d80_0 .net *"_s12", 0 0, L_0x1eb3780;  1 drivers
v0x1d68e40_0 .net *"_s14", 0 0, L_0x1eb3970;  1 drivers
v0x1d68f20_0 .net *"_s16", 0 0, L_0x1eb3b20;  1 drivers
v0x1d69050_0 .net *"_s3", 0 0, L_0x1eb3180;  1 drivers
v0x1d69130_0 .net *"_s5", 0 0, L_0x1eb32e0;  1 drivers
v0x1d69210_0 .net *"_s6", 0 0, L_0x1eb3510;  1 drivers
v0x1d692f0_0 .net "ands", 1 0, L_0x1eb3420;  1 drivers
v0x1d69460_0 .net "in", 3 0, L_0x1eb3c10;  1 drivers
v0x1d69540_0 .net "out", 0 0, L_0x1eb3900;  1 drivers
L_0x1eb3180 .part L_0x1eb3c10, 0, 1;
L_0x1eb32e0 .part L_0x1eb3c10, 1, 1;
L_0x1eb3420 .concat8 [ 1 1 0 0], L_0x1eb30c0, L_0x1eb3510;
L_0x1eb3620 .part L_0x1eb3c10, 2, 1;
L_0x1eb3780 .part L_0x1eb3c10, 3, 1;
L_0x1eb3970 .part L_0x1eb3420, 0, 1;
L_0x1eb3b20 .part L_0x1eb3420, 1, 1;
S_0x1d69660 .scope module, "and_2" "and4" 4 33, 4 23 0, S_0x1d68740;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "out"
    .port_info 1 /INPUT 4 "in"
L_0x1eb3cb0/d .functor AND 1, L_0x1eb3d70, L_0x1eb3ed0, C4<1>, C4<1>;
L_0x1eb3cb0 .delay 1 (30000,30000,30000) L_0x1eb3cb0/d;
L_0x1eb4100/d .functor AND 1, L_0x1eb4210, L_0x1eb4370, C4<1>, C4<1>;
L_0x1eb4100 .delay 1 (30000,30000,30000) L_0x1eb4100/d;
L_0x1eb44f0/d .functor AND 1, L_0x1eb4560, L_0x1eb4710, C4<1>, C4<1>;
L_0x1eb44f0 .delay 1 (30000,30000,30000) L_0x1eb44f0/d;
v0x1d69820_0 .net *"_s0", 0 0, L_0x1eb3cb0;  1 drivers
v0x1d69920_0 .net *"_s10", 0 0, L_0x1eb4210;  1 drivers
v0x1d69a00_0 .net *"_s12", 0 0, L_0x1eb4370;  1 drivers
v0x1d69ac0_0 .net *"_s14", 0 0, L_0x1eb4560;  1 drivers
v0x1d69ba0_0 .net *"_s16", 0 0, L_0x1eb4710;  1 drivers
v0x1d69cd0_0 .net *"_s3", 0 0, L_0x1eb3d70;  1 drivers
v0x1d69db0_0 .net *"_s5", 0 0, L_0x1eb3ed0;  1 drivers
v0x1d69e90_0 .net *"_s6", 0 0, L_0x1eb4100;  1 drivers
v0x1d69f70_0 .net "ands", 1 0, L_0x1eb4010;  1 drivers
v0x1d6a0e0_0 .net "in", 3 0, L_0x1eb4940;  1 drivers
v0x1d6a1c0_0 .net "out", 0 0, L_0x1eb44f0;  1 drivers
L_0x1eb3d70 .part L_0x1eb4940, 0, 1;
L_0x1eb3ed0 .part L_0x1eb4940, 1, 1;
L_0x1eb4010 .concat8 [ 1 1 0 0], L_0x1eb3cb0, L_0x1eb4100;
L_0x1eb4210 .part L_0x1eb4940, 2, 1;
L_0x1eb4370 .part L_0x1eb4940, 3, 1;
L_0x1eb4560 .part L_0x1eb4010, 0, 1;
L_0x1eb4710 .part L_0x1eb4010, 1, 1;
    .scope S_0x1a570b0;
T_0 ;
    %wait E_0x1b385b0;
    %load/vec4 v0x1d6d9c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %jmp T_0.8;
T_0.0 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x1d6daa0_0, 0, 8;
    %jmp T_0.8;
T_0.1 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x1d6daa0_0, 0, 8;
    %jmp T_0.8;
T_0.2 ;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x1d6daa0_0, 0, 8;
    %jmp T_0.8;
T_0.3 ;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x1d6daa0_0, 0, 8;
    %jmp T_0.8;
T_0.4 ;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x1d6daa0_0, 0, 8;
    %jmp T_0.8;
T_0.5 ;
    %pushi/vec4 32, 0, 8;
    %store/vec4 v0x1d6daa0_0, 0, 8;
    %jmp T_0.8;
T_0.6 ;
    %pushi/vec4 64, 0, 8;
    %store/vec4 v0x1d6daa0_0, 0, 8;
    %jmp T_0.8;
T_0.7 ;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x1d6daa0_0, 0, 8;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x17c4680;
T_1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1d6e8a0_0, 0, 3;
    %pushi/vec4 4294967292, 0, 32;
    %store/vec4 v0x1d6e5c0_0, 0, 32;
    %pushi/vec4 4294967292, 0, 32;
    %store/vec4 v0x1d6e6d0_0, 0, 32;
    %delay 1410065408, 2;
    %vpi_call 2 19 "$display", "%d %d %d", v0x1d6e5c0_0, v0x1d6e6d0_0, v0x1d6ea10_0 {0 0 0};
    %pushi/vec4 4294967293, 0, 32;
    %store/vec4 v0x1d6e5c0_0, 0, 32;
    %pushi/vec4 4294967292, 0, 32;
    %store/vec4 v0x1d6e6d0_0, 0, 32;
    %delay 1410065408, 2;
    %vpi_call 2 22 "$display", "%d %d %d", v0x1d6e5c0_0, v0x1d6e6d0_0, v0x1d6ea10_0 {0 0 0};
    %pushi/vec4 4294967292, 0, 32;
    %store/vec4 v0x1d6e5c0_0, 0, 32;
    %pushi/vec4 4294967293, 0, 32;
    %store/vec4 v0x1d6e6d0_0, 0, 32;
    %delay 1410065408, 2;
    %vpi_call 2 25 "$display", "%d %d %d", v0x1d6e5c0_0, v0x1d6e6d0_0, v0x1d6ea10_0 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x1d6e5c0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x1d6e6d0_0, 0, 32;
    %delay 1410065408, 2;
    %vpi_call 2 28 "$display", "%d %d %d", v0x1d6e5c0_0, v0x1d6e6d0_0, v0x1d6ea10_0 {0 0 0};
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x1d6e5c0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x1d6e6d0_0, 0, 32;
    %delay 1410065408, 2;
    %vpi_call 2 31 "$display", "%d %d %d", v0x1d6e5c0_0, v0x1d6e6d0_0, v0x1d6ea10_0 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x1d6e5c0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x1d6e6d0_0, 0, 32;
    %delay 1410065408, 2;
    %vpi_call 2 34 "$display", "%d %d %d", v0x1d6e5c0_0, v0x1d6e6d0_0, v0x1d6ea10_0 {0 0 0};
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x1d6e5c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d6e6d0_0, 0, 32;
    %delay 1410065408, 2;
    %vpi_call 2 37 "$display", "%d %d %d", v0x1d6e5c0_0, v0x1d6e6d0_0, v0x1d6ea10_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d6e5c0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x1d6e6d0_0, 0, 32;
    %delay 1410065408, 2;
    %vpi_call 2 40 "$display", "%d %d %d", v0x1d6e5c0_0, v0x1d6e6d0_0, v0x1d6ea10_0 {0 0 0};
    %pushi/vec4 4294967293, 0, 32;
    %store/vec4 v0x1d6e5c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d6e6d0_0, 0, 32;
    %delay 1410065408, 2;
    %vpi_call 2 43 "$display", "%d %d %d", v0x1d6e5c0_0, v0x1d6e6d0_0, v0x1d6ea10_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d6e5c0_0, 0, 32;
    %pushi/vec4 4294967293, 0, 32;
    %store/vec4 v0x1d6e6d0_0, 0, 32;
    %delay 1410065408, 2;
    %vpi_call 2 46 "$display", "%d %d %d", v0x1d6e5c0_0, v0x1d6e6d0_0, v0x1d6ea10_0 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x1d6e5c0_0, 0, 32;
    %pushi/vec4 4294967293, 0, 32;
    %store/vec4 v0x1d6e6d0_0, 0, 32;
    %delay 1410065408, 2;
    %vpi_call 2 49 "$display", "%d %d %d", v0x1d6e5c0_0, v0x1d6e6d0_0, v0x1d6ea10_0 {0 0 0};
    %pushi/vec4 4294967292, 0, 32;
    %store/vec4 v0x1d6e5c0_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x1d6e6d0_0, 0, 32;
    %delay 1410065408, 2;
    %vpi_call 2 52 "$display", "%d %d %d", v0x1d6e5c0_0, v0x1d6e6d0_0, v0x1d6ea10_0 {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "alu.t.v";
    "./alu.v";
    "./alu1.v";
