{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695749544119 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695749544119 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 26 23:02:24 2023 " "Processing started: Tue Sep 26 23:02:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695749544119 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1695749544119 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off midsem_2022 -c DUT --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off midsem_2022 -c DUT --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1695749544119 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1695749544525 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1695749544525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_adder-Struct " "Found design unit 1: Full_adder-Struct" {  } { { "Full_adder.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Full_adder.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553185 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_adder " "Found entity 1: Full_adder" {  } { { "Full_adder.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Full_adder.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1695749553185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4-bit_adder-subtractor.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file 4-bit_adder-subtractor.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fourbit_AdderSubtractor-Struct " "Found design unit 1: Fourbit_AdderSubtractor-Struct" {  } { { "4-bit_Adder-Subtractor.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/4-bit_Adder-Subtractor.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553185 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fourbit_AdderSubtractor " "Found entity 1: Fourbit_AdderSubtractor" {  } { { "4-bit_Adder-Subtractor.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/4-bit_Adder-Subtractor.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1695749553185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-Struct " "Found design unit 1: TopLevel-Struct" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/TopLevel.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553185 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/TopLevel.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1695749553185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553197 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1695749553197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 41 20 " "Found 41 design units, including 20 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 110 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 AND_3-Equations " "Found design unit 4: AND_3-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 121 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 AND_4-Equations " "Found design unit 5: AND_4-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 132 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NAND_2-Equations " "Found design unit 6: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 143 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 NAND_3-Equations " "Found design unit 7: NAND_3-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 154 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 NAND_4-Equations " "Found design unit 8: NAND_4-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 165 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 OR_2-Equations " "Found design unit 9: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 176 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 OR_3-Equations " "Found design unit 10: OR_3-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 187 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 OR_4-Equations " "Found design unit 11: OR_4-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 198 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 NOR_2-Equations " "Found design unit 12: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 209 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 NOR_3-Equations " "Found design unit 13: NOR_3-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 220 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 NOR_4-Equations " "Found design unit 14: NOR_4-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 232 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 XOR_2-Equations " "Found design unit 15: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 244 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 XOR_3-Equations " "Found design unit 16: XOR_3-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 255 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 XOR_4-Equations " "Found design unit 17: XOR_4-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 266 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 XNOR_2-Equations " "Found design unit 18: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 277 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 XNOR_3-Equations " "Found design unit 19: XNOR_3-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 288 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 XNOR_4-Equations " "Found design unit 20: XNOR_4-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 299 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 HALF_ADDER-Equations " "Found design unit 21: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 310 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_ENTITY_NAME" "3 AND_3 " "Found entity 3: AND_3" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_ENTITY_NAME" "4 AND_4 " "Found entity 4: AND_4" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_ENTITY_NAME" "5 NAND_2 " "Found entity 5: NAND_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_ENTITY_NAME" "6 NAND_3 " "Found entity 6: NAND_3" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_ENTITY_NAME" "7 NAND_4 " "Found entity 7: NAND_4" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_ENTITY_NAME" "8 OR_2 " "Found entity 8: OR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 172 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_ENTITY_NAME" "9 OR_3 " "Found entity 9: OR_3" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_ENTITY_NAME" "10 OR_4 " "Found entity 10: OR_4" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_ENTITY_NAME" "11 NOR_2 " "Found entity 11: NOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 205 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_ENTITY_NAME" "12 NOR_3 " "Found entity 12: NOR_3" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 216 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_ENTITY_NAME" "13 NOR_4 " "Found entity 13: NOR_4" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_ENTITY_NAME" "14 XOR_2 " "Found entity 14: XOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_ENTITY_NAME" "15 XOR_3 " "Found entity 15: XOR_3" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_ENTITY_NAME" "16 XOR_4 " "Found entity 16: XOR_4" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_ENTITY_NAME" "17 XNOR_2 " "Found entity 17: XNOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 273 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_ENTITY_NAME" "18 XNOR_3 " "Found entity 18: XNOR_3" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 284 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_ENTITY_NAME" "19 XNOR_4 " "Found entity 19: XNOR_4" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_ENTITY_NAME" "20 HALF_ADDER " "Found entity 20: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 306 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1695749553204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/DUT.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553205 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/DUT.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1695749553205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare_fourbit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file compare_fourbit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compare_fourbit-Struct " "Found design unit 1: compare_fourbit-Struct" {  } { { "compare_fourbit.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/compare_fourbit.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553205 ""} { "Info" "ISGN_ENTITY_NAME" "1 compare_fourbit " "Found entity 1: compare_fourbit" {  } { { "compare_fourbit.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/compare_fourbit.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1695749553205 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1695749553233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare_fourbit compare_fourbit:add_instance " "Elaborating entity \"compare_fourbit\" for hierarchy \"compare_fourbit:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/DUT.vhdl" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1695749553248 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "car compare_fourbit.vhdl(13) " "Verilog HDL or VHDL warning at compare_fourbit.vhdl(13): object \"car\" assigned a value but never read" {  } { { "compare_fourbit.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/compare_fourbit.vhdl" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695749553248 "|DUT|compare_fourbit:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Vbar compare_fourbit.vhdl(13) " "Verilog HDL or VHDL warning at compare_fourbit.vhdl(13): object \"Vbar\" assigned a value but never read" {  } { { "compare_fourbit.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/compare_fourbit.vhdl" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695749553248 "|DUT|compare_fourbit:add_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fourbit_AdderSubtractor compare_fourbit:add_instance\|Fourbit_AdderSubtractor:Subtract " "Elaborating entity \"Fourbit_AdderSubtractor\" for hierarchy \"compare_fourbit:add_instance\|Fourbit_AdderSubtractor:Subtract\"" {  } { { "compare_fourbit.vhdl" "Subtract" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/compare_fourbit.vhdl" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1695749553248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_2 compare_fourbit:add_instance\|Fourbit_AdderSubtractor:Subtract\|XOR_2:XORR1 " "Elaborating entity \"XOR_2\" for hierarchy \"compare_fourbit:add_instance\|Fourbit_AdderSubtractor:Subtract\|XOR_2:XORR1\"" {  } { { "4-bit_Adder-Subtractor.vhdl" "XORR1" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/4-bit_Adder-Subtractor.vhdl" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1695749553253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_adder compare_fourbit:add_instance\|Fourbit_AdderSubtractor:Subtract\|Full_adder:Full_adder_0 " "Elaborating entity \"Full_adder\" for hierarchy \"compare_fourbit:add_instance\|Fourbit_AdderSubtractor:Subtract\|Full_adder:Full_adder_0\"" {  } { { "4-bit_Adder-Subtractor.vhdl" "Full_adder_0" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/4-bit_Adder-Subtractor.vhdl" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1695749553253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 compare_fourbit:add_instance\|Fourbit_AdderSubtractor:Subtract\|Full_adder:Full_adder_0\|AND_2:AND1 " "Elaborating entity \"AND_2\" for hierarchy \"compare_fourbit:add_instance\|Fourbit_AdderSubtractor:Subtract\|Full_adder:Full_adder_0\|AND_2:AND1\"" {  } { { "Full_adder.vhdl" "AND1" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Full_adder.vhdl" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1695749553260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2 compare_fourbit:add_instance\|Fourbit_AdderSubtractor:Subtract\|Full_adder:Full_adder_0\|OR_2:OR1 " "Elaborating entity \"OR_2\" for hierarchy \"compare_fourbit:add_instance\|Fourbit_AdderSubtractor:Subtract\|Full_adder:Full_adder_0\|OR_2:OR1\"" {  } { { "Full_adder.vhdl" "OR1" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Full_adder.vhdl" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1695749553264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INVERTER compare_fourbit:add_instance\|INVERTER:Y3Bar " "Elaborating entity \"INVERTER\" for hierarchy \"compare_fourbit:add_instance\|INVERTER:Y3Bar\"" {  } { { "compare_fourbit.vhdl" "Y3Bar" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/compare_fourbit.vhdl" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1695749553280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_4 compare_fourbit:add_instance\|OR_4:checkEq1 " "Elaborating entity \"OR_4\" for hierarchy \"compare_fourbit:add_instance\|OR_4:checkEq1\"" {  } { { "compare_fourbit.vhdl" "checkEq1" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/compare_fourbit.vhdl" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1695749553280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_3 compare_fourbit:add_instance\|AND_3:checkOvF1 " "Elaborating entity \"AND_3\" for hierarchy \"compare_fourbit:add_instance\|AND_3:checkOvF1\"" {  } { { "compare_fourbit.vhdl" "checkOvF1" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/compare_fourbit.vhdl" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1695749553280 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695749553391 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 26 23:02:33 2023 " "Processing ended: Tue Sep 26 23:02:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695749553391 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695749553391 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695749553391 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1695749553391 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695749544119 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695749544119 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 26 23:02:24 2023 " "Processing started: Tue Sep 26 23:02:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695749544119 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1695749544119 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off midsem_2022 -c DUT --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off midsem_2022 -c DUT --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1695749544119 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1695749544525 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1695749544525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_adder-Struct " "Found design unit 1: Full_adder-Struct" {  } { { "Full_adder.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Full_adder.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553185 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_adder " "Found entity 1: Full_adder" {  } { { "Full_adder.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Full_adder.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1695749553185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4-bit_adder-subtractor.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file 4-bit_adder-subtractor.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fourbit_AdderSubtractor-Struct " "Found design unit 1: Fourbit_AdderSubtractor-Struct" {  } { { "4-bit_Adder-Subtractor.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/4-bit_Adder-Subtractor.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553185 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fourbit_AdderSubtractor " "Found entity 1: Fourbit_AdderSubtractor" {  } { { "4-bit_Adder-Subtractor.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/4-bit_Adder-Subtractor.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1695749553185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-Struct " "Found design unit 1: TopLevel-Struct" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/TopLevel.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553185 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/TopLevel.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1695749553185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553197 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1695749553197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 41 20 " "Found 41 design units, including 20 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 110 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 AND_3-Equations " "Found design unit 4: AND_3-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 121 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 AND_4-Equations " "Found design unit 5: AND_4-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 132 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NAND_2-Equations " "Found design unit 6: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 143 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 NAND_3-Equations " "Found design unit 7: NAND_3-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 154 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 NAND_4-Equations " "Found design unit 8: NAND_4-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 165 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 OR_2-Equations " "Found design unit 9: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 176 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 OR_3-Equations " "Found design unit 10: OR_3-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 187 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 OR_4-Equations " "Found design unit 11: OR_4-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 198 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 NOR_2-Equations " "Found design unit 12: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 209 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 NOR_3-Equations " "Found design unit 13: NOR_3-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 220 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 NOR_4-Equations " "Found design unit 14: NOR_4-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 232 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 XOR_2-Equations " "Found design unit 15: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 244 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 XOR_3-Equations " "Found design unit 16: XOR_3-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 255 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 XOR_4-Equations " "Found design unit 17: XOR_4-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 266 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 XNOR_2-Equations " "Found design unit 18: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 277 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 XNOR_3-Equations " "Found design unit 19: XNOR_3-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 288 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 XNOR_4-Equations " "Found design unit 20: XNOR_4-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 299 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 HALF_ADDER-Equations " "Found design unit 21: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 310 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_ENTITY_NAME" "3 AND_3 " "Found entity 3: AND_3" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_ENTITY_NAME" "4 AND_4 " "Found entity 4: AND_4" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_ENTITY_NAME" "5 NAND_2 " "Found entity 5: NAND_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_ENTITY_NAME" "6 NAND_3 " "Found entity 6: NAND_3" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_ENTITY_NAME" "7 NAND_4 " "Found entity 7: NAND_4" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_ENTITY_NAME" "8 OR_2 " "Found entity 8: OR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 172 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_ENTITY_NAME" "9 OR_3 " "Found entity 9: OR_3" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_ENTITY_NAME" "10 OR_4 " "Found entity 10: OR_4" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_ENTITY_NAME" "11 NOR_2 " "Found entity 11: NOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 205 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_ENTITY_NAME" "12 NOR_3 " "Found entity 12: NOR_3" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 216 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_ENTITY_NAME" "13 NOR_4 " "Found entity 13: NOR_4" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_ENTITY_NAME" "14 XOR_2 " "Found entity 14: XOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_ENTITY_NAME" "15 XOR_3 " "Found entity 15: XOR_3" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_ENTITY_NAME" "16 XOR_4 " "Found entity 16: XOR_4" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_ENTITY_NAME" "17 XNOR_2 " "Found entity 17: XNOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 273 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_ENTITY_NAME" "18 XNOR_3 " "Found entity 18: XNOR_3" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 284 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_ENTITY_NAME" "19 XNOR_4 " "Found entity 19: XNOR_4" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""} { "Info" "ISGN_ENTITY_NAME" "20 HALF_ADDER " "Found entity 20: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Gates.vhdl" 306 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1695749553204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/DUT.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553205 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/DUT.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1695749553205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare_fourbit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file compare_fourbit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compare_fourbit-Struct " "Found design unit 1: compare_fourbit-Struct" {  } { { "compare_fourbit.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/compare_fourbit.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553205 ""} { "Info" "ISGN_ENTITY_NAME" "1 compare_fourbit " "Found entity 1: compare_fourbit" {  } { { "compare_fourbit.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/compare_fourbit.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695749553205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1695749553205 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1695749553233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare_fourbit compare_fourbit:add_instance " "Elaborating entity \"compare_fourbit\" for hierarchy \"compare_fourbit:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/DUT.vhdl" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1695749553248 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "car compare_fourbit.vhdl(13) " "Verilog HDL or VHDL warning at compare_fourbit.vhdl(13): object \"car\" assigned a value but never read" {  } { { "compare_fourbit.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/compare_fourbit.vhdl" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695749553248 "|DUT|compare_fourbit:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Vbar compare_fourbit.vhdl(13) " "Verilog HDL or VHDL warning at compare_fourbit.vhdl(13): object \"Vbar\" assigned a value but never read" {  } { { "compare_fourbit.vhdl" "" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/compare_fourbit.vhdl" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1695749553248 "|DUT|compare_fourbit:add_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fourbit_AdderSubtractor compare_fourbit:add_instance\|Fourbit_AdderSubtractor:Subtract " "Elaborating entity \"Fourbit_AdderSubtractor\" for hierarchy \"compare_fourbit:add_instance\|Fourbit_AdderSubtractor:Subtract\"" {  } { { "compare_fourbit.vhdl" "Subtract" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/compare_fourbit.vhdl" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1695749553248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_2 compare_fourbit:add_instance\|Fourbit_AdderSubtractor:Subtract\|XOR_2:XORR1 " "Elaborating entity \"XOR_2\" for hierarchy \"compare_fourbit:add_instance\|Fourbit_AdderSubtractor:Subtract\|XOR_2:XORR1\"" {  } { { "4-bit_Adder-Subtractor.vhdl" "XORR1" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/4-bit_Adder-Subtractor.vhdl" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1695749553253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_adder compare_fourbit:add_instance\|Fourbit_AdderSubtractor:Subtract\|Full_adder:Full_adder_0 " "Elaborating entity \"Full_adder\" for hierarchy \"compare_fourbit:add_instance\|Fourbit_AdderSubtractor:Subtract\|Full_adder:Full_adder_0\"" {  } { { "4-bit_Adder-Subtractor.vhdl" "Full_adder_0" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/4-bit_Adder-Subtractor.vhdl" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1695749553253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 compare_fourbit:add_instance\|Fourbit_AdderSubtractor:Subtract\|Full_adder:Full_adder_0\|AND_2:AND1 " "Elaborating entity \"AND_2\" for hierarchy \"compare_fourbit:add_instance\|Fourbit_AdderSubtractor:Subtract\|Full_adder:Full_adder_0\|AND_2:AND1\"" {  } { { "Full_adder.vhdl" "AND1" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Full_adder.vhdl" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1695749553260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2 compare_fourbit:add_instance\|Fourbit_AdderSubtractor:Subtract\|Full_adder:Full_adder_0\|OR_2:OR1 " "Elaborating entity \"OR_2\" for hierarchy \"compare_fourbit:add_instance\|Fourbit_AdderSubtractor:Subtract\|Full_adder:Full_adder_0\|OR_2:OR1\"" {  } { { "Full_adder.vhdl" "OR1" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/Full_adder.vhdl" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1695749553264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INVERTER compare_fourbit:add_instance\|INVERTER:Y3Bar " "Elaborating entity \"INVERTER\" for hierarchy \"compare_fourbit:add_instance\|INVERTER:Y3Bar\"" {  } { { "compare_fourbit.vhdl" "Y3Bar" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/compare_fourbit.vhdl" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1695749553280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_4 compare_fourbit:add_instance\|OR_4:checkEq1 " "Elaborating entity \"OR_4\" for hierarchy \"compare_fourbit:add_instance\|OR_4:checkEq1\"" {  } { { "compare_fourbit.vhdl" "checkEq1" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/compare_fourbit.vhdl" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1695749553280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_3 compare_fourbit:add_instance\|AND_3:checkOvF1 " "Elaborating entity \"AND_3\" for hierarchy \"compare_fourbit:add_instance\|AND_3:checkOvF1\"" {  } { { "compare_fourbit.vhdl" "checkOvF1" { Text "C:/Users/ASUS/OneDrive - Indian Institute of Technology Bombay/ACADS/SEMESTER-3/EE-214/PRACTICE/midsem_2022/compare_fourbit.vhdl" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1695749553280 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695749553391 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 26 23:02:33 2023 " "Processing ended: Tue Sep 26 23:02:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695749553391 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695749553391 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695749553391 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1695749553391 ""}
