define: &registers_version 0x00010005

#first define the registers one by one
reg_version: &reg_version
  fpga_access : false
  cpu_access : false
  fields:
    REV_MINOR: "15:0"
    REV_MAJOR: "31:16"
  
reg_compile_time: &reg_compile_time
  fpga_access : false
  cpu_access : false
  fields:
    HOUR: "7:0"
    YEAR: "15:8"
    MONTH: "23:16"
    DAY: "31:24"
  
reg_general_control: &reg_general_control
  fpga_access: false
  cpu_access: true
  fields:
    SW_RESET     : 0
    IO_DEBUG_EN  : 1
    EN_1MS_INTR  : 2
    RLEASE_REGS  : 3
    STOP_LOG_ACK : 4
    ALIVE_ERROR  : 5
    UVP_EN_PH1   : 6
    UVP_EN_PH2   : 7
    UVP_EN_PH3   : 8 
    UVP_EN_DC    : 9 
    FAN_CHECK    : 10
    RELAY_CHECK  : 11
    OVP_IN_EN    : 12
    OVP_OUT_EN   : 13
    UVP_EN       : 14
    OTP_EN       : 15
  used_bits: "15:0"

reg_general_status: &reg_general_status 
  fpga_access: true
  cpu_access: false
  fields:
    REGS_LOCKED: 0
    STOP_LOG   : 1
    LAMP_STATE : "3:2"
    power_on_debaunced : 4
    during_power_down : 5
    power_is_on : 6
  used_bits: "6:0"

reg_psu_control: &reg_psu_control
  fpga_access: false
  cpu_access: true
  fields:
    release_psu: 0
  used_bits: "0"

reg_cpu_status: &reg_cpu_status 
  fpga_access: false
  cpu_access: true
  fields:
    MIU_COM_Status: 0
    Is_Logfile_Running : 1
    Is_Logfile_Erase_In_Process : 2
    ECTCU_INH    : 3
    CCTCU_INH    : 4
  used_bits: "4:0"

reg_d_int: &reg_d_int
  fpga_access: true
  cpu_access: false
  used_bits: "31:0"

reg_d_int: &reg_d8_int
  fpga_access: true
  cpu_access: false
  fields:
    d : "7:0"
  used_bits: "7:0"

reg_t_int: &reg_t_int
  fpga_access: true
  cpu_access: false
  fields:
    T : "7:0"
    VINP : 8
    OTP  : 9
    OCP  : 10
    OVP  : 11
  used_bits: "11:0"

reg_d_int: &reg_d16_int
  fpga_access: true
  cpu_access: false
  fields:
    d : "15:0"
  used_bits: "15:0"

reg_empty: &reg_empty
    cpu_access: false

reg_d: &reg_d
  fpga_access: false
  cpu_access: true
  used_bits: "31:0"
  
reg_io_in: &reg_io_in
  fpga_access: true
  cpu_access: false
  fields:
    POWERON_FPGA    :   0 
    FAN_PG1_FPGA    :   1 
    FAN_HALL1_FPGA  :   2 
    FAN_PG3_FPGA    :   3 
    FAN_HALL3_FPGA  :   4 
    FAN_PG2_FPGA    :   5 
    FAN_HALL2_FPGA  :   6 
    PG_BUCK_FB      :   7 
    PG_PSU_1_FB     :   8 
    PG_PSU_2_FB     :   9 
    PG_PSU_5_FB     :  10 
    PG_PSU_6_FB     :  11 
    PG_PSU_7_FB     :  12 
    PG_PSU_8_FB     :  13 
    PG_PSU_9_FB     :  14 
    PG_PSU_10_FB    :  15 
    lamp_status_fpga:  16 
    PH_A_ON_fpga    :  17 
    PH_B_ON_fpga    :  18 
    PH_C_ON_fpga    :  19
    #range           : "19:0"
  used_bits: "19:0"
  
reg_io_out0: &reg_io_out0
  fpga_access: true
  cpu_access: true
  fields:
    FAN_EN1_FPGA       :  0
    FAN_CTRL1_FPGA     :  1
    P_IN_STATUS_FPGA   :  2
    POD_STATUS_FPGA    :  3
    ECTCU_INH_FPGA     :  4
    P_OUT_STATUS_FPGA  :  5
    CCTCU_INH_FPGA     :  6
    SHUTDOWN_OUT_FPGA  :  7
    RESET_OUT_FPGA     :  8
    SPARE_OUT_FPGA     :  9
    ESHUTDOWN_OUT_FPGA : 10
    #RELAY_1PH_FPGA     : 11
    RELAY_3PH_FPGA     : 12
    FAN_EN3_FPGA       : 13
    FAN_CTRL3_FPGA     : 14
    FAN_EN2_FPGA       : 15
    FAN_CTRL2_FPGA     : 16
    EN_PFC_FB          : 17
    EN_PSU_1_FB        : 18
    EN_PSU_2_FB        : 19
    EN_PSU_5_FB        : 20
    EN_PSU_6_FB        : 21
    EN_PSU_7_FB        : 22
    EN_PSU_8_FB        : 23
    EN_PSU_9_FB        : 24
    EN_PSU_10_FB       : 25 
    #range              : "25:0"
  used_bits: "25:12,10:0"
  
reg_io_out1: &reg_io_out1
  fpga_access: true
  cpu_access: true
  fields:
    RS485_DE_7 : 0
    RS485_DE_8 : 1
    RS485_DE_9 : 2
    RS485_DE_1 : 3
    RS485_DE_2 : 4
    RS485_DE_10 : 5
    RS485_DE_Buck : 6
    RS485_DE_5 : 7
    RS485_DE_6 : 8
    #range      : "8:0"
  used_bits: "8:0"

reg_psu_stat_l: &reg_psu_stat_l
  fpga_access: true
  cpu_access: false
  fields:
    DC_IN_Status                :  0
    AC_IN_Status                :  1
    Power_Out_Status            :  2
    MIU_COM_Status              :  3
    OUT1_OC                     :  4
    OUT2_OC                     :  5
    OUT3_OC                     :  6
    OUT4_OC                     :  7
    OUT5_OC                     :  8
    OUT6_OC                     :  9
    OUT7_OC                     : 10
    OUT8_OC                     : 11
    OUT9_OC                     : 12
    OUT10_OC                    : 13
    DC_IN_OV                    : 14
    AC_IN_PH1_OV                : 15
    AC_IN_PH2_OV                : 16
    AC_IN_PH3_OV                : 17
    OUT1_OV                     : 18
    OUT2_OV                     : 19
    OUT3_OV                     : 20
    OUT4_OV                     : 21
    OUT5_OV                     : 22
    OUT6_OV                     : 23
    OUT7_OV                     : 24
    OUT8_OV                     : 25
    OUT9_OV                     : 26
    OUT10_OV                    : 27
    DC_IN_UV                    : 28
    AC_IN_PH1_UV                : 29
    AC_IN_PH2_UV                : 30
    AC_IN_PH3_UV                : 31
  used_bits: "31:0"

reg_psu_stat_h: &reg_psu_stat_h
  fpga_access: true
  cpu_access: false
  fields:
    AC_IN_PH1_Status            :  0
    AC_IN_PH2_Status            :  1
    AC_IN_PH3_Status            :  2
    AC_IN_Neutral_Status        :  3
    Is_Logfile_Running          :  4
    Is_Logfile_Erase_In_Process :  5
    Fan1_Speed_Status           :  6
    Fan2_Speed_Status           :  7
    Fan3_Speed_Status           :  8
    T1_OVER_TEMP_Status         :  9
    T2_OVER_TEMP_Status         : 10
    T3_OVER_TEMP_Status         : 11
    T4_OVER_TEMP_Status         : 12
    T5_OVER_TEMP_Status         : 13
    T6_OVER_TEMP_Status         : 14
    T7_OVER_TEMP_Status         : 15
    T8_OVER_TEMP_Status         : 16
    T9_OVER_TEMP_Status         : 17
    CC_TCU_Inhibit              : 18
    EC_TCU_Inhibit              : 19
    Reset                       : 20
    Shutdown                    : 21
    Emergency_Shutdown          : 22
    System_Off                  : 23
    ON_OFF_Switch_State         : 24
    Capacitor1_end_of_life      : 25
    Capacitor2_end_of_life      : 26
    Capacitor3_end_of_life      : 27
    Capacitor4_end_of_life      : 28
    Capacitor5_end_of_life      : 29
    Capacitor6_end_of_life      : 30
    Capacitor7_end_of_life      : 31
  used_bits: "31:0"
  
reg_pwm_ctl: &reg_pwm_ctl
  fpga_access: false
  cpu_access: true
  fields:
    PWM1_ACTIVE     : 0
    PWM1_START_HIGH : 1
    PWM2_ACTIVE     : 2
    PWM2_START_HIGH : 3
    PWM3_ACTIVE     : 4
    PWM3_START_HIGH : 5  
  used_bits: "5:0"

reg_uarts_ctl: &reg_uarts_ctl
  fpga_access: false
  cpu_access: true
  fields:
    EN_RANGE    : "8:0" 
    RST         :  9               
    MS1_ERR_CLR : 10              
  used_bits: "10:0"
  init: 0x1FF

reg_uarts_status: &reg_uarts_status
  fpga_access: true
  cpu_access: false
  fields:
    BUSY    : 0 
    MS1_ERR : 1      
  used_bits: "1:0"

reg_uart_d_l: &reg_uart_d_l
  fpga_access: true
  cpu_access: false
  fields:
    TEMP: "7:0"
    VIN_H: "15:12"
    VIN_L: "23:16"
    VOUT_L:  "31:24"
  used_bits: "31:0"

reg_uart_d_h: &reg_uart_d_h
  fpga_access: true
  cpu_access: false
  fields:
    VOUT_H: "3:0"
    IIN_H: "7:4"
    IIN_L: "15:8"
    IOUT:  "27:16"
    VINP: 28
    OTP : 29
    OCP : 30
    OVP : 31
  used_bits: "31:0"

reg_uart_main_l: &reg_uart_main_l
  fpga_access: true
  cpu_access: false
  fields:
    TEMP: "7:0"
    IPHA_H: "15:12"
    IPHA_L: "23:16"
    IPHB_L:  "31:24"
  used_bits: "31:0"

reg_uart_main_h: &reg_uart_main_h
  fpga_access: true
  cpu_access: false
  fields:
    IPHB_H: "3:0"
    IPHC_H: "7:4"
    IPHC_L: "15:8"
    CAP_EOL: 16
    VINP   : 20
    OTP    : 21
    OCP    : 22
    OVP    : 23
  used_bits: "23:0"

reg_spis_ctl: &reg_spis_ctl
  fpga_access: false
  cpu_access: true
  fields:
    EN_RANGE      : "2:0" 
    RST           : 3               
    US100_ERR_CLR : 4
    Z_CROSS_ERR_CLR : 5
  used_bits: "5:0"
  init: 0x5

reg_spis_status: &reg_spis_status
  fpga_access: true
  cpu_access: false
  fields:
    BUSY      : 0 
    US100_ERR : 1
    SPI0_OK   : 2
    SPI1_OK   : 3
    SPI2_OK   : 4
    Z_CROSS_ERR: 5
    #SPIS_OK   : "4:2"
  used_bits: "5:0"

reg_spi_raw: &reg_spi_raw
  fpga_access: true
  cpu_access: false
  fields:
    L_D_RANGE   : "11:0" 
    L_ID_RANGE  : "15:12"
    #L_RANGE     : "15:0" 
    H_D_RANGE   : "27:16"
    H_ID_RANGE  : "31:28"
    #H_RANGE     : "31:16"
  used_bits: "31:0"  
    
reg_vsns_ph: &reg_vsns_ph
  fpga_access: true
  cpu_access: false
  fields:
    PH_V   : "11:0" 
  used_bits: "11:0"  

reg_limits_0: &reg_limits_0
  fpga_access: true
  cpu_access: false
  fields:
    uvp             :  0
    uvp_ph1         :  1
    uvp_ph2         :  2
    uvp_ph3         :  3
    uvp_dc          :  4
    stat_p_in       :  5
    stat_p_out      :  6
    stat_115_ac_in  :  7
    stat_115_a_in   :  8
    stat_115_b_in   :  9
    stat_115_c_in   : 10
    stat_28_dc_in   : 11
    stat_115_ac_out : 12
    stat_115_a_out  : 13
    stat_115_b_out  : 14
    stat_115_c_out  : 15
    stat_v_out4_out : 16
    stat_dc1_out    : 17
    stat_dc2_out    : 18
    stat_dc5_out    : 19
    stat_dc6_out    : 20
    stat_dc7_out    : 21
    stat_dc8_out    : 22
    stat_dc9_out    : 23
    stat_dc10_out   : 24
    relay_3p        : 25
    relay_3p_a      : 26
    relay_3p_b      : 27
    relay_3p_c      : 28
    lamp_28vdc      : 29
    lamp_115vac     : 30
    ovp_error       : 31
  used_bits: "31:0"  

reg_limits_1: &reg_limits_1
  fpga_access: true
  cpu_access: false
  fields:
    ovp_Vsns_PH_A_RLY  :  0
    ovp_Vsns_PH_B_RLY  :  1
    ovp_Vsns_PH_C_RLY  :  2
    ovp_Vsns_PH1       :  3
    ovp_Vsns_PH2       :  4
    ovp_Vsns_PH3       :  5
    ovp_OUT4_sns       :  6
    ovp_Vsns_28V_IN    :  7
    ovp_VOUT_1         :  8
    ovp_VOUT_2         :  9
    ovp_VOUT_5         : 10
    ovp_VOUT_6         : 11
    ovp_VOUT_7         : 12
    ovp_VOUT_8         : 13
    ovp_VOUT_9         : 14
    ovp_VOUT_10        : 15
    otp                : 16
    otp_t1             : 17
    otp_t2             : 18
    otp_t3             : 19
    otp_t4             : 20
    otp_t5             : 21
    otp_t6             : 22
    otp_t7             : 23
    otp_t8             : 24
    otp_t9             : 25
    fans               : 26
    fan1               : 27
    fan2               : 28
    fan3               : 29
#                       : 30
#                       : 31
  used_bits: "29:0"  


# list of registers and blocks of registers with their address
regs:
  - REGS_VERSION: *reg_version
    i: auto
    init: *registers_version
  - FPGA_VERSION: *reg_version
    i: auto
  - COMPILE_TIME: *reg_compile_time
    i: auto
  - BITSTREAM_TIME: *reg_d_int
    i: auto
  - GENERAL_CONTROL: *reg_general_control
    i: auto
    init: 0xF00
  - GENERAL_STATUS: *reg_general_status
    i: auto
  - PSU_CONTROL: *reg_psu_control
  - CPU_STATUS: *reg_cpu_status
    i: auto
  - TIMESTAMP_L: *reg_d_int
    i: auto
  - TIMESTAMP_H: *reg_d_int
    i: auto
  - IO_IN: *reg_io_in
    i: auto
  - IO_OUT0: *reg_io_out0
    i: auto
  - IO_OUT1: *reg_io_out1
    i: auto
  - LOG_VDC_IN        : *reg_d16_int
  - LOG_VAC_IN_PH_A   : *reg_d16_int
  - LOG_VAC_IN_PH_B   : *reg_d16_int
  - LOG_VAC_IN_PH_C   : *reg_d16_int
  - LOG_I_DC_IN       : *reg_d16_int
  - LOG_I_AC_IN_PH_A  : *reg_d16_int
  - LOG_I_AC_IN_PH_B  : *reg_d16_int
  - LOG_I_AC_IN_PH_C  : *reg_d16_int
  - LOG_V_OUT_1       : *reg_d16_int
  - LOG_V_OUT_2       : *reg_d16_int
  - LOG_V_OUT_3_PH1   : *reg_d16_int
  - LOG_V_OUT_3_PH2   : *reg_d16_int
  - LOG_V_OUT_3_PH3   : *reg_d16_int
  - LOG_V_OUT_4       : *reg_d16_int
  - LOG_V_OUT_5       : *reg_d16_int
  - LOG_V_OUT_6       : *reg_d16_int
  - LOG_V_OUT_7       : *reg_d16_int
  - LOG_V_OUT_8       : *reg_d16_int
  - LOG_V_OUT_9       : *reg_d16_int
  - LOG_V_OUT_10      : *reg_d16_int
  - LOG_I_OUT_1       : *reg_d16_int
  - LOG_I_OUT_2       : *reg_d16_int
  - LOG_I_OUT_3_PH1   : *reg_d16_int
  - LOG_I_OUT_3_PH2   : *reg_d16_int
  - LOG_I_OUT_3_PH3   : *reg_d16_int
  - LOG_I_OUT_4       : *reg_d16_int
  - LOG_I_OUT_5       : *reg_d16_int
  - LOG_I_OUT_6       : *reg_d16_int
  - LOG_I_OUT_7       : *reg_d16_int
  - LOG_I_OUT_8       : *reg_d16_int
  - LOG_I_OUT_9       : *reg_d16_int
  - LOG_I_OUT_10      : *reg_d16_int
  - LOG_AC_POWER      : *reg_d16_int
  - LOG_FAN1_SPEED    : *reg_d16_int
  - LOG_FAN2_SPEED    : *reg_d16_int
  - LOG_FAN3_SPEED    : *reg_d16_int
  - LOG_T1            : *reg_d8_int
  - LOG_T2            : *reg_d8_int
  - LOG_T3            : *reg_d8_int
  - LOG_T4            : *reg_d8_int
  - LOG_T5            : *reg_d8_int
  - LOG_T6            : *reg_d8_int
  - LOG_T7            : *reg_d8_int
  - LOG_T8            : *reg_d8_int
  - LOG_T9            : *reg_d8_int
  - LOG_PSU_STATUS_L  : *reg_psu_stat_l
  - LOG_PSU_STATUS_H  : *reg_psu_stat_h
  - LOG_LAMP_IND      : *reg_d_int
  - PWM_CTL           : *reg_pwm_ctl
  - PWM1_LOW          : *reg_d
  - PWM1_HIGH         : *reg_d
  - PWM2_LOW          : *reg_d
  - PWM2_HIGH         : *reg_d
  - PWM3_LOW          : *reg_d
  - PWM3_HIGH         : *reg_d
  - UARTS_CONTROL     : *reg_uarts_ctl
    init: 0x0
  - UARTS_STATUS      : *reg_uarts_status
  - UART_RAW0_L       : *reg_uart_d_l
  - UART_RAW0_H       : *reg_uart_d_h
  - UART_RAW1_L       : *reg_uart_d_l
  - UART_RAW1_H       : *reg_uart_d_h
  - UART_RAW2_L       : *reg_uart_d_l
  - UART_RAW2_H       : *reg_uart_d_h
  - UART_RAW3_L       : *reg_uart_d_l
  - UART_RAW3_H       : *reg_uart_d_h
  - UART_RAW4_L       : *reg_uart_d_l
  - UART_RAW4_H       : *reg_uart_d_h
  - UART_RAW5_L       : *reg_uart_d_l
  - UART_RAW5_H       : *reg_uart_d_h
  - UART_RAW6_L       : *reg_uart_d_l
  - UART_RAW6_H       : *reg_uart_d_h
  - UART_RAW7_L       : *reg_uart_d_l
  - UART_RAW7_H       : *reg_uart_d_h
  - UART_RAW8_L       : *reg_uart_main_l
  - UART_RAW8_H       : *reg_uart_main_h
  - UART_V_OUT_1      : *reg_d16_int
  - UART_V_OUT_2      : *reg_d16_int
  - UART_V_OUT_5      : *reg_d16_int
  - UART_V_OUT_6      : *reg_d16_int
  - UART_V_OUT_7      : *reg_d16_int
  - UART_V_OUT_8      : *reg_d16_int
  - UART_V_OUT_9      : *reg_d16_int
  - UART_V_OUT_10     : *reg_d16_int
  - UART_I_OUT_1      : *reg_d16_int
  - UART_I_OUT_2      : *reg_d16_int
  - UART_I_OUT_5      : *reg_d16_int
  - UART_I_OUT_6      : *reg_d16_int
  - UART_I_OUT_7      : *reg_d16_int
  - UART_I_OUT_8      : *reg_d16_int
  - UART_I_OUT_9      : *reg_d16_int
  - UART_I_OUT_10     : *reg_d16_int
  - UART_T1           : *reg_t_int
  - UART_T2           : *reg_t_int
  - UART_T3           : *reg_t_int
  - UART_T4           : *reg_t_int
  - UART_T5           : *reg_t_int
  - UART_T6           : *reg_t_int
  - UART_T7           : *reg_t_int
  - UART_T8           : *reg_t_int
  - UART_T9           : *reg_t_int
  - UART_MAIN_I_PH1   : *reg_d16_int
  - UART_MAIN_I_PH2   : *reg_d16_int
  - UART_MAIN_I_PH3   : *reg_d16_int
  - SPIS_CONTROL      : *reg_spis_ctl
    init: 0x0
  - SPIS_STATUS       : *reg_spis_status
  - SPI_RAW0_BA       : *reg_spi_raw
  - SPI_RAW0_DC       : *reg_spi_raw
  - SPI_RAW0_0E       : *reg_spi_raw
  - SPI_RAW1_BA       : *reg_empty
  - SPI_RAW1_DC       : *reg_empty
  - SPI_RAW2_BA       : *reg_spi_raw
  - SPI_RAW2_DC       : *reg_spi_raw
  - SPI_RAW2_FE       : *reg_spi_raw
  - SPI_RAW2_HG       : *reg_spi_raw
  - SPI_OUT4_Isns     : *reg_d16_int
  - SPI_DC_PWR_I_sns  : *reg_d16_int
  - SPI_PH1_I_sns     : *reg_d16_int
  - SPI_PH2_I_sns     : *reg_d16_int
  - SPI_PH3_I_sns     : *reg_d16_int
  - SPI_28V_IN_sns    : *reg_d16_int
  - SPI_Vsns_PH_A_RLY : *reg_d16_int
  - SPI_Vsns_PH_B_RLY : *reg_d16_int
  - SPI_Vsns_PH_C_RLY : *reg_d16_int
  - SPI_Vsns_PH3      : *reg_d16_int
  - SPI_Vsns_PH2      : *reg_d16_int
  - SPI_Vsns_PH1      : *reg_d16_int
  - SPI_OUT4_sns      : *reg_d16_int
  - SPI_RMS_OUT4_Isns     : *reg_d16_int
  - SPI_RMS_PH1_I_sns     : *reg_d16_int
  - SPI_RMS_PH2_I_sns     : *reg_d16_int
  - SPI_RMS_PH3_I_sns     : *reg_d16_int
  - SPI_RMS_Vsns_PH_A_RLY : *reg_d16_int
  - SPI_RMS_Vsns_PH_B_RLY : *reg_d16_int
  - SPI_RMS_Vsns_PH_C_RLY : *reg_d16_int
  - SPI_RMS_Vsns_PH3      : *reg_d16_int
  - SPI_RMS_Vsns_PH2      : *reg_d16_int
  - SPI_RMS_Vsns_PH1      : *reg_d16_int
  - SPI_RMS_OUT4_sns      : *reg_d16_int
  - LIMITS0               : *reg_limits_0
  - LIMITS1               : *reg_limits_1
  - PSU_STAT_LIVE_L     : *reg_psu_stat_l
  - PSU_STAT_LIVE_H     : *reg_psu_stat_h
  
