<h1 id="gen_pipe_adapter-module_name"><strong>module_name</strong></h1><p>gen_pipe_adapter</p><h1 id="gen_pipe_adapter-parameters"><strong>parameters</strong></h1><pre>{</pre><pre><span> interfaces: {</span></pre><pre>    clkInterface: {name: &quot;a_string&quot;, params: {}, direction: &quot;master&quot; or &quot;slave&quot;, interface: &quot;a_string&quot;},  // Optional based on depth &gt; 0</pre><pre>    protectionInterface: {name: &quot;a_string&quot;, params: {}, direction: &quot;master&quot; or &quot;slave&quot;, interface: &quot;a_string&quot;}, // Optional based on protectionStyle</pre><pre>    inInterface: {any ready valid interface},</pre><pre>    outInterface: {any ready/valid interface}, // Interface must match inInterface</pre><pre>  }, </pre><pre>  &quot;readyName&quot; : string, // sometimes the ready signal isn't named ready. Can change ready signal name with this parameter.</pre><pre>  &quot;validName&quot; : string, // sometimes the valid signal isn't named ready. Can change ready signal name with this parameter.</pre><pre>  &quot;pipeForward&quot; : boolean,  // No timing path between valid_in and valid_out if true.</pre><pre>  &quot;pipeBackward&quot; : boolean, // No timing path between ready_out and ready_in if true. </pre><pre>  &quot;simplePipe&quot; : boolean,   // If depth is greater than one, takes &quot;depth&quot; clocks to propagate from input to output if true.</pre><pre>  &quot;circular&quot; : boolean, // Indicates if the internal structure of the FIFO is circular or not. Circular FIFOs use less power.</pre><pre>  &quot;depth&quot; : 0 or any positive integer, // The depth of the pipeline. &quot; &quot;forceClk&quot;: boolean // optional default false. True forces clk interface if depth = 0. </pre><pre><br/></pre><pre>  &quot;protectionStyle&quot; : <a class="external-link" href="https://confluence.arteris.com/display/ENGR/protectionStyle" rel="nofollow">protectionStyle</a>}</pre><pre>}</pre><h1 id="gen_pipe_adapter-I/O"><strong>I/O</strong></h1><pre>obj.lib.nInterfaces(interfaces);</pre><h1 id="gen_pipe_adapter-ModulesUsed"><strong>Modules Used</strong></h1><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16166765/rdy_vld_pipe" data-linked-resource-id="16166765" data-linked-resource-version="33" data-linked-resource-type="page">rdy_vld_pipe</a></p><h1 id="gen_pipe_adapter-Description"><strong>Description</strong></h1><div>This block can take any interface that follows a ready/valid protocol and pipe it using rdy_vld_pipe.</div>