\hypertarget{stm32h7xx__hal__pwr_8h_source}{}\doxysection{stm32h7xx\+\_\+hal\+\_\+pwr.\+h}
\label{stm32h7xx__hal__pwr_8h_source}\index{C:/Users/Roth/STM32CubeIDE/workspace\_1.11.0/TRex/lib/hal/Drivers/STM32H7xx\_HAL\_Driver/Inc/stm32h7xx\_hal\_pwr.h@{C:/Users/Roth/STM32CubeIDE/workspace\_1.11.0/TRex/lib/hal/Drivers/STM32H7xx\_HAL\_Driver/Inc/stm32h7xx\_hal\_pwr.h}}
\mbox{\hyperlink{stm32h7xx__hal__pwr_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00020}00020\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00021}00021\ \textcolor{preprocessor}{\#ifndef\ STM32H7xx\_HAL\_PWR\_H}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00022}00022\ \textcolor{preprocessor}{\#define\ STM32H7xx\_HAL\_PWR\_H}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00023}00023\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00024}00024\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00025}00025\ \ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00026}00026\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_cplusplus\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00027}00027\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00028}00028\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00029}00029\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32h7xx__hal__def_8h}{stm32h7xx\_hal\_def.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00030}00030\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00039}00039\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00040}00040\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00048}\mbox{\hyperlink{struct_p_w_r___p_v_d_type_def}{00048}}\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00049}00049\ \{}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00050}\mbox{\hyperlink{struct_p_w_r___p_v_d_type_def_abf0db5c2b84ba24ffeedab5cf06bad31}{00050}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___p_v_d_type_def_abf0db5c2b84ba24ffeedab5cf06bad31}{PVDLevel}};\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00055}\mbox{\hyperlink{struct_p_w_r___p_v_d_type_def_a0ffc93ec511ed9cf1663f6939bd3e839}{00055}}\ \ \ uint32\_t\ \mbox{\hyperlink{struct_p_w_r___p_v_d_type_def_a0ffc93ec511ed9cf1663f6939bd3e839}{Mode}};\ \ \ \ \ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00059}00059\ \}\mbox{\hyperlink{struct_p_w_r___p_v_d_type_def}{PWR\_PVDTypeDef}};}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00060}00060\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00065}00065\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00073}00073\ \textcolor{preprocessor}{\#define\ PWR\_PVDLEVEL\_0\ \ PWR\_CR1\_PLS\_LEV0\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00075}00075\ \textcolor{preprocessor}{\#define\ PWR\_PVDLEVEL\_1\ \ PWR\_CR1\_PLS\_LEV1\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00077}00077\ \textcolor{preprocessor}{\#define\ PWR\_PVDLEVEL\_2\ \ PWR\_CR1\_PLS\_LEV2\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00079}00079\ \textcolor{preprocessor}{\#define\ PWR\_PVDLEVEL\_3\ \ PWR\_CR1\_PLS\_LEV3\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00081}00081\ \textcolor{preprocessor}{\#define\ PWR\_PVDLEVEL\_4\ \ PWR\_CR1\_PLS\_LEV4\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00083}00083\ \textcolor{preprocessor}{\#define\ PWR\_PVDLEVEL\_5\ \ PWR\_CR1\_PLS\_LEV5\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00085}00085\ \textcolor{preprocessor}{\#define\ PWR\_PVDLEVEL\_6\ \ PWR\_CR1\_PLS\_LEV6\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00087}00087\ \textcolor{preprocessor}{\#define\ PWR\_PVDLEVEL\_7\ \ PWR\_CR1\_PLS\_LEV7\ \ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00096}\mbox{\hyperlink{group___p_w_r___p_v_d___mode_ga3a4bf701a36a14a4edf4dc5a28153277}{00096}}\ \textcolor{preprocessor}{\#define\ PWR\_PVD\_MODE\_NORMAL\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (0x00000000U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00097}\mbox{\hyperlink{group___p_w_r___p_v_d___mode_ga102d7b8354419990a2a780f61cd020a6}{00097}}\ \textcolor{preprocessor}{\#define\ PWR\_PVD\_MODE\_IT\_RISING\ \ \ \ \ \ \ \ \ \ \ \ (0x00010001U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00098}\mbox{\hyperlink{group___p_w_r___p_v_d___mode_gab600a54f3a588de836cfe4b727ab8a53}{00098}}\ \textcolor{preprocessor}{\#define\ PWR\_PVD\_MODE\_IT\_FALLING\ \ \ \ \ \ \ \ \ \ \ (0x00010002U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00099}\mbox{\hyperlink{group___p_w_r___p_v_d___mode_gac531fbf14457e6595505354fad521b67}{00099}}\ \textcolor{preprocessor}{\#define\ PWR\_PVD\_MODE\_IT\_RISING\_FALLING\ \ \ \ (0x00010003U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00100}\mbox{\hyperlink{group___p_w_r___p_v_d___mode_ga1a946b01887aa886de329a92c3ab0dd4}{00100}}\ \textcolor{preprocessor}{\#define\ PWR\_PVD\_MODE\_EVENT\_RISING\ \ \ \ \ \ \ \ \ (0x00020001U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00101}\mbox{\hyperlink{group___p_w_r___p_v_d___mode_gaaedbe45f1a1ea6c30af6ac51abae0cae}{00101}}\ \textcolor{preprocessor}{\#define\ PWR\_PVD\_MODE\_EVENT\_FALLING\ \ \ \ \ \ \ \ (0x00020002U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00102}\mbox{\hyperlink{group___p_w_r___p_v_d___mode_ga7455387c8e9049f9f66b46423d4f4091}{00102}}\ \textcolor{preprocessor}{\#define\ PWR\_PVD\_MODE\_EVENT\_RISING\_FALLING\ (0x00020003U)\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00110}\mbox{\hyperlink{group___p_w_r___regulator__state__in___s_t_o_p__mode_ga1d5b4e1482184286e28c16162f530039}{00110}}\ \textcolor{preprocessor}{\#define\ PWR\_MAINREGULATOR\_ON\ \ \ \ \ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00111}\mbox{\hyperlink{group___p_w_r___regulator__state__in___s_t_o_p__mode_gab9922a15f8414818d736d5e7fcace963}{00111}}\ \textcolor{preprocessor}{\#define\ PWR\_LOWPOWERREGULATOR\_ON\ \ PWR\_CR1\_LPDS}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00119}\mbox{\hyperlink{group___p_w_r___s_l_e_e_p__mode__entry_ga4f0f99a3526c57efb3501b016639fa45}{00119}}\ \textcolor{preprocessor}{\#define\ PWR\_SLEEPENTRY\_WFI\ \ (0x01U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00120}\mbox{\hyperlink{group___p_w_r___s_l_e_e_p__mode__entry_ga2ef4bd42ad37dcfcd0813676087d559e}{00120}}\ \textcolor{preprocessor}{\#define\ PWR\_SLEEPENTRY\_WFE\ \ (0x02U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00128}\mbox{\hyperlink{group___p_w_r___s_t_o_p__mode__entry_ga3bdb1a9c9b421b73ab148d45eb90fa9b}{00128}}\ \textcolor{preprocessor}{\#define\ PWR\_STOPENTRY\_WFI\ \ (0x01U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00129}\mbox{\hyperlink{group___p_w_r___s_t_o_p__mode__entry_ga2e1ee5c9577cc322474a826fa97de798}{00129}}\ \textcolor{preprocessor}{\#define\ PWR\_STOPENTRY\_WFE\ \ (0x02U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00137}00137\ \textcolor{preprocessor}{\#if\ defined(PWR\_SRDCR\_VOS)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00138}00138\ \textcolor{preprocessor}{\#define\ PWR\_REGULATOR\_VOLTAGE\_SCALE0\ \ (PWR\_SRDCR\_VOS\_1\ |\ PWR\_SRDCR\_VOS\_0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00139}00139\ \textcolor{preprocessor}{\#define\ PWR\_REGULATOR\_VOLTAGE\_SCALE1\ \ (PWR\_SRDCR\_VOS\_1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00140}00140\ \textcolor{preprocessor}{\#define\ PWR\_REGULATOR\_VOLTAGE\_SCALE2\ \ (PWR\_SRDCR\_VOS\_0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00141}00141\ \textcolor{preprocessor}{\#define\ PWR\_REGULATOR\_VOLTAGE\_SCALE3\ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00142}00142\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00143}\mbox{\hyperlink{group___p_w_r___regulator___voltage___scale_ga9404895d4f560f186f5ca4169a02fd03}{00143}}\ \textcolor{preprocessor}{\#define\ PWR\_REGULATOR\_VOLTAGE\_SCALE0\ \ (0U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00144}\mbox{\hyperlink{group___p_w_r___regulator___voltage___scale_ga3b5ca5ab9c19938a14d273825bcf840e}{00144}}\ \textcolor{preprocessor}{\#define\ PWR\_REGULATOR\_VOLTAGE\_SCALE1\ \ (PWR\_D3CR\_VOS\_1\ |\ PWR\_D3CR\_VOS\_0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00145}\mbox{\hyperlink{group___p_w_r___regulator___voltage___scale_gaa0d38e304a0adfdbb58a61c96bdb95e9}{00145}}\ \textcolor{preprocessor}{\#define\ PWR\_REGULATOR\_VOLTAGE\_SCALE2\ \ (PWR\_D3CR\_VOS\_1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00146}\mbox{\hyperlink{group___p_w_r___regulator___voltage___scale_gabed272232ad95f663da2a758834d0ba9}{00146}}\ \textcolor{preprocessor}{\#define\ PWR\_REGULATOR\_VOLTAGE\_SCALE3\ \ (PWR\_D3CR\_VOS\_0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00147}00147\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PWR\_SRDCR\_VOS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00155}00155\ \textcolor{comment}{/*\ PWR\ CPU\ flag\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00156}\mbox{\hyperlink{group___p_w_r___flag_ga57b0807c3ba84a4195679c06afc79ad2}{00156}}\ \textcolor{preprocessor}{\#define\ PWR\_FLAG\_STOP\ \ \ \ \ \ \ (0x01U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00157}00157\ \textcolor{preprocessor}{\#if\ defined\ (PWR\_CPUCR\_SBF\_D2)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00158}00158\ \textcolor{preprocessor}{\#define\ PWR\_FLAG\_SB\_D1\ \ \ \ \ \ (0x02U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00159}00159\ \textcolor{preprocessor}{\#define\ PWR\_FLAG\_SB\_D2\ \ \ \ \ \ (0x03U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00160}00160\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (PWR\_CPUCR\_SBF\_D2)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00161}\mbox{\hyperlink{group___p_w_r___flag_ga9e55f0b5dec2346d5c8dee3ab3c0c2df}{00161}}\ \textcolor{preprocessor}{\#define\ PWR\_FLAG\_SB\ \ \ \ \ \ \ \ \ (0x04U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00162}00162\ \textcolor{preprocessor}{\#if\ defined\ (DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00163}00163\ \textcolor{preprocessor}{\#define\ PWR\_FLAG\_CPU\_HOLD\ \ \ (0x05U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00164}00164\ \textcolor{preprocessor}{\#define\ PWR\_FLAG\_CPU2\_HOLD\ \ (0x06U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00165}00165\ \textcolor{preprocessor}{\#define\ PWR\_FLAG2\_STOP\ \ \ \ \ \ (0x07U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00166}00166\ \textcolor{preprocessor}{\#define\ PWR\_FLAG2\_SB\_D1\ \ \ \ \ (0x08U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00167}00167\ \textcolor{preprocessor}{\#define\ PWR\_FLAG2\_SB\_D2\ \ \ \ \ (0x09U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00168}00168\ \textcolor{preprocessor}{\#define\ PWR\_FLAG2\_SB\ \ \ \ \ \ \ \ (0x0AU)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00169}00169\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (DUAL\_CORE)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00170}\mbox{\hyperlink{group___p_w_r___flag_gaefd05d58cc050eeef83a1b5c520b2c2a}{00170}}\ \textcolor{preprocessor}{\#define\ PWR\_FLAG\_PVDO\ \ \ \ \ \ \ (0x0BU)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00171}\mbox{\hyperlink{group___p_w_r___flag_ga9da0e87c464e04a0d5e9858b522085ba}{00171}}\ \textcolor{preprocessor}{\#define\ PWR\_FLAG\_AVDO\ \ \ \ \ \ \ (0x0CU)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00172}\mbox{\hyperlink{group___p_w_r___flag_ga5bd94afd068358525b27032e7441b9b2}{00172}}\ \textcolor{preprocessor}{\#define\ PWR\_FLAG\_ACTVOSRDY\ \ (0x0DU)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00173}\mbox{\hyperlink{group___p_w_r___flag_ga1ece67e160724f28eefb5bd7759b3ec3}{00173}}\ \textcolor{preprocessor}{\#define\ PWR\_FLAG\_ACTVOS\ \ \ \ \ (0x0EU)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00174}\mbox{\hyperlink{group___p_w_r___flag_ga4d4937c0a493bc2ff70e7e66c301c191}{00174}}\ \textcolor{preprocessor}{\#define\ PWR\_FLAG\_BRR\ \ \ \ \ \ \ \ (0x0FU)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00175}\mbox{\hyperlink{group___p_w_r___flag_ga7c0f807d7e91750a9bb571ca94dc5f71}{00175}}\ \textcolor{preprocessor}{\#define\ PWR\_FLAG\_VOSRDY\ \ \ \ \ (0x10U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00176}00176\ \textcolor{preprocessor}{\#if\ defined\ (SMPS)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00177}00177\ \textcolor{preprocessor}{\#define\ PWR\_FLAG\_SMPSEXTRDY\ (0x11U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00178}00178\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00179}\mbox{\hyperlink{group___p_w_r___flag_ga0207e95893b7abc83f1293fe616840b5}{00179}}\ \textcolor{preprocessor}{\#define\ PWR\_FLAG\_SCUEN\ \ \ \ \ \ (0x11U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00180}00180\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (SMPS)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00181}00181\ \textcolor{preprocessor}{\#if\ defined\ (PWR\_CSR1\_MMCVDO)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00182}00182\ \textcolor{preprocessor}{\#define\ PWR\_FLAG\_MMCVDO\ \ \ \ \ (0x12U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00183}00183\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (PWR\_CSR1\_MMCVDO)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00184}\mbox{\hyperlink{group___p_w_r___flag_gaf4d814910b4d9757775e08fcad47d8bc}{00184}}\ \textcolor{preprocessor}{\#define\ PWR\_FLAG\_USB33RDY\ \ \ (0x13U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00185}\mbox{\hyperlink{group___p_w_r___flag_ga46fa44c3cf6a7f68ab227f1c7b6a885e}{00185}}\ \textcolor{preprocessor}{\#define\ PWR\_FLAG\_TEMPH\ \ \ \ \ \ (0x14U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00186}\mbox{\hyperlink{group___p_w_r___flag_gac83500dca3e8992a94810228e6c9641d}{00186}}\ \textcolor{preprocessor}{\#define\ PWR\_FLAG\_TEMPL\ \ \ \ \ \ (0x15U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00187}\mbox{\hyperlink{group___p_w_r___flag_ga8aaca1f74faf4707df2da49d03d2a7a1}{00187}}\ \textcolor{preprocessor}{\#define\ PWR\_FLAG\_VBATH\ \ \ \ \ \ (0x16U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00188}\mbox{\hyperlink{group___p_w_r___flag_ga3db0f97381e25ceca996ca4ccdfb1db8}{00188}}\ \textcolor{preprocessor}{\#define\ PWR\_FLAG\_VBATL\ \ \ \ \ \ (0x17U)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00189}00189\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00190}00190\ \textcolor{comment}{/*\ PWR\ Wake\ up\ flag\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00191}\mbox{\hyperlink{group___p_w_r___flag_ga3fe0883b0c3227e131cb098aa463af8f}{00191}}\ \textcolor{preprocessor}{\#define\ PWR\_FLAG\_WKUP1\ PWR\_WKUPCR\_WKUPC1}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00192}\mbox{\hyperlink{group___p_w_r___flag_ga510c998e1400a11ad43f7dc8243838a2}{00192}}\ \textcolor{preprocessor}{\#define\ PWR\_FLAG\_WKUP2\ PWR\_WKUPCR\_WKUPC2}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00193}\mbox{\hyperlink{group___p_w_r___flag_gaa7c3bf242988fd18aec0bc8be4f0b940}{00193}}\ \textcolor{preprocessor}{\#define\ PWR\_FLAG\_WKUP3\ PWR\_WKUPCR\_WKUPC3}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00194}\mbox{\hyperlink{group___p_w_r___flag_ga83e4036770189557facc99ca39a7f777}{00194}}\ \textcolor{preprocessor}{\#define\ PWR\_FLAG\_WKUP4\ PWR\_WKUPCR\_WKUPC4}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00195}\mbox{\hyperlink{group___p_w_r___flag_ga45d1deaeccfb8fe9cfef998e9319967e}{00195}}\ \textcolor{preprocessor}{\#define\ PWR\_FLAG\_WKUP5\ PWR\_WKUPCR\_WKUPC5}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00196}\mbox{\hyperlink{group___p_w_r___flag_gab1dfb0a1db62326b5f48f24fdbe2942e}{00196}}\ \textcolor{preprocessor}{\#define\ PWR\_FLAG\_WKUP6\ PWR\_WKUPCR\_WKUPC6}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00204}\mbox{\hyperlink{group___p_w_r___e_n_a_b_l_e___w_u_p___mask_ga8a0584fff1740c175eb201c2d92afe1a}{00204}}\ \textcolor{preprocessor}{\#define\ \ PWR\_EWUP\_MASK\ \ (0x0FFF3F3FU)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00212}00212\ \textcolor{comment}{/*\ Exported\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00248}00248\ \textcolor{preprocessor}{\#if\ defined\ (PWR\_SRDCR\_VOS)\ }\textcolor{comment}{/*\ STM32H7Axxx\ and\ STM32H7Bxxx\ lines\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00249}00249\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_VOLTAGESCALING\_CONFIG(\_\_REGULATOR\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00250}00250\ \textcolor{preprocessor}{do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00251}00251\ \textcolor{preprocessor}{\ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00252}00252\ \textcolor{preprocessor}{\ \ \ \ \ \ }\textcolor{comment}{/*\ Configure\ the\ Voltage\ Scaling\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00253}00253\ \textcolor{preprocessor}{\ \ \ \ \ \ MODIFY\_REG(PWR-\/>SRDCR,\ PWR\_SRDCR\_VOS,\ (\_\_REGULATOR\_\_));\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00254}00254\ \textcolor{preprocessor}{\ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ setting\ the\ voltage\ scaling\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00255}00255\ \textcolor{preprocessor}{\ \ \ \ \ \ tmpreg\ =\ READ\_BIT(PWR-\/>SRDCR,\ PWR\_SRDCR\_VOS);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00256}00256\ \textcolor{preprocessor}{\ \ \ \ \ \ UNUSED(tmpreg);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00257}00257\ \textcolor{preprocessor}{\}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00258}00258\ \textcolor{preprocessor}{\#else\ }\textcolor{comment}{/*\ 3\ power\ domains\ devices\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00259}00259\ \textcolor{preprocessor}{\#if\ defined(SYSCFG\_PWRCR\_ODEN)\ }\textcolor{comment}{/*\ STM32H74xxx\ and\ STM32H75xxx\ lines\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00260}00260\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_VOLTAGESCALING\_CONFIG(\_\_REGULATOR\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00261}00261\ \textcolor{preprocessor}{do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00262}00262\ \textcolor{preprocessor}{\ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00263}00263\ \textcolor{preprocessor}{\ \ \ \ \ \ }\textcolor{comment}{/*\ Check\ the\ voltage\ scaling\ to\ be\ configured\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00264}00264\ \textcolor{preprocessor}{\ \ \ \ \ \ if((\_\_REGULATOR\_\_)\ ==\ PWR\_REGULATOR\_VOLTAGE\_SCALE0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00265}00265\ \textcolor{preprocessor}{\ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00266}00266\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Configure\ the\ Voltage\ Scaling\ 1\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00267}00267\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ MODIFY\_REG(PWR-\/>D3CR,\ PWR\_D3CR\_VOS,\ PWR\_REGULATOR\_VOLTAGE\_SCALE1);\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00268}00268\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ setting\ the\ voltage\ scaling\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00269}00269\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(PWR-\/>D3CR,\ PWR\_D3CR\_VOS);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00270}00270\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Enable\ the\ PWR\ overdrive\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00271}00271\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ SET\_BIT(SYSCFG-\/>PWRCR,\ SYSCFG\_PWRCR\_ODEN);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00272}00272\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ setting\ the\ syscfg\ boost\ setting\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00273}00273\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(SYSCFG-\/>PWRCR,\ SYSCFG\_PWRCR\_ODEN);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00274}00274\ \textcolor{preprocessor}{\ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00275}00275\ \textcolor{preprocessor}{\ \ \ \ \ \ else\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00276}00276\ \textcolor{preprocessor}{\ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00277}00277\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Disable\ the\ PWR\ overdrive\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00278}00278\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ CLEAR\_BIT(SYSCFG-\/>PWRCR,\ SYSCFG\_PWRCR\_ODEN);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00279}00279\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ setting\ the\ syscfg\ boost\ setting\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00280}00280\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(SYSCFG-\/>PWRCR,\ SYSCFG\_PWRCR\_ODEN);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00281}00281\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Configure\ the\ Voltage\ Scaling\ x\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00282}00282\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ MODIFY\_REG(PWR-\/>D3CR,\ PWR\_D3CR\_VOS,\ (\_\_REGULATOR\_\_));\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00283}00283\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ setting\ the\ voltage\ scaling\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00284}00284\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(PWR-\/>D3CR,\ PWR\_D3CR\_VOS);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00285}00285\ \textcolor{preprocessor}{\ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00286}00286\ \textcolor{preprocessor}{\ \ \ \ \ \ UNUSED(tmpreg);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00287}00287\ \textcolor{preprocessor}{\}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00288}00288\ \textcolor{preprocessor}{\#else\ }\textcolor{comment}{/*\ STM32H72xxx\ and\ STM32H73xxx\ lines\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00289}\mbox{\hyperlink{group___p_w_r___exported___macro_ga1ee778f7ff494723bd0ef04ec44b0f77}{00289}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_VOLTAGESCALING\_CONFIG(\_\_REGULATOR\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00290}00290\ \textcolor{preprocessor}{do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00291}00291\ \textcolor{preprocessor}{\ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg\ =\ 0x00;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00292}00292\ \textcolor{preprocessor}{\ \ \ \ \ \ }\textcolor{comment}{/*\ Configure\ the\ Voltage\ Scaling\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00293}00293\ \textcolor{preprocessor}{\ \ \ \ \ \ MODIFY\_REG\ (PWR-\/>D3CR,\ PWR\_D3CR\_VOS,\ (\_\_REGULATOR\_\_));\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00294}00294\ \textcolor{preprocessor}{\ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ setting\ the\ voltage\ scaling\ */}\textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00295}00295\ \textcolor{preprocessor}{\ \ \ \ \ \ tmpreg\ =\ READ\_BIT(PWR-\/>D3CR,\ PWR\_D3CR\_VOS);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00296}00296\ \textcolor{preprocessor}{\ \ \ \ \ \ UNUSED(tmpreg);\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00297}00297\ \textcolor{preprocessor}{\}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00298}00298\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined(SYSCFG\_PWRCR\_ODEN)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00299}00299\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (PWR\_SRDCR\_VOS)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00300}00300\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00378}00378\ \textcolor{preprocessor}{\#if\ defined\ (DUAL\_CORE)\ }\textcolor{comment}{/*\ Dual\ core\ lines\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00379}00379\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_GET\_FLAG(\_\_FLAG\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00380}00380\ \textcolor{preprocessor}{(((\_\_FLAG\_\_)\ ==\ PWR\_FLAG\_PVDO)\ \ \ \ \ \ \ ?\ ((PWR-\/>CSR1\ \&\ PWR\_CSR1\_PVDO)\ \ \ \ \ \ \ ==\ PWR\_CSR1\_PVDO)\ \ \ \ \ \ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00381}00381\ \textcolor{preprocessor}{\ ((\_\_FLAG\_\_)\ ==\ PWR\_FLAG\_AVDO)\ \ \ \ \ \ \ ?\ ((PWR-\/>CSR1\ \&\ PWR\_CSR1\_AVDO)\ \ \ \ \ \ \ ==\ PWR\_CSR1\_AVDO)\ \ \ \ \ \ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00382}00382\ \textcolor{preprocessor}{\ ((\_\_FLAG\_\_)\ ==\ PWR\_FLAG\_ACTVOSRDY)\ \ ?\ ((PWR-\/>CSR1\ \&\ PWR\_CSR1\_ACTVOSRDY)\ \ ==\ PWR\_CSR1\_ACTVOSRDY)\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00383}00383\ \textcolor{preprocessor}{\ ((\_\_FLAG\_\_)\ ==\ PWR\_FLAG\_VOSRDY)\ \ \ \ \ ?\ ((PWR-\/>D3CR\ \&\ PWR\_D3CR\_VOSRDY)\ \ \ \ \ ==\ PWR\_D3CR\_VOSRDY)\ \ \ \ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00384}00384\ \textcolor{preprocessor}{\ ((\_\_FLAG\_\_)\ ==\ PWR\_FLAG\_SMPSEXTRDY)\ ?\ ((PWR-\/>CR3\ \&\ PWR\_CR3\_SMPSEXTRDY)\ \ \ ==\ PWR\_CR3\_SMPSEXTRDY)\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00385}00385\ \textcolor{preprocessor}{\ ((\_\_FLAG\_\_)\ ==\ PWR\_FLAG\_BRR)\ \ \ \ \ \ \ \ ?\ ((PWR-\/>CR2\ \&\ PWR\_CR2\_BRRDY)\ \ \ \ \ \ \ \ ==\ PWR\_CR2\_BRRDY)\ \ \ \ \ \ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00386}00386\ \textcolor{preprocessor}{\ ((\_\_FLAG\_\_)\ ==\ PWR\_FLAG\_CPU\_HOLD)\ \ \ ?\ ((PWR-\/>CPU2CR\ \&\ PWR\_CPU2CR\_HOLD1F)\ ==\ PWR\_CPU2CR\_HOLD1F)\ \ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00387}00387\ \textcolor{preprocessor}{\ ((\_\_FLAG\_\_)\ ==\ PWR\_FLAG\_CPU2\_HOLD)\ \ ?\ ((PWR-\/>CPUCR\ \&\ PWR\_CPUCR\_HOLD2F)\ \ \ ==\ PWR\_CPUCR\_HOLD2F)\ \ \ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00388}00388\ \textcolor{preprocessor}{\ ((\_\_FLAG\_\_)\ ==\ PWR\_FLAG\_SB)\ \ \ \ \ \ \ \ \ ?\ ((PWR-\/>CPUCR\ \&\ PWR\_CPUCR\_SBF)\ \ \ \ \ \ ==\ PWR\_CPUCR\_SBF)\ \ \ \ \ \ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00389}00389\ \textcolor{preprocessor}{\ ((\_\_FLAG\_\_)\ ==\ PWR\_FLAG2\_SB)\ \ \ \ \ \ \ \ ?\ ((PWR-\/>CPU2CR\ \&\ PWR\_CPU2CR\_SBF)\ \ \ \ ==\ PWR\_CPU2CR\_SBF)\ \ \ \ \ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00390}00390\ \textcolor{preprocessor}{\ ((\_\_FLAG\_\_)\ ==\ PWR\_FLAG\_STOP)\ \ \ \ \ \ \ ?\ ((PWR-\/>CPUCR\ \&\ PWR\_CPUCR\_STOPF)\ \ \ \ ==\ PWR\_CPUCR\_STOPF)\ \ \ \ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00391}00391\ \textcolor{preprocessor}{\ ((\_\_FLAG\_\_)\ ==\ PWR\_FLAG2\_STOP)\ \ \ \ \ \ ?\ ((PWR-\/>CPU2CR\ \&\ PWR\_CPU2CR\_STOPF)\ \ ==\ PWR\_CPU2CR\_STOPF)\ \ \ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00392}00392\ \textcolor{preprocessor}{\ ((\_\_FLAG\_\_)\ ==\ PWR\_FLAG\_SB\_D1)\ \ \ \ \ \ ?\ ((PWR-\/>CPUCR\ \&\ PWR\_CPUCR\_SBF\_D1)\ \ \ ==\ PWR\_CPUCR\_SBF\_D1)\ \ \ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00393}00393\ \textcolor{preprocessor}{\ ((\_\_FLAG\_\_)\ ==\ PWR\_FLAG2\_SB\_D1)\ \ \ \ \ ?\ ((PWR-\/>CPU2CR\ \&\ PWR\_CPU2CR\_SBF\_D1)\ ==\ PWR\_CPU2CR\_SBF\_D1)\ \ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00394}00394\ \textcolor{preprocessor}{\ ((\_\_FLAG\_\_)\ ==\ PWR\_FLAG\_SB\_D2)\ \ \ \ \ \ ?\ ((PWR-\/>CPUCR\ \&\ PWR\_CPUCR\_SBF\_D2)\ \ \ ==\ PWR\_CPUCR\_SBF\_D2)\ \ \ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00395}00395\ \textcolor{preprocessor}{\ ((\_\_FLAG\_\_)\ ==\ PWR\_FLAG2\_SB\_D2)\ \ \ \ \ ?\ ((PWR-\/>CPU2CR\ \&\ PWR\_CPU2CR\_SBF\_D2)\ ==\ PWR\_CPU2CR\_SBF\_D2)\ \ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00396}00396\ \textcolor{preprocessor}{\ ((\_\_FLAG\_\_)\ ==\ PWR\_FLAG\_USB33RDY)\ \ \ ?\ ((PWR-\/>CR3\ \&\ PWR\_CR3\_USB33RDY)\ \ \ \ \ ==\ PWR\_CR3\_USB33RDY)\ \ \ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00397}00397\ \textcolor{preprocessor}{\ ((\_\_FLAG\_\_)\ ==\ PWR\_FLAG\_TEMPH)\ \ \ \ \ \ ?\ ((PWR-\/>CR2\ \&\ PWR\_CR2\_TEMPH)\ \ \ \ \ \ \ \ ==\ PWR\_CR2\_TEMPH)\ \ \ \ \ \ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00398}00398\ \textcolor{preprocessor}{\ ((\_\_FLAG\_\_)\ ==\ PWR\_FLAG\_TEMPL)\ \ \ \ \ \ ?\ ((PWR-\/>CR2\ \&\ PWR\_CR2\_TEMPL)\ \ \ \ \ \ \ \ ==\ PWR\_CR2\_TEMPL)\ \ \ \ \ \ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00399}00399\ \textcolor{preprocessor}{\ ((\_\_FLAG\_\_)\ ==\ PWR\_FLAG\_VBATH)\ \ \ \ \ \ ?\ ((PWR-\/>CR2\ \&\ PWR\_CR2\_VBATH)\ \ \ \ \ \ \ \ ==\ PWR\_CR2\_VBATH)\ \ \ \ \ \ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00400}00400\ \textcolor{preprocessor}{\ ((PWR-\/>CR2\ \&\ PWR\_CR2\_VBATL)\ ==\ PWR\_CR2\_VBATL))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00401}00401\ \textcolor{preprocessor}{\#else\ }\textcolor{comment}{/*\ Single\ core\ lines\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00402}00402\ \textcolor{preprocessor}{\#if\ defined\ (PWR\_CPUCR\_SBF\_D2)\ }\textcolor{comment}{/*\ STM32H72x,\ STM32H73x,\ STM32H74x\ and\ STM32H75x\ lines\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00403}00403\ \textcolor{preprocessor}{\#if\ defined\ (SMPS)\ }\textcolor{comment}{/*\ STM32H725\ and\ STM32H735\ lines\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00404}00404\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_GET\_FLAG(\_\_FLAG\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00405}00405\ \textcolor{preprocessor}{(((\_\_FLAG\_\_)\ ==\ PWR\_FLAG\_PVDO)\ \ \ \ \ \ \ ?\ ((PWR-\/>CSR1\ \&\ PWR\_CSR1\_PVDO)\ \ \ \ \ \ ==\ PWR\_CSR1\_PVDO)\ \ \ \ \ \ \ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00406}00406\ \textcolor{preprocessor}{\ ((\_\_FLAG\_\_)\ ==\ PWR\_FLAG\_AVDO)\ \ \ \ \ \ \ ?\ ((PWR-\/>CSR1\ \&\ PWR\_CSR1\_AVDO)\ \ \ \ \ \ ==\ PWR\_CSR1\_AVDO)\ \ \ \ \ \ \ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00407}00407\ \textcolor{preprocessor}{\ ((\_\_FLAG\_\_)\ ==\ PWR\_FLAG\_ACTVOSRDY)\ \ ?\ ((PWR-\/>CSR1\ \&\ PWR\_CSR1\_ACTVOSRDY)\ ==\ PWR\_CSR1\_ACTVOSRDY)\ \ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00408}00408\ \textcolor{preprocessor}{\ ((\_\_FLAG\_\_)\ ==\ PWR\_FLAG\_VOSRDY)\ \ \ \ \ ?\ ((PWR-\/>D3CR\ \&\ PWR\_D3CR\_VOSRDY)\ \ \ \ ==\ PWR\_D3CR\_VOSRDY)\ \ \ \ \ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00409}00409\ \textcolor{preprocessor}{\ ((\_\_FLAG\_\_)\ ==\ PWR\_FLAG\_SMPSEXTRDY)\ ?\ ((PWR-\/>CR3\ \&\ PWR\_FLAG\_SMPSEXTRDY)\ ==\ PWR\_FLAG\_SMPSEXTRDY)\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00410}00410\ \textcolor{preprocessor}{\ ((\_\_FLAG\_\_)\ ==\ PWR\_FLAG\_BRR)\ \ \ \ \ \ \ \ ?\ ((PWR-\/>CR2\ \&\ PWR\_CR2\_BRRDY)\ \ \ \ \ \ \ ==\ PWR\_CR2\_BRRDY)\ \ \ \ \ \ \ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00411}00411\ \textcolor{preprocessor}{\ ((\_\_FLAG\_\_)\ ==\ PWR\_FLAG\_SB)\ \ \ \ \ \ \ \ \ ?\ ((PWR-\/>CPUCR\ \&\ PWR\_CPUCR\_SBF)\ \ \ \ \ ==\ PWR\_CPUCR\_SBF)\ \ \ \ \ \ \ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00412}00412\ \textcolor{preprocessor}{\ ((\_\_FLAG\_\_)\ ==\ PWR\_FLAG\_STOP)\ \ \ \ \ \ \ ?\ ((PWR-\/>CPUCR\ \&\ PWR\_CPUCR\_STOPF)\ \ \ ==\ PWR\_CPUCR\_STOPF)\ \ \ \ \ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00413}00413\ \textcolor{preprocessor}{\ ((\_\_FLAG\_\_)\ ==\ PWR\_FLAG\_SB\_D1)\ \ \ \ \ \ ?\ ((PWR-\/>CPUCR\ \&\ PWR\_CPUCR\_SBF\_D1)\ \ ==\ PWR\_CPUCR\_SBF\_D1)\ \ \ \ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00414}00414\ \textcolor{preprocessor}{\ ((\_\_FLAG\_\_)\ ==\ PWR\_FLAG\_SB\_D2)\ \ \ \ \ \ ?\ ((PWR-\/>CPUCR\ \&\ PWR\_CPUCR\_SBF\_D2)\ \ ==\ PWR\_CPUCR\_SBF\_D2)\ \ \ \ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00415}00415\ \textcolor{preprocessor}{\ ((\_\_FLAG\_\_)\ ==\ PWR\_FLAG\_USB33RDY)\ \ \ ?\ ((PWR-\/>CR3\ \&\ PWR\_CR3\_USB33RDY)\ \ \ \ ==\ PWR\_CR3\_USB33RDY)\ \ \ \ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00416}00416\ \textcolor{preprocessor}{\ ((\_\_FLAG\_\_)\ ==\ PWR\_FLAG\_TEMPH)\ \ \ \ \ \ ?\ ((PWR-\/>CR2\ \&\ PWR\_CR2\_TEMPH)\ \ \ \ \ \ \ ==\ PWR\_CR2\_TEMPH)\ \ \ \ \ \ \ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00417}00417\ \textcolor{preprocessor}{\ ((\_\_FLAG\_\_)\ ==\ PWR\_FLAG\_TEMPL)\ \ \ \ \ \ ?\ ((PWR-\/>CR2\ \&\ PWR\_CR2\_TEMPL)\ \ \ \ \ \ \ ==\ PWR\_CR2\_TEMPL)\ \ \ \ \ \ \ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00418}00418\ \textcolor{preprocessor}{\ ((\_\_FLAG\_\_)\ ==\ PWR\_FLAG\_VBATH)\ \ \ \ \ \ ?\ ((PWR-\/>CR2\ \&\ PWR\_CR2\_VBATH)\ \ \ \ \ \ \ ==\ PWR\_CR2\_VBATH)\ \ \ \ \ \ \ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00419}00419\ \textcolor{preprocessor}{\ ((PWR-\/>CR2\ \&\ PWR\_CR2\_VBATL)\ ==\ PWR\_CR2\_VBATL))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00420}00420\ \textcolor{preprocessor}{\#else\ }\textcolor{comment}{/*\ STM32H723,\ STM32H733,\ STM32H742,\ STM32H743,\ STM32H750\ and\ STM32H753\ lines\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00421}00421\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_GET\_FLAG(\_\_FLAG\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00422}00422\ \textcolor{preprocessor}{(((\_\_FLAG\_\_)\ ==\ PWR\_FLAG\_PVDO)\ \ \ \ \ \ ?\ ((PWR-\/>CSR1\ \&\ PWR\_CSR1\_PVDO)\ \ \ \ \ \ ==\ PWR\_CSR1\_PVDO)\ \ \ \ \ \ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00423}00423\ \textcolor{preprocessor}{\ ((\_\_FLAG\_\_)\ ==\ PWR\_FLAG\_AVDO)\ \ \ \ \ \ ?\ ((PWR-\/>CSR1\ \&\ PWR\_CSR1\_AVDO)\ \ \ \ \ \ ==\ PWR\_CSR1\_AVDO)\ \ \ \ \ \ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00424}00424\ \textcolor{preprocessor}{\ ((\_\_FLAG\_\_)\ ==\ PWR\_FLAG\_ACTVOSRDY)\ ?\ ((PWR-\/>CSR1\ \&\ PWR\_CSR1\_ACTVOSRDY)\ ==\ PWR\_CSR1\_ACTVOSRDY)\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00425}00425\ \textcolor{preprocessor}{\ ((\_\_FLAG\_\_)\ ==\ PWR\_FLAG\_VOSRDY)\ \ \ \ ?\ ((PWR-\/>D3CR\ \&\ PWR\_D3CR\_VOSRDY)\ \ \ \ ==\ PWR\_D3CR\_VOSRDY)\ \ \ \ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00426}00426\ \textcolor{preprocessor}{\ ((\_\_FLAG\_\_)\ ==\ PWR\_FLAG\_SCUEN)\ \ \ \ \ ?\ ((PWR-\/>CR3\ \&\ PWR\_CR3\_SCUEN)\ \ \ \ \ \ \ ==\ PWR\_CR3\_SCUEN)\ \ \ \ \ \ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00427}00427\ \textcolor{preprocessor}{\ ((\_\_FLAG\_\_)\ ==\ PWR\_FLAG\_BRR)\ \ \ \ \ \ \ ?\ ((PWR-\/>CR2\ \&\ PWR\_CR2\_BRRDY)\ \ \ \ \ \ \ ==\ PWR\_CR2\_BRRDY)\ \ \ \ \ \ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00428}00428\ \textcolor{preprocessor}{\ ((\_\_FLAG\_\_)\ ==\ PWR\_FLAG\_SB)\ \ \ \ \ \ \ \ ?\ ((PWR-\/>CPUCR\ \&\ PWR\_CPUCR\_SBF)\ \ \ \ \ ==\ PWR\_CPUCR\_SBF)\ \ \ \ \ \ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00429}00429\ \textcolor{preprocessor}{\ ((\_\_FLAG\_\_)\ ==\ PWR\_FLAG\_STOP)\ \ \ \ \ \ ?\ ((PWR-\/>CPUCR\ \&\ PWR\_CPUCR\_STOPF)\ \ \ ==\ PWR\_CPUCR\_STOPF)\ \ \ \ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00430}00430\ \textcolor{preprocessor}{\ ((\_\_FLAG\_\_)\ ==\ PWR\_FLAG\_SB\_D1)\ \ \ \ \ ?\ ((PWR-\/>CPUCR\ \&\ PWR\_CPUCR\_SBF\_D1)\ \ ==\ PWR\_CPUCR\_SBF\_D1)\ \ \ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00431}00431\ \textcolor{preprocessor}{\ ((\_\_FLAG\_\_)\ ==\ PWR\_FLAG\_SB\_D2)\ \ \ \ \ ?\ ((PWR-\/>CPUCR\ \&\ PWR\_CPUCR\_SBF\_D2)\ \ ==\ PWR\_CPUCR\_SBF\_D2)\ \ \ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00432}00432\ \textcolor{preprocessor}{\ ((\_\_FLAG\_\_)\ ==\ PWR\_FLAG\_USB33RDY)\ \ ?\ ((PWR-\/>CR3\ \&\ PWR\_CR3\_USB33RDY)\ \ \ \ ==\ PWR\_CR3\_USB33RDY)\ \ \ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00433}00433\ \textcolor{preprocessor}{\ ((\_\_FLAG\_\_)\ ==\ PWR\_FLAG\_TEMPH)\ \ \ \ \ ?\ ((PWR-\/>CR2\ \&\ PWR\_CR2\_TEMPH)\ \ \ \ \ \ \ ==\ PWR\_CR2\_TEMPH)\ \ \ \ \ \ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00434}00434\ \textcolor{preprocessor}{\ ((\_\_FLAG\_\_)\ ==\ PWR\_FLAG\_TEMPL)\ \ \ \ \ ?\ ((PWR-\/>CR2\ \&\ PWR\_CR2\_TEMPL)\ \ \ \ \ \ \ ==\ PWR\_CR2\_TEMPL)\ \ \ \ \ \ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00435}00435\ \textcolor{preprocessor}{\ ((\_\_FLAG\_\_)\ ==\ PWR\_FLAG\_VBATH)\ \ \ \ \ ?\ ((PWR-\/>CR2\ \&\ PWR\_CR2\_VBATH)\ \ \ \ \ \ \ ==\ PWR\_CR2\_VBATH)\ \ \ \ \ \ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00436}00436\ \textcolor{preprocessor}{\ ((PWR-\/>CR2\ \&\ PWR\_CR2\_VBATL)\ ==\ PWR\_CR2\_VBATL))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00437}00437\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (SMPS)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00438}00438\ \textcolor{preprocessor}{\#else\ }\textcolor{comment}{/*\ STM32H7Axxx\ and\ STM32H7Bxxx\ lines\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00439}00439\ \textcolor{preprocessor}{\#if\ defined\ (SMPS)\ }\textcolor{comment}{/*\ STM32H7AxxQ\ and\ STM32H7BxxQ\ lines\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00440}00440\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_GET\_FLAG(\_\_FLAG\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00441}00441\ \textcolor{preprocessor}{(((\_\_FLAG\_\_)\ ==\ PWR\_FLAG\_PVDO)\ \ \ \ \ \ \ ?\ ((PWR-\/>CSR1\ \&\ PWR\_CSR1\_PVDO)\ \ \ \ \ \ ==\ PWR\_CSR1\_PVDO)\ \ \ \ \ \ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00442}00442\ \textcolor{preprocessor}{\ ((\_\_FLAG\_\_)\ ==\ PWR\_FLAG\_AVDO)\ \ \ \ \ \ \ ?\ ((PWR-\/>CSR1\ \&\ PWR\_CSR1\_AVDO)\ \ \ \ \ \ ==\ PWR\_CSR1\_AVDO)\ \ \ \ \ \ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00443}00443\ \textcolor{preprocessor}{\ ((\_\_FLAG\_\_)\ ==\ PWR\_FLAG\_ACTVOSRDY)\ \ ?\ ((PWR-\/>CSR1\ \&\ PWR\_CSR1\_ACTVOSRDY)\ ==\ PWR\_CSR1\_ACTVOSRDY)\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00444}00444\ \textcolor{preprocessor}{\ ((\_\_FLAG\_\_)\ ==\ PWR\_FLAG\_BRR)\ \ \ \ \ \ \ \ ?\ ((PWR-\/>CR2\ \&\ PWR\_CR2\_BRRDY)\ \ \ \ \ \ \ ==\ PWR\_CR2\_BRRDY)\ \ \ \ \ \ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00445}00445\ \textcolor{preprocessor}{\ ((\_\_FLAG\_\_)\ ==\ PWR\_FLAG\_VOSRDY)\ \ \ \ \ ?\ ((PWR-\/>SRDCR\ \&\ PWR\_SRDCR\_VOSRDY)\ \ ==\ PWR\_SRDCR\_VOSRDY)\ \ \ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00446}00446\ \textcolor{preprocessor}{\ ((\_\_FLAG\_\_)\ ==\ PWR\_FLAG\_STOP)\ \ \ \ \ \ \ ?\ ((PWR-\/>CPUCR\ \&\ PWR\_CPUCR\_STOPF)\ \ \ ==\ PWR\_CPUCR\_STOPF)\ \ \ \ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00447}00447\ \textcolor{preprocessor}{\ ((\_\_FLAG\_\_)\ ==\ PWR\_FLAG\_SB)\ \ \ \ \ \ \ \ \ ?\ ((PWR-\/>CPUCR\ \&\ PWR\_CPUCR\_SBF)\ \ \ \ \ ==\ PWR\_CPUCR\_SBF)\ \ \ \ \ \ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00448}00448\ \textcolor{preprocessor}{\ ((\_\_FLAG\_\_)\ ==\ PWR\_FLAG\_MMCVDO)\ \ \ \ \ ?\ ((PWR-\/>CSR1\ \&\ PWR\_CSR1\_MMCVDO)\ \ \ \ ==\ PWR\_CSR1\_MMCVDO)\ \ \ \ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00449}00449\ \textcolor{preprocessor}{\ ((\_\_FLAG\_\_)\ ==\ PWR\_FLAG\_SMPSEXTRDY)\ ?\ ((PWR-\/>CR3\ \&\ PWR\_CR3\_SMPSEXTRDY)\ \ ==\ PWR\_CR3\_SMPSEXTRDY)\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00450}00450\ \textcolor{preprocessor}{\ ((\_\_FLAG\_\_)\ ==\ PWR\_FLAG\_USB33RDY)\ \ \ ?\ ((PWR-\/>CR3\ \&\ PWR\_CR3\_USB33RDY)\ \ \ \ ==\ PWR\_CR3\_USB33RDY)\ \ \ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00451}00451\ \textcolor{preprocessor}{\ ((\_\_FLAG\_\_)\ ==\ PWR\_FLAG\_TEMPH)\ \ \ \ \ \ ?\ ((PWR-\/>CR2\ \&\ PWR\_CR2\_TEMPH)\ \ \ \ \ \ \ ==\ PWR\_CR2\_TEMPH)\ \ \ \ \ \ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00452}00452\ \textcolor{preprocessor}{\ ((\_\_FLAG\_\_)\ ==\ PWR\_FLAG\_TEMPL)\ \ \ \ \ \ ?\ ((PWR-\/>CR2\ \&\ PWR\_CR2\_TEMPL)\ \ \ \ \ \ \ ==\ PWR\_CR2\_TEMPL)\ \ \ \ \ \ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00453}00453\ \textcolor{preprocessor}{\ ((\_\_FLAG\_\_)\ ==\ PWR\_FLAG\_VBATH)\ \ \ \ \ \ ?\ ((PWR-\/>CR2\ \&\ PWR\_CR2\_VBATH)\ \ \ \ \ \ \ ==\ PWR\_CR2\_VBATH)\ \ \ \ \ \ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00454}00454\ \textcolor{preprocessor}{\ ((PWR-\/>CR2\ \&\ PWR\_CR2\_VBATL)\ ==\ PWR\_CR2\_VBATL))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00455}00455\ \textcolor{preprocessor}{\#else\ }\textcolor{comment}{/*\ STM32H7Axx\ and\ STM32H7Bxx\ lines\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00456}\mbox{\hyperlink{group___p_w_r___exported___macro_ga2977135bbea35b786805eea640d1c884}{00456}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_GET\_FLAG(\_\_FLAG\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00457}00457\ \textcolor{preprocessor}{(((\_\_FLAG\_\_)\ ==\ PWR\_FLAG\_PVDO)\ \ \ \ \ \ ?\ ((PWR-\/>CSR1\ \&\ PWR\_CSR1\_PVDO)\ \ \ \ \ \ ==\ PWR\_CSR1\_PVDO)\ \ \ \ \ \ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00458}00458\ \textcolor{preprocessor}{\ ((\_\_FLAG\_\_)\ ==\ PWR\_FLAG\_AVDO)\ \ \ \ \ \ ?\ ((PWR-\/>CSR1\ \&\ PWR\_CSR1\_AVDO)\ \ \ \ \ \ ==\ PWR\_CSR1\_AVDO)\ \ \ \ \ \ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00459}00459\ \textcolor{preprocessor}{\ ((\_\_FLAG\_\_)\ ==\ PWR\_FLAG\_ACTVOSRDY)\ ?\ ((PWR-\/>CSR1\ \&\ PWR\_CSR1\_ACTVOSRDY)\ ==\ PWR\_CSR1\_ACTVOSRDY)\ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00460}00460\ \textcolor{preprocessor}{\ ((\_\_FLAG\_\_)\ ==\ PWR\_FLAG\_BRR)\ \ \ \ \ \ \ ?\ ((PWR-\/>CR2\ \&\ PWR\_CR2\_BRRDY)\ \ \ \ \ \ \ ==\ PWR\_CR2\_BRRDY)\ \ \ \ \ \ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00461}00461\ \textcolor{preprocessor}{\ ((\_\_FLAG\_\_)\ ==\ PWR\_FLAG\_VOSRDY)\ \ \ \ ?\ ((PWR-\/>SRDCR\ \&\ PWR\_SRDCR\_VOSRDY)\ \ ==\ PWR\_SRDCR\_VOSRDY)\ \ \ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00462}00462\ \textcolor{preprocessor}{\ ((\_\_FLAG\_\_)\ ==\ PWR\_FLAG\_SCUEN)\ \ \ \ \ ?\ ((PWR-\/>CR3\ \&\ PWR\_CR3\_SCUEN)\ \ \ \ \ \ \ ==\ PWR\_CR3\_SCUEN)\ \ \ \ \ \ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00463}00463\ \textcolor{preprocessor}{\ ((\_\_FLAG\_\_)\ ==\ PWR\_FLAG\_STOP)\ \ \ \ \ \ ?\ ((PWR-\/>CPUCR\ \&\ PWR\_CPUCR\_STOPF)\ \ \ ==\ PWR\_CPUCR\_STOPF)\ \ \ \ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00464}00464\ \textcolor{preprocessor}{\ ((\_\_FLAG\_\_)\ ==\ PWR\_FLAG\_SB)\ \ \ \ \ \ \ \ ?\ ((PWR-\/>CPUCR\ \&\ PWR\_CPUCR\_SBF)\ \ \ \ \ ==\ PWR\_CPUCR\_SBF)\ \ \ \ \ \ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00465}00465\ \textcolor{preprocessor}{\ ((\_\_FLAG\_\_)\ ==\ PWR\_FLAG\_MMCVDO)\ \ \ \ ?\ ((PWR-\/>CSR1\ \&\ PWR\_CSR1\_MMCVDO)\ \ \ \ ==\ PWR\_CSR1\_MMCVDO)\ \ \ \ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00466}00466\ \textcolor{preprocessor}{\ ((\_\_FLAG\_\_)\ ==\ PWR\_FLAG\_USB33RDY)\ \ ?\ ((PWR-\/>CR3\ \&\ PWR\_CR3\_USB33RDY)\ \ \ \ ==\ PWR\_CR3\_USB33RDY)\ \ \ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00467}00467\ \textcolor{preprocessor}{\ ((\_\_FLAG\_\_)\ ==\ PWR\_FLAG\_TEMPH)\ \ \ \ \ ?\ ((PWR-\/>CR2\ \&\ PWR\_CR2\_TEMPH)\ \ \ \ \ \ \ ==\ PWR\_CR2\_TEMPH)\ \ \ \ \ \ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00468}00468\ \textcolor{preprocessor}{\ ((\_\_FLAG\_\_)\ ==\ PWR\_FLAG\_TEMPL)\ \ \ \ \ ?\ ((PWR-\/>CR2\ \&\ PWR\_CR2\_TEMPL)\ \ \ \ \ \ \ ==\ PWR\_CR2\_TEMPL)\ \ \ \ \ \ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00469}00469\ \textcolor{preprocessor}{\ ((\_\_FLAG\_\_)\ ==\ PWR\_FLAG\_VBATH)\ \ \ \ \ ?\ ((PWR-\/>CR2\ \&\ PWR\_CR2\_VBATH)\ \ \ \ \ \ \ ==\ PWR\_CR2\_VBATH)\ \ \ \ \ \ :\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00470}00470\ \textcolor{preprocessor}{\ ((PWR-\/>CR2\ \&\ PWR\_CR2\_VBATL)\ ==\ PWR\_CR2\_VBATL))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00471}00471\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SMPS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00472}00472\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ PWR\_CPUCR\_SBF\_D2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00473}00473\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DUAL\_CORE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00474}00474\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00488}\mbox{\hyperlink{group___p_w_r___exported___macro_ga8e3eb6bbc85beee17d213d64e99e8eed}{00488}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_GET\_WAKEUPFLAG(\_\_FLAG\_\_)\ ((PWR-\/>WKUPFR\ \&\ (\_\_FLAG\_\_))\ ?\ 0\ :\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00489}00489\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00490}00490\ \textcolor{preprocessor}{\#if\ defined\ (DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00501}00501\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_CLEAR\_FLAG(\_\_FLAG\_\_)\ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00502}00502\ \textcolor{preprocessor}{do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00503}00503\ \textcolor{preprocessor}{\ \ \ \ \ SET\_BIT(PWR-\/>CPUCR,\ PWR\_CPUCR\_CSSF);\ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00504}00504\ \textcolor{preprocessor}{\ \ \ \ \ SET\_BIT(PWR-\/>CPU2CR,\ PWR\_CPU2CR\_CSSF);\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00505}00505\ \textcolor{preprocessor}{\}\ while(0)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00506}00506\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00517}\mbox{\hyperlink{group___p_w_r___exported___macro_ga96f24bf4b16c9f944cd829100bf746e5}{00517}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_CLEAR\_FLAG(\_\_FLAG\_\_)\ SET\_BIT(PWR-\/>CPUCR,\ PWR\_CPUCR\_CSSF)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00518}00518\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (DUAL\_CORE)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00519}00519\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00533}\mbox{\hyperlink{group___p_w_r___exported___macro_ga21189c3a699027e3e932dff6985b2516}{00533}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_CLEAR\_WAKEUPFLAG(\_\_FLAG\_\_)\ SET\_BIT(PWR-\/>WKUPCR,\ (\_\_FLAG\_\_))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00534}00534\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00539}\mbox{\hyperlink{group___p_w_r___exported___macro_ga3180f039cf14ef78a64089f387f8f9c2}{00539}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_IT()\ SET\_BIT(EXTI-\/>IMR1,\ PWR\_EXTI\_LINE\_PVD)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00540}00540\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00541}00541\ \textcolor{preprocessor}{\#if\ defined\ (DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00546}00546\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_PVD\_EXTID2\_ENABLE\_IT()\ SET\_BIT(EXTI\_D2-\/>IMR1,\ PWR\_EXTI\_LINE\_PVD)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00547}00547\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (DUAL\_CORE)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00548}00548\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00553}\mbox{\hyperlink{group___p_w_r___exported___macro_gad240d7bf8f15191b068497b9aead1f1f}{00553}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_IT()\ CLEAR\_BIT(EXTI-\/>IMR1,\ PWR\_EXTI\_LINE\_PVD)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00554}00554\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00555}00555\ \textcolor{preprocessor}{\#if\ defined\ (DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00560}00560\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_PVD\_EXTID2\_DISABLE\_IT()\ CLEAR\_BIT(EXTI\_D2-\/>IMR1,\ PWR\_EXTI\_LINE\_PVD)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00561}00561\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (DUAL\_CORE)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00562}00562\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00567}\mbox{\hyperlink{group___p_w_r___exported___macro_gae5ba5672fe8cb7c1686c7f2cc211b128}{00567}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_EVENT()\ SET\_BIT(EXTI-\/>EMR1,\ PWR\_EXTI\_LINE\_PVD)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00568}00568\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00569}00569\ \textcolor{preprocessor}{\#if\ defined\ (DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00574}00574\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_PVD\_EXTID2\_ENABLE\_EVENT()\ SET\_BIT(EXTI\_D2-\/>EMR1,\ PWR\_EXTI\_LINE\_PVD)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00575}00575\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (DUAL\_CORE)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00576}00576\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00581}\mbox{\hyperlink{group___p_w_r___exported___macro_ga8bd379e960497722450c7cea474a7e7a}{00581}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_EVENT()\ CLEAR\_BIT(EXTI-\/>EMR1,\ PWR\_EXTI\_LINE\_PVD)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00582}00582\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00583}00583\ \textcolor{preprocessor}{\#if\ defined\ (DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00588}00588\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_PVD\_EXTID2\_DISABLE\_EVENT()\ CLEAR\_BIT(EXTI\_D2-\/>EMR1,\ PWR\_EXTI\_LINE\_PVD)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00589}00589\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (DUAL\_CORE)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00590}00590\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00595}\mbox{\hyperlink{group___p_w_r___exported___macro_ga7bef3f30c9fe267c99d5240fbf3f878c}{00595}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_RISING\_EDGE()\ SET\_BIT(EXTI-\/>RTSR1,\ PWR\_EXTI\_LINE\_PVD)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00596}00596\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00601}\mbox{\hyperlink{group___p_w_r___exported___macro_ga1ca8fd7f3286a176f6be540c75a004c6}{00601}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_RISING\_EDGE()\ CLEAR\_BIT(EXTI-\/>RTSR1,\ PWR\_EXTI\_LINE\_PVD)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00602}00602\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00607}\mbox{\hyperlink{group___p_w_r___exported___macro_ga5b971478563a00e1ee1a9d8ca8054e08}{00607}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_FALLING\_EDGE()\ SET\_BIT(EXTI-\/>FTSR1,\ PWR\_EXTI\_LINE\_PVD)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00608}00608\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00613}\mbox{\hyperlink{group___p_w_r___exported___macro_ga1ca57168205f8cd8d1014e6eb9465f2d}{00613}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_FALLING\_EDGE()\ CLEAR\_BIT(EXTI-\/>FTSR1,\ PWR\_EXTI\_LINE\_PVD)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00614}00614\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00619}\mbox{\hyperlink{group___p_w_r___exported___macro_ga638033d236eb78c1e5ecb9b49c4e7f36}{00619}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_RISING\_FALLING\_EDGE()\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00620}00620\ \textcolor{preprocessor}{do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00621}00621\ \textcolor{preprocessor}{\ \ \ \ \ \ \_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_RISING\_EDGE();\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00622}00622\ \textcolor{preprocessor}{\ \ \ \ \ \ \_\_HAL\_PWR\_PVD\_EXTI\_ENABLE\_FALLING\_EDGE();\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00623}00623\ \textcolor{preprocessor}{\}\ while(0);}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00624}00624\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00629}\mbox{\hyperlink{group___p_w_r___exported___macro_ga3f66c9c0c214cd08c24674904dcdc4e0}{00629}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_RISING\_FALLING\_EDGE()\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00630}00630\ \textcolor{preprocessor}{do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00631}00631\ \textcolor{preprocessor}{\ \ \ \ \ \ \_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_RISING\_EDGE();\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00632}00632\ \textcolor{preprocessor}{\ \ \ \ \ \ \_\_HAL\_PWR\_PVD\_EXTI\_DISABLE\_FALLING\_EDGE();\ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00633}00633\ \textcolor{preprocessor}{\}\ while(0);}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00634}00634\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00639}\mbox{\hyperlink{group___p_w_r___exported___macro_ga5e66fa75359b51066e0731ac1e5ae438}{00639}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_PVD\_EXTI\_GET\_FLAG()\ ((READ\_BIT(EXTI-\/>PR1,\ PWR\_EXTI\_LINE\_PVD)\ ==\ PWR\_EXTI\_LINE\_PVD)\ ?\ 1UL\ :\ 0UL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00640}00640\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00641}00641\ \textcolor{preprocessor}{\#if\ defined\ (DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00646}00646\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_PVD\_EXTID2\_GET\_FLAG()\ ((READ\_BIT(EXTI\_D2-\/>PR1,\ PWR\_EXTI\_LINE\_PVD)\ ==\ PWR\_EXTI\_LINE\_PVD)\ ?\ 1UL\ :\ 0UL)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00647}00647\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (DUAL\_CORE)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00648}00648\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00653}\mbox{\hyperlink{group___p_w_r___exported___macro_gac0fb2218bc050f5d8fdb1a3f28590352}{00653}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_PVD\_EXTI\_CLEAR\_FLAG()\ SET\_BIT(EXTI-\/>PR1,\ PWR\_EXTI\_LINE\_PVD)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00654}00654\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00655}00655\ \textcolor{preprocessor}{\#if\ defined\ (DUAL\_CORE)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00660}00660\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_PVD\_EXTID2\_CLEAR\_FLAG()\ SET\_BIT(EXTI\_D2-\/>PR1,\ PWR\_EXTI\_LINE\_PVD)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00661}00661\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ defined\ (DUAL\_CORE)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00662}00662\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00667}\mbox{\hyperlink{group___p_w_r___exported___macro_gaba4a7968f5c4c4ca6a7047b147ba18d4}{00667}}\ \textcolor{preprocessor}{\#define\ \_\_HAL\_PWR\_PVD\_EXTI\_GENERATE\_SWIT()\ SET\_BIT(EXTI-\/>SWIER1,\ PWR\_EXTI\_LINE\_PVD)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00672}00672\ \textcolor{comment}{/*\ Include\ PWR\ HAL\ Extension\ module\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00673}00673\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32h7xx__hal__pwr__ex_8h}{stm32h7xx\_hal\_pwr\_ex.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00674}00674\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00675}00675\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00683}00683\ \textcolor{comment}{/*\ Initialization\ and\ de-\/initialization\ functions\ *****************************/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00684}\mbox{\hyperlink{group___p_w_r___exported___functions___group1_ga7edb99b94a46448c34f0301b0a077ff5}{00684}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r___exported___functions___group1_ga7edb99b94a46448c34f0301b0a077ff5}{HAL\_PWR\_DeInit}}\ \ \ \ \ \ \ \ \ \ \ \ (\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00685}\mbox{\hyperlink{group___p_w_r___exported___functions___group1_ga3d07cef39bf294db4aed7e06e5dbf9af}{00685}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r___exported___functions___group1_ga3d07cef39bf294db4aed7e06e5dbf9af}{HAL\_PWR\_EnableBkUpAccess}}\ \ (\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00686}\mbox{\hyperlink{group___p_w_r___exported___functions___group1_ga1513de5f2e4b72e094fb04bab786fec8}{00686}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r___exported___functions___group1_ga1513de5f2e4b72e094fb04bab786fec8}{HAL\_PWR\_DisableBkUpAccess}}\ (\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00694}00694\ \textcolor{comment}{/*\ Peripheral\ Control\ functions\ \ **********************************************/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00695}00695\ \textcolor{comment}{/*\ PVD\ configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00696}\mbox{\hyperlink{group___p_w_r___exported___functions___group2_ga87e59191de350b0942847624ddbe6d9d}{00696}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r___exported___functions___group2_ga87e59191de350b0942847624ddbe6d9d}{HAL\_PWR\_ConfigPVD}}\ \ (\mbox{\hyperlink{struct_p_w_r___p_v_d_type_def}{PWR\_PVDTypeDef}}\ *sConfigPVD);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00697}\mbox{\hyperlink{group___p_w_r___exported___functions___group2_ga729c254eac1847073d8a55621384107d}{00697}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r___exported___functions___group2_ga729c254eac1847073d8a55621384107d}{HAL\_PWR\_EnablePVD}}\ \ (\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00698}\mbox{\hyperlink{group___p_w_r___exported___functions___group2_ga3a843cc2fd1a1bb02c7f2dfa355bf9ec}{00698}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r___exported___functions___group2_ga3a843cc2fd1a1bb02c7f2dfa355bf9ec}{HAL\_PWR\_DisablePVD}}\ (\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00699}00699\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00700}00700\ \textcolor{comment}{/*\ WakeUp\ pins\ configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00701}\mbox{\hyperlink{group___p_w_r___exported___functions___group2_gab821ac9058a5feb78491bff15d9ae591}{00701}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r___exported___functions___group2_gab821ac9058a5feb78491bff15d9ae591}{HAL\_PWR\_EnableWakeUpPin}}\ \ (uint32\_t\ WakeUpPinPolarity);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00702}\mbox{\hyperlink{group___p_w_r___exported___functions___group2_gab12ca816929e23e36f5ed8f4ccdb1472}{00702}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r___exported___functions___group2_gab12ca816929e23e36f5ed8f4ccdb1472}{HAL\_PWR\_DisableWakeUpPin}}\ (uint32\_t\ WakeUpPinx);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00703}00703\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00704}00704\ \textcolor{comment}{/*\ Low\ Power\ modes\ entry\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00705}\mbox{\hyperlink{group___p_w_r___exported___functions___group2_gacfca5f1062274423e08317c0a5a225fa}{00705}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r___exported___functions___group2_gacfca5f1062274423e08317c0a5a225fa}{HAL\_PWR\_EnterSTOPMode}}\ \ \ \ (uint32\_t\ Regulator,\ uint8\_t\ STOPEntry);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00706}\mbox{\hyperlink{group___p_w_r___exported___functions___group2_ga5c84f4e046525c22d233c8a3443fab5f}{00706}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r___exported___functions___group2_ga5c84f4e046525c22d233c8a3443fab5f}{HAL\_PWR\_EnterSLEEPMode}}\ \ \ (uint32\_t\ Regulator,\ uint8\_t\ SLEEPEntry);}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00707}\mbox{\hyperlink{group___p_w_r___exported___functions___group2_ga40736f74c169077fcd08f34470559aa2}{00707}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r___exported___functions___group2_ga40736f74c169077fcd08f34470559aa2}{HAL\_PWR\_EnterSTANDBYMode}}\ (\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00708}00708\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00709}00709\ \textcolor{comment}{/*\ Power\ PVD\ IRQ\ Handler\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00710}\mbox{\hyperlink{group___p_w_r___exported___functions___group2_gae3403237bde597d72b32f0434932a047}{00710}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r___exported___functions___group2_gae3403237bde597d72b32f0434932a047}{HAL\_PWR\_PVD\_IRQHandler}}\ (\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00711}\mbox{\hyperlink{group___p_w_r___exported___functions___group2_gaa4843b3eb7989f5b95e1218af4086940}{00711}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r___exported___functions___group2_gaa4843b3eb7989f5b95e1218af4086940}{HAL\_PWR\_PVDCallback}}\ \ \ \ (\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00712}00712\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00713}00713\ \textcolor{comment}{/*\ Cortex\ System\ Control\ functions\ \ *******************************************/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00714}\mbox{\hyperlink{group___p_w_r___exported___functions___group2_ga85d0154c96068b286072a64fca4c7e6a}{00714}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r___exported___functions___group2_ga85d0154c96068b286072a64fca4c7e6a}{HAL\_PWR\_EnableSleepOnExit}}\ \ (\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00715}\mbox{\hyperlink{group___p_w_r___exported___functions___group2_ga1da299e8186a3e08a694865bd41c3bb0}{00715}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r___exported___functions___group2_ga1da299e8186a3e08a694865bd41c3bb0}{HAL\_PWR\_DisableSleepOnExit}}\ (\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00716}\mbox{\hyperlink{group___p_w_r___exported___functions___group2_ga6f33b1c8c8cc85129c68ac302a281033}{00716}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r___exported___functions___group2_ga6f33b1c8c8cc85129c68ac302a281033}{HAL\_PWR\_EnableSEVOnPend}}\ \ \ \ (\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00717}\mbox{\hyperlink{group___p_w_r___exported___functions___group2_ga7811014def9b864dd490a63ada4bab68}{00717}}\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r___exported___functions___group2_ga7811014def9b864dd490a63ada4bab68}{HAL\_PWR\_DisableSEVOnPend}}\ \ \ (\textcolor{keywordtype}{void});}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00726}00726\ \textcolor{comment}{/*\ Private\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00727}00727\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00728}00728\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00736}00736\ \textcolor{preprocessor}{\#define\ PWR\_EXTI\_LINE\_PVD\ \ EXTI\_IMR1\_IM16\ }}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00745}00745\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00753}00753\ \textcolor{comment}{/*\ Check\ PVD\ level\ parameter\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00754}\mbox{\hyperlink{group___p_w_r___i_s___p_w_r___definitions_gabac4485a57abc97aad91eaa0b65ae927}{00754}}\ \textcolor{preprocessor}{\#define\ IS\_PWR\_PVD\_LEVEL(LEVEL)\ (((LEVEL)\ ==\ PWR\_PVDLEVEL\_0)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00755}00755\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LEVEL)\ ==\ PWR\_PVDLEVEL\_1)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00756}00756\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LEVEL)\ ==\ PWR\_PVDLEVEL\_2)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00757}00757\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LEVEL)\ ==\ PWR\_PVDLEVEL\_3)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00758}00758\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LEVEL)\ ==\ PWR\_PVDLEVEL\_4)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00759}00759\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LEVEL)\ ==\ PWR\_PVDLEVEL\_5)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00760}00760\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LEVEL)\ ==\ PWR\_PVDLEVEL\_6)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00761}00761\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((LEVEL)\ ==\ PWR\_PVDLEVEL\_7))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00762}00762\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00763}00763\ \textcolor{comment}{/*\ Check\ PVD\ mode\ parameter\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00764}\mbox{\hyperlink{group___p_w_r___i_s___p_w_r___definitions_ga8edfbbba20e58a9281408c23dc6ff7ef}{00764}}\ \textcolor{preprocessor}{\#define\ IS\_PWR\_PVD\_MODE(MODE)\ (((MODE)\ ==\ PWR\_PVD\_MODE\_IT\_RISING)\ \ \ \ \ \ \ \ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00765}00765\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ PWR\_PVD\_MODE\_IT\_FALLING)\ \ \ \ \ \ \ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00766}00766\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ PWR\_PVD\_MODE\_IT\_RISING\_FALLING)\ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00767}00767\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ PWR\_PVD\_MODE\_EVENT\_RISING)\ \ \ \ \ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00768}00768\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ PWR\_PVD\_MODE\_EVENT\_FALLING)\ \ \ \ \ \ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00769}00769\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ PWR\_PVD\_MODE\_EVENT\_RISING\_FALLING)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00770}00770\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((MODE)\ ==\ PWR\_PVD\_MODE\_NORMAL))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00771}00771\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00772}00772\ \textcolor{comment}{/*\ Check\ low\ power\ regulator\ parameter\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00773}\mbox{\hyperlink{group___p_w_r___i_s___p_w_r___definitions_ga03c105070272141c0bab5f2b74469072}{00773}}\ \textcolor{preprocessor}{\#define\ IS\_PWR\_REGULATOR(REGULATOR)\ (((REGULATOR)\ ==\ PWR\_MAINREGULATOR\_ON)\ \ \ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00774}00774\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((REGULATOR)\ ==\ PWR\_LOWPOWERREGULATOR\_ON))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00775}00775\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00776}00776\ \textcolor{comment}{/*\ Check\ low\ power\ mode\ entry\ parameter\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00777}\mbox{\hyperlink{group___p_w_r___i_s___p_w_r___definitions_ga9b36a9c213a77d36340788b2e7e277ff}{00777}}\ \textcolor{preprocessor}{\#define\ IS\_PWR\_SLEEP\_ENTRY(ENTRY)\ (((ENTRY)\ ==\ PWR\_SLEEPENTRY\_WFI)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00778}00778\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ENTRY)\ ==\ PWR\_SLEEPENTRY\_WFE))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00779}00779\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00780}00780\ \textcolor{comment}{/*\ Check\ low\ power\ mode\ entry\ parameter\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00781}\mbox{\hyperlink{group___p_w_r___i_s___p_w_r___definitions_ga4a94eb1f400dec6e486fbc229cbea8a0}{00781}}\ \textcolor{preprocessor}{\#define\ IS\_PWR\_STOP\_ENTRY(ENTRY)\ (((ENTRY)\ ==\ PWR\_STOPENTRY\_WFI)\ ||\(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00782}00782\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((ENTRY)\ ==\ PWR\_STOPENTRY\_WFE))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00783}00783\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00784}00784\ \textcolor{comment}{/*\ Check\ voltage\ scale\ level\ parameter\ */}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00785}\mbox{\hyperlink{group___p_w_r___i_s___p_w_r___definitions_gab7f9039ed34cc5af3d57606c726e66a2}{00785}}\ \textcolor{preprocessor}{\#define\ IS\_PWR\_REGULATOR\_VOLTAGE(VOLTAGE)\ (((VOLTAGE)\ ==\ PWR\_REGULATOR\_VOLTAGE\_SCALE0)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00786}00786\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((VOLTAGE)\ ==\ PWR\_REGULATOR\_VOLTAGE\_SCALE1)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00787}00787\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((VOLTAGE)\ ==\ PWR\_REGULATOR\_VOLTAGE\_SCALE2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00788}00788\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((VOLTAGE)\ ==\ PWR\_REGULATOR\_VOLTAGE\_SCALE3))}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00805}00805\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00806}00806\ \}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00807}00807\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ \_\_cplusplus\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00808}00808\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00809}00809\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32H7xx\_HAL\_PWR\_H\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00810}00810\ }
\DoxyCodeLine{\Hypertarget{stm32h7xx__hal__pwr_8h_source_l00811}00811\ \textcolor{comment}{/************************\ (C)\ COPYRIGHT\ STMicroelectronics\ *****END\ OF\ FILE****/}}

\end{DoxyCode}
