Selecting top level module vga
Synthesizing module vga
@W:"D:\actelprj\scanconv\hdl\vga.v":19:19:19:23|Input vsync is unused
@W:"D:\actelprj\scanconv\hdl\vga.v":21:12:21:16|Input saved is unused
