[p LITE_MODE AUTOSTATIC LFSROK ]
[d version 1.1 ]
[d edition pro ]
[d chip 18F2550 ]
"50 /opt/microchip/xc8/v1.01/include/pic18f2550.h
[s S23 . 1 `uc 1 FRM 1 0 :8:0 
]
[s S25 . 1 `uc 1 FRM0 1 0 :1:0 
`uc 1 FRM1 1 0 :1:1 
`uc 1 FRM2 1 0 :1:2 
`uc 1 FRM3 1 0 :1:3 
`uc 1 FRM4 1 0 :1:4 
`uc 1 FRM5 1 0 :1:5 
`uc 1 FRM6 1 0 :1:6 
`uc 1 FRM7 1 0 :1:7 
]
[s S34 . 1 `uc 1 FRML 1 0 :8:0 
]
[u S36 . 1 `S23 1 . 1 0 `S25 1 . 1 0 `S34 1 . 1 0 ]
"106
[s S55 . 1 `uc 1 FRM 1 0 :3:0 
]
[s S57 . 1 `uc 1 FRM8 1 0 :1:0 
`uc 1 FRM9 1 0 :1:1 
`uc 1 FRM10 1 0 :1:2 
]
[u S61 . 1 `S55 1 . 1 0 `S57 1 . 1 0 ]
"136
[s S72 . 1 `uc 1 URSTIF 1 0 :1:0 
`uc 1 UERRIF 1 0 :1:1 
`uc 1 ACTVIF 1 0 :1:2 
`uc 1 TRNIF 1 0 :1:3 
`uc 1 IDLEIF 1 0 :1:4 
`uc 1 STALLIF 1 0 :1:5 
`uc 1 SOFIF 1 0 :1:6 
]
[u S80 . 1 `S72 1 . 1 0 ]
"176
[s S92 . 1 `uc 1 URSTIE 1 0 :1:0 
`uc 1 UERRIE 1 0 :1:1 
`uc 1 ACTVIE 1 0 :1:2 
`uc 1 TRNIE 1 0 :1:3 
`uc 1 IDLEIE 1 0 :1:4 
`uc 1 STALLIE 1 0 :1:5 
`uc 1 SOFIE 1 0 :1:6 
]
[u S100 . 1 `S92 1 . 1 0 ]
"216
[s S112 . 1 `uc 1 PIDEF 1 0 :1:0 
`uc 1 CRC5EF 1 0 :1:1 
`uc 1 CRC16EF 1 0 :1:2 
`uc 1 DFN8EF 1 0 :1:3 
`uc 1 BTOEF 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 BTSEF 1 0 :1:7 
]
[u S120 . 1 `S112 1 . 1 0 ]
"253
[s S132 . 1 `uc 1 PIDEE 1 0 :1:0 
`uc 1 CRC5EE 1 0 :1:1 
`uc 1 CRC16EE 1 0 :1:2 
`uc 1 DFN8EE 1 0 :1:3 
`uc 1 BTOEE 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 BTSEE 1 0 :1:7 
]
[u S140 . 1 `S132 1 . 1 0 ]
"290
[s S152 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PPBI 1 0 :1:1 
`uc 1 DIR 1 0 :1:2 
`uc 1 ENDP 1 0 :4:3 
]
[s S157 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ENDP0 1 0 :1:3 
`uc 1 ENDP1 1 0 :1:4 
`uc 1 ENDP2 1 0 :1:5 
`uc 1 ENDP3 1 0 :1:6 
]
[u S163 . 1 `S152 1 . 1 0 `S157 1 . 1 0 ]
"334
[s S179 . 1 `uc 1 . 1 0 :1:0 
`uc 1 SUSPND 1 0 :1:1 
`uc 1 RESUME 1 0 :1:2 
`uc 1 USBEN 1 0 :1:3 
`uc 1 PKTDIS 1 0 :1:4 
`uc 1 SE0 1 0 :1:5 
`uc 1 PPBRST 1 0 :1:6 
]
[u S187 . 1 `S179 1 . 1 0 ]
"371
[s S199 . 1 `uc 1 ADDR 1 0 :7:0 
]
[s S201 . 1 `uc 1 ADDR0 1 0 :1:0 
`uc 1 ADDR1 1 0 :1:1 
`uc 1 ADDR2 1 0 :1:2 
`uc 1 ADDR3 1 0 :1:3 
`uc 1 ADDR4 1 0 :1:4 
`uc 1 ADDR5 1 0 :1:5 
`uc 1 ADDR6 1 0 :1:6 
]
[u S209 . 1 `S199 1 . 1 0 `S201 1 . 1 0 ]
"417
[s S224 . 1 `uc 1 PPB 1 0 :2:0 
`uc 1 FSEN 1 0 :1:2 
`uc 1 UTRDIS 1 0 :1:3 
`uc 1 UPUEN 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 UOEMON 1 0 :1:6 
`uc 1 UTEYE 1 0 :1:7 
]
[s S232 . 1 `uc 1 PPB0 1 0 :1:0 
`uc 1 PPB1 1 0 :1:1 
]
[s S235 . 1 `uc 1 UPP0 1 0 :1:0 
]
[s S237 . 1 `uc 1 . 1 0 :1:0 
`uc 1 UPP1 1 0 :1:1 
]
[u S240 . 1 `S224 1 . 1 0 `S232 1 . 1 0 `S235 1 . 1 0 `S237 1 . 1 0 ]
"477
[s S263 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S269 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP0CONDIS 1 0 :1:3 
]
[s S272 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP0HSHK 1 0 :1:4 
]
[s S275 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP0INEN 1 0 :1:1 
]
[s S278 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP0OUTEN 1 0 :1:2 
]
[s S281 . 1 `uc 1 EP0STALL 1 0 :1:0 
]
[s S283 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS0 1 0 :1:3 
]
[s S286 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK0 1 0 :1:4 
]
[s S289 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN0 1 0 :1:1 
]
[s S292 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN0 1 0 :1:2 
]
[s S295 . 1 `uc 1 EPSTALL0 1 0 :1:0 
]
[u S297 . 1 `S263 1 . 1 0 `S269 1 . 1 0 `S272 1 . 1 0 `S275 1 . 1 0 `S278 1 . 1 0 `S281 1 . 1 0 `S283 1 . 1 0 `S286 1 . 1 0 `S289 1 . 1 0 `S292 1 . 1 0 `S295 1 . 1 0 ]
"577
[s S345 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S351 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP1CONDIS 1 0 :1:3 
]
[s S354 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP1HSHK 1 0 :1:4 
]
[s S357 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP1INEN 1 0 :1:1 
]
[s S360 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP1OUTEN 1 0 :1:2 
]
[s S363 . 1 `uc 1 EP1STALL 1 0 :1:0 
]
[s S365 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS1 1 0 :1:3 
]
[s S368 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK1 1 0 :1:4 
]
[s S371 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN1 1 0 :1:1 
]
[s S374 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN1 1 0 :1:2 
]
[s S377 . 1 `uc 1 EPSTALL1 1 0 :1:0 
]
[u S379 . 1 `S263 1 . 1 0 `S351 1 . 1 0 `S354 1 . 1 0 `S357 1 . 1 0 `S360 1 . 1 0 `S363 1 . 1 0 `S365 1 . 1 0 `S368 1 . 1 0 `S371 1 . 1 0 `S374 1 . 1 0 `S377 1 . 1 0 ]
"677
[s S427 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S433 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP2CONDIS 1 0 :1:3 
]
[s S436 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP2HSHK 1 0 :1:4 
]
[s S439 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP2INEN 1 0 :1:1 
]
[s S442 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP2OUTEN 1 0 :1:2 
]
[s S445 . 1 `uc 1 EP2STALL 1 0 :1:0 
]
[s S447 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS2 1 0 :1:3 
]
[s S450 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK2 1 0 :1:4 
]
[s S453 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN2 1 0 :1:1 
]
[s S456 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN2 1 0 :1:2 
]
[s S459 . 1 `uc 1 EPSTALL2 1 0 :1:0 
]
[u S461 . 1 `S263 1 . 1 0 `S433 1 . 1 0 `S436 1 . 1 0 `S439 1 . 1 0 `S442 1 . 1 0 `S445 1 . 1 0 `S447 1 . 1 0 `S450 1 . 1 0 `S453 1 . 1 0 `S456 1 . 1 0 `S459 1 . 1 0 ]
"777
[s S509 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S515 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP3CONDIS 1 0 :1:3 
]
[s S518 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP3HSHK 1 0 :1:4 
]
[s S521 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP3INEN 1 0 :1:1 
]
[s S524 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP3OUTEN 1 0 :1:2 
]
[s S527 . 1 `uc 1 EP3STALL 1 0 :1:0 
]
[s S529 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS3 1 0 :1:3 
]
[s S532 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK3 1 0 :1:4 
]
[s S535 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN3 1 0 :1:1 
]
[s S538 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN3 1 0 :1:2 
]
[s S541 . 1 `uc 1 EPSTALL3 1 0 :1:0 
]
[u S543 . 1 `S263 1 . 1 0 `S515 1 . 1 0 `S518 1 . 1 0 `S521 1 . 1 0 `S524 1 . 1 0 `S527 1 . 1 0 `S529 1 . 1 0 `S532 1 . 1 0 `S535 1 . 1 0 `S538 1 . 1 0 `S541 1 . 1 0 ]
"877
[s S591 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S597 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP4CONDIS 1 0 :1:3 
]
[s S600 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP4HSHK 1 0 :1:4 
]
[s S603 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP4INEN 1 0 :1:1 
]
[s S606 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP4OUTEN 1 0 :1:2 
]
[s S609 . 1 `uc 1 EP4STALL 1 0 :1:0 
]
[s S611 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS4 1 0 :1:3 
]
[s S614 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK4 1 0 :1:4 
]
[s S617 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN4 1 0 :1:1 
]
[s S620 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN4 1 0 :1:2 
]
[s S623 . 1 `uc 1 EPSTALL4 1 0 :1:0 
]
[u S625 . 1 `S263 1 . 1 0 `S597 1 . 1 0 `S600 1 . 1 0 `S603 1 . 1 0 `S606 1 . 1 0 `S609 1 . 1 0 `S611 1 . 1 0 `S614 1 . 1 0 `S617 1 . 1 0 `S620 1 . 1 0 `S623 1 . 1 0 ]
"977
[s S673 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S679 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP5CONDIS 1 0 :1:3 
]
[s S682 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP5HSHK 1 0 :1:4 
]
[s S685 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP5INEN 1 0 :1:1 
]
[s S688 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP5OUTEN 1 0 :1:2 
]
[s S691 . 1 `uc 1 EP5STALL 1 0 :1:0 
]
[s S693 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS5 1 0 :1:3 
]
[s S696 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK5 1 0 :1:4 
]
[s S699 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN5 1 0 :1:1 
]
[s S702 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN5 1 0 :1:2 
]
[s S705 . 1 `uc 1 EPSTALL5 1 0 :1:0 
]
[u S707 . 1 `S263 1 . 1 0 `S679 1 . 1 0 `S682 1 . 1 0 `S685 1 . 1 0 `S688 1 . 1 0 `S691 1 . 1 0 `S693 1 . 1 0 `S696 1 . 1 0 `S699 1 . 1 0 `S702 1 . 1 0 `S705 1 . 1 0 ]
"1077
[s S755 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S761 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP6CONDIS 1 0 :1:3 
]
[s S764 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP6HSHK 1 0 :1:4 
]
[s S767 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP6INEN 1 0 :1:1 
]
[s S770 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP6OUTEN 1 0 :1:2 
]
[s S773 . 1 `uc 1 EP6STALL 1 0 :1:0 
]
[s S775 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS6 1 0 :1:3 
]
[s S778 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK6 1 0 :1:4 
]
[s S781 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN6 1 0 :1:1 
]
[s S784 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN6 1 0 :1:2 
]
[s S787 . 1 `uc 1 EPSTALL6 1 0 :1:0 
]
[u S789 . 1 `S263 1 . 1 0 `S761 1 . 1 0 `S764 1 . 1 0 `S767 1 . 1 0 `S770 1 . 1 0 `S773 1 . 1 0 `S775 1 . 1 0 `S778 1 . 1 0 `S781 1 . 1 0 `S784 1 . 1 0 `S787 1 . 1 0 ]
"1177
[s S837 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S843 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP7CONDIS 1 0 :1:3 
]
[s S846 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP7HSHK 1 0 :1:4 
]
[s S849 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP7INEN 1 0 :1:1 
]
[s S852 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP7OUTEN 1 0 :1:2 
]
[s S855 . 1 `uc 1 EP7STALL 1 0 :1:0 
]
[s S857 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS7 1 0 :1:3 
]
[s S860 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK7 1 0 :1:4 
]
[s S863 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN7 1 0 :1:1 
]
[s S866 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN7 1 0 :1:2 
]
[s S869 . 1 `uc 1 EPSTALL7 1 0 :1:0 
]
[u S871 . 1 `S263 1 . 1 0 `S843 1 . 1 0 `S846 1 . 1 0 `S849 1 . 1 0 `S852 1 . 1 0 `S855 1 . 1 0 `S857 1 . 1 0 `S860 1 . 1 0 `S863 1 . 1 0 `S866 1 . 1 0 `S869 1 . 1 0 ]
"1277
[s S919 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S925 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS8 1 0 :1:3 
]
[s S928 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK8 1 0 :1:4 
]
[s S931 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN8 1 0 :1:1 
]
[s S934 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN8 1 0 :1:2 
]
[s S937 . 1 `uc 1 EPSTALL8 1 0 :1:0 
]
[u S939 . 1 `S263 1 . 1 0 `S925 1 . 1 0 `S928 1 . 1 0 `S931 1 . 1 0 `S934 1 . 1 0 `S937 1 . 1 0 ]
"1343
[s S968 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S974 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS9 1 0 :1:3 
]
[s S977 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK9 1 0 :1:4 
]
[s S980 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN9 1 0 :1:1 
]
[s S983 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN9 1 0 :1:2 
]
[s S986 . 1 `uc 1 EPSTALL9 1 0 :1:0 
]
[u S988 . 1 `S263 1 . 1 0 `S974 1 . 1 0 `S977 1 . 1 0 `S980 1 . 1 0 `S983 1 . 1 0 `S986 1 . 1 0 ]
"1409
[s S1017 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S1023 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS10 1 0 :1:3 
]
[s S1026 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK10 1 0 :1:4 
]
[s S1029 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN10 1 0 :1:1 
]
[s S1032 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN10 1 0 :1:2 
]
[s S1035 . 1 `uc 1 EPSTALL10 1 0 :1:0 
]
[u S1037 . 1 `S263 1 . 1 0 `S1023 1 . 1 0 `S1026 1 . 1 0 `S1029 1 . 1 0 `S1032 1 . 1 0 `S1035 1 . 1 0 ]
"1475
[s S1066 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S1072 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS11 1 0 :1:3 
]
[s S1075 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK11 1 0 :1:4 
]
[s S1078 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN11 1 0 :1:1 
]
[s S1081 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN11 1 0 :1:2 
]
[s S1084 . 1 `uc 1 EPSTALL11 1 0 :1:0 
]
[u S1086 . 1 `S263 1 . 1 0 `S1072 1 . 1 0 `S1075 1 . 1 0 `S1078 1 . 1 0 `S1081 1 . 1 0 `S1084 1 . 1 0 ]
"1541
[s S1115 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S1121 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS12 1 0 :1:3 
]
[s S1124 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK12 1 0 :1:4 
]
[s S1127 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN12 1 0 :1:1 
]
[s S1130 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN12 1 0 :1:2 
]
[s S1133 . 1 `uc 1 EPSTALL12 1 0 :1:0 
]
[u S1135 . 1 `S263 1 . 1 0 `S1121 1 . 1 0 `S1124 1 . 1 0 `S1127 1 . 1 0 `S1130 1 . 1 0 `S1133 1 . 1 0 ]
"1607
[s S1164 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S1170 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS13 1 0 :1:3 
]
[s S1173 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK13 1 0 :1:4 
]
[s S1176 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN13 1 0 :1:1 
]
[s S1179 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN13 1 0 :1:2 
]
[s S1182 . 1 `uc 1 EPSTALL13 1 0 :1:0 
]
[u S1184 . 1 `S263 1 . 1 0 `S1170 1 . 1 0 `S1173 1 . 1 0 `S1176 1 . 1 0 `S1179 1 . 1 0 `S1182 1 . 1 0 ]
"1673
[s S1213 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S1219 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS14 1 0 :1:3 
]
[s S1222 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK14 1 0 :1:4 
]
[s S1225 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN14 1 0 :1:1 
]
[s S1228 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN14 1 0 :1:2 
]
[s S1231 . 1 `uc 1 EPSTALL14 1 0 :1:0 
]
[u S1233 . 1 `S263 1 . 1 0 `S1219 1 . 1 0 `S1222 1 . 1 0 `S1225 1 . 1 0 `S1228 1 . 1 0 `S1231 1 . 1 0 ]
"1739
[s S1262 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
[s S1268 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS15 1 0 :1:3 
]
[s S1271 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK15 1 0 :1:4 
]
[s S1274 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN15 1 0 :1:1 
]
[s S1277 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN15 1 0 :1:2 
]
[s S1280 . 1 `uc 1 EPSTALL15 1 0 :1:0 
]
[u S1282 . 1 `S263 1 . 1 0 `S1268 1 . 1 0 `S1271 1 . 1 0 `S1274 1 . 1 0 `S1277 1 . 1 0 `S1280 1 . 1 0 ]
"1805
[s S1311 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
]
[s S1319 . 1 `uc 1 AN0 1 0 :1:0 
`uc 1 AN1 1 0 :1:1 
`uc 1 AN2 1 0 :1:2 
`uc 1 AN3 1 0 :1:3 
`uc 1 T0CKI 1 0 :1:4 
`uc 1 AN4 1 0 :1:5 
`uc 1 OSC2 1 0 :1:6 
]
[s S1327 . 1 `uc 1 . 1 0 :2:0 
`uc 1 VREFM 1 0 :1:2 
`uc 1 VREFP 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 LVDIN 1 0 :1:5 
]
[s S1333 . 1 `uc 1 . 1 0 :5:0 
`uc 1 HLVDIN 1 0 :1:5 
]
[s S1336 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RA7 1 0 :1:7 
]
[s S1339 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RJPU 1 0 :1:7 
]
[s S1342 . 1 `uc 1 ULPWUIN 1 0 :1:0 
]
[u S1344 . 1 `S1311 1 . 1 0 `S1319 1 . 1 0 `S1327 1 . 1 0 `S1333 1 . 1 0 `S1336 1 . 1 0 `S1339 1 . 1 0 `S1342 1 . 1 0 ]
"1918
[s S1387 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[s S1396 . 1 `uc 1 INT0 1 0 :1:0 
`uc 1 INT1 1 0 :1:1 
`uc 1 INT2 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 PGM 1 0 :1:5 
`uc 1 PGC 1 0 :1:6 
`uc 1 PGD 1 0 :1:7 
]
[s S1404 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CCP2_PA2 1 0 :1:3 
]
[u S1407 . 1 `S1387 1 . 1 0 `S1396 1 . 1 0 `S1404 1 . 1 0 ]
"1996
[s S1433 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[s S1442 . 1 `uc 1 T1OSO 1 0 :1:0 
`uc 1 T1OSI 1 0 :1:1 
`uc 1 CCP1 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 TX 1 0 :1:6 
`uc 1 RX 1 0 :1:7 
]
[s S1449 . 1 `uc 1 T13CKI 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 P1A 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 CK 1 0 :1:6 
`uc 1 DT 1 0 :1:7 
]
[s S1456 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCP2 1 0 :1:1 
]
[s S1459 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PA1 1 0 :1:2 
]
[s S1462 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PA2 1 0 :1:1 
]
[s S1465 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RC3 1 0 :1:3 
]
[u S1468 . 1 `S1433 1 . 1 0 `S1442 1 . 1 0 `S1449 1 . 1 0 `S1456 1 . 1 0 `S1459 1 . 1 0 `S1462 1 . 1 0 `S1465 1 . 1 0 ]
"2108
[s S1513 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RE3 1 0 :1:3 
]
[s S1516 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CCP10 1 0 :1:2 
]
[s S1519 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CCP2E 1 0 :1:7 
]
[s S1522 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CCP6E 1 0 :1:6 
]
[s S1525 . 1 `uc 1 . 1 0 :5:0 
`uc 1 CCP7E 1 0 :1:5 
]
[s S1528 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP8E 1 0 :1:4 
]
[s S1531 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CCP9E 1 0 :1:3 
]
[s S1534 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CS 1 0 :1:2 
]
[s S1537 . 1 `uc 1 . 1 0 :7:0 
`uc 1 PA2E 1 0 :1:7 
]
[s S1540 . 1 `uc 1 . 1 0 :6:0 
`uc 1 PB1E 1 0 :1:6 
]
[s S1543 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PB2 1 0 :1:2 
]
[s S1546 . 1 `uc 1 . 1 0 :4:0 
`uc 1 PB3E 1 0 :1:4 
]
[s S1549 . 1 `uc 1 . 1 0 :5:0 
`uc 1 PC1E 1 0 :1:5 
]
[s S1552 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PC2 1 0 :1:1 
]
[s S1555 . 1 `uc 1 . 1 0 :3:0 
`uc 1 PC3E 1 0 :1:3 
]
[s S1558 . 1 `uc 1 PD2 1 0 :1:0 
]
[s S1560 . 1 `uc 1 RDE 1 0 :1:0 
]
[s S1562 . 1 `uc 1 RE0 1 0 :1:0 
]
[s S1564 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RE1 1 0 :1:1 
]
[s S1567 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RE2 1 0 :1:2 
]
[s S1570 . 1 `uc 1 . 1 0 :4:0 
`uc 1 RE4 1 0 :1:4 
]
[s S1573 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RE5 1 0 :1:5 
]
[s S1576 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RE6 1 0 :1:6 
]
[s S1579 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RE7 1 0 :1:7 
]
[s S1582 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WRE 1 0 :1:1 
]
[u S1585 . 1 `S1513 1 . 1 0 `S1516 1 . 1 0 `S1519 1 . 1 0 `S1522 1 . 1 0 `S1525 1 . 1 0 `S1528 1 . 1 0 `S1531 1 . 1 0 `S1534 1 . 1 0 `S1537 1 . 1 0 `S1540 1 . 1 0 `S1543 1 . 1 0 `S1546 1 . 1 0 `S1549 1 . 1 0 `S1552 1 . 1 0 `S1555 1 . 1 0 `S1558 1 . 1 0 `S1560 1 . 1 0 `S1562 1 . 1 0 `S1564 1 . 1 0 `S1567 1 . 1 0 `S1570 1 . 1 0 `S1573 1 . 1 0 `S1576 1 . 1 0 `S1579 1 . 1 0 `S1582 1 . 1 0 ]
"2290
[s S1685 . 1 `uc 1 LATA0 1 0 :1:0 
`uc 1 LATA1 1 0 :1:1 
`uc 1 LATA2 1 0 :1:2 
`uc 1 LATA3 1 0 :1:3 
`uc 1 LATA4 1 0 :1:4 
`uc 1 LATA5 1 0 :1:5 
`uc 1 LATA6 1 0 :1:6 
]
[s S1693 . 1 `uc 1 LA0 1 0 :1:0 
]
[s S1695 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LA1 1 0 :1:1 
]
[s S1698 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LA2 1 0 :1:2 
]
[s S1701 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LA3 1 0 :1:3 
]
[s S1704 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LA4 1 0 :1:4 
]
[s S1707 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LA5 1 0 :1:5 
]
[s S1710 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LA6 1 0 :1:6 
]
[s S1713 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LA7 1 0 :1:7 
]
[s S1716 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LATA7 1 0 :1:7 
]
[u S1719 . 1 `S1685 1 . 1 0 `S1693 1 . 1 0 `S1695 1 . 1 0 `S1698 1 . 1 0 `S1701 1 . 1 0 `S1704 1 . 1 0 `S1707 1 . 1 0 `S1710 1 . 1 0 `S1713 1 . 1 0 `S1716 1 . 1 0 ]
"2392
[s S1766 . 1 `uc 1 LATB0 1 0 :1:0 
`uc 1 LATB1 1 0 :1:1 
`uc 1 LATB2 1 0 :1:2 
`uc 1 LATB3 1 0 :1:3 
`uc 1 LATB4 1 0 :1:4 
`uc 1 LATB5 1 0 :1:5 
`uc 1 LATB6 1 0 :1:6 
`uc 1 LATB7 1 0 :1:7 
]
[s S1775 . 1 `uc 1 LB0 1 0 :1:0 
]
[s S1777 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LB1 1 0 :1:1 
]
[s S1780 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LB2 1 0 :1:2 
]
[s S1783 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LB3 1 0 :1:3 
]
[s S1786 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LB4 1 0 :1:4 
]
[s S1789 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LB5 1 0 :1:5 
]
[s S1792 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LB6 1 0 :1:6 
]
[s S1795 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LB7 1 0 :1:7 
]
[u S1798 . 1 `S1766 1 . 1 0 `S1775 1 . 1 0 `S1777 1 . 1 0 `S1780 1 . 1 0 `S1783 1 . 1 0 `S1786 1 . 1 0 `S1789 1 . 1 0 `S1792 1 . 1 0 `S1795 1 . 1 0 ]
"2491
[s S1842 . 1 `uc 1 LATC0 1 0 :1:0 
`uc 1 LATC1 1 0 :1:1 
`uc 1 LATC2 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 LATC6 1 0 :1:6 
`uc 1 LATC7 1 0 :1:7 
]
[s S1849 . 1 `uc 1 LC0 1 0 :1:0 
]
[s S1851 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LC1 1 0 :1:1 
]
[s S1854 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LC2 1 0 :1:2 
]
[s S1857 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LC3 1 0 :1:3 
]
[s S1860 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LC4 1 0 :1:4 
]
[s S1863 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LC5 1 0 :1:5 
]
[s S1866 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LC6 1 0 :1:6 
]
[s S1869 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LC7 1 0 :1:7 
]
[u S1872 . 1 `S1842 1 . 1 0 `S1849 1 . 1 0 `S1851 1 . 1 0 `S1854 1 . 1 0 `S1857 1 . 1 0 `S1860 1 . 1 0 `S1863 1 . 1 0 `S1866 1 . 1 0 `S1869 1 . 1 0 ]
"2584
[s S1915 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
]
[s S1923 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
]
[u S1931 . 1 `S1915 1 . 1 0 `S1311 1 . 1 0 ]
"2608
[s S1951 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
]
[s S1959 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
]
[u S1967 . 1 `S1915 1 . 1 0 `S1311 1 . 1 0 ]
"2723
[s S1989 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
[s S1998 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[u S2007 . 1 `S1989 1 . 1 0 `S1387 1 . 1 0 ]
"2749
[s S2029 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
[s S2038 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
[u S2047 . 1 `S1989 1 . 1 0 `S1387 1 . 1 0 ]
"2878
[s S2071 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
[s S2078 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[s S2085 . 1 `uc 1 . 1 0 :3:0 
`uc 1 TRISC3 1 0 :1:3 
]
[u S2088 . 1 `S2071 1 . 1 0 `S2078 1 . 1 0 `S2085 1 . 1 0 ]
"2904
[s S2110 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
[s S2117 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[s S2124 . 1 `uc 1 . 1 0 :3:0 
`uc 1 TRISC3 1 0 :1:3 
]
[u S2127 . 1 `S2071 1 . 1 0 `S2078 1 . 1 0 `S2085 1 . 1 0 ]
"2998
[s S2150 . 1 `uc 1 TUN 1 0 :5:0 
`uc 1 . 1 0 :2:5 
`uc 1 INTSRC 1 0 :1:7 
]
[s S2154 . 1 `uc 1 TUN0 1 0 :1:0 
`uc 1 TUN1 1 0 :1:1 
`uc 1 TUN2 1 0 :1:2 
`uc 1 TUN3 1 0 :1:3 
`uc 1 TUN4 1 0 :1:4 
]
[u S2160 . 1 `S2150 1 . 1 0 `S2154 1 . 1 0 ]
"3041
[s S2175 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
]
[s S2183 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RC1IE 1 0 :1:5 
]
[s S2186 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TX1IE 1 0 :1:4 
]
[u S2189 . 1 `S2175 1 . 1 0 `S2183 1 . 1 0 `S2186 1 . 1 0 ]
"3095
[s S2209 . 1 `uc 1 TMR1IF 1 0 :1:0 
`uc 1 TMR2IF 1 0 :1:1 
`uc 1 CCP1IF 1 0 :1:2 
`uc 1 SSPIF 1 0 :1:3 
`uc 1 TXIF 1 0 :1:4 
`uc 1 RCIF 1 0 :1:5 
`uc 1 ADIF 1 0 :1:6 
]
[s S2217 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RC1IF 1 0 :1:5 
]
[s S2220 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TX1IF 1 0 :1:4 
]
[u S2223 . 1 `S2209 1 . 1 0 `S2217 1 . 1 0 `S2220 1 . 1 0 ]
"3149
[s S2243 . 1 `uc 1 TMR1IP 1 0 :1:0 
`uc 1 TMR2IP 1 0 :1:1 
`uc 1 CCP1IP 1 0 :1:2 
`uc 1 SSPIP 1 0 :1:3 
`uc 1 TXIP 1 0 :1:4 
`uc 1 RCIP 1 0 :1:5 
`uc 1 ADIP 1 0 :1:6 
]
[s S2251 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RC1IP 1 0 :1:5 
]
[s S2254 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TX1IP 1 0 :1:4 
]
[u S2257 . 1 `S2243 1 . 1 0 `S2251 1 . 1 0 `S2254 1 . 1 0 ]
"3203
[s S2277 . 1 `uc 1 CCP2IE 1 0 :1:0 
`uc 1 TMR3IE 1 0 :1:1 
`uc 1 HLVDIE 1 0 :1:2 
`uc 1 BCLIE 1 0 :1:3 
`uc 1 EEIE 1 0 :1:4 
`uc 1 USBIE 1 0 :1:5 
`uc 1 CMIE 1 0 :1:6 
`uc 1 OSCFIE 1 0 :1:7 
]
[s S2286 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LVDIE 1 0 :1:2 
]
[u S2289 . 1 `S2277 1 . 1 0 `S2286 1 . 1 0 ]
"3254
[s S2306 . 1 `uc 1 CCP2IF 1 0 :1:0 
`uc 1 TMR3IF 1 0 :1:1 
`uc 1 HLVDIF 1 0 :1:2 
`uc 1 BCLIF 1 0 :1:3 
`uc 1 EEIF 1 0 :1:4 
`uc 1 USBIF 1 0 :1:5 
`uc 1 CMIF 1 0 :1:6 
`uc 1 OSCFIF 1 0 :1:7 
]
[s S2315 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LVDIF 1 0 :1:2 
]
[u S2318 . 1 `S2306 1 . 1 0 `S2315 1 . 1 0 ]
"3305
[s S2335 . 1 `uc 1 CCP2IP 1 0 :1:0 
`uc 1 TMR3IP 1 0 :1:1 
`uc 1 HLVDIP 1 0 :1:2 
`uc 1 BCLIP 1 0 :1:3 
`uc 1 EEIP 1 0 :1:4 
`uc 1 USBIP 1 0 :1:5 
`uc 1 CMIP 1 0 :1:6 
`uc 1 OSCFIP 1 0 :1:7 
]
[s S2344 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LVDIP 1 0 :1:2 
]
[u S2347 . 1 `S2335 1 . 1 0 `S2344 1 . 1 0 ]
"3356
[s S2364 . 1 `uc 1 RD 1 0 :1:0 
`uc 1 WR 1 0 :1:1 
`uc 1 WREN 1 0 :1:2 
`uc 1 WRERR 1 0 :1:3 
`uc 1 FREE 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 CFGS 1 0 :1:6 
`uc 1 EEPGD 1 0 :1:7 
]
[s S2373 . 1 `uc 1 . 1 0 :6:0 
`uc 1 EEFS 1 0 :1:6 
]
[u S2376 . 1 `S2364 1 . 1 0 `S2373 1 . 1 0 ]
"3427
[s S2397 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[s S2406 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADEN 1 0 :1:3 
]
[s S2409 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SRENA 1 0 :1:5 
]
[u S2412 . 1 `S2397 1 . 1 0 `S2406 1 . 1 0 `S2409 1 . 1 0 ]
"3451
[s S2432 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
[s S2441 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADEN 1 0 :1:3 
]
[s S2444 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SRENA 1 0 :1:5 
]
[u S2447 . 1 `S2397 1 . 1 0 `S2406 1 . 1 0 `S2409 1 . 1 0 ]
"3542
[s S2469 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[s S2478 . 1 `uc 1 . 1 0 :2:0 
`uc 1 BRGH1 1 0 :1:2 
]
[s S2481 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CSRC1 1 0 :1:7 
]
[s S2484 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SENDB1 1 0 :1:3 
]
[s S2487 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SYNC1 1 0 :1:4 
]
[s S2490 . 1 `uc 1 . 1 0 :1:0 
`uc 1 TRMT1 1 0 :1:1 
]
[s S2493 . 1 `uc 1 . 1 0 :6:0 
`uc 1 TX91 1 0 :1:6 
]
[s S2496 . 1 `uc 1 TX9D1 1 0 :1:0 
]
[s S2498 . 1 `uc 1 . 1 0 :5:0 
`uc 1 TXEN1 1 0 :1:5 
]
[u S2501 . 1 `S2469 1 . 1 0 `S2478 1 . 1 0 `S2481 1 . 1 0 `S2484 1 . 1 0 `S2487 1 . 1 0 `S2490 1 . 1 0 `S2493 1 . 1 0 `S2496 1 . 1 0 `S2498 1 . 1 0 ]
"3589
[s S2544 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
[s S2553 . 1 `uc 1 . 1 0 :2:0 
`uc 1 BRGH1 1 0 :1:2 
]
[s S2556 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CSRC1 1 0 :1:7 
]
[s S2559 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SENDB1 1 0 :1:3 
]
[s S2562 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SYNC1 1 0 :1:4 
]
[s S2565 . 1 `uc 1 . 1 0 :1:0 
`uc 1 TRMT1 1 0 :1:1 
]
[s S2568 . 1 `uc 1 . 1 0 :6:0 
`uc 1 TX91 1 0 :1:6 
]
[s S2571 . 1 `uc 1 TX9D1 1 0 :1:0 
]
[s S2573 . 1 `uc 1 . 1 0 :5:0 
`uc 1 TXEN1 1 0 :1:5 
]
[u S2576 . 1 `S2469 1 . 1 0 `S2478 1 . 1 0 `S2481 1 . 1 0 `S2484 1 . 1 0 `S2487 1 . 1 0 `S2490 1 . 1 0 `S2493 1 . 1 0 `S2496 1 . 1 0 `S2498 1 . 1 0 ]
"3773
[s S2627 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_T3SYNC 1 0 :1:2 
]
[s S2630 . 1 `uc 1 TMR3ON 1 0 :1:0 
`uc 1 TMR3CS 1 0 :1:1 
`uc 1 nT3SYNC 1 0 :1:2 
`uc 1 T3CCP1 1 0 :1:3 
`uc 1 T3CKPS 1 0 :2:4 
`uc 1 T3CCP2 1 0 :1:6 
`uc 1 RD16 1 0 :1:7 
]
[s S2638 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T3SYNC 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T3CKPS0 1 0 :1:4 
`uc 1 T3CKPS1 1 0 :1:5 
]
[s S2644 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T3NSYNC 1 0 :1:2 
]
[s S2647 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RD163 1 0 :1:7 
]
[s S2650 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SOSCEN3 1 0 :1:3 
]
[s S2653 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T3RD16 1 0 :1:7 
]
[u S2656 . 1 `S2627 1 . 1 0 `S2630 1 . 1 0 `S2638 1 . 1 0 `S2644 1 . 1 0 `S2647 1 . 1 0 `S2650 1 . 1 0 `S2653 1 . 1 0 ]
"3882
[s S2698 . 1 `uc 1 CM 1 0 :3:0 
`uc 1 CIS 1 0 :1:3 
`uc 1 C1INV 1 0 :1:4 
`uc 1 C2INV 1 0 :1:5 
`uc 1 C1OUT 1 0 :1:6 
`uc 1 C2OUT 1 0 :1:7 
]
[s S2705 . 1 `uc 1 CM0 1 0 :1:0 
`uc 1 CM1 1 0 :1:1 
`uc 1 CM2 1 0 :1:2 
]
[s S2709 . 1 `uc 1 CMEN0 1 0 :1:0 
]
[s S2711 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CMEN1 1 0 :1:1 
]
[s S2714 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CMEN2 1 0 :1:2 
]
[u S2717 . 1 `S2698 1 . 1 0 `S2705 1 . 1 0 `S2709 1 . 1 0 `S2711 1 . 1 0 `S2714 1 . 1 0 ]
"3952
[s S2744 . 1 `uc 1 CVR 1 0 :4:0 
`uc 1 CVRSS 1 0 :1:4 
`uc 1 CVRR 1 0 :1:5 
`uc 1 CVROE 1 0 :1:6 
`uc 1 CVREN 1 0 :1:7 
]
[s S2750 . 1 `uc 1 CVR0 1 0 :1:0 
`uc 1 CVR1 1 0 :1:1 
`uc 1 CVR2 1 0 :1:2 
`uc 1 CVR3 1 0 :1:3 
`uc 1 CVREF 1 0 :1:4 
]
[s S2756 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CVROEN 1 0 :1:6 
]
[u S2759 . 1 `S2744 1 . 1 0 `S2750 1 . 1 0 `S2756 1 . 1 0 ]
"4018
[s S2781 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PSSAC 1 0 :2:2 
`uc 1 ECCPAS 1 0 :3:4 
`uc 1 ECCPASE 1 0 :1:7 
]
[s S2786 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PSSAC0 1 0 :1:2 
`uc 1 PSSAC1 1 0 :1:3 
`uc 1 ECCPAS0 1 0 :1:4 
`uc 1 ECCPAS1 1 0 :1:5 
`uc 1 ECCPAS2 1 0 :1:6 
]
[u S2793 . 1 `S2781 1 . 1 0 `S2786 1 . 1 0 ]
"4038
[s S2809 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PSSAC 1 0 :2:2 
`uc 1 ECCPAS 1 0 :3:4 
`uc 1 ECCPASE 1 0 :1:7 
]
[s S2814 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PSSAC0 1 0 :1:2 
`uc 1 PSSAC1 1 0 :1:3 
`uc 1 ECCPAS0 1 0 :1:4 
`uc 1 ECCPAS1 1 0 :1:5 
`uc 1 ECCPAS2 1 0 :1:6 
]
[u S2821 . 1 `S2781 1 . 1 0 `S2786 1 . 1 0 ]
"4113
[s S2839 . 1 `uc 1 . 1 0 :7:0 
`uc 1 PRSEN 1 0 :1:7 
]
[u S2842 . 1 `S2839 1 . 1 0 ]
"4123
[s S2848 . 1 `uc 1 . 1 0 :7:0 
`uc 1 PRSEN 1 0 :1:7 
]
[u S2851 . 1 `S2839 1 . 1 0 ]
"4146
[s S2859 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[s S2868 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 RCMT 1 0 :1:6 
]
[s S2873 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXCKP 1 0 :1:5 
]
[s S2876 . 1 `uc 1 . 1 0 :1:0 
`uc 1 W4E 1 0 :1:1 
]
[u S2879 . 1 `S2859 1 . 1 0 `S2868 1 . 1 0 `S2873 1 . 1 0 `S2876 1 . 1 0 ]
"4176
[s S2905 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
[s S2914 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 RCMT 1 0 :1:6 
]
[s S2919 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXCKP 1 0 :1:5 
]
[s S2922 . 1 `uc 1 . 1 0 :1:0 
`uc 1 W4E 1 0 :1:1 
]
[u S2925 . 1 `S2859 1 . 1 0 `S2868 1 . 1 0 `S2873 1 . 1 0 `S2876 1 . 1 0 ]
"4274
[s S2952 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
]
[s S2955 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
]
[u S2962 . 1 `S2952 1 . 1 0 `S2955 1 . 1 0 ]
"4338
[s S2980 . 1 `uc 1 CCP1M 1 0 :4:0 
`uc 1 DC1B 1 0 :2:4 
]
[s S2983 . 1 `uc 1 CCP1M0 1 0 :1:0 
`uc 1 CCP1M1 1 0 :1:1 
`uc 1 CCP1M2 1 0 :1:2 
`uc 1 CCP1M3 1 0 :1:3 
`uc 1 DC1B0 1 0 :1:4 
`uc 1 DC1B1 1 0 :1:5 
]
[u S2990 . 1 `S2980 1 . 1 0 `S2983 1 . 1 0 ]
"4402
[s S3008 . 1 `uc 1 ADCS 1 0 :3:0 
`uc 1 ACQT 1 0 :3:3 
`uc 1 . 1 0 :1:6 
`uc 1 ADFM 1 0 :1:7 
]
[s S3013 . 1 `uc 1 ADCS0 1 0 :1:0 
`uc 1 ADCS1 1 0 :1:1 
`uc 1 ADCS2 1 0 :1:2 
`uc 1 ACQT0 1 0 :1:3 
`uc 1 ACQT1 1 0 :1:4 
`uc 1 ACQT2 1 0 :1:5 
]
[u S3020 . 1 `S3008 1 . 1 0 `S3013 1 . 1 0 ]
"4453
[s S3037 . 1 `uc 1 PCFG 1 0 :4:0 
`uc 1 VCFG 1 0 :2:4 
]
[s S3040 . 1 `uc 1 PCFG0 1 0 :1:0 
`uc 1 PCFG1 1 0 :1:1 
`uc 1 PCFG2 1 0 :1:2 
`uc 1 PCFG3 1 0 :1:3 
`uc 1 VCFG0 1 0 :1:4 
`uc 1 VCFG1 1 0 :1:5 
]
[s S3047 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CHSN3 1 0 :1:3 
]
[s S3050 . 1 `uc 1 . 1 0 :4:0 
`uc 1 VCFG01 1 0 :1:4 
]
[s S3053 . 1 `uc 1 . 1 0 :5:0 
`uc 1 VCFG11 1 0 :1:5 
]
[u S3056 . 1 `S3037 1 . 1 0 `S3040 1 . 1 0 `S3047 1 . 1 0 `S3050 1 . 1 0 `S3053 1 . 1 0 ]
"4520
[s S3083 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_NOT_DONE 1 0 :1:1 
]
[s S3086 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :4:2 
]
[s S3090 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_NOT_DONE 1 0 :1:1 
]
[s S3093 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_DONE 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
]
[s S3100 . 1 `uc 1 . 1 0 :1:0 
`uc 1 DONE 1 0 :1:1 
]
[s S3103 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
]
[s S3106 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_DONE 1 0 :1:1 
]
[s S3109 . 1 `uc 1 . 1 0 :1:0 
`uc 1 nDONE 1 0 :1:1 
]
[s S3112 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GODONE 1 0 :1:1 
]
[u S3115 . 1 `S3083 1 . 1 0 `S3086 1 . 1 0 `S3083 1 . 1 0 `S3093 1 . 1 0 `S3100 1 . 1 0 `S3103 1 . 1 0 `S3106 1 . 1 0 `S3109 1 . 1 0 `S3112 1 . 1 0 ]
"4631
[s S3162 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
[u S3171 . 1 `S3162 1 . 1 0 ]
"4675
[s S3184 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
[s S3190 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[u S3195 . 1 `S3184 1 . 1 0 `S3190 1 . 1 0 ]
"4725
[s S3211 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
[s S3214 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S3217 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S3226 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
[s S3229 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S3232 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_A 1 0 :1:5 
]
[s S3237 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ 1 0 :1:2 
`uc 1 I2C_START 1 0 :1:3 
`uc 1 I2C_STOP 1 0 :1:4 
`uc 1 I2C_DAT 1 0 :1:5 
]
[s S3243 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA 1 0 :1:5 
]
[s S3248 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE 1 0 :1:2 
]
[s S3251 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS 1 0 :1:5 
]
[s S3254 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS 1 0 :1:5 
]
[s S3259 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS 1 0 :1:5 
]
[s S3264 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D 1 0 :1:5 
]
[s S3269 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA 1 0 :1:5 
]
[s S3272 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW 1 0 :1:2 
]
[s S3275 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START 1 0 :1:3 
]
[s S3278 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP 1 0 :1:4 
]
[s S3281 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_W 1 0 :1:2 
]
[s S3284 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_A 1 0 :1:5 
]
[u S3287 . 1 `S3211 1 . 1 0 `S3214 1 . 1 0 `S3217 1 . 1 0 `S3211 1 . 1 0 `S3214 1 . 1 0 `S3232 1 . 1 0 `S3237 1 . 1 0 `S3243 1 . 1 0 `S3248 1 . 1 0 `S3251 1 . 1 0 `S3254 1 . 1 0 `S3259 1 . 1 0 `S3264 1 . 1 0 `S3269 1 . 1 0 `S3272 1 . 1 0 `S3275 1 . 1 0 `S3278 1 . 1 0 `S3281 1 . 1 0 `S3284 1 . 1 0 ]
"4938
[s S3387 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 TOUTPS 1 0 :4:3 
]
[s S3391 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T2OUTPS0 1 0 :1:3 
`uc 1 T2OUTPS1 1 0 :1:4 
`uc 1 T2OUTPS2 1 0 :1:5 
`uc 1 T2OUTPS3 1 0 :1:6 
]
[s S3399 . 1 `uc 1 . 1 0 :3:0 
`uc 1 TOUTPS0 1 0 :1:3 
`uc 1 TOUTPS1 1 0 :1:4 
`uc 1 TOUTPS2 1 0 :1:5 
`uc 1 TOUTPS3 1 0 :1:6 
]
[u S3405 . 1 `S3387 1 . 1 0 `S3391 1 . 1 0 `S3399 1 . 1 0 ]
"5025
[s S3432 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_T1SYNC 1 0 :1:2 
]
[s S3435 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 TMR1CS 1 0 :1:1 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 T1RUN 1 0 :1:6 
`uc 1 RD16 1 0 :1:7 
]
[s S3443 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T1SYNC 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
]
[s S3449 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SOSCEN 1 0 :1:3 
]
[s S3452 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T1RD16 1 0 :1:7 
]
[u S3455 . 1 `S3432 1 . 1 0 `S3435 1 . 1 0 `S3443 1 . 1 0 `S3449 1 . 1 0 `S3452 1 . 1 0 ]
"5120
[s S3489 . 1 `uc 1 NOT_BOR 1 0 :1:0 
]
[s S3491 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_POR 1 0 :1:1 
]
[s S3494 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_PD 1 0 :1:2 
]
[s S3497 . 1 `uc 1 . 1 0 :3:0 
`uc 1 NOT_TO 1 0 :1:3 
]
[s S3500 . 1 `uc 1 . 1 0 :4:0 
`uc 1 NOT_RI 1 0 :1:4 
]
[s S3503 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
`uc 1 nPD 1 0 :1:2 
`uc 1 nTO 1 0 :1:3 
`uc 1 nRI 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 SBOREN 1 0 :1:6 
`uc 1 IPEN 1 0 :1:7 
]
[s S3512 . 1 `uc 1 . 1 0 :7:0 
`uc 1 NOT_IPEN 1 0 :1:7 
]
[s S3515 . 1 `uc 1 BOR 1 0 :1:0 
`uc 1 POR 1 0 :1:1 
`uc 1 PD 1 0 :1:2 
`uc 1 TO 1 0 :1:3 
`uc 1 RI 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 nIPEN 1 0 :1:7 
]
[u S3523 . 1 `S3489 1 . 1 0 `S3491 1 . 1 0 `S3494 1 . 1 0 `S3497 1 . 1 0 `S3500 1 . 1 0 `S3503 1 . 1 0 `S3512 1 . 1 0 `S3515 1 . 1 0 ]
"5229
[s S3568 . 1 `uc 1 SWDTEN 1 0 :1:0 
]
[s S3570 . 1 `uc 1 SWDTE 1 0 :1:0 
]
[u S3572 . 1 `S3568 1 . 1 0 `S3570 1 . 1 0 ]
"5256
[s S3582 . 1 `uc 1 HLVDL 1 0 :4:0 
`uc 1 HLVDEN 1 0 :1:4 
`uc 1 IRVST 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 VDIRMAG 1 0 :1:7 
]
[s S3588 . 1 `uc 1 HLVDL0 1 0 :1:0 
`uc 1 HLVDL1 1 0 :1:1 
`uc 1 HLVDL2 1 0 :1:2 
`uc 1 HLVDL3 1 0 :1:3 
]
[s S3593 . 1 `uc 1 LVDL0 1 0 :1:0 
`uc 1 LVDL1 1 0 :1:1 
`uc 1 LVDL2 1 0 :1:2 
`uc 1 LVDL3 1 0 :1:3 
`uc 1 LVDEN 1 0 :1:4 
`uc 1 IVRST 1 0 :1:5 
]
[s S3600 . 1 `uc 1 LVV0 1 0 :1:0 
`uc 1 LVV1 1 0 :1:1 
`uc 1 LVV2 1 0 :1:2 
`uc 1 LVV3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 BGST 1 0 :1:5 
]
[u S3607 . 1 `S3582 1 . 1 0 `S3588 1 . 1 0 `S3593 1 . 1 0 `S3600 1 . 1 0 ]
"5291
[s S3638 . 1 `uc 1 HLVDL 1 0 :4:0 
`uc 1 HLVDEN 1 0 :1:4 
`uc 1 IRVST 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 VDIRMAG 1 0 :1:7 
]
[s S3644 . 1 `uc 1 HLVDL0 1 0 :1:0 
`uc 1 HLVDL1 1 0 :1:1 
`uc 1 HLVDL2 1 0 :1:2 
`uc 1 HLVDL3 1 0 :1:3 
]
[s S3649 . 1 `uc 1 LVDL0 1 0 :1:0 
`uc 1 LVDL1 1 0 :1:1 
`uc 1 LVDL2 1 0 :1:2 
`uc 1 LVDL3 1 0 :1:3 
`uc 1 LVDEN 1 0 :1:4 
`uc 1 IVRST 1 0 :1:5 
]
[s S3656 . 1 `uc 1 LVV0 1 0 :1:0 
`uc 1 LVV1 1 0 :1:1 
`uc 1 LVV2 1 0 :1:2 
`uc 1 LVV3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 BGST 1 0 :1:5 
]
[u S3663 . 1 `S3582 1 . 1 0 `S3588 1 . 1 0 `S3593 1 . 1 0 `S3600 1 . 1 0 ]
"5442
[s S3695 . 1 `uc 1 SCS 1 0 :2:0 
`uc 1 IOFS 1 0 :1:2 
`uc 1 OSTS 1 0 :1:3 
`uc 1 IRCF 1 0 :3:4 
`uc 1 IDLEN 1 0 :1:7 
]
[s S3701 . 1 `uc 1 SCS0 1 0 :1:0 
`uc 1 SCS1 1 0 :1:1 
`uc 1 FLTS 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 IRCF0 1 0 :1:4 
`uc 1 IRCF1 1 0 :1:5 
`uc 1 IRCF2 1 0 :1:6 
]
[u S3709 . 1 `S3695 1 . 1 0 `S3701 1 . 1 0 ]
"5501
[s S3728 . 1 `uc 1 T0PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
`uc 1 T08BIT 1 0 :1:6 
`uc 1 TMR0ON 1 0 :1:7 
]
[s S3735 . 1 `uc 1 T0PS0 1 0 :1:0 
`uc 1 T0PS1 1 0 :1:1 
`uc 1 T0PS2 1 0 :1:2 
]
[u S3739 . 1 `S3728 1 . 1 0 `S3735 1 . 1 0 ]
"5569
[s S3758 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 OV 1 0 :1:3 
`uc 1 N 1 0 :1:4 
]
[s S3764 . 1 `uc 1 CARRY 1 0 :1:0 
]
[s S3766 . 1 `uc 1 . 1 0 :4:0 
`uc 1 NEGATIVE 1 0 :1:4 
]
[s S3769 . 1 `uc 1 . 1 0 :3:0 
`uc 1 OVERFLOW 1 0 :1:3 
]
[s S3772 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ZERO 1 0 :1:2 
]
[u S3775 . 1 `S3758 1 . 1 0 `S3764 1 . 1 0 `S3766 1 . 1 0 `S3769 1 . 1 0 `S3772 1 . 1 0 ]
"5784
[s S3826 . 1 `uc 1 INT1IF 1 0 :1:0 
`uc 1 INT2IF 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 INT1IE 1 0 :1:3 
`uc 1 INT2IE 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 INT1IP 1 0 :1:6 
`uc 1 INT2IP 1 0 :1:7 
]
[s S3835 . 1 `uc 1 INT1F 1 0 :1:0 
`uc 1 INT2F 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 INT1E 1 0 :1:3 
`uc 1 INT2E 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 INT1P 1 0 :1:6 
`uc 1 INT2P 1 0 :1:7 
]
[u S3844 . 1 `S3826 1 . 1 0 `S3835 1 . 1 0 ]
"5850
[s S3867 . 1 `uc 1 . 1 0 :7:0 
`uc 1 NOT_RBPU 1 0 :1:7 
]
[s S3870 . 1 `uc 1 RBIP 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 TMR0IP 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 INTEDG2 1 0 :1:4 
`uc 1 INTEDG1 1 0 :1:5 
`uc 1 INTEDG0 1 0 :1:6 
`uc 1 nRBPU 1 0 :1:7 
]
[s S3879 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T0IP 1 0 :1:2 
`uc 1 . 1 0 :4:3 
`uc 1 RBPU 1 0 :1:7 
]
[u S3884 . 1 `S3867 1 . 1 0 `S3870 1 . 1 0 `S3879 1 . 1 0 ]
"5907
[s S3907 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INT0IF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INT0IE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE_GIEL 1 0 :1:6 
`uc 1 GIE_GIEH 1 0 :1:7 
]
[s S3916 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INT0IF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INT0IE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S3925 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INT0IF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INT0IE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIEH 1 0 :1:7 
]
[s S3934 . 1 `uc 1 . 1 0 :1:0 
`uc 1 INT0F 1 0 :1:1 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 INT0E 1 0 :1:4 
`uc 1 T0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S3943 . 1 `uc 1 . 1 0 :6:0 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIEH 1 0 :1:7 
]
[u S3947 . 1 `S3907 1 . 1 0 `S3916 1 . 1 0 `S3925 1 . 1 0 `S3934 1 . 1 0 `S3943 1 . 1 0 ]
"6087
[s S4008 . 1 `uc 1 STKPTR 1 0 :5:0 
`uc 1 . 1 0 :1:5 
`uc 1 STKUNF 1 0 :1:6 
`uc 1 STKFUL 1 0 :1:7 
]
[s S4013 . 1 `uc 1 STKPTR0 1 0 :1:0 
`uc 1 STKPTR1 1 0 :1:1 
`uc 1 STKPTR2 1 0 :1:2 
`uc 1 STKPTR3 1 0 :1:3 
`uc 1 STKPTR4 1 0 :1:4 
]
[s S4019 . 1 `uc 1 . 1 0 :7:0 
`uc 1 STKOVF 1 0 :1:7 
]
[u S4022 . 1 `S4008 1 . 1 0 `S4013 1 . 1 0 `S4019 1 . 1 0 ]
"7550
[s S4737 . 1 `uc 1 Cap1OVF 1 0 :1:0 
`uc 1 Cap2OVF 1 0 :1:1 
]
[u S4740 capstatus 1 `S4737 1 . 1 0 `uc 1 . 1 0 :8:0 
]
"13 /opt/microchip/xc8/v1.01/include/stddef.h
[s S4749 . 1 `uc 1 RX_NINE 1 0 :1:0 
`uc 1 TX_NINE 1 0 :1:1 
`uc 1 FRAME_ERROR 1 0 :1:2 
`uc 1 OVERRUN_ERROR 1 0 :1:3 
`uc 1 fill 1 0 :4:4 
]
[u S4755 USART 1 `uc 1 val 1 0 `S4749 1 . 1 0 ]
"58 ./bike_light.c
[v F4583 `(v  1 t 0 ]
"67
[s S4781 . 1 `uc 1 Cap1OVF 1 0 :1:0 
`uc 1 Cap2OVF 1 0 :1:1 
]
[u S4784 capstatus 1 `S4737 1 . 1 0 `uc 1 . 1 0 :8:0 
]
"10 plib/CCP/cap18def.c
[s S4788 . 1 `uc 1 RX_NINE 1 0 :1:0 
`uc 1 TX_NINE 1 0 :1:1 
`uc 1 FRAME_ERROR 1 0 :1:2 
`uc 1 OVERRUN_ERROR 1 0 :1:3 
`uc 1 fill 1 0 :4:4 
]
[u S4794 USART 1 `uc 1 val 1 0 `S4749 1 . 1 0 ]
"5 /opt/microchip/xc8/v1.01/sources/abdiv.c
[v ___abdiv `(c  1 e 1 0 ]
"5 ../common/asfladd.c
[v ___asfladd `(d  1 e 3 0 ]
"5 ../common/asfldiv.c
[v ___asfldiv `(d  1 e 3 0 ]
"5 ../common/asflmul.c
[v ___asflmul `(d  1 e 3 0 ]
"5 ../common/asflsub.c
[v ___asflsub `(d  1 e 3 0 ]
"5 ../common/asftadd.c
[v ___asftadd `(f  1 e 3 0 ]
"5 ../common/asftdiv.c
[v ___asftdiv `(f  1 e 3 0 ]
"5 ../common/asftmul.c
[v ___asftmul `(f  1 e 3 0 ]
"5 ../common/asftsub.c
[v ___asftsub `(f  1 e 3 0 ]
"5 ../common/aslmul.c
[v ___aslmul `(ul  1 e 4 0 ]
"15 ./bike_light.c
[v _main `(i  1 e 2 0 ]
"24
[v _config `(v  1 e 0 0 ]
"53
[v _idle_loop `(v  1 e 0 0 ]
"58
[v _ISR `I(v  1 e 0 0 ]
"5 /opt/microchip/xc8/v1.01/sources/abmod.c
[v ___abmod `(c  1 e 1 0 ]
"32 /opt/microchip/xc8/v1.01/sources/abtofl.c
[v ___abtofl `(d  1 e 3 0 ]
"34 /opt/microchip/xc8/v1.01/sources/abtoft.c
[v ___abtoft `(f  1 e 3 0 ]
"10 /opt/microchip/xc8/v1.01/sources/aldiv.c
[v ___aldiv `(l  1 e 4 0 ]
"10 /opt/microchip/xc8/v1.01/sources/almod.c
[v ___almod `(l  1 e 4 0 ]
"37 /opt/microchip/xc8/v1.01/sources/altofl.c
[v ___altofl `(d  1 e 3 0 ]
"43 /opt/microchip/xc8/v1.01/sources/altoft.c
[v ___altoft `(f  1 e 3 0 ]
"10 /opt/microchip/xc8/v1.01/sources/atdiv.c
[v ___atdiv `(m  1 e 3 0 ]
"10 /opt/microchip/xc8/v1.01/sources/atmod.c
[v ___atmod `(m  1 e 3 0 ]
"38 /opt/microchip/xc8/v1.01/sources/attofl.c
[v ___attofl `(d  1 e 3 0 ]
"38 /opt/microchip/xc8/v1.01/sources/attoft.c
[v ___attoft `(f  1 e 3 0 ]
"10 /opt/microchip/xc8/v1.01/sources/awdiv.c
[v ___awdiv `(i  1 e 2 0 ]
"10 /opt/microchip/xc8/v1.01/sources/awmod.c
[v ___awmod `(i  1 e 2 0 ]
"32 /opt/microchip/xc8/v1.01/sources/awtofl.c
[v ___awtofl `(d  1 e 3 0 ]
"33 /opt/microchip/xc8/v1.01/sources/awtoft.c
[v ___awtoft `(f  1 e 3 0 ]
"3 /opt/microchip/xc8/v1.01/sources/bmul.c
[v ___bmul `(uc  1 e 1 0 ]
"64 /opt/microchip/xc8/v1.01/sources/double.c
[v ___flpack `(d  1 e 3 0 ]
"89 /opt/microchip/xc8/v1.01/sources/fladd.c
[v ___fladd `(d  1 e 3 0 ]
"50 /opt/microchip/xc8/v1.01/sources/fldiv.c
[v ___fldiv `(d  1 e 3 0 ]
"5 /opt/microchip/xc8/v1.01/sources/flge.c
[v ___flge `(b  1 e 0 0 ]
"51 /opt/microchip/xc8/v1.01/sources/flmul.c
[v ___flmul `(d  1 e 3 0 ]
"16 /opt/microchip/xc8/v1.01/sources/flneg.c
[v ___flneg `(d  1 e 3 0 ]
"63 /opt/microchip/xc8/v1.01/sources/float.c
[v ___ftpack `(f  1 e 3 0 ]
"22 /opt/microchip/xc8/v1.01/sources/flsub.c
[v ___flsub `(d  1 e 3 0 ]
"44 /opt/microchip/xc8/v1.01/sources/fltol.c
[v ___fltol `(l  1 e 4 0 ]
"87 /opt/microchip/xc8/v1.01/sources/ftadd.c
[v ___ftadd `(f  1 e 3 0 ]
"50 /opt/microchip/xc8/v1.01/sources/ftdiv.c
[v ___ftdiv `(f  1 e 3 0 ]
"5 /opt/microchip/xc8/v1.01/sources/ftge.c
[v ___ftge `(b  1 e 0 0 ]
"52 /opt/microchip/xc8/v1.01/sources/ftmul.c
[v ___ftmul `(f  1 e 3 0 ]
"16 /opt/microchip/xc8/v1.01/sources/ftneg.c
[v ___ftneg `(f  1 e 3 0 ]
"22 /opt/microchip/xc8/v1.01/sources/ftsub.c
[v ___ftsub `(f  1 e 3 0 ]
"45 /opt/microchip/xc8/v1.01/sources/fttol.c
[v ___fttol `(l  1 e 4 0 ]
"5 /opt/microchip/xc8/v1.01/sources/lbdiv.c
[v ___lbdiv `(uc  1 e 1 0 ]
"5 /opt/microchip/xc8/v1.01/sources/lbmod.c
[v ___lbmod `(uc  1 e 1 0 ]
"28 /opt/microchip/xc8/v1.01/sources/lbtofl.c
[v ___lbtofl `(d  1 e 3 0 ]
"28 /opt/microchip/xc8/v1.01/sources/lbtoft.c
[v ___lbtoft `(f  1 e 3 0 ]
"10 /opt/microchip/xc8/v1.01/sources/lldiv.c
[v ___lldiv `(ul  1 e 4 0 ]
"10 /opt/microchip/xc8/v1.01/sources/llmod.c
[v ___llmod `(ul  1 e 4 0 ]
"31 /opt/microchip/xc8/v1.01/sources/lltofl.c
[v ___lltofl `(d  1 e 3 0 ]
"36 /opt/microchip/xc8/v1.01/sources/lltoft.c
[v ___lltoft `(f  1 e 3 0 ]
"3 /opt/microchip/xc8/v1.01/sources/lmul.c
[v ___lmul `(ul  1 e 4 0 ]
"10 /opt/microchip/xc8/v1.01/sources/ltdiv.c
[v ___ltdiv `(um  1 e 3 0 ]
"10 /opt/microchip/xc8/v1.01/sources/ltmod.c
[v ___ltmod `(um  1 e 3 0 ]
"31 /opt/microchip/xc8/v1.01/sources/lttofl.c
[v ___lttofl `(d  1 e 3 0 ]
"31 /opt/microchip/xc8/v1.01/sources/lttoft.c
[v ___lttoft `(f  1 e 3 0 ]
"10 /opt/microchip/xc8/v1.01/sources/lwdiv.c
[v ___lwdiv `(ui  1 e 2 0 ]
"10 /opt/microchip/xc8/v1.01/sources/lwmod.c
[v ___lwmod `(ui  1 e 2 0 ]
"29 /opt/microchip/xc8/v1.01/sources/lwtofl.c
[v ___lwtofl `(d  1 e 3 0 ]
"29 /opt/microchip/xc8/v1.01/sources/lwtoft.c
[v ___lwtoft `(f  1 e 3 0 ]
"3 /opt/microchip/xc8/v1.01/sources/tmul.c
[v ___tmul `(um  1 e 3 0 ]
"3 /opt/microchip/xc8/v1.01/sources/wmul.c
[v ___wmul `(ui  1 e 2 0 ]
"44 /opt/microchip/xc8/v1.01/include/pic18f2550.h
[v _UFRM `Vus  1 e 2 @3942 ]
"50
[v _UFRML `Vuc  1 e 1 @3942 ]
[s S23 . 1 `uc 1 FRM 1 0 :8:0 
]
"72
[s S25 . 1 `uc 1 FRM0 1 0 :1:0 
`uc 1 FRM1 1 0 :1:1 
`uc 1 FRM2 1 0 :1:2 
`uc 1 FRM3 1 0 :1:3 
`uc 1 FRM4 1 0 :1:4 
`uc 1 FRM5 1 0 :1:5 
`uc 1 FRM6 1 0 :1:6 
`uc 1 FRM7 1 0 :1:7 
]
[s S34 . 1 `uc 1 FRML 1 0 :8:0 
]
[u S36 . 1 `S23 1 . 1 0 `S25 1 . 1 0 `S34 1 . 1 0 ]
[v _UFRMLbits `VS36  1 e 1 @3942 ]
"106
[v _UFRMH `Vuc  1 e 1 @3943 ]
[s S55 . 1 `uc 1 FRM 1 0 :3:0 
]
"120
[s S57 . 1 `uc 1 FRM8 1 0 :1:0 
`uc 1 FRM9 1 0 :1:1 
`uc 1 FRM10 1 0 :1:2 
]
[u S61 . 1 `S55 1 . 1 0 `S57 1 . 1 0 ]
[v _UFRMHbits `VS61  1 e 1 @3943 ]
"136
[v _UIR `Vuc  1 e 1 @3944 ]
[s S72 . 1 `uc 1 URSTIF 1 0 :1:0 
`uc 1 UERRIF 1 0 :1:1 
`uc 1 ACTVIF 1 0 :1:2 
`uc 1 TRNIF 1 0 :1:3 
`uc 1 IDLEIF 1 0 :1:4 
`uc 1 STALLIF 1 0 :1:5 
`uc 1 SOFIF 1 0 :1:6 
]
"151
[u S80 . 1 `S72 1 . 1 0 ]
[v _UIRbits `VS80  1 e 1 @3944 ]
"176
[v _UIE `Vuc  1 e 1 @3945 ]
"191
[v _UIEbits `VS80  1 e 1 @3945 ]
"216
[v _UEIR `Vuc  1 e 1 @3946 ]
[s S112 . 1 `uc 1 PIDEF 1 0 :1:0 
`uc 1 CRC5EF 1 0 :1:1 
`uc 1 CRC16EF 1 0 :1:2 
`uc 1 DFN8EF 1 0 :1:3 
`uc 1 BTOEF 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 BTSEF 1 0 :1:7 
]
"231
[u S120 . 1 `S112 1 . 1 0 ]
[v _UEIRbits `VS120  1 e 1 @3946 ]
"253
[v _UEIE `Vuc  1 e 1 @3947 ]
"268
[v _UEIEbits `VS120  1 e 1 @3947 ]
"290
[v _USTAT `Vuc  1 e 1 @3948 ]
[s S152 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PPBI 1 0 :1:1 
`uc 1 DIR 1 0 :1:2 
`uc 1 ENDP 1 0 :4:3 
]
"309
[s S157 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ENDP0 1 0 :1:3 
`uc 1 ENDP1 1 0 :1:4 
`uc 1 ENDP2 1 0 :1:5 
`uc 1 ENDP3 1 0 :1:6 
]
[u S163 . 1 `S152 1 . 1 0 `S157 1 . 1 0 ]
[v _USTATbits `VS163  1 e 1 @3948 ]
"334
[v _UCON `Vuc  1 e 1 @3949 ]
"349
[v _UCONbits `VS80  1 e 1 @3949 ]
"371
[v _UADDR `Vuc  1 e 1 @3950 ]
[s S199 . 1 `uc 1 ADDR 1 0 :7:0 
]
"389
[s S201 . 1 `uc 1 ADDR0 1 0 :1:0 
`uc 1 ADDR1 1 0 :1:1 
`uc 1 ADDR2 1 0 :1:2 
`uc 1 ADDR3 1 0 :1:3 
`uc 1 ADDR4 1 0 :1:4 
`uc 1 ADDR5 1 0 :1:5 
`uc 1 ADDR6 1 0 :1:6 
]
[u S209 . 1 `S199 1 . 1 0 `S201 1 . 1 0 ]
[v _UADDRbits `VS209  1 e 1 @3950 ]
"417
[v _UCFG `Vuc  1 e 1 @3951 ]
[s S224 . 1 `uc 1 PPB 1 0 :2:0 
`uc 1 FSEN 1 0 :1:2 
`uc 1 UTRDIS 1 0 :1:3 
`uc 1 UPUEN 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 UOEMON 1 0 :1:6 
`uc 1 UTEYE 1 0 :1:7 
]
"443
[s S232 . 1 `uc 1 PPB0 1 0 :1:0 
`uc 1 PPB1 1 0 :1:1 
]
[s S235 . 1 `uc 1 UPP0 1 0 :1:0 
]
[s S237 . 1 `uc 1 . 1 0 :1:0 
`uc 1 UPP1 1 0 :1:1 
]
[u S240 . 1 `S224 1 . 1 0 `S232 1 . 1 0 `S235 1 . 1 0 `S237 1 . 1 0 ]
[v _UCFGbits `VS240  1 e 1 @3951 ]
"477
[v _UEP0 `Vuc  1 e 1 @3952 ]
[s S263 . 1 `uc 1 EPSTALL 1 0 :1:0 
`uc 1 EPINEN 1 0 :1:1 
`uc 1 EPOUTEN 1 0 :1:2 
`uc 1 EPCONDIS 1 0 :1:3 
`uc 1 EPHSHK 1 0 :1:4 
]
"528
[s S269 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EP0CONDIS 1 0 :1:3 
]
[s S272 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EP0HSHK 1 0 :1:4 
]
[s S275 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EP0INEN 1 0 :1:1 
]
[s S278 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EP0OUTEN 1 0 :1:2 
]
[s S281 . 1 `uc 1 EP0STALL 1 0 :1:0 
]
[s S283 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS0 1 0 :1:3 
]
[s S286 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK0 1 0 :1:4 
]
[s S289 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN0 1 0 :1:1 
]
[s S292 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN0 1 0 :1:2 
]
[s S295 . 1 `uc 1 EPSTALL0 1 0 :1:0 
]
[u S297 . 1 `S263 1 . 1 0 `S269 1 . 1 0 `S272 1 . 1 0 `S275 1 . 1 0 `S278 1 . 1 0 `S281 1 . 1 0 `S283 1 . 1 0 `S286 1 . 1 0 `S289 1 . 1 0 `S292 1 . 1 0 `S295 1 . 1 0 ]
[v _UEP0bits `VS297  1 e 1 @3952 ]
"577
[v _UEP1 `Vuc  1 e 1 @3953 ]
"628
[v _UEP1bits `VS297  1 e 1 @3953 ]
"677
[v _UEP2 `Vuc  1 e 1 @3954 ]
"728
[v _UEP2bits `VS297  1 e 1 @3954 ]
"777
[v _UEP3 `Vuc  1 e 1 @3955 ]
"828
[v _UEP3bits `VS297  1 e 1 @3955 ]
"877
[v _UEP4 `Vuc  1 e 1 @3956 ]
"928
[v _UEP4bits `VS297  1 e 1 @3956 ]
"977
[v _UEP5 `Vuc  1 e 1 @3957 ]
"1028
[v _UEP5bits `VS297  1 e 1 @3957 ]
"1077
[v _UEP6 `Vuc  1 e 1 @3958 ]
"1128
[v _UEP6bits `VS297  1 e 1 @3958 ]
"1177
[v _UEP7 `Vuc  1 e 1 @3959 ]
"1228
[v _UEP7bits `VS297  1 e 1 @3959 ]
"1277
[v _UEP8 `Vuc  1 e 1 @3960 ]
[s S925 . 1 `uc 1 . 1 0 :3:0 
`uc 1 EPCONDIS8 1 0 :1:3 
]
"1309
[s S928 . 1 `uc 1 . 1 0 :4:0 
`uc 1 EPHSHK8 1 0 :1:4 
]
[s S931 . 1 `uc 1 . 1 0 :1:0 
`uc 1 EPINEN8 1 0 :1:1 
]
[s S934 . 1 `uc 1 . 1 0 :2:0 
`uc 1 EPOUTEN8 1 0 :1:2 
]
[s S937 . 1 `uc 1 EPSTALL8 1 0 :1:0 
]
[u S939 . 1 `S263 1 . 1 0 `S925 1 . 1 0 `S928 1 . 1 0 `S931 1 . 1 0 `S934 1 . 1 0 `S937 1 . 1 0 ]
[v _UEP8bits `VS939  1 e 1 @3960 ]
"1343
[v _UEP9 `Vuc  1 e 1 @3961 ]
"1375
[v _UEP9bits `VS939  1 e 1 @3961 ]
"1409
[v _UEP10 `Vuc  1 e 1 @3962 ]
"1441
[v _UEP10bits `VS939  1 e 1 @3962 ]
"1475
[v _UEP11 `Vuc  1 e 1 @3963 ]
"1507
[v _UEP11bits `VS939  1 e 1 @3963 ]
"1541
[v _UEP12 `Vuc  1 e 1 @3964 ]
"1573
[v _UEP12bits `VS939  1 e 1 @3964 ]
"1607
[v _UEP13 `Vuc  1 e 1 @3965 ]
"1639
[v _UEP13bits `VS939  1 e 1 @3965 ]
"1673
[v _UEP14 `Vuc  1 e 1 @3966 ]
"1705
[v _UEP14bits `VS939  1 e 1 @3966 ]
"1739
[v _UEP15 `Vuc  1 e 1 @3967 ]
"1771
[v _UEP15bits `VS939  1 e 1 @3967 ]
"1805
[v _PORTA `Vuc  1 e 1 @3968 ]
[s S1311 . 1 `uc 1 RA0 1 0 :1:0 
`uc 1 RA1 1 0 :1:1 
`uc 1 RA2 1 0 :1:2 
`uc 1 RA3 1 0 :1:3 
`uc 1 RA4 1 0 :1:4 
`uc 1 RA5 1 0 :1:5 
`uc 1 RA6 1 0 :1:6 
]
"1851
[s S1319 . 1 `uc 1 AN0 1 0 :1:0 
`uc 1 AN1 1 0 :1:1 
`uc 1 AN2 1 0 :1:2 
`uc 1 AN3 1 0 :1:3 
`uc 1 T0CKI 1 0 :1:4 
`uc 1 AN4 1 0 :1:5 
`uc 1 OSC2 1 0 :1:6 
]
[s S1327 . 1 `uc 1 . 1 0 :2:0 
`uc 1 VREFM 1 0 :1:2 
`uc 1 VREFP 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 LVDIN 1 0 :1:5 
]
[s S1333 . 1 `uc 1 . 1 0 :5:0 
`uc 1 HLVDIN 1 0 :1:5 
]
[s S1336 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RA7 1 0 :1:7 
]
[s S1339 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RJPU 1 0 :1:7 
]
[s S1342 . 1 `uc 1 ULPWUIN 1 0 :1:0 
]
[u S1344 . 1 `S1311 1 . 1 0 `S1319 1 . 1 0 `S1327 1 . 1 0 `S1333 1 . 1 0 `S1336 1 . 1 0 `S1339 1 . 1 0 `S1342 1 . 1 0 ]
[v _PORTAbits `VS1344  1 e 1 @3968 ]
"1918
[v _PORTB `Vuc  1 e 1 @3969 ]
[s S1387 . 1 `uc 1 RB0 1 0 :1:0 
`uc 1 RB1 1 0 :1:1 
`uc 1 RB2 1 0 :1:2 
`uc 1 RB3 1 0 :1:3 
`uc 1 RB4 1 0 :1:4 
`uc 1 RB5 1 0 :1:5 
`uc 1 RB6 1 0 :1:6 
`uc 1 RB7 1 0 :1:7 
]
"1947
[s S1396 . 1 `uc 1 INT0 1 0 :1:0 
`uc 1 INT1 1 0 :1:1 
`uc 1 INT2 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 PGM 1 0 :1:5 
`uc 1 PGC 1 0 :1:6 
`uc 1 PGD 1 0 :1:7 
]
[s S1404 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CCP2_PA2 1 0 :1:3 
]
[u S1407 . 1 `S1387 1 . 1 0 `S1396 1 . 1 0 `S1404 1 . 1 0 ]
[v _PORTBbits `VS1407  1 e 1 @3969 ]
"1996
[v _PORTC `Vuc  1 e 1 @3970 ]
[s S1433 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 RC4 1 0 :1:4 
`uc 1 RC5 1 0 :1:5 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
"2044
[s S1442 . 1 `uc 1 T1OSO 1 0 :1:0 
`uc 1 T1OSI 1 0 :1:1 
`uc 1 CCP1 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 TX 1 0 :1:6 
`uc 1 RX 1 0 :1:7 
]
[s S1449 . 1 `uc 1 T13CKI 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 P1A 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 CK 1 0 :1:6 
`uc 1 DT 1 0 :1:7 
]
[s S1456 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CCP2 1 0 :1:1 
]
[s S1459 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PA1 1 0 :1:2 
]
[s S1462 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PA2 1 0 :1:1 
]
[s S1465 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RC3 1 0 :1:3 
]
[u S1468 . 1 `S1433 1 . 1 0 `S1442 1 . 1 0 `S1449 1 . 1 0 `S1456 1 . 1 0 `S1459 1 . 1 0 `S1462 1 . 1 0 `S1465 1 . 1 0 ]
[v _PORTCbits `VS1468  1 e 1 @3970 ]
"2108
[v _PORTE `Vuc  1 e 1 @3972 ]
[s S1513 . 1 `uc 1 . 1 0 :3:0 
`uc 1 RE3 1 0 :1:3 
]
"2211
[s S1516 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CCP10 1 0 :1:2 
]
[s S1519 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CCP2E 1 0 :1:7 
]
[s S1522 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CCP6E 1 0 :1:6 
]
[s S1525 . 1 `uc 1 . 1 0 :5:0 
`uc 1 CCP7E 1 0 :1:5 
]
[s S1528 . 1 `uc 1 . 1 0 :4:0 
`uc 1 CCP8E 1 0 :1:4 
]
[s S1531 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CCP9E 1 0 :1:3 
]
[s S1534 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CS 1 0 :1:2 
]
[s S1537 . 1 `uc 1 . 1 0 :7:0 
`uc 1 PA2E 1 0 :1:7 
]
[s S1540 . 1 `uc 1 . 1 0 :6:0 
`uc 1 PB1E 1 0 :1:6 
]
[s S1543 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PB2 1 0 :1:2 
]
[s S1546 . 1 `uc 1 . 1 0 :4:0 
`uc 1 PB3E 1 0 :1:4 
]
[s S1549 . 1 `uc 1 . 1 0 :5:0 
`uc 1 PC1E 1 0 :1:5 
]
[s S1552 . 1 `uc 1 . 1 0 :1:0 
`uc 1 PC2 1 0 :1:1 
]
[s S1555 . 1 `uc 1 . 1 0 :3:0 
`uc 1 PC3E 1 0 :1:3 
]
[s S1558 . 1 `uc 1 PD2 1 0 :1:0 
]
[s S1560 . 1 `uc 1 RDE 1 0 :1:0 
]
[s S1562 . 1 `uc 1 RE0 1 0 :1:0 
]
[s S1564 . 1 `uc 1 . 1 0 :1:0 
`uc 1 RE1 1 0 :1:1 
]
[s S1567 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RE2 1 0 :1:2 
]
[s S1570 . 1 `uc 1 . 1 0 :4:0 
`uc 1 RE4 1 0 :1:4 
]
[s S1573 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RE5 1 0 :1:5 
]
[s S1576 . 1 `uc 1 . 1 0 :6:0 
`uc 1 RE6 1 0 :1:6 
]
[s S1579 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RE7 1 0 :1:7 
]
[s S1582 . 1 `uc 1 . 1 0 :1:0 
`uc 1 WRE 1 0 :1:1 
]
[u S1585 . 1 `S1513 1 . 1 0 `S1516 1 . 1 0 `S1519 1 . 1 0 `S1522 1 . 1 0 `S1525 1 . 1 0 `S1528 1 . 1 0 `S1531 1 . 1 0 `S1534 1 . 1 0 `S1537 1 . 1 0 `S1540 1 . 1 0 `S1543 1 . 1 0 `S1546 1 . 1 0 `S1549 1 . 1 0 `S1552 1 . 1 0 `S1555 1 . 1 0 `S1558 1 . 1 0 `S1560 1 . 1 0 `S1562 1 . 1 0 `S1564 1 . 1 0 `S1567 1 . 1 0 `S1570 1 . 1 0 `S1573 1 . 1 0 `S1576 1 . 1 0 `S1579 1 . 1 0 `S1582 1 . 1 0 ]
[v _PORTEbits `VS1585  1 e 1 @3972 ]
"2290
[v _LATA `Vuc  1 e 1 @3977 ]
[s S1685 . 1 `uc 1 LATA0 1 0 :1:0 
`uc 1 LATA1 1 0 :1:1 
`uc 1 LATA2 1 0 :1:2 
`uc 1 LATA3 1 0 :1:3 
`uc 1 LATA4 1 0 :1:4 
`uc 1 LATA5 1 0 :1:5 
`uc 1 LATA6 1 0 :1:6 
]
"2340
[s S1693 . 1 `uc 1 LA0 1 0 :1:0 
]
[s S1695 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LA1 1 0 :1:1 
]
[s S1698 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LA2 1 0 :1:2 
]
[s S1701 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LA3 1 0 :1:3 
]
[s S1704 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LA4 1 0 :1:4 
]
[s S1707 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LA5 1 0 :1:5 
]
[s S1710 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LA6 1 0 :1:6 
]
[s S1713 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LA7 1 0 :1:7 
]
[s S1716 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LATA7 1 0 :1:7 
]
[u S1719 . 1 `S1685 1 . 1 0 `S1693 1 . 1 0 `S1695 1 . 1 0 `S1698 1 . 1 0 `S1701 1 . 1 0 `S1704 1 . 1 0 `S1707 1 . 1 0 `S1710 1 . 1 0 `S1713 1 . 1 0 `S1716 1 . 1 0 ]
[v _LATAbits `VS1719  1 e 1 @3977 ]
"2392
[v _LATB `Vuc  1 e 1 @3978 ]
[s S1766 . 1 `uc 1 LATB0 1 0 :1:0 
`uc 1 LATB1 1 0 :1:1 
`uc 1 LATB2 1 0 :1:2 
`uc 1 LATB3 1 0 :1:3 
`uc 1 LATB4 1 0 :1:4 
`uc 1 LATB5 1 0 :1:5 
`uc 1 LATB6 1 0 :1:6 
`uc 1 LATB7 1 0 :1:7 
]
"2439
[s S1775 . 1 `uc 1 LB0 1 0 :1:0 
]
[s S1777 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LB1 1 0 :1:1 
]
[s S1780 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LB2 1 0 :1:2 
]
[s S1783 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LB3 1 0 :1:3 
]
[s S1786 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LB4 1 0 :1:4 
]
[s S1789 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LB5 1 0 :1:5 
]
[s S1792 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LB6 1 0 :1:6 
]
[s S1795 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LB7 1 0 :1:7 
]
[u S1798 . 1 `S1766 1 . 1 0 `S1775 1 . 1 0 `S1777 1 . 1 0 `S1780 1 . 1 0 `S1783 1 . 1 0 `S1786 1 . 1 0 `S1789 1 . 1 0 `S1792 1 . 1 0 `S1795 1 . 1 0 ]
[v _LATBbits `VS1798  1 e 1 @3978 ]
"2491
[v _LATC `Vuc  1 e 1 @3979 ]
[s S1842 . 1 `uc 1 LATC0 1 0 :1:0 
`uc 1 LATC1 1 0 :1:1 
`uc 1 LATC2 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 LATC6 1 0 :1:6 
`uc 1 LATC7 1 0 :1:7 
]
"2536
[s S1849 . 1 `uc 1 LC0 1 0 :1:0 
]
[s S1851 . 1 `uc 1 . 1 0 :1:0 
`uc 1 LC1 1 0 :1:1 
]
[s S1854 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LC2 1 0 :1:2 
]
[s S1857 . 1 `uc 1 . 1 0 :3:0 
`uc 1 LC3 1 0 :1:3 
]
[s S1860 . 1 `uc 1 . 1 0 :4:0 
`uc 1 LC4 1 0 :1:4 
]
[s S1863 . 1 `uc 1 . 1 0 :5:0 
`uc 1 LC5 1 0 :1:5 
]
[s S1866 . 1 `uc 1 . 1 0 :6:0 
`uc 1 LC6 1 0 :1:6 
]
[s S1869 . 1 `uc 1 . 1 0 :7:0 
`uc 1 LC7 1 0 :1:7 
]
[u S1872 . 1 `S1842 1 . 1 0 `S1849 1 . 1 0 `S1851 1 . 1 0 `S1854 1 . 1 0 `S1857 1 . 1 0 `S1860 1 . 1 0 `S1863 1 . 1 0 `S1866 1 . 1 0 `S1869 1 . 1 0 ]
[v _LATCbits `VS1872  1 e 1 @3979 ]
"2579
[v _TRISA `Vuc  1 e 1 @3986 ]
"2584
[v _DDRA `Vuc  1 e 1 @3986 ]
[s S1915 . 1 `uc 1 TRISA0 1 0 :1:0 
`uc 1 TRISA1 1 0 :1:1 
`uc 1 TRISA2 1 0 :1:2 
`uc 1 TRISA3 1 0 :1:3 
`uc 1 TRISA4 1 0 :1:4 
`uc 1 TRISA5 1 0 :1:5 
`uc 1 TRISA6 1 0 :1:6 
]
"2608
[u S1931 . 1 `S1915 1 . 1 0 `S1311 1 . 1 0 ]
[v _TRISAbits `VS1931  1 e 1 @3986 ]
"2672
[v _DDRAbits `VS1931  1 e 1 @3986 ]
"2718
[v _TRISB `Vuc  1 e 1 @3987 ]
"2723
[v _DDRB `Vuc  1 e 1 @3987 ]
[s S1989 . 1 `uc 1 TRISB0 1 0 :1:0 
`uc 1 TRISB1 1 0 :1:1 
`uc 1 TRISB2 1 0 :1:2 
`uc 1 TRISB3 1 0 :1:3 
`uc 1 TRISB4 1 0 :1:4 
`uc 1 TRISB5 1 0 :1:5 
`uc 1 TRISB6 1 0 :1:6 
`uc 1 TRISB7 1 0 :1:7 
]
"2749
[u S2007 . 1 `S1989 1 . 1 0 `S1387 1 . 1 0 ]
[v _TRISBbits `VS2007  1 e 1 @3987 ]
"2821
[v _DDRBbits `VS2007  1 e 1 @3987 ]
"2873
[v _TRISC `Vuc  1 e 1 @3988 ]
"2878
[v _DDRC `Vuc  1 e 1 @3988 ]
[s S2071 . 1 `uc 1 TRISC0 1 0 :1:0 
`uc 1 TRISC1 1 0 :1:1 
`uc 1 TRISC2 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 TRISC6 1 0 :1:6 
`uc 1 TRISC7 1 0 :1:7 
]
"2904
[s S2078 . 1 `uc 1 RC0 1 0 :1:0 
`uc 1 RC1 1 0 :1:1 
`uc 1 RC2 1 0 :1:2 
`uc 1 . 1 0 :3:3 
`uc 1 RC6 1 0 :1:6 
`uc 1 RC7 1 0 :1:7 
]
[s S2085 . 1 `uc 1 . 1 0 :3:0 
`uc 1 TRISC3 1 0 :1:3 
]
[u S2088 . 1 `S2071 1 . 1 0 `S2078 1 . 1 0 `S2085 1 . 1 0 ]
[v _TRISCbits `VS2088  1 e 1 @3988 ]
"2961
[v _DDRCbits `VS2088  1 e 1 @3988 ]
"2998
[v _OSCTUNE `Vuc  1 e 1 @3995 ]
[s S2150 . 1 `uc 1 TUN 1 0 :5:0 
`uc 1 . 1 0 :2:5 
`uc 1 INTSRC 1 0 :1:7 
]
"3016
[s S2154 . 1 `uc 1 TUN0 1 0 :1:0 
`uc 1 TUN1 1 0 :1:1 
`uc 1 TUN2 1 0 :1:2 
`uc 1 TUN3 1 0 :1:3 
`uc 1 TUN4 1 0 :1:4 
]
[u S2160 . 1 `S2150 1 . 1 0 `S2154 1 . 1 0 ]
[v _OSCTUNEbits `VS2160  1 e 1 @3995 ]
"3041
[v _PIE1 `Vuc  1 e 1 @3997 ]
[s S2175 . 1 `uc 1 TMR1IE 1 0 :1:0 
`uc 1 TMR2IE 1 0 :1:1 
`uc 1 CCP1IE 1 0 :1:2 
`uc 1 SSPIE 1 0 :1:3 
`uc 1 TXIE 1 0 :1:4 
`uc 1 RCIE 1 0 :1:5 
`uc 1 ADIE 1 0 :1:6 
]
"3064
[s S2183 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RC1IE 1 0 :1:5 
]
[s S2186 . 1 `uc 1 . 1 0 :4:0 
`uc 1 TX1IE 1 0 :1:4 
]
[u S2189 . 1 `S2175 1 . 1 0 `S2183 1 . 1 0 `S2186 1 . 1 0 ]
[v _PIE1bits `VS2189  1 e 1 @3997 ]
"3095
[v _PIR1 `Vuc  1 e 1 @3998 ]
"3118
[v _PIR1bits `VS2189  1 e 1 @3998 ]
"3149
[v _IPR1 `Vuc  1 e 1 @3999 ]
"3172
[v _IPR1bits `VS2189  1 e 1 @3999 ]
"3203
[v _PIE2 `Vuc  1 e 1 @4000 ]
[s S2277 . 1 `uc 1 CCP2IE 1 0 :1:0 
`uc 1 TMR3IE 1 0 :1:1 
`uc 1 HLVDIE 1 0 :1:2 
`uc 1 BCLIE 1 0 :1:3 
`uc 1 EEIE 1 0 :1:4 
`uc 1 USBIE 1 0 :1:5 
`uc 1 CMIE 1 0 :1:6 
`uc 1 OSCFIE 1 0 :1:7 
]
"3223
[s S2286 . 1 `uc 1 . 1 0 :2:0 
`uc 1 LVDIE 1 0 :1:2 
]
[u S2289 . 1 `S2277 1 . 1 0 `S2286 1 . 1 0 ]
[v _PIE2bits `VS2289  1 e 1 @4000 ]
"3254
[v _PIR2 `Vuc  1 e 1 @4001 ]
"3274
[v _PIR2bits `VS2289  1 e 1 @4001 ]
"3305
[v _IPR2 `Vuc  1 e 1 @4002 ]
"3325
[v _IPR2bits `VS2289  1 e 1 @4002 ]
"3356
[v _EECON1 `Vuc  1 e 1 @4006 ]
[s S2364 . 1 `uc 1 RD 1 0 :1:0 
`uc 1 WR 1 0 :1:1 
`uc 1 WREN 1 0 :1:2 
`uc 1 WRERR 1 0 :1:3 
`uc 1 FREE 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 CFGS 1 0 :1:6 
`uc 1 EEPGD 1 0 :1:7 
]
"3376
[s S2373 . 1 `uc 1 . 1 0 :6:0 
`uc 1 EEFS 1 0 :1:6 
]
[u S2376 . 1 `S2364 1 . 1 0 `S2373 1 . 1 0 ]
[v _EECON1bits `VS2376  1 e 1 @4006 ]
"3404
[v _EECON2 `Vuc  1 e 1 @4007 ]
"3410
[v _EEDATA `Vuc  1 e 1 @4008 ]
"3416
[v _EEADR `Vuc  1 e 1 @4009 ]
"3422
[v _RCSTA `Vuc  1 e 1 @4011 ]
"3427
[v _RCSTA1 `Vuc  1 e 1 @4011 ]
[s S2397 . 1 `uc 1 RX9D 1 0 :1:0 
`uc 1 OERR 1 0 :1:1 
`uc 1 FERR 1 0 :1:2 
`uc 1 ADDEN 1 0 :1:3 
`uc 1 CREN 1 0 :1:4 
`uc 1 SREN 1 0 :1:5 
`uc 1 RX9 1 0 :1:6 
`uc 1 SPEN 1 0 :1:7 
]
"3451
[s S2406 . 1 `uc 1 . 1 0 :3:0 
`uc 1 ADEN 1 0 :1:3 
]
[s S2409 . 1 `uc 1 . 1 0 :5:0 
`uc 1 SRENA 1 0 :1:5 
]
[u S2412 . 1 `S2397 1 . 1 0 `S2406 1 . 1 0 `S2409 1 . 1 0 ]
[v _RCSTAbits `VS2412  1 e 1 @4011 ]
"3503
[v _RCSTA1bits `VS2412  1 e 1 @4011 ]
"3537
[v _TXSTA `Vuc  1 e 1 @4012 ]
"3542
[v _TXSTA1 `Vuc  1 e 1 @4012 ]
[s S2469 . 1 `uc 1 TX9D 1 0 :1:0 
`uc 1 TRMT 1 0 :1:1 
`uc 1 BRGH 1 0 :1:2 
`uc 1 SENDB 1 0 :1:3 
`uc 1 SYNC 1 0 :1:4 
`uc 1 TXEN 1 0 :1:5 
`uc 1 TX9 1 0 :1:6 
`uc 1 CSRC 1 0 :1:7 
]
"3589
[s S2478 . 1 `uc 1 . 1 0 :2:0 
`uc 1 BRGH1 1 0 :1:2 
]
[s S2481 . 1 `uc 1 . 1 0 :7:0 
`uc 1 CSRC1 1 0 :1:7 
]
[s S2484 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SENDB1 1 0 :1:3 
]
[s S2487 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SYNC1 1 0 :1:4 
]
[s S2490 . 1 `uc 1 . 1 0 :1:0 
`uc 1 TRMT1 1 0 :1:1 
]
[s S2493 . 1 `uc 1 . 1 0 :6:0 
`uc 1 TX91 1 0 :1:6 
]
[s S2496 . 1 `uc 1 TX9D1 1 0 :1:0 
]
[s S2498 . 1 `uc 1 . 1 0 :5:0 
`uc 1 TXEN1 1 0 :1:5 
]
[u S2501 . 1 `S2469 1 . 1 0 `S2478 1 . 1 0 `S2481 1 . 1 0 `S2484 1 . 1 0 `S2487 1 . 1 0 `S2490 1 . 1 0 `S2493 1 . 1 0 `S2496 1 . 1 0 `S2498 1 . 1 0 ]
[v _TXSTAbits `VS2501  1 e 1 @4012 ]
"3682
[v _TXSTA1bits `VS2501  1 e 1 @4012 ]
"3734
[v _TXREG `Vuc  1 e 1 @4013 ]
"3739
[v _TXREG1 `Vuc  1 e 1 @4013 ]
"3745
[v _RCREG `Vuc  1 e 1 @4014 ]
"3750
[v _RCREG1 `Vuc  1 e 1 @4014 ]
"3756
[v _SPBRG `Vuc  1 e 1 @4015 ]
"3761
[v _SPBRG1 `Vuc  1 e 1 @4015 ]
"3767
[v _SPBRGH `Vuc  1 e 1 @4016 ]
"3773
[v _T3CON `Vuc  1 e 1 @4017 ]
[s S2627 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_T3SYNC 1 0 :1:2 
]
"3815
[s S2630 . 1 `uc 1 TMR3ON 1 0 :1:0 
`uc 1 TMR3CS 1 0 :1:1 
`uc 1 nT3SYNC 1 0 :1:2 
`uc 1 T3CCP1 1 0 :1:3 
`uc 1 T3CKPS 1 0 :2:4 
`uc 1 T3CCP2 1 0 :1:6 
`uc 1 RD16 1 0 :1:7 
]
[s S2638 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T3SYNC 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T3CKPS0 1 0 :1:4 
`uc 1 T3CKPS1 1 0 :1:5 
]
[s S2644 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T3NSYNC 1 0 :1:2 
]
[s S2647 . 1 `uc 1 . 1 0 :7:0 
`uc 1 RD163 1 0 :1:7 
]
[s S2650 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SOSCEN3 1 0 :1:3 
]
[s S2653 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T3RD16 1 0 :1:7 
]
[u S2656 . 1 `S2627 1 . 1 0 `S2630 1 . 1 0 `S2638 1 . 1 0 `S2644 1 . 1 0 `S2647 1 . 1 0 `S2650 1 . 1 0 `S2653 1 . 1 0 ]
[v _T3CONbits `VS2656  1 e 1 @4017 ]
"3864
[v _TMR3 `Vus  1 e 2 @4018 ]
"3870
[v _TMR3L `Vuc  1 e 1 @4018 ]
"3876
[v _TMR3H `Vuc  1 e 1 @4019 ]
"3882
[v _CMCON `Vuc  1 e 1 @4020 ]
[s S2698 . 1 `uc 1 CM 1 0 :3:0 
`uc 1 CIS 1 0 :1:3 
`uc 1 C1INV 1 0 :1:4 
`uc 1 C2INV 1 0 :1:5 
`uc 1 C1OUT 1 0 :1:6 
`uc 1 C2OUT 1 0 :1:7 
]
"3912
[s S2705 . 1 `uc 1 CM0 1 0 :1:0 
`uc 1 CM1 1 0 :1:1 
`uc 1 CM2 1 0 :1:2 
]
[s S2709 . 1 `uc 1 CMEN0 1 0 :1:0 
]
[s S2711 . 1 `uc 1 . 1 0 :1:0 
`uc 1 CMEN1 1 0 :1:1 
]
[s S2714 . 1 `uc 1 . 1 0 :2:0 
`uc 1 CMEN2 1 0 :1:2 
]
[u S2717 . 1 `S2698 1 . 1 0 `S2705 1 . 1 0 `S2709 1 . 1 0 `S2711 1 . 1 0 `S2714 1 . 1 0 ]
[v _CMCONbits `VS2717  1 e 1 @4020 ]
"3952
[v _CVRCON `Vuc  1 e 1 @4021 ]
[s S2744 . 1 `uc 1 CVR 1 0 :4:0 
`uc 1 CVRSS 1 0 :1:4 
`uc 1 CVRR 1 0 :1:5 
`uc 1 CVROE 1 0 :1:6 
`uc 1 CVREN 1 0 :1:7 
]
"3976
[s S2750 . 1 `uc 1 CVR0 1 0 :1:0 
`uc 1 CVR1 1 0 :1:1 
`uc 1 CVR2 1 0 :1:2 
`uc 1 CVR3 1 0 :1:3 
`uc 1 CVREF 1 0 :1:4 
]
[s S2756 . 1 `uc 1 . 1 0 :6:0 
`uc 1 CVROEN 1 0 :1:6 
]
[u S2759 . 1 `S2744 1 . 1 0 `S2750 1 . 1 0 `S2756 1 . 1 0 ]
[v _CVRCONbits `VS2759  1 e 1 @4021 ]
"4013
[v _ECCP1AS `Vuc  1 e 1 @4022 ]
"4018
[v _CCP1AS `Vuc  1 e 1 @4022 ]
[s S2781 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PSSAC 1 0 :2:2 
`uc 1 ECCPAS 1 0 :3:4 
`uc 1 ECCPASE 1 0 :1:7 
]
"4038
[s S2786 . 1 `uc 1 . 1 0 :2:0 
`uc 1 PSSAC0 1 0 :1:2 
`uc 1 PSSAC1 1 0 :1:3 
`uc 1 ECCPAS0 1 0 :1:4 
`uc 1 ECCPAS1 1 0 :1:5 
`uc 1 ECCPAS2 1 0 :1:6 
]
[u S2793 . 1 `S2781 1 . 1 0 `S2786 1 . 1 0 ]
[v _ECCP1ASbits `VS2793  1 e 1 @4022 ]
"4080
[v _CCP1ASbits `VS2793  1 e 1 @4022 ]
"4108
[v _ECCP1DEL `Vuc  1 e 1 @4023 ]
"4113
[v _CCP1DEL `Vuc  1 e 1 @4023 ]
[s S2839 . 1 `uc 1 . 1 0 :7:0 
`uc 1 PRSEN 1 0 :1:7 
]
"4123
[u S2842 . 1 `S2839 1 . 1 0 ]
[v _ECCP1DELbits `VS2842  1 e 1 @4023 ]
"4134
[v _CCP1DELbits `VS2842  1 e 1 @4023 ]
"4141
[v _BAUDCON `Vuc  1 e 1 @4024 ]
"4146
[v _BAUDCTL `Vuc  1 e 1 @4024 ]
[s S2859 . 1 `uc 1 ABDEN 1 0 :1:0 
`uc 1 WUE 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 BRG16 1 0 :1:3 
`uc 1 TXCKP 1 0 :1:4 
`uc 1 RXDTP 1 0 :1:5 
`uc 1 RCIDL 1 0 :1:6 
`uc 1 ABDOVF 1 0 :1:7 
]
"4176
[s S2868 . 1 `uc 1 . 1 0 :4:0 
`uc 1 SCKP 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 RCMT 1 0 :1:6 
]
[s S2873 . 1 `uc 1 . 1 0 :5:0 
`uc 1 RXCKP 1 0 :1:5 
]
[s S2876 . 1 `uc 1 . 1 0 :1:0 
`uc 1 W4E 1 0 :1:1 
]
[u S2879 . 1 `S2859 1 . 1 0 `S2868 1 . 1 0 `S2873 1 . 1 0 `S2876 1 . 1 0 ]
[v _BAUDCONbits `VS2879  1 e 1 @4024 ]
"4237
[v _BAUDCTLbits `VS2879  1 e 1 @4024 ]
"4274
[v _CCP2CON `Vuc  1 e 1 @4026 ]
[s S2952 . 1 `uc 1 CCP2M 1 0 :4:0 
`uc 1 DC2B 1 0 :2:4 
]
"4292
[s S2955 . 1 `uc 1 CCP2M0 1 0 :1:0 
`uc 1 CCP2M1 1 0 :1:1 
`uc 1 CCP2M2 1 0 :1:2 
`uc 1 CCP2M3 1 0 :1:3 
`uc 1 DC2B0 1 0 :1:4 
`uc 1 DC2B1 1 0 :1:5 
]
[u S2962 . 1 `S2952 1 . 1 0 `S2955 1 . 1 0 ]
[v _CCP2CONbits `VS2962  1 e 1 @4026 ]
"4320
[v _CCPR2 `Vus  1 e 2 @4027 ]
"4326
[v _CCPR2L `Vuc  1 e 1 @4027 ]
"4332
[v _CCPR2H `Vuc  1 e 1 @4028 ]
"4338
[v _CCP1CON `Vuc  1 e 1 @4029 ]
"4356
[v _CCP1CONbits `VS2962  1 e 1 @4029 ]
"4384
[v _CCPR1 `Vus  1 e 2 @4030 ]
"4390
[v _CCPR1L `Vuc  1 e 1 @4030 ]
"4396
[v _CCPR1H `Vuc  1 e 1 @4031 ]
"4402
[v _ADCON2 `Vuc  1 e 1 @4032 ]
[s S3008 . 1 `uc 1 ADCS 1 0 :3:0 
`uc 1 ACQT 1 0 :3:3 
`uc 1 . 1 0 :1:6 
`uc 1 ADFM 1 0 :1:7 
]
"4422
[s S3013 . 1 `uc 1 ADCS0 1 0 :1:0 
`uc 1 ADCS1 1 0 :1:1 
`uc 1 ADCS2 1 0 :1:2 
`uc 1 ACQT0 1 0 :1:3 
`uc 1 ACQT1 1 0 :1:4 
`uc 1 ACQT2 1 0 :1:5 
]
[u S3020 . 1 `S3008 1 . 1 0 `S3013 1 . 1 0 ]
[v _ADCON2bits `VS3020  1 e 1 @4032 ]
"4453
[v _ADCON1 `Vuc  1 e 1 @4033 ]
[s S3037 . 1 `uc 1 PCFG 1 0 :4:0 
`uc 1 VCFG 1 0 :2:4 
]
"4483
[s S3040 . 1 `uc 1 PCFG0 1 0 :1:0 
`uc 1 PCFG1 1 0 :1:1 
`uc 1 PCFG2 1 0 :1:2 
`uc 1 PCFG3 1 0 :1:3 
`uc 1 VCFG0 1 0 :1:4 
`uc 1 VCFG1 1 0 :1:5 
]
[s S3047 . 1 `uc 1 . 1 0 :3:0 
`uc 1 CHSN3 1 0 :1:3 
]
[s S3050 . 1 `uc 1 . 1 0 :4:0 
`uc 1 VCFG01 1 0 :1:4 
]
[s S3053 . 1 `uc 1 . 1 0 :5:0 
`uc 1 VCFG11 1 0 :1:5 
]
[u S3056 . 1 `S3037 1 . 1 0 `S3040 1 . 1 0 `S3047 1 . 1 0 `S3050 1 . 1 0 `S3053 1 . 1 0 ]
[v _ADCON1bits `VS3056  1 e 1 @4033 ]
"4520
[v _ADCON0 `Vuc  1 e 1 @4034 ]
[s S3083 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_NOT_DONE 1 0 :1:1 
]
"4567
[s S3086 . 1 `uc 1 ADON 1 0 :1:0 
`uc 1 GO_nDONE 1 0 :1:1 
`uc 1 CHS 1 0 :4:2 
]
[s S3093 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO_DONE 1 0 :1:1 
`uc 1 CHS0 1 0 :1:2 
`uc 1 CHS1 1 0 :1:3 
`uc 1 CHS2 1 0 :1:4 
`uc 1 CHS3 1 0 :1:5 
]
[s S3100 . 1 `uc 1 . 1 0 :1:0 
`uc 1 DONE 1 0 :1:1 
]
[s S3103 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GO 1 0 :1:1 
]
[s S3106 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_DONE 1 0 :1:1 
]
[s S3109 . 1 `uc 1 . 1 0 :1:0 
`uc 1 nDONE 1 0 :1:1 
]
[s S3112 . 1 `uc 1 . 1 0 :1:0 
`uc 1 GODONE 1 0 :1:1 
]
[u S3115 . 1 `S3083 1 . 1 0 `S3086 1 . 1 0 `S3083 1 . 1 0 `S3093 1 . 1 0 `S3100 1 . 1 0 `S3103 1 . 1 0 `S3106 1 . 1 0 `S3109 1 . 1 0 `S3112 1 . 1 0 ]
[v _ADCON0bits `VS3115  1 e 1 @4034 ]
"4613
[v _ADRES `Vus  1 e 2 @4035 ]
"4619
[v _ADRESL `Vuc  1 e 1 @4035 ]
"4625
[v _ADRESH `Vuc  1 e 1 @4036 ]
"4631
[v _SSPCON2 `Vuc  1 e 1 @4037 ]
[s S3162 . 1 `uc 1 SEN 1 0 :1:0 
`uc 1 RSEN 1 0 :1:1 
`uc 1 PEN 1 0 :1:2 
`uc 1 RCEN 1 0 :1:3 
`uc 1 ACKEN 1 0 :1:4 
`uc 1 ACKDT 1 0 :1:5 
`uc 1 ACKSTAT 1 0 :1:6 
`uc 1 GCEN 1 0 :1:7 
]
"4647
[u S3171 . 1 `S3162 1 . 1 0 ]
[v _SSPCON2bits `VS3171  1 e 1 @4037 ]
"4675
[v _SSPCON1 `Vuc  1 e 1 @4038 ]
[s S3184 . 1 `uc 1 SSPM 1 0 :4:0 
`uc 1 CKP 1 0 :1:4 
`uc 1 SSPEN 1 0 :1:5 
`uc 1 SSPOV 1 0 :1:6 
`uc 1 WCOL 1 0 :1:7 
]
"4694
[s S3190 . 1 `uc 1 SSPM0 1 0 :1:0 
`uc 1 SSPM1 1 0 :1:1 
`uc 1 SSPM2 1 0 :1:2 
`uc 1 SSPM3 1 0 :1:3 
]
[u S3195 . 1 `S3184 1 . 1 0 `S3190 1 . 1 0 ]
[v _SSPCON1bits `VS3195  1 e 1 @4038 ]
"4725
[v _SSPSTAT `Vuc  1 e 1 @4039 ]
[s S3211 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_NOT_W 1 0 :1:2 
]
"4826
[s S3214 . 1 `uc 1 . 1 0 :5:0 
`uc 1 D_NOT_A 1 0 :1:5 
]
[s S3217 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
[s S3232 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R_W 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D_A 1 0 :1:5 
]
[s S3237 . 1 `uc 1 . 1 0 :2:0 
`uc 1 I2C_READ 1 0 :1:2 
`uc 1 I2C_START 1 0 :1:3 
`uc 1 I2C_STOP 1 0 :1:4 
`uc 1 I2C_DAT 1 0 :1:5 
]
[s S3243 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nW 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nA 1 0 :1:5 
]
[s S3248 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_WRITE 1 0 :1:2 
]
[s S3251 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_ADDRESS 1 0 :1:5 
]
[s S3254 . 1 `uc 1 . 1 0 :2:0 
`uc 1 nWRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 nADDRESS 1 0 :1:5 
]
[s S3259 . 1 `uc 1 . 1 0 :2:0 
`uc 1 READ_WRITE 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 DATA_ADDRESS 1 0 :1:5 
]
[s S3264 . 1 `uc 1 . 1 0 :2:0 
`uc 1 R 1 0 :1:2 
`uc 1 . 1 0 :2:3 
`uc 1 D 1 0 :1:5 
]
[s S3269 . 1 `uc 1 . 1 0 :5:0 
`uc 1 DA 1 0 :1:5 
]
[s S3272 . 1 `uc 1 . 1 0 :2:0 
`uc 1 RW 1 0 :1:2 
]
[s S3275 . 1 `uc 1 . 1 0 :3:0 
`uc 1 START 1 0 :1:3 
]
[s S3278 . 1 `uc 1 . 1 0 :4:0 
`uc 1 STOP 1 0 :1:4 
]
[s S3281 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_W 1 0 :1:2 
]
[s S3284 . 1 `uc 1 . 1 0 :5:0 
`uc 1 NOT_A 1 0 :1:5 
]
[u S3287 . 1 `S3211 1 . 1 0 `S3214 1 . 1 0 `S3217 1 . 1 0 `S3211 1 . 1 0 `S3214 1 . 1 0 `S3232 1 . 1 0 `S3237 1 . 1 0 `S3243 1 . 1 0 `S3248 1 . 1 0 `S3251 1 . 1 0 `S3254 1 . 1 0 `S3259 1 . 1 0 `S3264 1 . 1 0 `S3269 1 . 1 0 `S3272 1 . 1 0 `S3275 1 . 1 0 `S3278 1 . 1 0 `S3281 1 . 1 0 `S3284 1 . 1 0 ]
[v _SSPSTATbits `VS3287  1 e 1 @4039 ]
"4926
[v _SSPADD `Vuc  1 e 1 @4040 ]
"4932
[v _SSPBUF `Vuc  1 e 1 @4041 ]
"4938
[v _T2CON `Vuc  1 e 1 @4042 ]
[s S3387 . 1 `uc 1 T2CKPS 1 0 :2:0 
`uc 1 TMR2ON 1 0 :1:2 
`uc 1 TOUTPS 1 0 :4:3 
]
"4965
[s S3391 . 1 `uc 1 T2CKPS0 1 0 :1:0 
`uc 1 T2CKPS1 1 0 :1:1 
`uc 1 . 1 0 :1:2 
`uc 1 T2OUTPS0 1 0 :1:3 
`uc 1 T2OUTPS1 1 0 :1:4 
`uc 1 T2OUTPS2 1 0 :1:5 
`uc 1 T2OUTPS3 1 0 :1:6 
]
[s S3399 . 1 `uc 1 . 1 0 :3:0 
`uc 1 TOUTPS0 1 0 :1:3 
`uc 1 TOUTPS1 1 0 :1:4 
`uc 1 TOUTPS2 1 0 :1:5 
`uc 1 TOUTPS3 1 0 :1:6 
]
[u S3405 . 1 `S3387 1 . 1 0 `S3391 1 . 1 0 `S3399 1 . 1 0 ]
[v _T2CONbits `VS3405  1 e 1 @4042 ]
"5008
[v _PR2 `Vuc  1 e 1 @4043 ]
"5013
[v _MEMCON `Vuc  1 e 1 @4043 ]
"5019
[v _TMR2 `Vuc  1 e 1 @4044 ]
"5025
[v _T1CON `Vuc  1 e 1 @4045 ]
[s S3432 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_T1SYNC 1 0 :1:2 
]
"5059
[s S3435 . 1 `uc 1 TMR1ON 1 0 :1:0 
`uc 1 TMR1CS 1 0 :1:1 
`uc 1 nT1SYNC 1 0 :1:2 
`uc 1 T1OSCEN 1 0 :1:3 
`uc 1 T1CKPS 1 0 :2:4 
`uc 1 T1RUN 1 0 :1:6 
`uc 1 RD16 1 0 :1:7 
]
[s S3443 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T1SYNC 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 T1CKPS0 1 0 :1:4 
`uc 1 T1CKPS1 1 0 :1:5 
]
[s S3449 . 1 `uc 1 . 1 0 :3:0 
`uc 1 SOSCEN 1 0 :1:3 
]
[s S3452 . 1 `uc 1 . 1 0 :7:0 
`uc 1 T1RD16 1 0 :1:7 
]
[u S3455 . 1 `S3432 1 . 1 0 `S3435 1 . 1 0 `S3443 1 . 1 0 `S3449 1 . 1 0 `S3452 1 . 1 0 ]
[v _T1CONbits `VS3455  1 e 1 @4045 ]
"5102
[v _TMR1 `Vus  1 e 2 @4046 ]
"5108
[v _TMR1L `Vuc  1 e 1 @4046 ]
"5114
[v _TMR1H `Vuc  1 e 1 @4047 ]
"5120
[v _RCON `Vuc  1 e 1 @4048 ]
[s S3489 . 1 `uc 1 NOT_BOR 1 0 :1:0 
]
"5168
[s S3491 . 1 `uc 1 . 1 0 :1:0 
`uc 1 NOT_POR 1 0 :1:1 
]
[s S3494 . 1 `uc 1 . 1 0 :2:0 
`uc 1 NOT_PD 1 0 :1:2 
]
[s S3497 . 1 `uc 1 . 1 0 :3:0 
`uc 1 NOT_TO 1 0 :1:3 
]
[s S3500 . 1 `uc 1 . 1 0 :4:0 
`uc 1 NOT_RI 1 0 :1:4 
]
[s S3503 . 1 `uc 1 nBOR 1 0 :1:0 
`uc 1 nPOR 1 0 :1:1 
`uc 1 nPD 1 0 :1:2 
`uc 1 nTO 1 0 :1:3 
`uc 1 nRI 1 0 :1:4 
`uc 1 . 1 0 :1:5 
`uc 1 SBOREN 1 0 :1:6 
`uc 1 IPEN 1 0 :1:7 
]
[s S3512 . 1 `uc 1 . 1 0 :7:0 
`uc 1 NOT_IPEN 1 0 :1:7 
]
[s S3515 . 1 `uc 1 BOR 1 0 :1:0 
`uc 1 POR 1 0 :1:1 
`uc 1 PD 1 0 :1:2 
`uc 1 TO 1 0 :1:3 
`uc 1 RI 1 0 :1:4 
`uc 1 . 1 0 :2:5 
`uc 1 nIPEN 1 0 :1:7 
]
[u S3523 . 1 `S3489 1 . 1 0 `S3491 1 . 1 0 `S3494 1 . 1 0 `S3497 1 . 1 0 `S3500 1 . 1 0 `S3503 1 . 1 0 `S3512 1 . 1 0 `S3515 1 . 1 0 ]
[v _RCONbits `VS3523  1 e 1 @4048 ]
"5229
[v _WDTCON `Vuc  1 e 1 @4049 ]
[s S3568 . 1 `uc 1 SWDTEN 1 0 :1:0 
]
"5241
[s S3570 . 1 `uc 1 SWDTE 1 0 :1:0 
]
[u S3572 . 1 `S3568 1 . 1 0 `S3570 1 . 1 0 ]
[v _WDTCONbits `VS3572  1 e 1 @4049 ]
"5251
[v _HLVDCON `Vuc  1 e 1 @4050 ]
"5256
[v _LVDCON `Vuc  1 e 1 @4050 ]
[s S3582 . 1 `uc 1 HLVDL 1 0 :4:0 
`uc 1 HLVDEN 1 0 :1:4 
`uc 1 IRVST 1 0 :1:5 
`uc 1 . 1 0 :1:6 
`uc 1 VDIRMAG 1 0 :1:7 
]
"5291
[s S3588 . 1 `uc 1 HLVDL0 1 0 :1:0 
`uc 1 HLVDL1 1 0 :1:1 
`uc 1 HLVDL2 1 0 :1:2 
`uc 1 HLVDL3 1 0 :1:3 
]
[s S3593 . 1 `uc 1 LVDL0 1 0 :1:0 
`uc 1 LVDL1 1 0 :1:1 
`uc 1 LVDL2 1 0 :1:2 
`uc 1 LVDL3 1 0 :1:3 
`uc 1 LVDEN 1 0 :1:4 
`uc 1 IVRST 1 0 :1:5 
]
[s S3600 . 1 `uc 1 LVV0 1 0 :1:0 
`uc 1 LVV1 1 0 :1:1 
`uc 1 LVV2 1 0 :1:2 
`uc 1 LVV3 1 0 :1:3 
`uc 1 . 1 0 :1:4 
`uc 1 BGST 1 0 :1:5 
]
[u S3607 . 1 `S3582 1 . 1 0 `S3588 1 . 1 0 `S3593 1 . 1 0 `S3600 1 . 1 0 ]
[v _HLVDCONbits `VS3607  1 e 1 @4050 ]
"5381
[v _LVDCONbits `VS3607  1 e 1 @4050 ]
"5442
[v _OSCCON `Vuc  1 e 1 @4051 ]
[s S3695 . 1 `uc 1 SCS 1 0 :2:0 
`uc 1 IOFS 1 0 :1:2 
`uc 1 OSTS 1 0 :1:3 
`uc 1 IRCF 1 0 :3:4 
`uc 1 IDLEN 1 0 :1:7 
]
"5464
[s S3701 . 1 `uc 1 SCS0 1 0 :1:0 
`uc 1 SCS1 1 0 :1:1 
`uc 1 FLTS 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 IRCF0 1 0 :1:4 
`uc 1 IRCF1 1 0 :1:5 
`uc 1 IRCF2 1 0 :1:6 
]
[u S3709 . 1 `S3695 1 . 1 0 `S3701 1 . 1 0 ]
[v _OSCCONbits `VS3709  1 e 1 @4051 ]
"5501
[v _T0CON `Vuc  1 e 1 @4053 ]
[s S3728 . 1 `uc 1 T0PS 1 0 :3:0 
`uc 1 PSA 1 0 :1:3 
`uc 1 T0SE 1 0 :1:4 
`uc 1 T0CS 1 0 :1:5 
`uc 1 T08BIT 1 0 :1:6 
`uc 1 TMR0ON 1 0 :1:7 
]
"5520
[s S3735 . 1 `uc 1 T0PS0 1 0 :1:0 
`uc 1 T0PS1 1 0 :1:1 
`uc 1 T0PS2 1 0 :1:2 
]
[u S3739 . 1 `S3728 1 . 1 0 `S3735 1 . 1 0 ]
[v _T0CONbits `VS3739  1 e 1 @4053 ]
"5551
[v _TMR0 `Vus  1 e 2 @4054 ]
"5557
[v _TMR0L `Vuc  1 e 1 @4054 ]
"5563
[v _TMR0H `Vuc  1 e 1 @4055 ]
"5569
[v _STATUS `Vuc  1 e 1 @4056 ]
[s S3758 . 1 `uc 1 C 1 0 :1:0 
`uc 1 DC 1 0 :1:1 
`uc 1 Z 1 0 :1:2 
`uc 1 OV 1 0 :1:3 
`uc 1 N 1 0 :1:4 
]
"5597
[s S3764 . 1 `uc 1 CARRY 1 0 :1:0 
]
[s S3766 . 1 `uc 1 . 1 0 :4:0 
`uc 1 NEGATIVE 1 0 :1:4 
]
[s S3769 . 1 `uc 1 . 1 0 :3:0 
`uc 1 OVERFLOW 1 0 :1:3 
]
[s S3772 . 1 `uc 1 . 1 0 :2:0 
`uc 1 ZERO 1 0 :1:2 
]
[u S3775 . 1 `S3758 1 . 1 0 `S3764 1 . 1 0 `S3766 1 . 1 0 `S3769 1 . 1 0 `S3772 1 . 1 0 ]
[v _STATUSbits `VS3775  1 e 1 @4056 ]
"5628
[v _FSR2 `Vus  1 e 2 @4057 ]
"5634
[v _FSR2L `Vuc  1 e 1 @4057 ]
"5640
[v _FSR2H `Vuc  1 e 1 @4058 ]
"5646
[v _PLUSW2 `Vuc  1 e 1 @4059 ]
"5652
[v _PREINC2 `Vuc  1 e 1 @4060 ]
"5658
[v _POSTDEC2 `Vuc  1 e 1 @4061 ]
"5664
[v _POSTINC2 `Vuc  1 e 1 @4062 ]
"5670
[v _INDF2 `Vuc  1 e 1 @4063 ]
"5676
[v _BSR `Vuc  1 e 1 @4064 ]
"5682
[v _FSR1 `Vus  1 e 2 @4065 ]
"5688
[v _FSR1L `Vuc  1 e 1 @4065 ]
"5694
[v _FSR1H `Vuc  1 e 1 @4066 ]
"5700
[v _PLUSW1 `Vuc  1 e 1 @4067 ]
"5706
[v _PREINC1 `Vuc  1 e 1 @4068 ]
"5712
[v _POSTDEC1 `Vuc  1 e 1 @4069 ]
"5718
[v _POSTINC1 `Vuc  1 e 1 @4070 ]
"5724
[v _INDF1 `Vuc  1 e 1 @4071 ]
"5730
[v _WREG `Vuc  1 e 1 @4072 ]
"5736
[v _FSR0 `Vus  1 e 2 @4073 ]
"5742
[v _FSR0L `Vuc  1 e 1 @4073 ]
"5748
[v _FSR0H `Vuc  1 e 1 @4074 ]
"5754
[v _PLUSW0 `Vuc  1 e 1 @4075 ]
"5760
[v _PREINC0 `Vuc  1 e 1 @4076 ]
"5766
[v _POSTDEC0 `Vuc  1 e 1 @4077 ]
"5772
[v _POSTINC0 `Vuc  1 e 1 @4078 ]
"5778
[v _INDF0 `Vuc  1 e 1 @4079 ]
"5784
[v _INTCON3 `Vuc  1 e 1 @4080 ]
"5810
[v _INTCON3bits `VS2007  1 e 1 @4080 ]
"5850
[v _INTCON2 `Vuc  1 e 1 @4081 ]
[s S3867 . 1 `uc 1 . 1 0 :7:0 
`uc 1 NOT_RBPU 1 0 :1:7 
]
"5876
[s S3870 . 1 `uc 1 RBIP 1 0 :1:0 
`uc 1 . 1 0 :1:1 
`uc 1 TMR0IP 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 INTEDG2 1 0 :1:4 
`uc 1 INTEDG1 1 0 :1:5 
`uc 1 INTEDG0 1 0 :1:6 
`uc 1 nRBPU 1 0 :1:7 
]
[s S3879 . 1 `uc 1 . 1 0 :2:0 
`uc 1 T0IP 1 0 :1:2 
`uc 1 . 1 0 :4:3 
`uc 1 RBPU 1 0 :1:7 
]
[u S3884 . 1 `S3867 1 . 1 0 `S3870 1 . 1 0 `S3879 1 . 1 0 ]
[v _INTCON2bits `VS3884  1 e 1 @4081 ]
"5907
[v _INTCON `Vuc  1 e 1 @4082 ]
[s S3907 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INT0IF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INT0IE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE_GIEL 1 0 :1:6 
`uc 1 GIE_GIEH 1 0 :1:7 
]
"5958
[s S3916 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INT0IF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INT0IE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S3925 . 1 `uc 1 RBIF 1 0 :1:0 
`uc 1 INT0IF 1 0 :1:1 
`uc 1 TMR0IF 1 0 :1:2 
`uc 1 RBIE 1 0 :1:3 
`uc 1 INT0IE 1 0 :1:4 
`uc 1 TMR0IE 1 0 :1:5 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIEH 1 0 :1:7 
]
[s S3934 . 1 `uc 1 . 1 0 :1:0 
`uc 1 INT0F 1 0 :1:1 
`uc 1 T0IF 1 0 :1:2 
`uc 1 . 1 0 :1:3 
`uc 1 INT0E 1 0 :1:4 
`uc 1 T0IE 1 0 :1:5 
`uc 1 PEIE 1 0 :1:6 
`uc 1 GIE 1 0 :1:7 
]
[s S3943 . 1 `uc 1 . 1 0 :6:0 
`uc 1 GIEL 1 0 :1:6 
`uc 1 GIEH 1 0 :1:7 
]
[u S3947 . 1 `S3907 1 . 1 0 `S3916 1 . 1 0 `S3925 1 . 1 0 `S3934 1 . 1 0 `S3943 1 . 1 0 ]
[v _INTCONbits `VS3947  1 e 1 @4082 ]
"6010
[v _PROD `Vus  1 e 2 @4083 ]
"6016
[v _PRODL `Vuc  1 e 1 @4083 ]
"6022
[v _PRODH `Vuc  1 e 1 @4084 ]
"6028
[v _TABLAT `Vuc  1 e 1 @4085 ]
"6034
[v _TBLPTR `Vum  1 e 3 @4086 ]
"6040
[v _TBLPTRL `Vuc  1 e 1 @4086 ]
"6046
[v _TBLPTRH `Vuc  1 e 1 @4087 ]
"6052
[v _TBLPTRU `Vuc  1 e 1 @4088 ]
"6058
[v _PCLAT `Vum  1 e 3 @4089 ]
"6063
[v _PC `Vum  1 e 3 @4089 ]
"6069
[v _PCL `Vuc  1 e 1 @4089 ]
"6075
[v _PCLATH `Vuc  1 e 1 @4090 ]
"6081
[v _PCLATU `Vuc  1 e 1 @4091 ]
"6087
[v _STKPTR `Vuc  1 e 1 @4092 ]
[s S4008 . 1 `uc 1 STKPTR 1 0 :5:0 
`uc 1 . 1 0 :1:5 
`uc 1 STKUNF 1 0 :1:6 
`uc 1 STKFUL 1 0 :1:7 
]
"6110
[s S4013 . 1 `uc 1 STKPTR0 1 0 :1:0 
`uc 1 STKPTR1 1 0 :1:1 
`uc 1 STKPTR2 1 0 :1:2 
`uc 1 STKPTR3 1 0 :1:3 
`uc 1 STKPTR4 1 0 :1:4 
]
[s S4019 . 1 `uc 1 . 1 0 :7:0 
`uc 1 STKOVF 1 0 :1:7 
]
[u S4022 . 1 `S4008 1 . 1 0 `S4013 1 . 1 0 `S4019 1 . 1 0 ]
[v _STKPTRbits `VS4022  1 e 1 @4092 ]
"6141
[v _TOS `Vum  1 e 3 @4093 ]
"6147
[v _TOSL `Vuc  1 e 1 @4093 ]
"6153
[v _TOSH `Vuc  1 e 1 @4094 ]
"6159
[v _TOSU `Vuc  1 e 1 @4095 ]
"6168
[v _ABDEN `Vb  1 e 0 @32192 ]
"6170
[v _ABDOVF `Vb  1 e 0 @32199 ]
"6172
[v _ACKDT `Vb  1 e 0 @32301 ]
"6174
[v _ACKEN `Vb  1 e 0 @32300 ]
"6176
[v _ACKSTAT `Vb  1 e 0 @32302 ]
"6178
[v _ACQT0 `Vb  1 e 0 @32259 ]
"6180
[v _ACQT1 `Vb  1 e 0 @32260 ]
"6182
[v _ACQT2 `Vb  1 e 0 @32261 ]
"6184
[v _ACTVIE `Vb  1 e 0 @31562 ]
"6186
[v _ACTVIF `Vb  1 e 0 @31554 ]
"6188
[v _ADCS0 `Vb  1 e 0 @32256 ]
"6190
[v _ADCS1 `Vb  1 e 0 @32257 ]
"6192
[v _ADCS2 `Vb  1 e 0 @32258 ]
"6194
[v _ADDEN `Vb  1 e 0 @32091 ]
"6196
[v _ADDR0 `Vb  1 e 0 @31600 ]
"6198
[v _ADDR1 `Vb  1 e 0 @31601 ]
"6200
[v _ADDR2 `Vb  1 e 0 @31602 ]
"6202
[v _ADDR3 `Vb  1 e 0 @31603 ]
"6204
[v _ADDR4 `Vb  1 e 0 @31604 ]
"6206
[v _ADDR5 `Vb  1 e 0 @31605 ]
"6208
[v _ADDR6 `Vb  1 e 0 @31606 ]
"6210
[v _ADEN `Vb  1 e 0 @32091 ]
"6212
[v _ADFM `Vb  1 e 0 @32263 ]
"6214
[v _ADIE `Vb  1 e 0 @31982 ]
"6216
[v _ADIF `Vb  1 e 0 @31990 ]
"6218
[v _ADIP `Vb  1 e 0 @31998 ]
"6220
[v _ADON `Vb  1 e 0 @32272 ]
"6222
[v _AN0 `Vb  1 e 0 @31744 ]
"6224
[v _AN1 `Vb  1 e 0 @31745 ]
"6226
[v _AN2 `Vb  1 e 0 @31746 ]
"6228
[v _AN3 `Vb  1 e 0 @31747 ]
"6230
[v _AN4 `Vb  1 e 0 @31749 ]
"6232
[v _BCLIE `Vb  1 e 0 @32003 ]
"6234
[v _BCLIF `Vb  1 e 0 @32011 ]
"6236
[v _BCLIP `Vb  1 e 0 @32019 ]
"6238
[v _BF `Vb  1 e 0 @32312 ]
"6240
[v _BGST `Vb  1 e 0 @32405 ]
"6242
[v _BOR `Vb  1 e 0 @32384 ]
"6244
[v _BRG16 `Vb  1 e 0 @32195 ]
"6246
[v _BRGH `Vb  1 e 0 @32098 ]
"6248
[v _BRGH1 `Vb  1 e 0 @32098 ]
"6250
[v _BTOEE `Vb  1 e 0 @31580 ]
"6252
[v _BTOEF `Vb  1 e 0 @31572 ]
"6254
[v _BTSEE `Vb  1 e 0 @31583 ]
"6256
[v _BTSEF `Vb  1 e 0 @31575 ]
"6258
[v _C1INV `Vb  1 e 0 @32164 ]
"6260
[v _C1OUT `Vb  1 e 0 @32166 ]
"6262
[v _C2INV `Vb  1 e 0 @32165 ]
"6264
[v _C2OUT `Vb  1 e 0 @32167 ]
"6266
[v _CARRY `Vb  1 e 0 @32448 ]
"6268
[v _CCP1 `Vb  1 e 0 @31762 ]
"6270
[v _CCP10 `Vb  1 e 0 @31778 ]
"6272
[v _CCP1IE `Vb  1 e 0 @31978 ]
"6274
[v _CCP1IF `Vb  1 e 0 @31986 ]
"6276
[v _CCP1IP `Vb  1 e 0 @31994 ]
"6278
[v _CCP1M0 `Vb  1 e 0 @32232 ]
"6280
[v _CCP1M1 `Vb  1 e 0 @32233 ]
"6282
[v _CCP1M2 `Vb  1 e 0 @32234 ]
"6284
[v _CCP1M3 `Vb  1 e 0 @32235 ]
"6286
[v _CCP2 `Vb  1 e 0 @31761 ]
"6288
[v _CCP2E `Vb  1 e 0 @31783 ]
"6290
[v _CCP2IE `Vb  1 e 0 @32000 ]
"6292
[v _CCP2IF `Vb  1 e 0 @32008 ]
"6294
[v _CCP2IP `Vb  1 e 0 @32016 ]
"6296
[v _CCP2M0 `Vb  1 e 0 @32208 ]
"6298
[v _CCP2M1 `Vb  1 e 0 @32209 ]
"6300
[v _CCP2M2 `Vb  1 e 0 @32210 ]
"6302
[v _CCP2M3 `Vb  1 e 0 @32211 ]
"6304
[v _CCP2_PA2 `Vb  1 e 0 @31755 ]
"6306
[v _CCP6E `Vb  1 e 0 @31782 ]
"6308
[v _CCP7E `Vb  1 e 0 @31781 ]
"6310
[v _CCP8E `Vb  1 e 0 @31780 ]
"6312
[v _CCP9E `Vb  1 e 0 @31779 ]
"6314
[v _CFGS `Vb  1 e 0 @32054 ]
"6316
[v _CHS0 `Vb  1 e 0 @32274 ]
"6318
[v _CHS1 `Vb  1 e 0 @32275 ]
"6320
[v _CHS2 `Vb  1 e 0 @32276 ]
"6322
[v _CHS3 `Vb  1 e 0 @32277 ]
"6324
[v _CHSN3 `Vb  1 e 0 @32267 ]
"6326
[v _CIS `Vb  1 e 0 @32163 ]
"6328
[v _CK `Vb  1 e 0 @31766 ]
"6330
[v _CKE `Vb  1 e 0 @32318 ]
"6332
[v _CKP `Vb  1 e 0 @32308 ]
"6334
[v _CM0 `Vb  1 e 0 @32160 ]
"6336
[v _CM1 `Vb  1 e 0 @32161 ]
"6338
[v _CM2 `Vb  1 e 0 @32162 ]
"6340
[v _CMEN0 `Vb  1 e 0 @32160 ]
"6342
[v _CMEN1 `Vb  1 e 0 @32161 ]
"6344
[v _CMEN2 `Vb  1 e 0 @32162 ]
"6346
[v _CMIE `Vb  1 e 0 @32006 ]
"6348
[v _CMIF `Vb  1 e 0 @32014 ]
"6350
[v _CMIP `Vb  1 e 0 @32022 ]
"6352
[v _CRC16EE `Vb  1 e 0 @31578 ]
"6354
[v _CRC16EF `Vb  1 e 0 @31570 ]
"6356
[v _CRC5EE `Vb  1 e 0 @31577 ]
"6358
[v _CRC5EF `Vb  1 e 0 @31569 ]
"6360
[v _CREN `Vb  1 e 0 @32092 ]
"6362
[v _CS `Vb  1 e 0 @31778 ]
"6364
[v _CSRC `Vb  1 e 0 @32103 ]
"6366
[v _CSRC1 `Vb  1 e 0 @32103 ]
"6368
[v _CVR0 `Vb  1 e 0 @32168 ]
"6370
[v _CVR1 `Vb  1 e 0 @32169 ]
"6372
[v _CVR2 `Vb  1 e 0 @32170 ]
"6374
[v _CVR3 `Vb  1 e 0 @32171 ]
"6376
[v _CVREF `Vb  1 e 0 @32172 ]
"6378
[v _CVREN `Vb  1 e 0 @32175 ]
"6380
[v _CVROE `Vb  1 e 0 @32174 ]
"6382
[v _CVROEN `Vb  1 e 0 @32174 ]
"6384
[v _CVRR `Vb  1 e 0 @32173 ]
"6386
[v _CVRSS `Vb  1 e 0 @32172 ]
"6388
[v _DA `Vb  1 e 0 @32317 ]
"6390
[v _DATA_ADDRESS `Vb  1 e 0 @32317 ]
"6392
[v _DC `Vb  1 e 0 @32449 ]
"6394
[v _DC1B0 `Vb  1 e 0 @32236 ]
"6396
[v _DC1B1 `Vb  1 e 0 @32237 ]
"6398
[v _DC2B0 `Vb  1 e 0 @32212 ]
"6400
[v _DC2B1 `Vb  1 e 0 @32213 ]
"6402
[v _DFN8EE `Vb  1 e 0 @31579 ]
"6404
[v _DFN8EF `Vb  1 e 0 @31571 ]
"6406
[v _DIR `Vb  1 e 0 @31586 ]
"6408
[v _DONE `Vb  1 e 0 @32273 ]
"6410
[v _DT `Vb  1 e 0 @31767 ]
"6412
[v _D_A `Vb  1 e 0 @32317 ]
"6414
[v _D_NOT_A `Vb  1 e 0 @32317 ]
"6416
[v _D_nA `Vb  1 e 0 @32317 ]
"6418
[v _ECCPAS0 `Vb  1 e 0 @32180 ]
"6420
[v _ECCPAS1 `Vb  1 e 0 @32181 ]
"6422
[v _ECCPAS2 `Vb  1 e 0 @32182 ]
"6424
[v _ECCPASE `Vb  1 e 0 @32183 ]
"6426
[v _EEFS `Vb  1 e 0 @32054 ]
"6428
[v _EEIE `Vb  1 e 0 @32004 ]
"6430
[v _EEIF `Vb  1 e 0 @32012 ]
"6432
[v _EEIP `Vb  1 e 0 @32020 ]
"6434
[v _EEPGD `Vb  1 e 0 @32055 ]
"6436
[v _ENDP0 `Vb  1 e 0 @31587 ]
"6438
[v _ENDP1 `Vb  1 e 0 @31588 ]
"6440
[v _ENDP2 `Vb  1 e 0 @31589 ]
"6442
[v _ENDP3 `Vb  1 e 0 @31590 ]
"6444
[v _EP0CONDIS `Vb  1 e 0 @31619 ]
"6446
[v _EP0HSHK `Vb  1 e 0 @31620 ]
"6448
[v _EP0INEN `Vb  1 e 0 @31617 ]
"6450
[v _EP0OUTEN `Vb  1 e 0 @31618 ]
"6452
[v _EP0STALL `Vb  1 e 0 @31616 ]
"6454
[v _EP1CONDIS `Vb  1 e 0 @31627 ]
"6456
[v _EP1HSHK `Vb  1 e 0 @31628 ]
"6458
[v _EP1INEN `Vb  1 e 0 @31625 ]
"6460
[v _EP1OUTEN `Vb  1 e 0 @31626 ]
"6462
[v _EP1STALL `Vb  1 e 0 @31624 ]
"6464
[v _EP2CONDIS `Vb  1 e 0 @31635 ]
"6466
[v _EP2HSHK `Vb  1 e 0 @31636 ]
"6468
[v _EP2INEN `Vb  1 e 0 @31633 ]
"6470
[v _EP2OUTEN `Vb  1 e 0 @31634 ]
"6472
[v _EP2STALL `Vb  1 e 0 @31632 ]
"6474
[v _EP3CONDIS `Vb  1 e 0 @31643 ]
"6476
[v _EP3HSHK `Vb  1 e 0 @31644 ]
"6478
[v _EP3INEN `Vb  1 e 0 @31641 ]
"6480
[v _EP3OUTEN `Vb  1 e 0 @31642 ]
"6482
[v _EP3STALL `Vb  1 e 0 @31640 ]
"6484
[v _EP4CONDIS `Vb  1 e 0 @31651 ]
"6486
[v _EP4HSHK `Vb  1 e 0 @31652 ]
"6488
[v _EP4INEN `Vb  1 e 0 @31649 ]
"6490
[v _EP4OUTEN `Vb  1 e 0 @31650 ]
"6492
[v _EP4STALL `Vb  1 e 0 @31648 ]
"6494
[v _EP5CONDIS `Vb  1 e 0 @31659 ]
"6496
[v _EP5HSHK `Vb  1 e 0 @31660 ]
"6498
[v _EP5INEN `Vb  1 e 0 @31657 ]
"6500
[v _EP5OUTEN `Vb  1 e 0 @31658 ]
"6502
[v _EP5STALL `Vb  1 e 0 @31656 ]
"6504
[v _EP6CONDIS `Vb  1 e 0 @31667 ]
"6506
[v _EP6HSHK `Vb  1 e 0 @31668 ]
"6508
[v _EP6INEN `Vb  1 e 0 @31665 ]
"6510
[v _EP6OUTEN `Vb  1 e 0 @31666 ]
"6512
[v _EP6STALL `Vb  1 e 0 @31664 ]
"6514
[v _EP7CONDIS `Vb  1 e 0 @31675 ]
"6516
[v _EP7HSHK `Vb  1 e 0 @31676 ]
"6518
[v _EP7INEN `Vb  1 e 0 @31673 ]
"6520
[v _EP7OUTEN `Vb  1 e 0 @31674 ]
"6522
[v _EP7STALL `Vb  1 e 0 @31672 ]
"6524
[v _EPCONDIS0 `Vb  1 e 0 @31619 ]
"6526
[v _EPCONDIS1 `Vb  1 e 0 @31627 ]
"6528
[v _EPCONDIS10 `Vb  1 e 0 @31699 ]
"6530
[v _EPCONDIS11 `Vb  1 e 0 @31707 ]
"6532
[v _EPCONDIS12 `Vb  1 e 0 @31715 ]
"6534
[v _EPCONDIS13 `Vb  1 e 0 @31723 ]
"6536
[v _EPCONDIS14 `Vb  1 e 0 @31731 ]
"6538
[v _EPCONDIS15 `Vb  1 e 0 @31739 ]
"6540
[v _EPCONDIS2 `Vb  1 e 0 @31635 ]
"6542
[v _EPCONDIS3 `Vb  1 e 0 @31643 ]
"6544
[v _EPCONDIS4 `Vb  1 e 0 @31651 ]
"6546
[v _EPCONDIS5 `Vb  1 e 0 @31659 ]
"6548
[v _EPCONDIS6 `Vb  1 e 0 @31667 ]
"6550
[v _EPCONDIS7 `Vb  1 e 0 @31675 ]
"6552
[v _EPCONDIS8 `Vb  1 e 0 @31683 ]
"6554
[v _EPCONDIS9 `Vb  1 e 0 @31691 ]
"6556
[v _EPHSHK0 `Vb  1 e 0 @31620 ]
"6558
[v _EPHSHK1 `Vb  1 e 0 @31628 ]
"6560
[v _EPHSHK10 `Vb  1 e 0 @31700 ]
"6562
[v _EPHSHK11 `Vb  1 e 0 @31708 ]
"6564
[v _EPHSHK12 `Vb  1 e 0 @31716 ]
"6566
[v _EPHSHK13 `Vb  1 e 0 @31724 ]
"6568
[v _EPHSHK14 `Vb  1 e 0 @31732 ]
"6570
[v _EPHSHK15 `Vb  1 e 0 @31740 ]
"6572
[v _EPHSHK2 `Vb  1 e 0 @31636 ]
"6574
[v _EPHSHK3 `Vb  1 e 0 @31644 ]
"6576
[v _EPHSHK4 `Vb  1 e 0 @31652 ]
"6578
[v _EPHSHK5 `Vb  1 e 0 @31660 ]
"6580
[v _EPHSHK6 `Vb  1 e 0 @31668 ]
"6582
[v _EPHSHK7 `Vb  1 e 0 @31676 ]
"6584
[v _EPHSHK8 `Vb  1 e 0 @31684 ]
"6586
[v _EPHSHK9 `Vb  1 e 0 @31692 ]
"6588
[v _EPINEN0 `Vb  1 e 0 @31617 ]
"6590
[v _EPINEN1 `Vb  1 e 0 @31625 ]
"6592
[v _EPINEN10 `Vb  1 e 0 @31697 ]
"6594
[v _EPINEN11 `Vb  1 e 0 @31705 ]
"6596
[v _EPINEN12 `Vb  1 e 0 @31713 ]
"6598
[v _EPINEN13 `Vb  1 e 0 @31721 ]
"6600
[v _EPINEN14 `Vb  1 e 0 @31729 ]
"6602
[v _EPINEN15 `Vb  1 e 0 @31737 ]
"6604
[v _EPINEN2 `Vb  1 e 0 @31633 ]
"6606
[v _EPINEN3 `Vb  1 e 0 @31641 ]
"6608
[v _EPINEN4 `Vb  1 e 0 @31649 ]
"6610
[v _EPINEN5 `Vb  1 e 0 @31657 ]
"6612
[v _EPINEN6 `Vb  1 e 0 @31665 ]
"6614
[v _EPINEN7 `Vb  1 e 0 @31673 ]
"6616
[v _EPINEN8 `Vb  1 e 0 @31681 ]
"6618
[v _EPINEN9 `Vb  1 e 0 @31689 ]
"6620
[v _EPOUTEN0 `Vb  1 e 0 @31618 ]
"6622
[v _EPOUTEN1 `Vb  1 e 0 @31626 ]
"6624
[v _EPOUTEN10 `Vb  1 e 0 @31698 ]
"6626
[v _EPOUTEN11 `Vb  1 e 0 @31706 ]
"6628
[v _EPOUTEN12 `Vb  1 e 0 @31714 ]
"6630
[v _EPOUTEN13 `Vb  1 e 0 @31722 ]
"6632
[v _EPOUTEN14 `Vb  1 e 0 @31730 ]
"6634
[v _EPOUTEN15 `Vb  1 e 0 @31738 ]
"6636
[v _EPOUTEN2 `Vb  1 e 0 @31634 ]
"6638
[v _EPOUTEN3 `Vb  1 e 0 @31642 ]
"6640
[v _EPOUTEN4 `Vb  1 e 0 @31650 ]
"6642
[v _EPOUTEN5 `Vb  1 e 0 @31658 ]
"6644
[v _EPOUTEN6 `Vb  1 e 0 @31666 ]
"6646
[v _EPOUTEN7 `Vb  1 e 0 @31674 ]
"6648
[v _EPOUTEN8 `Vb  1 e 0 @31682 ]
"6650
[v _EPOUTEN9 `Vb  1 e 0 @31690 ]
"6652
[v _EPSTALL0 `Vb  1 e 0 @31616 ]
"6654
[v _EPSTALL1 `Vb  1 e 0 @31624 ]
"6656
[v _EPSTALL10 `Vb  1 e 0 @31696 ]
"6658
[v _EPSTALL11 `Vb  1 e 0 @31704 ]
"6660
[v _EPSTALL12 `Vb  1 e 0 @31712 ]
"6662
[v _EPSTALL13 `Vb  1 e 0 @31720 ]
"6664
[v _EPSTALL14 `Vb  1 e 0 @31728 ]
"6666
[v _EPSTALL15 `Vb  1 e 0 @31736 ]
"6668
[v _EPSTALL2 `Vb  1 e 0 @31632 ]
"6670
[v _EPSTALL3 `Vb  1 e 0 @31640 ]
"6672
[v _EPSTALL4 `Vb  1 e 0 @31648 ]
"6674
[v _EPSTALL5 `Vb  1 e 0 @31656 ]
"6676
[v _EPSTALL6 `Vb  1 e 0 @31664 ]
"6678
[v _EPSTALL7 `Vb  1 e 0 @31672 ]
"6680
[v _EPSTALL8 `Vb  1 e 0 @31680 ]
"6682
[v _EPSTALL9 `Vb  1 e 0 @31688 ]
"6684
[v _FERR `Vb  1 e 0 @32090 ]
"6686
[v _FLTS `Vb  1 e 0 @32410 ]
"6688
[v _FREE `Vb  1 e 0 @32052 ]
"6690
[v _FRM0 `Vb  1 e 0 @31536 ]
"6692
[v _FRM1 `Vb  1 e 0 @31537 ]
"6694
[v _FRM10 `Vb  1 e 0 @31546 ]
"6696
[v _FRM2 `Vb  1 e 0 @31538 ]
"6698
[v _FRM3 `Vb  1 e 0 @31539 ]
"6700
[v _FRM4 `Vb  1 e 0 @31540 ]
"6702
[v _FRM5 `Vb  1 e 0 @31541 ]
"6704
[v _FRM6 `Vb  1 e 0 @31542 ]
"6706
[v _FRM7 `Vb  1 e 0 @31543 ]
"6708
[v _FRM8 `Vb  1 e 0 @31544 ]
"6710
[v _FRM9 `Vb  1 e 0 @31545 ]
"6712
[v _FSEN `Vb  1 e 0 @31610 ]
"6714
[v _GCEN `Vb  1 e 0 @32303 ]
"6716
[v _GIE `Vb  1 e 0 @32663 ]
"6718
[v _GIEH `Vb  1 e 0 @32663 ]
"6720
[v _GIEL `Vb  1 e 0 @32662 ]
"6722
[v _GIE_GIEH `Vb  1 e 0 @32663 ]
"6724
[v _GO `Vb  1 e 0 @32273 ]
"6726
[v _GODONE `Vb  1 e 0 @32273 ]
"6728
[v _GO_DONE `Vb  1 e 0 @32273 ]
"6730
[v _GO_NOT_DONE `Vb  1 e 0 @32273 ]
"6732
[v _GO_nDONE `Vb  1 e 0 @32273 ]
"6734
[v _HLVDEN `Vb  1 e 0 @32404 ]
"6736
[v _HLVDIE `Vb  1 e 0 @32002 ]
"6738
[v _HLVDIF `Vb  1 e 0 @32010 ]
"6740
[v _HLVDIN `Vb  1 e 0 @31749 ]
"6742
[v _HLVDIP `Vb  1 e 0 @32018 ]
"6744
[v _HLVDL0 `Vb  1 e 0 @32400 ]
"6746
[v _HLVDL1 `Vb  1 e 0 @32401 ]
"6748
[v _HLVDL2 `Vb  1 e 0 @32402 ]
"6750
[v _HLVDL3 `Vb  1 e 0 @32403 ]
"6752
[v _I2C_DAT `Vb  1 e 0 @32317 ]
"6754
[v _I2C_READ `Vb  1 e 0 @32314 ]
"6756
[v _I2C_START `Vb  1 e 0 @32315 ]
"6758
[v _I2C_STOP `Vb  1 e 0 @32316 ]
"6760
[v _IDLEIE `Vb  1 e 0 @31564 ]
"6762
[v _IDLEIF `Vb  1 e 0 @31556 ]
"6764
[v _IDLEN `Vb  1 e 0 @32415 ]
"6766
[v _INT0 `Vb  1 e 0 @31752 ]
"6768
[v _INT0E `Vb  1 e 0 @32660 ]
"6770
[v _INT0F `Vb  1 e 0 @32657 ]
"6772
[v _INT0IE `Vb  1 e 0 @32660 ]
"6774
[v _INT0IF `Vb  1 e 0 @32657 ]
"6776
[v _INT1 `Vb  1 e 0 @31753 ]
"6778
[v _INT1E `Vb  1 e 0 @32643 ]
"6780
[v _INT1F `Vb  1 e 0 @32640 ]
"6782
[v _INT1IE `Vb  1 e 0 @32643 ]
"6784
[v _INT1IF `Vb  1 e 0 @32640 ]
"6786
[v _INT1IP `Vb  1 e 0 @32646 ]
"6788
[v _INT1P `Vb  1 e 0 @32646 ]
"6790
[v _INT2 `Vb  1 e 0 @31754 ]
"6792
[v _INT2E `Vb  1 e 0 @32644 ]
"6794
[v _INT2F `Vb  1 e 0 @32641 ]
"6796
[v _INT2IE `Vb  1 e 0 @32644 ]
"6798
[v _INT2IF `Vb  1 e 0 @32641 ]
"6800
[v _INT2IP `Vb  1 e 0 @32647 ]
"6802
[v _INT2P `Vb  1 e 0 @32647 ]
"6804
[v _INTEDG0 `Vb  1 e 0 @32654 ]
"6806
[v _INTEDG1 `Vb  1 e 0 @32653 ]
"6808
[v _INTEDG2 `Vb  1 e 0 @32652 ]
"6810
[v _INTSRC `Vb  1 e 0 @31967 ]
"6812
[v _IOFS `Vb  1 e 0 @32410 ]
"6814
[v _IPEN `Vb  1 e 0 @32391 ]
"6816
[v _IRCF0 `Vb  1 e 0 @32412 ]
"6818
[v _IRCF1 `Vb  1 e 0 @32413 ]
"6820
[v _IRCF2 `Vb  1 e 0 @32414 ]
"6822
[v _IRVST `Vb  1 e 0 @32405 ]
"6824
[v _IVRST `Vb  1 e 0 @32405 ]
"6826
[v _LA0 `Vb  1 e 0 @31816 ]
"6828
[v _LA1 `Vb  1 e 0 @31817 ]
"6830
[v _LA2 `Vb  1 e 0 @31818 ]
"6832
[v _LA3 `Vb  1 e 0 @31819 ]
"6834
[v _LA4 `Vb  1 e 0 @31820 ]
"6836
[v _LA5 `Vb  1 e 0 @31821 ]
"6838
[v _LA6 `Vb  1 e 0 @31822 ]
"6840
[v _LA7 `Vb  1 e 0 @31823 ]
"6842
[v _LATA0 `Vb  1 e 0 @31816 ]
"6844
[v _LATA1 `Vb  1 e 0 @31817 ]
"6846
[v _LATA2 `Vb  1 e 0 @31818 ]
"6848
[v _LATA3 `Vb  1 e 0 @31819 ]
"6850
[v _LATA4 `Vb  1 e 0 @31820 ]
"6852
[v _LATA5 `Vb  1 e 0 @31821 ]
"6854
[v _LATA6 `Vb  1 e 0 @31822 ]
"6856
[v _LATA7 `Vb  1 e 0 @31823 ]
"6858
[v _LATB0 `Vb  1 e 0 @31824 ]
"6860
[v _LATB1 `Vb  1 e 0 @31825 ]
"6862
[v _LATB2 `Vb  1 e 0 @31826 ]
"6864
[v _LATB3 `Vb  1 e 0 @31827 ]
"6866
[v _LATB4 `Vb  1 e 0 @31828 ]
"6868
[v _LATB5 `Vb  1 e 0 @31829 ]
"6870
[v _LATB6 `Vb  1 e 0 @31830 ]
"6872
[v _LATB7 `Vb  1 e 0 @31831 ]
"6874
[v _LATC0 `Vb  1 e 0 @31832 ]
"6876
[v _LATC1 `Vb  1 e 0 @31833 ]
"6878
[v _LATC2 `Vb  1 e 0 @31834 ]
"6880
[v _LATC6 `Vb  1 e 0 @31838 ]
"6882
[v _LATC7 `Vb  1 e 0 @31839 ]
"6884
[v _LB0 `Vb  1 e 0 @31824 ]
"6886
[v _LB1 `Vb  1 e 0 @31825 ]
"6888
[v _LB2 `Vb  1 e 0 @31826 ]
"6890
[v _LB3 `Vb  1 e 0 @31827 ]
"6892
[v _LB4 `Vb  1 e 0 @31828 ]
"6894
[v _LB5 `Vb  1 e 0 @31829 ]
"6896
[v _LB6 `Vb  1 e 0 @31830 ]
"6898
[v _LB7 `Vb  1 e 0 @31831 ]
"6900
[v _LC0 `Vb  1 e 0 @31832 ]
"6902
[v _LC1 `Vb  1 e 0 @31833 ]
"6904
[v _LC2 `Vb  1 e 0 @31834 ]
"6906
[v _LC3 `Vb  1 e 0 @31835 ]
"6908
[v _LC4 `Vb  1 e 0 @31836 ]
"6910
[v _LC5 `Vb  1 e 0 @31837 ]
"6912
[v _LC6 `Vb  1 e 0 @31838 ]
"6914
[v _LC7 `Vb  1 e 0 @31839 ]
"6916
[v _LVDEN `Vb  1 e 0 @32404 ]
"6918
[v _LVDIE `Vb  1 e 0 @32002 ]
"6920
[v _LVDIF `Vb  1 e 0 @32010 ]
"6922
[v _LVDIN `Vb  1 e 0 @31749 ]
"6924
[v _LVDIP `Vb  1 e 0 @32018 ]
"6926
[v _LVDL0 `Vb  1 e 0 @32400 ]
"6928
[v _LVDL1 `Vb  1 e 0 @32401 ]
"6930
[v _LVDL2 `Vb  1 e 0 @32402 ]
"6932
[v _LVDL3 `Vb  1 e 0 @32403 ]
"6934
[v _LVV0 `Vb  1 e 0 @32400 ]
"6936
[v _LVV1 `Vb  1 e 0 @32401 ]
"6938
[v _LVV2 `Vb  1 e 0 @32402 ]
"6940
[v _LVV3 `Vb  1 e 0 @32403 ]
"6942
[v _NEGATIVE `Vb  1 e 0 @32452 ]
"6944
[v _NOT_A `Vb  1 e 0 @32317 ]
"6946
[v _NOT_ADDRESS `Vb  1 e 0 @32317 ]
"6948
[v _NOT_BOR `Vb  1 e 0 @32384 ]
"6950
[v _NOT_DONE `Vb  1 e 0 @32273 ]
"6952
[v _NOT_IPEN `Vb  1 e 0 @32391 ]
"6954
[v _NOT_PD `Vb  1 e 0 @32386 ]
"6956
[v _NOT_POR `Vb  1 e 0 @32385 ]
"6958
[v _NOT_RBPU `Vb  1 e 0 @32655 ]
"6960
[v _NOT_RI `Vb  1 e 0 @32388 ]
"6962
[v _NOT_T1SYNC `Vb  1 e 0 @32362 ]
"6964
[v _NOT_T3SYNC `Vb  1 e 0 @32138 ]
"6966
[v _NOT_TO `Vb  1 e 0 @32387 ]
"6968
[v _NOT_W `Vb  1 e 0 @32314 ]
"6970
[v _NOT_WRITE `Vb  1 e 0 @32314 ]
"6972
[v _OERR `Vb  1 e 0 @32089 ]
"6974
[v _OSC2 `Vb  1 e 0 @31750 ]
"6976
[v _OSCFIE `Vb  1 e 0 @32007 ]
"6978
[v _OSCFIF `Vb  1 e 0 @32015 ]
"6980
[v _OSCFIP `Vb  1 e 0 @32023 ]
"6982
[v _OSTS `Vb  1 e 0 @32411 ]
"6984
[v _OV `Vb  1 e 0 @32451 ]
"6986
[v _OVERFLOW `Vb  1 e 0 @32451 ]
"6988
[v _P1A `Vb  1 e 0 @31762 ]
"6990
[v _PA1 `Vb  1 e 0 @31762 ]
"6992
[v _PA2 `Vb  1 e 0 @31761 ]
"6994
[v _PA2E `Vb  1 e 0 @31783 ]
"6996
[v _PB1E `Vb  1 e 0 @31782 ]
"6998
[v _PB2 `Vb  1 e 0 @31778 ]
"7000
[v _PB3E `Vb  1 e 0 @31780 ]
"7002
[v _PC1E `Vb  1 e 0 @31781 ]
"7004
[v _PC2 `Vb  1 e 0 @31777 ]
"7006
[v _PC3E `Vb  1 e 0 @31779 ]
"7008
[v _PCFG0 `Vb  1 e 0 @32264 ]
"7010
[v _PCFG1 `Vb  1 e 0 @32265 ]
"7012
[v _PCFG2 `Vb  1 e 0 @32266 ]
"7014
[v _PCFG3 `Vb  1 e 0 @32267 ]
"7016
[v _PD `Vb  1 e 0 @32386 ]
"7018
[v _PD2 `Vb  1 e 0 @31776 ]
"7020
[v _PEIE `Vb  1 e 0 @32662 ]
"7022
[v _PEIE_GIEL `Vb  1 e 0 @32662 ]
"7024
[v _PEN `Vb  1 e 0 @32298 ]
"7026
[v _PGC `Vb  1 e 0 @31758 ]
"7028
[v _PGD `Vb  1 e 0 @31759 ]
"7030
[v _PGM `Vb  1 e 0 @31757 ]
"7032
[v _PIDEE `Vb  1 e 0 @31576 ]
"7034
[v _PIDEF `Vb  1 e 0 @31568 ]
"7036
[v _PKTDIS `Vb  1 e 0 @31596 ]
"7038
[v _POR `Vb  1 e 0 @32385 ]
"7040
[v _PPB0 `Vb  1 e 0 @31608 ]
"7042
[v _PPB1 `Vb  1 e 0 @31609 ]
"7044
[v _PPBI `Vb  1 e 0 @31585 ]
"7046
[v _PPBRST `Vb  1 e 0 @31598 ]
"7048
[v _PRSEN `Vb  1 e 0 @32191 ]
"7050
[v _PSA `Vb  1 e 0 @32427 ]
"7052
[v _PSSAC0 `Vb  1 e 0 @32178 ]
"7054
[v _PSSAC1 `Vb  1 e 0 @32179 ]
"7056
[v _RA0 `Vb  1 e 0 @31744 ]
"7058
[v _RA1 `Vb  1 e 0 @31745 ]
"7060
[v _RA2 `Vb  1 e 0 @31746 ]
"7062
[v _RA3 `Vb  1 e 0 @31747 ]
"7064
[v _RA4 `Vb  1 e 0 @31748 ]
"7066
[v _RA5 `Vb  1 e 0 @31749 ]
"7068
[v _RA6 `Vb  1 e 0 @31750 ]
"7070
[v _RA7 `Vb  1 e 0 @31751 ]
"7072
[v _RB0 `Vb  1 e 0 @31752 ]
"7074
[v _RB1 `Vb  1 e 0 @31753 ]
"7076
[v _RB2 `Vb  1 e 0 @31754 ]
"7078
[v _RB3 `Vb  1 e 0 @31755 ]
"7080
[v _RB4 `Vb  1 e 0 @31756 ]
"7082
[v _RB5 `Vb  1 e 0 @31757 ]
"7084
[v _RB6 `Vb  1 e 0 @31758 ]
"7086
[v _RB7 `Vb  1 e 0 @31759 ]
"7088
[v _RBIE `Vb  1 e 0 @32659 ]
"7090
[v _RBIF `Vb  1 e 0 @32656 ]
"7092
[v _RBIP `Vb  1 e 0 @32648 ]
"7094
[v _RBPU `Vb  1 e 0 @32655 ]
"7096
[v _RC0 `Vb  1 e 0 @31760 ]
"7098
[v _RC1 `Vb  1 e 0 @31761 ]
"7100
[v _RC1IE `Vb  1 e 0 @31981 ]
"7102
[v _RC1IF `Vb  1 e 0 @31989 ]
"7104
[v _RC1IP `Vb  1 e 0 @31997 ]
"7106
[v _RC2 `Vb  1 e 0 @31762 ]
"7108
[v _RC3 `Vb  1 e 0 @31763 ]
"7110
[v _RC4 `Vb  1 e 0 @31764 ]
"7112
[v _RC5 `Vb  1 e 0 @31765 ]
"7114
[v _RC6 `Vb  1 e 0 @31766 ]
"7116
[v _RC7 `Vb  1 e 0 @31767 ]
"7118
[v _RCEN `Vb  1 e 0 @32299 ]
"7120
[v _RCIDL `Vb  1 e 0 @32198 ]
"7122
[v _RCIE `Vb  1 e 0 @31981 ]
"7124
[v _RCIF `Vb  1 e 0 @31989 ]
"7126
[v _RCIP `Vb  1 e 0 @31997 ]
"7128
[v _RCMT `Vb  1 e 0 @32198 ]
"7130
[v _RD `Vb  1 e 0 @32048 ]
"7132
[v _RD163 `Vb  1 e 0 @32143 ]
"7134
[v _RDE `Vb  1 e 0 @31776 ]
"7136
[v _RE0 `Vb  1 e 0 @31776 ]
"7138
[v _RE1 `Vb  1 e 0 @31777 ]
"7140
[v _RE2 `Vb  1 e 0 @31778 ]
"7142
[v _RE3 `Vb  1 e 0 @31779 ]
"7144
[v _RE4 `Vb  1 e 0 @31780 ]
"7146
[v _RE5 `Vb  1 e 0 @31781 ]
"7148
[v _RE6 `Vb  1 e 0 @31782 ]
"7150
[v _RE7 `Vb  1 e 0 @31783 ]
"7152
[v _READ_WRITE `Vb  1 e 0 @32314 ]
"7154
[v _RESUME `Vb  1 e 0 @31594 ]
"7156
[v _RI `Vb  1 e 0 @32388 ]
"7158
[v _RJPU `Vb  1 e 0 @31751 ]
"7160
[v _RSEN `Vb  1 e 0 @32297 ]
"7162
[v _RW `Vb  1 e 0 @32314 ]
"7164
[v _RX `Vb  1 e 0 @31767 ]
"7166
[v _RX9 `Vb  1 e 0 @32094 ]
"7168
[v _RX9D `Vb  1 e 0 @32088 ]
"7170
[v _RXCKP `Vb  1 e 0 @32197 ]
"7172
[v _RXDTP `Vb  1 e 0 @32197 ]
"7174
[v _R_NOT_W `Vb  1 e 0 @32314 ]
"7176
[v _R_W `Vb  1 e 0 @32314 ]
"7178
[v _R_nW `Vb  1 e 0 @32314 ]
"7180
[v _SBOREN `Vb  1 e 0 @32390 ]
"7182
[v _SCKP `Vb  1 e 0 @32196 ]
"7184
[v _SCS0 `Vb  1 e 0 @32408 ]
"7186
[v _SCS1 `Vb  1 e 0 @32409 ]
"7188
[v _SE0 `Vb  1 e 0 @31597 ]
"7190
[v _SEN `Vb  1 e 0 @32296 ]
"7192
[v _SENDB `Vb  1 e 0 @32099 ]
"7194
[v _SENDB1 `Vb  1 e 0 @32099 ]
"7196
[v _SMP `Vb  1 e 0 @32319 ]
"7198
[v _SOFIE `Vb  1 e 0 @31566 ]
"7200
[v _SOFIF `Vb  1 e 0 @31558 ]
"7202
[v _SOSCEN `Vb  1 e 0 @32363 ]
"7204
[v _SOSCEN3 `Vb  1 e 0 @32139 ]
"7206
[v _SPEN `Vb  1 e 0 @32095 ]
"7208
[v _SREN `Vb  1 e 0 @32093 ]
"7210
[v _SRENA `Vb  1 e 0 @32093 ]
"7212
[v _SSPEN `Vb  1 e 0 @32309 ]
"7214
[v _SSPIE `Vb  1 e 0 @31979 ]
"7216
[v _SSPIF `Vb  1 e 0 @31987 ]
"7218
[v _SSPIP `Vb  1 e 0 @31995 ]
"7220
[v _SSPM0 `Vb  1 e 0 @32304 ]
"7222
[v _SSPM1 `Vb  1 e 0 @32305 ]
"7224
[v _SSPM2 `Vb  1 e 0 @32306 ]
"7226
[v _SSPM3 `Vb  1 e 0 @32307 ]
"7228
[v _SSPOV `Vb  1 e 0 @32310 ]
"7230
[v _STALLIE `Vb  1 e 0 @31565 ]
"7232
[v _STALLIF `Vb  1 e 0 @31557 ]
"7234
[v _START `Vb  1 e 0 @32315 ]
"7236
[v _STKFUL `Vb  1 e 0 @32743 ]
"7238
[v _STKOVF `Vb  1 e 0 @32743 ]
"7240
[v _STKPTR0 `Vb  1 e 0 @32736 ]
"7242
[v _STKPTR1 `Vb  1 e 0 @32737 ]
"7244
[v _STKPTR2 `Vb  1 e 0 @32738 ]
"7246
[v _STKPTR3 `Vb  1 e 0 @32739 ]
"7248
[v _STKPTR4 `Vb  1 e 0 @32740 ]
"7250
[v _STKUNF `Vb  1 e 0 @32742 ]
"7252
[v _STOP `Vb  1 e 0 @32316 ]
"7254
[v _SUSPND `Vb  1 e 0 @31593 ]
"7256
[v _SWDTE `Vb  1 e 0 @32392 ]
"7258
[v _SWDTEN `Vb  1 e 0 @32392 ]
"7260
[v _SYNC `Vb  1 e 0 @32100 ]
"7262
[v _SYNC1 `Vb  1 e 0 @32100 ]
"7264
[v _T08BIT `Vb  1 e 0 @32430 ]
"7266
[v _T0CKI `Vb  1 e 0 @31748 ]
"7268
[v _T0CS `Vb  1 e 0 @32429 ]
"7270
[v _T0IE `Vb  1 e 0 @32661 ]
"7272
[v _T0IF `Vb  1 e 0 @32658 ]
"7274
[v _T0IP `Vb  1 e 0 @32650 ]
"7276
[v _T0PS0 `Vb  1 e 0 @32424 ]
"7278
[v _T0PS1 `Vb  1 e 0 @32425 ]
"7280
[v _T0PS2 `Vb  1 e 0 @32426 ]
"7282
[v _T0SE `Vb  1 e 0 @32428 ]
"7284
[v _T13CKI `Vb  1 e 0 @31760 ]
"7286
[v _T1CKPS0 `Vb  1 e 0 @32364 ]
"7288
[v _T1CKPS1 `Vb  1 e 0 @32365 ]
"7290
[v _T1OSCEN `Vb  1 e 0 @32363 ]
"7292
[v _T1OSI `Vb  1 e 0 @31761 ]
"7294
[v _T1OSO `Vb  1 e 0 @31760 ]
"7296
[v _T1RD16 `Vb  1 e 0 @32367 ]
"7298
[v _T1RUN `Vb  1 e 0 @32366 ]
"7300
[v _T1SYNC `Vb  1 e 0 @32362 ]
"7302
[v _T2CKPS0 `Vb  1 e 0 @32336 ]
"7304
[v _T2CKPS1 `Vb  1 e 0 @32337 ]
"7306
[v _T2OUTPS0 `Vb  1 e 0 @32339 ]
"7308
[v _T2OUTPS1 `Vb  1 e 0 @32340 ]
"7310
[v _T2OUTPS2 `Vb  1 e 0 @32341 ]
"7312
[v _T2OUTPS3 `Vb  1 e 0 @32342 ]
"7314
[v _T3CCP1 `Vb  1 e 0 @32139 ]
"7316
[v _T3CCP2 `Vb  1 e 0 @32142 ]
"7318
[v _T3CKPS0 `Vb  1 e 0 @32140 ]
"7320
[v _T3CKPS1 `Vb  1 e 0 @32141 ]
"7322
[v _T3NSYNC `Vb  1 e 0 @32138 ]
"7324
[v _T3RD16 `Vb  1 e 0 @32143 ]
"7326
[v _T3SYNC `Vb  1 e 0 @32138 ]
"7328
[v _TMR0IE `Vb  1 e 0 @32661 ]
"7330
[v _TMR0IF `Vb  1 e 0 @32658 ]
"7332
[v _TMR0IP `Vb  1 e 0 @32650 ]
"7334
[v _TMR0ON `Vb  1 e 0 @32431 ]
"7336
[v _TMR1CS `Vb  1 e 0 @32361 ]
"7338
[v _TMR1IE `Vb  1 e 0 @31976 ]
"7340
[v _TMR1IF `Vb  1 e 0 @31984 ]
"7342
[v _TMR1IP `Vb  1 e 0 @31992 ]
"7344
[v _TMR1ON `Vb  1 e 0 @32360 ]
"7346
[v _TMR2IE `Vb  1 e 0 @31977 ]
"7348
[v _TMR2IF `Vb  1 e 0 @31985 ]
"7350
[v _TMR2IP `Vb  1 e 0 @31993 ]
"7352
[v _TMR2ON `Vb  1 e 0 @32338 ]
"7354
[v _TMR3CS `Vb  1 e 0 @32137 ]
"7356
[v _TMR3IE `Vb  1 e 0 @32001 ]
"7358
[v _TMR3IF `Vb  1 e 0 @32009 ]
"7360
[v _TMR3IP `Vb  1 e 0 @32017 ]
"7362
[v _TMR3ON `Vb  1 e 0 @32136 ]
"7364
[v _TO `Vb  1 e 0 @32387 ]
"7366
[v _TOUTPS0 `Vb  1 e 0 @32339 ]
"7368
[v _TOUTPS1 `Vb  1 e 0 @32340 ]
"7370
[v _TOUTPS2 `Vb  1 e 0 @32341 ]
"7372
[v _TOUTPS3 `Vb  1 e 0 @32342 ]
"7374
[v _TRISA0 `Vb  1 e 0 @31888 ]
"7376
[v _TRISA1 `Vb  1 e 0 @31889 ]
"7378
[v _TRISA2 `Vb  1 e 0 @31890 ]
"7380
[v _TRISA3 `Vb  1 e 0 @31891 ]
"7382
[v _TRISA4 `Vb  1 e 0 @31892 ]
"7384
[v _TRISA5 `Vb  1 e 0 @31893 ]
"7386
[v _TRISA6 `Vb  1 e 0 @31894 ]
"7388
[v _TRISB0 `Vb  1 e 0 @31896 ]
"7390
[v _TRISB1 `Vb  1 e 0 @31897 ]
"7392
[v _TRISB2 `Vb  1 e 0 @31898 ]
"7394
[v _TRISB3 `Vb  1 e 0 @31899 ]
"7396
[v _TRISB4 `Vb  1 e 0 @31900 ]
"7398
[v _TRISB5 `Vb  1 e 0 @31901 ]
"7400
[v _TRISB6 `Vb  1 e 0 @31902 ]
"7402
[v _TRISB7 `Vb  1 e 0 @31903 ]
"7404
[v _TRISC0 `Vb  1 e 0 @31904 ]
"7406
[v _TRISC1 `Vb  1 e 0 @31905 ]
"7408
[v _TRISC2 `Vb  1 e 0 @31906 ]
"7410
[v _TRISC3 `Vb  1 e 0 @31907 ]
"7412
[v _TRISC6 `Vb  1 e 0 @31910 ]
"7414
[v _TRISC7 `Vb  1 e 0 @31911 ]
"7416
[v _TRMT `Vb  1 e 0 @32097 ]
"7418
[v _TRMT1 `Vb  1 e 0 @32097 ]
"7420
[v _TRNIE `Vb  1 e 0 @31563 ]
"7422
[v _TRNIF `Vb  1 e 0 @31555 ]
"7424
[v _TUN0 `Vb  1 e 0 @31960 ]
"7426
[v _TUN1 `Vb  1 e 0 @31961 ]
"7428
[v _TUN2 `Vb  1 e 0 @31962 ]
"7430
[v _TUN3 `Vb  1 e 0 @31963 ]
"7432
[v _TUN4 `Vb  1 e 0 @31964 ]
"7434
[v _TX `Vb  1 e 0 @31766 ]
"7436
[v _TX1IE `Vb  1 e 0 @31980 ]
"7438
[v _TX1IF `Vb  1 e 0 @31988 ]
"7440
[v _TX1IP `Vb  1 e 0 @31996 ]
"7442
[v _TX9 `Vb  1 e 0 @32102 ]
"7444
[v _TX91 `Vb  1 e 0 @32102 ]
"7446
[v _TX9D `Vb  1 e 0 @32096 ]
"7448
[v _TX9D1 `Vb  1 e 0 @32096 ]
"7450
[v _TXCKP `Vb  1 e 0 @32196 ]
"7452
[v _TXEN `Vb  1 e 0 @32101 ]
"7454
[v _TXEN1 `Vb  1 e 0 @32101 ]
"7456
[v _TXIE `Vb  1 e 0 @31980 ]
"7458
[v _TXIF `Vb  1 e 0 @31988 ]
"7460
[v _TXIP `Vb  1 e 0 @31996 ]
"7462
[v _UA `Vb  1 e 0 @32313 ]
"7464
[v _UERRIE `Vb  1 e 0 @31561 ]
"7466
[v _UERRIF `Vb  1 e 0 @31553 ]
"7468
[v _ULPWUIN `Vb  1 e 0 @31744 ]
"7470
[v _UOEMON `Vb  1 e 0 @31614 ]
"7472
[v _UPP0 `Vb  1 e 0 @31608 ]
"7474
[v _UPP1 `Vb  1 e 0 @31609 ]
"7476
[v _UPUEN `Vb  1 e 0 @31612 ]
"7478
[v _URSTIE `Vb  1 e 0 @31560 ]
"7480
[v _URSTIF `Vb  1 e 0 @31552 ]
"7482
[v _USBEN `Vb  1 e 0 @31595 ]
"7484
[v _USBIE `Vb  1 e 0 @32005 ]
"7486
[v _USBIF `Vb  1 e 0 @32013 ]
"7488
[v _USBIP `Vb  1 e 0 @32021 ]
"7490
[v _UTEYE `Vb  1 e 0 @31615 ]
"7492
[v _UTRDIS `Vb  1 e 0 @31611 ]
"7494
[v _VCFG0 `Vb  1 e 0 @32268 ]
"7496
[v _VCFG01 `Vb  1 e 0 @32268 ]
"7498
[v _VCFG1 `Vb  1 e 0 @32269 ]
"7500
[v _VCFG11 `Vb  1 e 0 @32269 ]
"7502
[v _VDIRMAG `Vb  1 e 0 @32407 ]
"7504
[v _VREFM `Vb  1 e 0 @31746 ]
"7506
[v _VREFP `Vb  1 e 0 @31747 ]
"7508
[v _W4E `Vb  1 e 0 @32193 ]
"7510
[v _WCOL `Vb  1 e 0 @32311 ]
"7512
[v _WR `Vb  1 e 0 @32049 ]
"7514
[v _WRE `Vb  1 e 0 @31777 ]
"7516
[v _WREN `Vb  1 e 0 @32050 ]
"7518
[v _WRERR `Vb  1 e 0 @32051 ]
"7520
[v _WUE `Vb  1 e 0 @32193 ]
"7522
[v _ZERO `Vb  1 e 0 @32450 ]
"7524
[v _nA `Vb  1 e 0 @32317 ]
"7526
[v _nADDRESS `Vb  1 e 0 @32317 ]
"7528
[v _nBOR `Vb  1 e 0 @32384 ]
"7530
[v _nDONE `Vb  1 e 0 @32273 ]
"7532
[v _nIPEN `Vb  1 e 0 @32391 ]
"7534
[v _nPD `Vb  1 e 0 @32386 ]
"7536
[v _nPOR `Vb  1 e 0 @32385 ]
"7538
[v _nRBPU `Vb  1 e 0 @32655 ]
"7540
[v _nRI `Vb  1 e 0 @32388 ]
"7542
[v _nT1SYNC `Vb  1 e 0 @32362 ]
"7544
[v _nT3SYNC `Vb  1 e 0 @32138 ]
"7546
[v _nTO `Vb  1 e 0 @32387 ]
"7548
[v _nW `Vb  1 e 0 @32314 ]
"7550
[v _nWRITE `Vb  1 e 0 @32314 ]
"3 /opt/microchip/xc8/v1.01/sources/errno.c
[v _errno `i  1 e 2 0 ]
[s S4737 . 1 `uc 1 Cap1OVF 1 0 :1:0 
`uc 1 Cap2OVF 1 0 :1:1 
]
"10 plib/CCP/cap18def.c
[u S4740 capstatus 1 `S4737 1 . 1 0 `uc 1 . 1 0 :8:0 
]
[v _CapStatus `S4740  1 e 1 0 ]
[s S4749 . 1 `uc 1 RX_NINE 1 0 :1:0 
`uc 1 TX_NINE 1 0 :1:1 
`uc 1 FRAME_ERROR 1 0 :1:2 
`uc 1 OVERRUN_ERROR 1 0 :1:3 
`uc 1 fill 1 0 :4:4 
]
"5 plib/USART/udefs.c
[u S4755 USART 1 `uc 1 val 1 0 `S4749 1 . 1 0 ]
[v _USART_Status `S4755  1 e 1 0 ]
"15 ./bike_light.c
[v _main `(i  1 e 2 0 ]
{
[v main@argc `i  1 p 2 14 ]
[v main@argv `*.M*.Muc  1 p 3 16 ]
"21
} 0
"24
[v _config `(v  1 e 0 0 ]
{
"51
} 0
"53
[v _idle_loop `(v  1 e 0 0 ]
{
"55
} 0
"58
[v _ISR `I(v  1 e 0 0 ]
{
"67
} 0
