@article{khasidashvili2003sat,
  title={SAT-based methods for sequential hardware equivalence verification without synchronization},
  author={Khasidashvili, Zurab and Hanna, Ziyad},
  journal={Electronic Notes in Theoretical Computer Science},
  volume={89},
  number={4},
  pages={593--607},
  year={2003},
  publisher={Elsevier}
}

@PhdThesis{gao:phd_normal_basis,
  author = 	 {Gao, S.},
  title = 	 {{N}ormal {B}asis over {F}inite {F}ields},
  school = 	 {University of Waterloo},
  year = 	 {1993},
  OPTkey = 	 {},
  OPTtype = 	 {},
  OPTaddress = 	 {},
  OPTmonth = 	 {},
  OPTnote = 	 {},
  OPTannote = 	 {}
}

%Decide ungiven initial states and reset states
%The idea is to employ a binary encoding of 3-valued modeling of circuits, 
%and use the undefined state X as a reset state.

@inproceedings{coudert1990verification,
  title={Verification of synchronous sequential machines based on symbolic execution},
  author={Coudert, Olivier and Berthet, Christian and Madre, Jean Christophe},
  booktitle={Automatic verification methods for finite state systems},
  pages={365--373},
  year={1990},
  organization={Springer}
}
% Old paper, applying SAT solver to BFS algorithm, talk about how to simplify boolean functions
%actually quantify out ckt variables

@inproceedings{burch1990sequential,
  title={Sequential circuit verification using symbolic model checking},
  author={Burch, Jerry R and Clarke, Edmund M and McMillan, Kenneth L and Dill, David L},
  booktitle={Design Automation Conference, 1990. Proceedings., 27th ACM/IEEE},
  pages={46--51},
  year={1990},
  organization={IEEE}
}

%McMillan's paper, the use of BDD for CTL

@inproceedings{mneimneh2003reverse,
  title={REVERSE: Efficient sequential verification for retiming},
  author={Mneimneh, Maher and Sakallah, Karem},
  booktitle={International Workshop on Logic Synthesis},
  year={2003},
  organization={Citeseer}
}
%Retiming Invariant

@inproceedings{gunther2001application,
  title={Application of linearly transformed BDDs in sequential verification},
  author={G{\"u}nther, Wolfgang and Hett, Andreas and Becker, Bernd},
  booktitle={Proceedings of the 2001 Asia and South Pacific Design Automation Conference},
  pages={91--96},
  year={2001},
  organization={ACM}
}
%linearly transformed BDD(LTBDD) to compute set of reachable states

@inproceedings{touati1990implicit,
  title={Implicit state enumeration of finite state machines using BDD's},
  author={Touati, Herve J and Savoj, Hamid and Lin, Bill and Brayton, Robert K and Sangiovanni-Vincentelli, Alberto},
  booktitle={Computer-Aided Design, 1990. ICCAD-90. Digest of Technical Papers., 1990 IEEE International Conference on},
  pages={130--133},
  year={1990},
  organization={IEEE}
}
%State enumeration

@inproceedings{van1998sequential,
  title={Sequential equivalence checking without state space traversal},
  author={Van Eijk, CAJ},
  booktitle={Design, Automation and Test in Europe, 1998., Proceedings},
  pages={618--623},
  year={1998},
  organization={IEEE}
}
%Find structural similarity, use combinational BDDs to check equivalence

@inproceedings{mishchenko2008recording,
  title={Recording synthesis history for sequential verification},
  author={Mishchenko, Alan and Brayton, Robert},
  booktitle={Formal Methods in Computer-Aided Design, 2008. FMCAD'08},
  pages={1--8},
  year={2008},
  organization={IEEE}
}
%using synthesis information to assist verification, not only retiming

@article{jiang2003verification,
  title={On the verification of sequential equivalence},
  author={Jiang, J-HR and Brayton, Robert K},
  journal={Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on},
  volume={22},
  number={6},
  pages={686--697},
  year={2003},
  publisher={IEEE}
}
%Construct a multuplexed machine to half the state space

@inproceedings{stoffel1997record,
  title={Record \& play: A structural fixed point iteration for sequential circuit verification},
  author={Stoffel, Dominik and Kunz, Wolfgang},
  booktitle={Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design},
  pages={394--399},
  year={1997},
  organization={IEEE Computer Society}
}
%find fix-point iteration, can work on retimed ckts

@inproceedings{burch1991representing,
  title={Representing circuits more efficiently in symbolic model checking},
  author={Burch, Jerry R and Clarke, Edmund M and Long, David E},
  booktitle={Proceedings of the 28th ACM/IEEE Design Automation Conference},
  pages={403--407},
  year={1991},
  organization={ACM}
}
%using partitioned transition relations to scale down BDD size

@article{brayton2007scalable,
  title={Scalable sequential verification},
  author={Brayton, Robert and Mishchenko, Alan},
  year={2007},
  publisher={Citeseer}
}
% introduce history AIG info during synthesis  (rewriting) to help verification

@inproceedings{van1996exploiting,
  title={Exploiting functional dependencies in finite state machine verification},
  author={Van Eijk, CAJ and Jess, Jochen AG},
  booktitle={European Design and Test Conference, 1996. ED\&TC 96. Proceedings},
  pages={9--14},
  year={1996},
  organization={IEEE}
}
% find functional variable dependencies to reduce iterations by direct proving

@inproceedings{khasidashvili2004theoretical,
  title={Theoretical framework for compositional sequential hardware equivalence verification in presence of design constraints},
  author={Khasidashvili, Zurab and Skaba, Marcelo and Kaiss, Daher and Hanna, Ziyad},
  booktitle={Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design},
  pages={58--65},
  year={2004},
  organization={IEEE Computer Society}
}
% divide whole ckts to smaller conditional FSM

@inproceedings{narayan1997reachability,
  title={Reachability analysis using partitioned-ROBDDs},
  author={Narayan, Amit and Isles, Adrian J and Jain, Jawahar and Brayton, Robert K and Sangiovanni-Vincentelli, Alberto L},
  booktitle={Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design},
  pages={388--393},
  year={1997},
  organization={IEEE Computer Society}
}
% use partitioned ROBDDs, cut space use, can use independent variable ordering for each partition

@article{cabodi2005bdds,
  title={Are BDDs still alive within sequential verification?},
  author={Cabodi, Gianpiero and Nocco, Sergio and Quer, Stefano},
  journal={International Journal on Software Tools for Technology Transfer},
  volume={7},
  number={2},
  pages={129--142},
  year={2005},
  publisher={Springer}
}
%conclude all SAT based and BDD based methods

@inproceedings{baumgartner2007scalable,
  title={Scalable sequential equivalence checking across arbitrary design transformations},
  author={Baumgartner, Jason and Mony, Hari and Paruthi, Viresh and Kanzelman, Robert and Janssen, Geert},
  booktitle={Computer Design, 2006. ICCD 2006. International Conference on},
  pages={259--266},
  year={2007},
  organization={IEEE}
}
%Compare among all sequential equivalence checking engines used in IBM

@inproceedings{savoj2010combinational,
  title={Combinational techniques for sequential equivalence checking},
  author={Savoj, Hamid and Berthelot, David and Mishchenko, Alan and Brayton, Robert},
  booktitle={Formal Methods in Computer-Aided Design (FMCAD), 2010},
  pages={145--149},
  year={2010},
  organization={IEEE}
}
% find a theorem that some SEC can be converted to combinational equivalence checking

@article{ray2009incremental,
  title={Incremental sequential equivalence checking and subgraph isomorphism},
  author={Ray, Sayak and Mishchenko, Alan and Brayton, Robert},
  year={2009},
  publisher={Citeseer}
}
% find isomorphism in AIG

@incollection{alizadeh2009sequential,
  title={Sequential Equivalence Checking Using a Hybrid Boolean-Word Level Decision Diagram},
  author={Alizadeh, Bijan and Fujita, Masahiro},
  booktitle={Advances in Computer Science and Engineering},
  pages={697--704},
  year={2009},
  publisher={Springer}
}
%Taylor Expansion Diagram (TED)

@inproceedings{bjesse2000sat,
  title={SAT-based verification without state space traversal},
  author={Bjesse, Per and Claessen, Koen},
  booktitle={Formal Methods in Computer-Aided Design},
  pages={409--426},
  year={2000},
  organization={Springer}
}
% SAT and boolean constrains manipulation


%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%%%%%%%%%%%%%%%%%%%%   About abstraction and refinement  %%%%%%%%%%%%%%%%%%%%%%%%%%%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%


@article{braytonvariable,
  title={Variable Time-Frame Abstraction},
  author={Brayton, Alan Mishchenko Niklas Een Robert and Nalla, Jason Baumgartner Hari Mony Pradeep}
}
% IWLS12: a new gate-level abstraction method for unrolled AIG

@inproceedings{clarke2000counterexample,
  title={Counterexample-guided abstraction refinement},
  author={Clarke, Edmund and Grumberg, Orna and Jha, Somesh and Lu, Yuan and Veith, Helmut},
  booktitle={Computer aided verification},
  pages={154--169},
  year={2000},
  organization={Springer}
}
% most basic paper on abstraction refinement for verification

@inproceedings{jain2005word,
  title={Word level predicate abstraction and refinement for verifying RTL verilog},
  author={Jain, Himanshu and Kroening, Daniel and Sharygina, Natasha and Clarke, Edmund},
  booktitle={Proceedings of the 42nd annual Design Automation Conference},
  pages={445--450},
  year={2005},
  organization={ACM}
}
% SAT based predicates abstraction

@incollection{mcmillan2003automatic,
  title={Automatic abstraction without counterexamples},
  author={McMillan, Kenneth L and Amla, Nina},
  booktitle={Tools and Algorithms for the Construction and Analysis of Systems},
  pages={2--17},
  year={2003},
  publisher={Springer}
}
% unbounded model checking

@phdthesis{zhang2005design,
  title={Design Verification for Sequential Systems at Various Abstraction Levels},
  author={Zhang, Liang},
  year={2005},
  school={Citeseer}
}
% remove irrelevant bits based on UNSAT analysis from k-Bounded model checking

@inproceedings{biere1999symbolic,
  title={Symbolic Model Checking without BDDs},
  author={Biere, Armin and Cimatti, Alcssandro and Clarke, Edmund and Zhu, Yunshan},
  booktitle={Tools and Algorithms for the Construction of Analysis of Systems: 5th International Conference, TACAS'99, Held as Part of the Joint European Conferences on Theory and Practice of Software, ETAPS'99, Amsterdam, The Netherlands, March 22-28, 1999, Proceedings},
  number={1597},
  pages={193},
  year={1999},
  organization={Springer}
}
% k-BMC, SAT in nature

@inproceedings{mcmillan2003interpolation,
  title={Interpolation and SAT-based model checking},
  author={McMillan, Kenneth L},
  booktitle={Computer Aided Verification},
  pages={1--13},
  year={2003},
  organization={Springer}
}
% McMillan's interpolation on k-BMC

@inproceedings{HimanshuDAC2005,
  title={Word level predicate abstraction and refinement for verifying RTL verilog},
  author={Jain, Himanshu and Kroening, Daniel and Sharygina, Natasha and Clarke, Edmund},
  booktitle={Proceedings of the 42nd annual Design Automation Conference},
  pages={445--450},
  year={2005},
  organization={ACM}
}
% Abstraction refinement implementation on word-level RTL

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%%%%%%%%%%%%%%%%%%%%%%%%%%%   GB and Alg Geometry  %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
@inproceedings{avrunin1996symbolic,
  title={Symbolic model checking using algebraic geometry},
  author={Avrunin, George S},
  booktitle={Computer Aided Verification},
  pages={26--37},
  year={1996},
  organization={Springer}
}
% Algebraic Geometry!

@inproceedings{tran2007groebner,
  title={Groebner bases computation in Boolean rings for symbolic model checking},
  author={Tran, Quocnam and Vardi, Moshe Y},
  booktitle={Proceedings of IASTED 2007 Conference on Modeling and Simulation},
  year={2007}
}
% M. Vardi, Groebner to model checking

@inproceedings{bradley2011sat,
  title={SAT-based model checking without unrolling},
  author={Bradley, Aaron R},
  booktitle={Verification, Model Checking, and Abstract Interpretation},
  pages={70--87},
  year={2011},
  organization={Springer}
}
% original IC3/PDR

@inproceedings{bradley2011incremental,
  title={An incremental approach to model checking progress properties},
  author={Bradley, Aaron R and Somenzi, Fabio and Hassan, Zyad and Zhang, Yan},
  booktitle={Formal Methods in Computer-Aided Design (FMCAD), 2011},
  pages={144--153},
  year={2011},
  organization={IEEE}
}
% IC3 on LTL

@article{alizadeh2010modular,
  title={Modular datapath optimization and verification based on modular-HED},
  author={Alizadeh, Bijan and Fujita, Masahiro},
  journal={Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on},
  volume={29},
  number={9},
  pages={1422--1435},
  year={2010},
  publisher={IEEE}
}
% Horner's Expansion Diagram

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%%%%%%%%%%%%%%%%%%%%%%%%%%%   Tools for experiments  %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
@article{biere2013lingeling,
  title={Lingeling, Plingeling and Treengeling entering the SAT competition 2013},
  author={Biere, Armin},
  journal={Proceedings of SAT Competition 2013; Solver and},
  pages={51},
  year={2013}
}
% Lingeling SAT solver

@article{DIMACSformat,
  title={Satisfiability: Suggested Format},
  author={Challenge, DIMACS},
  journal={DIMACS Challenge. DIMACS},
  year={1993}
}
%DIMACS CNF format

@inproceedings{brayton2010abc,
  title={ABC: An academic industrial-strength verification tool},
  author={Brayton, Robert and Mishchenko, Alan},
  booktitle={Computer Aided Verification},
  pages={24--40},
  year={2010},
  organization={Springer}
}
%ABC tool

@inproceedings{brayton1996vis,
  title={VIS: A system for verification and synthesis},
  author={Brayton, Robert K and Hachtel, Gary D and Sangiovanni-Vincentelli, Alberto and Somenzi, Fabio and Aziz, Adnan and Cheng, Szu-Tsung and Edwards, Stephen and Khatri, Sunil and Kukimoto, Yuji and Pardo, Abelardo and others},
  booktitle={Computer Aided Verification},
  pages={428--432},
  year={1996},
  organization={Springer}
}
% VIS synthesis and verification tool

@misc {DGPS,
 title = {{\sc Singular} {3-1-6} --- {A} computer algebra system for polynomial computations},
 author = {Decker, Wolfram and Greuel, Gert-Martin and Pfister, Gerhard and Sch\"onemann, Hans},
 year = {2012},
 howpublished = {http://www.singular.uni-kl.de},
}
% Singular

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%%%%%%%%%%%%%%%%%%%%%%%%%%%   My approach based on...  %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

@article{KallaPartialScan,
  title={A comprehensive approach to the partial scan problem using implicit state enumeration},
  author={Kalla, Priyank and Ciesielski, Maciej},
  journal={Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on},
  volume={21},
  number={7},
  pages={810--826},
  year={2002},
  publisher={IEEE}
}
% Partial Scan paper

@article{agnew1991implementation,
  title={An implementation for a fast public-key cryptosystem},
  author={Agnew, Gordon B. and Mullin, Ronald C. and Onyszchuk, IM and Vanstone, Scott A.},
  journal={Journal of CRYPTOLOGY},
  volume={3},
  number={2},
  pages={63--79},
  year={1991},
  publisher={Springer}
}
% Basic SMPO design

@article{RHmulti,
  title={Low complexity word-level sequential normal basis multipliers},
  author={Reyhani-Masoleh, Arash and Hasan, M Anwar},
  journal={Computers, IEEE Transactions on},
  volume={54},
  number={2},
  pages={98--110},
  year={2005},
  publisher={IEEE}
}
% RH multiplier

@article{jinpeng,
  title={Efficient Gr{\"o}bner Basis Reductions for Formal Verification of Galois Field Arithmetic Circuits},
  author={Lv, Jinpeng and Kalla, Priyank and Enescu, Florian},
  journal={Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on},
  volume={32},
  number={9},
  pages={1409--1420},
  year={2013},
  publisher={IEEE}
}
% Jinpeng journal

@inproceedings{myDATE,
  title={Formal Verification of Sequential Galois Field Arithmetic Circuits using Algebraic Geometry},
  author={Sun, Xiaojun and Kalla, Priyank and Pruss, Tim and Enescu, Florian},
  booktitle={Design Automation and Test in Europe, DATE 2015. Proceedings},
  pages={},
  year={2015},
  organization={IEEE/ACM}
}
% My DATE paper!

@inproceedings{timDAC,
  title={Equivalence Verification of Large Galois Field Arithmetic Circuits using Word-Level Abstraction via Gr{\"o}bner Bases},
  author={Pruss, Tim and Kalla, Priyank and Enescu, Florian},
  booktitle={Proceedings of the The 51st Annual Design Automation Conference on Design Automation Conference},
  pages={1--6},
  year={2014},
  organization={ACM}
}
% Tim's DAC paper

@article{mullinONB,
  title={Optimal normal bases in GF (p n)},
  author={Mullin, Ronald C and Onyszchuk, Ivan M and Vanstone, Scott A and Wilson, Richard M},
  journal={Discrete Applied Mathematics},
  volume={22},
  number={2},
  pages={149--161},
  year={1989},
  publisher={Elsevier}
}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%        SAT            %%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
@incollection{CondratTACAS07,
  title={A Gr{\"o}bner basis approach to CNF-formulae preprocessing},
  author={Condrat, Christopher and Kalla, Priyank},
  booktitle={Tools and Algorithms for the Construction and Analysis of Systems},
  pages={618--631},
  year={2007},
  publisher={Springer}
}
% Chris, SAT GB preprocess

@inproceedings{Zengler2010,
  title={Extending clause learning of SAT solvers with Boolean Gr{\"o}bner bases},
  author={Zengler, Christoph and K{\"u}chlin, Wolfgang},
  booktitle={Computer Algebra in Scientific Computing},
  pages={293--302},
  year={2010},
  organization={Springer}
}
% clause learning use GB

@inproceedings{ceiSTOC96,
  title={Using the Groebner basis algorithm to find proofs of unsatisfiability},
  author={Clegg, Matthew and Edmonds, Jeffery and Impagliazzo, Russell},
  booktitle={Proceedings of the twenty-eighth annual ACM symposium on Theory of computing},
  pages={174--183},
  year={1996},
  organization={ACM}
}
% original GB UNSAT

@inproceedings{STABLE,
  title={STABLE: A new QF-BV SMT solver for hard verification problems combining Boolean reasoning with computer algebra},
  author={Pavlenko, Evgeny and Wedler, Markus and Stoffel, Dominik and Kunz, Wolfgang and Dreyer, Alexander and Seelisch, Frank and Greuel, G},
  booktitle={Design, Automation \& Test in Europe Conference \& Exhibition (DATE), 2011},
  pages={1--6},
  year={2011},
  organization={IEEE}
}
% poly SAT tool:STABLE

@inproceedings{BLUEVERI,
  title={Formal verification of error correcting circuits using computational algebraic geometry},
  author={Lvov, Alexey and Lastras-Montano, Luis Alfonso and Paruthi, Viresh and Shadowen, Robert and El-Zein, Ali},
  booktitle={Formal Methods in Computer-Aided Design (FMCAD), 2012},
  pages={141--148},
  year={2012},
  organization={IEEE}
}
% Tool: BLUEVERI

@article{PolyBoRi,
  title={PolyBoRi: A framework for Gr{\"o}bner-basis computations with Boolean polynomials},
  author={Brickenstein, Michael and Dreyer, Alexander},
  journal={Journal of Symbolic Computation},
  volume={44},
  number={9},
  pages={1326--1345},
  year={2009},
  publisher={Elsevier}
}
% Tool

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%%%%%%%%%%%%%%%%%%%%%%%%%%%   Dissertation -- Not very often %%%%%%%%%%%%%%%%%%%%%%%%%
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
@article{Mastrovito,
  title={Mastrovito multiplier for general irreducible polynomials},
  author={Halbutogullari, Alper and Ko{\c{c}}, {\c{C}}etin K},
  journal={IEEE Transactions on Computers},
  volume={49},
  number={5},
  pages={503--518},
  year={2000},
  publisher={IEEE}
}

@article{Montgomery,
  title={Montgomery multiplier and squarer for a class of finite fields},
  author={Wu, Huapeng},
  journal={IEEE Transactions on Computers},
  volume={51},
  number={5},
  pages={521--529},
  year={2002},
  publisher={IEEE}
}

@misc{MasseyOmura,
  title={Computational method and apparatus for finite field arithmetic},
  author={Omura, Jimmy K and Massey, James L},
  year={1986},
  month=may # "~6",
  publisher={Google Patents},
  note={US Patent 4,587,627}
}

@article{AppleA10,
  title={Difference between iPhone 7 and iPhone 6s in a nutshell},
  author={Wee, Alex},
  journal={Image},
  year={2016}
}

@article{BLIF,
  title={Berkeley logic interchange format (BLIF)},
  author={Berkeley, UC},
  journal={Oct Tools Distribution},
  volume={2},
  pages={197--247},
  year={1992}
}

@article{SIS,
  title={SIS: A system for sequential circuit synthesis},
  author={Sentovich, Ellen M and Singh, Kanwar Jit and Lavagno, Luciano and Moon, Cho and Murgai, Rajeev and Saldanha, Alexander and Savoj, Hamid and Stephan, Paul R and Brayton, Robert K and Sangiovanni-Vincentelli, Alberto},
  year={1992},
  publisher={Citeseer}
}

@book{normal_book,
  title={Applications of finite fields},
  author={Menezes, Alfred J and Blake, Ian F and Gao, XuHong and Mullin, Ronald C and Vanstone, Scott A and Yaghoobian, Tomik},
  volume={199},
  year={2013},
  publisher={Springer Science \& Business Media}
}

