$date
	Sat Aug 10 14:02:45 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module test $end
$var wire 4 ! y [3:0] $end
$var reg 4 " a [3:0] $end
$var reg 4 # b [3:0] $end
$var reg 4 $ c [3:0] $end
$var reg 4 % d [3:0] $end
$var reg 2 & s [1:0] $end
$scope module UUT $end
$var wire 4 ' a [3:0] $end
$var wire 4 ( b [3:0] $end
$var wire 4 ) c [3:0] $end
$var wire 4 * d [3:0] $end
$var wire 2 + s [1:0] $end
$var reg 4 , y [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 ,
b0 +
b11 *
b10 )
b1 (
b0 '
b0 &
b11 %
b10 $
b1 #
b0 "
b0 !
$end
#100
b1 !
b1 ,
b1 &
b1 +
#200
b10 !
b10 ,
b10 &
b10 +
#300
b11 !
b11 ,
b11 &
b11 +
#400
