// Seed: 1814305397
module module_0 (
    input uwire id_0,
    input wor id_1,
    input wor id_2,
    input tri1 id_3,
    output supply0 id_4,
    output uwire id_5,
    input tri0 id_6
);
  logic id_8;
  ;
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    input tri0 id_2,
    output supply0 id_3,
    input tri id_4,
    output supply0 id_5,
    input supply0 id_6,
    input tri1 id_7,
    input tri id_8
);
  logic id_10;
  ;
  module_0 modCall_1 (
      id_6,
      id_0,
      id_4,
      id_8,
      id_5,
      id_5,
      id_6
  );
  assign modCall_1.id_5 = 0;
endmodule
