risaenergy 
energy efficient code generation using risa 
energy
efficient
code
generation
using
risa
aviral
shrivastava
nikil
dutt
aspdac
2004
proceedings
asia
south
pacific
design
automation
conference
abstract
energy
consumption
emerging
critical
design
concern
programmable
embedded
systems
many
reduced
bit
width
instruction
set
architectures
risa
arm
thumb
increasingly
used
decrease
code
size
previous
work
explored
energy
savings
non
cached
risa
architectures
byproduct
code
size
reduction
paper
present
energy
efficient
code
generation
technique
risa
architectures
furthermore
explore
energy
savings
cached
non
cached
architectures
code
generation
technique
uses
profile
information
find
frequently
executed
parts
program
aggressively
reducing
code
size
frequently
executed
parts
fewer
fetches
instruction
memory
incurred
thus
reducing
power
consumption
instruction
memory
achieve
average
30
reduction
instruction
memory
energy
consumption
cached
systems
variety
benchmarks
compared
non
risa
architectures
center
embedded
computer
systems
department
information
computer
science
university
california
irvine
