
*** Running vivado
    with args -log FPGA_TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FPGA_TOP.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source FPGA_TOP.tcl -notrace
Command: synth_design -top FPGA_TOP -part xc7a100tfgg484-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8456 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 363.320 ; gain = 153.523
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FPGA_TOP' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/FPGA_TOP.v:23]
INFO: [Synth 8-638] synthesizing module 'Clk_Management' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/Clk_Management.v:23]
INFO: [Synth 8-638] synthesizing module 'BUFG' [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (1#1) [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'MMCME2_BASE' [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20534]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 16.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 25.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 1.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 128 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_BASE' (2#1) [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:20534]
INFO: [Synth 8-256] done synthesizing module 'Clk_Management' (3#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/Clk_Management.v:23]
INFO: [Synth 8-638] synthesizing module 'usb_command_interpreter' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/usb_command_interpreter.v:21]
	Parameter Idle bound to: 1'b0 
	Parameter READ bound to: 1'b1 
	Parameter IDLE bound to: 2'b00 
	Parameter MASK bound to: 2'b01 
	Parameter UNMASK bound to: 2'b10 
	Parameter CPT_MAX_200 bound to: 8'b00000000 
	Parameter CPT_MAX_1000 bound to: 8'b00000001 
	Parameter CPT_MAX_2000 bound to: 8'b00000010 
	Parameter CPT_MAX_5000 bound to: 8'b00000011 
	Parameter CPT_MAX_10000 bound to: 8'b00000100 
	Parameter CPT_MAX_20000 bound to: 8'b00000101 
	Parameter CPT_MAX_40000 bound to: 8'b00000110 
	Parameter CPT_MAX_50000 bound to: 8'b00000111 
INFO: [Synth 8-638] synthesizing module 'usb_cmd_fifo' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.runs/synth_1/.Xil/Vivado-5928-WYU/realtime/usb_cmd_fifo_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'usb_cmd_fifo' (4#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.runs/synth_1/.Xil/Vivado-5928-WYU/realtime/usb_cmd_fifo_stub.v:6]
INFO: [Synth 8-226] default block is never used [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/usb_command_interpreter.v:130]
INFO: [Synth 8-256] done synthesizing module 'usb_command_interpreter' (5#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/usb_command_interpreter.v:21]
INFO: [Synth 8-638] synthesizing module 'usb_synchronous_slavefifo' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/usb_synchronous_slavefifo.v:26]
	Parameter EP6_ADDR bound to: 2'b10 
	Parameter EP2_ADDR bound to: 2'b00 
	Parameter Idle bound to: 3'b000 
	Parameter READ bound to: 3'b001 
	Parameter READ_PROCESS bound to: 3'b010 
	Parameter WRITE bound to: 3'b011 
	Parameter WRITE_PROCESS bound to: 3'b100 
	Parameter PKTEND bound to: 3'b101 
INFO: [Synth 8-256] done synthesizing module 'usb_synchronous_slavefifo' (6#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/usb_synchronous_slavefifo.v:26]
INFO: [Synth 8-638] synthesizing module 'TrigCoincid' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/TrigCoincid.v:23]
INFO: [Synth 8-256] done synthesizing module 'TrigCoincid' (7#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/TrigCoincid.v:23]
INFO: [Synth 8-638] synthesizing module 'Microroc_top' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/Microroc_top.v:23]
INFO: [Synth 8-638] synthesizing module 'SlowControl_ReadReg' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/SlowControl_ReadReg.v:60]
INFO: [Synth 8-638] synthesizing module 'Microroc_Parameters' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/Microroc_Parameters.v:21]
	Parameter SC_NUM bound to: 36 - type: integer 
	Parameter RE_NUM bound to: 3 - type: integer 
	Parameter Idle bound to: 4'b0000 
	Parameter READ_PROCESS bound to: 4'b0001 
	Parameter READ_PROCESS_LOOP bound to: 4'b0010 
	Parameter READ_PROCESS_ASIC bound to: 4'b0011 
	Parameter SC_PROCESS bound to: 4'b0100 
	Parameter SC_PROCESS_LOOP bound to: 4'b0101 
	Parameter SC_PROCESS_ASIC bound to: 4'b0110 
	Parameter END_PROCESS bound to: 4'b0111 
INFO: [Synth 8-226] default block is never used [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/Microroc_Parameters.v:169]
INFO: [Synth 8-256] done synthesizing module 'Microroc_Parameters' (8#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/Microroc_Parameters.v:21]
INFO: [Synth 8-638] synthesizing module 'PULSESYNC' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/PULSESYNC.v:23]
INFO: [Synth 8-256] done synthesizing module 'PULSESYNC' (9#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/PULSESYNC.v:23]
INFO: [Synth 8-638] synthesizing module 'Param_Bitshift' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/Param_Bitshift.v:28]
	Parameter Idle bound to: 3'b000 
	Parameter READ_FIFO bound to: 3'b001 
	Parameter DATA_LATENCY bound to: 3'b110 
	Parameter GET_DATA bound to: 3'b010 
	Parameter LOOP bound to: 3'b011 
	Parameter END_ONCE bound to: 3'b101 
	Parameter END bound to: 3'b100 
INFO: [Synth 8-256] done synthesizing module 'Param_Bitshift' (10#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/Param_Bitshift.v:28]
INFO: [Synth 8-638] synthesizing module 'param_store_fifo' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.runs/synth_1/.Xil/Vivado-5928-WYU/realtime/param_store_fifo_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'param_store_fifo' (11#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.runs/synth_1/.Xil/Vivado-5928-WYU/realtime/param_store_fifo_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'SlowControl_ReadReg' (12#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/SlowControl_ReadReg.v:60]
INFO: [Synth 8-638] synthesizing module 'Redundancy' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/Redundancy.v:22]
INFO: [Synth 8-256] done synthesizing module 'Redundancy' (13#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/Redundancy.v:22]
INFO: [Synth 8-638] synthesizing module 'DaqControl' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/DaqControl.v:22]
	Parameter Idle bound to: 4'b0000 
	Parameter CHIPRESET bound to: 4'b0001 
	Parameter POWOND bound to: 4'b0010 
	Parameter RELEASE bound to: 4'b0011 
	Parameter ACQUISITION bound to: 4'b0100 
	Parameter WAIT bound to: 4'b0101 
	Parameter START_READOUT bound to: 4'b0110 
	Parameter WAIT_READ bound to: 4'b0111 
	Parameter END_READOUT bound to: 4'b1000 
	Parameter T_minPwrRst bound to: 8 - type: integer 
	Parameter T_minRstStart bound to: 40 - type: integer 
	Parameter T_minSro bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DaqControl' (14#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/DaqControl.v:22]
INFO: [Synth 8-638] synthesizing module 'RamReadOut' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/RamReadOut.v:22]
	Parameter DATA_WIDTH bound to: 4'b1111 
INFO: [Synth 8-256] done synthesizing module 'RamReadOut' (15#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/RamReadOut.v:22]
INFO: [Synth 8-638] synthesizing module 'HoldGen' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/HoldGen.v:23]
INFO: [Synth 8-256] done synthesizing module 'HoldGen' (16#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/HoldGen.v:23]
INFO: [Synth 8-638] synthesizing module 'RazGen' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/RazGen.v:24]
INFO: [Synth 8-256] done synthesizing module 'RazGen' (17#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/RazGen.v:24]
INFO: [Synth 8-638] synthesizing module 'Internal_Trig_Gen' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/Internal_Trig_Gen.v:23]
INFO: [Synth 8-256] done synthesizing module 'Internal_Trig_Gen' (18#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/Internal_Trig_Gen.v:23]
INFO: [Synth 8-638] synthesizing module 'Trig_Gen' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/Trig_Gen.v:1]
INFO: [Synth 8-256] done synthesizing module 'Trig_Gen' (19#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/Trig_Gen.v:1]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21941]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (20#1) [D:/Xilinx/Vivado/2016.3/scripts/rt/data/unisim_comp.v:21941]
INFO: [Synth 8-256] done synthesizing module 'Microroc_top' (21#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/Microroc_top.v:23]
INFO: [Synth 8-638] synthesizing module 'Controller_Top' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/Controller_Top.v:23]
INFO: [Synth 8-638] synthesizing module 'Switcher' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/Switcher.v:23]
	Parameter ACQ_MODE bound to: 2'b00 
	Parameter SCURVE_MODE bound to: 2'b01 
	Parameter SWEEP_ACQ_MODE bound to: 2'b10 
	Parameter ADC_CONTROL bound to: 2'b11 
	Parameter DAC0_SELECTED bound to: 2'b00 
	Parameter DAC1_SELECTED bound to: 2'b01 
	Parameter DAC2_SELECTED bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'Switcher' (22#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/Switcher.v:23]
INFO: [Synth 8-638] synthesizing module 'SweepACQ_Top' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/SweepACQ_Top.v:23]
INFO: [Synth 8-638] synthesizing module 'SweepACQ_Control' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/SweepACQ_Control.v:23]
	Parameter IDLE bound to: 4'b0000 
	Parameter HEADER_OUT bound to: 4'b0001 
	Parameter SC_PARAM_OUT bound to: 4'b0011 
	Parameter LOAD_SC_PARAM bound to: 4'b0010 
	Parameter WAIT_LOAD_DONE bound to: 4'b0110 
	Parameter START_ACQ bound to: 4'b0111 
	Parameter WAIT_ONCE_DATA bound to: 4'b0101 
	Parameter GET_ONE_DATA bound to: 4'b0100 
	Parameter WAIT_FIFO_DATA bound to: 4'b1100 
	Parameter OUT_ONE_DATA bound to: 4'b1101 
	Parameter CHECK_ONE_DAC_DONE bound to: 4'b1111 
	Parameter CHECK_ALL_DONE bound to: 4'b1110 
	Parameter TAIL_OUT bound to: 4'b1010 
	Parameter WAIT_DONE bound to: 4'b1011 
	Parameter ALL_DONE bound to: 4'b1001 
	Parameter SC_PARAM_LOAD_DELAY bound to: 28'b0010011000100101101000000000 
	Parameter DATA_READ_NUM bound to: 4'b1010 
	Parameter ONE_FIRE_DATA_NUM bound to: 4'b1001 
INFO: [Synth 8-256] done synthesizing module 'SweepACQ_Control' (23#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/SweepACQ_Control.v:23]
INFO: [Synth 8-638] synthesizing module 'SweepACQ_FIFO' [d:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.srcs/sources_1/ip/SweepACQ_FIFO/synth/SweepACQ_FIFO.vhd:72]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 16 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 16 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 2kx18 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 2046 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 2045 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter C_RD_DEPTH bound to: 2048 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 11 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 11 - type: integer 
	Parameter C_WR_DEPTH bound to: 2048 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 11 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_1_2' declared at 'd:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.srcs/sources_1/ip/SweepACQ_FIFO/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:38270' bound to instance 'U0' of component 'fifo_generator_v13_1_2' [d:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.srcs/sources_1/ip/SweepACQ_FIFO/synth/SweepACQ_FIFO.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'SweepACQ_FIFO' (48#1) [d:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.srcs/sources_1/ip/SweepACQ_FIFO/synth/SweepACQ_FIFO.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'SweepACQ_Top' (49#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/SweepACQ_Top.v:23]
INFO: [Synth 8-638] synthesizing module 'SCurve_Test_Top' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/SCurve_Test_Top.v:23]
	Parameter Clock1K_Max bound to: 12'b010011100010 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/SCurve_Test_Top.v:169]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/SCurve_Test_Top.v:170]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/SCurve_Test_Top.v:171]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/SCurve_Test_Top.v:172]
INFO: [Synth 8-638] synthesizing module 'SCurve_Test_Control' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/SCurve_Test_Control.v:23]
	Parameter IDLE bound to: 5'b00000 
	Parameter HEADER_OUT bound to: 5'b00001 
	Parameter OUT_TEST_CHN_AND_DISCRI_MASK_SC bound to: 5'b00010 
	Parameter OUT_TEST_CHN_USB bound to: 5'b00011 
	Parameter OUT_DAC_CODE_SC bound to: 5'b00100 
	Parameter OUT_DAC_CODE_USB bound to: 5'b00101 
	Parameter LOAD_SC_PARAM bound to: 5'b00110 
	Parameter WAIT_LOAD_SC_PARAM_DONE bound to: 5'b00111 
	Parameter START_SCURVE_TEST bound to: 5'b01000 
	Parameter PROCESS_SCURVE_TEST bound to: 5'b01001 
	Parameter WAIT_TRIGGER_DATA bound to: 5'b01010 
	Parameter GET_TRIGGER_DATA bound to: 5'b01011 
	Parameter OUT_TRIGGER_DATA bound to: 5'b01100 
	Parameter CHECK_CHN_DONE bound to: 5'b01101 
	Parameter CHECK_ALL_DONE bound to: 5'b01110 
	Parameter TAIL_OUT bound to: 5'b01111 
	Parameter WAIT_TAIL_WRITE bound to: 5'b10000 
	Parameter WAIT_DONE bound to: 5'b10001 
	Parameter ALL_DONE bound to: 5'b10010 
	Parameter SCURVE_TEST_HEADER bound to: 16'b0101001101000011 
	Parameter SINGLE_CHN_PARAM_Ctest bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter CTest_CHN_PARAM_Input bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter DISCRIMINATOR_MASK bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111 
	Parameter SC_PARAM_LOAD_DELAY bound to: 16'b1001110001000000 
INFO: [Synth 8-256] done synthesizing module 'SCurve_Test_Control' (50#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/SCurve_Test_Control.v:23]
INFO: [Synth 8-638] synthesizing module 'SCurve_Single_Test' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/SCurve_Single_Test.v:23]
	Parameter IDLE bound to: 3'b000 
	Parameter TEST_START bound to: 3'b001 
	Parameter TEST_PROCESS bound to: 3'b010 
	Parameter TEST_DONE bound to: 3'b011 
	Parameter DATA_OUT bound to: 3'b100 
	Parameter DATA_OUT_ONCE bound to: 3'b101 
	Parameter ALL_DONE bound to: 3'b110 
INFO: [Synth 8-638] synthesizing module 'SCurve_Single_Input' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/SCurve_Single_Input.v:27]
INFO: [Synth 8-256] done synthesizing module 'SCurve_Single_Input' (51#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/SCurve_Single_Input.v:27]
INFO: [Synth 8-155] case statement is not full and has no default [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/SCurve_Single_Test.v:111]
INFO: [Synth 8-256] done synthesizing module 'SCurve_Single_Test' (52#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/SCurve_Single_Test.v:23]
INFO: [Synth 8-638] synthesizing module 'SCurve_Data_FIFO' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.runs/synth_1/.Xil/Vivado-5928-WYU/realtime/SCurve_Data_FIFO_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'SCurve_Data_FIFO' (53#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.runs/synth_1/.Xil/Vivado-5928-WYU/realtime/SCurve_Data_FIFO_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'SCurve_Test_Top' (54#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/SCurve_Test_Top.v:23]
INFO: [Synth 8-638] synthesizing module 'AdcControl' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/AdcControl.v:31]
	Parameter IDLE bound to: 3'b000 
	Parameter START_ADC bound to: 3'b001 
	Parameter GET_ADC_DATA bound to: 3'b011 
	Parameter CHECK_ACQ_DONE bound to: 3'b010 
	Parameter DEVIDE_DATA bound to: 3'b110 
	Parameter OUT_DATA bound to: 3'b111 
	Parameter END bound to: 3'b101 
INFO: [Synth 8-638] synthesizing module 'ADC_AD9220' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/ADC_AD9220.v:6]
	Parameter Idle bound to: 2'b00 
	Parameter ACQ bound to: 2'b01 
	Parameter PERIOD bound to: 2'b10 
INFO: [Synth 8-256] done synthesizing module 'ADC_AD9220' (55#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/ADC_AD9220.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/AdcControl.v:94]
INFO: [Synth 8-256] done synthesizing module 'AdcControl' (56#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/AdcControl.v:31]
INFO: [Synth 8-256] done synthesizing module 'Controller_Top' (57#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/Controller_Top.v:23]
INFO: [Synth 8-638] synthesizing module 'usb_data_fifo' [d:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.srcs/sources_1/ip/usb_data_fifo/synth/usb_data_fifo.vhd:73]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 13 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 16 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: F5F7 - type: string 
	Parameter C_DOUT_WIDTH bound to: 16 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 8kx4 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 8189 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 8188 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 13 - type: integer 
	Parameter C_RD_DEPTH bound to: 8192 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 13 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 13 - type: integer 
	Parameter C_WR_DEPTH bound to: 8192 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 13 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_1_2' declared at 'd:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.srcs/sources_1/ip/SweepACQ_FIFO/hdl/fifo_generator_v13_1_vhsyn_rfs.vhd:38270' bound to instance 'U0' of component 'fifo_generator_v13_1_2' [d:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.srcs/sources_1/ip/usb_data_fifo/synth/usb_data_fifo.vhd:540]
INFO: [Synth 8-256] done synthesizing module 'usb_data_fifo' (63#1) [d:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.srcs/sources_1/ip/usb_data_fifo/synth/usb_data_fifo.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'FPGA_TOP' (64#1) [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/FPGA_TOP.v:23]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_RST
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port SAFETY_CKT_WR_RST
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[12]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[11]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[10]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[9]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[8]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[7]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[6]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[5]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[4]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[3]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[2]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[1]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[0]
WARNING: [Synth 8-3331] design wr_bin_cntr__parameterized0 has unconnected port SRST
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port WR_EN_INTO_LOGIC
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port WR_RST_INTO_LOGIC
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port RD_EN
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port SRST_FULL_FF
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port WR_RST_BUSY
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port EMPTY
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port RAM_RD_EN
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port ALMOST_EMPTY
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH[12]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH[11]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH[10]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH[9]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH[8]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH[7]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH[6]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH[5]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH[4]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH[3]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH[2]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH[1]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH[0]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_ASSERT[12]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_ASSERT[11]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_ASSERT[10]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_ASSERT[9]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_ASSERT[8]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_ASSERT[7]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_ASSERT[6]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_ASSERT[5]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_ASSERT[4]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_ASSERT[3]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_ASSERT[2]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_ASSERT[1]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_ASSERT[0]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_NEGATE[12]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_NEGATE[11]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_NEGATE[10]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_NEGATE[9]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_NEGATE[8]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_NEGATE[7]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_NEGATE[6]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_NEGATE[5]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_NEGATE[4]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_NEGATE[3]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_NEGATE[2]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_NEGATE[1]
WARNING: [Synth 8-3331] design wr_logic__parameterized0 has unconnected port PROG_FULL_THRESH_NEGATE[0]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port SAFETY_CKT_RD_RST
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[12]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[11]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[10]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[9]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[8]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[7]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[6]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[5]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[4]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[3]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[2]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[1]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[0]
WARNING: [Synth 8-3331] design rd_bin_cntr__parameterized0 has unconnected port SRST
WARNING: [Synth 8-3331] design rd_logic__parameterized0 has unconnected port RD_EN_INTO_LOGIC
WARNING: [Synth 8-3331] design rd_logic__parameterized0 has unconnected port RD_RST_INTO_LOGIC
WARNING: [Synth 8-3331] design rd_logic__parameterized0 has unconnected port RD_RST_BUSY
WARNING: [Synth 8-3331] design rd_logic__parameterized0 has unconnected port RAM_WR_EN
WARNING: [Synth 8-3331] design rd_logic__parameterized0 has unconnected port RST_FULL_FF
WARNING: [Synth 8-3331] design rd_logic__parameterized0 has unconnected port ALMOST_FULL_FB
WARNING: [Synth 8-3331] design rd_logic__parameterized0 has unconnected port FULL
WARNING: [Synth 8-3331] design rd_logic__parameterized0 has unconnected port WR_PNTR_PLUS1_RD[12]
WARNING: [Synth 8-3331] design rd_logic__parameterized0 has unconnected port WR_PNTR_PLUS1_RD[11]
WARNING: [Synth 8-3331] design rd_logic__parameterized0 has unconnected port WR_PNTR_PLUS1_RD[10]
WARNING: [Synth 8-3331] design rd_logic__parameterized0 has unconnected port WR_PNTR_PLUS1_RD[9]
WARNING: [Synth 8-3331] design rd_logic__parameterized0 has unconnected port WR_PNTR_PLUS1_RD[8]
WARNING: [Synth 8-3331] design rd_logic__parameterized0 has unconnected port WR_PNTR_PLUS1_RD[7]
WARNING: [Synth 8-3331] design rd_logic__parameterized0 has unconnected port WR_PNTR_PLUS1_RD[6]
WARNING: [Synth 8-3331] design rd_logic__parameterized0 has unconnected port WR_PNTR_PLUS1_RD[5]
WARNING: [Synth 8-3331] design rd_logic__parameterized0 has unconnected port WR_PNTR_PLUS1_RD[4]
WARNING: [Synth 8-3331] design rd_logic__parameterized0 has unconnected port WR_PNTR_PLUS1_RD[3]
WARNING: [Synth 8-3331] design rd_logic__parameterized0 has unconnected port WR_PNTR_PLUS1_RD[2]
WARNING: [Synth 8-3331] design rd_logic__parameterized0 has unconnected port WR_PNTR_PLUS1_RD[1]
WARNING: [Synth 8-3331] design rd_logic__parameterized0 has unconnected port WR_PNTR_PLUS1_RD[0]
WARNING: [Synth 8-3331] design rd_logic__parameterized0 has unconnected port PROG_EMPTY_THRESH[12]
WARNING: [Synth 8-3331] design rd_logic__parameterized0 has unconnected port PROG_EMPTY_THRESH[11]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:06 ; elapsed = 00:02:16 . Memory (MB): peak = 611.453 ; gain = 401.656
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:07 ; elapsed = 00:02:17 . Memory (MB): peak = 611.453 ; gain = 401.656
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'SCurve_Data_FIFO' instantiated as 'Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/SCurve_Test_Top.v:158]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'param_store_fifo' instantiated as 'Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/SlowControl_ReadReg.v:283]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'usb_cmd_fifo' instantiated as 'usb_control/usbcmdfifo_16depth' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/usb_command_interpreter.v:108]
INFO: [Netlist 29-17] Analyzing 62 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tfgg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.runs/synth_1/.Xil/Vivado-5928-WYU/dcp/param_store_fifo_in_context.xdc] for cell 'Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep'
Finished Parsing XDC File [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.runs/synth_1/.Xil/Vivado-5928-WYU/dcp/param_store_fifo_in_context.xdc] for cell 'Microroc_u1/SC_Readreg/param_store_fifo_16bitx256deep'
Parsing XDC File [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.runs/synth_1/.Xil/Vivado-5928-WYU/dcp_2/usb_cmd_fifo_in_context.xdc] for cell 'usb_control/usbcmdfifo_16depth'
Finished Parsing XDC File [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.runs/synth_1/.Xil/Vivado-5928-WYU/dcp_2/usb_cmd_fifo_in_context.xdc] for cell 'usb_control/usbcmdfifo_16depth'
Parsing XDC File [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.runs/synth_1/.Xil/Vivado-5928-WYU/dcp_3/SCurve_Data_FIFO_in_context.xdc] for cell 'Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16'
Finished Parsing XDC File [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.runs/synth_1/.Xil/Vivado-5928-WYU/dcp_3/SCurve_Data_FIFO_in_context.xdc] for cell 'Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16'
Parsing XDC File [d:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.srcs/sources_1/ip/SweepACQ_FIFO/SweepACQ_FIFO/SweepACQ_FIFO.xdc] for cell 'Microroc_Control/SweepACQ/SweepACQ_DataFIFO16x128/U0'
Finished Parsing XDC File [d:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.srcs/sources_1/ip/SweepACQ_FIFO/SweepACQ_FIFO/SweepACQ_FIFO.xdc] for cell 'Microroc_Control/SweepACQ/SweepACQ_DataFIFO16x128/U0'
Parsing XDC File [d:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.srcs/sources_1/ip/usb_data_fifo/usb_data_fifo/usb_data_fifo.xdc] for cell 'usb_data_fifo_8192depth/U0'
Finished Parsing XDC File [d:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.srcs/sources_1/ip/usb_data_fifo/usb_data_fifo/usb_data_fifo.xdc] for cell 'usb_data_fifo_8192depth/U0'
Parsing XDC File [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/Constraints/SDHCAL_DAQ2V0.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'VIRTUAL_pll_5' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/Constraints/SDHCAL_DAQ2V0.xdc:175]
INFO: [Timing 38-2] Deriving generated clocks [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/Constraints/SDHCAL_DAQ2V0.xdc:220]
WARNING: [Constraints 18-619] A clock with name 'Clk_320M' already exists, overwriting the previous clock with the same name. [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/Constraints/SDHCAL_DAQ2V0.xdc:319]
Finished Parsing XDC File [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/Constraints/SDHCAL_DAQ2V0.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/Constraints/SDHCAL_DAQ2V0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FPGA_TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FPGA_TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FPGA_TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FPGA_TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
WARNING: [Timing 38-3] User defined clock exists on pin Clk_Gen/MMCME2_BASE_inst/CLKOUT3 and will prevent any subsequent automatic derivation of generated clocks on that pin.
Parsing XDC File [d:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.srcs/sources_1/ip/usb_data_fifo/usb_data_fifo/usb_data_fifo_clocks.xdc] for cell 'usb_data_fifo_8192depth/U0'
Finished Parsing XDC File [d:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.srcs/sources_1/ip/usb_data_fifo/usb_data_fifo/usb_data_fifo_clocks.xdc] for cell 'usb_data_fifo_8192depth/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.srcs/sources_1/ip/usb_data_fifo/usb_data_fifo/usb_data_fifo_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FPGA_TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FPGA_TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  MMCME2_BASE => MMCME2_ADV: 1 instances
  OBUFDS => OBUFDS: 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 764.715 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:24 ; elapsed = 00:02:34 . Memory (MB): peak = 764.715 ; gain = 554.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:24 ; elapsed = 00:02:34 . Memory (MB): peak = 764.715 ; gain = 554.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property ASYNC_REG = true for usb_cy7c68013A/Acq_Start_Stop_sync1_reg. (constraint file  D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/Constraints/SDHCAL_DAQ2V0.xdc, line 150).
Applied set_property ASYNC_REG = true for usb_cy7c68013A/Acq_Start_Stop_sync2_reg. (constraint file  D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/Constraints/SDHCAL_DAQ2V0.xdc, line 151).
Applied set_property DONT_TOUCH = true for Microroc_Control/SweepACQ/SweepACQ_DataFIFO16x128/U0. (constraint file  D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.runs/synth_1/dont_touch.xdc, line 16).
Applied set_property DONT_TOUCH = true for usb_data_fifo_8192depth/U0. (constraint file  D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.runs/synth_1/dont_touch.xdc, line 19).
Applied set_property DONT_TOUCH = true for Microroc_Control/Microroc_SCurveTest/scurve_data_fifo_16x16. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Microroc_Control/SweepACQ/SweepACQ_DataFIFO16x128. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for usb_data_fifo_8192depth. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:24 ; elapsed = 00:02:34 . Memory (MB): peak = 764.715 ; gain = 554.918
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[32]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[33]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[34]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[35]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[36]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[37]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[38]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[39]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[40]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[41]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[42]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[43]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[44]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[45]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[46]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[47]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[48]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[49]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[50]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[51]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[52]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[53]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[54]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[55]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[56]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[57]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[58]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[59]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[60]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[61]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[62]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[63]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_param_Ctest" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_param_Read_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CPT_MAX" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'usb_synchronous_slavefifo'
INFO: [Synth 8-5544] ROM "nSLOE" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nSLWR" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nPKTEND" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Ctr_rd_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out_to_ext_fifo_rd_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ControlWord" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'Microroc_Parameters'
INFO: [Synth 8-5544] ROM "Process_Done" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "param_store_fifo_din" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "param_store_fifo_wr_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'Param_Bitshift'
INFO: [Synth 8-5544] ROM "sr_in_r" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sr_ck_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'DaqControl'
INFO: [Synth 8-5544] ROM "delay_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "counter" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'SweepACQ_Control'
INFO: [Synth 8-5545] ROM "SCParamLoadDelayCount" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "OneFire" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SweepACQData_en" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "State" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'SCurve_Test_Control'
INFO: [Synth 8-5546] ROM "usb_data_fifo_wr_din" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "SC_Param_Load_Cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "State" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "State" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'TEST_State_reg' in module 'SCurve_Single_Test'
INFO: [Synth 8-5544] ROM "out_reset_n" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SCurve_Data_wr_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_out_cnt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TEST_State" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TEST_State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "TEST_State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Clk_1K" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'AdcControl'
INFO: [Synth 8-5544] ROM "SumData_en" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DataCount" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "State" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                              000 |                              000
                    READ |                              001 |                              001
            READ_PROCESS |                              010 |                              010
                   WRITE |                              011 |                              011
           WRITE_PROCESS |                              100 |                              100
                  PKTEND |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'sequential' in module 'usb_synchronous_slavefifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                              000 |                              000
            READ_PROCESS |                              001 |                              001
       READ_PROCESS_LOOP |                              010 |                              010
       READ_PROCESS_ASIC |                              011 |                              011
              SC_PROCESS |                              100 |                              100
         SC_PROCESS_LOOP |                              101 |                              101
         SC_PROCESS_ASIC |                              110 |                              110
             END_PROCESS |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'sequential' in module 'Microroc_Parameters'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                              000 |                              000
               READ_FIFO |                              001 |                              001
            DATA_LATENCY |                              010 |                              110
                GET_DATA |                              011 |                              010
                    LOOP |                              100 |                              011
                END_ONCE |                              101 |                              101
                     END |                              110 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'sequential' in module 'Param_Bitshift'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                             0000 |                             0000
               CHIPRESET |                             0001 |                             0001
                  POWOND |                             0010 |                             0010
                 RELEASE |                             0011 |                             0011
             ACQUISITION |                             0100 |                             0100
                    WAIT |                             0101 |                             0101
           START_READOUT |                             0110 |                             0110
               WAIT_READ |                             0111 |                             0111
             END_READOUT |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'sequential' in module 'DaqControl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                  000000000000001 |                             0000
              HEADER_OUT |                  000000000000010 |                             0001
            SC_PARAM_OUT |                  000000000000100 |                             0011
           LOAD_SC_PARAM |                  000000000001000 |                             0010
          WAIT_LOAD_DONE |                  000000000010000 |                             0110
               START_ACQ |                  000000000100000 |                             0111
          WAIT_ONCE_DATA |                  000000001000000 |                             0101
            GET_ONE_DATA |                  000000010000000 |                             0100
          WAIT_FIFO_DATA |                  000000100000000 |                             1100
            OUT_ONE_DATA |                  000001000000000 |                             1101
      CHECK_ONE_DAC_DONE |                  000010000000000 |                             1111
          CHECK_ALL_DONE |                  000100000000000 |                             1110
                TAIL_OUT |                  001000000000000 |                             1010
               WAIT_DONE |                  010000000000000 |                             1011
                ALL_DONE |                  100000000000000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'one-hot' in module 'SweepACQ_Control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00000 |                            00000
              HEADER_OUT |                            00001 |                            00001
OUT_TEST_CHN_AND_DISCRI_MASK_SC |                            00010 |                            00010
        OUT_TEST_CHN_USB |                            00011 |                            00011
         OUT_DAC_CODE_SC |                            00100 |                            00100
        OUT_DAC_CODE_USB |                            00101 |                            00101
           LOAD_SC_PARAM |                            00110 |                            00110
 WAIT_LOAD_SC_PARAM_DONE |                            00111 |                            00111
       START_SCURVE_TEST |                            01000 |                            01000
     PROCESS_SCURVE_TEST |                            01001 |                            01001
       WAIT_TRIGGER_DATA |                            01010 |                            01010
          CHECK_CHN_DONE |                            01011 |                            01101
          CHECK_ALL_DONE |                            01100 |                            01110
                TAIL_OUT |                            01101 |                            01111
         WAIT_TAIL_WRITE |                            01110 |                            10000
               WAIT_DONE |                            01111 |                            10001
                ALL_DONE |                            10000 |                            10010
        GET_TRIGGER_DATA |                            10001 |                            01011
        OUT_TRIGGER_DATA |                            10010 |                            01100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'sequential' in module 'SCurve_Test_Control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
              TEST_START |                              001 |                              001
            TEST_PROCESS |                              010 |                              010
               TEST_DONE |                              011 |                              011
                DATA_OUT |                              100 |                              100
           DATA_OUT_ONCE |                              101 |                              101
                ALL_DONE |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'TEST_State_reg' using encoding 'sequential' in module 'SCurve_Single_Test'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
               START_ADC |                              001 |                              001
            GET_ADC_DATA |                              010 |                              011
          CHECK_ACQ_DONE |                              011 |                              010
             DEVIDE_DATA |                              100 |                              110
                OUT_DATA |                              101 |                              111
                     END |                              110 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'sequential' in module 'AdcControl'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:30 ; elapsed = 00:02:41 . Memory (MB): peak = 764.715 ; gain = 554.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 5     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 121   
+---XORs : 
	               13 Bit    Wide XORs := 2     
	               12 Bit    Wide XORs := 2     
	               11 Bit    Wide XORs := 2     
	               10 Bit    Wide XORs := 2     
	                9 Bit    Wide XORs := 2     
	                8 Bit    Wide XORs := 2     
	                7 Bit    Wide XORs := 2     
	                6 Bit    Wide XORs := 2     
	                5 Bit    Wide XORs := 2     
	                4 Bit    Wide XORs := 2     
	                3 Bit    Wide XORs := 2     
	                2 Bit    Wide XORs := 2     
+---Registers : 
	              592 Bit    Registers := 1     
	              256 Bit    Registers := 1     
	              192 Bit    Registers := 4     
	               96 Bit    Registers := 1     
	               64 Bit    Registers := 5     
	               28 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 14    
	               13 Bit    Registers := 11    
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 9     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 75    
	                3 Bit    Registers := 10    
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 139   
+---Muxes : 
	   8 Input    592 Bit        Muxes := 1     
	   2 Input    192 Bit        Muxes := 3     
	   5 Input    192 Bit        Muxes := 1     
	   4 Input    192 Bit        Muxes := 1     
	  19 Input    192 Bit        Muxes := 2     
	   7 Input     96 Bit        Muxes := 1     
	  67 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 5     
	   8 Input     64 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	  19 Input     64 Bit        Muxes := 2     
	   2 Input     28 Bit        Muxes := 1     
	  15 Input     28 Bit        Muxes := 1     
	   7 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 20    
	   8 Input     16 Bit        Muxes := 2     
	   7 Input     16 Bit        Muxes := 1     
	   9 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 2     
	  15 Input     16 Bit        Muxes := 2     
	  19 Input     16 Bit        Muxes := 2     
	  26 Input     15 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 8     
	   4 Input     10 Bit        Muxes := 3     
	  15 Input     10 Bit        Muxes := 2     
	  19 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   8 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	  19 Input      6 Bit        Muxes := 1     
	  31 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 10    
	  18 Input      4 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 1     
	  19 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   8 Input      3 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 3     
	   7 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 123   
	   4 Input      1 Bit        Muxes := 18    
	   6 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 8     
	   7 Input      1 Bit        Muxes := 30    
	   9 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 3     
	  15 Input      1 Bit        Muxes := 20    
	  19 Input      1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module usb_command_interpreter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	              192 Bit    Registers := 2     
	               64 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 5     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 67    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input    192 Bit        Muxes := 1     
	   5 Input    192 Bit        Muxes := 1     
	  67 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   8 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 86    
	   4 Input      1 Bit        Muxes := 2     
Module usb_synchronous_slavefifo 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	  12 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 2     
Module TrigCoincid 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module Microroc_Parameters 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	              592 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input    592 Bit        Muxes := 1     
	   8 Input     64 Bit        Muxes := 1     
	   8 Input     16 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   8 Input      6 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 8     
Module PULSESYNC 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module Param_Bitshift 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	  10 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module Redundancy 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
Module DaqControl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 5     
	   9 Input     16 Bit        Muxes := 1     
	  18 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 9     
Module RamReadOut 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module HoldGen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module RazGen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module Internal_Trig_Gen 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module Trig_Gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Switcher 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input    192 Bit        Muxes := 1     
	   4 Input     64 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 12    
Module SweepACQ_Control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     28 Bit        Muxes := 1     
	  15 Input     28 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  15 Input     16 Bit        Muxes := 2     
	  26 Input     15 Bit        Muxes := 1     
	  15 Input     10 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  15 Input      1 Bit        Muxes := 20    
Module synchronizer_ff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 9     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 2     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 11    
Module rd_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 2     
Module wr_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SweepACQ_Top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module SCurve_Test_Control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	              192 Bit    Registers := 2     
	               64 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    192 Bit        Muxes := 2     
	  19 Input    192 Bit        Muxes := 2     
	   2 Input     64 Bit        Muxes := 4     
	  19 Input     64 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	  19 Input     16 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	  19 Input     10 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	  19 Input      6 Bit        Muxes := 1     
	  31 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  19 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  19 Input      1 Bit        Muxes := 20    
Module SCurve_Single_Input 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module SCurve_Single_Test 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               96 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   7 Input     96 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 11    
Module SCurve_Test_Top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module ADC_AD9220 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module AdcControl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   7 Input     17 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
Module reset_blk_ramfifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module synchronizer_ff__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module synchronizer_ff__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module synchronizer_ff__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module synchronizer_ff__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module clk_x_pntrs 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 24    
+---XORs : 
	               13 Bit    Wide XORs := 2     
	               12 Bit    Wide XORs := 2     
	               11 Bit    Wide XORs := 2     
	               10 Bit    Wide XORs := 2     
	                9 Bit    Wide XORs := 2     
	                8 Bit    Wide XORs := 2     
	                7 Bit    Wide XORs := 2     
	                6 Bit    Wide XORs := 2     
	                5 Bit    Wide XORs := 2     
	                4 Bit    Wide XORs := 2     
	                3 Bit    Wide XORs := 2     
	                2 Bit    Wide XORs := 2     
+---Registers : 
	               13 Bit    Registers := 4     
Module rd_bin_cntr__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module compare__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
Module compare__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
Module rd_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_bin_cntr__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 2     
Module compare__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
Module compare__parameterized3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 13    
Module wr_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'Trigger1/CLK_EXT_reg1_reg' into 'Trigger0/CLK_EXT_reg1_reg' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/SCurve_Single_Input.v:44]
INFO: [Synth 8-4471] merging register 'Trigger1/CLK_EXT_reg2_reg' into 'Trigger0/CLK_EXT_reg2_reg' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/SCurve_Single_Input.v:45]
INFO: [Synth 8-4471] merging register 'Trigger2/CLK_EXT_reg1_reg' into 'Trigger0/CLK_EXT_reg1_reg' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/SCurve_Single_Input.v:44]
INFO: [Synth 8-4471] merging register 'Trigger2/CLK_EXT_reg2_reg' into 'Trigger0/CLK_EXT_reg2_reg' [D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/RTL/SCurve_Single_Input.v:45]
INFO: [Synth 8-5546] ROM "Microroc_param_Ctest" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Microroc_4Bit_DAC_chn_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "Microroc_Control/SweepACQ/SweepACQ_Control/SCParamLoadDelayCount" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'usb_control/CPT_MAX_reg[0]' (FDCE) to 'usb_control/CPT_MAX_reg[1]'
INFO: [Synth 8-3886] merging instance 'usb_control/CPT_MAX_reg[1]' (FDCE) to 'usb_control/CPT_MAX_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (usb_control/\CPT_MAX_reg[2] )
WARNING: [Synth 8-3332] Sequential element (Microroc_param_asic_num_reg[2]) is unused and will be removed from module usb_command_interpreter.
WARNING: [Synth 8-3332] Sequential element (Microroc_param_asic_num_reg[1]) is unused and will be removed from module usb_command_interpreter.
WARNING: [Synth 8-3332] Sequential element (Microroc_param_asic_num_reg[0]) is unused and will be removed from module usb_command_interpreter.
WARNING: [Synth 8-3332] Sequential element (CPT_MAX_reg[2]) is unused and will be removed from module usb_command_interpreter.
WARNING: [Synth 8-3332] Sequential element (Microroc_u1/AutoDAQ/Once_end_reg) is unused and will be removed from module FPGA_TOP.
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[0]' (FDPE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[2]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[1]' (FDPE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[2]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[3]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[5]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[4]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[5]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[6]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[8]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[7]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[8]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[9]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[11]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[10]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[11]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[12]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[14]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[13]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[14]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[15]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[17]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[16]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[17]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[18]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[20]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[19]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[20]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[21]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[23]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[22]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[23]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[24]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[26]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[25]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[26]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[27]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[29]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[28]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[29]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[30]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[32]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[31]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[32]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[33]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[35]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[34]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[35]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[36]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[38]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[37]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[38]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[39]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[41]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[40]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[41]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[42]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[44]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[43]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[44]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[45]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[47]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[46]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[47]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[48]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[50]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[49]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[50]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[51]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[53]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[52]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[53]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[54]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[56]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[55]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[56]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[57]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[59]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[58]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[59]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[60]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[62]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[61]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[62]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[63]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[65]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[64]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[65]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[66]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[68]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[67]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[68]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[69]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[71]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[70]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[71]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[72]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[74]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[73]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[74]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[75]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[77]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[76]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[77]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[78]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[80]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[79]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[80]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[81]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[83]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[82]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[83]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[84]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[86]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[85]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[86]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[87]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[89]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[88]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[89]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[90]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[92]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[91]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[92]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[93]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[95]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[94]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[95]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[96]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[98]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[97]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[98]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[99]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[101]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[100]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[101]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[102]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[104]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[103]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[104]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[105]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[107]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[106]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[107]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[108]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[110]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[109]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[110]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[111]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[113]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[112]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[113]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[114]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[116]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[115]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[116]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[117]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[119]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[118]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[119]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[120]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[122]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[121]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[122]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[123]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[125]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[124]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[125]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[126]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[128]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[127]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[128]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[129]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[131]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[130]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[131]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[132]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[134]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[133]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[134]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[135]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[137]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[136]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[137]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[138]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[140]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[139]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[140]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[141]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[143]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[142]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[143]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[144]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[146]'
INFO: [Synth 8-3886] merging instance 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[145]' (FDCE) to 'Microroc_Control/Microroc_SCurveTest/SC_test_control/All_Chn_Discri_Mask_reg[146]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:21 ; elapsed = 00:03:33 . Memory (MB): peak = 764.715 ; gain = 554.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'Microroc_Control/SweepACQ/SweepACQ_DataFIFO16x128/U0/rst' to pin 'i_66/i_381/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'usb_data_fifo_8192depth/U0/rst' to pin 'i_66/i_202/O'
WARNING: [Synth 8-565] redefining clock 'Clk_320M'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:34 ; elapsed = 00:03:46 . Memory (MB): peak = 764.715 ; gain = 554.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:36 ; elapsed = 00:03:49 . Memory (MB): peak = 777.664 ; gain = 567.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:41 ; elapsed = 00:03:54 . Memory (MB): peak = 820.188 ; gain = 610.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:43 ; elapsed = 00:03:56 . Memory (MB): peak = 820.188 ; gain = 610.391
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:43 ; elapsed = 00:03:56 . Memory (MB): peak = 820.188 ; gain = 610.391
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:44 ; elapsed = 00:03:57 . Memory (MB): peak = 820.188 ; gain = 610.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:44 ; elapsed = 00:03:57 . Memory (MB): peak = 820.188 ; gain = 610.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:45 ; elapsed = 00:03:58 . Memory (MB): peak = 820.188 ; gain = 610.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:45 ; elapsed = 00:03:58 . Memory (MB): peak = 820.188 ; gain = 610.391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |SCurve_Data_FIFO |         1|
|2     |param_store_fifo |         1|
|3     |usb_cmd_fifo     |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |SCurve_Data_FIFO |     1|
|2     |param_store_fifo |     1|
|3     |usb_cmd_fifo     |     1|
|4     |BUFG             |     4|
|5     |CARRY4           |    88|
|6     |LUT1             |   285|
|7     |LUT2             |   338|
|8     |LUT3             |   643|
|9     |LUT4             |   412|
|10    |LUT5             |   490|
|11    |LUT6             |  2231|
|12    |MMCME2_BASE      |     1|
|13    |MUXCY            |    52|
|14    |MUXF7            |    34|
|15    |MUXF8            |    17|
|16    |RAMB36E1         |     1|
|17    |RAMB36E1_1       |     2|
|18    |RAMB36E1_2       |     2|
|19    |FDCE             |  2469|
|20    |FDPE             |   671|
|21    |FDRE             |    49|
|22    |IBUF             |    30|
|23    |IOBUF            |    16|
|24    |OBUF             |    37|
|25    |OBUFDS           |     4|
+------+-----------------+------+

Report Instance Areas: 
+------+-----------------------------------------------------------------------------+---------------------------------------------+------+
|      |Instance                                                                     |Module                                       |Cells |
+------+-----------------------------------------------------------------------------+---------------------------------------------+------+
|1     |top                                                                          |                                             |  7930|
|2     |  usb_data_fifo_8192depth                                                    |usb_data_fifo                                |   365|
|3     |    U0                                                                       |fifo_generator_v13_1_2__parameterized1       |   365|
|4     |      inst_fifo_gen                                                          |fifo_generator_v13_1_2_synth__parameterized0 |   365|
|5     |        \gconvfifo.rf                                                        |fifo_generator_top__parameterized0           |   365|
|6     |          \grf.rf                                                            |fifo_generator_ramfifo__parameterized0       |   365|
|7     |            \gntv_or_sync_fifo.gcx.clkx                                      |clk_x_pntrs                                  |   134|
|8     |              \gnxpm_cdc.gsync_stage[1].rd_stg_inst                          |synchronizer_ff__parameterized0              |    13|
|9     |              \gnxpm_cdc.gsync_stage[1].wr_stg_inst                          |synchronizer_ff__parameterized1              |    13|
|10    |              \gnxpm_cdc.gsync_stage[2].rd_stg_inst                          |synchronizer_ff__parameterized2              |    27|
|11    |              \gnxpm_cdc.gsync_stage[2].wr_stg_inst                          |synchronizer_ff__parameterized3              |    27|
|12    |            \gntv_or_sync_fifo.gl0.rd                                        |rd_logic__parameterized0                     |    90|
|13    |              \gras.rsts                                                     |rd_status_flags_as                           |    31|
|14    |                c0                                                           |compare__parameterized0                      |    13|
|15    |                c1                                                           |compare__parameterized1                      |    13|
|16    |              rpntr                                                          |rd_bin_cntr__parameterized0                  |    59|
|17    |            \gntv_or_sync_fifo.gl0.wr                                        |wr_logic__parameterized0                     |   100|
|18    |              \gwas.wsts                                                     |wr_status_flags_as                           |    31|
|19    |                c1                                                           |compare__parameterized2                      |    14|
|20    |                c2                                                           |compare__parameterized3                      |    13|
|21    |              wpntr                                                          |wr_bin_cntr__parameterized0                  |    69|
|22    |            \gntv_or_sync_fifo.mem                                           |memory__parameterized0                       |    21|
|23    |              \gbm.gbmg.gbmga.ngecc.bmg                                      |blk_mem_gen_v8_3_4__parameterized1           |    21|
|24    |                inst_blk_mem_gen                                             |blk_mem_gen_v8_3_4_synth__parameterized0     |    21|
|25    |                  \gnbram.gnativebmg.native_blk_mem_gen                      |blk_mem_gen_top__parameterized0              |    21|
|26    |                    \valid.cstr                                              |blk_mem_gen_generic_cstr__parameterized0     |    21|
|27    |                      \has_mux_b.B                                           |blk_mem_gen_mux__parameterized0              |    17|
|28    |                      \ramloop[0].ram.r                                      |blk_mem_gen_prim_width__parameterized0       |     1|
|29    |                        \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized0     |     1|
|30    |                      \ramloop[1].ram.r                                      |blk_mem_gen_prim_width__parameterized1       |     1|
|31    |                        \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized1     |     1|
|32    |                      \ramloop[2].ram.r                                      |blk_mem_gen_prim_width__parameterized2       |     1|
|33    |                        \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized2     |     1|
|34    |                      \ramloop[3].ram.r                                      |blk_mem_gen_prim_width__parameterized3       |     1|
|35    |                        \prim_noinit.ram                                     |blk_mem_gen_prim_wrapper__parameterized3     |     1|
|36    |            rstblk                                                           |reset_blk_ramfifo__parameterized0            |    20|
|37    |              \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst      |synchronizer_ff_8                            |     2|
|38    |              \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst      |synchronizer_ff_9                            |     2|
|39    |              \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst      |synchronizer_ff_10                           |     2|
|40    |              \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst      |synchronizer_ff_11                           |     2|
|41    |  Clk_Gen                                                                    |Clk_Management                               |    24|
|42    |  Microroc_Control                                                           |Controller_Top                               |  2343|
|43    |    AD9220                                                                   |AdcControl                                   |   143|
|44    |      Ad9220Control                                                          |ADC_AD9220                                   |    38|
|45    |    Microroc_SCurveTest                                                      |SCurve_Test_Top                              |  1685|
|46    |      SC_test_control                                                        |SCurve_Test_Control                          |  1087|
|47    |      SC_test_single                                                         |SCurve_Single_Test                           |   531|
|48    |        Trigger0                                                             |SCurve_Single_Input                          |   137|
|49    |        Trigger1                                                             |SCurve_Single_Input_6                        |   131|
|50    |        Trigger2                                                             |SCurve_Single_Input_7                        |   129|
|51    |    SweepACQ                                                                 |SweepACQ_Top                                 |   515|
|52    |      SweepACQ_DataFIFO16x128                                                |SweepACQ_FIFO                                |   151|
|53    |        U0                                                                   |fifo_generator_v13_1_2                       |   151|
|54    |          inst_fifo_gen                                                      |fifo_generator_v13_1_2_synth                 |   151|
|55    |            \gconvfifo.rf                                                    |fifo_generator_top                           |   151|
|56    |              \grf.rf                                                        |fifo_generator_ramfifo                       |   151|
|57    |                \gntv_or_sync_fifo.gl0.rd                                    |rd_logic                                     |    54|
|58    |                  \grss.rsts                                                 |rd_status_flags_ss                           |    16|
|59    |                    c1                                                       |compare_4                                    |     7|
|60    |                    c2                                                       |compare_5                                    |     6|
|61    |                  rpntr                                                      |rd_bin_cntr                                  |    38|
|62    |                \gntv_or_sync_fifo.gl0.wr                                    |wr_logic                                     |    72|
|63    |                  \gwss.wsts                                                 |wr_status_flags_ss                           |    18|
|64    |                    c0                                                       |compare                                      |     7|
|65    |                    c1                                                       |compare_3                                    |     6|
|66    |                  wpntr                                                      |wr_bin_cntr                                  |    54|
|67    |                \gntv_or_sync_fifo.mem                                       |memory                                       |     1|
|68    |                  \gbm.gbmg.gbmga.ngecc.bmg                                  |blk_mem_gen_v8_3_4                           |     1|
|69    |                    inst_blk_mem_gen                                         |blk_mem_gen_v8_3_4_synth                     |     1|
|70    |                      \gnbram.gnativebmg.native_blk_mem_gen                  |blk_mem_gen_top                              |     1|
|71    |                        \valid.cstr                                          |blk_mem_gen_generic_cstr                     |     1|
|72    |                          \ramloop[0].ram.r                                  |blk_mem_gen_prim_width                       |     1|
|73    |                            \prim_noinit.ram                                 |blk_mem_gen_prim_wrapper                     |     1|
|74    |                rstblk                                                       |reset_blk_ramfifo                            |    24|
|75    |                  \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst  |synchronizer_ff                              |     2|
|76    |                  \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst  |synchronizer_ff_0                            |     2|
|77    |                  \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst  |synchronizer_ff_1                            |     2|
|78    |                  \ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst  |synchronizer_ff_2                            |     2|
|79    |      SweepACQ_Control                                                       |SweepACQ_Control                             |   362|
|80    |  Microroc_u1                                                                |Microroc_top                                 |  1891|
|81    |    AutoDAQ                                                                  |DaqControl                                   |   116|
|82    |    HoldGenerator                                                            |HoldGen                                      |   450|
|83    |    RAM_Read                                                                 |RamReadOut                                   |    62|
|84    |    RazGenerator                                                             |RazGen                                       |    15|
|85    |    SC_Readreg                                                               |SlowControl_ReadReg                          |  1202|
|86    |      BitShift                                                               |Param_Bitshift                               |    75|
|87    |      Microroc_Param                                                         |Microroc_Parameters                          |  1102|
|88    |      pulse_sync                                                             |PULSESYNC                                    |     7|
|89    |    Trig_Gen                                                                 |Trig_Gen                                     |    38|
|90    |    Trig_Gen_en                                                              |Internal_Trig_Gen                            |     4|
|91    |  TrigSelect                                                                 |TrigCoincid                                  |     1|
|92    |  usb_control                                                                |usb_command_interpreter                      |  3167|
|93    |  usb_cy7c68013A                                                             |usb_synchronous_slavefifo                    |    52|
+------+-----------------------------------------------------------------------------+---------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:45 ; elapsed = 00:03:58 . Memory (MB): peak = 820.188 ; gain = 610.391
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 986 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:26 ; elapsed = 00:03:34 . Memory (MB): peak = 820.188 ; gain = 378.652
Synthesis Optimization Complete : Time (s): cpu = 00:03:45 ; elapsed = 00:03:58 . Memory (MB): peak = 820.188 ; gain = 610.391
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 196 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 2 inverter(s) to 8 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 37 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 16 instances
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  MMCME2_BASE => MMCME2_ADV: 1 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
408 Infos, 111 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:43 ; elapsed = 00:03:52 . Memory (MB): peak = 820.188 ; gain = 542.555
INFO: [Common 17-1381] The checkpoint 'D:/MyProject/SDHCAL_DAQ/SDHCAL_DAQ2V0_SCurveTest/SDHCAL_DAQ2V0.runs/synth_1/FPGA_TOP.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 820.188 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Jun 18 14:56:14 2017...
