

================================================================
== Vitis HLS Report for 'seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2'
================================================================
* Date:           Mon Apr 10 17:48:33 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        local_seq_align_multiple_sa_vitis
* Solution:       local_seq_align_multiple_sa_vitis (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu5p-flva2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.401 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4098|     4098|  40.980 us|  40.980 us|  4098|  4098|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_75_1_VITIS_LOOP_76_2  |     4096|     4096|         1|          1|          1|  4096|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     100|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      63|    -|
|Register             |        -|     -|       29|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       29|     163|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1024|  1737|   600577|  300288|  235|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2048|  3474|  1201154|  600577|  470|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln75_6_fu_368_p2     |         +|   0|  0|  20|          13|           1|
    |add_ln75_fu_380_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln76_fu_460_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln77_fu_434_p2       |         +|   0|  0|  15|           8|           8|
    |icmp_ln75_fu_362_p2      |      icmp|   0|  0|  12|          13|          14|
    |icmp_ln76_fu_386_p2      |      icmp|   0|  0|  11|           7|           8|
    |select_ln75_1_fu_400_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln75_fu_392_p3    |    select|   0|  0|   7|           1|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 100|          57|          41|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_pp_load              |   9|          2|    7|         14|
    |ap_sig_allocacmp_rr_load              |   9|          2|    7|         14|
    |indvar_flatten_fu_116                 |   9|          2|   13|         26|
    |pp_fu_112                             |   9|          2|    7|         14|
    |rr_fu_108                             |   9|          2|    7|         14|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  63|         14|   55|        110|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |   1|   0|    1|          0|
    |ap_done_reg            |   1|   0|    1|          0|
    |indvar_flatten_fu_116  |  13|   0|   13|          0|
    |pp_fu_112              |   7|   0|    7|          0|
    |rr_fu_108              |   7|   0|    7|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  |  29|   0|   29|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                        Source Object                        |    C Type    |
+-------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  seq_align_multiple_Pipeline_VITIS_LOOP_75_1_VITIS_LOOP_76_2|  return value|
|dp_matrix_V_address0     |  out|    8|   ap_memory|                                                  dp_matrix_V|         array|
|dp_matrix_V_ce0          |  out|    1|   ap_memory|                                                  dp_matrix_V|         array|
|dp_matrix_V_we0          |  out|    1|   ap_memory|                                                  dp_matrix_V|         array|
|dp_matrix_V_d0           |  out|    9|   ap_memory|                                                  dp_matrix_V|         array|
|dp_matrix_V_1_address0   |  out|    8|   ap_memory|                                                dp_matrix_V_1|         array|
|dp_matrix_V_1_ce0        |  out|    1|   ap_memory|                                                dp_matrix_V_1|         array|
|dp_matrix_V_1_we0        |  out|    1|   ap_memory|                                                dp_matrix_V_1|         array|
|dp_matrix_V_1_d0         |  out|    9|   ap_memory|                                                dp_matrix_V_1|         array|
|dp_matrix_V_2_address0   |  out|    8|   ap_memory|                                                dp_matrix_V_2|         array|
|dp_matrix_V_2_ce0        |  out|    1|   ap_memory|                                                dp_matrix_V_2|         array|
|dp_matrix_V_2_we0        |  out|    1|   ap_memory|                                                dp_matrix_V_2|         array|
|dp_matrix_V_2_d0         |  out|    9|   ap_memory|                                                dp_matrix_V_2|         array|
|dp_matrix_V_3_address0   |  out|    8|   ap_memory|                                                dp_matrix_V_3|         array|
|dp_matrix_V_3_ce0        |  out|    1|   ap_memory|                                                dp_matrix_V_3|         array|
|dp_matrix_V_3_we0        |  out|    1|   ap_memory|                                                dp_matrix_V_3|         array|
|dp_matrix_V_3_d0         |  out|    9|   ap_memory|                                                dp_matrix_V_3|         array|
|dp_matrix_V_4_address0   |  out|    8|   ap_memory|                                                dp_matrix_V_4|         array|
|dp_matrix_V_4_ce0        |  out|    1|   ap_memory|                                                dp_matrix_V_4|         array|
|dp_matrix_V_4_we0        |  out|    1|   ap_memory|                                                dp_matrix_V_4|         array|
|dp_matrix_V_4_d0         |  out|    9|   ap_memory|                                                dp_matrix_V_4|         array|
|dp_matrix_V_5_address0   |  out|    8|   ap_memory|                                                dp_matrix_V_5|         array|
|dp_matrix_V_5_ce0        |  out|    1|   ap_memory|                                                dp_matrix_V_5|         array|
|dp_matrix_V_5_we0        |  out|    1|   ap_memory|                                                dp_matrix_V_5|         array|
|dp_matrix_V_5_d0         |  out|    9|   ap_memory|                                                dp_matrix_V_5|         array|
|dp_matrix_V_6_address0   |  out|    8|   ap_memory|                                                dp_matrix_V_6|         array|
|dp_matrix_V_6_ce0        |  out|    1|   ap_memory|                                                dp_matrix_V_6|         array|
|dp_matrix_V_6_we0        |  out|    1|   ap_memory|                                                dp_matrix_V_6|         array|
|dp_matrix_V_6_d0         |  out|    9|   ap_memory|                                                dp_matrix_V_6|         array|
|dp_matrix_V_7_address0   |  out|    8|   ap_memory|                                                dp_matrix_V_7|         array|
|dp_matrix_V_7_ce0        |  out|    1|   ap_memory|                                                dp_matrix_V_7|         array|
|dp_matrix_V_7_we0        |  out|    1|   ap_memory|                                                dp_matrix_V_7|         array|
|dp_matrix_V_7_d0         |  out|    9|   ap_memory|                                                dp_matrix_V_7|         array|
|dp_matrix_V_8_address0   |  out|    8|   ap_memory|                                                dp_matrix_V_8|         array|
|dp_matrix_V_8_ce0        |  out|    1|   ap_memory|                                                dp_matrix_V_8|         array|
|dp_matrix_V_8_we0        |  out|    1|   ap_memory|                                                dp_matrix_V_8|         array|
|dp_matrix_V_8_d0         |  out|    9|   ap_memory|                                                dp_matrix_V_8|         array|
|dp_matrix_V_9_address0   |  out|    8|   ap_memory|                                                dp_matrix_V_9|         array|
|dp_matrix_V_9_ce0        |  out|    1|   ap_memory|                                                dp_matrix_V_9|         array|
|dp_matrix_V_9_we0        |  out|    1|   ap_memory|                                                dp_matrix_V_9|         array|
|dp_matrix_V_9_d0         |  out|    9|   ap_memory|                                                dp_matrix_V_9|         array|
|dp_matrix_V_10_address0  |  out|    8|   ap_memory|                                               dp_matrix_V_10|         array|
|dp_matrix_V_10_ce0       |  out|    1|   ap_memory|                                               dp_matrix_V_10|         array|
|dp_matrix_V_10_we0       |  out|    1|   ap_memory|                                               dp_matrix_V_10|         array|
|dp_matrix_V_10_d0        |  out|    9|   ap_memory|                                               dp_matrix_V_10|         array|
|dp_matrix_V_11_address0  |  out|    8|   ap_memory|                                               dp_matrix_V_11|         array|
|dp_matrix_V_11_ce0       |  out|    1|   ap_memory|                                               dp_matrix_V_11|         array|
|dp_matrix_V_11_we0       |  out|    1|   ap_memory|                                               dp_matrix_V_11|         array|
|dp_matrix_V_11_d0        |  out|    9|   ap_memory|                                               dp_matrix_V_11|         array|
|dp_matrix_V_12_address0  |  out|    8|   ap_memory|                                               dp_matrix_V_12|         array|
|dp_matrix_V_12_ce0       |  out|    1|   ap_memory|                                               dp_matrix_V_12|         array|
|dp_matrix_V_12_we0       |  out|    1|   ap_memory|                                               dp_matrix_V_12|         array|
|dp_matrix_V_12_d0        |  out|    9|   ap_memory|                                               dp_matrix_V_12|         array|
|dp_matrix_V_13_address0  |  out|    8|   ap_memory|                                               dp_matrix_V_13|         array|
|dp_matrix_V_13_ce0       |  out|    1|   ap_memory|                                               dp_matrix_V_13|         array|
|dp_matrix_V_13_we0       |  out|    1|   ap_memory|                                               dp_matrix_V_13|         array|
|dp_matrix_V_13_d0        |  out|    9|   ap_memory|                                               dp_matrix_V_13|         array|
|dp_matrix_V_14_address0  |  out|    8|   ap_memory|                                               dp_matrix_V_14|         array|
|dp_matrix_V_14_ce0       |  out|    1|   ap_memory|                                               dp_matrix_V_14|         array|
|dp_matrix_V_14_we0       |  out|    1|   ap_memory|                                               dp_matrix_V_14|         array|
|dp_matrix_V_14_d0        |  out|    9|   ap_memory|                                               dp_matrix_V_14|         array|
|dp_matrix_V_15_address0  |  out|    8|   ap_memory|                                               dp_matrix_V_15|         array|
|dp_matrix_V_15_ce0       |  out|    1|   ap_memory|                                               dp_matrix_V_15|         array|
|dp_matrix_V_15_we0       |  out|    1|   ap_memory|                                               dp_matrix_V_15|         array|
|dp_matrix_V_15_d0        |  out|    9|   ap_memory|                                               dp_matrix_V_15|         array|
+-------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.40>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%rr = alloca i32 1"   --->   Operation 4 'alloca' 'rr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%pp = alloca i32 1"   --->   Operation 5 'alloca' 'pp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 6 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.46ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 8 [1/1] (0.46ns)   --->   "%store_ln0 = store i7 0, i7 %pp"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 9 [1/1] (0.46ns)   --->   "%store_ln0 = store i7 0, i7 %rr"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body12.i"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i13 %indvar_flatten" [src/seq_align_multiple.cpp:75]   --->   Operation 11 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.85ns)   --->   "%icmp_ln75 = icmp_eq  i13 %indvar_flatten_load, i13 4096" [src/seq_align_multiple.cpp:75]   --->   Operation 13 'icmp' 'icmp_ln75' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.02ns)   --->   "%add_ln75_6 = add i13 %indvar_flatten_load, i13 1" [src/seq_align_multiple.cpp:75]   --->   Operation 14 'add' 'add_ln75_6' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %icmp_ln75, void %for.cond.cleanup11.i, void %for.body35.i.preheader.exitStub" [src/seq_align_multiple.cpp:75]   --->   Operation 15 'br' 'br_ln75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%rr_load = load i7 %rr" [src/seq_align_multiple.cpp:76]   --->   Operation 16 'load' 'rr_load' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%pp_load = load i7 %pp" [src/seq_align_multiple.cpp:75]   --->   Operation 17 'load' 'pp_load' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.85ns)   --->   "%add_ln75 = add i7 %pp_load, i7 1" [src/seq_align_multiple.cpp:75]   --->   Operation 18 'add' 'add_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_75_1_VITIS_LOOP_76_2_str"   --->   Operation 19 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.71ns)   --->   "%icmp_ln76 = icmp_eq  i7 %rr_load, i7 64" [src/seq_align_multiple.cpp:76]   --->   Operation 21 'icmp' 'icmp_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.37ns)   --->   "%select_ln75 = select i1 %icmp_ln76, i7 0, i7 %rr_load" [src/seq_align_multiple.cpp:75]   --->   Operation 22 'select' 'select_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.37ns)   --->   "%select_ln75_1 = select i1 %icmp_ln76, i7 %add_ln75, i7 %pp_load" [src/seq_align_multiple.cpp:75]   --->   Operation 23 'select' 'select_ln75_1' <Predicate = (!icmp_ln75)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_cast283_mid2_v = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %select_ln75_1, i32 4, i32 5" [src/seq_align_multiple.cpp:75]   --->   Operation 24 'partselect' 'p_cast283_mid2_v' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %p_cast283_mid2_v, i6 0" [src/seq_align_multiple.cpp:77]   --->   Operation 25 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln75 = trunc i7 %select_ln75_1" [src/seq_align_multiple.cpp:75]   --->   Operation 26 'trunc' 'trunc_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 27 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i7 %select_ln75" [src/seq_align_multiple.cpp:77]   --->   Operation 28 'zext' 'zext_ln77' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.87ns)   --->   "%add_ln77 = add i8 %tmp_2, i8 %zext_ln77" [src/seq_align_multiple.cpp:77]   --->   Operation 29 'add' 'add_ln77' <Predicate = (!icmp_ln75)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln77_8 = zext i8 %add_ln77" [src/seq_align_multiple.cpp:77]   --->   Operation 30 'zext' 'zext_ln77_8' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%dp_matrix_V_addr = getelementptr i9 %dp_matrix_V, i64 0, i64 %zext_ln77_8" [src/seq_align_multiple.cpp:77]   --->   Operation 31 'getelementptr' 'dp_matrix_V_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%dp_matrix_V_1_addr = getelementptr i9 %dp_matrix_V_1, i64 0, i64 %zext_ln77_8" [src/seq_align_multiple.cpp:77]   --->   Operation 32 'getelementptr' 'dp_matrix_V_1_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%dp_matrix_V_2_addr = getelementptr i9 %dp_matrix_V_2, i64 0, i64 %zext_ln77_8" [src/seq_align_multiple.cpp:77]   --->   Operation 33 'getelementptr' 'dp_matrix_V_2_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%dp_matrix_V_3_addr = getelementptr i9 %dp_matrix_V_3, i64 0, i64 %zext_ln77_8" [src/seq_align_multiple.cpp:77]   --->   Operation 34 'getelementptr' 'dp_matrix_V_3_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%dp_matrix_V_4_addr = getelementptr i9 %dp_matrix_V_4, i64 0, i64 %zext_ln77_8" [src/seq_align_multiple.cpp:77]   --->   Operation 35 'getelementptr' 'dp_matrix_V_4_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%dp_matrix_V_5_addr = getelementptr i9 %dp_matrix_V_5, i64 0, i64 %zext_ln77_8" [src/seq_align_multiple.cpp:77]   --->   Operation 36 'getelementptr' 'dp_matrix_V_5_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%dp_matrix_V_6_addr = getelementptr i9 %dp_matrix_V_6, i64 0, i64 %zext_ln77_8" [src/seq_align_multiple.cpp:77]   --->   Operation 37 'getelementptr' 'dp_matrix_V_6_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%dp_matrix_V_7_addr = getelementptr i9 %dp_matrix_V_7, i64 0, i64 %zext_ln77_8" [src/seq_align_multiple.cpp:77]   --->   Operation 38 'getelementptr' 'dp_matrix_V_7_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%dp_matrix_V_8_addr = getelementptr i9 %dp_matrix_V_8, i64 0, i64 %zext_ln77_8" [src/seq_align_multiple.cpp:77]   --->   Operation 39 'getelementptr' 'dp_matrix_V_8_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%dp_matrix_V_9_addr = getelementptr i9 %dp_matrix_V_9, i64 0, i64 %zext_ln77_8" [src/seq_align_multiple.cpp:77]   --->   Operation 40 'getelementptr' 'dp_matrix_V_9_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%dp_matrix_V_10_addr = getelementptr i9 %dp_matrix_V_10, i64 0, i64 %zext_ln77_8" [src/seq_align_multiple.cpp:77]   --->   Operation 41 'getelementptr' 'dp_matrix_V_10_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%dp_matrix_V_11_addr = getelementptr i9 %dp_matrix_V_11, i64 0, i64 %zext_ln77_8" [src/seq_align_multiple.cpp:77]   --->   Operation 42 'getelementptr' 'dp_matrix_V_11_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%dp_matrix_V_12_addr = getelementptr i9 %dp_matrix_V_12, i64 0, i64 %zext_ln77_8" [src/seq_align_multiple.cpp:77]   --->   Operation 43 'getelementptr' 'dp_matrix_V_12_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%dp_matrix_V_13_addr = getelementptr i9 %dp_matrix_V_13, i64 0, i64 %zext_ln77_8" [src/seq_align_multiple.cpp:77]   --->   Operation 44 'getelementptr' 'dp_matrix_V_13_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%dp_matrix_V_14_addr = getelementptr i9 %dp_matrix_V_14, i64 0, i64 %zext_ln77_8" [src/seq_align_multiple.cpp:77]   --->   Operation 45 'getelementptr' 'dp_matrix_V_14_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%dp_matrix_V_15_addr = getelementptr i9 %dp_matrix_V_15, i64 0, i64 %zext_ln77_8" [src/seq_align_multiple.cpp:77]   --->   Operation 46 'getelementptr' 'dp_matrix_V_15_addr' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [src/seq_align_multiple.cpp:76]   --->   Operation 47 'specloopname' 'specloopname_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.39ns)   --->   "%switch_ln77 = switch i4 %trunc_ln75, void %arrayidx1432.i.case.15, i4 0, void %arrayidx1432.i.case.0, i4 1, void %arrayidx1432.i.case.1, i4 2, void %arrayidx1432.i.case.2, i4 3, void %arrayidx1432.i.case.3, i4 4, void %arrayidx1432.i.case.4, i4 5, void %arrayidx1432.i.case.5, i4 6, void %arrayidx1432.i.case.6, i4 7, void %arrayidx1432.i.case.7, i4 8, void %arrayidx1432.i.case.8, i4 9, void %arrayidx1432.i.case.9, i4 10, void %arrayidx1432.i.case.10, i4 11, void %arrayidx1432.i.case.11, i4 12, void %arrayidx1432.i.case.12, i4 13, void %arrayidx1432.i.case.13, i4 14, void %arrayidx1432.i.case.14" [src/seq_align_multiple.cpp:77]   --->   Operation 48 'switch' 'switch_ln77' <Predicate = (!icmp_ln75)> <Delay = 0.39>
ST_1 : Operation 49 [1/1] (1.29ns)   --->   "%store_ln77 = store i9 0, i8 %dp_matrix_V_14_addr" [src/seq_align_multiple.cpp:77]   --->   Operation 49 'store' 'store_ln77' <Predicate = (!icmp_ln75 & trunc_ln75 == 14)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln77 = br void %arrayidx1432.i.exit" [src/seq_align_multiple.cpp:77]   --->   Operation 50 'br' 'br_ln77' <Predicate = (!icmp_ln75 & trunc_ln75 == 14)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.29ns)   --->   "%store_ln77 = store i9 0, i8 %dp_matrix_V_13_addr" [src/seq_align_multiple.cpp:77]   --->   Operation 51 'store' 'store_ln77' <Predicate = (!icmp_ln75 & trunc_ln75 == 13)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln77 = br void %arrayidx1432.i.exit" [src/seq_align_multiple.cpp:77]   --->   Operation 52 'br' 'br_ln77' <Predicate = (!icmp_ln75 & trunc_ln75 == 13)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.29ns)   --->   "%store_ln77 = store i9 0, i8 %dp_matrix_V_12_addr" [src/seq_align_multiple.cpp:77]   --->   Operation 53 'store' 'store_ln77' <Predicate = (!icmp_ln75 & trunc_ln75 == 12)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln77 = br void %arrayidx1432.i.exit" [src/seq_align_multiple.cpp:77]   --->   Operation 54 'br' 'br_ln77' <Predicate = (!icmp_ln75 & trunc_ln75 == 12)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.29ns)   --->   "%store_ln77 = store i9 0, i8 %dp_matrix_V_11_addr" [src/seq_align_multiple.cpp:77]   --->   Operation 55 'store' 'store_ln77' <Predicate = (!icmp_ln75 & trunc_ln75 == 11)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln77 = br void %arrayidx1432.i.exit" [src/seq_align_multiple.cpp:77]   --->   Operation 56 'br' 'br_ln77' <Predicate = (!icmp_ln75 & trunc_ln75 == 11)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (1.29ns)   --->   "%store_ln77 = store i9 0, i8 %dp_matrix_V_10_addr" [src/seq_align_multiple.cpp:77]   --->   Operation 57 'store' 'store_ln77' <Predicate = (!icmp_ln75 & trunc_ln75 == 10)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln77 = br void %arrayidx1432.i.exit" [src/seq_align_multiple.cpp:77]   --->   Operation 58 'br' 'br_ln77' <Predicate = (!icmp_ln75 & trunc_ln75 == 10)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (1.29ns)   --->   "%store_ln77 = store i9 0, i8 %dp_matrix_V_9_addr" [src/seq_align_multiple.cpp:77]   --->   Operation 59 'store' 'store_ln77' <Predicate = (!icmp_ln75 & trunc_ln75 == 9)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln77 = br void %arrayidx1432.i.exit" [src/seq_align_multiple.cpp:77]   --->   Operation 60 'br' 'br_ln77' <Predicate = (!icmp_ln75 & trunc_ln75 == 9)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (1.29ns)   --->   "%store_ln77 = store i9 0, i8 %dp_matrix_V_8_addr" [src/seq_align_multiple.cpp:77]   --->   Operation 61 'store' 'store_ln77' <Predicate = (!icmp_ln75 & trunc_ln75 == 8)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln77 = br void %arrayidx1432.i.exit" [src/seq_align_multiple.cpp:77]   --->   Operation 62 'br' 'br_ln77' <Predicate = (!icmp_ln75 & trunc_ln75 == 8)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (1.29ns)   --->   "%store_ln77 = store i9 0, i8 %dp_matrix_V_7_addr" [src/seq_align_multiple.cpp:77]   --->   Operation 63 'store' 'store_ln77' <Predicate = (!icmp_ln75 & trunc_ln75 == 7)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln77 = br void %arrayidx1432.i.exit" [src/seq_align_multiple.cpp:77]   --->   Operation 64 'br' 'br_ln77' <Predicate = (!icmp_ln75 & trunc_ln75 == 7)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (1.29ns)   --->   "%store_ln77 = store i9 0, i8 %dp_matrix_V_6_addr" [src/seq_align_multiple.cpp:77]   --->   Operation 65 'store' 'store_ln77' <Predicate = (!icmp_ln75 & trunc_ln75 == 6)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln77 = br void %arrayidx1432.i.exit" [src/seq_align_multiple.cpp:77]   --->   Operation 66 'br' 'br_ln77' <Predicate = (!icmp_ln75 & trunc_ln75 == 6)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (1.29ns)   --->   "%store_ln77 = store i9 0, i8 %dp_matrix_V_5_addr" [src/seq_align_multiple.cpp:77]   --->   Operation 67 'store' 'store_ln77' <Predicate = (!icmp_ln75 & trunc_ln75 == 5)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln77 = br void %arrayidx1432.i.exit" [src/seq_align_multiple.cpp:77]   --->   Operation 68 'br' 'br_ln77' <Predicate = (!icmp_ln75 & trunc_ln75 == 5)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (1.29ns)   --->   "%store_ln77 = store i9 0, i8 %dp_matrix_V_4_addr" [src/seq_align_multiple.cpp:77]   --->   Operation 69 'store' 'store_ln77' <Predicate = (!icmp_ln75 & trunc_ln75 == 4)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln77 = br void %arrayidx1432.i.exit" [src/seq_align_multiple.cpp:77]   --->   Operation 70 'br' 'br_ln77' <Predicate = (!icmp_ln75 & trunc_ln75 == 4)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (1.29ns)   --->   "%store_ln77 = store i9 0, i8 %dp_matrix_V_3_addr" [src/seq_align_multiple.cpp:77]   --->   Operation 71 'store' 'store_ln77' <Predicate = (!icmp_ln75 & trunc_ln75 == 3)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln77 = br void %arrayidx1432.i.exit" [src/seq_align_multiple.cpp:77]   --->   Operation 72 'br' 'br_ln77' <Predicate = (!icmp_ln75 & trunc_ln75 == 3)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (1.29ns)   --->   "%store_ln77 = store i9 0, i8 %dp_matrix_V_2_addr" [src/seq_align_multiple.cpp:77]   --->   Operation 73 'store' 'store_ln77' <Predicate = (!icmp_ln75 & trunc_ln75 == 2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln77 = br void %arrayidx1432.i.exit" [src/seq_align_multiple.cpp:77]   --->   Operation 74 'br' 'br_ln77' <Predicate = (!icmp_ln75 & trunc_ln75 == 2)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (1.29ns)   --->   "%store_ln77 = store i9 0, i8 %dp_matrix_V_1_addr" [src/seq_align_multiple.cpp:77]   --->   Operation 75 'store' 'store_ln77' <Predicate = (!icmp_ln75 & trunc_ln75 == 1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln77 = br void %arrayidx1432.i.exit" [src/seq_align_multiple.cpp:77]   --->   Operation 76 'br' 'br_ln77' <Predicate = (!icmp_ln75 & trunc_ln75 == 1)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (1.29ns)   --->   "%store_ln77 = store i9 0, i8 %dp_matrix_V_addr" [src/seq_align_multiple.cpp:77]   --->   Operation 77 'store' 'store_ln77' <Predicate = (!icmp_ln75 & trunc_ln75 == 0)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln77 = br void %arrayidx1432.i.exit" [src/seq_align_multiple.cpp:77]   --->   Operation 78 'br' 'br_ln77' <Predicate = (!icmp_ln75 & trunc_ln75 == 0)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (1.29ns)   --->   "%store_ln77 = store i9 0, i8 %dp_matrix_V_15_addr" [src/seq_align_multiple.cpp:77]   --->   Operation 79 'store' 'store_ln77' <Predicate = (!icmp_ln75 & trunc_ln75 == 15)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 256> <RAM>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln77 = br void %arrayidx1432.i.exit" [src/seq_align_multiple.cpp:77]   --->   Operation 80 'br' 'br_ln77' <Predicate = (!icmp_ln75 & trunc_ln75 == 15)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.85ns)   --->   "%add_ln76 = add i7 %select_ln75, i7 1" [src/seq_align_multiple.cpp:76]   --->   Operation 81 'add' 'add_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.46ns)   --->   "%store_ln76 = store i13 %add_ln75_6, i13 %indvar_flatten" [src/seq_align_multiple.cpp:76]   --->   Operation 82 'store' 'store_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.46>
ST_1 : Operation 83 [1/1] (0.46ns)   --->   "%store_ln76 = store i7 %select_ln75_1, i7 %pp" [src/seq_align_multiple.cpp:76]   --->   Operation 83 'store' 'store_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.46>
ST_1 : Operation 84 [1/1] (0.46ns)   --->   "%store_ln76 = store i7 %add_ln76, i7 %rr" [src/seq_align_multiple.cpp:76]   --->   Operation 84 'store' 'store_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.46>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln76 = br void %for.body12.i" [src/seq_align_multiple.cpp:76]   --->   Operation 85 'br' 'br_ln76' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 86 'ret' 'ret_ln0' <Predicate = (icmp_ln75)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dp_matrix_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dp_matrix_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dp_matrix_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dp_matrix_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dp_matrix_V_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dp_matrix_V_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dp_matrix_V_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dp_matrix_V_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dp_matrix_V_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dp_matrix_V_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dp_matrix_V_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dp_matrix_V_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dp_matrix_V_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dp_matrix_V_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dp_matrix_V_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dp_matrix_V_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rr                  (alloca           ) [ 01]
pp                  (alloca           ) [ 01]
indvar_flatten      (alloca           ) [ 01]
store_ln0           (store            ) [ 00]
store_ln0           (store            ) [ 00]
store_ln0           (store            ) [ 00]
br_ln0              (br               ) [ 00]
indvar_flatten_load (load             ) [ 00]
specpipeline_ln0    (specpipeline     ) [ 00]
icmp_ln75           (icmp             ) [ 01]
add_ln75_6          (add              ) [ 00]
br_ln75             (br               ) [ 00]
rr_load             (load             ) [ 00]
pp_load             (load             ) [ 00]
add_ln75            (add              ) [ 00]
specloopname_ln0    (specloopname     ) [ 00]
empty               (speclooptripcount) [ 00]
icmp_ln76           (icmp             ) [ 00]
select_ln75         (select           ) [ 00]
select_ln75_1       (select           ) [ 00]
p_cast283_mid2_v    (partselect       ) [ 00]
tmp_2               (bitconcatenate   ) [ 00]
trunc_ln75          (trunc            ) [ 01]
specpipeline_ln0    (specpipeline     ) [ 00]
zext_ln77           (zext             ) [ 00]
add_ln77            (add              ) [ 00]
zext_ln77_8         (zext             ) [ 00]
dp_matrix_V_addr    (getelementptr    ) [ 00]
dp_matrix_V_1_addr  (getelementptr    ) [ 00]
dp_matrix_V_2_addr  (getelementptr    ) [ 00]
dp_matrix_V_3_addr  (getelementptr    ) [ 00]
dp_matrix_V_4_addr  (getelementptr    ) [ 00]
dp_matrix_V_5_addr  (getelementptr    ) [ 00]
dp_matrix_V_6_addr  (getelementptr    ) [ 00]
dp_matrix_V_7_addr  (getelementptr    ) [ 00]
dp_matrix_V_8_addr  (getelementptr    ) [ 00]
dp_matrix_V_9_addr  (getelementptr    ) [ 00]
dp_matrix_V_10_addr (getelementptr    ) [ 00]
dp_matrix_V_11_addr (getelementptr    ) [ 00]
dp_matrix_V_12_addr (getelementptr    ) [ 00]
dp_matrix_V_13_addr (getelementptr    ) [ 00]
dp_matrix_V_14_addr (getelementptr    ) [ 00]
dp_matrix_V_15_addr (getelementptr    ) [ 00]
specloopname_ln76   (specloopname     ) [ 00]
switch_ln77         (switch           ) [ 00]
store_ln77          (store            ) [ 00]
br_ln77             (br               ) [ 00]
store_ln77          (store            ) [ 00]
br_ln77             (br               ) [ 00]
store_ln77          (store            ) [ 00]
br_ln77             (br               ) [ 00]
store_ln77          (store            ) [ 00]
br_ln77             (br               ) [ 00]
store_ln77          (store            ) [ 00]
br_ln77             (br               ) [ 00]
store_ln77          (store            ) [ 00]
br_ln77             (br               ) [ 00]
store_ln77          (store            ) [ 00]
br_ln77             (br               ) [ 00]
store_ln77          (store            ) [ 00]
br_ln77             (br               ) [ 00]
store_ln77          (store            ) [ 00]
br_ln77             (br               ) [ 00]
store_ln77          (store            ) [ 00]
br_ln77             (br               ) [ 00]
store_ln77          (store            ) [ 00]
br_ln77             (br               ) [ 00]
store_ln77          (store            ) [ 00]
br_ln77             (br               ) [ 00]
store_ln77          (store            ) [ 00]
br_ln77             (br               ) [ 00]
store_ln77          (store            ) [ 00]
br_ln77             (br               ) [ 00]
store_ln77          (store            ) [ 00]
br_ln77             (br               ) [ 00]
store_ln77          (store            ) [ 00]
br_ln77             (br               ) [ 00]
add_ln76            (add              ) [ 00]
store_ln76          (store            ) [ 00]
store_ln76          (store            ) [ 00]
store_ln76          (store            ) [ 00]
br_ln76             (br               ) [ 00]
ret_ln0             (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dp_matrix_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dp_matrix_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dp_matrix_V_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dp_matrix_V_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dp_matrix_V_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dp_matrix_V_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dp_matrix_V_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dp_matrix_V_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dp_matrix_V_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dp_matrix_V_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dp_matrix_V_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dp_matrix_V_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dp_matrix_V_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dp_matrix_V_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dp_matrix_V_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dp_matrix_V_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dp_matrix_V_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dp_matrix_V_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dp_matrix_V_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dp_matrix_V_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dp_matrix_V_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dp_matrix_V_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="dp_matrix_V_11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dp_matrix_V_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="dp_matrix_V_12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dp_matrix_V_12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="dp_matrix_V_13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dp_matrix_V_13"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="dp_matrix_V_14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dp_matrix_V_14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="dp_matrix_V_15">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dp_matrix_V_15"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_75_1_VITIS_LOOP_76_2_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i2.i6"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="rr_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rr/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="pp_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pp/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="indvar_flatten_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="dp_matrix_V_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="9" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="8" slack="0"/>
<pin id="124" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dp_matrix_V_addr/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="dp_matrix_V_1_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="9" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="8" slack="0"/>
<pin id="131" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dp_matrix_V_1_addr/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="dp_matrix_V_2_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="9" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="8" slack="0"/>
<pin id="138" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dp_matrix_V_2_addr/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="dp_matrix_V_3_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="9" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="8" slack="0"/>
<pin id="145" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dp_matrix_V_3_addr/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="dp_matrix_V_4_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="9" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="8" slack="0"/>
<pin id="152" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dp_matrix_V_4_addr/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="dp_matrix_V_5_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="9" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="8" slack="0"/>
<pin id="159" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dp_matrix_V_5_addr/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="dp_matrix_V_6_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="9" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="8" slack="0"/>
<pin id="166" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dp_matrix_V_6_addr/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="dp_matrix_V_7_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="9" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="8" slack="0"/>
<pin id="173" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dp_matrix_V_7_addr/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="dp_matrix_V_8_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="9" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="8" slack="0"/>
<pin id="180" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dp_matrix_V_8_addr/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="dp_matrix_V_9_addr_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="9" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="8" slack="0"/>
<pin id="187" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dp_matrix_V_9_addr/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="dp_matrix_V_10_addr_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="9" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="8" slack="0"/>
<pin id="194" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dp_matrix_V_10_addr/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="dp_matrix_V_11_addr_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="9" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="8" slack="0"/>
<pin id="201" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dp_matrix_V_11_addr/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="dp_matrix_V_12_addr_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="9" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="8" slack="0"/>
<pin id="208" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dp_matrix_V_12_addr/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="dp_matrix_V_13_addr_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="9" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="8" slack="0"/>
<pin id="215" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dp_matrix_V_13_addr/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="dp_matrix_V_14_addr_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="9" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="8" slack="0"/>
<pin id="222" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dp_matrix_V_14_addr/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="dp_matrix_V_15_addr_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="9" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="8" slack="0"/>
<pin id="229" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dp_matrix_V_15_addr/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="store_ln77_access_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="0" index="1" bw="9" slack="0"/>
<pin id="235" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="3" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="store_ln77_access_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="0"/>
<pin id="241" dir="0" index="1" bw="9" slack="0"/>
<pin id="242" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="243" dir="1" index="3" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="store_ln77_access_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="8" slack="0"/>
<pin id="248" dir="0" index="1" bw="9" slack="0"/>
<pin id="249" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="3" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="store_ln77_access_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="8" slack="0"/>
<pin id="255" dir="0" index="1" bw="9" slack="0"/>
<pin id="256" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="3" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="store_ln77_access_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="0"/>
<pin id="262" dir="0" index="1" bw="9" slack="0"/>
<pin id="263" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="3" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="store_ln77_access_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="8" slack="0"/>
<pin id="269" dir="0" index="1" bw="9" slack="0"/>
<pin id="270" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="3" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="store_ln77_access_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="0"/>
<pin id="276" dir="0" index="1" bw="9" slack="0"/>
<pin id="277" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="3" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="store_ln77_access_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="0"/>
<pin id="283" dir="0" index="1" bw="9" slack="0"/>
<pin id="284" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="285" dir="1" index="3" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="store_ln77_access_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="0"/>
<pin id="290" dir="0" index="1" bw="9" slack="0"/>
<pin id="291" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="3" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="store_ln77_access_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="0"/>
<pin id="297" dir="0" index="1" bw="9" slack="0"/>
<pin id="298" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="299" dir="1" index="3" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="store_ln77_access_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="0"/>
<pin id="304" dir="0" index="1" bw="9" slack="0"/>
<pin id="305" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="3" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="store_ln77_access_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="0"/>
<pin id="311" dir="0" index="1" bw="9" slack="0"/>
<pin id="312" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="313" dir="1" index="3" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="store_ln77_access_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="8" slack="0"/>
<pin id="318" dir="0" index="1" bw="9" slack="0"/>
<pin id="319" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="3" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="store_ln77_access_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="0"/>
<pin id="325" dir="0" index="1" bw="9" slack="0"/>
<pin id="326" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="3" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="store_ln77_access_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="8" slack="0"/>
<pin id="332" dir="0" index="1" bw="9" slack="0"/>
<pin id="333" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="334" dir="1" index="3" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/1 "/>
</bind>
</comp>

<comp id="337" class="1004" name="store_ln77_access_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8" slack="0"/>
<pin id="339" dir="0" index="1" bw="9" slack="0"/>
<pin id="340" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="341" dir="1" index="3" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="store_ln0_store_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="13" slack="0"/>
<pin id="347" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="store_ln0_store_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="7" slack="0"/>
<pin id="352" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="store_ln0_store_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="7" slack="0"/>
<pin id="357" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="indvar_flatten_load_load_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="13" slack="0"/>
<pin id="361" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="icmp_ln75_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="13" slack="0"/>
<pin id="364" dir="0" index="1" bw="13" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln75/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="add_ln75_6_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="13" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75_6/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="rr_load_load_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="7" slack="0"/>
<pin id="376" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rr_load/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="pp_load_load_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="7" slack="0"/>
<pin id="379" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pp_load/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="add_ln75_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="7" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="icmp_ln76_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="7" slack="0"/>
<pin id="388" dir="0" index="1" bw="7" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="select_ln75_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="7" slack="0"/>
<pin id="395" dir="0" index="2" bw="7" slack="0"/>
<pin id="396" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln75/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="select_ln75_1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="7" slack="0"/>
<pin id="403" dir="0" index="2" bw="7" slack="0"/>
<pin id="404" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln75_1/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="p_cast283_mid2_v_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="2" slack="0"/>
<pin id="410" dir="0" index="1" bw="7" slack="0"/>
<pin id="411" dir="0" index="2" bw="4" slack="0"/>
<pin id="412" dir="0" index="3" bw="4" slack="0"/>
<pin id="413" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast283_mid2_v/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_2_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="8" slack="0"/>
<pin id="420" dir="0" index="1" bw="2" slack="0"/>
<pin id="421" dir="0" index="2" bw="1" slack="0"/>
<pin id="422" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="trunc_ln75_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="7" slack="0"/>
<pin id="428" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln75/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="zext_ln77_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="7" slack="0"/>
<pin id="432" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="add_ln77_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="8" slack="0"/>
<pin id="436" dir="0" index="1" bw="7" slack="0"/>
<pin id="437" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="zext_ln77_8_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="8" slack="0"/>
<pin id="442" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln77_8/1 "/>
</bind>
</comp>

<comp id="460" class="1004" name="add_ln76_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="7" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="store_ln76_store_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="13" slack="0"/>
<pin id="468" dir="0" index="1" bw="13" slack="0"/>
<pin id="469" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/1 "/>
</bind>
</comp>

<comp id="471" class="1004" name="store_ln76_store_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="7" slack="0"/>
<pin id="473" dir="0" index="1" bw="7" slack="0"/>
<pin id="474" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="store_ln76_store_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="7" slack="0"/>
<pin id="478" dir="0" index="1" bw="7" slack="0"/>
<pin id="479" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/1 "/>
</bind>
</comp>

<comp id="481" class="1005" name="rr_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="7" slack="0"/>
<pin id="483" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="rr "/>
</bind>
</comp>

<comp id="488" class="1005" name="pp_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="7" slack="0"/>
<pin id="490" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="pp "/>
</bind>
</comp>

<comp id="495" class="1005" name="indvar_flatten_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="13" slack="0"/>
<pin id="497" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="111"><net_src comp="32" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="32" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="32" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="72" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="2" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="72" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="4" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="72" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="6" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="72" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="8" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="72" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="10" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="72" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="12" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="72" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="14" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="72" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="16" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="72" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="18" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="72" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="195"><net_src comp="20" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="72" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="22" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="72" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="209"><net_src comp="24" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="72" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="26" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="72" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="223"><net_src comp="28" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="72" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="230"><net_src comp="30" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="72" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="237"><net_src comp="106" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="238"><net_src comp="218" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="244"><net_src comp="106" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="245"><net_src comp="211" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="251"><net_src comp="106" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="252"><net_src comp="204" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="258"><net_src comp="106" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="259"><net_src comp="197" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="265"><net_src comp="106" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="266"><net_src comp="190" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="272"><net_src comp="106" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="273"><net_src comp="183" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="279"><net_src comp="106" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="280"><net_src comp="176" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="286"><net_src comp="106" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="287"><net_src comp="169" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="293"><net_src comp="106" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="294"><net_src comp="162" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="300"><net_src comp="106" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="301"><net_src comp="155" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="307"><net_src comp="106" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="308"><net_src comp="148" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="314"><net_src comp="106" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="315"><net_src comp="141" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="321"><net_src comp="106" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="322"><net_src comp="134" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="328"><net_src comp="106" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="329"><net_src comp="127" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="335"><net_src comp="106" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="336"><net_src comp="120" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="342"><net_src comp="106" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="343"><net_src comp="225" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="348"><net_src comp="34" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="353"><net_src comp="36" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="358"><net_src comp="36" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="366"><net_src comp="359" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="46" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="359" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="48" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="384"><net_src comp="377" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="50" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="374" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="60" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="397"><net_src comp="386" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="36" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="399"><net_src comp="374" pin="1"/><net_sink comp="392" pin=2"/></net>

<net id="405"><net_src comp="386" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="380" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="377" pin="1"/><net_sink comp="400" pin=2"/></net>

<net id="414"><net_src comp="62" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="400" pin="3"/><net_sink comp="408" pin=1"/></net>

<net id="416"><net_src comp="64" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="417"><net_src comp="66" pin="0"/><net_sink comp="408" pin=3"/></net>

<net id="423"><net_src comp="68" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="408" pin="4"/><net_sink comp="418" pin=1"/></net>

<net id="425"><net_src comp="70" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="429"><net_src comp="400" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="392" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="438"><net_src comp="418" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="430" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="443"><net_src comp="434" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="445"><net_src comp="440" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="446"><net_src comp="440" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="447"><net_src comp="440" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="448"><net_src comp="440" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="449"><net_src comp="440" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="450"><net_src comp="440" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="451"><net_src comp="440" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="452"><net_src comp="440" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="453"><net_src comp="440" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="454"><net_src comp="440" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="455"><net_src comp="440" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="456"><net_src comp="440" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="457"><net_src comp="440" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="458"><net_src comp="440" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="459"><net_src comp="440" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="464"><net_src comp="392" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="50" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="368" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="475"><net_src comp="400" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="480"><net_src comp="460" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="484"><net_src comp="108" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="486"><net_src comp="481" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="487"><net_src comp="481" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="491"><net_src comp="112" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="493"><net_src comp="488" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="494"><net_src comp="488" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="498"><net_src comp="116" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="500"><net_src comp="495" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="501"><net_src comp="495" pin="1"/><net_sink comp="466" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dp_matrix_V | {1 }
	Port: dp_matrix_V_1 | {1 }
	Port: dp_matrix_V_2 | {1 }
	Port: dp_matrix_V_3 | {1 }
	Port: dp_matrix_V_4 | {1 }
	Port: dp_matrix_V_5 | {1 }
	Port: dp_matrix_V_6 | {1 }
	Port: dp_matrix_V_7 | {1 }
	Port: dp_matrix_V_8 | {1 }
	Port: dp_matrix_V_9 | {1 }
	Port: dp_matrix_V_10 | {1 }
	Port: dp_matrix_V_11 | {1 }
	Port: dp_matrix_V_12 | {1 }
	Port: dp_matrix_V_13 | {1 }
	Port: dp_matrix_V_14 | {1 }
	Port: dp_matrix_V_15 | {1 }
 - Input state : 
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln75 : 2
		add_ln75_6 : 2
		br_ln75 : 3
		rr_load : 1
		pp_load : 1
		add_ln75 : 2
		icmp_ln76 : 2
		select_ln75 : 3
		select_ln75_1 : 3
		p_cast283_mid2_v : 4
		tmp_2 : 5
		trunc_ln75 : 4
		zext_ln77 : 4
		add_ln77 : 6
		zext_ln77_8 : 7
		dp_matrix_V_addr : 8
		dp_matrix_V_1_addr : 8
		dp_matrix_V_2_addr : 8
		dp_matrix_V_3_addr : 8
		dp_matrix_V_4_addr : 8
		dp_matrix_V_5_addr : 8
		dp_matrix_V_6_addr : 8
		dp_matrix_V_7_addr : 8
		dp_matrix_V_8_addr : 8
		dp_matrix_V_9_addr : 8
		dp_matrix_V_10_addr : 8
		dp_matrix_V_11_addr : 8
		dp_matrix_V_12_addr : 8
		dp_matrix_V_13_addr : 8
		dp_matrix_V_14_addr : 8
		dp_matrix_V_15_addr : 8
		switch_ln77 : 5
		store_ln77 : 9
		store_ln77 : 9
		store_ln77 : 9
		store_ln77 : 9
		store_ln77 : 9
		store_ln77 : 9
		store_ln77 : 9
		store_ln77 : 9
		store_ln77 : 9
		store_ln77 : 9
		store_ln77 : 9
		store_ln77 : 9
		store_ln77 : 9
		store_ln77 : 9
		store_ln77 : 9
		store_ln77 : 9
		add_ln76 : 4
		store_ln76 : 3
		store_ln76 : 4
		store_ln76 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |    add_ln75_6_fu_368    |    0    |    20   |
|    add   |     add_ln75_fu_380     |    0    |    14   |
|          |     add_ln77_fu_434     |    0    |    15   |
|          |     add_ln76_fu_460     |    0    |    14   |
|----------|-------------------------|---------|---------|
|   icmp   |     icmp_ln75_fu_362    |    0    |    12   |
|          |     icmp_ln76_fu_386    |    0    |    10   |
|----------|-------------------------|---------|---------|
|  select  |    select_ln75_fu_392   |    0    |    7    |
|          |   select_ln75_1_fu_400  |    0    |    7    |
|----------|-------------------------|---------|---------|
|partselect| p_cast283_mid2_v_fu_408 |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|       tmp_2_fu_418      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |    trunc_ln75_fu_426    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |     zext_ln77_fu_430    |    0    |    0    |
|          |    zext_ln77_8_fu_440   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    99   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|indvar_flatten_reg_495|   13   |
|      pp_reg_488      |    7   |
|      rr_reg_481      |    7   |
+----------------------+--------+
|         Total        |   27   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   99   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   27   |    -   |
+-----------+--------+--------+
|   Total   |   27   |   99   |
+-----------+--------+--------+
