{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679512014673 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679512014674 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 22 16:06:54 2023 " "Processing started: Wed Mar 22 16:06:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679512014674 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679512014674 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off WHEN-ELSE-SR -c WHEN-ELSE-SR " "Command: quartus_map --read_settings_files=on --write_settings_files=off WHEN-ELSE-SR -c WHEN-ELSE-SR" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679512014674 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1679512015197 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1679512015197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Exercicio_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Exercicio_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Exercicio_1-logica " "Found design unit 1: Exercicio_1-logica" {  } { { "Exercicio_1.vhd" "" { Text "/home/marcos/Documentos/Logica-Reconfiguravel/Aula-05/WHEN-ELSE-SR/Exercicio_1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679512051180 ""} { "Info" "ISGN_ENTITY_NAME" "1 Exercicio_1 " "Found entity 1: Exercicio_1" {  } { { "Exercicio_1.vhd" "" { Text "/home/marcos/Documentos/Logica-Reconfiguravel/Aula-05/WHEN-ELSE-SR/Exercicio_1.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679512051180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679512051180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Exercicio_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Exercicio_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Exercicio_2-logica " "Found design unit 1: Exercicio_2-logica" {  } { { "Exercicio_2.vhd" "" { Text "/home/marcos/Documentos/Logica-Reconfiguravel/Aula-05/WHEN-ELSE-SR/Exercicio_2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679512051182 ""} { "Info" "ISGN_ENTITY_NAME" "1 Exercicio_2 " "Found entity 1: Exercicio_2" {  } { { "Exercicio_2.vhd" "" { Text "/home/marcos/Documentos/Logica-Reconfiguravel/Aula-05/WHEN-ELSE-SR/Exercicio_2.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679512051182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679512051182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Exercicio_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Exercicio_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Exercicio_3-logica " "Found design unit 1: Exercicio_3-logica" {  } { { "Exercicio_3.vhd" "" { Text "/home/marcos/Documentos/Logica-Reconfiguravel/Aula-05/WHEN-ELSE-SR/Exercicio_3.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679512051183 ""} { "Info" "ISGN_ENTITY_NAME" "1 Exercicio_3 " "Found entity 1: Exercicio_3" {  } { { "Exercicio_3.vhd" "" { Text "/home/marcos/Documentos/Logica-Reconfiguravel/Aula-05/WHEN-ELSE-SR/Exercicio_3.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679512051183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679512051183 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" Exercicio_4.vhd(13) " "VHDL syntax error at Exercicio_4.vhd(13) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "Exercicio_4.vhd" "" { Text "/home/marcos/Documentos/Logica-Reconfiguravel/Aula-05/WHEN-ELSE-SR/Exercicio_4.vhd" 13 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679512051185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Exercicio_4.vhd 0 0 " "Found 0 design units, including 0 entities, in source file Exercicio_4.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679512051185 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "925 " "Peak virtual memory: 925 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679512051406 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 22 16:07:31 2023 " "Processing ended: Wed Mar 22 16:07:31 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679512051406 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679512051406 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679512051406 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679512051406 ""}
