var pairs =
{
"translate_off":{"translate_on":1,"pragma":1}
,"translate_on":{"directive":1}
,"attribute":{"allows":1}
,"allows":{"synthesize":1}
,"synthesize":{"designs":1}
,"designs":{"originally":1}
,"originally":{"written":1}
,"written":{"synthesis":1}
,"synthesis":{"tools":1,"translate_off":1,"translate_on":1}
,"tools":{"without":1}
,"without":{"needing":1}
,"needing":{"modify":1}
,"modify":{"source":1}
,"source":{"code":1}
,"code":{"source":1,"two":1}
,"two":{"attributes":1}
,"attributes":{"ignored":1}
,"ignored":{"during":1}
,"during":{"synthesis":1}
,"verilog":{"syntax":1,"example":1}
,"pragma":{"translate_off":1,"translate_on":1}
,"module":{"real_time":1}
,"real_time":{"ina":1}
,"ina":{"inb":1}
,"input":{"ina":1}
,"realtime":{"cur_time":1}
,"assign":{"ina":1}
,"vhdl":{"syntax":1,"example":1}
,"library":{"ieee":1}
,"entity":{"adder":1}
,"port":{"cin:in":1}
,"cin:in":{"std_logic":1}
,"sum":{"cout:out":1,"xor":1}
,"cout:out":{"std_logic":1}
,"end":{"adder":1,"behave":1}
,"architecture":{"behave":1}
,"behave":{"adder":1}
,"signal":{"a1:std_logic":1}
,"--synthesis":{"translate_off":1,"translate_on":1}
,"constant":{"a1:std_logic":1}
,"xor":{"xor":1,"cin":1}
,"cout":{"cin":1}
,"cin":{"cin":1,"end":1}
}
;Search.control.loadWordPairs(pairs);
