// Seed: 1287523612
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire [-1  -  1 : -1] id_3;
  logic id_4 = 1;
  wire id_5;
endmodule
module module_1 #(
    parameter id_1 = 32'd0,
    parameter id_3 = 32'd35
) (
    _id_1,
    id_2[1 : id_1]
);
  inout logic [7:0] id_2;
  input wire _id_1;
  logic _id_3;
  ;
  wire [id_3 : 1] id_4, id_5, id_6;
  uwire [id_1 : -1] id_7, id_8;
  module_0 modCall_1 (
      id_5,
      id_8
  );
  wire  id_9;
  logic id_10 [-1  ?  -1 'b0 : "" : id_3  & "" <->  -1];
  wire  id_11;
  always id_10 = -1;
  logic id_12;
  assign id_10 = id_12;
  assign id_7  = 1 & -1;
  integer id_13 = 1;
  logic   id_14;
  assign id_14 = id_14;
  always_comb $clog2(93);
  ;
  wire id_15;
endmodule
