#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Nov 18 14:49:01 2020
# Process ID: 28293
# Current directory: /home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/regression_test_scripts/regression/module_regression/pifo_calendar
# Command line: vivado -mode batch -source ./tcl/pifo_calendar_sim.tcl -tclargs /home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/regression_test_scripts/regression/module_regression/pifo_calendar/test_data/test03/data_in.txt /home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/regression_test_scripts/regression/module_regression/pifo_calendar/test_data/test03/data_exp.txt /home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/regression_test_scripts/regression/module_regression/pifo_calendar/log_test03_18112020_144900.txt 1
# Log file: /home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/regression_test_scripts/regression/module_regression/pifo_calendar/vivado.log
# Journal file: /home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/regression_test_scripts/regression/module_regression/pifo_calendar/vivado.jou
#-----------------------------------------------------------
source ./tcl/pifo_calendar_sim.tcl
# set design "PIFO_Calendar_Sim"
# set top pifo_calendar_demo
# set sim_top top_sim_tb
# set device  xc7vx690t-3-ffg1761
# set proj_dir ./project
# set xilinx_repo_dir $::env(XILINX_VIVADO)/data/ip/xilinx/
# set repo_dir $::env(PROJECT_IP_PATH)
# puts "repo_dir ${repo_dir}"
repo_dir /home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/regression_test_scripts/regression/template
# set bit_settings $::env(CONSTRAINTS)/generic_bit.xdc 
# set project_constraints $::env(NF_DESIGN_DIR)/hw/constraints/nf_sume_general.xdc
# set nf_10g_constraints $::env(NF_DESIGN_DIR)/hw/constraints/nf_sume_10g.xdc
# set file_path_data_in [lindex $argv 0]
# set file_path_data_exp [lindex $argv 1]
# set file_path_data_log [lindex $argv 2]
# set STOP_FAIL [lindex $argv 3]
# create_project -name ${design} -force -dir "${proj_dir}" -part ${device}
# set_property source_mgmt_mode DisplayOnly [current_project]  
# set_property top ${top} [current_fileset]
# puts "Creating User Datapath reference project"
Creating User Datapath reference project
# create_fileset -constrset -quiet constraints
# set_property ip_repo_paths ${repo_dir} [current_fileset]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/regression_test_scripts/regression/template'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.2/data/ip'.
# read_verilog "./top_sim_tb.v"
# read_verilog "$::env(P4_PROJECT_PIFO_MODULES_DIR)/modules/pifo_calendar_demo_v1.v"
# read_verilog "$::env(P4_PROJECT_PIFO_MODULES_DIR)/modules/pifo_calendar_atom_v0_4.v"
# create_ip -name sim_stim_general -vendor NetFPGA -library NetFPGA -version 1.00 -module_name sim_stim_general_ip
# set_property -dict [list CONFIG.DATA_COUNT {4}    \
# CONFIG.HAND_SHAKE {0} \
# CONFIG.DATA_0_WIDTH {32} \
# CONFIG.DATA_1_WIDTH {1} \
# CONFIG.DATA_2_WIDTH {1} \
# CONFIG.DATA_3_WIDTH {32} \
# CONFIG.FILE_PATH ${file_path_data_in}] [get_ips sim_stim_general_ip]
# generate_target all [get_ips sim_stim_general_ip]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'sim_stim_general_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sim_stim_general_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sim_stim_general_ip'...
# create_ip -name sim_checker_general -vendor NetFPGA -library NetFPGA -version 1.00 -module_name sim_checker_general_ip
# set_property -dict [list CONFIG.DATA_COUNT {4} \
# CONFIG.DATA_0_WIDTH {32} \
# CONFIG.DATA_1_WIDTH {12} \
# CONFIG.DATA_2_WIDTH {1} \
# CONFIG.DATA_3_WIDTH {32} \
# CONFIG.STOP_FAIL ${STOP_FAIL} \
# CONFIG.FILE_PATH ${file_path_data_exp} \
# CONFIG.LOG_FILE_PATH ${file_path_data_log}] [get_ips sim_checker_general_ip]
# generate_target all [get_ips sim_checker_general_ip]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'sim_checker_general_ip'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'sim_checker_general_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'sim_checker_general_ip'...
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# set_property top ${sim_top} [get_filesets sim_1]
# set_property include_dirs ${proj_dir} [get_filesets sim_1]
# set_property simulator_language Mixed [current_project]
# set_property verilog_define { {SIMULATION=1} } [get_filesets sim_1]
# set_property -name xsim.more_options -value {-testplusarg TESTNAME=basic_test} -objects [get_filesets sim_1]
# set_property runtime {} [get_filesets sim_1]
# set_property target_simulator xsim [current_project]
# set_property compxlib.xsim_compiled_library_dir {} [current_project]
# set_property top_lib xil_defaultlib [get_filesets sim_1]
# update_compile_order -fileset sim_1
# set_property xsim.view {} [get_filesets sim_1]
# launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/regression_test_scripts/regression/module_regression/pifo_calendar/project/PIFO_Calendar_Sim.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'/home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/regression_test_scripts/regression/module_regression/pifo_calendar/project/PIFO_Calendar_Sim.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/regression_test_scripts/regression/module_regression/pifo_calendar/project/PIFO_Calendar_Sim.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj top_sim_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/modules/pifo_calendar_atom_v0_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pifo_calendar_atom_v0_4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/modules/pifo_calendar_demo_v1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pifo_calendar_demo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/regression_test_scripts/regression/module_regression/pifo_calendar/top_sim_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/regression_test_scripts/regression/module_regression/pifo_calendar/project/PIFO_Calendar_Sim.srcs/sources_1/ip/sim_stim_general_ip/sim_stim_general.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_stim_general
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/regression_test_scripts/regression/module_regression/pifo_calendar/project/PIFO_Calendar_Sim.srcs/sources_1/ip/sim_stim_general_ip/sim/sim_stim_general_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_stim_general_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/regression_test_scripts/regression/module_regression/pifo_calendar/project/PIFO_Calendar_Sim.srcs/sources_1/ip/sim_checker_general_ip/sim_checker_general.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_checker_general
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/regression_test_scripts/regression/module_regression/pifo_calendar/project/PIFO_Calendar_Sim.srcs/sources_1/ip/sim_checker_general_ip/sim/sim_checker_general_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_checker_general_ip
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/regression_test_scripts/regression/module_regression/pifo_calendar/project/PIFO_Calendar_Sim.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/regression_test_scripts/regression/module_regression/pifo_calendar/project/PIFO_Calendar_Sim.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto bdeba09291d24bd982ed69567f6eff45 --incr --debug typical --relax --mt 8 -d SIMULATION=1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_sim_tb_behav xil_defaultlib.top_sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port s_axis_valid [/home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/regression_test_scripts/regression/module_regression/pifo_calendar/top_sim_tb.v:93]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sim_stim_general(DATA_COUNT=4,FI...
Compiling module xil_defaultlib.sim_stim_general_ip
Compiling module xil_defaultlib.sim_checker_general(DATA_COUNT=4...
Compiling module xil_defaultlib.sim_checker_general_ip
Compiling module xil_defaultlib.pifo_calendar_atom_v0_4(RANK_END...
Compiling module xil_defaultlib.pifo_calendar_demo(PIFO_CALENDAR...
Compiling module xil_defaultlib.top_sim_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_sim_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/regression_test_scripts/regression/module_regression/pifo_calendar/project/PIFO_Calendar_Sim.sim/sim_1/behav/xsim/xsim.dir/top_sim_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Nov 18 14:49:19 2020...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1300.996 ; gain = 0.000 ; free physical = 2984 ; free virtual = 13679
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/regression_test_scripts/regression/module_regression/pifo_calendar/project/PIFO_Calendar_Sim.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_tb_behav -key {Behavioral:sim_1:Functional:top_sim_tb} -tclbatch {top_sim_tb.tcl} -log {simulate.log} -testplusarg TESTNAME=basic_test"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source top_sim_tb.tcl
## current_wave_config
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_tb_behav' loaded.
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1308.547 ; gain = 7.551 ; free physical = 2980 ; free virtual = 13681
# run 60us
[10000] [Sim Checker IP] Read next line: 00000000,000,0,00000000,0,0,0,0,0,0
[10000] [Sim Checker IP] (Pass) : Line    1 .
[10000] [Sim Stim IP   ] Read next line: 80001000,1,0,80003000,0,0,0,0,0,0
[15000] [Sim Checker IP] Read next line: 00000000,000,0,00000000,0,0,0,0,0,0
[15000] [Sim Checker IP] (Pass) : Line    2 .
[15000] [Sim Stim IP   ] Read next line: 80002000,1,0,80003000,0,0,0,0,0,0
[20000] [Sim Checker IP] Read next line: 80001000,000,0,00000001,0,0,0,0,0,0
[20000] [Sim Checker IP] (Pass) : Line    3 .
[20000] [Sim Stim IP   ] Read next line: 80003000,1,0,80003000,0,0,0,0,0,0
[25000] [Sim Checker IP] Read next line: 80001000,000,0,00000002,0,0,0,0,0,0
[25000] [Sim Checker IP] (Pass) : Line    4 .
[25000] [Sim Stim IP   ] Read next line: 80004000,1,0,80003000,0,0,0,0,0,0
[30000] [Sim Checker IP] Read next line: 80001000,000,0,00000003,0,0,0,0,0,0
[30000] [Sim Checker IP] (Pass) : Line    5 .
[30000] [Sim Stim IP   ] Read next line: c0005000,1,0,80003000,0,0,0,0,0,0
[35000] [Sim Checker IP] Read next line: 80001000,000,0,00000004,0,0,0,0,0,0
[35000] [Sim Checker IP] (Pass) : Line    6 .
[35000] [Sim Stim IP   ] Read next line: c0004000,1,0,80003000,0,0,0,0,0,0
[40000] [Sim Checker IP] Read next line: 80001000,000,0,00000005,0,0,0,0,0,0
[40000] [Sim Checker IP] (Pass) : Line    7 .
[40000] [Sim Stim IP   ] Read next line: c0003000,1,0,80003000,0,0,0,0,0,0
[45000] [Sim Checker IP] Read next line: 80001000,000,0,00000006,0,0,0,0,0,0
[45000] [Sim Checker IP] (Pass) : Line    8 .
[45000] [Sim Stim IP   ] Read next line: c0002000,1,0,80003000,0,0,0,0,0,0
[50000] [Sim Checker IP] Read next line: 80001000,000,0,00000007,0,0,0,0,0,0
[50000] [Sim Checker IP] (Pass) : Line    9 .
[50000] [Sim Stim IP   ] Read next line: c0001000,1,0,80003000,0,0,0,0,0,0
[55000] [Sim Checker IP] Read next line: 80001000,000,1,00000008,0,0,0,0,0,0
[55000] [Sim Checker IP] (Pass) : Line   10 .
[55000] [Sim Stim IP   ] Read next line: c0005000,1,0,80003000,0,0,0,0,0,0
[60000] [Sim Checker IP] Read next line: 80001000,000,1,00000009,0,0,0,0,0,0
[60000] [Sim Checker IP] (Pass) : Line   11 .
[60000] [Sim Stim IP   ] Read next line: 00000000,0,1,00000000,0,0,0,0,0,0
[65000] [Sim Checker IP] Read next line: 80001000,000,1,0000000a,0,0,0,0,0,0
[65000] [Sim Checker IP] (Pass) : Line   12 .
[65000] [Sim Stim IP   ] Read next line: 00000000,0,1,00000000,0,0,0,0,0,0
[70000] [Sim Checker IP] Read next line: 80002000,000,1,00000009,0,0,0,0,0,0
[70000] [Sim Checker IP] (Pass) : Line   13 .
[70000] [Sim Stim IP   ] Read next line: 00000000,0,1,00000000,0,0,0,0,0,0
[75000] [Sim Checker IP] Read next line: 80003000,000,1,00000008,0,0,0,0,0,0
[75000] [Sim Checker IP] (Pass) : Line   14 .
[75000] [Sim Stim IP   ] Read next line: 00000000,0,1,00000000,0,0,0,0,0,0
[80000] [Sim Checker IP] Read next line: 80004000,000,1,00000007,0,0,0,0,0,0
[80000] [Sim Checker IP] (Pass) : Line   15 .
[80000] [Sim Stim IP   ] Read next line: 00000000,0,1,00000000,0,0,0,0,0,0
[85000] [Sim Checker IP] Read next line: c0001000,000,1,00000006,0,0,0,0,0,0
[85000] [Sim Checker IP] (Pass) : Line   16 .
[85000] [Sim Stim IP   ] Read next line: 00000000,0,1,00000000,0,0,0,0,0,0
[90000] [Sim Checker IP] Read next line: c0002000,000,1,00000005,0,0,0,0,0,0
[90000] [Sim Checker IP] (Pass) : Line   17 .
[90000] [Sim Stim IP   ] Read next line: 00000000,0,1,00000000,0,0,0,0,0,0
[95000] [Sim Checker IP] Read next line: c0003000,000,1,00000004,0,0,0,0,0,0
[95000] [Sim Checker IP] (Pass) : Line   18 .
[95000] [Sim Stim IP   ] Read next line: 00000000,0,1,00000000,0,0,0,0,0,0
[100000] [Sim Checker IP] Read next line: c0004000,000,1,00000003,0,0,0,0,0,0
[100000] [Sim Checker IP] (Pass) : Line   19 .
[100000] [Sim Stim IP   ] Read next line: 00000000,0,1,00000000,0,0,0,0,0,0
[105000] [Sim Checker IP] Read next line: c0005000,000,1,00000002,0,0,0,0,0,0
[105000] [Sim Checker IP] (Pass) : Line   20 .
[105000] [Sim Stim IP   ] Read next line: 00000000,0,1,00000000,0,0,0,0,0,0
[110000] [Sim Checker IP] Read next line: c0005000,000,1,00000001,0,0,0,0,0,0
[110000] [Sim Checker IP] (Pass) : Line   21 .
[110000] [Sim Stim IP   ] Read next line: 00000000,0,0,00000000,0,0,0,0,0,0
[115000] [Sim Checker IP] Read next line: 00000000,000,0,00000000,0,0,0,0,0,0
[115000] [Sim Checker IP] (Pass) : Line   22 .
[120000] [Sim Checker IP] Read next line: 00000000,000,0,00000000,0,0,0,0,0,0
[120000] [Sim Checker IP] (Pass) : Line   23 .
[125000] [Sim Checker IP] End read exp file
TEST Done => Summary: Total :         23, Pass Count:         23, Fail Count:          0
TEST Pass !!!
$finish called at time : 125 ns : File "/home/jkchoi/Documents/git/MultiSwitch/targets/p4-netfpga-scheduler/pifo_simulation_modules/V0.1_root_only/regression_test_scripts/regression/module_regression/pifo_calendar/project/PIFO_Calendar_Sim.srcs/sources_1/ip/sim_checker_general_ip/sim_checker_general.v" Line 209
INFO: [Common 17-206] Exiting Vivado at Wed Nov 18 14:49:26 2020...
