{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684059564882 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684059564882 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 14 18:19:24 2023 " "Processing started: Sun May 14 18:19:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684059564882 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1684059564882 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fft_myown -c fft_myown --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off fft_myown -c fft_myown --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1684059564882 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1684059565426 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1684059565426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab_work/1_learning/4_signal_processing_code/signal_process/fft/fft_verilog/testbench/tb_ram_contral.v 1 1 " "Found 1 design units, including 1 entities, in source file /lab_work/1_learning/4_signal_processing_code/signal_process/fft/fft_verilog/testbench/tb_ram_contral.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_ram_contral " "Found entity 1: tb_ram_contral" {  } { { "../testbench/tb_ram_contral.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/testbench/tb_ram_contral.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684059574663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684059574663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab_work/1_learning/4_signal_processing_code/signal_process/fft/fft_verilog/testbench/tb_multi_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /lab_work/1_learning/4_signal_processing_code/signal_process/fft/fft_verilog/testbench/tb_multi_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_multi_test " "Found entity 1: tb_multi_test" {  } { { "../testbench/tb_multi_test.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/testbench/tb_multi_test.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684059574666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684059574666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab_work/1_learning/4_signal_processing_code/signal_process/fft/fft_verilog/testbench/tb_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /lab_work/1_learning/4_signal_processing_code/signal_process/fft/fft_verilog/testbench/tb_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_top " "Found entity 1: tb_top" {  } { { "../testbench/tb_top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/testbench/tb_top.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684059574669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684059574669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab_work/1_learning/4_signal_processing_code/signal_process/fft/fft_verilog/rtl/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /lab_work/1_learning/4_signal_processing_code/signal_process/fft/fft_verilog/rtl/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../rtl/top.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/rtl/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684059574673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684059574673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab_work/1_learning/4_signal_processing_code/signal_process/fft/fft_verilog/rtl/ram_contral.v 1 1 " "Found 1 design units, including 1 entities, in source file /lab_work/1_learning/4_signal_processing_code/signal_process/fft/fft_verilog/rtl/ram_contral.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_contral " "Found entity 1: ram_contral" {  } { { "../rtl/ram_contral.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/rtl/ram_contral.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684059574676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684059574676 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "A_RAM.v(154) " "Verilog HDL information at A_RAM.v(154): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/A_RAM.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/rtl/A_RAM.v" 154 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1684059574679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab_work/1_learning/4_signal_processing_code/signal_process/fft/fft_verilog/rtl/a_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /lab_work/1_learning/4_signal_processing_code/signal_process/fft/fft_verilog/rtl/a_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 A_RAM " "Found entity 1: A_RAM" {  } { { "../rtl/A_RAM.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/rtl/A_RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684059574680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684059574680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lab_work/1_learning/4_signal_processing_code/signal_process/fft/fft_verilog/rtl/butterfly.v 1 1 " "Found 1 design units, including 1 entities, in source file /lab_work/1_learning/4_signal_processing_code/signal_process/fft/fft_verilog/rtl/butterfly.v" { { "Info" "ISGN_ENTITY_NAME" "1 butterfly " "Found entity 1: butterfly" {  } { { "../rtl/butterfly.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/rtl/butterfly.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684059574683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684059574683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ip_multi.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/ip_multi.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_multi " "Found entity 1: ip_multi" {  } { { "ip/ip_multi.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/prj/ip/ip_multi.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684059574686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684059574686 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1684059574798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_contral ram_contral:ctrl " "Elaborating entity \"ram_contral\" for hierarchy \"ram_contral:ctrl\"" {  } { { "../rtl/top.v" "ctrl" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/rtl/top.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684059574804 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "256 0 256 ram_contral.v(87) " "Verilog HDL warning at ram_contral.v(87): number of words (256) in memory file does not match the number of elements in the address range \[0:256\]" {  } { { "../rtl/ram_contral.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/rtl/ram_contral.v" 87 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1684059574807 "|top|ram_contral:ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ram_contral.v(94) " "Verilog HDL assignment warning at ram_contral.v(94): truncated value with size 32 to match size of target (9)" {  } { { "../rtl/ram_contral.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/rtl/ram_contral.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1684059574807 "|top|ram_contral:ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ram_contral.v(98) " "Verilog HDL assignment warning at ram_contral.v(98): truncated value with size 32 to match size of target (9)" {  } { { "../rtl/ram_contral.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/rtl/ram_contral.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1684059574807 "|top|ram_contral:ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ram_contral.v(101) " "Verilog HDL assignment warning at ram_contral.v(101): truncated value with size 32 to match size of target (9)" {  } { { "../rtl/ram_contral.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/rtl/ram_contral.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1684059574807 "|top|ram_contral:ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 ram_contral.v(107) " "Verilog HDL assignment warning at ram_contral.v(107): truncated value with size 9 to match size of target (8)" {  } { { "../rtl/ram_contral.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/rtl/ram_contral.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1684059574807 "|top|ram_contral:ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ram_contral.v(207) " "Verilog HDL assignment warning at ram_contral.v(207): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/ram_contral.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/rtl/ram_contral.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1684059574808 "|top|ram_contral:ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ram_contral.v(218) " "Verilog HDL assignment warning at ram_contral.v(218): truncated value with size 32 to match size of target (2)" {  } { { "../rtl/ram_contral.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/rtl/ram_contral.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1684059574808 "|top|ram_contral:ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ram_contral.v(226) " "Verilog HDL assignment warning at ram_contral.v(226): truncated value with size 32 to match size of target (2)" {  } { { "../rtl/ram_contral.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/rtl/ram_contral.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1684059574808 "|top|ram_contral:ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ram_contral.v(252) " "Verilog HDL assignment warning at ram_contral.v(252): truncated value with size 32 to match size of target (9)" {  } { { "../rtl/ram_contral.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/rtl/ram_contral.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1684059574808 "|top|ram_contral:ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ram_contral.v(253) " "Verilog HDL assignment warning at ram_contral.v(253): truncated value with size 32 to match size of target (9)" {  } { { "../rtl/ram_contral.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/rtl/ram_contral.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1684059574808 "|top|ram_contral:ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 9 ram_contral.v(257) " "Verilog HDL assignment warning at ram_contral.v(257): truncated value with size 16 to match size of target (9)" {  } { { "../rtl/ram_contral.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/rtl/ram_contral.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1684059574808 "|top|ram_contral:ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ram_contral.v(266) " "Verilog HDL assignment warning at ram_contral.v(266): truncated value with size 32 to match size of target (2)" {  } { { "../rtl/ram_contral.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/rtl/ram_contral.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1684059574808 "|top|ram_contral:ctrl"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "factor_rom.data_a 0 ram_contral.v(83) " "Net \"factor_rom.data_a\" at ram_contral.v(83) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/ram_contral.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/rtl/ram_contral.v" 83 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1684059574808 "|top|ram_contral:ctrl"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "factor_rom.waddr_a 0 ram_contral.v(83) " "Net \"factor_rom.waddr_a\" at ram_contral.v(83) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/ram_contral.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/rtl/ram_contral.v" 83 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1684059574808 "|top|ram_contral:ctrl"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "factor_rom.we_a 0 ram_contral.v(83) " "Net \"factor_rom.we_a\" at ram_contral.v(83) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/ram_contral.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/rtl/ram_contral.v" 83 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1684059574808 "|top|ram_contral:ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A_RAM A_RAM:ram1 " "Elaborating entity \"A_RAM\" for hierarchy \"A_RAM:ram1\"" {  } { { "../rtl/top.v" "ram1" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/rtl/top.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684059574810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "butterfly butterfly:butterfly1 " "Elaborating entity \"butterfly\" for hierarchy \"butterfly:butterfly1\"" {  } { { "../rtl/top.v" "butterfly1" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/rtl/top.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684059581412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_multi butterfly:butterfly1\|ip_multi:mult0 " "Elaborating entity \"ip_multi\" for hierarchy \"butterfly:butterfly1\|ip_multi:mult0\"" {  } { { "../rtl/butterfly.v" "mult0" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/rtl/butterfly.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684059581422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult butterfly:butterfly1\|ip_multi:mult0\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"butterfly:butterfly1\|ip_multi:mult0\|lpm_mult:lpm_mult_component\"" {  } { { "ip/ip_multi.v" "lpm_mult_component" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/prj/ip/ip_multi.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684059581461 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "butterfly:butterfly1\|ip_multi:mult0\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"butterfly:butterfly1\|ip_multi:mult0\|lpm_mult:lpm_mult_component\"" {  } { { "ip/ip_multi.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/prj/ip/ip_multi.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1684059581462 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "butterfly:butterfly1\|ip_multi:mult0\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"butterfly:butterfly1\|ip_multi:mult0\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684059581463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684059581463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684059581463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684059581463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 24 " "Parameter \"lpm_widtha\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684059581463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 16 " "Parameter \"lpm_widthb\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684059581463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 40 " "Parameter \"lpm_widthp\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684059581463 ""}  } { { "ip/ip_multi.v" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/prj/ip/ip_multi.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1684059581463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_q5q.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_q5q.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_q5q " "Found entity 1: mult_q5q" {  } { { "db/mult_q5q.tdf" "" { Text "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/prj/db/mult_q5q.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684059581513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1684059581513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_q5q butterfly:butterfly1\|ip_multi:mult0\|lpm_mult:lpm_mult_component\|mult_q5q:auto_generated " "Elaborating entity \"mult_q5q\" for hierarchy \"butterfly:butterfly1\|ip_multi:mult0\|lpm_mult:lpm_mult_component\|mult_q5q:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/quartus_18/quartus_prime18_install_file/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1684059581514 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/prj/output_files/fft_myown.map.smsg " "Generated suppressed messages file F:/Lab_Work/1_Learning/4_Signal_Processing_Code/Signal_Process/FFT/FFT_Verilog/prj/output_files/fft_myown.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1684059584954 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5038 " "Peak virtual memory: 5038 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684059585043 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 14 18:19:45 2023 " "Processing ended: Sun May 14 18:19:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684059585043 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684059585043 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684059585043 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1684059585043 ""}
