static void F_1 ( struct V_1 * V_2 )\r\n{\r\nint V_3 ;\r\nstruct V_4 * V_5 , * V_6 ;\r\nF_2 (pos, n, &pdev_bus_removed_devices, list) {\r\nF_3 ( & V_5 -> V_7 ) ;\r\nF_4 ( & V_5 -> V_8 ) ;\r\nF_5 ( V_5 ) ;\r\n}\r\nF_2 (pos, n, &pdev_bus_new_devices, list) {\r\nF_3 ( & V_5 -> V_7 ) ;\r\nV_3 = F_6 ( & V_5 -> V_8 ) ;\r\nif ( V_3 )\r\nF_7 ( L_1 ,\r\nV_5 -> V_8 . V_9 ) ;\r\nF_8 ( & V_5 -> V_7 , & V_10 ) ;\r\n}\r\n}\r\nstatic void F_9 ( void )\r\n{\r\nstruct V_4 * V_5 , * V_6 ;\r\nT_1 V_11 ;\r\nV_11 = F_10 ( V_12 + V_13 ) ;\r\nF_2 (pos, n, &pdev_bus_new_devices, list) {\r\nif ( V_5 -> V_14 [ 0 ] . V_15 == V_11 ) {\r\nF_3 ( & V_5 -> V_7 ) ;\r\nF_5 ( V_5 ) ;\r\nreturn;\r\n}\r\n}\r\nF_2 (pos, n, &pdev_bus_registered_devices, list) {\r\nif ( V_5 -> V_14 [ 0 ] . V_15 == V_11 ) {\r\nF_3 ( & V_5 -> V_7 ) ;\r\nF_8 ( & V_5 -> V_7 , & V_16 ) ;\r\nF_11 ( & V_17 ) ;\r\nreturn;\r\n}\r\n} ;\r\nF_7 ( L_2 , V_11 ) ;\r\n}\r\nstatic int F_12 ( void )\r\n{\r\nstruct V_4 * V_18 ;\r\nT_1 V_19 ;\r\nT_1 V_20 = - 1 , V_21 ;\r\nint V_22 = 2 ;\r\nT_1 V_11 ;\r\nchar * V_9 ;\r\nV_11 = F_10 ( V_12 + V_13 ) ;\r\nV_21 = F_10 ( V_12 + V_23 ) ;\r\nV_19 = F_10 ( V_12 + V_24 ) ;\r\nif ( V_21 )\r\nV_22 ++ ;\r\nV_18 = F_13 ( sizeof( * V_18 ) +\r\nsizeof( struct V_25 ) * V_22 +\r\nV_19 + 1 + sizeof( * V_18 -> V_8 . V_18 . V_26 ) , V_27 ) ;\r\nif ( V_18 == NULL )\r\nreturn - V_28 ;\r\nV_18 -> V_8 . V_29 = V_22 ;\r\nV_18 -> V_8 . V_25 = (struct V_25 * ) ( V_18 + 1 ) ;\r\nV_18 -> V_8 . V_9 = V_9 = ( char * ) ( V_18 -> V_8 . V_25 + V_22 ) ;\r\nV_18 -> V_8 . V_18 . V_30 = ~ 0 ;\r\nV_18 -> V_8 . V_18 . V_26 = ( void * ) ( V_18 -> V_8 . V_9 + V_19 + 1 ) ;\r\n* V_18 -> V_8 . V_18 . V_26 = ~ 0 ;\r\n#ifdef F_14\r\nF_15 ( ( T_1 ) ( ( V_31 ) V_9 >> 32 ) , V_12 + V_32 ) ;\r\n#endif\r\nF_15 ( ( T_1 ) ( unsigned long ) V_9 , V_12 + V_33 ) ;\r\nV_9 [ V_19 ] = '\0' ;\r\nV_18 -> V_8 . V_34 = F_10 ( V_12 + V_35 ) ;\r\nV_18 -> V_8 . V_25 [ 0 ] . V_15 = V_11 ;\r\nV_18 -> V_8 . V_25 [ 0 ] . V_36 = V_11 +\r\nF_10 ( V_12 + V_37 ) - 1 ;\r\nV_18 -> V_8 . V_25 [ 0 ] . V_38 = V_39 ;\r\nif ( V_21 ) {\r\nV_20 = F_10 ( V_12 + V_40 ) ;\r\nV_18 -> V_8 . V_25 [ 1 ] . V_15 = V_20 ;\r\nV_18 -> V_8 . V_25 [ 1 ] . V_36 = V_20 + V_21 - 1 ;\r\nV_18 -> V_8 . V_25 [ 1 ] . V_38 = V_41 ;\r\n}\r\nF_16 ( L_3 , V_9 , V_11 , V_20 ) ;\r\nF_8 ( & V_18 -> V_7 , & V_42 ) ;\r\nF_11 ( & V_17 ) ;\r\nreturn 0 ;\r\n}\r\nstatic T_2 F_17 ( int V_20 , void * V_43 )\r\n{\r\nT_2 V_3 = V_44 ;\r\nwhile ( 1 ) {\r\nT_1 V_45 = F_10 ( V_12 + V_46 ) ;\r\nswitch ( V_45 ) {\r\ncase V_47 :\r\nreturn V_44 ;\r\ncase V_48 :\r\nF_9 () ;\r\nbreak;\r\ncase V_49 :\r\nF_12 () ;\r\nbreak;\r\n}\r\nV_3 = V_50 ;\r\n}\r\nreturn V_3 ;\r\n}\r\nstatic int F_18 ( struct V_51 * V_8 )\r\n{\r\nint V_3 ;\r\nstruct V_25 * V_52 ;\r\nV_52 = F_19 ( V_8 , V_39 , 0 ) ;\r\nif ( V_52 == NULL )\r\nreturn - V_53 ;\r\nV_54 = V_52 -> V_15 ;\r\nV_55 = F_20 ( V_52 ) ;\r\nV_12 = F_21 ( V_54 , V_55 ) ;\r\nif ( V_12 == NULL ) {\r\nV_3 = - V_28 ;\r\nF_22 ( & V_8 -> V_18 , L_4 ) ;\r\ngoto V_56;\r\n}\r\nV_52 = F_19 ( V_8 , V_41 , 0 ) ;\r\nif ( V_52 == NULL ) {\r\nV_3 = - V_57 ;\r\ngoto V_58;\r\n}\r\nV_59 = V_52 -> V_15 ;\r\nV_3 = F_23 ( V_59 , F_17 ,\r\nV_60 , L_5 , V_8 ) ;\r\nif ( V_3 ) {\r\nF_22 ( & V_8 -> V_18 , L_6 ) ;\r\ngoto V_58;\r\n}\r\nF_15 ( V_61 , V_12 + V_46 ) ;\r\nreturn 0 ;\r\nV_58:\r\nF_24 ( V_12 ) ;\r\nV_56:\r\nF_25 ( V_54 , V_55 ) ;\r\nreturn V_3 ;\r\n}\r\nstatic int F_26 ( struct V_51 * V_8 )\r\n{\r\nF_24 ( V_12 ) ;\r\nF_27 ( V_59 , V_8 ) ;\r\nF_25 ( V_54 , V_55 ) ;\r\nreturn 0 ;\r\n}
