//--------------------------------------------------------------------
//		Timescale
//		Means that if you do #1 in the initial block of your
//		testbench, time is advanced by 1ns instead of 1ps
//--------------------------------------------------------------------
`timescale 1ns / 1ps

//--------------------------------------------------------------------
//		Design Assign #1, Problem #3 Testbench.
//--------------------------------------------------------------------
module dassign1_3_tb();
//----------------------------------------------------------------
//		Signal Declarations
//----------------------------------------------------------------
reg	[3:0] x;
integer i;
wire	y;
reg z;

	
//----------------------------------------------------------------
//		Instantiate modules Module
//----------------------------------------------------------------
dassign1_3	dassign1_3_1(y,x);
//----------------------------------------------------------------
//		Test Stimulus
//----------------------------------------------------------------
initial begin
  $dumpfile("dump.vcd"); $dumpvars;
  for(i = 4'b0; i < 15; i = i + 1) begin
    #2
    x[0] = i[0]; x[1] = i[1]; x[2] = i[2]; x[3] = i[3];
    #1
    z = (x[3] & ~x[2] & x[0]) | (x[3] & ~x[2] & x[1]) | (~x[3] & x[2] & x[1]) | (~x[2] & x[1] & x[0]);

  end
end
endmodule