{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1683673578844 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1683673578844 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 10 02:36:18 2023 " "Processing started: Wed May 10 02:36:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1683673578844 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1683673578844 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test_bench -c test_bench " "Command: quartus_map --read_settings_files=on --write_settings_files=off test_bench -c test_bench" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1683673578844 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1683673579031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_zero.v 1 1 " "Found 1 design units, including 1 entities, in source file first_zero.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_zero " "Found entity 1: first_zero" {  } { { "first_zero.v" "" { Text "E:/AzDSD/5/first_zero.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683673579047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683673579047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first_one.v 1 1 " "Found 1 design units, including 1 entities, in source file first_one.v" { { "Info" "ISGN_ENTITY_NAME" "1 first_one " "Found entity 1: first_one" {  } { { "first_one.v" "" { Text "E:/AzDSD/5/first_one.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683673579063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683673579063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "E:/AzDSD/5/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683673579063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683673579063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "E:/AzDSD/5/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683673579063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683673579063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "booth.v 1 1 " "Found 1 design units, including 1 entities, in source file booth.v" { { "Info" "ISGN_ENTITY_NAME" "1 booth " "Found entity 1: booth" {  } { { "booth.v" "" { Text "E:/AzDSD/5/booth.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683673579063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683673579063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_bench " "Found entity 1: test_bench" {  } { { "test_bench.v" "" { Text "E:/AzDSD/5/test_bench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1683673579063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1683673579063 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "op booth.v(14) " "Verilog HDL Implicit Net warning at booth.v(14): created implicit net for \"op\"" {  } { { "booth.v" "" { Text "E:/AzDSD/5/booth.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1683673579063 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test_bench " "Elaborating entity \"test_bench\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1683673579080 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk test_bench.v(12) " "Verilog HDL warning at test_bench.v(12): assignments to clk create a combinational loop" {  } { { "test_bench.v" "" { Text "E:/AzDSD/5/test_bench.v" 12 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Quartus II" 0 -1 1683673579080 "|test_bench"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "test_bench.v(15) " "Verilog HDL warning at test_bench.v(15): ignoring unsupported system task" {  } { { "test_bench.v" "" { Text "E:/AzDSD/5/test_bench.v" 15 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1683673579086 "|test_bench"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 test_bench.v(18) " "Verilog HDL assignment warning at test_bench.v(18): truncated value with size 32 to match size of target (4)" {  } { { "test_bench.v" "" { Text "E:/AzDSD/5/test_bench.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1683673579086 "|test_bench"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 test_bench.v(19) " "Verilog HDL assignment warning at test_bench.v(19): truncated value with size 32 to match size of target (4)" {  } { { "test_bench.v" "" { Text "E:/AzDSD/5/test_bench.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1683673579086 "|test_bench"}
{ "Warning" "WVRFX_VERI_ILLEGAL_ARRAY_OF_VECTOR_USE" "test_bench.v(21) " "Verilog HDL unsupported feature warning at test_bench.v(21): Wait Statement is not supported and is ignored" {  } { { "test_bench.v" "" { Text "E:/AzDSD/5/test_bench.v" 21 0 0 } }  } 0 10193 "Verilog HDL unsupported feature warning at %1!s!: Wait Statement is not supported and is ignored" 0 0 "Quartus II" 0 -1 1683673579086 "|test_bench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\$d * -7 = -5 test_bench.v(23) " "Verilog HDL Display System Task info at test_bench.v(23): \$d * -7 = -5" {  } { { "test_bench.v" "" { Text "E:/AzDSD/5/test_bench.v" 23 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1683673579086 "|test_bench"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 test_bench.v(27) " "Verilog HDL assignment warning at test_bench.v(27): truncated value with size 32 to match size of target (4)" {  } { { "test_bench.v" "" { Text "E:/AzDSD/5/test_bench.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1683673579086 "|test_bench"}
{ "Warning" "WVRFX_VERI_ILLEGAL_ARRAY_OF_VECTOR_USE" "test_bench.v(29) " "Verilog HDL unsupported feature warning at test_bench.v(29): Wait Statement is not supported and is ignored" {  } { { "test_bench.v" "" { Text "E:/AzDSD/5/test_bench.v" 29 0 0 } }  } 0 10193 "Verilog HDL unsupported feature warning at %1!s!: Wait Statement is not supported and is ignored" 0 0 "Quartus II" 0 -1 1683673579086 "|test_bench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\$d *  7 = -6 test_bench.v(31) " "Verilog HDL Display System Task info at test_bench.v(31): \$d *  7 = -6" {  } { { "test_bench.v" "" { Text "E:/AzDSD/5/test_bench.v" 31 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1683673579086 "|test_bench"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 test_bench.v(34) " "Verilog HDL assignment warning at test_bench.v(34): truncated value with size 32 to match size of target (4)" {  } { { "test_bench.v" "" { Text "E:/AzDSD/5/test_bench.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1683673579086 "|test_bench"}
{ "Warning" "WVRFX_VERI_ILLEGAL_ARRAY_OF_VECTOR_USE" "test_bench.v(37) " "Verilog HDL unsupported feature warning at test_bench.v(37): Wait Statement is not supported and is ignored" {  } { { "test_bench.v" "" { Text "E:/AzDSD/5/test_bench.v" 37 0 0 } }  } 0 10193 "Verilog HDL unsupported feature warning at %1!s!: Wait Statement is not supported and is ignored" 0 0 "Quartus II" 0 -1 1683673579086 "|test_bench"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "\$d * -4 =  3 test_bench.v(39) " "Verilog HDL Display System Task info at test_bench.v(39): \$d * -4 =  3" {  } { { "test_bench.v" "" { Text "E:/AzDSD/5/test_bench.v" 39 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1683673579086 "|test_bench"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "test_bench.v(43) " "Verilog HDL warning at test_bench.v(43): ignoring unsupported system task" {  } { { "test_bench.v" "" { Text "E:/AzDSD/5/test_bench.v" 43 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Quartus II" 0 -1 1683673579086 "|test_bench"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "booth booth:mul " "Elaborating entity \"booth\" for hierarchy \"booth:mul\"" {  } { { "test_bench.v" "mul" { Text "E:/AzDSD/5/test_bench.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683673579086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit booth:mul\|control_unit:CU " "Elaborating entity \"control_unit\" for hierarchy \"booth:mul\|control_unit:CU\"" {  } { { "booth.v" "CU" { Text "E:/AzDSD/5/booth.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683673579095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_one booth:mul\|control_unit:CU\|first_one:FO " "Elaborating entity \"first_one\" for hierarchy \"booth:mul\|control_unit:CU\|first_one:FO\"" {  } { { "control_unit.v" "FO" { Text "E:/AzDSD/5/control_unit.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683673579100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "first_zero booth:mul\|control_unit:CU\|first_zero:FZ " "Elaborating entity \"first_zero\" for hierarchy \"booth:mul\|control_unit:CU\|first_zero:FZ\"" {  } { { "control_unit.v" "FZ" { Text "E:/AzDSD/5/control_unit.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683673579103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath booth:mul\|datapath:DP " "Elaborating entity \"datapath\" for hierarchy \"booth:mul\|datapath:DP\"" {  } { { "booth.v" "DP" { Text "E:/AzDSD/5/booth.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1683673579106 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 datapath.v(19) " "Verilog HDL assignment warning at datapath.v(19): truncated value with size 8 to match size of target (4)" {  } { { "datapath.v" "" { Text "E:/AzDSD/5/datapath.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1683673579106 "|test_bench|booth:mul|datapath:DP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 datapath.v(23) " "Verilog HDL assignment warning at datapath.v(23): truncated value with size 32 to match size of target (8)" {  } { { "datapath.v" "" { Text "E:/AzDSD/5/datapath.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1683673579106 "|test_bench|booth:mul|datapath:DP"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A datapath.v(16) " "Verilog HDL Always Construct warning at datapath.v(16): inferring latch(es) for variable \"A\", which holds its previous value in one or more paths through the always construct" {  } { { "datapath.v" "" { Text "E:/AzDSD/5/datapath.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1683673579106 "|test_bench|booth:mul|datapath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[0\] datapath.v(16) " "Inferred latch for \"A\[0\]\" at datapath.v(16)" {  } { { "datapath.v" "" { Text "E:/AzDSD/5/datapath.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683673579106 "|test_bench|booth:mul|datapath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[1\] datapath.v(16) " "Inferred latch for \"A\[1\]\" at datapath.v(16)" {  } { { "datapath.v" "" { Text "E:/AzDSD/5/datapath.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683673579106 "|test_bench|booth:mul|datapath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[2\] datapath.v(16) " "Inferred latch for \"A\[2\]\" at datapath.v(16)" {  } { { "datapath.v" "" { Text "E:/AzDSD/5/datapath.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683673579106 "|test_bench|booth:mul|datapath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[3\] datapath.v(16) " "Inferred latch for \"A\[3\]\" at datapath.v(16)" {  } { { "datapath.v" "" { Text "E:/AzDSD/5/datapath.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683673579106 "|test_bench|booth:mul|datapath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[4\] datapath.v(16) " "Inferred latch for \"A\[4\]\" at datapath.v(16)" {  } { { "datapath.v" "" { Text "E:/AzDSD/5/datapath.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683673579106 "|test_bench|booth:mul|datapath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[5\] datapath.v(16) " "Inferred latch for \"A\[5\]\" at datapath.v(16)" {  } { { "datapath.v" "" { Text "E:/AzDSD/5/datapath.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683673579106 "|test_bench|booth:mul|datapath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[6\] datapath.v(16) " "Inferred latch for \"A\[6\]\" at datapath.v(16)" {  } { { "datapath.v" "" { Text "E:/AzDSD/5/datapath.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683673579106 "|test_bench|booth:mul|datapath:DP"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A\[7\] datapath.v(16) " "Inferred latch for \"A\[7\]\" at datapath.v(16)" {  } { { "datapath.v" "" { Text "E:/AzDSD/5/datapath.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1683673579106 "|test_bench|booth:mul|datapath:DP"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "test_bench.v" "clk" { Text "E:/AzDSD/5/test_bench.v" 6 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1683673579113 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1683673579113 ""}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Quartus II" 0 -1 1683673579239 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1683673579255 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 18 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4654 " "Peak virtual memory: 4654 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1683673579287 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 10 02:36:19 2023 " "Processing ended: Wed May 10 02:36:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1683673579287 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1683673579287 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1683673579287 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1683673579287 ""}
