[
{'ICLASS': 'BLENDPD', 'CPL': '3', 'CATEGORY': 'SSE', 'EXTENSION': 'SSE4', 'EXCEPTIONS': 'SSE_TYPE_4', 'ATTRIBUTES': 'REQUIRES_ALIGNMENT', 'PATTERN': '0x0F 0x3A 0x0D osz_refining_prefix REFINING66() MOD[0b11] MOD=3 REG[rrr] RM[nnn] UIMM8()', 'OPERANDS': 'REG0=XMM_R():rw:dq:f64 REG1=XMM_B():r:dq:f64 IMM0:r:b'},
{'ICLASS': 'BLENDPS', 'CPL': '3', 'CATEGORY': 'SSE', 'EXTENSION': 'SSE4', 'EXCEPTIONS': 'SSE_TYPE_4', 'ATTRIBUTES': 'REQUIRES_ALIGNMENT', 'PATTERN': '0x0F 0x3A 0x0C osz_refining_prefix REFINING66() MOD[0b11] MOD=3 REG[rrr] RM[nnn] UIMM8()', 'OPERANDS': 'REG0=XMM_R():rw:dq:f32 REG1=XMM_B():r:dq:f32 IMM0:r:b'},
{'ICLASS': 'BLENDVPD', 'CPL': '3', 'CATEGORY': 'SSE', 'EXTENSION': 'SSE4', 'EXCEPTIONS': 'SSE_TYPE_4', 'ATTRIBUTES': 'REQUIRES_ALIGNMENT', 'PATTERN': '0x0F 0x38 0x15 osz_refining_prefix REFINING66() MOD[0b11] MOD=3 REG[rrr] RM[nnn]', 'OPERANDS': 'REG0=XMM_R():rw:dq:f64 REG1=XMM_B():r:dq:f64 REG2=XED_REG_XMM0:r:SUPP:dq:u64'},
{'ICLASS': 'BLENDVPS', 'CPL': '3', 'CATEGORY': 'SSE', 'EXTENSION': 'SSE4', 'EXCEPTIONS': 'SSE_TYPE_4', 'ATTRIBUTES': 'REQUIRES_ALIGNMENT', 'PATTERN': '0x0F 0x38 0x14 osz_refining_prefix REFINING66() MOD[0b11] MOD=3 REG[rrr] RM[nnn]', 'OPERANDS': 'REG0=XMM_R():rw:dq:f32 REG1=XMM_B():r:dq:f32 REG2=XED_REG_XMM0:r:SUPP:dq:u32'},
{'ICLASS': 'CRC32', 'CPL': '3', 'CATEGORY': 'SSE', 'EXTENSION': 'SSE4', 'ISA_SET': 'SSE42', 'ATTRIBUTES': 'IGNORES_OSFXSR', 'COMMENT': 'The dest min size is 32b, even for EOSZ 16b.', 'PATTERN': '0x0F 0x38 0xF1  f2_refining_prefix MOD[0b11] MOD=3 REG[rrr] RM[nnn]', 'OPERANDS': 'REG0=GPRy_R():rw:y     REG1=GPRv_B():r:v'},
{'ICLASS': 'DPPD', 'CPL': '3', 'CATEGORY': 'SSE', 'EXTENSION': 'SSE4', 'EXCEPTIONS': 'SSE_TYPE_2D', 'ATTRIBUTES': 'REQUIRES_ALIGNMENT MXCSR', 'PATTERN': '0x0F 0x3A 0x41 osz_refining_prefix REFINING66() MOD[0b11] MOD=3 REG[rrr] RM[nnn] UIMM8()', 'OPERANDS': 'REG0=XMM_R():rw:dq:f64 REG1=XMM_B():r:dq:f64  IMM0:r:b'},
{'ICLASS': 'DPPS', 'CPL': '3', 'CATEGORY': 'SSE', 'EXTENSION': 'SSE4', 'EXCEPTIONS': 'SSE_TYPE_2D', 'ATTRIBUTES': 'REQUIRES_ALIGNMENT MXCSR', 'PATTERN': '0x0F 0x3A 0x40 osz_refining_prefix REFINING66() MOD[0b11] MOD=3 REG[rrr] RM[nnn] UIMM8()', 'OPERANDS': 'REG0=XMM_R():rw:dq:f32 REG1=XMM_B():r:dq:f32  IMM0:r:b'},
{'ICLASS': 'EXTRACTPS', 'CPL': '3', 'CATEGORY': 'SSE', 'EXTENSION': 'SSE4', 'EXCEPTIONS': 'SSE_TYPE_5', 'ATTRIBUTES': '', 'PATTERN': '0x0F 0x3A 0x17 osz_refining_prefix REFINING66() MOD[0b11] MOD=3 REG[rrr] RM[nnn] UIMM8()', 'OPERANDS': 'REG0=GPR32_B():w:d REG1=XMM_R():r:dq  IMM0:r:b'},
{'ICLASS': 'INSERTPS', 'CPL': '3', 'CATEGORY': 'SSE', 'EXTENSION': 'SSE4', 'EXCEPTIONS': 'SSE_TYPE_5', 'ATTRIBUTES': '', 'PATTERN': '0x0F 0x3A 0x21 osz_refining_prefix REFINING66() MOD[0b11] MOD=3 REG[rrr] RM[nnn] UIMM8()', 'OPERANDS': 'REG0=XMM_R():rw:ps REG1=XMM_B():r:ps  IMM0:r:b'},
{'ICLASS': 'MOVNTDQA', 'CPL': '3', 'CATEGORY': 'SSE', 'EXTENSION': 'SSE4', 'EXCEPTIONS': 'SSE_TYPE_1', 'ATTRIBUTES': 'REQUIRES_ALIGNMENT NOTSX NONTEMPORAL', 'PATTERN': '0x0F 0x38 0x2A osz_refining_prefix REFINING66() MOD[mm] MOD!=3 REG[rrr] RM[nnn] MODRM()', 'OPERANDS': 'REG0=XMM_R():w:dq MEM0:r:dq'},
{'ICLASS': 'MPSADBW', 'CPL': '3', 'CATEGORY': 'SSE', 'EXTENSION': 'SSE4', 'EXCEPTIONS': 'SSE_TYPE_4', 'ATTRIBUTES': 'REQUIRES_ALIGNMENT DOUBLE_WIDE_OUTPUT', 'PATTERN': '0x0F 0x3A 0x42 osz_refining_prefix REFINING66() MOD[0b11] MOD=3 REG[rrr] RM[nnn] UIMM8()', 'OPERANDS': 'REG0=XMM_R():rw:dq:u8 REG1=XMM_B():r:dq:u8 IMM0:r:b'},
{'ICLASS': 'PACKUSDW', 'CPL': '3', 'CATEGORY': 'SSE', 'EXTENSION': 'SSE4', 'EXCEPTIONS': 'SSE_TYPE_4', 'ATTRIBUTES': 'REQUIRES_ALIGNMENT HALF_WIDE_OUTPUT', 'PATTERN': '0x0F 0x38 0x2B osz_refining_prefix REFINING66() MOD[0b11] MOD=3 REG[rrr] RM[nnn]', 'OPERANDS': 'REG0=XMM_R():rw:dq:i32 REG1=XMM_B():r:dq:i32'},
{'ICLASS': 'PBLENDVB', 'CPL': '3', 'CATEGORY': 'SSE', 'EXTENSION': 'SSE4', 'EXCEPTIONS': 'SSE_TYPE_4', 'ATTRIBUTES': 'REQUIRES_ALIGNMENT', 'PATTERN': '0x0F 0x38 0x10 osz_refining_prefix REFINING66() MOD[0b11] MOD=3 REG[rrr] RM[nnn]', 'OPERANDS': 'REG0=XMM_R():rw:dq REG1=XMM_B():r:dq REG2=XED_REG_XMM0:r:dq:SUPP'},
{'ICLASS': 'PBLENDW', 'CPL': '3', 'CATEGORY': 'SSE', 'EXTENSION': 'SSE4', 'EXCEPTIONS': 'SSE_TYPE_4', 'ATTRIBUTES': 'REQUIRES_ALIGNMENT', 'PATTERN': '0x0F 0x3A 0x0E osz_refining_prefix REFINING66() MOD[0b11] MOD=3 REG[rrr] RM[nnn] UIMM8()', 'OPERANDS': 'REG0=XMM_R():rw:dq REG1=XMM_B():r:dq IMM0:r:b'},
{'ICLASS': 'PCMPEQQ', 'CPL': '3', 'CATEGORY': 'SSE', 'EXTENSION': 'SSE4', 'EXCEPTIONS': 'SSE_TYPE_4', 'ATTRIBUTES': 'REQUIRES_ALIGNMENT', 'PATTERN': '0x0F 0x38 0x29 osz_refining_prefix REFINING66() MOD[0b11] MOD=3 REG[rrr] RM[nnn]', 'OPERANDS': 'REG0=XMM_R():rw:dq REG1=XMM_B():r:dq'},
{'ICLASS': 'PCMPESTRI', 'CPL': '3', 'CATEGORY': 'SSE', 'EXTENSION': 'SSE4', 'ISA_SET': 'SSE42', 'EXCEPTIONS': 'SSE_TYPE_4', 'ATTRIBUTES': '', 'FLAGS': 'MUST [ cf-mod zf-mod sf-mod of-mod af-0 pf-0 ]', 'PATTERN': '0x0F 0x3A 0x61 osz_refining_prefix IMMUNE66() mode64 norexw_prefix  MOD[0b11] MOD=3 REG[rrr] RM[nnn] UIMM8()', 'OPERANDS': 'REG0=XMM_R():r:dq     REG1=XMM_B():r:dq IMM0:r:b REG2=XED_REG_EAX:r:SUPP REG3=XED_REG_EDX:r:SUPP REG4=XED_REG_ECX:w:SUPP'},
{'ICLASS': 'PCMPESTRI64', 'DISASM': 'pcmpestri', 'CPL': '3', 'CATEGORY': 'SSE', 'EXTENSION': 'SSE4', 'ISA_SET': 'SSE42', 'EXCEPTIONS': 'SSE_TYPE_4', 'ATTRIBUTES': '', 'FLAGS': 'MUST [ cf-mod zf-mod sf-mod of-mod af-0 pf-0 ]', 'PATTERN': '0x0F 0x3A 0x61 osz_refining_prefix IMMUNE66() mode64 rexw_prefix MOD[0b11] MOD=3 REG[rrr] RM[nnn] UIMM8()', 'OPERANDS': 'REG0=XMM_R():r:dq     REG1=XMM_B():r:dq IMM0:r:b REG2=XED_REG_RAX:r:SUPP REG3=XED_REG_RDX:r:SUPP REG4=XED_REG_RCX:w:SUPP'},
{'ICLASS': 'PCMPESTRM', 'CPL': '3', 'CATEGORY': 'SSE', 'EXTENSION': 'SSE4', 'ISA_SET': 'SSE42', 'EXCEPTIONS': 'SSE_TYPE_4', 'ATTRIBUTES': '', 'FLAGS': 'MUST [ cf-mod zf-mod sf-mod of-mod af-0 pf-0 ]', 'PATTERN': '0x0F 0x3A 0x60 osz_refining_prefix IMMUNE66() mode64 norexw_prefix MOD[0b11] MOD=3 REG[rrr] RM[nnn] UIMM8()', 'OPERANDS': 'REG0=XMM_R():r:dq     REG1=XMM_B():r:dq IMM0:r:b REG2=XED_REG_EAX:r:SUPP REG3=XED_REG_EDX:r:SUPP REG4=XED_REG_XMM0:w:dq:SUPP'},
{'ICLASS': 'PCMPESTRM64', 'DISASM': 'pcmpestrm', 'CPL': '3', 'CATEGORY': 'SSE', 'EXTENSION': 'SSE4', 'ISA_SET': 'SSE42', 'EXCEPTIONS': 'SSE_TYPE_4', 'ATTRIBUTES': '', 'FLAGS': 'MUST [ cf-mod zf-mod sf-mod of-mod af-0 pf-0 ]', 'PATTERN': '0x0F 0x3A 0x60 osz_refining_prefix IMMUNE66() mode64 rexw_prefix MOD[0b11] MOD=3 REG[rrr] RM[nnn] UIMM8()', 'OPERANDS': 'REG0=XMM_R():r:dq     REG1=XMM_B():r:dq IMM0:r:b REG2=XED_REG_RAX:r:SUPP REG3=XED_REG_RDX:r:SUPP REG4=XED_REG_XMM0:w:dq:SUPP'},
{'ICLASS': 'PCMPGTQ', 'CPL': '3', 'CATEGORY': 'SSE', 'EXTENSION': 'SSE4', 'ISA_SET': 'SSE42', 'EXCEPTIONS': 'SSE_TYPE_4', 'ATTRIBUTES': 'REQUIRES_ALIGNMENT', 'PATTERN': '0x0F 0x38 0x37  osz_refining_prefix MOD[0b11] MOD=3 REG[rrr] RM[nnn]  REFINING66()', 'OPERANDS': 'REG0=XMM_R():rw:dq     REG1=XMM_B():r:dq'},
{'ICLASS': 'PCMPISTRI', 'CPL': '3', 'CATEGORY': 'SSE', 'EXTENSION': 'SSE4', 'ISA_SET': 'SSE42', 'EXCEPTIONS': 'SSE_TYPE_4', 'ATTRIBUTES': '', 'FLAGS': 'MUST [ cf-mod zf-mod sf-mod of-mod af-0 pf-0 ]', 'PATTERN': '0x0F 0x3A 0x63 osz_refining_prefix IMMUNE66() mode64 norexw_prefix MOD[0b11] MOD=3 REG[rrr] RM[nnn] UIMM8()', 'OPERANDS': 'REG0=XMM_R():r:dq     REG1=XMM_B():r:dq IMM0:r:b REG2=XED_REG_ECX:w:SUPP'},
{'ICLASS': 'PCMPISTRI64', 'DISASM': 'pcmpistri', 'CPL': '3', 'CATEGORY': 'SSE', 'EXTENSION': 'SSE4', 'ISA_SET': 'SSE42', 'EXCEPTIONS': 'SSE_TYPE_4', 'ATTRIBUTES': '', 'FLAGS': 'MUST [ cf-mod zf-mod sf-mod of-mod af-0 pf-0 ]', 'PATTERN': '0x0F 0x3A 0x63 osz_refining_prefix IMMUNE66() mode64 rexw_prefix MOD[0b11] MOD=3 REG[rrr] RM[nnn] UIMM8()', 'OPERANDS': 'REG0=XMM_R():r:dq     REG1=XMM_B():r:dq IMM0:r:b REG2=XED_REG_RCX:w:SUPP'},
{'ICLASS': 'PCMPISTRM', 'CPL': '3', 'CATEGORY': 'SSE', 'EXTENSION': 'SSE4', 'ISA_SET': 'SSE42', 'EXCEPTIONS': 'SSE_TYPE_4', 'ATTRIBUTES': '', 'FLAGS': 'MUST [ cf-mod zf-mod sf-mod of-mod af-0 pf-0 ]', 'PATTERN': '0x0F 0x3A 0x62 osz_refining_prefix IMMUNE66() MOD[0b11] MOD=3 REG[rrr] RM[nnn] UIMM8()', 'OPERANDS': 'REG0=XMM_R():r:dq     REG1=XMM_B():r:dq IMM0:r:b REG2=XED_REG_XMM0:w:dq:SUPP'},
{'ICLASS': 'PEXTRB', 'CPL': '3', 'CATEGORY': 'SSE', 'EXTENSION': 'SSE4', 'EXCEPTIONS': 'SSE_TYPE_5', 'ATTRIBUTES': '', 'PATTERN': '0x0F 0x3A 0x14 osz_refining_prefix REFINING66() MOD[0b11] MOD=3 REG[rrr] RM[nnn]  UIMM8()', 'OPERANDS': 'REG0=GPR32_B():w:d REG1=XMM_R():r:dq IMM0:r:b'},
{'ICLASS': 'PEXTRD', 'CPL': '3', 'CATEGORY': 'SSE', 'EXTENSION': 'SSE4', 'EXCEPTIONS': 'SSE_TYPE_5', 'ATTRIBUTES': '', 'PATTERN': '0x0F 0x3A 0x16 osz_refining_prefix REFINING66() norexw_prefix MOD[0b11] MOD=3 REG[rrr] RM[nnn]  UIMM8()', 'OPERANDS': 'REG0=GPR32_B():w:d REG1=XMM_R():r:dq IMM0:r:b'},
{'ICLASS': 'PEXTRQ', 'CPL': '3', 'CATEGORY': 'SSE', 'EXTENSION': 'SSE4', 'EXCEPTIONS': 'SSE_TYPE_5', 'ATTRIBUTES': '', 'PATTERN': '0x0F 0x3A 0x16 osz_refining_prefix REFINING66() rexw_prefix mode64 MOD[0b11] MOD=3 REG[rrr] RM[nnn]  UIMM8()', 'OPERANDS': 'REG0=GPR64_B():w:q REG1=XMM_R():r:dq IMM0:r:b'},
{'ICLASS': 'PEXTRW_SSE4', 'DISASM_INTEL': 'pextrw', 'DISASM_ATTSV': 'pextrw', 'CPL': '3', 'CATEGORY': 'SSE', 'EXTENSION': 'SSE4', 'EXCEPTIONS': 'SSE_TYPE_5', 'ATTRIBUTES': '', 'PATTERN': '0x0F 0x3A 0x15 osz_refining_prefix REFINING66() MOD[0b11] MOD=3 REG[rrr] RM[nnn]  UIMM8()', 'OPERANDS': 'REG0=GPR32_B():w REG1=XMM_R():r:dq IMM0:r:b', 'IFORM': 'PEXTRW_SSE4_GPR32_XMMdq_IMMb'},
{'ICLASS': 'PHMINPOSUW', 'CPL': '3', 'CATEGORY': 'SSE', 'EXTENSION': 'SSE4', 'EXCEPTIONS': 'SSE_TYPE_4', 'ATTRIBUTES': 'REQUIRES_ALIGNMENT', 'PATTERN': '0x0F 0x38 0x41 osz_refining_prefix REFINING66() MOD[0b11] MOD=3 REG[rrr] RM[nnn]', 'OPERANDS': 'REG0=XMM_R():w:dq   REG1=XMM_B():r:dq'},
{'ICLASS': 'PINSRB', 'CPL': '3', 'CATEGORY': 'SSE', 'EXTENSION': 'SSE4', 'EXCEPTIONS': 'SSE_TYPE_5', 'ATTRIBUTES': '', 'PATTERN': '0x0F 0x3A 0x20 osz_refining_prefix REFINING66() MOD[0b11] MOD=3 REG[rrr] RM[nnn]  UIMM8()', 'OPERANDS': 'REG0=XMM_R():rw:dq REG1=GPR32_B():r:d  IMM0:r:b'},
{'ICLASS': 'PINSRD', 'CPL': '3', 'CATEGORY': 'SSE', 'EXTENSION': 'SSE4', 'EXCEPTIONS': 'SSE_TYPE_5', 'ATTRIBUTES': '', 'PATTERN': '0x0F 0x3A 0x22 osz_refining_prefix REFINING66() norexw_prefix MOD[0b11] MOD=3 REG[rrr] RM[nnn]  UIMM8()', 'OPERANDS': 'REG0=XMM_R():rw:dq REG1=GPR32_B():r:d  IMM0:r:b'},
{'ICLASS': 'PINSRQ', 'CPL': '3', 'CATEGORY': 'SSE', 'EXTENSION': 'SSE4', 'EXCEPTIONS': 'SSE_TYPE_5', 'ATTRIBUTES': '', 'PATTERN': '0x0F 0x3A 0x22 osz_refining_prefix REFINING66() rexw_prefix mode64 MOD[0b11] MOD=3 REG[rrr] RM[nnn]  UIMM8()', 'OPERANDS': 'REG0=XMM_R():rw:dq REG1=GPR64_B():r:q  IMM0:r:b'},
{'ICLASS': 'PMAXSB', 'CPL': '3', 'CATEGORY': 'SSE', 'EXTENSION': 'SSE4', 'EXCEPTIONS': 'SSE_TYPE_4', 'ATTRIBUTES': 'REQUIRES_ALIGNMENT', 'PATTERN': '0x0F 0x38 0x3C osz_refining_prefix REFINING66() MOD[0b11] MOD=3 REG[rrr] RM[nnn]', 'OPERANDS': 'REG0=XMM_R():rw:dq    REG1=XMM_B():r:dq'},
{'ICLASS': 'PMAXSD', 'CPL': '3', 'CATEGORY': 'SSE', 'EXTENSION': 'SSE4', 'EXCEPTIONS': 'SSE_TYPE_4', 'ATTRIBUTES': 'REQUIRES_ALIGNMENT', 'PATTERN': '0x0F 0x38 0x3D osz_refining_prefix REFINING66() MOD[0b11] MOD=3 REG[rrr] RM[nnn]', 'OPERANDS': 'REG0=XMM_R():rw:dq    REG1=XMM_B():r:dq'},
{'ICLASS': 'PMAXUD', 'CPL': '3', 'CATEGORY': 'SSE', 'EXTENSION': 'SSE4', 'EXCEPTIONS': 'SSE_TYPE_4', 'ATTRIBUTES': 'REQUIRES_ALIGNMENT', 'PATTERN': '0x0F 0x38 0x3F osz_refining_prefix REFINING66() MOD[0b11] MOD=3 REG[rrr] RM[nnn]', 'OPERANDS': 'REG0=XMM_R():rw:dq    REG1=XMM_B():r:dq'},
{'ICLASS': 'PMAXUW', 'CPL': '3', 'CATEGORY': 'SSE', 'EXTENSION': 'SSE4', 'EXCEPTIONS': 'SSE_TYPE_4', 'ATTRIBUTES': 'REQUIRES_ALIGNMENT', 'PATTERN': '0x0F 0x38 0x3E osz_refining_prefix REFINING66() MOD[0b11] MOD=3 REG[rrr] RM[nnn]', 'OPERANDS': 'REG0=XMM_R():rw:dq    REG1=XMM_B():r:dq'},
{'ICLASS': 'PMINSB', 'CPL': '3', 'CATEGORY': 'SSE', 'EXTENSION': 'SSE4', 'EXCEPTIONS': 'SSE_TYPE_4', 'ATTRIBUTES': 'REQUIRES_ALIGNMENT', 'PATTERN': '0x0F 0x38 0x38 osz_refining_prefix REFINING66() MOD[0b11] MOD=3 REG[rrr] RM[nnn]', 'OPERANDS': 'REG0=XMM_R():rw:dq    REG1=XMM_B():r:dq'},
{'ICLASS': 'PMINSD', 'CPL': '3', 'CATEGORY': 'SSE', 'EXTENSION': 'SSE4', 'EXCEPTIONS': 'SSE_TYPE_4', 'ATTRIBUTES': 'REQUIRES_ALIGNMENT', 'PATTERN': '0x0F 0x38 0x39 osz_refining_prefix REFINING66() MOD[0b11] MOD=3 REG[rrr] RM[nnn]', 'OPERANDS': 'REG0=XMM_R():rw:dq    REG1=XMM_B():r:dq'},
{'ICLASS': 'PMINUD', 'CPL': '3', 'CATEGORY': 'SSE', 'EXTENSION': 'SSE4', 'EXCEPTIONS': 'SSE_TYPE_4', 'ATTRIBUTES': 'REQUIRES_ALIGNMENT', 'PATTERN': '0x0F 0x38 0x3B osz_refining_prefix REFINING66() MOD[0b11] MOD=3 REG[rrr] RM[nnn]', 'OPERANDS': 'REG0=XMM_R():rw:dq    REG1=XMM_B():r:dq'},
{'ICLASS': 'PMINUW', 'CPL': '3', 'CATEGORY': 'SSE', 'EXTENSION': 'SSE4', 'EXCEPTIONS': 'SSE_TYPE_4', 'ATTRIBUTES': 'REQUIRES_ALIGNMENT', 'PATTERN': '0x0F 0x38 0x3A osz_refining_prefix REFINING66() MOD[0b11] MOD=3 REG[rrr] RM[nnn]', 'OPERANDS': 'REG0=XMM_R():rw:dq    REG1=XMM_B():r:dq'},
{'ICLASS': 'PMOVSXBD', 'CPL': '3', 'CATEGORY': 'SSE', 'EXTENSION': 'SSE4', 'EXCEPTIONS': 'SSE_TYPE_5', 'ATTRIBUTES': '', 'PATTERN': '0x0F 0x38 0x21 osz_refining_prefix REFINING66() MOD[0b11] MOD=3 REG[rrr] RM[nnn]', 'OPERANDS': 'REG0=XMM_R():w:dq:i32    REG1=XMM_B():r:d:i8'},
{'ICLASS': 'PMOVSXBQ', 'CPL': '3', 'CATEGORY': 'SSE', 'EXTENSION': 'SSE4', 'EXCEPTIONS': 'SSE_TYPE_5', 'ATTRIBUTES': '', 'PATTERN': '0x0F 0x38 0x22 osz_refining_prefix REFINING66() MOD[0b11] MOD=3 REG[rrr] RM[nnn]', 'OPERANDS': 'REG0=XMM_R():w:dq:i64    REG1=XMM_B():r:w:i8'},
{'ICLASS': 'PMOVSXBW', 'CPL': '3', 'CATEGORY': 'SSE', 'EXTENSION': 'SSE4', 'EXCEPTIONS': 'SSE_TYPE_5', 'ATTRIBUTES': '', 'PATTERN': '0x0F 0x38 0x20 osz_refining_prefix REFINING66() MOD[0b11] MOD=3 REG[rrr] RM[nnn]', 'OPERANDS': 'REG0=XMM_R():w:dq:i16    REG1=XMM_B():r:q:i8'},
{'ICLASS': 'PMOVSXDQ', 'CPL': '3', 'CATEGORY': 'SSE', 'EXTENSION': 'SSE4', 'EXCEPTIONS': 'SSE_TYPE_5', 'ATTRIBUTES': '', 'PATTERN': '0x0F 0x38 0x25 osz_refining_prefix REFINING66() MOD[0b11] MOD=3 REG[rrr] RM[nnn]', 'OPERANDS': 'REG0=XMM_R():w:dq:i64    REG1=XMM_B():r:q:i32'},
{'ICLASS': 'PMOVSXWD', 'CPL': '3', 'CATEGORY': 'SSE', 'EXTENSION': 'SSE4', 'EXCEPTIONS': 'SSE_TYPE_5', 'ATTRIBUTES': '', 'PATTERN': '0x0F 0x38 0x23 osz_refining_prefix REFINING66() MOD[0b11] MOD=3 REG[rrr] RM[nnn]', 'OPERANDS': 'REG0=XMM_R():w:dq:i32    REG1=XMM_B():r:q:i16'},
{'ICLASS': 'PMOVSXWQ', 'CPL': '3', 'CATEGORY': 'SSE', 'EXTENSION': 'SSE4', 'EXCEPTIONS': 'SSE_TYPE_5', 'ATTRIBUTES': '', 'PATTERN': '0x0F 0x38 0x24 osz_refining_prefix REFINING66() MOD[0b11] MOD=3 REG[rrr] RM[nnn]', 'OPERANDS': 'REG0=XMM_R():w:dq:i64    REG1=XMM_B():r:d:i16'},
{'ICLASS': 'PMOVZXBD', 'CPL': '3', 'CATEGORY': 'SSE', 'EXTENSION': 'SSE4', 'EXCEPTIONS': 'SSE_TYPE_5', 'ATTRIBUTES': '', 'PATTERN': '0x0F 0x38 0x31 osz_refining_prefix REFINING66() MOD[0b11] MOD=3 REG[rrr] RM[nnn]', 'OPERANDS': 'REG0=XMM_R():w:dq:u32    REG1=XMM_B():r:d:u8'},
{'ICLASS': 'PMOVZXBQ', 'CPL': '3', 'CATEGORY': 'SSE', 'EXTENSION': 'SSE4', 'EXCEPTIONS': 'SSE_TYPE_5', 'ATTRIBUTES': '', 'PATTERN': '0x0F 0x38 0x32 osz_refining_prefix REFINING66() MOD[0b11] MOD=3 REG[rrr] RM[nnn]', 'OPERANDS': 'REG0=XMM_R():w:dq:u64    REG1=XMM_B():r:w:u8'},
{'ICLASS': 'PMOVZXBW', 'CPL': '3', 'CATEGORY': 'SSE', 'EXTENSION': 'SSE4', 'EXCEPTIONS': 'SSE_TYPE_5', 'ATTRIBUTES': '', 'PATTERN': '0x0F 0x38 0x30 osz_refining_prefix REFINING66() MOD[0b11] MOD=3 REG[rrr] RM[nnn]', 'OPERANDS': 'REG0=XMM_R():w:dq:u16    REG1=XMM_B():r:q:u8'},
{'ICLASS': 'PMOVZXDQ', 'CPL': '3', 'CATEGORY': 'SSE', 'EXTENSION': 'SSE4', 'EXCEPTIONS': 'SSE_TYPE_5', 'ATTRIBUTES': '', 'PATTERN': '0x0F 0x38 0x35 osz_refining_prefix REFINING66() MOD[0b11] MOD=3 REG[rrr] RM[nnn]', 'OPERANDS': 'REG0=XMM_R():w:dq:u64    REG1=XMM_B():r:q:u32'},
{'ICLASS': 'PMOVZXWD', 'CPL': '3', 'CATEGORY': 'SSE', 'EXTENSION': 'SSE4', 'EXCEPTIONS': 'SSE_TYPE_5', 'ATTRIBUTES': '', 'PATTERN': '0x0F 0x38 0x33 osz_refining_prefix REFINING66() MOD[0b11] MOD=3 REG[rrr] RM[nnn]', 'OPERANDS': 'REG0=XMM_R():w:dq:u32    REG1=XMM_B():r:q:u16'},
{'ICLASS': 'PMOVZXWQ', 'CPL': '3', 'CATEGORY': 'SSE', 'EXTENSION': 'SSE4', 'EXCEPTIONS': 'SSE_TYPE_5', 'ATTRIBUTES': '', 'PATTERN': '0x0F 0x38 0x34 osz_refining_prefix REFINING66() MOD[0b11] MOD=3 REG[rrr] RM[nnn]', 'OPERANDS': 'REG0=XMM_R():w:dq:u64    REG1=XMM_B():r:d:u16'},
{'ICLASS': 'PMULDQ', 'CPL': '3', 'CATEGORY': 'SSE', 'EXTENSION': 'SSE4', 'EXCEPTIONS': 'SSE_TYPE_4', 'ATTRIBUTES': 'REQUIRES_ALIGNMENT', 'PATTERN': '0x0F 0x38 0x28 osz_refining_prefix REFINING66() MOD[0b11] MOD=3 REG[rrr] RM[nnn]', 'OPERANDS': 'REG0=XMM_R():rw:dq    REG1=XMM_B():r:dq'},
{'ICLASS': 'PMULLD', 'CPL': '3', 'CATEGORY': 'SSE', 'EXTENSION': 'SSE4', 'EXCEPTIONS': 'SSE_TYPE_4', 'ATTRIBUTES': 'REQUIRES_ALIGNMENT', 'PATTERN': '0x0F 0x38 0x40 osz_refining_prefix REFINING66() MOD[0b11] MOD=3 REG[rrr] RM[nnn]', 'OPERANDS': 'REG0=XMM_R():rw:dq    REG1=XMM_B():r:dq'},
{'ICLASS': 'POPCNT', 'CPL': '3', 'CATEGORY': 'SSE', 'EXTENSION': 'SSE4', 'ISA_SET': 'POPCNT', 'ATTRIBUTES': 'IGNORES_OSFXSR', 'FLAGS': 'MUST [ cf-0 zf-mod of-0 af-0 pf-0 sf-0 ]', 'PATTERN': '0x0F 0xB8  f3_refining_prefix MOD[0b11] MOD=3 REG[rrr] RM[nnn]', 'OPERANDS': 'REG0=GPRv_R():w:v     REG1=GPRv_B():r:v'},
{'ICLASS': 'PTEST', 'CPL': '3', 'CATEGORY': 'LOGICAL', 'EXTENSION': 'SSE4', 'EXCEPTIONS': 'SSE_TYPE_4', 'ATTRIBUTES': 'REQUIRES_ALIGNMENT', 'FLAGS': 'MUST [ cf-mod zf-mod  of-0 af-0 pf-0 sf-0 ]', 'PATTERN': '0x0F 0x38 0x17 osz_refining_prefix REFINING66() MOD[0b11] MOD=3 REG[rrr] RM[nnn]', 'OPERANDS': 'REG0=XMM_R():r:dq   REG1=XMM_B():r:dq'},
{'ICLASS': 'ROUNDPD', 'CPL': '3', 'CATEGORY': 'SSE', 'EXTENSION': 'SSE4', 'EXCEPTIONS': 'SSE_TYPE_2', 'ATTRIBUTES': 'REQUIRES_ALIGNMENT MXCSR', 'PATTERN': '0x0F 0x3A 0x09 osz_refining_prefix REFINING66() MOD[0b11] MOD=3 REG[rrr] RM[nnn] UIMM8()', 'OPERANDS': 'REG0=XMM_R():w:pd   REG1=XMM_B():r:pd   IMM0:r:b'},
{'ICLASS': 'ROUNDPS', 'CPL': '3', 'CATEGORY': 'SSE', 'EXTENSION': 'SSE4', 'EXCEPTIONS': 'SSE_TYPE_2', 'ATTRIBUTES': 'REQUIRES_ALIGNMENT MXCSR', 'PATTERN': '0x0F 0x3A 0x08 osz_refining_prefix REFINING66() MOD[0b11] MOD=3 REG[rrr] RM[nnn] UIMM8()', 'OPERANDS': 'REG0=XMM_R():w:ps   REG1=XMM_B():r:ps   IMM0:r:b'},
{'ICLASS': 'ROUNDSD', 'CPL': '3', 'ATTRIBUTES': 'simd_scalar  MXCSR', 'CATEGORY': 'SSE', 'EXTENSION': 'SSE4', 'EXCEPTIONS': 'SSE_TYPE_3', 'PATTERN': '0x0F 0x3A 0x0B osz_refining_prefix REFINING66() MOD[0b11] MOD=3 REG[rrr] RM[nnn] UIMM8()', 'OPERANDS': 'REG0=XMM_R():rw:q   REG1=XMM_B():r:q   IMM0:r:b'},
{'ICLASS': 'ROUNDSS', 'CPL': '3', 'ATTRIBUTES': 'simd_scalar  MXCSR', 'CATEGORY': 'SSE', 'EXTENSION': 'SSE4', 'EXCEPTIONS': 'SSE_TYPE_3', 'PATTERN': '0x0F 0x3A 0x0A osz_refining_prefix REFINING66() MOD[0b11] MOD=3 REG[rrr] RM[nnn] UIMM8()', 'OPERANDS': 'REG0=XMM_R():rw:d   REG1=XMM_B():r:d   IMM0:r:b'},
]
