vendor_name = ModelSim
source_file = 1, C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/Clock.vhd
source_file = 1, C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/muxGenerico2x1.vhd
source_file = 1, C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/ULA.vhd
source_file = 1, C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/edgeDetector.vhd
source_file = 1, C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/registradorGenerico.vhd
source_file = 1, C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/bancoRegistradoresArqRegReg.vhd
source_file = 1, C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/memoriaROM.vhd
source_file = 1, C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/memoriaRAM.vhd
source_file = 1, C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/divisorGenerico.vhd
source_file = 1, C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/UnidadeControle.vhd
source_file = 1, C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/decodificador2x4.vhd
source_file = 1, C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/somaConstante.vhd
source_file = 1, C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/Processador.vhd
source_file = 1, C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/Waveform.vwf
source_file = 1, C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/Waveform1.vwf
source_file = 1, C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/Waveform2.vwf
source_file = 1, C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/interfaceCHAVES.vhd
source_file = 1, C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/interfaceLEDs.vhd
source_file = 1, C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/interfaceBOTOES.vhd
source_file = 1, C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/conversorHex7Seg.vhd
source_file = 1, C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/divisorGenerico_e_Interface.vhd
source_file = 1, C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/interfaceHEX.vhd
source_file = 1, C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/main.vhd
source_file = 1, C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/Waveform3.vwf
source_file = 1, C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/Waveform4.vwf
source_file = 1, C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/Waveform5.vwf
source_file = 1, C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/Waveform6.vwf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/db/Clock.cbx.xml
design_name = Clock
instance = comp, \HEX0[0]~output\, HEX0[0]~output, Clock, 1
instance = comp, \HEX0[1]~output\, HEX0[1]~output, Clock, 1
instance = comp, \HEX0[2]~output\, HEX0[2]~output, Clock, 1
instance = comp, \HEX0[3]~output\, HEX0[3]~output, Clock, 1
instance = comp, \HEX0[4]~output\, HEX0[4]~output, Clock, 1
instance = comp, \HEX0[5]~output\, HEX0[5]~output, Clock, 1
instance = comp, \HEX0[6]~output\, HEX0[6]~output, Clock, 1
instance = comp, \HEX1[0]~output\, HEX1[0]~output, Clock, 1
instance = comp, \HEX1[1]~output\, HEX1[1]~output, Clock, 1
instance = comp, \HEX1[2]~output\, HEX1[2]~output, Clock, 1
instance = comp, \HEX1[3]~output\, HEX1[3]~output, Clock, 1
instance = comp, \HEX1[4]~output\, HEX1[4]~output, Clock, 1
instance = comp, \HEX1[5]~output\, HEX1[5]~output, Clock, 1
instance = comp, \HEX1[6]~output\, HEX1[6]~output, Clock, 1
instance = comp, \HEX2[0]~output\, HEX2[0]~output, Clock, 1
instance = comp, \HEX2[1]~output\, HEX2[1]~output, Clock, 1
instance = comp, \HEX2[2]~output\, HEX2[2]~output, Clock, 1
instance = comp, \HEX2[3]~output\, HEX2[3]~output, Clock, 1
instance = comp, \HEX2[4]~output\, HEX2[4]~output, Clock, 1
instance = comp, \HEX2[5]~output\, HEX2[5]~output, Clock, 1
instance = comp, \HEX2[6]~output\, HEX2[6]~output, Clock, 1
instance = comp, \HEX3[0]~output\, HEX3[0]~output, Clock, 1
instance = comp, \HEX3[1]~output\, HEX3[1]~output, Clock, 1
instance = comp, \HEX3[2]~output\, HEX3[2]~output, Clock, 1
instance = comp, \HEX3[3]~output\, HEX3[3]~output, Clock, 1
instance = comp, \HEX3[4]~output\, HEX3[4]~output, Clock, 1
instance = comp, \HEX3[5]~output\, HEX3[5]~output, Clock, 1
instance = comp, \HEX3[6]~output\, HEX3[6]~output, Clock, 1
instance = comp, \HEX4[0]~output\, HEX4[0]~output, Clock, 1
instance = comp, \HEX4[1]~output\, HEX4[1]~output, Clock, 1
instance = comp, \HEX4[2]~output\, HEX4[2]~output, Clock, 1
instance = comp, \HEX4[3]~output\, HEX4[3]~output, Clock, 1
instance = comp, \HEX4[4]~output\, HEX4[4]~output, Clock, 1
instance = comp, \HEX4[5]~output\, HEX4[5]~output, Clock, 1
instance = comp, \HEX4[6]~output\, HEX4[6]~output, Clock, 1
instance = comp, \HEX5[0]~output\, HEX5[0]~output, Clock, 1
instance = comp, \HEX5[1]~output\, HEX5[1]~output, Clock, 1
instance = comp, \HEX5[2]~output\, HEX5[2]~output, Clock, 1
instance = comp, \HEX5[3]~output\, HEX5[3]~output, Clock, 1
instance = comp, \HEX5[4]~output\, HEX5[4]~output, Clock, 1
instance = comp, \HEX5[5]~output\, HEX5[5]~output, Clock, 1
instance = comp, \HEX5[6]~output\, HEX5[6]~output, Clock, 1
instance = comp, \habilita_t[0]~output\, habilita_t[0]~output, Clock, 1
instance = comp, \habilita_t[1]~output\, habilita_t[1]~output, Clock, 1
instance = comp, \habilita_t[2]~output\, habilita_t[2]~output, Clock, 1
instance = comp, \habilita_t[3]~output\, habilita_t[3]~output, Clock, 1
instance = comp, \habilita_t[4]~output\, habilita_t[4]~output, Clock, 1
instance = comp, \habilita_t[5]~output\, habilita_t[5]~output, Clock, 1
instance = comp, \habilita_t[6]~output\, habilita_t[6]~output, Clock, 1
instance = comp, \habilita_t[7]~output\, habilita_t[7]~output, Clock, 1
instance = comp, \habilitahex_t[0]~output\, habilitahex_t[0]~output, Clock, 1
instance = comp, \habilitahex_t[1]~output\, habilitahex_t[1]~output, Clock, 1
instance = comp, \habilitahex_t[2]~output\, habilitahex_t[2]~output, Clock, 1
instance = comp, \habilitahex_t[3]~output\, habilitahex_t[3]~output, Clock, 1
instance = comp, \habilitahex_t[4]~output\, habilitahex_t[4]~output, Clock, 1
instance = comp, \habilitahex_t[5]~output\, habilitahex_t[5]~output, Clock, 1
instance = comp, \habilitahex_t[6]~output\, habilitahex_t[6]~output, Clock, 1
instance = comp, \habilitahex_t[7]~output\, habilitahex_t[7]~output, Clock, 1
instance = comp, \saidaDaodos_DEBUG[0]~output\, saidaDaodos_DEBUG[0]~output, Clock, 1
instance = comp, \saidaDaodos_DEBUG[1]~output\, saidaDaodos_DEBUG[1]~output, Clock, 1
instance = comp, \saidaDaodos_DEBUG[2]~output\, saidaDaodos_DEBUG[2]~output, Clock, 1
instance = comp, \saidaDaodos_DEBUG[3]~output\, saidaDaodos_DEBUG[3]~output, Clock, 1
instance = comp, \saidaDaodos_DEBUG[4]~output\, saidaDaodos_DEBUG[4]~output, Clock, 1
instance = comp, \saidaDaodos_DEBUG[5]~output\, saidaDaodos_DEBUG[5]~output, Clock, 1
instance = comp, \saidaDaodos_DEBUG[6]~output\, saidaDaodos_DEBUG[6]~output, Clock, 1
instance = comp, \saidaDaodos_DEBUG[7]~output\, saidaDaodos_DEBUG[7]~output, Clock, 1
instance = comp, \enderecoRAMROM_DEBUG[0]~output\, enderecoRAMROM_DEBUG[0]~output, Clock, 1
instance = comp, \enderecoRAMROM_DEBUG[1]~output\, enderecoRAMROM_DEBUG[1]~output, Clock, 1
instance = comp, \enderecoRAMROM_DEBUG[2]~output\, enderecoRAMROM_DEBUG[2]~output, Clock, 1
instance = comp, \enderecoRAMROM_DEBUG[3]~output\, enderecoRAMROM_DEBUG[3]~output, Clock, 1
instance = comp, \enderecoRAMROM_DEBUG[4]~output\, enderecoRAMROM_DEBUG[4]~output, Clock, 1
instance = comp, \enderecoRAMROM_DEBUG[5]~output\, enderecoRAMROM_DEBUG[5]~output, Clock, 1
instance = comp, \enderecoRAMROM_DEBUG[6]~output\, enderecoRAMROM_DEBUG[6]~output, Clock, 1
instance = comp, \enderecoRAMROM_DEBUG[7]~output\, enderecoRAMROM_DEBUG[7]~output, Clock, 1
instance = comp, \CLOCK_50~input\, CLOCK_50~input, Clock, 1
instance = comp, \CLOCK_50~inputCLKENA0\, CLOCK_50~inputCLKENA0, Clock, 1
instance = comp, \processador|PC|DOUT[4]\, processador|PC|DOUT[4], Clock, 1
instance = comp, \processador|inc|Add0~1\, processador|inc|Add0~1, Clock, 1
instance = comp, \processador|PC|DOUT[0]\, processador|PC|DOUT[0], Clock, 1
instance = comp, \processador|inc|Add0~25\, processador|inc|Add0~25, Clock, 1
instance = comp, \processador|PC|DOUT[1]\, processador|PC|DOUT[1], Clock, 1
instance = comp, \processador|inc|Add0~5\, processador|inc|Add0~5, Clock, 1
instance = comp, \processador|PC|DOUT[2]\, processador|PC|DOUT[2], Clock, 1
instance = comp, \processador|inc|Add0~29\, processador|inc|Add0~29, Clock, 1
instance = comp, \processador|PC|DOUT[3]\, processador|PC|DOUT[3], Clock, 1
instance = comp, \processador|inc|Add0~9\, processador|inc|Add0~9, Clock, 1
instance = comp, \processador|PC|DOUT[4]~DUPLICATE\, processador|PC|DOUT[4]~DUPLICATE, Clock, 1
instance = comp, \processador|PC|DOUT[7]\, processador|PC|DOUT[7], Clock, 1
instance = comp, \processador|inc|Add0~13\, processador|inc|Add0~13, Clock, 1
instance = comp, \processador|PC|DOUT[5]\, processador|PC|DOUT[5], Clock, 1
instance = comp, \processador|inc|Add0~17\, processador|inc|Add0~17, Clock, 1
instance = comp, \processador|PC|DOUT[6]\, processador|PC|DOUT[6], Clock, 1
instance = comp, \processador|inc|Add0~21\, processador|inc|Add0~21, Clock, 1
instance = comp, \processador|PC|DOUT[7]~DUPLICATE\, processador|PC|DOUT[7]~DUPLICATE, Clock, 1
instance = comp, \processador|PC|DOUT[5]~DUPLICATE\, processador|PC|DOUT[5]~DUPLICATE, Clock, 1
instance = comp, \processador|ROM|memROM~8\, processador|ROM|memROM~8, Clock, 1
instance = comp, \processador|PC|DOUT[0]~DUPLICATE\, processador|PC|DOUT[0]~DUPLICATE, Clock, 1
instance = comp, \processador|PC|DOUT[1]~DUPLICATE\, processador|PC|DOUT[1]~DUPLICATE, Clock, 1
instance = comp, \processador|ROM|memROM~11\, processador|ROM|memROM~11, Clock, 1
instance = comp, \processador|ROM|memROM~9\, processador|ROM|memROM~9, Clock, 1
instance = comp, \processador|UC|Equal2~0\, processador|UC|Equal2~0, Clock, 1
instance = comp, \processador|PC|DOUT[6]~DUPLICATE\, processador|PC|DOUT[6]~DUPLICATE, Clock, 1
instance = comp, \processador|ROM|memROM~0\, processador|ROM|memROM~0, Clock, 1
instance = comp, \processador|ROM|memROM~10\, processador|ROM|memROM~10, Clock, 1
instance = comp, \processador|ROM|memROM~12\, processador|ROM|memROM~12, Clock, 1
instance = comp, \processador|UC|Equal2~1\, processador|UC|Equal2~1, Clock, 1
instance = comp, \processador|PC|DOUT[2]~DUPLICATE\, processador|PC|DOUT[2]~DUPLICATE, Clock, 1
instance = comp, \processador|ROM|memROM~1\, processador|ROM|memROM~1, Clock, 1
instance = comp, \processador|ROM|memROM~7\, processador|ROM|memROM~7, Clock, 1
instance = comp, \processador|ROM|memROM~15\, processador|ROM|memROM~15, Clock, 1
instance = comp, \processador|UC|Equal2~2\, processador|UC|Equal2~2, Clock, 1
instance = comp, \processador|PC|DOUT[3]~DUPLICATE\, processador|PC|DOUT[3]~DUPLICATE, Clock, 1
instance = comp, \processador|ROM|memROM~14\, processador|ROM|memROM~14, Clock, 1
instance = comp, \processador|ROM|memROM~13\, processador|ROM|memROM~13, Clock, 1
instance = comp, \processador|Registradores|registrador~151\, processador|Registradores|registrador~151, Clock, 1
instance = comp, \processador|Registradores|registrador~31\, processador|Registradores|registrador~31, Clock, 1
instance = comp, \processador|Registradores|registrador~149\, processador|Registradores|registrador~149, Clock, 1
instance = comp, \processador|Registradores|registrador~14\, processador|Registradores|registrador~14, Clock, 1
instance = comp, \processador|Registradores|registrador~30DUPLICATE\, processador|Registradores|registrador~30DUPLICATE, Clock, 1
instance = comp, \processador|Registradores|registrador~152\, processador|Registradores|registrador~152, Clock, 1
instance = comp, \processador|Registradores|registrador~38\, processador|Registradores|registrador~38, Clock, 1
instance = comp, \processador|ROM|memROM~16\, processador|ROM|memROM~16, Clock, 1
instance = comp, \processador|ROM|memROM~4\, processador|ROM|memROM~4, Clock, 1
instance = comp, \processador|Registradores|registrador~150\, processador|Registradores|registrador~150, Clock, 1
instance = comp, \processador|Registradores|registrador~22\, processador|Registradores|registrador~22, Clock, 1
instance = comp, \processador|ROM|memROM~2\, processador|ROM|memROM~2, Clock, 1
instance = comp, \processador|ROM|memROM~5\, processador|ROM|memROM~5, Clock, 1
instance = comp, \processador|Registradores|registrador~142\, processador|Registradores|registrador~142, Clock, 1
instance = comp, \KEY[3]~input\, KEY[3]~input, Clock, 1
instance = comp, \Decoder|LessThan0~0\, Decoder|LessThan0~0, Clock, 1
instance = comp, \processador|Registradores|registrador~21\, processador|Registradores|registrador~21, Clock, 1
instance = comp, \processador|Registradores|registrador~13\, processador|Registradores|registrador~13, Clock, 1
instance = comp, \processador|Registradores|registrador~37\, processador|Registradores|registrador~37, Clock, 1
instance = comp, \processador|Registradores|registrador~141\, processador|Registradores|registrador~141, Clock, 1
instance = comp, \processador|ULA|Add0~34\, processador|ULA|Add0~34, Clock, 1
instance = comp, \processador|ULA|Add0~1\, processador|ULA|Add0~1, Clock, 1
instance = comp, \SW[3]~input\, SW[3]~input, Clock, 1
instance = comp, \SW[1]~input\, SW[1]~input, Clock, 1
instance = comp, \SW[0]~input\, SW[0]~input, Clock, 1
instance = comp, \SW[2]~input\, SW[2]~input, Clock, 1
instance = comp, \processador|ROM|memROM~3\, processador|ROM|memROM~3, Clock, 1
instance = comp, \processador|ROM|memROM~6\, processador|ROM|memROM~6, Clock, 1
instance = comp, \interfaceChaves|Mux0~0\, interfaceChaves|Mux0~0, Clock, 1
instance = comp, \processador|MUX_ULA|saida_MUX[0]~7\, processador|MUX_ULA|saida_MUX[0]~7, Clock, 1
instance = comp, \processador|Registradores|registrador~29\, processador|Registradores|registrador~29, Clock, 1
instance = comp, \processador|ULA|Add0~5\, processador|ULA|Add0~5, Clock, 1
instance = comp, \processador|MUX_ULA|saida_MUX[1]~0\, processador|MUX_ULA|saida_MUX[1]~0, Clock, 1
instance = comp, \processador|Registradores|registrador~30\, processador|Registradores|registrador~30, Clock, 1
instance = comp, \processador|ULA|Add0~9\, processador|ULA|Add0~9, Clock, 1
instance = comp, \processador|MUX_ULA|saida_MUX[2]~1\, processador|MUX_ULA|saida_MUX[2]~1, Clock, 1
instance = comp, \processador|Registradores|registrador~15\, processador|Registradores|registrador~15, Clock, 1
instance = comp, \processador|Registradores|registrador~31DUPLICATE\, processador|Registradores|registrador~31DUPLICATE, Clock, 1
instance = comp, \processador|Registradores|registrador~39\, processador|Registradores|registrador~39, Clock, 1
instance = comp, \processador|Registradores|registrador~23\, processador|Registradores|registrador~23, Clock, 1
instance = comp, \processador|Registradores|registrador~143\, processador|Registradores|registrador~143, Clock, 1
instance = comp, \processador|Registradores|registrador~32\, processador|Registradores|registrador~32, Clock, 1
instance = comp, \processador|Registradores|registrador~16\, processador|Registradores|registrador~16, Clock, 1
instance = comp, \processador|ULA|Add0~13\, processador|ULA|Add0~13, Clock, 1
instance = comp, \processador|MUX_ULA|saida_MUX[3]~2\, processador|MUX_ULA|saida_MUX[3]~2, Clock, 1
instance = comp, \processador|Registradores|registrador~24\, processador|Registradores|registrador~24, Clock, 1
instance = comp, \processador|Registradores|registrador~40\, processador|Registradores|registrador~40, Clock, 1
instance = comp, \processador|Registradores|registrador~144\, processador|Registradores|registrador~144, Clock, 1
instance = comp, \interfaceHEX|conversorHex0|rascSaida7seg[0]~0\, interfaceHEX|conversorHex0|rascSaida7seg[0]~0, Clock, 1
instance = comp, \Decoder|Equal0~0\, Decoder|Equal0~0, Clock, 1
instance = comp, \interfaceHEX|conversorHex0|saida7seg[0]\, interfaceHEX|conversorHex0|saida7seg[0], Clock, 1
instance = comp, \interfaceHEX|conversorHex0|rascSaida7seg[1]~1\, interfaceHEX|conversorHex0|rascSaida7seg[1]~1, Clock, 1
instance = comp, \interfaceHEX|conversorHex0|saida7seg[1]\, interfaceHEX|conversorHex0|saida7seg[1], Clock, 1
instance = comp, \interfaceHEX|conversorHex0|rascSaida7seg[2]~2\, interfaceHEX|conversorHex0|rascSaida7seg[2]~2, Clock, 1
instance = comp, \interfaceHEX|conversorHex0|saida7seg[2]~feeder\, interfaceHEX|conversorHex0|saida7seg[2]~feeder, Clock, 1
instance = comp, \interfaceHEX|conversorHex0|saida7seg[2]\, interfaceHEX|conversorHex0|saida7seg[2], Clock, 1
instance = comp, \interfaceHEX|conversorHex0|rascSaida7seg[3]~3\, interfaceHEX|conversorHex0|rascSaida7seg[3]~3, Clock, 1
instance = comp, \interfaceHEX|conversorHex0|saida7seg[3]\, interfaceHEX|conversorHex0|saida7seg[3], Clock, 1
instance = comp, \interfaceHEX|conversorHex0|rascSaida7seg[4]~4\, interfaceHEX|conversorHex0|rascSaida7seg[4]~4, Clock, 1
instance = comp, \interfaceHEX|conversorHex0|saida7seg[4]\, interfaceHEX|conversorHex0|saida7seg[4], Clock, 1
instance = comp, \interfaceHEX|conversorHex0|rascSaida7seg[5]~5\, interfaceHEX|conversorHex0|rascSaida7seg[5]~5, Clock, 1
instance = comp, \interfaceHEX|conversorHex0|saida7seg[5]\, interfaceHEX|conversorHex0|saida7seg[5], Clock, 1
instance = comp, \interfaceHEX|conversorHex0|rascSaida7seg[6]~6\, interfaceHEX|conversorHex0|rascSaida7seg[6]~6, Clock, 1
instance = comp, \interfaceHEX|conversorHex0|saida7seg[6]\, interfaceHEX|conversorHex0|saida7seg[6], Clock, 1
instance = comp, \processador|Registradores|registrador~35\, processador|Registradores|registrador~35, Clock, 1
instance = comp, \processador|Registradores|registrador~19\, processador|Registradores|registrador~19, Clock, 1
instance = comp, \processador|Registradores|registrador~18\, processador|Registradores|registrador~18, Clock, 1
instance = comp, \processador|Registradores|registrador~42\, processador|Registradores|registrador~42, Clock, 1
instance = comp, \processador|Registradores|registrador~26\, processador|Registradores|registrador~26, Clock, 1
instance = comp, \processador|Registradores|registrador~146\, processador|Registradores|registrador~146, Clock, 1
instance = comp, \processador|Registradores|registrador~17\, processador|Registradores|registrador~17, Clock, 1
instance = comp, \processador|Registradores|registrador~41\, processador|Registradores|registrador~41, Clock, 1
instance = comp, \processador|Registradores|registrador~25\, processador|Registradores|registrador~25, Clock, 1
instance = comp, \processador|Registradores|registrador~145\, processador|Registradores|registrador~145, Clock, 1
instance = comp, \processador|ULA|Add0~17\, processador|ULA|Add0~17, Clock, 1
instance = comp, \processador|MUX_ULA|saida_MUX[4]~3\, processador|MUX_ULA|saida_MUX[4]~3, Clock, 1
instance = comp, \processador|Registradores|registrador~33\, processador|Registradores|registrador~33, Clock, 1
instance = comp, \processador|ULA|Add0~21\, processador|ULA|Add0~21, Clock, 1
instance = comp, \processador|MUX_ULA|saida_MUX[5]~4\, processador|MUX_ULA|saida_MUX[5]~4, Clock, 1
instance = comp, \processador|Registradores|registrador~34\, processador|Registradores|registrador~34, Clock, 1
instance = comp, \processador|ULA|Add0~25\, processador|ULA|Add0~25, Clock, 1
instance = comp, \processador|MUX_ULA|saida_MUX[6]~5\, processador|MUX_ULA|saida_MUX[6]~5, Clock, 1
instance = comp, \processador|Registradores|registrador~35DUPLICATE\, processador|Registradores|registrador~35DUPLICATE, Clock, 1
instance = comp, \processador|Registradores|registrador~43\, processador|Registradores|registrador~43, Clock, 1
instance = comp, \processador|Registradores|registrador~27\, processador|Registradores|registrador~27, Clock, 1
instance = comp, \processador|Registradores|registrador~147\, processador|Registradores|registrador~147, Clock, 1
instance = comp, \processador|Registradores|registrador~36\, processador|Registradores|registrador~36, Clock, 1
instance = comp, \processador|ULA|Add0~29\, processador|ULA|Add0~29, Clock, 1
instance = comp, \processador|MUX_ULA|saida_MUX[7]~6\, processador|MUX_ULA|saida_MUX[7]~6, Clock, 1
instance = comp, \processador|Registradores|registrador~20\, processador|Registradores|registrador~20, Clock, 1
instance = comp, \processador|Registradores|registrador~44\, processador|Registradores|registrador~44, Clock, 1
instance = comp, \processador|Registradores|registrador~28\, processador|Registradores|registrador~28, Clock, 1
instance = comp, \processador|Registradores|registrador~148\, processador|Registradores|registrador~148, Clock, 1
instance = comp, \interfaceHEX|conversorHex1|rascSaida7seg[0]~0\, interfaceHEX|conversorHex1|rascSaida7seg[0]~0, Clock, 1
instance = comp, \Decoder|Equal1~0\, Decoder|Equal1~0, Clock, 1
instance = comp, \interfaceHEX|conversorHex1|saida7seg[0]\, interfaceHEX|conversorHex1|saida7seg[0], Clock, 1
instance = comp, \interfaceHEX|conversorHex1|rascSaida7seg[1]~1\, interfaceHEX|conversorHex1|rascSaida7seg[1]~1, Clock, 1
instance = comp, \interfaceHEX|conversorHex1|saida7seg[1]\, interfaceHEX|conversorHex1|saida7seg[1], Clock, 1
instance = comp, \interfaceHEX|conversorHex1|rascSaida7seg[2]~2\, interfaceHEX|conversorHex1|rascSaida7seg[2]~2, Clock, 1
instance = comp, \interfaceHEX|conversorHex1|saida7seg[2]\, interfaceHEX|conversorHex1|saida7seg[2], Clock, 1
instance = comp, \interfaceHEX|conversorHex1|rascSaida7seg[3]~3\, interfaceHEX|conversorHex1|rascSaida7seg[3]~3, Clock, 1
instance = comp, \interfaceHEX|conversorHex1|saida7seg[3]\, interfaceHEX|conversorHex1|saida7seg[3], Clock, 1
instance = comp, \interfaceHEX|conversorHex1|rascSaida7seg[4]~4\, interfaceHEX|conversorHex1|rascSaida7seg[4]~4, Clock, 1
instance = comp, \interfaceHEX|conversorHex1|saida7seg[4]\, interfaceHEX|conversorHex1|saida7seg[4], Clock, 1
instance = comp, \interfaceHEX|conversorHex1|rascSaida7seg[5]~5\, interfaceHEX|conversorHex1|rascSaida7seg[5]~5, Clock, 1
instance = comp, \interfaceHEX|conversorHex1|saida7seg[5]\, interfaceHEX|conversorHex1|saida7seg[5], Clock, 1
instance = comp, \interfaceHEX|conversorHex1|rascSaida7seg[6]~6\, interfaceHEX|conversorHex1|rascSaida7seg[6]~6, Clock, 1
instance = comp, \interfaceHEX|conversorHex1|saida7seg[6]\, interfaceHEX|conversorHex1|saida7seg[6], Clock, 1
instance = comp, \Decoder|Equal2~0\, Decoder|Equal2~0, Clock, 1
instance = comp, \interfaceHEX|conversorHex2|saida7seg[0]\, interfaceHEX|conversorHex2|saida7seg[0], Clock, 1
instance = comp, \interfaceHEX|conversorHex2|saida7seg[1]\, interfaceHEX|conversorHex2|saida7seg[1], Clock, 1
instance = comp, \interfaceHEX|conversorHex2|saida7seg[2]\, interfaceHEX|conversorHex2|saida7seg[2], Clock, 1
instance = comp, \interfaceHEX|conversorHex2|saida7seg[3]\, interfaceHEX|conversorHex2|saida7seg[3], Clock, 1
instance = comp, \interfaceHEX|conversorHex2|saida7seg[4]\, interfaceHEX|conversorHex2|saida7seg[4], Clock, 1
instance = comp, \interfaceHEX|conversorHex2|saida7seg[5]\, interfaceHEX|conversorHex2|saida7seg[5], Clock, 1
instance = comp, \interfaceHEX|conversorHex2|saida7seg[6]\, interfaceHEX|conversorHex2|saida7seg[6], Clock, 1
instance = comp, \Decoder|habilita[1]~0\, Decoder|habilita[1]~0, Clock, 1
instance = comp, \SW[4]~input\, SW[4]~input, Clock, 1
instance = comp, \SW[5]~input\, SW[5]~input, Clock, 1
instance = comp, \SW[6]~input\, SW[6]~input, Clock, 1
instance = comp, \SW[7]~input\, SW[7]~input, Clock, 1
instance = comp, \SW[8]~input\, SW[8]~input, Clock, 1
instance = comp, \SW[9]~input\, SW[9]~input, Clock, 1
instance = comp, \KEY[0]~input\, KEY[0]~input, Clock, 1
instance = comp, \KEY[1]~input\, KEY[1]~input, Clock, 1
instance = comp, \FPGA_RESET_N~input\, FPGA_RESET_N~input, Clock, 1
instance = comp, \KEY[2]~input\, KEY[2]~input, Clock, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, Clock, 1
