
===========================================================================
Clock Skew (Hold)
============================================================================
======================= min_ss_100C_1v60 Corner ===================================

Clock clk
1.014655 source latency mem_i0/clk1 v
-1.269010 target latency _144_/CLK ^
-0.250000 clock uncertainty
0.000000 CRPR
--------------
-0.504356 hold skew

