// Seed: 2127850462
module module_0 #(
    parameter id_3 = 32'd90,
    parameter id_4 = 32'd59
) (
    input  id_1,
    input  id_2,
    output _id_3
);
  logic _id_4;
  initial begin
    id_1 <= #id_5 1;
    if (1) begin
      if (1) begin
        id_2 = id_5 + 1'b0;
        SystemTFIdentifier(id_4);
      end else id_3 <= 1;
    end else id_1[id_4[id_3]] <= id_3;
  end
endmodule
