Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Fri Sep 19 16:38:48 2025
| Host         : jadem4ci running 64-bit unknown
| Command      : report_timing_summary -file ../../../reports/FPGA-Vivado/otbn_mac_bignum_TOWARDS/timing_summary.txt
| Design       : otbn_mac_bignum
| Device       : 7k160t-fbg676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (1174)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (1174)
---------------------------------------
 There are 1174 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.021        0.000                      0                 1590        0.197        0.000                      0                  948       15.225        0.000                       0                   508  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_i  {0.000 15.625}     31.250          32.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i               1.268        0.000                      0                  948        0.197        0.000                      0                  948       15.225        0.000                       0                   508  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
input port clock  clk_i                   0.944        0.000                      0                 1012                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        ----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**default**       clk_i                                     0.271        0.000                      0                  574                                                                        
**default**       input port clock                          0.021        0.000                      0                  266                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :            0  Failing Endpoints,  Worst Slack        1.268ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.268ns  (required time - arrival time)
  Source:                 stall_state_qwsel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            acc_intg_q_reg[309]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_i rise@31.250ns - clk_i rise@0.000ns)
  Data Path Delay:        30.027ns  (logic 13.141ns (43.764%)  route 16.886ns (56.236%))
  Logic Levels:           92  (CARRY4=66 DSP48E1=1 LUT2=8 LUT3=5 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 32.783 - 31.250 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=507, unset)          1.600     1.600    clk_i
    SLICE_X25Y59         FDRE                                         r  stall_state_qwsel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y59         FDRE (Prop_fdre_C_Q)         0.269     1.869 r  stall_state_qwsel_reg[0]/Q
                         net (fo=10, routed)          0.402     2.271    U_MUL/acc_intg_q_reg[260]_0
    SLICE_X25Y58         LUT2 (Prop_lut2_I0_O)        0.053     2.324 r  U_MUL/partialproduct0_i_150/O
                         net (fo=128, routed)         1.100     3.424    U_MUL/stall_state_qwsel_reg[0]
    SLICE_X40Y64         LUT5 (Prop_lut5_I0_O)        0.053     3.477 r  U_MUL/partialproduct0_i_261/O
                         net (fo=1, routed)           0.459     3.936    U_MUL/partialproduct0_i_261_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.053     3.989 f  U_MUL/partialproduct0_i_122/O
                         net (fo=1, routed)           0.457     4.446    U_MUL/partialproduct0_i_122_n_0
    SLICE_X40Y64         LUT5 (Prop_lut5_I3_O)        0.053     4.499 r  U_MUL/partialproduct0_i_25/O
                         net (fo=4, routed)           0.703     5.202    U_MUL/multiplier_op_a[7]
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_A[7]_P[24])
                                                      3.255     8.457 r  U_MUL/partialproduct/P[24]
                         net (fo=4, routed)           0.825     9.282    U_MUL/p_1_in6695_in
    SLICE_X43Y55         LUT6 (Prop_lut6_I1_O)        0.053     9.335 r  U_MUL/operation_result_o[218]_INST_0_i_87/O
                         net (fo=6, routed)           0.606     9.942    U_MUL/operation_result_o[218]_INST_0_i_87_n_0
    SLICE_X43Y53         LUT5 (Prop_lut5_I0_O)        0.053     9.995 r  U_MUL/operation_result_o[218]_INST_0_i_80/O
                         net (fo=5, routed)           0.303    10.298    U_MUL/p_0_in5173_in
    SLICE_X42Y53         LUT6 (Prop_lut6_I5_O)        0.053    10.351 r  U_MUL/operation_result_o[222]_INST_0_i_144/O
                         net (fo=4, routed)           0.718    11.069    U_MUL/operation_result_o[222]_INST_0_i_144_n_0
    SLICE_X38Y53         LUT2 (Prop_lut2_I0_O)        0.064    11.133 r  U_MUL/operation_result_o[222]_INST_0_i_108/O
                         net (fo=3, routed)           0.682    11.815    U_MUL/operation_result_o[222]_INST_0_i_108_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I1_O)        0.164    11.979 r  U_MUL/operation_result_o[222]_INST_0_i_110/O
                         net (fo=2, routed)           0.504    12.484    U_MUL/operation_result_o[222]_INST_0_i_110_n_0
    SLICE_X33Y53         LUT2 (Prop_lut2_I1_O)        0.053    12.537 r  U_MUL/operation_result_o[222]_INST_0_i_61/O
                         net (fo=7, routed)           0.609    13.145    U_MUL/p_0_in1625_in
    SLICE_X32Y53         LUT6 (Prop_lut6_I0_O)        0.053    13.198 r  U_MUL/operation_result_o[222]_INST_0_i_47/O
                         net (fo=1, routed)           0.520    13.718    U_MUL/operation_result_o[222]_INST_0_i_47_n_0
    SLICE_X31Y54         LUT2 (Prop_lut2_I1_O)        0.053    13.771 r  U_MUL/operation_result_o[222]_INST_0_i_13/O
                         net (fo=1, routed)           0.431    14.203    U_MUL/csa12_return0116_out[0]
    SLICE_X30Y54         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230    14.433 r  U_MUL/operation_result_o[222]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.433    U_MUL/operation_result_o[222]_INST_0_i_4_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    14.572 r  U_MUL/operation_result_o[223]_INST_0_i_5/O[0]
                         net (fo=7, routed)           0.707    15.278    U_MUL/mul_res[31]
    SLICE_X31Y68         LUT2 (Prop_lut2_I0_O)        0.155    15.433 r  U_MUL/operation_result_o[31]_INST_0_i_2/O
                         net (fo=2, routed)           0.358    15.792    U_MUL/adder_op_a[31]
    SLICE_X29Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230    16.022 r  U_MUL/operation_result_o[31]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.022    U_MUL/operation_result_o[31]_INST_0_i_1_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179    16.201 r  U_MUL/operation_result_o[35]_INST_0_i_11/CO[0]
                         net (fo=4, routed)           0.283    16.484    U_MUL/adder_x_carry_out[0]
    SLICE_X27Y69         LUT3 (Prop_lut3_I2_O)        0.157    16.641 r  U_MUL/operation_result_o[35]_INST_0_i_2/O
                         net (fo=1, routed)           0.363    17.004    U_MUL/adder/adder_x_op_b[1][0]
    SLICE_X28Y67         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346    17.350 r  U_MUL/operation_result_o[35]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.350    U_MUL/operation_result_o[35]_INST_0_i_1_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.408 r  U_MUL/operation_result_o[39]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.408    U_MUL/operation_result_o[39]_INST_0_i_1_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.466 r  U_MUL/operation_result_o[43]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.466    U_MUL/operation_result_o[43]_INST_0_i_1_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.524 r  U_MUL/operation_result_o[47]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.524    U_MUL/operation_result_o[47]_INST_0_i_1_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.582 r  U_MUL/operation_result_o[51]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.582    U_MUL/operation_result_o[51]_INST_0_i_1_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.640 r  U_MUL/operation_result_o[55]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.640    U_MUL/operation_result_o[55]_INST_0_i_1_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.698 r  U_MUL/operation_result_o[59]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.698    U_MUL/operation_result_o[59]_INST_0_i_1_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.756 r  U_MUL/operation_result_o[63]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.008    17.764    U_MUL/operation_result_o[63]_INST_0_i_1_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179    17.943 r  U_MUL/operation_result_o[67]_INST_0_i_11/CO[0]
                         net (fo=6, routed)           0.315    18.257    U_MUL/adder_x_carry_out[1]
    SLICE_X29Y76         LUT2 (Prop_lut2_I0_O)        0.157    18.414 r  U_MUL/operation_result_o[67]_INST_0_i_2/O
                         net (fo=1, routed)           0.146    18.560    U_MUL/operation_result_o[67]_INST_0_i_2_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346    18.906 r  U_MUL/operation_result_o[67]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.906    U_MUL/operation_result_o[67]_INST_0_i_1_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    18.964 r  U_MUL/operation_result_o[71]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.964    U_MUL/operation_result_o[71]_INST_0_i_1_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    19.022 r  U_MUL/operation_result_o[75]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.022    U_MUL/operation_result_o[75]_INST_0_i_1_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    19.080 r  U_MUL/operation_result_o[79]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.080    U_MUL/operation_result_o[79]_INST_0_i_1_n_0
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    19.138 r  U_MUL/operation_result_o[83]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.138    U_MUL/operation_result_o[83]_INST_0_i_1_n_0
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    19.196 r  U_MUL/operation_result_o[87]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.196    U_MUL/operation_result_o[87]_INST_0_i_1_n_0
    SLICE_X28Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    19.254 r  U_MUL/operation_result_o[91]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.254    U_MUL/operation_result_o[91]_INST_0_i_1_n_0
    SLICE_X28Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    19.312 r  U_MUL/operation_result_o[95]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.312    U_MUL/operation_result_o[95]_INST_0_i_1_n_0
    SLICE_X28Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179    19.491 r  U_MUL/operation_result_o[99]_INST_0_i_11/CO[0]
                         net (fo=4, routed)           0.263    19.755    U_MUL/adder_x_carry_out[2]
    SLICE_X29Y83         LUT3 (Prop_lut3_I2_O)        0.157    19.912 r  U_MUL/operation_result_o[99]_INST_0_i_2/O
                         net (fo=1, routed)           0.423    20.335    U_MUL/adder/adder_x_op_b[3][0]
    SLICE_X23Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346    20.681 r  U_MUL/operation_result_o[99]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.681    U_MUL/operation_result_o[99]_INST_0_i_1_n_0
    SLICE_X23Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    20.739 r  U_MUL/operation_result_o[103]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.739    U_MUL/operation_result_o[103]_INST_0_i_1_n_0
    SLICE_X23Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    20.797 r  U_MUL/operation_result_o[107]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.797    U_MUL/operation_result_o[107]_INST_0_i_1_n_0
    SLICE_X23Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    20.855 r  U_MUL/operation_result_o[111]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.855    U_MUL/operation_result_o[111]_INST_0_i_1_n_0
    SLICE_X23Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    20.913 r  U_MUL/operation_result_o[115]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.913    U_MUL/operation_result_o[115]_INST_0_i_1_n_0
    SLICE_X23Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    20.971 r  U_MUL/operation_result_o[119]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.971    U_MUL/operation_result_o[119]_INST_0_i_1_n_0
    SLICE_X23Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    21.029 r  U_MUL/operation_result_o[123]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.029    U_MUL/operation_result_o[123]_INST_0_i_1_n_0
    SLICE_X23Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    21.087 r  U_MUL/operation_result_o[127]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.087    U_MUL/operation_result_o[127]_INST_0_i_1_n_0
    SLICE_X23Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179    21.266 r  U_MUL/operation_result_o[131]_INST_0_i_11/CO[0]
                         net (fo=6, routed)           0.365    21.631    U_MUL/adder_x_carry_out[3]
    SLICE_X22Y89         LUT2 (Prop_lut2_I0_O)        0.157    21.788 r  U_MUL/operation_result_o[131]_INST_0_i_2/O
                         net (fo=1, routed)           0.736    22.525    U_MUL/operation_result_o[131]_INST_0_i_2_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346    22.871 r  U_MUL/operation_result_o[131]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.871    U_MUL/operation_result_o[131]_INST_0_i_1_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    22.929 r  U_MUL/operation_result_o[135]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.929    U_MUL/operation_result_o[135]_INST_0_i_1_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    22.987 r  U_MUL/operation_result_o[139]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.987    U_MUL/operation_result_o[139]_INST_0_i_1_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    23.045 r  U_MUL/operation_result_o[143]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.045    U_MUL/operation_result_o[143]_INST_0_i_1_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    23.103 r  U_MUL/operation_result_o[147]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.103    U_MUL/operation_result_o[147]_INST_0_i_1_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    23.161 r  U_MUL/operation_result_o[151]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.161    U_MUL/operation_result_o[151]_INST_0_i_1_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    23.219 r  U_MUL/operation_result_o[155]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.219    U_MUL/operation_result_o[155]_INST_0_i_1_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    23.277 r  U_MUL/operation_result_o[159]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.277    U_MUL/operation_result_o[159]_INST_0_i_1_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179    23.456 r  U_MUL/operation_result_o[163]_INST_0_i_11/CO[0]
                         net (fo=1, routed)           0.245    23.701    U_MUL/operation_result_o[163]_INST_0_i_11_n_3
    SLICE_X34Y82         LUT3 (Prop_lut3_I2_O)        0.157    23.858 r  U_MUL/operation_result_o[163]_INST_0_i_2/O
                         net (fo=1, routed)           0.255    24.112    U_MUL/adder/adder_x_op_b[5][0]
    SLICE_X35Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346    24.458 r  U_MUL/operation_result_o[163]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.458    U_MUL/operation_result_o[163]_INST_0_i_1_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    24.516 r  U_MUL/operation_result_o[167]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.516    U_MUL/operation_result_o[167]_INST_0_i_1_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    24.574 r  U_MUL/operation_result_o[171]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.574    U_MUL/operation_result_o[171]_INST_0_i_1_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    24.632 r  U_MUL/operation_result_o[175]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.632    U_MUL/operation_result_o[175]_INST_0_i_1_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    24.690 r  U_MUL/operation_result_o[179]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.690    U_MUL/operation_result_o[179]_INST_0_i_1_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    24.748 r  U_MUL/operation_result_o[183]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.748    U_MUL/operation_result_o[183]_INST_0_i_1_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    24.806 r  U_MUL/operation_result_o[187]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.806    U_MUL/operation_result_o[187]_INST_0_i_1_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    24.864 r  U_MUL/operation_result_o[191]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.864    U_MUL/operation_result_o[191]_INST_0_i_1_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179    25.043 r  U_MUL/operation_result_o[195]_INST_0_i_22/CO[0]
                         net (fo=1, routed)           0.554    25.597    U_MUL/operation_result_o[195]_INST_0_i_22_n_3
    SLICE_X31Y82         LUT2 (Prop_lut2_I0_O)        0.157    25.754 r  U_MUL/operation_result_o[195]_INST_0_i_5/O
                         net (fo=1, routed)           0.247    26.001    U_MUL/operation_result_o[195]_INST_0_i_5_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346    26.347 r  U_MUL/operation_result_o[195]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.347    U_MUL/operation_result_o[195]_INST_0_i_2_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    26.405 r  U_MUL/operation_result_o[199]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.405    U_MUL/operation_result_o[199]_INST_0_i_2_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    26.463 r  U_MUL/operation_result_o[203]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.463    U_MUL/operation_result_o[203]_INST_0_i_2_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    26.521 r  U_MUL/operation_result_o[207]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.521    U_MUL/operation_result_o[207]_INST_0_i_2_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    26.579 r  U_MUL/operation_result_o[211]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.579    U_MUL/operation_result_o[211]_INST_0_i_2_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    26.637 r  U_MUL/operation_result_o[215]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.637    U_MUL/operation_result_o[215]_INST_0_i_2_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    26.695 r  U_MUL/operation_result_o[219]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.695    U_MUL/operation_result_o[219]_INST_0_i_2_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    26.753 r  U_MUL/operation_result_o[223]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.753    U_MUL/operation_result_o[223]_INST_0_i_2_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179    26.932 r  U_MUL/operation_result_o[227]_INST_0_i_22/CO[0]
                         net (fo=1, routed)           0.401    27.333    U_MUL/operation_result_o[227]_INST_0_i_22_n_3
    SLICE_X31Y88         LUT3 (Prop_lut3_I2_O)        0.157    27.490 r  U_MUL/operation_result_o[227]_INST_0_i_5/O
                         net (fo=1, routed)           0.408    27.898    U_MUL/adder/adder_x_op_b[7][0]
    SLICE_X24Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346    28.244 r  U_MUL/operation_result_o[227]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.244    U_MUL/operation_result_o[227]_INST_0_i_2_n_0
    SLICE_X24Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    28.302 r  U_MUL/operation_result_o[231]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.302    U_MUL/operation_result_o[231]_INST_0_i_2_n_0
    SLICE_X24Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    28.360 r  U_MUL/operation_result_o[235]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.360    U_MUL/operation_result_o[235]_INST_0_i_2_n_0
    SLICE_X24Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    28.418 r  U_MUL/operation_result_o[239]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.418    U_MUL/operation_result_o[239]_INST_0_i_2_n_0
    SLICE_X24Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    28.476 r  U_MUL/operation_result_o[243]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.476    U_MUL/operation_result_o[243]_INST_0_i_2_n_0
    SLICE_X24Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    28.534 r  U_MUL/operation_result_o[247]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.534    U_MUL/operation_result_o[247]_INST_0_i_2_n_0
    SLICE_X24Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    28.592 r  U_MUL/operation_result_o[251]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.592    U_MUL/operation_result_o[251]_INST_0_i_2_n_0
    SLICE_X24Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179    28.771 r  U_MUL/operation_result_o[255]_INST_0_i_2/O[3]
                         net (fo=5, routed)           0.691    29.462    U_MUL/adder_result[255]
    SLICE_X21Y87         LUT6 (Prop_lut6_I4_O)        0.142    29.604 r  U_MUL/acc_intg_q[304]_i_3/O
                         net (fo=1, routed)           0.357    29.961    U_MUL/acc_intg_q[304]_i_3_n_0
    SLICE_X20Y87         LUT4 (Prop_lut4_I2_O)        0.053    30.014 r  U_MUL/acc_intg_q[304]_i_2/O
                         net (fo=4, routed)           0.464    30.478    U_MUL/acc_no_intg_d[255]
    SLICE_X16Y87         LUT6 (Prop_lut6_I1_O)        0.053    30.531 r  U_MUL/acc_intg_q[309]_i_3/O
                         net (fo=1, routed)           0.496    31.027    U_MUL/acc_intg_q[309]_i_3_n_0
    SLICE_X17Y83         LUT6 (Prop_lut6_I0_O)        0.053    31.080 r  U_MUL/acc_intg_q[309]_i_2/O
                         net (fo=1, routed)           0.480    31.560    U_MUL/acc_intg_calc[309]
    SLICE_X17Y83         LUT3 (Prop_lut3_I0_O)        0.067    31.627 r  U_MUL/acc_intg_q[309]_i_1/O
                         net (fo=1, routed)           0.000    31.627    acc_intg_d[309]
    SLICE_X17Y83         FDRE                                         r  acc_intg_q_reg[309]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     31.250    31.250 r  
                                                      0.000    31.250 r  clk_i (IN)
                         net (fo=507, unset)          1.533    32.783    clk_i
    SLICE_X17Y83         FDRE                                         r  acc_intg_q_reg[309]/C
                         clock pessimism              0.084    32.867    
                         clock uncertainty           -0.035    32.832    
    SLICE_X17Y83         FDRE (Setup_fdre_C_D)        0.063    32.895    acc_intg_q_reg[309]
  -------------------------------------------------------------------
                         required time                         32.895    
                         arrival time                         -31.627    
  -------------------------------------------------------------------
                         slack                                  1.268    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 acc_intg_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            acc_intg_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.146ns (49.277%)  route 0.150ns (50.723%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.205ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=507, unset)          0.595     0.595    clk_i
    SLICE_X40Y78         FDRE                                         r  acc_intg_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y78         FDRE (Prop_fdre_C_Q)         0.118     0.713 r  acc_intg_q_reg[22]/Q
                         net (fo=8, routed)           0.150     0.863    U_MUL/acc_intg_q[304]_i_2_0[22]
    SLICE_X40Y78         LUT6 (Prop_lut6_I2_O)        0.028     0.891 r  U_MUL/acc_intg_q[22]_i_1/O
                         net (fo=1, routed)           0.000     0.891    acc_intg_d[22]
    SLICE_X40Y78         FDRE                                         r  acc_intg_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=507, unset)          0.812     0.812    clk_i
    SLICE_X40Y78         FDRE                                         r  acc_intg_q_reg[22]/C
                         clock pessimism             -0.205     0.607    
    SLICE_X40Y78         FDRE (Hold_fdre_C_D)         0.087     0.694    acc_intg_q_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 15.625 }
Period(ns):         31.250
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            0.750         31.250      30.500     SLICE_X33Y87  acc_intg_q_reg[106]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         15.625      15.225     SLICE_X33Y87  acc_intg_q_reg[106]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         15.625      15.275     SLICE_X35Y74  acc_intg_q_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  input port clock
  To Clock:  clk_i

Setup :            0  Failing Endpoints,  Worst Slack        0.944ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 mac_predec_bignum_i[op_en]
                            (input port)
  Destination:            acc_intg_q_reg[309]/D
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@15.625ns period=31.250ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (MaxDelay Path 31.250ns)
  Data Path Delay:        31.877ns  (logic 12.996ns (40.769%)  route 18.881ns (59.231%))
  Logic Levels:           95  (CARRY4=66 DSP48E1=1 LUT2=9 LUT3=5 LUT4=1 LUT5=2 LUT6=11)
  Clock Path Skew:        1.533ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 31.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mac_predec_bignum_i[op_en] (IN)
                         net (fo=1, unset)            0.672     0.672    U_MUL/mac_predec_bignum_i[op_en]
    SLICE_X21Y49         LUT2 (Prop_lut2_I1_O)        0.053     0.725 r  U_MUL/partialproduct0__6_i_22/O
                         net (fo=512, routed)         1.350     2.075    u_operand_b_blanker/u_blank_and/en_i00_out
    SLICE_X30Y48         LUT2 (Prop_lut2_I1_O)        0.063     2.138 r  u_operand_b_blanker/u_blank_and/partialproduct0__3_i_119/O
                         net (fo=4, routed)           0.609     2.747    u_operand_b_blanker/u_blank_and/operand_b_blanked[114]
    SLICE_X30Y48         LUT6 (Prop_lut6_I0_O)        0.165     2.912 r  u_operand_b_blanker/u_blank_and/partialproduct0_i_378/O
                         net (fo=1, routed)           0.562     3.474    u_operand_b_blanker/u_blank_and/partialproduct0_i_378_n_0
    SLICE_X31Y48         LUT6 (Prop_lut6_I3_O)        0.053     3.527 r  u_operand_b_blanker/u_blank_and/partialproduct0_i_315/O
                         net (fo=2, routed)           0.275     3.802    u_operand_b_blanker/u_blank_and/partialproduct0_i_315_n_0
    SLICE_X32Y49         LUT5 (Prop_lut5_I0_O)        0.053     3.855 r  u_operand_b_blanker/u_blank_and/partialproduct0__0_i_211/O
                         net (fo=4, routed)           0.613     4.468    u_operand_b_blanker/u_blank_and/partialproduct0__0_i_211_n_0
    SLICE_X32Y48         LUT6 (Prop_lut6_I3_O)        0.053     4.521 f  u_operand_b_blanker/u_blank_and/partialproduct0__0_i_85/O
                         net (fo=1, routed)           0.432     4.954    u_operand_b_blanker/u_blank_and/partialproduct0__0_i_85_n_0
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.053     5.007 r  u_operand_b_blanker/u_blank_and/partialproduct0__0_i_14/O
                         net (fo=4, routed)           0.603     5.609    U_MUL/multiplier_op_b_i[2]
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_B[2]_P[24])
                                                      3.098     8.707 r  U_MUL/partialproduct/P[24]
                         net (fo=4, routed)           0.825     9.532    U_MUL/p_1_in6695_in
    SLICE_X43Y55         LUT6 (Prop_lut6_I1_O)        0.053     9.585 r  U_MUL/operation_result_o[218]_INST_0_i_87/O
                         net (fo=6, routed)           0.606    10.192    U_MUL/operation_result_o[218]_INST_0_i_87_n_0
    SLICE_X43Y53         LUT5 (Prop_lut5_I0_O)        0.053    10.245 r  U_MUL/operation_result_o[218]_INST_0_i_80/O
                         net (fo=5, routed)           0.303    10.548    U_MUL/p_0_in5173_in
    SLICE_X42Y53         LUT6 (Prop_lut6_I5_O)        0.053    10.601 r  U_MUL/operation_result_o[222]_INST_0_i_144/O
                         net (fo=4, routed)           0.718    11.319    U_MUL/operation_result_o[222]_INST_0_i_144_n_0
    SLICE_X38Y53         LUT2 (Prop_lut2_I0_O)        0.064    11.383 r  U_MUL/operation_result_o[222]_INST_0_i_108/O
                         net (fo=3, routed)           0.682    12.065    U_MUL/operation_result_o[222]_INST_0_i_108_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I1_O)        0.164    12.229 r  U_MUL/operation_result_o[222]_INST_0_i_110/O
                         net (fo=2, routed)           0.504    12.734    U_MUL/operation_result_o[222]_INST_0_i_110_n_0
    SLICE_X33Y53         LUT2 (Prop_lut2_I1_O)        0.053    12.787 r  U_MUL/operation_result_o[222]_INST_0_i_61/O
                         net (fo=7, routed)           0.609    13.395    U_MUL/p_0_in1625_in
    SLICE_X32Y53         LUT6 (Prop_lut6_I0_O)        0.053    13.448 r  U_MUL/operation_result_o[222]_INST_0_i_47/O
                         net (fo=1, routed)           0.520    13.968    U_MUL/operation_result_o[222]_INST_0_i_47_n_0
    SLICE_X31Y54         LUT2 (Prop_lut2_I1_O)        0.053    14.021 r  U_MUL/operation_result_o[222]_INST_0_i_13/O
                         net (fo=1, routed)           0.431    14.453    U_MUL/csa12_return0116_out[0]
    SLICE_X30Y54         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230    14.683 r  U_MUL/operation_result_o[222]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.683    U_MUL/operation_result_o[222]_INST_0_i_4_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    14.822 r  U_MUL/operation_result_o[223]_INST_0_i_5/O[0]
                         net (fo=7, routed)           0.707    15.528    U_MUL/mul_res[31]
    SLICE_X31Y68         LUT2 (Prop_lut2_I0_O)        0.155    15.683 r  U_MUL/operation_result_o[31]_INST_0_i_2/O
                         net (fo=2, routed)           0.358    16.042    U_MUL/adder_op_a[31]
    SLICE_X29Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230    16.272 r  U_MUL/operation_result_o[31]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.272    U_MUL/operation_result_o[31]_INST_0_i_1_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179    16.451 r  U_MUL/operation_result_o[35]_INST_0_i_11/CO[0]
                         net (fo=4, routed)           0.283    16.734    U_MUL/adder_x_carry_out[0]
    SLICE_X27Y69         LUT3 (Prop_lut3_I2_O)        0.157    16.891 r  U_MUL/operation_result_o[35]_INST_0_i_2/O
                         net (fo=1, routed)           0.363    17.254    U_MUL/adder/adder_x_op_b[1][0]
    SLICE_X28Y67         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346    17.600 r  U_MUL/operation_result_o[35]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.600    U_MUL/operation_result_o[35]_INST_0_i_1_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.658 r  U_MUL/operation_result_o[39]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.658    U_MUL/operation_result_o[39]_INST_0_i_1_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.716 r  U_MUL/operation_result_o[43]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.716    U_MUL/operation_result_o[43]_INST_0_i_1_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.774 r  U_MUL/operation_result_o[47]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.774    U_MUL/operation_result_o[47]_INST_0_i_1_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.832 r  U_MUL/operation_result_o[51]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.832    U_MUL/operation_result_o[51]_INST_0_i_1_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.890 r  U_MUL/operation_result_o[55]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.890    U_MUL/operation_result_o[55]_INST_0_i_1_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.948 r  U_MUL/operation_result_o[59]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.948    U_MUL/operation_result_o[59]_INST_0_i_1_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    18.006 r  U_MUL/operation_result_o[63]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.008    18.013    U_MUL/operation_result_o[63]_INST_0_i_1_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179    18.192 r  U_MUL/operation_result_o[67]_INST_0_i_11/CO[0]
                         net (fo=6, routed)           0.315    18.507    U_MUL/adder_x_carry_out[1]
    SLICE_X29Y76         LUT2 (Prop_lut2_I0_O)        0.157    18.664 r  U_MUL/operation_result_o[67]_INST_0_i_2/O
                         net (fo=1, routed)           0.146    18.810    U_MUL/operation_result_o[67]_INST_0_i_2_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346    19.156 r  U_MUL/operation_result_o[67]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.156    U_MUL/operation_result_o[67]_INST_0_i_1_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    19.214 r  U_MUL/operation_result_o[71]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.214    U_MUL/operation_result_o[71]_INST_0_i_1_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    19.272 r  U_MUL/operation_result_o[75]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.272    U_MUL/operation_result_o[75]_INST_0_i_1_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    19.330 r  U_MUL/operation_result_o[79]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.330    U_MUL/operation_result_o[79]_INST_0_i_1_n_0
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    19.388 r  U_MUL/operation_result_o[83]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.388    U_MUL/operation_result_o[83]_INST_0_i_1_n_0
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    19.446 r  U_MUL/operation_result_o[87]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.446    U_MUL/operation_result_o[87]_INST_0_i_1_n_0
    SLICE_X28Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    19.504 r  U_MUL/operation_result_o[91]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.504    U_MUL/operation_result_o[91]_INST_0_i_1_n_0
    SLICE_X28Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    19.562 r  U_MUL/operation_result_o[95]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.562    U_MUL/operation_result_o[95]_INST_0_i_1_n_0
    SLICE_X28Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179    19.741 r  U_MUL/operation_result_o[99]_INST_0_i_11/CO[0]
                         net (fo=4, routed)           0.263    20.004    U_MUL/adder_x_carry_out[2]
    SLICE_X29Y83         LUT3 (Prop_lut3_I2_O)        0.157    20.161 r  U_MUL/operation_result_o[99]_INST_0_i_2/O
                         net (fo=1, routed)           0.423    20.585    U_MUL/adder/adder_x_op_b[3][0]
    SLICE_X23Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346    20.931 r  U_MUL/operation_result_o[99]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.931    U_MUL/operation_result_o[99]_INST_0_i_1_n_0
    SLICE_X23Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    20.989 r  U_MUL/operation_result_o[103]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.989    U_MUL/operation_result_o[103]_INST_0_i_1_n_0
    SLICE_X23Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    21.047 r  U_MUL/operation_result_o[107]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.047    U_MUL/operation_result_o[107]_INST_0_i_1_n_0
    SLICE_X23Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    21.105 r  U_MUL/operation_result_o[111]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.105    U_MUL/operation_result_o[111]_INST_0_i_1_n_0
    SLICE_X23Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    21.163 r  U_MUL/operation_result_o[115]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.163    U_MUL/operation_result_o[115]_INST_0_i_1_n_0
    SLICE_X23Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    21.221 r  U_MUL/operation_result_o[119]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.221    U_MUL/operation_result_o[119]_INST_0_i_1_n_0
    SLICE_X23Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    21.279 r  U_MUL/operation_result_o[123]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.279    U_MUL/operation_result_o[123]_INST_0_i_1_n_0
    SLICE_X23Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    21.337 r  U_MUL/operation_result_o[127]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.337    U_MUL/operation_result_o[127]_INST_0_i_1_n_0
    SLICE_X23Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179    21.516 r  U_MUL/operation_result_o[131]_INST_0_i_11/CO[0]
                         net (fo=6, routed)           0.365    21.881    U_MUL/adder_x_carry_out[3]
    SLICE_X22Y89         LUT2 (Prop_lut2_I0_O)        0.157    22.038 r  U_MUL/operation_result_o[131]_INST_0_i_2/O
                         net (fo=1, routed)           0.736    22.775    U_MUL/operation_result_o[131]_INST_0_i_2_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346    23.121 r  U_MUL/operation_result_o[131]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.121    U_MUL/operation_result_o[131]_INST_0_i_1_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    23.179 r  U_MUL/operation_result_o[135]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.179    U_MUL/operation_result_o[135]_INST_0_i_1_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    23.237 r  U_MUL/operation_result_o[139]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.237    U_MUL/operation_result_o[139]_INST_0_i_1_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    23.295 r  U_MUL/operation_result_o[143]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.295    U_MUL/operation_result_o[143]_INST_0_i_1_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    23.353 r  U_MUL/operation_result_o[147]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.353    U_MUL/operation_result_o[147]_INST_0_i_1_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    23.411 r  U_MUL/operation_result_o[151]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.411    U_MUL/operation_result_o[151]_INST_0_i_1_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    23.469 r  U_MUL/operation_result_o[155]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.469    U_MUL/operation_result_o[155]_INST_0_i_1_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    23.527 r  U_MUL/operation_result_o[159]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.527    U_MUL/operation_result_o[159]_INST_0_i_1_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179    23.706 r  U_MUL/operation_result_o[163]_INST_0_i_11/CO[0]
                         net (fo=1, routed)           0.245    23.950    U_MUL/operation_result_o[163]_INST_0_i_11_n_3
    SLICE_X34Y82         LUT3 (Prop_lut3_I2_O)        0.157    24.107 r  U_MUL/operation_result_o[163]_INST_0_i_2/O
                         net (fo=1, routed)           0.255    24.362    U_MUL/adder/adder_x_op_b[5][0]
    SLICE_X35Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346    24.708 r  U_MUL/operation_result_o[163]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.708    U_MUL/operation_result_o[163]_INST_0_i_1_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    24.766 r  U_MUL/operation_result_o[167]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.766    U_MUL/operation_result_o[167]_INST_0_i_1_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    24.824 r  U_MUL/operation_result_o[171]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.824    U_MUL/operation_result_o[171]_INST_0_i_1_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    24.882 r  U_MUL/operation_result_o[175]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.882    U_MUL/operation_result_o[175]_INST_0_i_1_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    24.940 r  U_MUL/operation_result_o[179]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.940    U_MUL/operation_result_o[179]_INST_0_i_1_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    24.998 r  U_MUL/operation_result_o[183]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.998    U_MUL/operation_result_o[183]_INST_0_i_1_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    25.056 r  U_MUL/operation_result_o[187]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.056    U_MUL/operation_result_o[187]_INST_0_i_1_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    25.114 r  U_MUL/operation_result_o[191]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.114    U_MUL/operation_result_o[191]_INST_0_i_1_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179    25.293 r  U_MUL/operation_result_o[195]_INST_0_i_22/CO[0]
                         net (fo=1, routed)           0.554    25.847    U_MUL/operation_result_o[195]_INST_0_i_22_n_3
    SLICE_X31Y82         LUT2 (Prop_lut2_I0_O)        0.157    26.004 r  U_MUL/operation_result_o[195]_INST_0_i_5/O
                         net (fo=1, routed)           0.247    26.251    U_MUL/operation_result_o[195]_INST_0_i_5_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346    26.597 r  U_MUL/operation_result_o[195]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.597    U_MUL/operation_result_o[195]_INST_0_i_2_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    26.655 r  U_MUL/operation_result_o[199]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.655    U_MUL/operation_result_o[199]_INST_0_i_2_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    26.713 r  U_MUL/operation_result_o[203]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.713    U_MUL/operation_result_o[203]_INST_0_i_2_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    26.771 r  U_MUL/operation_result_o[207]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.771    U_MUL/operation_result_o[207]_INST_0_i_2_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    26.829 r  U_MUL/operation_result_o[211]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.829    U_MUL/operation_result_o[211]_INST_0_i_2_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    26.887 r  U_MUL/operation_result_o[215]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.887    U_MUL/operation_result_o[215]_INST_0_i_2_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    26.945 r  U_MUL/operation_result_o[219]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.945    U_MUL/operation_result_o[219]_INST_0_i_2_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    27.003 r  U_MUL/operation_result_o[223]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.003    U_MUL/operation_result_o[223]_INST_0_i_2_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179    27.182 r  U_MUL/operation_result_o[227]_INST_0_i_22/CO[0]
                         net (fo=1, routed)           0.401    27.582    U_MUL/operation_result_o[227]_INST_0_i_22_n_3
    SLICE_X31Y88         LUT3 (Prop_lut3_I2_O)        0.157    27.739 r  U_MUL/operation_result_o[227]_INST_0_i_5/O
                         net (fo=1, routed)           0.408    28.148    U_MUL/adder/adder_x_op_b[7][0]
    SLICE_X24Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346    28.494 r  U_MUL/operation_result_o[227]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.494    U_MUL/operation_result_o[227]_INST_0_i_2_n_0
    SLICE_X24Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    28.552 r  U_MUL/operation_result_o[231]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.552    U_MUL/operation_result_o[231]_INST_0_i_2_n_0
    SLICE_X24Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    28.610 r  U_MUL/operation_result_o[235]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.610    U_MUL/operation_result_o[235]_INST_0_i_2_n_0
    SLICE_X24Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    28.668 r  U_MUL/operation_result_o[239]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.668    U_MUL/operation_result_o[239]_INST_0_i_2_n_0
    SLICE_X24Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    28.726 r  U_MUL/operation_result_o[243]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.726    U_MUL/operation_result_o[243]_INST_0_i_2_n_0
    SLICE_X24Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    28.784 r  U_MUL/operation_result_o[247]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.784    U_MUL/operation_result_o[247]_INST_0_i_2_n_0
    SLICE_X24Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    28.842 r  U_MUL/operation_result_o[251]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.842    U_MUL/operation_result_o[251]_INST_0_i_2_n_0
    SLICE_X24Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179    29.021 r  U_MUL/operation_result_o[255]_INST_0_i_2/O[3]
                         net (fo=5, routed)           0.691    29.712    U_MUL/adder_result[255]
    SLICE_X21Y87         LUT6 (Prop_lut6_I4_O)        0.142    29.854 r  U_MUL/acc_intg_q[304]_i_3/O
                         net (fo=1, routed)           0.357    30.211    U_MUL/acc_intg_q[304]_i_3_n_0
    SLICE_X20Y87         LUT4 (Prop_lut4_I2_O)        0.053    30.264 r  U_MUL/acc_intg_q[304]_i_2/O
                         net (fo=4, routed)           0.464    30.728    U_MUL/acc_no_intg_d[255]
    SLICE_X16Y87         LUT6 (Prop_lut6_I1_O)        0.053    30.781 r  U_MUL/acc_intg_q[309]_i_3/O
                         net (fo=1, routed)           0.496    31.277    U_MUL/acc_intg_q[309]_i_3_n_0
    SLICE_X17Y83         LUT6 (Prop_lut6_I0_O)        0.053    31.330 r  U_MUL/acc_intg_q[309]_i_2/O
                         net (fo=1, routed)           0.480    31.810    U_MUL/acc_intg_calc[309]
    SLICE_X17Y83         LUT3 (Prop_lut3_I0_O)        0.067    31.877 r  U_MUL/acc_intg_q[309]_i_1/O
                         net (fo=1, routed)           0.000    31.877    acc_intg_d[309]
    SLICE_X17Y83         FDRE                                         r  acc_intg_q_reg[309]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   31.250    31.250    
                                                      0.000    31.250 r  clk_i (IN)
                         net (fo=507, unset)          1.533    32.783    clk_i
    SLICE_X17Y83         FDRE                                         r  acc_intg_q_reg[309]/C
                         clock pessimism              0.000    32.783    
                         clock uncertainty           -0.025    32.758    
    SLICE_X17Y83         FDRE (Setup_fdre_C_D)        0.063    32.821    acc_intg_q_reg[309]
  -------------------------------------------------------------------
                         required time                         32.821    
                         arrival time                         -31.877    
  -------------------------------------------------------------------
                         slack                                  0.944    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_i
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        0.271ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.271ns  (required time - arrival time)
  Source:                 stall_state_qwsel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_i  {rise@0.000ns fall@15.625ns period=31.250ns})
  Destination:            operation_flags_o[Z]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            31.250ns  (MaxDelay Path 31.250ns)
  Data Path Delay:        29.379ns  (logic 13.471ns (45.852%)  route 15.908ns (54.148%))
  Logic Levels:           90  (CARRY4=67 DSP48E1=1 LUT2=8 LUT3=6 LUT5=3 LUT6=5)
  Output Delay:           0.000ns
  Clock Path Skew:        -1.600ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.000ns
  Timing Exception:       MaxDelay Path 31.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk_i (IN)
                         net (fo=507, unset)          1.600     1.600    clk_i
    SLICE_X25Y59         FDRE                                         r  stall_state_qwsel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y59         FDRE (Prop_fdre_C_Q)         0.269     1.869 r  stall_state_qwsel_reg[0]/Q
                         net (fo=10, routed)          0.402     2.271    U_MUL/acc_intg_q_reg[260]_0
    SLICE_X25Y58         LUT2 (Prop_lut2_I0_O)        0.053     2.324 r  U_MUL/partialproduct0_i_150/O
                         net (fo=128, routed)         1.100     3.424    U_MUL/stall_state_qwsel_reg[0]
    SLICE_X40Y64         LUT5 (Prop_lut5_I0_O)        0.053     3.477 r  U_MUL/partialproduct0_i_261/O
                         net (fo=1, routed)           0.459     3.936    U_MUL/partialproduct0_i_261_n_0
    SLICE_X40Y64         LUT6 (Prop_lut6_I5_O)        0.053     3.989 f  U_MUL/partialproduct0_i_122/O
                         net (fo=1, routed)           0.457     4.446    U_MUL/partialproduct0_i_122_n_0
    SLICE_X40Y64         LUT5 (Prop_lut5_I3_O)        0.053     4.499 r  U_MUL/partialproduct0_i_25/O
                         net (fo=4, routed)           0.703     5.202    U_MUL/multiplier_op_a[7]
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_A[7]_P[24])
                                                      3.255     8.457 r  U_MUL/partialproduct/P[24]
                         net (fo=4, routed)           0.825     9.282    U_MUL/p_1_in6695_in
    SLICE_X43Y55         LUT6 (Prop_lut6_I1_O)        0.053     9.335 r  U_MUL/operation_result_o[218]_INST_0_i_87/O
                         net (fo=6, routed)           0.606     9.942    U_MUL/operation_result_o[218]_INST_0_i_87_n_0
    SLICE_X43Y53         LUT5 (Prop_lut5_I0_O)        0.053     9.995 r  U_MUL/operation_result_o[218]_INST_0_i_80/O
                         net (fo=5, routed)           0.303    10.298    U_MUL/p_0_in5173_in
    SLICE_X42Y53         LUT6 (Prop_lut6_I5_O)        0.053    10.351 r  U_MUL/operation_result_o[222]_INST_0_i_144/O
                         net (fo=4, routed)           0.718    11.069    U_MUL/operation_result_o[222]_INST_0_i_144_n_0
    SLICE_X38Y53         LUT2 (Prop_lut2_I0_O)        0.064    11.133 r  U_MUL/operation_result_o[222]_INST_0_i_108/O
                         net (fo=3, routed)           0.682    11.815    U_MUL/operation_result_o[222]_INST_0_i_108_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I1_O)        0.164    11.979 r  U_MUL/operation_result_o[222]_INST_0_i_110/O
                         net (fo=2, routed)           0.504    12.484    U_MUL/operation_result_o[222]_INST_0_i_110_n_0
    SLICE_X33Y53         LUT2 (Prop_lut2_I1_O)        0.053    12.537 r  U_MUL/operation_result_o[222]_INST_0_i_61/O
                         net (fo=7, routed)           0.609    13.145    U_MUL/p_0_in1625_in
    SLICE_X32Y53         LUT6 (Prop_lut6_I0_O)        0.053    13.198 r  U_MUL/operation_result_o[222]_INST_0_i_47/O
                         net (fo=1, routed)           0.520    13.718    U_MUL/operation_result_o[222]_INST_0_i_47_n_0
    SLICE_X31Y54         LUT2 (Prop_lut2_I1_O)        0.053    13.771 r  U_MUL/operation_result_o[222]_INST_0_i_13/O
                         net (fo=1, routed)           0.431    14.203    U_MUL/csa12_return0116_out[0]
    SLICE_X30Y54         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230    14.433 r  U_MUL/operation_result_o[222]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.433    U_MUL/operation_result_o[222]_INST_0_i_4_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    14.572 r  U_MUL/operation_result_o[223]_INST_0_i_5/O[0]
                         net (fo=7, routed)           0.707    15.278    U_MUL/mul_res[31]
    SLICE_X31Y68         LUT2 (Prop_lut2_I0_O)        0.155    15.433 r  U_MUL/operation_result_o[31]_INST_0_i_2/O
                         net (fo=2, routed)           0.358    15.792    U_MUL/adder_op_a[31]
    SLICE_X29Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230    16.022 r  U_MUL/operation_result_o[31]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.022    U_MUL/operation_result_o[31]_INST_0_i_1_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179    16.201 r  U_MUL/operation_result_o[35]_INST_0_i_11/CO[0]
                         net (fo=4, routed)           0.283    16.484    U_MUL/adder_x_carry_out[0]
    SLICE_X27Y69         LUT3 (Prop_lut3_I2_O)        0.157    16.641 r  U_MUL/operation_result_o[35]_INST_0_i_2/O
                         net (fo=1, routed)           0.363    17.004    U_MUL/adder/adder_x_op_b[1][0]
    SLICE_X28Y67         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346    17.350 r  U_MUL/operation_result_o[35]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.350    U_MUL/operation_result_o[35]_INST_0_i_1_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.408 r  U_MUL/operation_result_o[39]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.408    U_MUL/operation_result_o[39]_INST_0_i_1_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.466 r  U_MUL/operation_result_o[43]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.466    U_MUL/operation_result_o[43]_INST_0_i_1_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.524 r  U_MUL/operation_result_o[47]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.524    U_MUL/operation_result_o[47]_INST_0_i_1_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.582 r  U_MUL/operation_result_o[51]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.582    U_MUL/operation_result_o[51]_INST_0_i_1_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.640 r  U_MUL/operation_result_o[55]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.640    U_MUL/operation_result_o[55]_INST_0_i_1_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.698 r  U_MUL/operation_result_o[59]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.698    U_MUL/operation_result_o[59]_INST_0_i_1_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.756 r  U_MUL/operation_result_o[63]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.008    17.764    U_MUL/operation_result_o[63]_INST_0_i_1_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179    17.943 r  U_MUL/operation_result_o[67]_INST_0_i_11/CO[0]
                         net (fo=6, routed)           0.315    18.257    U_MUL/adder_x_carry_out[1]
    SLICE_X29Y76         LUT2 (Prop_lut2_I0_O)        0.157    18.414 r  U_MUL/operation_result_o[67]_INST_0_i_2/O
                         net (fo=1, routed)           0.146    18.560    U_MUL/operation_result_o[67]_INST_0_i_2_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346    18.906 r  U_MUL/operation_result_o[67]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.906    U_MUL/operation_result_o[67]_INST_0_i_1_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    18.964 r  U_MUL/operation_result_o[71]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.964    U_MUL/operation_result_o[71]_INST_0_i_1_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    19.022 r  U_MUL/operation_result_o[75]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.022    U_MUL/operation_result_o[75]_INST_0_i_1_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    19.080 r  U_MUL/operation_result_o[79]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.080    U_MUL/operation_result_o[79]_INST_0_i_1_n_0
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    19.138 r  U_MUL/operation_result_o[83]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.138    U_MUL/operation_result_o[83]_INST_0_i_1_n_0
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    19.196 r  U_MUL/operation_result_o[87]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.196    U_MUL/operation_result_o[87]_INST_0_i_1_n_0
    SLICE_X28Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    19.254 r  U_MUL/operation_result_o[91]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.254    U_MUL/operation_result_o[91]_INST_0_i_1_n_0
    SLICE_X28Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    19.312 r  U_MUL/operation_result_o[95]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.312    U_MUL/operation_result_o[95]_INST_0_i_1_n_0
    SLICE_X28Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179    19.491 r  U_MUL/operation_result_o[99]_INST_0_i_11/CO[0]
                         net (fo=4, routed)           0.263    19.755    U_MUL/adder_x_carry_out[2]
    SLICE_X29Y83         LUT3 (Prop_lut3_I2_O)        0.157    19.912 r  U_MUL/operation_result_o[99]_INST_0_i_2/O
                         net (fo=1, routed)           0.423    20.335    U_MUL/adder/adder_x_op_b[3][0]
    SLICE_X23Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346    20.681 r  U_MUL/operation_result_o[99]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.681    U_MUL/operation_result_o[99]_INST_0_i_1_n_0
    SLICE_X23Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    20.739 r  U_MUL/operation_result_o[103]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.739    U_MUL/operation_result_o[103]_INST_0_i_1_n_0
    SLICE_X23Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    20.797 r  U_MUL/operation_result_o[107]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.797    U_MUL/operation_result_o[107]_INST_0_i_1_n_0
    SLICE_X23Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    20.855 r  U_MUL/operation_result_o[111]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.855    U_MUL/operation_result_o[111]_INST_0_i_1_n_0
    SLICE_X23Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    20.913 r  U_MUL/operation_result_o[115]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.913    U_MUL/operation_result_o[115]_INST_0_i_1_n_0
    SLICE_X23Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    20.971 r  U_MUL/operation_result_o[119]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.971    U_MUL/operation_result_o[119]_INST_0_i_1_n_0
    SLICE_X23Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    21.029 r  U_MUL/operation_result_o[123]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.029    U_MUL/operation_result_o[123]_INST_0_i_1_n_0
    SLICE_X23Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    21.087 r  U_MUL/operation_result_o[127]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.087    U_MUL/operation_result_o[127]_INST_0_i_1_n_0
    SLICE_X23Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179    21.266 r  U_MUL/operation_result_o[131]_INST_0_i_11/CO[0]
                         net (fo=6, routed)           0.365    21.631    U_MUL/adder_x_carry_out[3]
    SLICE_X22Y89         LUT2 (Prop_lut2_I0_O)        0.157    21.788 r  U_MUL/operation_result_o[131]_INST_0_i_2/O
                         net (fo=1, routed)           0.736    22.525    U_MUL/operation_result_o[131]_INST_0_i_2_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346    22.871 r  U_MUL/operation_result_o[131]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.871    U_MUL/operation_result_o[131]_INST_0_i_1_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    22.929 r  U_MUL/operation_result_o[135]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.929    U_MUL/operation_result_o[135]_INST_0_i_1_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    22.987 r  U_MUL/operation_result_o[139]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.987    U_MUL/operation_result_o[139]_INST_0_i_1_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    23.045 r  U_MUL/operation_result_o[143]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.045    U_MUL/operation_result_o[143]_INST_0_i_1_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    23.103 r  U_MUL/operation_result_o[147]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.103    U_MUL/operation_result_o[147]_INST_0_i_1_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    23.161 r  U_MUL/operation_result_o[151]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.161    U_MUL/operation_result_o[151]_INST_0_i_1_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    23.219 r  U_MUL/operation_result_o[155]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.219    U_MUL/operation_result_o[155]_INST_0_i_1_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    23.277 r  U_MUL/operation_result_o[159]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.277    U_MUL/operation_result_o[159]_INST_0_i_1_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179    23.456 r  U_MUL/operation_result_o[163]_INST_0_i_11/CO[0]
                         net (fo=1, routed)           0.245    23.701    U_MUL/operation_result_o[163]_INST_0_i_11_n_3
    SLICE_X34Y82         LUT3 (Prop_lut3_I2_O)        0.157    23.858 r  U_MUL/operation_result_o[163]_INST_0_i_2/O
                         net (fo=1, routed)           0.255    24.112    U_MUL/adder/adder_x_op_b[5][0]
    SLICE_X35Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346    24.458 r  U_MUL/operation_result_o[163]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.458    U_MUL/operation_result_o[163]_INST_0_i_1_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    24.516 r  U_MUL/operation_result_o[167]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.516    U_MUL/operation_result_o[167]_INST_0_i_1_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    24.574 r  U_MUL/operation_result_o[171]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.574    U_MUL/operation_result_o[171]_INST_0_i_1_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    24.632 r  U_MUL/operation_result_o[175]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.632    U_MUL/operation_result_o[175]_INST_0_i_1_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    24.690 r  U_MUL/operation_result_o[179]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.690    U_MUL/operation_result_o[179]_INST_0_i_1_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    24.748 r  U_MUL/operation_result_o[183]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.748    U_MUL/operation_result_o[183]_INST_0_i_1_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    24.806 r  U_MUL/operation_result_o[187]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.806    U_MUL/operation_result_o[187]_INST_0_i_1_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    24.864 r  U_MUL/operation_result_o[191]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.864    U_MUL/operation_result_o[191]_INST_0_i_1_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179    25.043 r  U_MUL/operation_result_o[195]_INST_0_i_22/CO[0]
                         net (fo=1, routed)           0.554    25.597    U_MUL/operation_result_o[195]_INST_0_i_22_n_3
    SLICE_X31Y82         LUT2 (Prop_lut2_I0_O)        0.157    25.754 r  U_MUL/operation_result_o[195]_INST_0_i_5/O
                         net (fo=1, routed)           0.247    26.001    U_MUL/operation_result_o[195]_INST_0_i_5_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346    26.347 r  U_MUL/operation_result_o[195]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.347    U_MUL/operation_result_o[195]_INST_0_i_2_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    26.405 r  U_MUL/operation_result_o[199]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.405    U_MUL/operation_result_o[199]_INST_0_i_2_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    26.463 r  U_MUL/operation_result_o[203]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.463    U_MUL/operation_result_o[203]_INST_0_i_2_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    26.521 r  U_MUL/operation_result_o[207]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.521    U_MUL/operation_result_o[207]_INST_0_i_2_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    26.579 r  U_MUL/operation_result_o[211]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.579    U_MUL/operation_result_o[211]_INST_0_i_2_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    26.637 r  U_MUL/operation_result_o[215]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.637    U_MUL/operation_result_o[215]_INST_0_i_2_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    26.695 r  U_MUL/operation_result_o[219]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.695    U_MUL/operation_result_o[219]_INST_0_i_2_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    26.753 r  U_MUL/operation_result_o[223]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.753    U_MUL/operation_result_o[223]_INST_0_i_2_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179    26.932 r  U_MUL/operation_result_o[227]_INST_0_i_22/CO[0]
                         net (fo=1, routed)           0.401    27.333    U_MUL/operation_result_o[227]_INST_0_i_22_n_3
    SLICE_X31Y88         LUT3 (Prop_lut3_I2_O)        0.157    27.490 r  U_MUL/operation_result_o[227]_INST_0_i_5/O
                         net (fo=1, routed)           0.408    27.898    U_MUL/adder/adder_x_op_b[7][0]
    SLICE_X24Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346    28.244 r  U_MUL/operation_result_o[227]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.244    U_MUL/operation_result_o[227]_INST_0_i_2_n_0
    SLICE_X24Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    28.302 r  U_MUL/operation_result_o[231]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.302    U_MUL/operation_result_o[231]_INST_0_i_2_n_0
    SLICE_X24Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    28.360 r  U_MUL/operation_result_o[235]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.360    U_MUL/operation_result_o[235]_INST_0_i_2_n_0
    SLICE_X24Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    28.418 r  U_MUL/operation_result_o[239]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.418    U_MUL/operation_result_o[239]_INST_0_i_2_n_0
    SLICE_X24Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    28.476 r  U_MUL/operation_result_o[243]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.476    U_MUL/operation_result_o[243]_INST_0_i_2_n_0
    SLICE_X24Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    28.534 r  U_MUL/operation_result_o[247]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.534    U_MUL/operation_result_o[247]_INST_0_i_2_n_0
    SLICE_X24Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    28.592 r  U_MUL/operation_result_o[251]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.592    U_MUL/operation_result_o[251]_INST_0_i_2_n_0
    SLICE_X24Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    28.805 f  U_MUL/operation_result_o[255]_INST_0_i_2/O[1]
                         net (fo=4, routed)           0.547    29.351    U_MUL/adder_result[253]
    SLICE_X32Y89         LUT3 (Prop_lut3_I1_O)        0.152    29.503 r  U_MUL/operation_flags_o[Z]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    29.503    U_MUL/operation_flags_o[Z]_INST_0_i_9_n_0
    SLICE_X32Y89         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.351    29.854 r  U_MUL/operation_flags_o[Z]_INST_0_i_2/CO[2]
                         net (fo=1, routed)           0.292    30.146    U_MUL/adder_result_hw_is_zero0
    SLICE_X33Y88         LUT3 (Prop_lut3_I1_O)        0.161    30.307 r  U_MUL/operation_flags_o[Z]_INST_0/O
                         net (fo=0)                   0.672    30.979    operation_flags_o[Z]
                                                                      r  operation_flags_o[Z] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   31.250    31.250    
                         clock pessimism              0.000    31.250    
                         output delay                -0.000    31.250    
  -------------------------------------------------------------------
                         required time                         31.250    
                         arrival time                         -30.979    
  -------------------------------------------------------------------
                         slack                                  0.271    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  input port clock
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (required time - arrival time)
  Source:                 mac_predec_bignum_i[op_en]
                            (input port)
  Destination:            operation_flags_o[Z]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            31.250ns  (MaxDelay Path 31.250ns)
  Data Path Delay:        31.229ns  (logic 13.326ns (42.671%)  route 17.903ns (57.329%))
  Logic Levels:           93  (CARRY4=67 DSP48E1=1 LUT2=9 LUT3=6 LUT5=2 LUT6=8)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 31.250ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mac_predec_bignum_i[op_en] (IN)
                         net (fo=1, unset)            0.672     0.672    U_MUL/mac_predec_bignum_i[op_en]
    SLICE_X21Y49         LUT2 (Prop_lut2_I1_O)        0.053     0.725 r  U_MUL/partialproduct0__6_i_22/O
                         net (fo=512, routed)         1.350     2.075    u_operand_b_blanker/u_blank_and/en_i00_out
    SLICE_X30Y48         LUT2 (Prop_lut2_I1_O)        0.063     2.138 r  u_operand_b_blanker/u_blank_and/partialproduct0__3_i_119/O
                         net (fo=4, routed)           0.609     2.747    u_operand_b_blanker/u_blank_and/operand_b_blanked[114]
    SLICE_X30Y48         LUT6 (Prop_lut6_I0_O)        0.165     2.912 r  u_operand_b_blanker/u_blank_and/partialproduct0_i_378/O
                         net (fo=1, routed)           0.562     3.474    u_operand_b_blanker/u_blank_and/partialproduct0_i_378_n_0
    SLICE_X31Y48         LUT6 (Prop_lut6_I3_O)        0.053     3.527 r  u_operand_b_blanker/u_blank_and/partialproduct0_i_315/O
                         net (fo=2, routed)           0.275     3.802    u_operand_b_blanker/u_blank_and/partialproduct0_i_315_n_0
    SLICE_X32Y49         LUT5 (Prop_lut5_I0_O)        0.053     3.855 r  u_operand_b_blanker/u_blank_and/partialproduct0__0_i_211/O
                         net (fo=4, routed)           0.613     4.468    u_operand_b_blanker/u_blank_and/partialproduct0__0_i_211_n_0
    SLICE_X32Y48         LUT6 (Prop_lut6_I3_O)        0.053     4.521 f  u_operand_b_blanker/u_blank_and/partialproduct0__0_i_85/O
                         net (fo=1, routed)           0.432     4.954    u_operand_b_blanker/u_blank_and/partialproduct0__0_i_85_n_0
    SLICE_X34Y49         LUT6 (Prop_lut6_I0_O)        0.053     5.007 r  u_operand_b_blanker/u_blank_and/partialproduct0__0_i_14/O
                         net (fo=4, routed)           0.603     5.609    U_MUL/multiplier_op_b_i[2]
    DSP48_X2Y22          DSP48E1 (Prop_dsp48e1_B[2]_P[24])
                                                      3.098     8.707 r  U_MUL/partialproduct/P[24]
                         net (fo=4, routed)           0.825     9.532    U_MUL/p_1_in6695_in
    SLICE_X43Y55         LUT6 (Prop_lut6_I1_O)        0.053     9.585 r  U_MUL/operation_result_o[218]_INST_0_i_87/O
                         net (fo=6, routed)           0.606    10.192    U_MUL/operation_result_o[218]_INST_0_i_87_n_0
    SLICE_X43Y53         LUT5 (Prop_lut5_I0_O)        0.053    10.245 r  U_MUL/operation_result_o[218]_INST_0_i_80/O
                         net (fo=5, routed)           0.303    10.548    U_MUL/p_0_in5173_in
    SLICE_X42Y53         LUT6 (Prop_lut6_I5_O)        0.053    10.601 r  U_MUL/operation_result_o[222]_INST_0_i_144/O
                         net (fo=4, routed)           0.718    11.319    U_MUL/operation_result_o[222]_INST_0_i_144_n_0
    SLICE_X38Y53         LUT2 (Prop_lut2_I0_O)        0.064    11.383 r  U_MUL/operation_result_o[222]_INST_0_i_108/O
                         net (fo=3, routed)           0.682    12.065    U_MUL/operation_result_o[222]_INST_0_i_108_n_0
    SLICE_X36Y54         LUT6 (Prop_lut6_I1_O)        0.164    12.229 r  U_MUL/operation_result_o[222]_INST_0_i_110/O
                         net (fo=2, routed)           0.504    12.734    U_MUL/operation_result_o[222]_INST_0_i_110_n_0
    SLICE_X33Y53         LUT2 (Prop_lut2_I1_O)        0.053    12.787 r  U_MUL/operation_result_o[222]_INST_0_i_61/O
                         net (fo=7, routed)           0.609    13.395    U_MUL/p_0_in1625_in
    SLICE_X32Y53         LUT6 (Prop_lut6_I0_O)        0.053    13.448 r  U_MUL/operation_result_o[222]_INST_0_i_47/O
                         net (fo=1, routed)           0.520    13.968    U_MUL/operation_result_o[222]_INST_0_i_47_n_0
    SLICE_X31Y54         LUT2 (Prop_lut2_I1_O)        0.053    14.021 r  U_MUL/operation_result_o[222]_INST_0_i_13/O
                         net (fo=1, routed)           0.431    14.453    U_MUL/csa12_return0116_out[0]
    SLICE_X30Y54         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230    14.683 r  U_MUL/operation_result_o[222]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    14.683    U_MUL/operation_result_o[222]_INST_0_i_4_n_0
    SLICE_X30Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    14.822 r  U_MUL/operation_result_o[223]_INST_0_i_5/O[0]
                         net (fo=7, routed)           0.707    15.528    U_MUL/mul_res[31]
    SLICE_X31Y68         LUT2 (Prop_lut2_I0_O)        0.155    15.683 r  U_MUL/operation_result_o[31]_INST_0_i_2/O
                         net (fo=2, routed)           0.358    16.042    U_MUL/adder_op_a[31]
    SLICE_X29Y69         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.230    16.272 r  U_MUL/operation_result_o[31]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.272    U_MUL/operation_result_o[31]_INST_0_i_1_n_0
    SLICE_X29Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179    16.451 r  U_MUL/operation_result_o[35]_INST_0_i_11/CO[0]
                         net (fo=4, routed)           0.283    16.734    U_MUL/adder_x_carry_out[0]
    SLICE_X27Y69         LUT3 (Prop_lut3_I2_O)        0.157    16.891 r  U_MUL/operation_result_o[35]_INST_0_i_2/O
                         net (fo=1, routed)           0.363    17.254    U_MUL/adder/adder_x_op_b[1][0]
    SLICE_X28Y67         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346    17.600 r  U_MUL/operation_result_o[35]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.600    U_MUL/operation_result_o[35]_INST_0_i_1_n_0
    SLICE_X28Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.658 r  U_MUL/operation_result_o[39]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.658    U_MUL/operation_result_o[39]_INST_0_i_1_n_0
    SLICE_X28Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.716 r  U_MUL/operation_result_o[43]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.716    U_MUL/operation_result_o[43]_INST_0_i_1_n_0
    SLICE_X28Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.774 r  U_MUL/operation_result_o[47]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.774    U_MUL/operation_result_o[47]_INST_0_i_1_n_0
    SLICE_X28Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.832 r  U_MUL/operation_result_o[51]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.832    U_MUL/operation_result_o[51]_INST_0_i_1_n_0
    SLICE_X28Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.890 r  U_MUL/operation_result_o[55]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.890    U_MUL/operation_result_o[55]_INST_0_i_1_n_0
    SLICE_X28Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    17.948 r  U_MUL/operation_result_o[59]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.948    U_MUL/operation_result_o[59]_INST_0_i_1_n_0
    SLICE_X28Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    18.006 r  U_MUL/operation_result_o[63]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.008    18.013    U_MUL/operation_result_o[63]_INST_0_i_1_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179    18.192 r  U_MUL/operation_result_o[67]_INST_0_i_11/CO[0]
                         net (fo=6, routed)           0.315    18.507    U_MUL/adder_x_carry_out[1]
    SLICE_X29Y76         LUT2 (Prop_lut2_I0_O)        0.157    18.664 r  U_MUL/operation_result_o[67]_INST_0_i_2/O
                         net (fo=1, routed)           0.146    18.810    U_MUL/operation_result_o[67]_INST_0_i_2_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346    19.156 r  U_MUL/operation_result_o[67]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.156    U_MUL/operation_result_o[67]_INST_0_i_1_n_0
    SLICE_X28Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    19.214 r  U_MUL/operation_result_o[71]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.214    U_MUL/operation_result_o[71]_INST_0_i_1_n_0
    SLICE_X28Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    19.272 r  U_MUL/operation_result_o[75]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.272    U_MUL/operation_result_o[75]_INST_0_i_1_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    19.330 r  U_MUL/operation_result_o[79]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.330    U_MUL/operation_result_o[79]_INST_0_i_1_n_0
    SLICE_X28Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    19.388 r  U_MUL/operation_result_o[83]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.388    U_MUL/operation_result_o[83]_INST_0_i_1_n_0
    SLICE_X28Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    19.446 r  U_MUL/operation_result_o[87]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.446    U_MUL/operation_result_o[87]_INST_0_i_1_n_0
    SLICE_X28Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    19.504 r  U_MUL/operation_result_o[91]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.504    U_MUL/operation_result_o[91]_INST_0_i_1_n_0
    SLICE_X28Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    19.562 r  U_MUL/operation_result_o[95]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.562    U_MUL/operation_result_o[95]_INST_0_i_1_n_0
    SLICE_X28Y84         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179    19.741 r  U_MUL/operation_result_o[99]_INST_0_i_11/CO[0]
                         net (fo=4, routed)           0.263    20.004    U_MUL/adder_x_carry_out[2]
    SLICE_X29Y83         LUT3 (Prop_lut3_I2_O)        0.157    20.161 r  U_MUL/operation_result_o[99]_INST_0_i_2/O
                         net (fo=1, routed)           0.423    20.585    U_MUL/adder/adder_x_op_b[3][0]
    SLICE_X23Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346    20.931 r  U_MUL/operation_result_o[99]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.931    U_MUL/operation_result_o[99]_INST_0_i_1_n_0
    SLICE_X23Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    20.989 r  U_MUL/operation_result_o[103]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.989    U_MUL/operation_result_o[103]_INST_0_i_1_n_0
    SLICE_X23Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    21.047 r  U_MUL/operation_result_o[107]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.047    U_MUL/operation_result_o[107]_INST_0_i_1_n_0
    SLICE_X23Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    21.105 r  U_MUL/operation_result_o[111]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.105    U_MUL/operation_result_o[111]_INST_0_i_1_n_0
    SLICE_X23Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    21.163 r  U_MUL/operation_result_o[115]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.163    U_MUL/operation_result_o[115]_INST_0_i_1_n_0
    SLICE_X23Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    21.221 r  U_MUL/operation_result_o[119]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.221    U_MUL/operation_result_o[119]_INST_0_i_1_n_0
    SLICE_X23Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    21.279 r  U_MUL/operation_result_o[123]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.279    U_MUL/operation_result_o[123]_INST_0_i_1_n_0
    SLICE_X23Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    21.337 r  U_MUL/operation_result_o[127]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.337    U_MUL/operation_result_o[127]_INST_0_i_1_n_0
    SLICE_X23Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179    21.516 r  U_MUL/operation_result_o[131]_INST_0_i_11/CO[0]
                         net (fo=6, routed)           0.365    21.881    U_MUL/adder_x_carry_out[3]
    SLICE_X22Y89         LUT2 (Prop_lut2_I0_O)        0.157    22.038 r  U_MUL/operation_result_o[131]_INST_0_i_2/O
                         net (fo=1, routed)           0.736    22.775    U_MUL/operation_result_o[131]_INST_0_i_2_n_0
    SLICE_X33Y75         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346    23.121 r  U_MUL/operation_result_o[131]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.121    U_MUL/operation_result_o[131]_INST_0_i_1_n_0
    SLICE_X33Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    23.179 r  U_MUL/operation_result_o[135]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.179    U_MUL/operation_result_o[135]_INST_0_i_1_n_0
    SLICE_X33Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    23.237 r  U_MUL/operation_result_o[139]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.237    U_MUL/operation_result_o[139]_INST_0_i_1_n_0
    SLICE_X33Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    23.295 r  U_MUL/operation_result_o[143]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.295    U_MUL/operation_result_o[143]_INST_0_i_1_n_0
    SLICE_X33Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    23.353 r  U_MUL/operation_result_o[147]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.353    U_MUL/operation_result_o[147]_INST_0_i_1_n_0
    SLICE_X33Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    23.411 r  U_MUL/operation_result_o[151]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.411    U_MUL/operation_result_o[151]_INST_0_i_1_n_0
    SLICE_X33Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    23.469 r  U_MUL/operation_result_o[155]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.469    U_MUL/operation_result_o[155]_INST_0_i_1_n_0
    SLICE_X33Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    23.527 r  U_MUL/operation_result_o[159]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.527    U_MUL/operation_result_o[159]_INST_0_i_1_n_0
    SLICE_X33Y83         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179    23.706 r  U_MUL/operation_result_o[163]_INST_0_i_11/CO[0]
                         net (fo=1, routed)           0.245    23.950    U_MUL/operation_result_o[163]_INST_0_i_11_n_3
    SLICE_X34Y82         LUT3 (Prop_lut3_I2_O)        0.157    24.107 r  U_MUL/operation_result_o[163]_INST_0_i_2/O
                         net (fo=1, routed)           0.255    24.362    U_MUL/adder/adder_x_op_b[5][0]
    SLICE_X35Y80         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346    24.708 r  U_MUL/operation_result_o[163]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.708    U_MUL/operation_result_o[163]_INST_0_i_1_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    24.766 r  U_MUL/operation_result_o[167]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.766    U_MUL/operation_result_o[167]_INST_0_i_1_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    24.824 r  U_MUL/operation_result_o[171]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.824    U_MUL/operation_result_o[171]_INST_0_i_1_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    24.882 r  U_MUL/operation_result_o[175]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.882    U_MUL/operation_result_o[175]_INST_0_i_1_n_0
    SLICE_X35Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    24.940 r  U_MUL/operation_result_o[179]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.940    U_MUL/operation_result_o[179]_INST_0_i_1_n_0
    SLICE_X35Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    24.998 r  U_MUL/operation_result_o[183]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.998    U_MUL/operation_result_o[183]_INST_0_i_1_n_0
    SLICE_X35Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    25.056 r  U_MUL/operation_result_o[187]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.056    U_MUL/operation_result_o[187]_INST_0_i_1_n_0
    SLICE_X35Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    25.114 r  U_MUL/operation_result_o[191]_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000    25.114    U_MUL/operation_result_o[191]_INST_0_i_1_n_0
    SLICE_X35Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179    25.293 r  U_MUL/operation_result_o[195]_INST_0_i_22/CO[0]
                         net (fo=1, routed)           0.554    25.847    U_MUL/operation_result_o[195]_INST_0_i_22_n_3
    SLICE_X31Y82         LUT2 (Prop_lut2_I0_O)        0.157    26.004 r  U_MUL/operation_result_o[195]_INST_0_i_5/O
                         net (fo=1, routed)           0.247    26.251    U_MUL/operation_result_o[195]_INST_0_i_5_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346    26.597 r  U_MUL/operation_result_o[195]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.597    U_MUL/operation_result_o[195]_INST_0_i_2_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    26.655 r  U_MUL/operation_result_o[199]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.655    U_MUL/operation_result_o[199]_INST_0_i_2_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    26.713 r  U_MUL/operation_result_o[203]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.713    U_MUL/operation_result_o[203]_INST_0_i_2_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    26.771 r  U_MUL/operation_result_o[207]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.771    U_MUL/operation_result_o[207]_INST_0_i_2_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    26.829 r  U_MUL/operation_result_o[211]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.829    U_MUL/operation_result_o[211]_INST_0_i_2_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    26.887 r  U_MUL/operation_result_o[215]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.887    U_MUL/operation_result_o[215]_INST_0_i_2_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    26.945 r  U_MUL/operation_result_o[219]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    26.945    U_MUL/operation_result_o[219]_INST_0_i_2_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    27.003 r  U_MUL/operation_result_o[223]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.003    U_MUL/operation_result_o[223]_INST_0_i_2_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.179    27.182 r  U_MUL/operation_result_o[227]_INST_0_i_22/CO[0]
                         net (fo=1, routed)           0.401    27.582    U_MUL/operation_result_o[227]_INST_0_i_22_n_3
    SLICE_X31Y88         LUT3 (Prop_lut3_I2_O)        0.157    27.739 r  U_MUL/operation_result_o[227]_INST_0_i_5/O
                         net (fo=1, routed)           0.408    28.148    U_MUL/adder/adder_x_op_b[7][0]
    SLICE_X24Y85         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.346    28.494 r  U_MUL/operation_result_o[227]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.494    U_MUL/operation_result_o[227]_INST_0_i_2_n_0
    SLICE_X24Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    28.552 r  U_MUL/operation_result_o[231]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.552    U_MUL/operation_result_o[231]_INST_0_i_2_n_0
    SLICE_X24Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    28.610 r  U_MUL/operation_result_o[235]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.610    U_MUL/operation_result_o[235]_INST_0_i_2_n_0
    SLICE_X24Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    28.668 r  U_MUL/operation_result_o[239]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.668    U_MUL/operation_result_o[239]_INST_0_i_2_n_0
    SLICE_X24Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    28.726 r  U_MUL/operation_result_o[243]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.726    U_MUL/operation_result_o[243]_INST_0_i_2_n_0
    SLICE_X24Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    28.784 r  U_MUL/operation_result_o[247]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.784    U_MUL/operation_result_o[247]_INST_0_i_2_n_0
    SLICE_X24Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    28.842 r  U_MUL/operation_result_o[251]_INST_0_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.842    U_MUL/operation_result_o[251]_INST_0_i_2_n_0
    SLICE_X24Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    29.055 f  U_MUL/operation_result_o[255]_INST_0_i_2/O[1]
                         net (fo=4, routed)           0.547    29.601    U_MUL/adder_result[253]
    SLICE_X32Y89         LUT3 (Prop_lut3_I1_O)        0.152    29.753 r  U_MUL/operation_flags_o[Z]_INST_0_i_9/O
                         net (fo=1, routed)           0.000    29.753    U_MUL/operation_flags_o[Z]_INST_0_i_9_n_0
    SLICE_X32Y89         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.351    30.104 r  U_MUL/operation_flags_o[Z]_INST_0_i_2/CO[2]
                         net (fo=1, routed)           0.292    30.396    U_MUL/adder_result_hw_is_zero0
    SLICE_X33Y88         LUT3 (Prop_lut3_I1_O)        0.161    30.557 r  U_MUL/operation_flags_o[Z]_INST_0/O
                         net (fo=0)                   0.672    31.229    operation_flags_o[Z]
                                                                      r  operation_flags_o[Z] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   31.250    31.250    
                         output delay                -0.000    31.250    
  -------------------------------------------------------------------
                         required time                         31.250    
                         arrival time                         -31.229    
  -------------------------------------------------------------------
                         slack                                  0.021    





