// Seed: 3045102716
module module_0 ();
  wand id_1;
  final id_1 = 1;
  wire id_3;
  supply0 id_4;
  wire id_5;
  wor id_6, id_7;
  wire id_8, id_9, id_10, id_11;
  wire id_12, id_13;
  always begin : LABEL_0
    id_7 = 1;
  end
endmodule
module module_1 ();
  module_0 modCall_1 ();
  assign id_1[1] = 1;
  id_2(
      1, id_1[1'b0], 1, 1 & 1'b0
  );
  wire id_3;
  wire id_4, id_5;
  wire id_6, id_7, id_8;
endmodule
