Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Dec 15 17:10:21 2020
| Host         : elitebook-manjaro-lgu running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -file signal_generator_timing_summary_routed.rpt -pb signal_generator_timing_summary_routed.pb -rpx signal_generator_timing_summary_routed.rpx -warn_on_violation
| Design       : signal_generator
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: btn0 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: btn1 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adc/adc1/U0/EOC (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -14.949     -877.938                     64                 1676        0.222        0.000                      0                 1676       16.667        0.000                       0                   450  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                         ------------         ----------      --------------
clock_manager/inst/clk_12mhz  {0.000 41.666}       83.333          12.000          
  clk_6mhz5540_clk_wiz_0      {0.000 76.296}       152.592         6.553           
  clkfbout_clk_wiz_0          {0.000 41.666}       83.333          12.000          
sys_clk_pin                   {0.000 41.660}       83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock_manager/inst/clk_12mhz                                                                                                                                                   16.667        0.000                       0                     1  
  clk_6mhz5540_clk_wiz_0           64.706        0.000                      0                 1388        0.222        0.000                      0                 1388       60.768        0.000                       0                   186  
  clkfbout_clk_wiz_0                                                                                                                                                           16.667        0.000                       0                     3  
sys_clk_pin                        76.219        0.000                      0                  288        0.255        0.000                      0                  288       41.160        0.000                       0                   260  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin             clk_6mhz5540_clk_wiz_0      -14.949     -877.938                     64                   64        0.560        0.000                      0                   64  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock_manager/inst/clk_12mhz
  To Clock:  clock_manager/inst/clk_12mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_manager/inst/clk_12mhz
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clock_manager/inst/clk_12mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X1Y0  clock_manager/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X1Y0  clock_manager/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X1Y0  clock_manager/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X1Y0  clock_manager/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X1Y0  clock_manager/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X1Y0  clock_manager/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_6mhz5540_clk_wiz_0
  To Clock:  clk_6mhz5540_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       64.706ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.222ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       60.768ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             64.706ns  (required time - arrival time)
  Source:                 dac/phase2_reg[28]/C
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Destination:            dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            76.296ns  (clk_6mhz5540_clk_wiz_0 rise@152.592ns - clk_6mhz5540_clk_wiz_0 fall@76.296ns)
  Data Path Delay:        10.720ns  (logic 0.583ns (5.439%)  route 10.137ns (94.561%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.464ns = ( 154.056 - 152.592 ) 
    Source Clock Delay      (SCD):    1.549ns = ( 77.845 - 76.296 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.839ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                     76.296    76.296 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    76.296 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.571    77.867    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.324    74.544 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.656    76.200    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    76.296 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         1.549    77.845    dac/clk_6mhz5540
    SLICE_X20Y96         FDRE                                         r  dac/phase2_reg[28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y96         FDRE (Prop_fdre_C_Q)         0.459    78.304 f  dac/phase2_reg[28]/Q
                         net (fo=47, routed)          7.609    85.913    dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[0]
    SLICE_X24Y28         LUT4 (Prop_lut4_I1_O)        0.124    86.037 r  dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__2/O
                         net (fo=1, routed)           2.528    88.565    dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X1Y17         RAMB36E1                                     r  dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 rise edge)
                                                    152.592   152.592 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   152.592 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.453   154.045    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122   150.923 r  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.578   152.501    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   152.592 r  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         1.464   154.056    dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X1Y17         RAMB36E1                                     r  dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.078   154.134    
                         clock uncertainty           -0.421   153.713    
    RAMB36_X1Y17         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   153.270    dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        153.270    
                         arrival time                         -88.565    
  -------------------------------------------------------------------
                         slack                                 64.706    

Slack (MET) :             65.404ns  (required time - arrival time)
  Source:                 dac/phase2_reg[28]/C
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Destination:            dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            76.296ns  (clk_6mhz5540_clk_wiz_0 rise@152.592ns - clk_6mhz5540_clk_wiz_0 fall@76.296ns)
  Data Path Delay:        9.755ns  (logic 0.607ns (6.222%)  route 9.148ns (93.778%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.480ns = ( 154.072 - 152.592 ) 
    Source Clock Delay      (SCD):    1.549ns = ( 77.845 - 76.296 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.839ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                     76.296    76.296 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    76.296 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.571    77.867    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.324    74.544 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.656    76.200    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    76.296 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         1.549    77.845    dac/clk_6mhz5540
    SLICE_X20Y96         FDRE                                         r  dac/phase2_reg[28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y96         FDRE (Prop_fdre_C_Q)         0.459    78.304 r  dac/phase2_reg[28]/Q
                         net (fo=47, routed)          8.253    86.557    dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[0]
    SLICE_X8Y13          LUT4 (Prop_lut4_I3_O)        0.148    86.705 r  dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__3/O
                         net (fo=1, routed)           0.895    87.600    dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X0Y0          RAMB36E1                                     r  dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 rise edge)
                                                    152.592   152.592 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   152.592 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.453   154.045    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122   150.923 r  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.578   152.501    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   152.592 r  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         1.480   154.072    dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000   154.072    
                         clock uncertainty           -0.421   153.651    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647   153.004    dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        153.004    
                         arrival time                         -87.600    
  -------------------------------------------------------------------
                         slack                                 65.404    

Slack (MET) :             65.456ns  (required time - arrival time)
  Source:                 dac/phase2_reg[31]/C
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Destination:            dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            76.296ns  (clk_6mhz5540_clk_wiz_0 rise@152.592ns - clk_6mhz5540_clk_wiz_0 fall@76.296ns)
  Data Path Delay:        9.957ns  (logic 0.583ns (5.855%)  route 9.374ns (94.145%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.452ns = ( 154.044 - 152.592 ) 
    Source Clock Delay      (SCD):    1.549ns = ( 77.845 - 76.296 ) 
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.839ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                     76.296    76.296 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    76.296 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.571    77.867    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.324    74.544 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.656    76.200    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    76.296 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         1.549    77.845    dac/clk_6mhz5540
    SLICE_X20Y96         FDRE                                         r  dac/phase2_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y96         FDRE (Prop_fdre_C_Q)         0.459    78.304 r  dac/phase2_reg[31]/Q
                         net (fo=53, routed)          7.678    85.982    dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X26Y42         LUT4 (Prop_lut4_I2_O)        0.124    86.106 r  dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__5/O
                         net (fo=1, routed)           1.696    87.802    dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X1Y15         RAMB36E1                                     r  dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 rise edge)
                                                    152.592   152.592 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   152.592 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.453   154.045    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122   150.923 r  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.578   152.501    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   152.592 r  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         1.452   154.044    dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X1Y15         RAMB36E1                                     r  dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.078   154.122    
                         clock uncertainty           -0.421   153.701    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   153.258    dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        153.258    
                         arrival time                         -87.802    
  -------------------------------------------------------------------
                         slack                                 65.456    

Slack (MET) :             65.659ns  (required time - arrival time)
  Source:                 dac/phase2_reg[31]/C
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Destination:            dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            76.296ns  (clk_6mhz5540_clk_wiz_0 rise@152.592ns - clk_6mhz5540_clk_wiz_0 fall@76.296ns)
  Data Path Delay:        9.708ns  (logic 0.583ns (6.006%)  route 9.125ns (93.994%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.484ns = ( 154.076 - 152.592 ) 
    Source Clock Delay      (SCD):    1.549ns = ( 77.845 - 76.296 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.839ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                     76.296    76.296 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    76.296 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.571    77.867    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.324    74.544 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.656    76.200    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    76.296 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         1.549    77.845    dac/clk_6mhz5540
    SLICE_X20Y96         FDRE                                         r  dac/phase2_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y96         FDRE (Prop_fdre_C_Q)         0.459    78.304 f  dac/phase2_reg[31]/Q
                         net (fo=53, routed)          8.247    86.551    dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X32Y46         LUT4 (Prop_lut4_I0_O)        0.124    86.675 r  dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__1/O
                         net (fo=1, routed)           0.877    87.553    dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X2Y8          RAMB36E1                                     r  dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 rise edge)
                                                    152.592   152.592 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   152.592 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.453   154.045    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122   150.923 r  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.578   152.501    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   152.592 r  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         1.484   154.076    dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB36_X2Y8          RAMB36E1                                     r  dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000   154.076    
                         clock uncertainty           -0.421   153.655    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   153.212    dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        153.212    
                         arrival time                         -87.553    
  -------------------------------------------------------------------
                         slack                                 65.659    

Slack (MET) :             65.674ns  (required time - arrival time)
  Source:                 dac/phase2_reg[22]/C
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Destination:            dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            76.296ns  (clk_6mhz5540_clk_wiz_0 rise@152.592ns - clk_6mhz5540_clk_wiz_0 fall@76.296ns)
  Data Path Delay:        9.573ns  (logic 0.459ns (4.795%)  route 9.114ns (95.205%))
  Logic Levels:           0  
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 154.079 - 152.592 ) 
    Source Clock Delay      (SCD):    1.549ns = ( 77.845 - 76.296 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.839ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                     76.296    76.296 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    76.296 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.571    77.867    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.324    74.544 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.656    76.200    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    76.296 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         1.549    77.845    dac/clk_6mhz5540
    SLICE_X20Y94         FDRE                                         r  dac/phase2_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y94         FDRE (Prop_fdre_C_Q)         0.459    78.304 r  dac/phase2_reg[22]/Q
                         net (fo=45, routed)          9.114    87.418    dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addrb[6]
    RAMB36_X2Y0          RAMB36E1                                     r  dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 rise edge)
                                                    152.592   152.592 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   152.592 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.453   154.045    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122   150.923 r  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.578   152.501    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   152.592 r  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         1.487   154.079    dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clkb
    RAMB36_X2Y0          RAMB36E1                                     r  dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000   154.079    
                         clock uncertainty           -0.421   153.658    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566   153.092    dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        153.092    
                         arrival time                         -87.418    
  -------------------------------------------------------------------
                         slack                                 65.674    

Slack (MET) :             65.748ns  (required time - arrival time)
  Source:                 dac/phase2_reg[31]/C
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Destination:            dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            76.296ns  (clk_6mhz5540_clk_wiz_0 rise@152.592ns - clk_6mhz5540_clk_wiz_0 fall@76.296ns)
  Data Path Delay:        9.392ns  (logic 0.609ns (6.485%)  route 8.783ns (93.515%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 154.073 - 152.592 ) 
    Source Clock Delay      (SCD):    1.549ns = ( 77.845 - 76.296 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.839ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                     76.296    76.296 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    76.296 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.571    77.867    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.324    74.544 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.656    76.200    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    76.296 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         1.549    77.845    dac/clk_6mhz5540
    SLICE_X20Y96         FDRE                                         r  dac/phase2_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y96         FDRE (Prop_fdre_C_Q)         0.459    78.304 f  dac/phase2_reg[31]/Q
                         net (fo=53, routed)          8.155    86.459    dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X32Y35         LUT4 (Prop_lut4_I1_O)        0.150    86.609 r  dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__0/O
                         net (fo=1, routed)           0.628    87.237    dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X2Y7          RAMB36E1                                     r  dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 rise edge)
                                                    152.592   152.592 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   152.592 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.453   154.045    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122   150.923 r  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.578   152.501    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   152.592 r  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         1.481   154.073    dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000   154.073    
                         clock uncertainty           -0.421   153.652    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.667   152.985    dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        152.985    
                         arrival time                         -87.237    
  -------------------------------------------------------------------
                         slack                                 65.748    

Slack (MET) :             65.751ns  (required time - arrival time)
  Source:                 dac/phase2_reg[28]/C
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Destination:            dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            76.296ns  (clk_6mhz5540_clk_wiz_0 rise@152.592ns - clk_6mhz5540_clk_wiz_0 fall@76.296ns)
  Data Path Delay:        9.600ns  (logic 0.583ns (6.073%)  route 9.017ns (93.927%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 154.060 - 152.592 ) 
    Source Clock Delay      (SCD):    1.549ns = ( 77.845 - 76.296 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.839ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                     76.296    76.296 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    76.296 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.571    77.867    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.324    74.544 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.656    76.200    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    76.296 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         1.549    77.845    dac/clk_6mhz5540
    SLICE_X20Y96         FDRE                                         r  dac/phase2_reg[28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y96         FDRE (Prop_fdre_C_Q)         0.459    78.304 f  dac/phase2_reg[28]/Q
                         net (fo=47, routed)          8.277    86.581    dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[0]
    SLICE_X8Y17          LUT4 (Prop_lut4_I3_O)        0.124    86.705 r  dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__0/O
                         net (fo=1, routed)           0.740    87.445    dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X0Y4          RAMB36E1                                     r  dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 rise edge)
                                                    152.592   152.592 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   152.592 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.453   154.045    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122   150.923 r  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.578   152.501    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   152.592 r  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         1.468   154.060    dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X0Y4          RAMB36E1                                     r  dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000   154.060    
                         clock uncertainty           -0.421   153.639    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   153.196    dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        153.196    
                         arrival time                         -87.445    
  -------------------------------------------------------------------
                         slack                                 65.751    

Slack (MET) :             65.757ns  (required time - arrival time)
  Source:                 dac/phase2_reg[28]/C
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Destination:            dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            76.296ns  (clk_6mhz5540_clk_wiz_0 rise@152.592ns - clk_6mhz5540_clk_wiz_0 fall@76.296ns)
  Data Path Delay:        9.374ns  (logic 0.609ns (6.497%)  route 8.765ns (93.503%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 154.065 - 152.592 ) 
    Source Clock Delay      (SCD):    1.549ns = ( 77.845 - 76.296 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.839ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                     76.296    76.296 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    76.296 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.571    77.867    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.324    74.544 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.656    76.200    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    76.296 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         1.549    77.845    dac/clk_6mhz5540
    SLICE_X20Y96         FDRE                                         r  dac/phase2_reg[28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y96         FDRE (Prop_fdre_C_Q)         0.459    78.304 f  dac/phase2_reg[28]/Q
                         net (fo=47, routed)          8.277    86.581    dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[0]
    SLICE_X8Y17          LUT4 (Prop_lut4_I1_O)        0.150    86.731 r  dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__5/O
                         net (fo=1, routed)           0.488    87.219    dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X0Y3          RAMB36E1                                     r  dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 rise edge)
                                                    152.592   152.592 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   152.592 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.453   154.045    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122   150.923 r  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.578   152.501    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   152.592 r  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         1.473   154.065    dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000   154.065    
                         clock uncertainty           -0.421   153.644    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.667   152.977    dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        152.977    
                         arrival time                         -87.219    
  -------------------------------------------------------------------
                         slack                                 65.757    

Slack (MET) :             65.799ns  (required time - arrival time)
  Source:                 dac/phase2_reg[31]/C
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Destination:            dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            76.296ns  (clk_6mhz5540_clk_wiz_0 rise@152.592ns - clk_6mhz5540_clk_wiz_0 fall@76.296ns)
  Data Path Delay:        9.346ns  (logic 0.611ns (6.538%)  route 8.735ns (93.462%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 154.078 - 152.592 ) 
    Source Clock Delay      (SCD):    1.549ns = ( 77.845 - 76.296 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.839ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                     76.296    76.296 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    76.296 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.571    77.867    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.324    74.544 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.656    76.200    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    76.296 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         1.549    77.845    dac/clk_6mhz5540
    SLICE_X20Y96         FDRE                                         r  dac/phase2_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y96         FDRE (Prop_fdre_C_Q)         0.459    78.304 r  dac/phase2_reg[31]/Q
                         net (fo=53, routed)          8.247    86.551    dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X32Y46         LUT4 (Prop_lut4_I1_O)        0.152    86.703 r  dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__6/O
                         net (fo=1, routed)           0.487    87.191    dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X2Y9          RAMB36E1                                     r  dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 rise edge)
                                                    152.592   152.592 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   152.592 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.453   154.045    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122   150.923 r  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.578   152.501    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   152.592 r  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         1.486   154.078    dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clkb
    RAMB36_X2Y9          RAMB36E1                                     r  dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000   154.078    
                         clock uncertainty           -0.421   153.657    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.667   152.990    dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        152.990    
                         arrival time                         -87.191    
  -------------------------------------------------------------------
                         slack                                 65.799    

Slack (MET) :             66.011ns  (required time - arrival time)
  Source:                 dac/phase2_reg[22]/C
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Destination:            dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            76.296ns  (clk_6mhz5540_clk_wiz_0 rise@152.592ns - clk_6mhz5540_clk_wiz_0 fall@76.296ns)
  Data Path Delay:        9.235ns  (logic 0.459ns (4.970%)  route 8.776ns (95.030%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 154.078 - 152.592 ) 
    Source Clock Delay      (SCD):    1.549ns = ( 77.845 - 76.296 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.839ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                     76.296    76.296 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    76.296 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.571    77.867    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.324    74.544 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.656    76.200    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    76.296 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         1.549    77.845    dac/clk_6mhz5540
    SLICE_X20Y94         FDRE                                         r  dac/phase2_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y94         FDRE (Prop_fdre_C_Q)         0.459    78.304 r  dac/phase2_reg[22]/Q
                         net (fo=45, routed)          8.776    87.080    dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb[6]
    RAMB36_X2Y1          RAMB36E1                                     r  dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 rise edge)
                                                    152.592   152.592 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   152.592 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.453   154.045    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122   150.923 r  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.578   152.501    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   152.592 r  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         1.486   154.078    dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000   154.078    
                         clock uncertainty           -0.421   153.657    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566   153.091    dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        153.091    
                         arrival time                         -87.080    
  -------------------------------------------------------------------
                         slack                                 66.011    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 dac/phase1_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Destination:            dac/phase1_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_6mhz5540_clk_wiz_0 fall@76.296ns - clk_6mhz5540_clk_wiz_0 fall@76.296ns)
  Data Path Delay:        0.337ns  (logic 0.270ns (80.118%)  route 0.067ns (19.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns = ( 77.141 - 76.296 ) 
    Source Clock Delay      (SCD):    0.578ns = ( 76.874 - 76.296 ) 
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                     76.296    76.296 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    76.296 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.547    76.843    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.057    75.785 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    76.270    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    76.296 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         0.578    76.874    dac/clk_6mhz5540
    SLICE_X5Y71          FDRE                                         r  dac/phase1_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.146    77.020 r  dac/phase1_reg[4]/Q
                         net (fo=2, routed)           0.067    77.087    adc/phase1_reg[7]_2[0]
    SLICE_X5Y71          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    77.211 r  adc/phase1_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    77.211    dac/phase1_reg[7]_1[1]
    SLICE_X5Y71          FDRE                                         r  dac/phase1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                     76.296    76.296 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    76.296 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.815    77.111    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.371    75.739 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    76.267    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    76.296 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         0.845    77.141    dac/clk_6mhz5540
    SLICE_X5Y71          FDRE                                         r  dac/phase1_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.265    76.877    
    SLICE_X5Y71          FDRE (Hold_fdre_C_D)         0.112    76.989    dac/phase1_reg[5]
  -------------------------------------------------------------------
                         required time                        -76.989    
                         arrival time                          77.211    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 dac/phase2_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Destination:            dac/phase2_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_6mhz5540_clk_wiz_0 fall@76.296ns - clk_6mhz5540_clk_wiz_0 fall@76.296ns)
  Data Path Delay:        0.346ns  (logic 0.270ns (77.937%)  route 0.076ns (22.064%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns = ( 77.123 - 76.296 ) 
    Source Clock Delay      (SCD):    0.557ns = ( 76.853 - 76.296 ) 
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                     76.296    76.296 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    76.296 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.547    76.843    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.057    75.785 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    76.270    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    76.296 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         0.557    76.853    dac/clk_6mhz5540
    SLICE_X20Y90         FDRE                                         r  dac/phase2_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y90         FDRE (Prop_fdre_C_Q)         0.146    76.999 r  dac/phase2_reg[4]/Q
                         net (fo=2, routed)           0.076    77.075    adc/phase2_reg[7]_2[0]
    SLICE_X20Y90         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    77.199 r  adc/phase2_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    77.199    dac/phase2_reg[7]_1[1]
    SLICE_X20Y90         FDRE                                         r  dac/phase2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                     76.296    76.296 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    76.296 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.815    77.111    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.371    75.739 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    76.267    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    76.296 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         0.827    77.123    dac/clk_6mhz5540
    SLICE_X20Y90         FDRE                                         r  dac/phase2_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.268    76.856    
    SLICE_X20Y90         FDRE (Hold_fdre_C_D)         0.112    76.968    dac/phase2_reg[5]
  -------------------------------------------------------------------
                         required time                        -76.968    
                         arrival time                          77.199    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 dac/phase1_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Destination:            dac/phase1_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_6mhz5540_clk_wiz_0 fall@76.296ns - clk_6mhz5540_clk_wiz_0 fall@76.296ns)
  Data Path Delay:        0.380ns  (logic 0.313ns (82.367%)  route 0.067ns (17.632%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns = ( 77.141 - 76.296 ) 
    Source Clock Delay      (SCD):    0.579ns = ( 76.875 - 76.296 ) 
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                     76.296    76.296 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    76.296 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.547    76.843    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.057    75.785 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    76.270    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    76.296 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         0.579    76.875    dac/clk_6mhz5540
    SLICE_X5Y70          FDRE                                         r  dac/phase1_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.146    77.021 r  dac/phase1_reg[3]/Q
                         net (fo=2, routed)           0.067    77.088    adc/DI[0]
    SLICE_X5Y70          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    77.201 r  adc/phase1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    77.201    adc/phase1_reg[0]_i_1_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    77.255 r  adc/phase1_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    77.255    dac/phase1_reg[7]_1[0]
    SLICE_X5Y71          FDRE                                         r  dac/phase1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                     76.296    76.296 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    76.296 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.815    77.111    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.371    75.739 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    76.267    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    76.296 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         0.845    77.141    dac/clk_6mhz5540
    SLICE_X5Y71          FDRE                                         r  dac/phase1_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.251    76.891    
    SLICE_X5Y71          FDRE (Hold_fdre_C_D)         0.112    77.003    dac/phase1_reg[4]
  -------------------------------------------------------------------
                         required time                        -77.003    
                         arrival time                          77.255    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 dac/phase2_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Destination:            dac/phase2_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_6mhz5540_clk_wiz_0 fall@76.296ns - clk_6mhz5540_clk_wiz_0 fall@76.296ns)
  Data Path Delay:        0.386ns  (logic 0.313ns (81.135%)  route 0.073ns (18.864%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns = ( 77.123 - 76.296 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 76.852 - 76.296 ) 
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                     76.296    76.296 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    76.296 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.547    76.843    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.057    75.785 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    76.270    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    76.296 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         0.556    76.852    dac/clk_6mhz5540
    SLICE_X20Y89         FDRE                                         r  dac/phase2_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y89         FDRE (Prop_fdre_C_Q)         0.146    76.998 r  dac/phase2_reg[3]/Q
                         net (fo=2, routed)           0.073    77.070    adc/phase2_reg[3]_3[0]
    SLICE_X20Y89         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    77.183 r  adc/phase2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    77.183    adc/phase2_reg[0]_i_1_n_0
    SLICE_X20Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    77.237 r  adc/phase2_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    77.237    dac/phase2_reg[7]_1[0]
    SLICE_X20Y90         FDRE                                         r  dac/phase2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                     76.296    76.296 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    76.296 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.815    77.111    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.371    75.739 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    76.267    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    76.296 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         0.827    77.123    dac/clk_6mhz5540
    SLICE_X20Y90         FDRE                                         r  dac/phase2_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.252    76.872    
    SLICE_X20Y90         FDRE (Hold_fdre_C_D)         0.112    76.984    dac/phase2_reg[4]
  -------------------------------------------------------------------
                         required time                        -76.984    
                         arrival time                          77.237    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 dac/phase1_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Destination:            dac/phase1_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_6mhz5540_clk_wiz_0 fall@76.296ns - clk_6mhz5540_clk_wiz_0 fall@76.296ns)
  Data Path Delay:        0.370ns  (logic 0.303ns (81.890%)  route 0.067ns (18.108%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns = ( 77.141 - 76.296 ) 
    Source Clock Delay      (SCD):    0.578ns = ( 76.874 - 76.296 ) 
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                     76.296    76.296 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    76.296 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.547    76.843    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.057    75.785 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    76.270    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    76.296 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         0.578    76.874    dac/clk_6mhz5540
    SLICE_X5Y71          FDRE                                         r  dac/phase1_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.146    77.020 r  dac/phase1_reg[4]/Q
                         net (fo=2, routed)           0.067    77.087    adc/phase1_reg[7]_2[0]
    SLICE_X5Y71          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.157    77.244 r  adc/phase1_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    77.244    dac/phase1_reg[7]_1[2]
    SLICE_X5Y71          FDRE                                         r  dac/phase1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                     76.296    76.296 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    76.296 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.815    77.111    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.371    75.739 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    76.267    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    76.296 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         0.845    77.141    dac/clk_6mhz5540
    SLICE_X5Y71          FDRE                                         r  dac/phase1_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.265    76.877    
    SLICE_X5Y71          FDRE (Hold_fdre_C_D)         0.112    76.989    dac/phase1_reg[6]
  -------------------------------------------------------------------
                         required time                        -76.989    
                         arrival time                          77.244    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 dac/phase2_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Destination:            dac/phase2_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_6mhz5540_clk_wiz_0 fall@76.296ns - clk_6mhz5540_clk_wiz_0 fall@76.296ns)
  Data Path Delay:        0.379ns  (logic 0.303ns (79.855%)  route 0.076ns (20.145%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns = ( 77.123 - 76.296 ) 
    Source Clock Delay      (SCD):    0.557ns = ( 76.853 - 76.296 ) 
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                     76.296    76.296 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    76.296 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.547    76.843    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.057    75.785 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    76.270    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    76.296 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         0.557    76.853    dac/clk_6mhz5540
    SLICE_X20Y90         FDRE                                         r  dac/phase2_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y90         FDRE (Prop_fdre_C_Q)         0.146    76.999 r  dac/phase2_reg[4]/Q
                         net (fo=2, routed)           0.076    77.075    adc/phase2_reg[7]_2[0]
    SLICE_X20Y90         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.157    77.232 r  adc/phase2_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    77.232    dac/phase2_reg[7]_1[2]
    SLICE_X20Y90         FDRE                                         r  dac/phase2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                     76.296    76.296 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    76.296 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.815    77.111    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.371    75.739 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    76.267    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    76.296 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         0.827    77.123    dac/clk_6mhz5540
    SLICE_X20Y90         FDRE                                         r  dac/phase2_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.268    76.856    
    SLICE_X20Y90         FDRE (Hold_fdre_C_D)         0.112    76.968    dac/phase2_reg[6]
  -------------------------------------------------------------------
                         required time                        -76.968    
                         arrival time                          77.232    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 dac/phase1_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Destination:            dac/phase1_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_6mhz5540_clk_wiz_0 fall@76.296ns - clk_6mhz5540_clk_wiz_0 fall@76.296ns)
  Data Path Delay:        0.390ns  (logic 0.323ns (82.818%)  route 0.067ns (17.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns = ( 77.141 - 76.296 ) 
    Source Clock Delay      (SCD):    0.578ns = ( 76.874 - 76.296 ) 
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                     76.296    76.296 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    76.296 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.547    76.843    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.057    75.785 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    76.270    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    76.296 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         0.578    76.874    dac/clk_6mhz5540
    SLICE_X5Y71          FDRE                                         r  dac/phase1_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.146    77.020 r  dac/phase1_reg[4]/Q
                         net (fo=2, routed)           0.067    77.087    adc/phase1_reg[7]_2[0]
    SLICE_X5Y71          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.177    77.264 r  adc/phase1_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    77.264    dac/phase1_reg[7]_1[3]
    SLICE_X5Y71          FDRE                                         r  dac/phase1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                     76.296    76.296 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    76.296 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.815    77.111    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.371    75.739 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    76.267    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    76.296 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         0.845    77.141    dac/clk_6mhz5540
    SLICE_X5Y71          FDRE                                         r  dac/phase1_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.265    76.877    
    SLICE_X5Y71          FDRE (Hold_fdre_C_D)         0.112    76.989    dac/phase1_reg[7]
  -------------------------------------------------------------------
                         required time                        -76.989    
                         arrival time                          77.264    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 dac/phase2_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Destination:            dac/phase2_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_6mhz5540_clk_wiz_0 fall@76.296ns - clk_6mhz5540_clk_wiz_0 fall@76.296ns)
  Data Path Delay:        0.399ns  (logic 0.323ns (80.863%)  route 0.076ns (19.136%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns = ( 77.123 - 76.296 ) 
    Source Clock Delay      (SCD):    0.557ns = ( 76.853 - 76.296 ) 
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                     76.296    76.296 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    76.296 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.547    76.843    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.057    75.785 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    76.270    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    76.296 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         0.557    76.853    dac/clk_6mhz5540
    SLICE_X20Y90         FDRE                                         r  dac/phase2_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y90         FDRE (Prop_fdre_C_Q)         0.146    76.999 r  dac/phase2_reg[4]/Q
                         net (fo=2, routed)           0.076    77.075    adc/phase2_reg[7]_2[0]
    SLICE_X20Y90         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.177    77.252 r  adc/phase2_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    77.252    dac/phase2_reg[7]_1[3]
    SLICE_X20Y90         FDRE                                         r  dac/phase2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                     76.296    76.296 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    76.296 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.815    77.111    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.371    75.739 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    76.267    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    76.296 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         0.827    77.123    dac/clk_6mhz5540
    SLICE_X20Y90         FDRE                                         r  dac/phase2_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.268    76.856    
    SLICE_X20Y90         FDRE (Hold_fdre_C_D)         0.112    76.968    dac/phase2_reg[7]
  -------------------------------------------------------------------
                         required time                        -76.968    
                         arrival time                          77.252    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 dac/phase1_reg[31]/C
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Destination:            dac/phase1_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_6mhz5540_clk_wiz_0 fall@76.296ns - clk_6mhz5540_clk_wiz_0 fall@76.296ns)
  Data Path Delay:        0.401ns  (logic 0.254ns (63.351%)  route 0.147ns (36.648%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns = ( 77.140 - 76.296 ) 
    Source Clock Delay      (SCD):    0.578ns = ( 76.874 - 76.296 ) 
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                     76.296    76.296 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    76.296 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.547    76.843    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.057    75.785 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    76.270    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    76.296 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         0.578    76.874    dac/clk_6mhz5540
    SLICE_X5Y77          FDRE                                         r  dac/phase1_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y77          FDRE (Prop_fdre_C_Q)         0.146    77.020 r  dac/phase1_reg[31]/Q
                         net (fo=53, routed)          0.147    77.167    adc/addra[15]
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    77.275 r  adc/phase1_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    77.275    dac/phase1_reg[31]_0[3]
    SLICE_X5Y77          FDRE                                         r  dac/phase1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                     76.296    76.296 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    76.296 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.815    77.111    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.371    75.739 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    76.267    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    76.296 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         0.844    77.140    dac/clk_6mhz5540
    SLICE_X5Y77          FDRE                                         r  dac/phase1_reg[31]/C  (IS_INVERTED)
                         clock pessimism             -0.264    76.877    
    SLICE_X5Y77          FDRE (Hold_fdre_C_D)         0.112    76.989    dac/phase1_reg[31]
  -------------------------------------------------------------------
                         required time                        -76.989    
                         arrival time                          77.275    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 dac/phase1_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Destination:            dac/phase1_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_6mhz5540_clk_wiz_0 fall@76.296ns - clk_6mhz5540_clk_wiz_0 fall@76.296ns)
  Data Path Delay:        0.419ns  (logic 0.352ns (84.008%)  route 0.067ns (15.991%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns = ( 77.140 - 76.296 ) 
    Source Clock Delay      (SCD):    0.579ns = ( 76.875 - 76.296 ) 
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                     76.296    76.296 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    76.296 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.547    76.843    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.057    75.785 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    76.270    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    76.296 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         0.579    76.875    dac/clk_6mhz5540
    SLICE_X5Y70          FDRE                                         r  dac/phase1_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDRE (Prop_fdre_C_Q)         0.146    77.021 r  dac/phase1_reg[3]/Q
                         net (fo=2, routed)           0.067    77.088    adc/DI[0]
    SLICE_X5Y70          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113    77.201 r  adc/phase1_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    77.201    adc/phase1_reg[0]_i_1_n_0
    SLICE_X5Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    77.240 r  adc/phase1_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    77.240    adc/phase1_reg[4]_i_1_n_0
    SLICE_X5Y72          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    77.294 r  adc/phase1_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    77.294    dac/phase1_reg[11]_1[0]
    SLICE_X5Y72          FDRE                                         r  dac/phase1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                     76.296    76.296 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    76.296 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.815    77.111    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.371    75.739 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    76.267    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    76.296 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         0.844    77.140    dac/clk_6mhz5540
    SLICE_X5Y72          FDRE                                         r  dac/phase1_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.251    76.890    
    SLICE_X5Y72          FDRE (Hold_fdre_C_D)         0.112    77.002    dac/phase1_reg[8]
  -------------------------------------------------------------------
                         required time                        -77.002    
                         arrival time                          77.294    
  -------------------------------------------------------------------
                         slack                                  0.292    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_6mhz5540_clk_wiz_0
Waveform(ns):       { 0.000 76.296 }
Period(ns):         152.592
Sources:            { clock_manager/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         152.592     149.700    RAMB36_X0Y18     dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         152.592     149.700    RAMB36_X0Y18     dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         152.592     149.700    RAMB36_X0Y6      dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         152.592     149.700    RAMB36_X0Y6      dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         152.592     149.700    RAMB36_X0Y19     dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         152.592     149.700    RAMB36_X0Y19     dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         152.592     149.700    RAMB36_X1Y6      dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         152.592     149.700    RAMB36_X1Y6      dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         152.592     149.700    RAMB36_X0Y15     dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         152.592     149.700    RAMB36_X0Y15     dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       152.592     60.768     MMCME2_ADV_X1Y0  clock_manager/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         76.296      75.796     SLICE_X23Y12     dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         76.296      75.796     SLICE_X22Y12     dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         76.296      75.796     SLICE_X22Y12     dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         76.296      75.796     SLICE_X22Y12     dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         76.296      75.796     SLICE_X22Y12     dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         76.296      75.796     SLICE_X24Y12     dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         76.296      75.796     SLICE_X25Y12     dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         76.296      75.796     SLICE_X27Y13     dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         76.296      75.796     SLICE_X27Y13     dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         76.296      75.796     SLICE_X16Y15     dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         76.296      75.796     SLICE_X5Y73      dac/phase1_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         76.296      75.796     SLICE_X5Y73      dac/phase1_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         76.296      75.796     SLICE_X5Y73      dac/phase1_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         76.296      75.796     SLICE_X5Y73      dac/phase1_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         76.296      75.796     SLICE_X5Y76      dac/phase1_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         76.296      75.796     SLICE_X5Y76      dac/phase1_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         76.296      75.796     SLICE_X5Y76      dac/phase1_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         76.296      75.796     SLICE_X5Y76      dac/phase1_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         76.296      75.796     SLICE_X5Y70      dac/phase1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         76.296      75.796     SLICE_X5Y70      dac/phase1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clock_manager/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y4    clock_manager/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X1Y0  clock_manager/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X1Y0  clock_manager/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X1Y0  clock_manager/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y0  clock_manager/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       76.219ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.219ns  (required time - arrival time)
  Source:                 adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            step_scale1/phase1[0]_i_106_psbram_5_replica_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.983ns  (logic 2.454ns (35.143%)  route 4.529ns (64.857%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 88.176 - 83.330 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.588     5.115    adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y35         RAMB18E1                                     r  adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y35         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[9])
                                                      2.454     7.569 r  adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=17, routed)          4.529    12.098    step_scale1/phase1[0]_i_106_psbram_n_5
    SLICE_X5Y58          FDRE                                         r  step_scale1/phase1[0]_i_106_psbram_5_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    83.330    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.499    88.176    step_scale1/clkb
    SLICE_X5Y58          FDRE                                         r  step_scale1/phase1[0]_i_106_psbram_5_replica_1/C
                         clock pessimism              0.257    88.434    
                         clock uncertainty           -0.035    88.398    
    SLICE_X5Y58          FDRE (Setup_fdre_C_D)       -0.081    88.317    step_scale1/phase1[0]_i_106_psbram_5_replica_1
  -------------------------------------------------------------------
                         required time                         88.317    
                         arrival time                         -12.098    
  -------------------------------------------------------------------
                         slack                                 76.219    

Slack (MET) :             76.540ns  (required time - arrival time)
  Source:                 adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            step_scale1/phase1[0]_i_106_psbram_5_replica_6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.595ns  (logic 2.454ns (37.211%)  route 4.141ns (62.789%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 88.109 - 83.330 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.588     5.115    adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y35         RAMB18E1                                     r  adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y35         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[9])
                                                      2.454     7.569 r  adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=17, routed)          4.141    11.710    step_scale1/phase1[0]_i_106_psbram_n_5
    SLICE_X11Y58         FDRE                                         r  step_scale1/phase1[0]_i_106_psbram_5_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    83.330    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.432    88.109    step_scale1/clkb
    SLICE_X11Y58         FDRE                                         r  step_scale1/phase1[0]_i_106_psbram_5_replica_6/C
                         clock pessimism              0.257    88.367    
                         clock uncertainty           -0.035    88.331    
    SLICE_X11Y58         FDRE (Setup_fdre_C_D)       -0.081    88.250    step_scale1/phase1[0]_i_106_psbram_5_replica_6
  -------------------------------------------------------------------
                         required time                         88.250    
                         arrival time                         -11.710    
  -------------------------------------------------------------------
                         slack                                 76.540    

Slack (MET) :             76.724ns  (required time - arrival time)
  Source:                 adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            step_scale1/phase1[0]_i_106_psbram_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.490ns  (logic 2.454ns (37.812%)  route 4.036ns (62.188%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 88.174 - 83.330 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.588     5.115    adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y35         RAMB18E1                                     r  adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y35         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     7.569 r  adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[9]
                         net (fo=13, routed)          4.036    11.605    step_scale1/phase1[0]_i_106_psbram_n
    SLICE_X7Y61          FDRE                                         r  step_scale1/phase1[0]_i_106_psbram_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    83.330    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.497    88.174    step_scale1/clkb
    SLICE_X7Y61          FDRE                                         r  step_scale1/phase1[0]_i_106_psbram_replica_2/C
                         clock pessimism              0.257    88.432    
                         clock uncertainty           -0.035    88.396    
    SLICE_X7Y61          FDRE (Setup_fdre_C_D)       -0.067    88.329    step_scale1/phase1[0]_i_106_psbram_replica_2
  -------------------------------------------------------------------
                         required time                         88.329    
                         arrival time                         -11.605    
  -------------------------------------------------------------------
                         slack                                 76.724    

Slack (MET) :             76.983ns  (required time - arrival time)
  Source:                 adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            step_scale1/phase1[0]_i_106_psbram_replica_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.217ns  (logic 2.454ns (39.471%)  route 3.763ns (60.529%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 88.174 - 83.330 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.588     5.115    adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y35         RAMB18E1                                     r  adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y35         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     7.569 r  adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[9]
                         net (fo=13, routed)          3.763    11.332    step_scale1/phase1[0]_i_106_psbram_n
    SLICE_X5Y61          FDRE                                         r  step_scale1/phase1[0]_i_106_psbram_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    83.330    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.497    88.174    step_scale1/clkb
    SLICE_X5Y61          FDRE                                         r  step_scale1/phase1[0]_i_106_psbram_replica_4/C
                         clock pessimism              0.257    88.432    
                         clock uncertainty           -0.035    88.396    
    SLICE_X5Y61          FDRE (Setup_fdre_C_D)       -0.081    88.315    step_scale1/phase1[0]_i_106_psbram_replica_4
  -------------------------------------------------------------------
                         required time                         88.315    
                         arrival time                         -11.332    
  -------------------------------------------------------------------
                         slack                                 76.983    

Slack (MET) :             77.053ns  (required time - arrival time)
  Source:                 adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            step_scale1/phase1[0]_i_106_psbram_2_replica_6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.101ns  (logic 2.454ns (40.225%)  route 3.647ns (59.775%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 88.105 - 83.330 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.588     5.115    adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y35         RAMB18E1                                     r  adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y35         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.569 r  adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[2]
                         net (fo=15, routed)          3.647    11.216    step_scale1/phase1[0]_i_106_psbram_n_2
    SLICE_X13Y62         FDRE                                         r  step_scale1/phase1[0]_i_106_psbram_2_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    83.330    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.428    88.105    step_scale1/clkb
    SLICE_X13Y62         FDRE                                         r  step_scale1/phase1[0]_i_106_psbram_2_replica_6/C
                         clock pessimism              0.257    88.363    
                         clock uncertainty           -0.035    88.327    
    SLICE_X13Y62         FDRE (Setup_fdre_C_D)       -0.058    88.269    step_scale1/phase1[0]_i_106_psbram_2_replica_6
  -------------------------------------------------------------------
                         required time                         88.269    
                         arrival time                         -11.216    
  -------------------------------------------------------------------
                         slack                                 77.053    

Slack (MET) :             77.060ns  (required time - arrival time)
  Source:                 adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            step_scale1/phase1[0]_i_106_psbram_5_replica_8/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.071ns  (logic 2.454ns (40.420%)  route 3.617ns (59.580%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 88.105 - 83.330 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.588     5.115    adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y35         RAMB18E1                                     r  adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y35         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[9])
                                                      2.454     7.569 r  adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[9]
                         net (fo=17, routed)          3.617    11.186    step_scale1/phase1[0]_i_106_psbram_n_5
    SLICE_X13Y62         FDRE                                         r  step_scale1/phase1[0]_i_106_psbram_5_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    83.330    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.428    88.105    step_scale1/clkb
    SLICE_X13Y62         FDRE                                         r  step_scale1/phase1[0]_i_106_psbram_5_replica_8/C
                         clock pessimism              0.257    88.363    
                         clock uncertainty           -0.035    88.327    
    SLICE_X13Y62         FDRE (Setup_fdre_C_D)       -0.081    88.246    step_scale1/phase1[0]_i_106_psbram_5_replica_8
  -------------------------------------------------------------------
                         required time                         88.246    
                         arrival time                         -11.186    
  -------------------------------------------------------------------
                         slack                                 77.060    

Slack (MET) :             77.137ns  (required time - arrival time)
  Source:                 adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            step_scale1/phase1[0]_i_106_psbram_3_replica_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.020ns  (logic 2.454ns (40.765%)  route 3.566ns (59.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 88.108 - 83.330 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.588     5.115    adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y35         RAMB18E1                                     r  adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y35         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.569 r  adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=11, routed)          3.566    11.135    step_scale1/phase1[0]_i_106_psbram_n_3
    SLICE_X11Y59         FDRE                                         r  step_scale1/phase1[0]_i_106_psbram_3_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    83.330    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.431    88.108    step_scale1/clkb
    SLICE_X11Y59         FDRE                                         r  step_scale1/phase1[0]_i_106_psbram_3_replica_1/C
                         clock pessimism              0.257    88.366    
                         clock uncertainty           -0.035    88.330    
    SLICE_X11Y59         FDRE (Setup_fdre_C_D)       -0.058    88.272    step_scale1/phase1[0]_i_106_psbram_3_replica_1
  -------------------------------------------------------------------
                         required time                         88.272    
                         arrival time                         -11.135    
  -------------------------------------------------------------------
                         slack                                 77.137    

Slack (MET) :             77.173ns  (required time - arrival time)
  Source:                 adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            step_scale1/phase1[0]_i_106_psbram_1_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.985ns  (logic 2.454ns (41.006%)  route 3.531ns (58.994%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 88.108 - 83.330 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.588     5.115    adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y35         RAMB18E1                                     r  adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y35         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.454     7.569 r  adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=17, routed)          3.531    11.100    step_scale1/phase1[0]_i_106_psbram_n_1
    SLICE_X11Y60         FDRE                                         r  step_scale1/phase1[0]_i_106_psbram_1_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    83.330    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.431    88.108    step_scale1/clkb
    SLICE_X11Y60         FDRE                                         r  step_scale1/phase1[0]_i_106_psbram_1_replica_2/C
                         clock pessimism              0.257    88.366    
                         clock uncertainty           -0.035    88.330    
    SLICE_X11Y60         FDRE (Setup_fdre_C_D)       -0.058    88.272    step_scale1/phase1[0]_i_106_psbram_1_replica_2
  -------------------------------------------------------------------
                         required time                         88.272    
                         arrival time                         -11.100    
  -------------------------------------------------------------------
                         slack                                 77.173    

Slack (MET) :             77.264ns  (required time - arrival time)
  Source:                 adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            step_scale1/phase1[0]_i_106_psbram_replica_8/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.889ns  (logic 2.454ns (41.674%)  route 3.435ns (58.326%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 88.103 - 83.330 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.588     5.115    adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y35         RAMB18E1                                     r  adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y35         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     7.569 r  adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[9]
                         net (fo=13, routed)          3.435    11.004    step_scale1/phase1[0]_i_106_psbram_n
    SLICE_X13Y65         FDRE                                         r  step_scale1/phase1[0]_i_106_psbram_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    83.330    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.426    88.103    step_scale1/clkb
    SLICE_X13Y65         FDRE                                         r  step_scale1/phase1[0]_i_106_psbram_replica_8/C
                         clock pessimism              0.257    88.361    
                         clock uncertainty           -0.035    88.325    
    SLICE_X13Y65         FDRE (Setup_fdre_C_D)       -0.058    88.267    step_scale1/phase1[0]_i_106_psbram_replica_8
  -------------------------------------------------------------------
                         required time                         88.267    
                         arrival time                         -11.004    
  -------------------------------------------------------------------
                         slack                                 77.264    

Slack (MET) :             77.353ns  (required time - arrival time)
  Source:                 adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            step_scale1/phase1[0]_i_106_psbram_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.778ns  (logic 2.454ns (42.470%)  route 3.324ns (57.530%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 88.105 - 83.330 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.588     5.115    adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y35         RAMB18E1                                     r  adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y35         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.454     7.569 r  adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[9]
                         net (fo=13, routed)          3.324    10.893    step_scale1/phase1[0]_i_106_psbram_n
    SLICE_X11Y64         FDRE                                         r  step_scale1/phase1[0]_i_106_psbram_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    83.330    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.428    88.105    step_scale1/clkb
    SLICE_X11Y64         FDRE                                         r  step_scale1/phase1[0]_i_106_psbram_replica_3/C
                         clock pessimism              0.257    88.363    
                         clock uncertainty           -0.035    88.327    
    SLICE_X11Y64         FDRE (Setup_fdre_C_D)       -0.081    88.246    step_scale1/phase1[0]_i_106_psbram_replica_3
  -------------------------------------------------------------------
                         required time                         88.246    
                         arrival time                         -10.893    
  -------------------------------------------------------------------
                         slack                                 77.353    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.560     1.450    button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X13Y37         FDRE                                         r  button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y37         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/Q
                         net (fo=1, routed)           0.108     1.699    button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[23]
    SLICE_X13Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.000     1.807    button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[23]
    SLICE_X13Y37         FDRE                                         r  button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.828     1.962    button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X13Y37         FDRE                                         r  button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/C
                         clock pessimism             -0.512     1.450    
    SLICE_X13Y37         FDRE (Hold_fdre_C_D)         0.102     1.552    button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.559     1.449    button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X13Y34         FDRE                                         r  button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/Q
                         net (fo=1, routed)           0.108     1.698    button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[11]
    SLICE_X13Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.000     1.806    button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[11]
    SLICE_X13Y34         FDRE                                         r  button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.826     1.960    button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X13Y34         FDRE                                         r  button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
                         clock pessimism             -0.511     1.449    
    SLICE_X13Y34         FDRE (Hold_fdre_C_D)         0.102     1.551    button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.559     1.449    button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X13Y35         FDRE                                         r  button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/Q
                         net (fo=1, routed)           0.108     1.698    button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[15]
    SLICE_X13Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.000     1.806    button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[15]
    SLICE_X13Y35         FDRE                                         r  button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.827     1.961    button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X13Y35         FDRE                                         r  button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
                         clock pessimism             -0.512     1.449    
    SLICE_X13Y35         FDRE (Hold_fdre_C_D)         0.102     1.551    button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.559     1.449    button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X13Y36         FDRE                                         r  button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y36         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/Q
                         net (fo=1, routed)           0.108     1.698    button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[19]
    SLICE_X13Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.000     1.806    button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[19]
    SLICE_X13Y36         FDRE                                         r  button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.827     1.961    button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X13Y36         FDRE                                         r  button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/C
                         clock pessimism             -0.512     1.449    
    SLICE_X13Y36         FDRE (Hold_fdre_C_D)         0.102     1.551    button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.558     1.448    button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X13Y33         FDRE                                         r  button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/Q
                         net (fo=1, routed)           0.108     1.697    button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[7]
    SLICE_X13Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.000     1.805    button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[7]
    SLICE_X13Y33         FDRE                                         r  button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.825     1.959    button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X13Y33         FDRE                                         r  button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                         clock pessimism             -0.511     1.448    
    SLICE_X13Y33         FDRE (Hold_fdre_C_D)         0.102     1.550    button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.557     1.447    button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X13Y32         FDRE                                         r  button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y32         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=1, routed)           0.108     1.696    button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[3]
    SLICE_X13Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[3]
                         net (fo=2, routed)           0.000     1.804    button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[3]
    SLICE_X13Y32         FDRE                                         r  button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.824     1.958    button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X13Y32         FDRE                                         r  button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                         clock pessimism             -0.511     1.447    
    SLICE_X13Y32         FDRE (Hold_fdre_C_D)         0.102     1.549    button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.556     1.446    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X18Y35         FDRE                                         r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y35         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/Q
                         net (fo=1, routed)           0.114     1.724    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[10]
    SLICE_X18Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.834 r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=2, routed)           0.000     1.834    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[10]
    SLICE_X18Y35         FDRE                                         r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.826     1.960    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X18Y35         FDRE                                         r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X18Y35         FDRE (Hold_fdre_C_D)         0.130     1.576    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.556     1.446    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X18Y36         FDRE                                         r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y36         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/Q
                         net (fo=1, routed)           0.114     1.724    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[14]
    SLICE_X18Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.834 r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[2]
                         net (fo=2, routed)           0.000     1.834    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[14]
    SLICE_X18Y36         FDRE                                         r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.826     1.960    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X18Y36         FDRE                                         r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X18Y36         FDRE (Hold_fdre_C_D)         0.130     1.576    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.558     1.448    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X18Y38         FDRE                                         r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y38         FDRE (Prop_fdre_C_Q)         0.164     1.612 r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/Q
                         net (fo=1, routed)           0.114     1.726    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[22]
    SLICE_X18Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.836 r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/O[2]
                         net (fo=2, routed)           0.000     1.836    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[22]
    SLICE_X18Y38         FDRE                                         r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.829     1.963    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X18Y38         FDRE                                         r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X18Y38         FDRE (Hold_fdre_C_D)         0.130     1.578    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.556     1.446    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X18Y34         FDRE                                         r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y34         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=1, routed)           0.114     1.724    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[6]
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.834 r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[2]
                         net (fo=2, routed)           0.000     1.834    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[6]
    SLICE_X18Y34         FDRE                                         r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.825     1.959    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X18Y34         FDRE                                         r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X18Y34         FDRE (Hold_fdre_C_D)         0.130     1.576    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { i_clk_12mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         83.330      79.330     XADC_X0Y0      adc/adc1/U0/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         83.330      80.754     RAMB18_X0Y34   adc/adc_fifo1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         83.330      80.754     RAMB18_X0Y34   adc/adc_fifo1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         83.330      80.754     RAMB18_X0Y35   adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         83.330      80.754     RAMB18_X0Y35   adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         83.330      81.175     BUFGCTRL_X0Y1  i_clk_12mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X13Y83   step_scale2/phase2[0]_i_106_psbram_4_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X9Y84    step_scale2/phase2[0]_i_106_psbram_4_replica_1/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X15Y77   step_scale2/phase2[0]_i_106_psbram_4_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X9Y89    step_scale2/phase2[0]_i_106_psbram_4_replica_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X9Y84    step_scale2/phase2[0]_i_106_psbram_4_replica_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X17Y91   step_scale2/phase2[0]_i_106_psbram_4_replica_8/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X12Y84   step_scale2/phase2[0]_i_106_psbram_5_replica_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X8Y69    step_scale1/phase1[0]_i_106_psbram_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X15Y84   step_scale2/phase2[0]_i_106_psbram_2_replica_8/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X3Y70    step_scale1/phase1[0]_i_106_psbram_3_replica_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X9Y84    step_scale2/phase2[0]_i_106_psbram_replica_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X17Y90   step_scale2/phase2[0]_i_106_psbram_replica_9/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X13Y69   step_scale1/phase1[0]_i_106_psbram_4_replica_7/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X3Y70    step_scale1/phase1[0]_i_106_psbram_5_replica_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X13Y83   step_scale2/phase2[0]_i_106_psbram_4_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X13Y83   step_scale2/phase2[0]_i_106_psbram_4_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X9Y84    step_scale2/phase2[0]_i_106_psbram_4_replica_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X15Y77   step_scale2/phase2[0]_i_106_psbram_4_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X9Y89    step_scale2/phase2[0]_i_106_psbram_4_replica_3/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X13Y93   step_scale2/phase2[0]_i_106_psbram_4_replica_4/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X13Y93   step_scale2/phase2[0]_i_106_psbram_4_replica_4/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X19Y84   step_scale2/phase2[0]_i_106_psbram_4_replica_5/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X19Y84   step_scale2/phase2[0]_i_106_psbram_4_replica_5/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X13Y86   step_scale2/phase2[0]_i_106_psbram_4_replica_6/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_6mhz5540_clk_wiz_0

Setup :           64  Failing Endpoints,  Worst Slack      -14.949ns,  Total Violation     -877.938ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.560ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -14.949ns  (required time - arrival time)
  Source:                 step_scale1/phase1[0]_i_106_psbram_3_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dac/phase1_reg[29]/D
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.565ns  (clk_6mhz5540_clk_wiz_0 fall@5417.016ns - sys_clk_pin rise@5416.450ns)
  Data Path Delay:        10.876ns  (logic 4.389ns (40.355%)  route 6.487ns (59.645%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -3.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 5418.501 - 5417.016 ) 
    Source Clock Delay      (SCD):    5.132ns = ( 5421.582 - 5416.450 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.839ns
    Phase Error              (PE):    0.636ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   5416.450  5416.450 r  
    M9                                                0.000  5416.450 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000  5416.450    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465  5417.916 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966  5419.881    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  5419.977 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.605  5421.582    step_scale1/clkb
    SLICE_X3Y70          FDRE                                         r  step_scale1/phase1[0]_i_106_psbram_3_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.456  5422.038 r  step_scale1/phase1[0]_i_106_psbram_3_replica_3/Q
                         net (fo=108, routed)         0.967  5423.005    step_scale1/doutb[1]_alias_repN_3
    SLICE_X3Y70          LUT4 (Prop_lut4_I1_O)        0.124  5423.129 r  step_scale1/phase1[8]_i_383/O
                         net (fo=1, routed)           0.845  5423.974    step_scale1/phase1[8]_i_383_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I0_O)        0.124  5424.098 r  step_scale1/phase1[8]_i_236/O
                         net (fo=1, routed)           0.573  5424.671    step_scale1/phase1[8]_i_236_n_0
    SLICE_X3Y71          LUT6 (Prop_lut6_I1_O)        0.124  5424.795 r  step_scale1/phase1[8]_i_95/O
                         net (fo=1, routed)           0.000  5424.795    step_scale1/phase1[8]_i_95_n_0
    SLICE_X3Y71          MUXF7 (Prop_muxf7_I1_O)      0.217  5425.012 r  step_scale1/phase1_reg[8]_i_40/O
                         net (fo=2, routed)           1.072  5426.084    step_scale1/phase1_reg[8]_i_40_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I0_O)        0.299  5426.383 r  step_scale1/phase1[8]_i_21/O
                         net (fo=14, routed)          0.859  5427.242    adc/scaled_value[8]
    SLICE_X7Y68          LUT2 (Prop_lut2_I0_O)        0.124  5427.366 r  adc/phase1[8]_i_24/O
                         net (fo=1, routed)           0.000  5427.366    adc/phase1[8]_i_24_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  5427.767 r  adc/phase1_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000  5427.767    adc/phase1_reg[8]_i_15_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  5428.101 r  adc/phase1_reg[12]_i_15/O[1]
                         net (fo=2, routed)           0.785  5428.885    adc/phase1_reg[12]_i_15_n_6
    SLICE_X2Y71          LUT5 (Prop_lut5_I0_O)        0.303  5429.188 r  adc/phase1[12]_i_8/O
                         net (fo=2, routed)           0.576  5429.765    adc/phase1[12]_i_8_n_0
    SLICE_X6Y72          LUT6 (Prop_lut6_I0_O)        0.124  5429.889 r  adc/phase1[12]_i_12/O
                         net (fo=1, routed)           0.000  5429.889    adc/phase1[12]_i_12_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380  5430.269 r  adc/phase1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000  5430.269    adc/phase1_reg[12]_i_2_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  5430.386 r  adc/phase1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000  5430.386    adc/phase1_reg[16]_i_2_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239  5430.625 r  adc/phase1_reg[20]_i_2/O[2]
                         net (fo=2, routed)           0.810  5431.435    adc/dac/in[22]
    SLICE_X5Y75          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.575  5432.010 r  adc/phase1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5432.010    adc/phase1_reg[20]_i_1_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  5432.124 r  adc/phase1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5432.124    adc/phase1_reg[24]_i_1_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  5432.458 r  adc/phase1_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000  5432.458    dac/phase1_reg[31]_0[1]
    SLICE_X5Y77          FDRE                                         r  dac/phase1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                   5417.016  5417.016 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  5417.016 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.453  5418.469    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122  5415.347 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.578  5416.925    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5417.016 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         1.486  5418.501    dac/clk_6mhz5540
    SLICE_X5Y77          FDRE                                         r  dac/phase1_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.000  5418.501    
                         clock uncertainty           -1.057  5417.445    
    SLICE_X5Y77          FDRE (Setup_fdre_C_D)        0.065  5417.510    dac/phase1_reg[29]
  -------------------------------------------------------------------
                         required time                       5417.509    
                         arrival time                       -5432.458    
  -------------------------------------------------------------------
                         slack                                -14.949    

Slack (VIOLATED) :        -14.928ns  (required time - arrival time)
  Source:                 step_scale1/phase1[0]_i_106_psbram_3_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dac/phase1_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.565ns  (clk_6mhz5540_clk_wiz_0 fall@5417.016ns - sys_clk_pin rise@5416.450ns)
  Data Path Delay:        10.855ns  (logic 4.368ns (40.240%)  route 6.487ns (59.760%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -3.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 5418.501 - 5417.016 ) 
    Source Clock Delay      (SCD):    5.132ns = ( 5421.582 - 5416.450 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.839ns
    Phase Error              (PE):    0.636ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   5416.450  5416.450 r  
    M9                                                0.000  5416.450 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000  5416.450    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465  5417.916 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966  5419.881    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  5419.977 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.605  5421.582    step_scale1/clkb
    SLICE_X3Y70          FDRE                                         r  step_scale1/phase1[0]_i_106_psbram_3_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.456  5422.038 r  step_scale1/phase1[0]_i_106_psbram_3_replica_3/Q
                         net (fo=108, routed)         0.967  5423.005    step_scale1/doutb[1]_alias_repN_3
    SLICE_X3Y70          LUT4 (Prop_lut4_I1_O)        0.124  5423.129 r  step_scale1/phase1[8]_i_383/O
                         net (fo=1, routed)           0.845  5423.974    step_scale1/phase1[8]_i_383_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I0_O)        0.124  5424.098 r  step_scale1/phase1[8]_i_236/O
                         net (fo=1, routed)           0.573  5424.671    step_scale1/phase1[8]_i_236_n_0
    SLICE_X3Y71          LUT6 (Prop_lut6_I1_O)        0.124  5424.795 r  step_scale1/phase1[8]_i_95/O
                         net (fo=1, routed)           0.000  5424.795    step_scale1/phase1[8]_i_95_n_0
    SLICE_X3Y71          MUXF7 (Prop_muxf7_I1_O)      0.217  5425.012 r  step_scale1/phase1_reg[8]_i_40/O
                         net (fo=2, routed)           1.072  5426.084    step_scale1/phase1_reg[8]_i_40_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I0_O)        0.299  5426.383 r  step_scale1/phase1[8]_i_21/O
                         net (fo=14, routed)          0.859  5427.242    adc/scaled_value[8]
    SLICE_X7Y68          LUT2 (Prop_lut2_I0_O)        0.124  5427.366 r  adc/phase1[8]_i_24/O
                         net (fo=1, routed)           0.000  5427.366    adc/phase1[8]_i_24_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  5427.767 r  adc/phase1_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000  5427.767    adc/phase1_reg[8]_i_15_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  5428.101 r  adc/phase1_reg[12]_i_15/O[1]
                         net (fo=2, routed)           0.785  5428.885    adc/phase1_reg[12]_i_15_n_6
    SLICE_X2Y71          LUT5 (Prop_lut5_I0_O)        0.303  5429.188 r  adc/phase1[12]_i_8/O
                         net (fo=2, routed)           0.576  5429.765    adc/phase1[12]_i_8_n_0
    SLICE_X6Y72          LUT6 (Prop_lut6_I0_O)        0.124  5429.889 r  adc/phase1[12]_i_12/O
                         net (fo=1, routed)           0.000  5429.889    adc/phase1[12]_i_12_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380  5430.269 r  adc/phase1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000  5430.269    adc/phase1_reg[12]_i_2_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  5430.386 r  adc/phase1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000  5430.386    adc/phase1_reg[16]_i_2_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239  5430.625 r  adc/phase1_reg[20]_i_2/O[2]
                         net (fo=2, routed)           0.810  5431.435    adc/dac/in[22]
    SLICE_X5Y75          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.575  5432.010 r  adc/phase1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5432.010    adc/phase1_reg[20]_i_1_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  5432.124 r  adc/phase1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5432.124    adc/phase1_reg[24]_i_1_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313  5432.437 r  adc/phase1_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000  5432.437    dac/phase1_reg[31]_0[3]
    SLICE_X5Y77          FDRE                                         r  dac/phase1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                   5417.016  5417.016 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  5417.016 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.453  5418.469    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122  5415.347 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.578  5416.925    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5417.016 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         1.486  5418.501    dac/clk_6mhz5540
    SLICE_X5Y77          FDRE                                         r  dac/phase1_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.000  5418.501    
                         clock uncertainty           -1.057  5417.445    
    SLICE_X5Y77          FDRE (Setup_fdre_C_D)        0.065  5417.510    dac/phase1_reg[31]
  -------------------------------------------------------------------
                         required time                       5417.509    
                         arrival time                       -5432.437    
  -------------------------------------------------------------------
                         slack                                -14.928    

Slack (VIOLATED) :        -14.854ns  (required time - arrival time)
  Source:                 step_scale1/phase1[0]_i_106_psbram_3_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dac/phase1_reg[30]/D
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.565ns  (clk_6mhz5540_clk_wiz_0 fall@5417.016ns - sys_clk_pin rise@5416.450ns)
  Data Path Delay:        10.781ns  (logic 4.294ns (39.829%)  route 6.487ns (60.171%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -3.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 5418.501 - 5417.016 ) 
    Source Clock Delay      (SCD):    5.132ns = ( 5421.582 - 5416.450 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.839ns
    Phase Error              (PE):    0.636ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   5416.450  5416.450 r  
    M9                                                0.000  5416.450 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000  5416.450    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465  5417.916 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966  5419.881    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  5419.977 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.605  5421.582    step_scale1/clkb
    SLICE_X3Y70          FDRE                                         r  step_scale1/phase1[0]_i_106_psbram_3_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.456  5422.038 r  step_scale1/phase1[0]_i_106_psbram_3_replica_3/Q
                         net (fo=108, routed)         0.967  5423.005    step_scale1/doutb[1]_alias_repN_3
    SLICE_X3Y70          LUT4 (Prop_lut4_I1_O)        0.124  5423.129 r  step_scale1/phase1[8]_i_383/O
                         net (fo=1, routed)           0.845  5423.974    step_scale1/phase1[8]_i_383_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I0_O)        0.124  5424.098 r  step_scale1/phase1[8]_i_236/O
                         net (fo=1, routed)           0.573  5424.671    step_scale1/phase1[8]_i_236_n_0
    SLICE_X3Y71          LUT6 (Prop_lut6_I1_O)        0.124  5424.795 r  step_scale1/phase1[8]_i_95/O
                         net (fo=1, routed)           0.000  5424.795    step_scale1/phase1[8]_i_95_n_0
    SLICE_X3Y71          MUXF7 (Prop_muxf7_I1_O)      0.217  5425.012 r  step_scale1/phase1_reg[8]_i_40/O
                         net (fo=2, routed)           1.072  5426.084    step_scale1/phase1_reg[8]_i_40_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I0_O)        0.299  5426.383 r  step_scale1/phase1[8]_i_21/O
                         net (fo=14, routed)          0.859  5427.242    adc/scaled_value[8]
    SLICE_X7Y68          LUT2 (Prop_lut2_I0_O)        0.124  5427.366 r  adc/phase1[8]_i_24/O
                         net (fo=1, routed)           0.000  5427.366    adc/phase1[8]_i_24_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  5427.767 r  adc/phase1_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000  5427.767    adc/phase1_reg[8]_i_15_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  5428.101 r  adc/phase1_reg[12]_i_15/O[1]
                         net (fo=2, routed)           0.785  5428.885    adc/phase1_reg[12]_i_15_n_6
    SLICE_X2Y71          LUT5 (Prop_lut5_I0_O)        0.303  5429.188 r  adc/phase1[12]_i_8/O
                         net (fo=2, routed)           0.576  5429.765    adc/phase1[12]_i_8_n_0
    SLICE_X6Y72          LUT6 (Prop_lut6_I0_O)        0.124  5429.889 r  adc/phase1[12]_i_12/O
                         net (fo=1, routed)           0.000  5429.889    adc/phase1[12]_i_12_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380  5430.269 r  adc/phase1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000  5430.269    adc/phase1_reg[12]_i_2_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  5430.386 r  adc/phase1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000  5430.386    adc/phase1_reg[16]_i_2_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239  5430.625 r  adc/phase1_reg[20]_i_2/O[2]
                         net (fo=2, routed)           0.810  5431.435    adc/dac/in[22]
    SLICE_X5Y75          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.575  5432.010 r  adc/phase1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5432.010    adc/phase1_reg[20]_i_1_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  5432.124 r  adc/phase1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5432.124    adc/phase1_reg[24]_i_1_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239  5432.362 r  adc/phase1_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000  5432.362    dac/phase1_reg[31]_0[2]
    SLICE_X5Y77          FDRE                                         r  dac/phase1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                   5417.016  5417.016 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  5417.016 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.453  5418.469    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122  5415.347 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.578  5416.925    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5417.016 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         1.486  5418.501    dac/clk_6mhz5540
    SLICE_X5Y77          FDRE                                         r  dac/phase1_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.000  5418.501    
                         clock uncertainty           -1.057  5417.445    
    SLICE_X5Y77          FDRE (Setup_fdre_C_D)        0.065  5417.510    dac/phase1_reg[30]
  -------------------------------------------------------------------
                         required time                       5417.509    
                         arrival time                       -5432.363    
  -------------------------------------------------------------------
                         slack                                -14.854    

Slack (VIOLATED) :        -14.838ns  (required time - arrival time)
  Source:                 step_scale1/phase1[0]_i_106_psbram_3_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dac/phase1_reg[28]/D
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.565ns  (clk_6mhz5540_clk_wiz_0 fall@5417.016ns - sys_clk_pin rise@5416.450ns)
  Data Path Delay:        10.765ns  (logic 4.278ns (39.740%)  route 6.487ns (60.260%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -3.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 5418.501 - 5417.016 ) 
    Source Clock Delay      (SCD):    5.132ns = ( 5421.582 - 5416.450 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.839ns
    Phase Error              (PE):    0.636ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   5416.450  5416.450 r  
    M9                                                0.000  5416.450 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000  5416.450    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465  5417.916 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966  5419.881    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  5419.977 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.605  5421.582    step_scale1/clkb
    SLICE_X3Y70          FDRE                                         r  step_scale1/phase1[0]_i_106_psbram_3_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.456  5422.038 r  step_scale1/phase1[0]_i_106_psbram_3_replica_3/Q
                         net (fo=108, routed)         0.967  5423.005    step_scale1/doutb[1]_alias_repN_3
    SLICE_X3Y70          LUT4 (Prop_lut4_I1_O)        0.124  5423.129 r  step_scale1/phase1[8]_i_383/O
                         net (fo=1, routed)           0.845  5423.974    step_scale1/phase1[8]_i_383_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I0_O)        0.124  5424.098 r  step_scale1/phase1[8]_i_236/O
                         net (fo=1, routed)           0.573  5424.671    step_scale1/phase1[8]_i_236_n_0
    SLICE_X3Y71          LUT6 (Prop_lut6_I1_O)        0.124  5424.795 r  step_scale1/phase1[8]_i_95/O
                         net (fo=1, routed)           0.000  5424.795    step_scale1/phase1[8]_i_95_n_0
    SLICE_X3Y71          MUXF7 (Prop_muxf7_I1_O)      0.217  5425.012 r  step_scale1/phase1_reg[8]_i_40/O
                         net (fo=2, routed)           1.072  5426.084    step_scale1/phase1_reg[8]_i_40_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I0_O)        0.299  5426.383 r  step_scale1/phase1[8]_i_21/O
                         net (fo=14, routed)          0.859  5427.242    adc/scaled_value[8]
    SLICE_X7Y68          LUT2 (Prop_lut2_I0_O)        0.124  5427.366 r  adc/phase1[8]_i_24/O
                         net (fo=1, routed)           0.000  5427.366    adc/phase1[8]_i_24_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  5427.767 r  adc/phase1_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000  5427.767    adc/phase1_reg[8]_i_15_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  5428.101 r  adc/phase1_reg[12]_i_15/O[1]
                         net (fo=2, routed)           0.785  5428.885    adc/phase1_reg[12]_i_15_n_6
    SLICE_X2Y71          LUT5 (Prop_lut5_I0_O)        0.303  5429.188 r  adc/phase1[12]_i_8/O
                         net (fo=2, routed)           0.576  5429.765    adc/phase1[12]_i_8_n_0
    SLICE_X6Y72          LUT6 (Prop_lut6_I0_O)        0.124  5429.889 r  adc/phase1[12]_i_12/O
                         net (fo=1, routed)           0.000  5429.889    adc/phase1[12]_i_12_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380  5430.269 r  adc/phase1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000  5430.269    adc/phase1_reg[12]_i_2_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  5430.386 r  adc/phase1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000  5430.386    adc/phase1_reg[16]_i_2_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239  5430.625 r  adc/phase1_reg[20]_i_2/O[2]
                         net (fo=2, routed)           0.810  5431.435    adc/dac/in[22]
    SLICE_X5Y75          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.575  5432.010 r  adc/phase1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5432.010    adc/phase1_reg[20]_i_1_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  5432.124 r  adc/phase1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5432.124    adc/phase1_reg[24]_i_1_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223  5432.347 r  adc/phase1_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000  5432.347    dac/phase1_reg[31]_0[0]
    SLICE_X5Y77          FDRE                                         r  dac/phase1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                   5417.016  5417.016 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  5417.016 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.453  5418.469    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122  5415.347 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.578  5416.925    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5417.016 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         1.486  5418.501    dac/clk_6mhz5540
    SLICE_X5Y77          FDRE                                         r  dac/phase1_reg[28]/C  (IS_INVERTED)
                         clock pessimism              0.000  5418.501    
                         clock uncertainty           -1.057  5417.445    
    SLICE_X5Y77          FDRE (Setup_fdre_C_D)        0.065  5417.510    dac/phase1_reg[28]
  -------------------------------------------------------------------
                         required time                       5417.509    
                         arrival time                       -5432.347    
  -------------------------------------------------------------------
                         slack                                -14.838    

Slack (VIOLATED) :        -14.836ns  (required time - arrival time)
  Source:                 step_scale1/phase1[0]_i_106_psbram_3_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dac/phase1_reg[25]/D
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.565ns  (clk_6mhz5540_clk_wiz_0 fall@5417.016ns - sys_clk_pin rise@5416.450ns)
  Data Path Delay:        10.762ns  (logic 4.275ns (39.723%)  route 6.487ns (60.277%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -3.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 5418.500 - 5417.016 ) 
    Source Clock Delay      (SCD):    5.132ns = ( 5421.582 - 5416.450 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.839ns
    Phase Error              (PE):    0.636ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   5416.450  5416.450 r  
    M9                                                0.000  5416.450 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000  5416.450    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465  5417.916 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966  5419.881    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  5419.977 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.605  5421.582    step_scale1/clkb
    SLICE_X3Y70          FDRE                                         r  step_scale1/phase1[0]_i_106_psbram_3_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.456  5422.038 r  step_scale1/phase1[0]_i_106_psbram_3_replica_3/Q
                         net (fo=108, routed)         0.967  5423.005    step_scale1/doutb[1]_alias_repN_3
    SLICE_X3Y70          LUT4 (Prop_lut4_I1_O)        0.124  5423.129 r  step_scale1/phase1[8]_i_383/O
                         net (fo=1, routed)           0.845  5423.974    step_scale1/phase1[8]_i_383_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I0_O)        0.124  5424.098 r  step_scale1/phase1[8]_i_236/O
                         net (fo=1, routed)           0.573  5424.671    step_scale1/phase1[8]_i_236_n_0
    SLICE_X3Y71          LUT6 (Prop_lut6_I1_O)        0.124  5424.795 r  step_scale1/phase1[8]_i_95/O
                         net (fo=1, routed)           0.000  5424.795    step_scale1/phase1[8]_i_95_n_0
    SLICE_X3Y71          MUXF7 (Prop_muxf7_I1_O)      0.217  5425.012 r  step_scale1/phase1_reg[8]_i_40/O
                         net (fo=2, routed)           1.072  5426.084    step_scale1/phase1_reg[8]_i_40_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I0_O)        0.299  5426.383 r  step_scale1/phase1[8]_i_21/O
                         net (fo=14, routed)          0.859  5427.242    adc/scaled_value[8]
    SLICE_X7Y68          LUT2 (Prop_lut2_I0_O)        0.124  5427.366 r  adc/phase1[8]_i_24/O
                         net (fo=1, routed)           0.000  5427.366    adc/phase1[8]_i_24_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  5427.767 r  adc/phase1_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000  5427.767    adc/phase1_reg[8]_i_15_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  5428.101 r  adc/phase1_reg[12]_i_15/O[1]
                         net (fo=2, routed)           0.785  5428.885    adc/phase1_reg[12]_i_15_n_6
    SLICE_X2Y71          LUT5 (Prop_lut5_I0_O)        0.303  5429.188 r  adc/phase1[12]_i_8/O
                         net (fo=2, routed)           0.576  5429.765    adc/phase1[12]_i_8_n_0
    SLICE_X6Y72          LUT6 (Prop_lut6_I0_O)        0.124  5429.889 r  adc/phase1[12]_i_12/O
                         net (fo=1, routed)           0.000  5429.889    adc/phase1[12]_i_12_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380  5430.269 r  adc/phase1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000  5430.269    adc/phase1_reg[12]_i_2_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  5430.386 r  adc/phase1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000  5430.386    adc/phase1_reg[16]_i_2_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239  5430.625 r  adc/phase1_reg[20]_i_2/O[2]
                         net (fo=2, routed)           0.810  5431.435    adc/dac/in[22]
    SLICE_X5Y75          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.575  5432.010 r  adc/phase1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5432.010    adc/phase1_reg[20]_i_1_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  5432.344 r  adc/phase1_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000  5432.344    dac/phase1_reg[27]_0[1]
    SLICE_X5Y76          FDRE                                         r  dac/phase1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                   5417.016  5417.016 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  5417.016 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.453  5418.469    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122  5415.347 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.578  5416.925    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5417.016 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         1.485  5418.500    dac/clk_6mhz5540
    SLICE_X5Y76          FDRE                                         r  dac/phase1_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.000  5418.500    
                         clock uncertainty           -1.057  5417.444    
    SLICE_X5Y76          FDRE (Setup_fdre_C_D)        0.065  5417.509    dac/phase1_reg[25]
  -------------------------------------------------------------------
                         required time                       5417.508    
                         arrival time                       -5432.344    
  -------------------------------------------------------------------
                         slack                                -14.836    

Slack (VIOLATED) :        -14.815ns  (required time - arrival time)
  Source:                 step_scale1/phase1[0]_i_106_psbram_3_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dac/phase1_reg[27]/D
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.565ns  (clk_6mhz5540_clk_wiz_0 fall@5417.016ns - sys_clk_pin rise@5416.450ns)
  Data Path Delay:        10.741ns  (logic 4.254ns (39.605%)  route 6.487ns (60.395%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -3.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 5418.500 - 5417.016 ) 
    Source Clock Delay      (SCD):    5.132ns = ( 5421.582 - 5416.450 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.839ns
    Phase Error              (PE):    0.636ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   5416.450  5416.450 r  
    M9                                                0.000  5416.450 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000  5416.450    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465  5417.916 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966  5419.881    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  5419.977 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.605  5421.582    step_scale1/clkb
    SLICE_X3Y70          FDRE                                         r  step_scale1/phase1[0]_i_106_psbram_3_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.456  5422.038 r  step_scale1/phase1[0]_i_106_psbram_3_replica_3/Q
                         net (fo=108, routed)         0.967  5423.005    step_scale1/doutb[1]_alias_repN_3
    SLICE_X3Y70          LUT4 (Prop_lut4_I1_O)        0.124  5423.129 r  step_scale1/phase1[8]_i_383/O
                         net (fo=1, routed)           0.845  5423.974    step_scale1/phase1[8]_i_383_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I0_O)        0.124  5424.098 r  step_scale1/phase1[8]_i_236/O
                         net (fo=1, routed)           0.573  5424.671    step_scale1/phase1[8]_i_236_n_0
    SLICE_X3Y71          LUT6 (Prop_lut6_I1_O)        0.124  5424.795 r  step_scale1/phase1[8]_i_95/O
                         net (fo=1, routed)           0.000  5424.795    step_scale1/phase1[8]_i_95_n_0
    SLICE_X3Y71          MUXF7 (Prop_muxf7_I1_O)      0.217  5425.012 r  step_scale1/phase1_reg[8]_i_40/O
                         net (fo=2, routed)           1.072  5426.084    step_scale1/phase1_reg[8]_i_40_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I0_O)        0.299  5426.383 r  step_scale1/phase1[8]_i_21/O
                         net (fo=14, routed)          0.859  5427.242    adc/scaled_value[8]
    SLICE_X7Y68          LUT2 (Prop_lut2_I0_O)        0.124  5427.366 r  adc/phase1[8]_i_24/O
                         net (fo=1, routed)           0.000  5427.366    adc/phase1[8]_i_24_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  5427.767 r  adc/phase1_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000  5427.767    adc/phase1_reg[8]_i_15_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  5428.101 r  adc/phase1_reg[12]_i_15/O[1]
                         net (fo=2, routed)           0.785  5428.885    adc/phase1_reg[12]_i_15_n_6
    SLICE_X2Y71          LUT5 (Prop_lut5_I0_O)        0.303  5429.188 r  adc/phase1[12]_i_8/O
                         net (fo=2, routed)           0.576  5429.765    adc/phase1[12]_i_8_n_0
    SLICE_X6Y72          LUT6 (Prop_lut6_I0_O)        0.124  5429.889 r  adc/phase1[12]_i_12/O
                         net (fo=1, routed)           0.000  5429.889    adc/phase1[12]_i_12_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380  5430.269 r  adc/phase1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000  5430.269    adc/phase1_reg[12]_i_2_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  5430.386 r  adc/phase1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000  5430.386    adc/phase1_reg[16]_i_2_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239  5430.625 r  adc/phase1_reg[20]_i_2/O[2]
                         net (fo=2, routed)           0.810  5431.435    adc/dac/in[22]
    SLICE_X5Y75          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.575  5432.010 r  adc/phase1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5432.010    adc/phase1_reg[20]_i_1_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313  5432.323 r  adc/phase1_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000  5432.323    dac/phase1_reg[27]_0[3]
    SLICE_X5Y76          FDRE                                         r  dac/phase1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                   5417.016  5417.016 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  5417.016 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.453  5418.469    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122  5415.347 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.578  5416.925    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5417.016 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         1.485  5418.500    dac/clk_6mhz5540
    SLICE_X5Y76          FDRE                                         r  dac/phase1_reg[27]/C  (IS_INVERTED)
                         clock pessimism              0.000  5418.500    
                         clock uncertainty           -1.057  5417.444    
    SLICE_X5Y76          FDRE (Setup_fdre_C_D)        0.065  5417.509    dac/phase1_reg[27]
  -------------------------------------------------------------------
                         required time                       5417.508    
                         arrival time                       -5432.323    
  -------------------------------------------------------------------
                         slack                                -14.815    

Slack (VIOLATED) :        -14.759ns  (required time - arrival time)
  Source:                 step_scale2/phase2[0]_i_106_psbram_1_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dac/phase2_reg[29]/D
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.565ns  (clk_6mhz5540_clk_wiz_0 fall@5417.016ns - sys_clk_pin rise@5416.450ns)
  Data Path Delay:        10.692ns  (logic 4.935ns (46.155%)  route 5.757ns (53.845%))
  Logic Levels:           18  (CARRY4=9 LUT2=3 LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 5418.447 - 5417.016 ) 
    Source Clock Delay      (SCD):    5.072ns = ( 5421.522 - 5416.450 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.839ns
    Phase Error              (PE):    0.636ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   5416.450  5416.450 r  
    M9                                                0.000  5416.450 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000  5416.450    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465  5417.916 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966  5419.881    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  5419.977 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.545  5421.522    step_scale2/clkb
    SLICE_X11Y85         FDRE                                         r  step_scale2/phase2[0]_i_106_psbram_1_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.456  5421.978 r  step_scale2/phase2[0]_i_106_psbram_1_replica_1/Q
                         net (fo=130, routed)         1.290  5423.268    step_scale2/doutb[3]_alias_repN_1
    SLICE_X8Y82          LUT6 (Prop_lut6_I2_O)        0.124  5423.392 r  step_scale2/phase2[0]_i_358/O
                         net (fo=1, routed)           0.000  5423.392    step_scale2/phase2[0]_i_358_n_0
    SLICE_X8Y82          MUXF7 (Prop_muxf7_I0_O)      0.241  5423.633 r  step_scale2/phase2_reg[0]_i_232/O
                         net (fo=1, routed)           0.000  5423.633    step_scale2/phase2_reg[0]_i_232_n_0
    SLICE_X8Y82          MUXF8 (Prop_muxf8_I0_O)      0.098  5423.731 r  step_scale2/phase2_reg[0]_i_105/O
                         net (fo=1, routed)           1.143  5424.875    step_scale2/phase2_reg[0]_i_105_n_0
    SLICE_X13Y86         LUT6 (Prop_lut6_I5_O)        0.319  5425.193 r  step_scale2/phase2[0]_i_41/O
                         net (fo=1, routed)           0.596  5425.790    step_scale2/phase2[0]_i_41_n_0
    SLICE_X14Y87         LUT6 (Prop_lut6_I5_O)        0.124  5425.914 r  step_scale2/phase2[0]_i_17/O
                         net (fo=16, routed)          0.684  5426.598    adc/freq2[2]
    SLICE_X15Y89         LUT2 (Prop_lut2_I0_O)        0.124  5426.722 r  adc/phase2[4]_i_24/O
                         net (fo=1, routed)           0.000  5426.722    adc/phase2[4]_i_24_n_0
    SLICE_X15Y89         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580  5427.302 r  adc/phase2_reg[4]_i_16/O[2]
                         net (fo=2, routed)           0.595  5427.897    adc/phase2_reg[4]_i_16_n_5
    SLICE_X16Y89         LUT2 (Prop_lut2_I0_O)        0.298  5428.195 r  adc/phase2[4]_i_7/O
                         net (fo=2, routed)           0.648  5428.843    adc/phase2[4]_i_7_n_0
    SLICE_X16Y89         LUT4 (Prop_lut4_I3_O)        0.327  5429.170 r  adc/phase2[4]_i_11/O
                         net (fo=1, routed)           0.000  5429.170    adc/phase2[4]_i_11_n_0
    SLICE_X16Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  5429.571 r  adc/phase2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000  5429.571    adc/phase2_reg[4]_i_2_n_0
    SLICE_X16Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  5429.685 r  adc/phase2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000  5429.685    adc/phase2_reg[8]_i_2_n_0
    SLICE_X16Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  5429.907 r  adc/phase2_reg[12]_i_2/O[0]
                         net (fo=2, routed)           0.800  5430.708    adc/phase2_reg[12]_i_2_n_7
    SLICE_X20Y92         LUT2 (Prop_lut2_I0_O)        0.299  5431.006 r  adc/phase2[12]_i_6/O
                         net (fo=1, routed)           0.000  5431.006    adc/phase2[12]_i_6_n_0
    SLICE_X20Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  5431.539 r  adc/phase2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5431.539    adc/phase2_reg[12]_i_1_n_0
    SLICE_X20Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  5431.652 r  adc/phase2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5431.652    adc/phase2_reg[16]_i_1_n_0
    SLICE_X20Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  5431.766 r  adc/phase2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5431.766    adc/phase2_reg[20]_i_1_n_0
    SLICE_X20Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  5431.880 r  adc/phase2_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5431.880    adc/phase2_reg[24]_i_1_n_0
    SLICE_X20Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  5432.214 r  adc/phase2_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000  5432.214    dac/phase2_reg[31]_0[1]
    SLICE_X20Y96         FDRE                                         r  dac/phase2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                   5417.016  5417.016 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  5417.016 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.453  5418.469    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122  5415.347 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.578  5416.925    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5417.016 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         1.432  5418.447    dac/clk_6mhz5540
    SLICE_X20Y96         FDRE                                         r  dac/phase2_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.000  5418.447    
                         clock uncertainty           -1.057  5417.391    
    SLICE_X20Y96         FDRE (Setup_fdre_C_D)        0.065  5417.456    dac/phase2_reg[29]
  -------------------------------------------------------------------
                         required time                       5417.455    
                         arrival time                       -5432.214    
  -------------------------------------------------------------------
                         slack                                -14.759    

Slack (VIOLATED) :        -14.741ns  (required time - arrival time)
  Source:                 step_scale1/phase1[0]_i_106_psbram_3_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dac/phase1_reg[26]/D
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.565ns  (clk_6mhz5540_clk_wiz_0 fall@5417.016ns - sys_clk_pin rise@5416.450ns)
  Data Path Delay:        10.667ns  (logic 4.180ns (39.186%)  route 6.487ns (60.814%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -3.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 5418.500 - 5417.016 ) 
    Source Clock Delay      (SCD):    5.132ns = ( 5421.582 - 5416.450 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.839ns
    Phase Error              (PE):    0.636ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   5416.450  5416.450 r  
    M9                                                0.000  5416.450 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000  5416.450    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465  5417.916 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966  5419.881    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  5419.977 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.605  5421.582    step_scale1/clkb
    SLICE_X3Y70          FDRE                                         r  step_scale1/phase1[0]_i_106_psbram_3_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.456  5422.038 r  step_scale1/phase1[0]_i_106_psbram_3_replica_3/Q
                         net (fo=108, routed)         0.967  5423.005    step_scale1/doutb[1]_alias_repN_3
    SLICE_X3Y70          LUT4 (Prop_lut4_I1_O)        0.124  5423.129 r  step_scale1/phase1[8]_i_383/O
                         net (fo=1, routed)           0.845  5423.974    step_scale1/phase1[8]_i_383_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I0_O)        0.124  5424.098 r  step_scale1/phase1[8]_i_236/O
                         net (fo=1, routed)           0.573  5424.671    step_scale1/phase1[8]_i_236_n_0
    SLICE_X3Y71          LUT6 (Prop_lut6_I1_O)        0.124  5424.795 r  step_scale1/phase1[8]_i_95/O
                         net (fo=1, routed)           0.000  5424.795    step_scale1/phase1[8]_i_95_n_0
    SLICE_X3Y71          MUXF7 (Prop_muxf7_I1_O)      0.217  5425.012 r  step_scale1/phase1_reg[8]_i_40/O
                         net (fo=2, routed)           1.072  5426.084    step_scale1/phase1_reg[8]_i_40_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I0_O)        0.299  5426.383 r  step_scale1/phase1[8]_i_21/O
                         net (fo=14, routed)          0.859  5427.242    adc/scaled_value[8]
    SLICE_X7Y68          LUT2 (Prop_lut2_I0_O)        0.124  5427.366 r  adc/phase1[8]_i_24/O
                         net (fo=1, routed)           0.000  5427.366    adc/phase1[8]_i_24_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  5427.767 r  adc/phase1_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000  5427.767    adc/phase1_reg[8]_i_15_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  5428.101 r  adc/phase1_reg[12]_i_15/O[1]
                         net (fo=2, routed)           0.785  5428.885    adc/phase1_reg[12]_i_15_n_6
    SLICE_X2Y71          LUT5 (Prop_lut5_I0_O)        0.303  5429.188 r  adc/phase1[12]_i_8/O
                         net (fo=2, routed)           0.576  5429.765    adc/phase1[12]_i_8_n_0
    SLICE_X6Y72          LUT6 (Prop_lut6_I0_O)        0.124  5429.889 r  adc/phase1[12]_i_12/O
                         net (fo=1, routed)           0.000  5429.889    adc/phase1[12]_i_12_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380  5430.269 r  adc/phase1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000  5430.269    adc/phase1_reg[12]_i_2_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  5430.386 r  adc/phase1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000  5430.386    adc/phase1_reg[16]_i_2_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239  5430.625 r  adc/phase1_reg[20]_i_2/O[2]
                         net (fo=2, routed)           0.810  5431.435    adc/dac/in[22]
    SLICE_X5Y75          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.575  5432.010 r  adc/phase1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5432.010    adc/phase1_reg[20]_i_1_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239  5432.249 r  adc/phase1_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000  5432.249    dac/phase1_reg[27]_0[2]
    SLICE_X5Y76          FDRE                                         r  dac/phase1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                   5417.016  5417.016 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  5417.016 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.453  5418.469    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122  5415.347 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.578  5416.925    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5417.016 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         1.485  5418.500    dac/clk_6mhz5540
    SLICE_X5Y76          FDRE                                         r  dac/phase1_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.000  5418.500    
                         clock uncertainty           -1.057  5417.444    
    SLICE_X5Y76          FDRE (Setup_fdre_C_D)        0.065  5417.509    dac/phase1_reg[26]
  -------------------------------------------------------------------
                         required time                       5417.508    
                         arrival time                       -5432.249    
  -------------------------------------------------------------------
                         slack                                -14.741    

Slack (VIOLATED) :        -14.738ns  (required time - arrival time)
  Source:                 step_scale2/phase2[0]_i_106_psbram_1_replica_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dac/phase2_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.565ns  (clk_6mhz5540_clk_wiz_0 fall@5417.016ns - sys_clk_pin rise@5416.450ns)
  Data Path Delay:        10.671ns  (logic 4.914ns (46.049%)  route 5.757ns (53.951%))
  Logic Levels:           18  (CARRY4=9 LUT2=3 LUT4=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 5418.447 - 5417.016 ) 
    Source Clock Delay      (SCD):    5.072ns = ( 5421.522 - 5416.450 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.839ns
    Phase Error              (PE):    0.636ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   5416.450  5416.450 r  
    M9                                                0.000  5416.450 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000  5416.450    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465  5417.916 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966  5419.881    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  5419.977 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.545  5421.522    step_scale2/clkb
    SLICE_X11Y85         FDRE                                         r  step_scale2/phase2[0]_i_106_psbram_1_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.456  5421.978 r  step_scale2/phase2[0]_i_106_psbram_1_replica_1/Q
                         net (fo=130, routed)         1.290  5423.268    step_scale2/doutb[3]_alias_repN_1
    SLICE_X8Y82          LUT6 (Prop_lut6_I2_O)        0.124  5423.392 r  step_scale2/phase2[0]_i_358/O
                         net (fo=1, routed)           0.000  5423.392    step_scale2/phase2[0]_i_358_n_0
    SLICE_X8Y82          MUXF7 (Prop_muxf7_I0_O)      0.241  5423.633 r  step_scale2/phase2_reg[0]_i_232/O
                         net (fo=1, routed)           0.000  5423.633    step_scale2/phase2_reg[0]_i_232_n_0
    SLICE_X8Y82          MUXF8 (Prop_muxf8_I0_O)      0.098  5423.731 r  step_scale2/phase2_reg[0]_i_105/O
                         net (fo=1, routed)           1.143  5424.875    step_scale2/phase2_reg[0]_i_105_n_0
    SLICE_X13Y86         LUT6 (Prop_lut6_I5_O)        0.319  5425.193 r  step_scale2/phase2[0]_i_41/O
                         net (fo=1, routed)           0.596  5425.790    step_scale2/phase2[0]_i_41_n_0
    SLICE_X14Y87         LUT6 (Prop_lut6_I5_O)        0.124  5425.914 r  step_scale2/phase2[0]_i_17/O
                         net (fo=16, routed)          0.684  5426.598    adc/freq2[2]
    SLICE_X15Y89         LUT2 (Prop_lut2_I0_O)        0.124  5426.722 r  adc/phase2[4]_i_24/O
                         net (fo=1, routed)           0.000  5426.722    adc/phase2[4]_i_24_n_0
    SLICE_X15Y89         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580  5427.302 r  adc/phase2_reg[4]_i_16/O[2]
                         net (fo=2, routed)           0.595  5427.897    adc/phase2_reg[4]_i_16_n_5
    SLICE_X16Y89         LUT2 (Prop_lut2_I0_O)        0.298  5428.195 r  adc/phase2[4]_i_7/O
                         net (fo=2, routed)           0.648  5428.843    adc/phase2[4]_i_7_n_0
    SLICE_X16Y89         LUT4 (Prop_lut4_I3_O)        0.327  5429.170 r  adc/phase2[4]_i_11/O
                         net (fo=1, routed)           0.000  5429.170    adc/phase2[4]_i_11_n_0
    SLICE_X16Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  5429.571 r  adc/phase2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000  5429.571    adc/phase2_reg[4]_i_2_n_0
    SLICE_X16Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  5429.685 r  adc/phase2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000  5429.685    adc/phase2_reg[8]_i_2_n_0
    SLICE_X16Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222  5429.907 r  adc/phase2_reg[12]_i_2/O[0]
                         net (fo=2, routed)           0.800  5430.708    adc/phase2_reg[12]_i_2_n_7
    SLICE_X20Y92         LUT2 (Prop_lut2_I0_O)        0.299  5431.006 r  adc/phase2[12]_i_6/O
                         net (fo=1, routed)           0.000  5431.006    adc/phase2[12]_i_6_n_0
    SLICE_X20Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532  5431.539 r  adc/phase2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5431.539    adc/phase2_reg[12]_i_1_n_0
    SLICE_X20Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  5431.652 r  adc/phase2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5431.652    adc/phase2_reg[16]_i_1_n_0
    SLICE_X20Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  5431.766 r  adc/phase2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5431.766    adc/phase2_reg[20]_i_1_n_0
    SLICE_X20Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  5431.880 r  adc/phase2_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5431.880    adc/phase2_reg[24]_i_1_n_0
    SLICE_X20Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313  5432.193 r  adc/phase2_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000  5432.193    dac/phase2_reg[31]_0[3]
    SLICE_X20Y96         FDRE                                         r  dac/phase2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                   5417.016  5417.016 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  5417.016 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.453  5418.469    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122  5415.347 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.578  5416.925    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5417.016 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         1.432  5418.447    dac/clk_6mhz5540
    SLICE_X20Y96         FDRE                                         r  dac/phase2_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.000  5418.447    
                         clock uncertainty           -1.057  5417.391    
    SLICE_X20Y96         FDRE (Setup_fdre_C_D)        0.065  5417.456    dac/phase2_reg[31]
  -------------------------------------------------------------------
                         required time                       5417.455    
                         arrival time                       -5432.193    
  -------------------------------------------------------------------
                         slack                                -14.738    

Slack (VIOLATED) :        -14.725ns  (required time - arrival time)
  Source:                 step_scale1/phase1[0]_i_106_psbram_3_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dac/phase1_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.565ns  (clk_6mhz5540_clk_wiz_0 fall@5417.016ns - sys_clk_pin rise@5416.450ns)
  Data Path Delay:        10.651ns  (logic 4.164ns (39.095%)  route 6.487ns (60.905%))
  Logic Levels:           15  (CARRY4=7 LUT2=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -3.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 5418.500 - 5417.016 ) 
    Source Clock Delay      (SCD):    5.132ns = ( 5421.582 - 5416.450 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.839ns
    Phase Error              (PE):    0.636ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   5416.450  5416.450 r  
    M9                                                0.000  5416.450 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000  5416.450    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465  5417.916 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966  5419.881    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  5419.977 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.605  5421.582    step_scale1/clkb
    SLICE_X3Y70          FDRE                                         r  step_scale1/phase1[0]_i_106_psbram_3_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y70          FDRE (Prop_fdre_C_Q)         0.456  5422.038 r  step_scale1/phase1[0]_i_106_psbram_3_replica_3/Q
                         net (fo=108, routed)         0.967  5423.005    step_scale1/doutb[1]_alias_repN_3
    SLICE_X3Y70          LUT4 (Prop_lut4_I1_O)        0.124  5423.129 r  step_scale1/phase1[8]_i_383/O
                         net (fo=1, routed)           0.845  5423.974    step_scale1/phase1[8]_i_383_n_0
    SLICE_X3Y70          LUT6 (Prop_lut6_I0_O)        0.124  5424.098 r  step_scale1/phase1[8]_i_236/O
                         net (fo=1, routed)           0.573  5424.671    step_scale1/phase1[8]_i_236_n_0
    SLICE_X3Y71          LUT6 (Prop_lut6_I1_O)        0.124  5424.795 r  step_scale1/phase1[8]_i_95/O
                         net (fo=1, routed)           0.000  5424.795    step_scale1/phase1[8]_i_95_n_0
    SLICE_X3Y71          MUXF7 (Prop_muxf7_I1_O)      0.217  5425.012 r  step_scale1/phase1_reg[8]_i_40/O
                         net (fo=2, routed)           1.072  5426.084    step_scale1/phase1_reg[8]_i_40_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I0_O)        0.299  5426.383 r  step_scale1/phase1[8]_i_21/O
                         net (fo=14, routed)          0.859  5427.242    adc/scaled_value[8]
    SLICE_X7Y68          LUT2 (Prop_lut2_I0_O)        0.124  5427.366 r  adc/phase1[8]_i_24/O
                         net (fo=1, routed)           0.000  5427.366    adc/phase1[8]_i_24_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401  5427.767 r  adc/phase1_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000  5427.767    adc/phase1_reg[8]_i_15_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  5428.101 r  adc/phase1_reg[12]_i_15/O[1]
                         net (fo=2, routed)           0.785  5428.885    adc/phase1_reg[12]_i_15_n_6
    SLICE_X2Y71          LUT5 (Prop_lut5_I0_O)        0.303  5429.188 r  adc/phase1[12]_i_8/O
                         net (fo=2, routed)           0.576  5429.765    adc/phase1[12]_i_8_n_0
    SLICE_X6Y72          LUT6 (Prop_lut6_I0_O)        0.124  5429.889 r  adc/phase1[12]_i_12/O
                         net (fo=1, routed)           0.000  5429.889    adc/phase1[12]_i_12_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380  5430.269 r  adc/phase1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000  5430.269    adc/phase1_reg[12]_i_2_n_0
    SLICE_X6Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  5430.386 r  adc/phase1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000  5430.386    adc/phase1_reg[16]_i_2_n_0
    SLICE_X6Y74          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239  5430.625 r  adc/phase1_reg[20]_i_2/O[2]
                         net (fo=2, routed)           0.810  5431.435    adc/dac/in[22]
    SLICE_X5Y75          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.575  5432.010 r  adc/phase1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5432.010    adc/phase1_reg[20]_i_1_n_0
    SLICE_X5Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223  5432.233 r  adc/phase1_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000  5432.233    dac/phase1_reg[27]_0[0]
    SLICE_X5Y76          FDRE                                         r  dac/phase1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                   5417.016  5417.016 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  5417.016 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         1.453  5418.469    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122  5415.347 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.578  5416.925    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5417.016 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         1.485  5418.500    dac/clk_6mhz5540
    SLICE_X5Y76          FDRE                                         r  dac/phase1_reg[24]/C  (IS_INVERTED)
                         clock pessimism              0.000  5418.500    
                         clock uncertainty           -1.057  5417.444    
    SLICE_X5Y76          FDRE (Setup_fdre_C_D)        0.065  5417.509    dac/phase1_reg[24]
  -------------------------------------------------------------------
                         required time                       5417.508    
                         arrival time                       -5432.233    
  -------------------------------------------------------------------
                         slack                                -14.725    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 step_scale2/phase2[0]_i_11_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dac/phase2_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.203ns  (clk_6mhz5540_clk_wiz_0 fall@76830.062ns - sys_clk_pin rise@76830.266ns)
  Data Path Delay:        0.903ns  (logic 0.433ns (47.940%)  route 0.470ns (52.060%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.622ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns = ( 76830.891 - 76830.062 ) 
    Source Clock Delay      (SCD):    1.449ns = ( 76831.711 - 76830.266 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.839ns
    Phase Error              (PE):    0.636ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  76830.266 76830.266 r  
    M9                                                0.000 76830.266 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000 76830.266    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233 76830.500 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631 76831.133    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026 76831.156 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.559 76831.719    step_scale2/clkb
    SLICE_X15Y88         FDRE                                         r  step_scale2/phase2[0]_i_11_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.141 76831.859 r  step_scale2/phase2[0]_i_11_psbram_1/Q
                         net (fo=23, routed)          0.256 76832.117    step_scale2/doutb[0]
    SLICE_X15Y88         LUT6 (Prop_lut6_I2_O)        0.045 76832.164 r  step_scale2/phase2[0]_i_11/O
                         net (fo=1, routed)           0.000 76832.164    adc/phase2_reg[3]_4[0]
    SLICE_X15Y88         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070 76832.234 r  adc/phase2_reg[0]_i_2/O[0]
                         net (fo=2, routed)           0.215 76832.445    adc/phase2_reg[0]_i_2_n_7
    SLICE_X20Y89         LUT2 (Prop_lut2_I0_O)        0.107 76832.555 r  adc/phase2[0]_i_6/O
                         net (fo=1, routed)           0.000 76832.555    adc/phase2[0]_i_6_n_0
    SLICE_X20Y89         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070 76832.625 r  adc/phase2_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000 76832.625    dac/phase2_reg[3]_1[0]
    SLICE_X20Y89         FDRE                                         r  dac/phase2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                  76830.062 76830.062 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 76830.062 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.815 76830.875    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.371 76829.500 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528 76830.031    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029 76830.062 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         0.826 76830.891    dac/clk_6mhz5540
    SLICE_X20Y89         FDRE                                         r  dac/phase2_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000 76830.891    
                         clock uncertainty            1.057 76831.945    
    SLICE_X20Y89         FDRE (Hold_fdre_C_D)         0.112 76832.055    dac/phase2_reg[0]
  -------------------------------------------------------------------
                         required time                      -76832.055    
                         arrival time                       76832.617    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 step_scale2/phase2[0]_i_11_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dac/phase2_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.203ns  (clk_6mhz5540_clk_wiz_0 fall@76830.062ns - sys_clk_pin rise@76830.266ns)
  Data Path Delay:        0.939ns  (logic 0.469ns (49.936%)  route 0.470ns (50.064%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.622ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns = ( 76830.891 - 76830.062 ) 
    Source Clock Delay      (SCD):    1.449ns = ( 76831.711 - 76830.266 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.839ns
    Phase Error              (PE):    0.636ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  76830.266 76830.266 r  
    M9                                                0.000 76830.266 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000 76830.266    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233 76830.500 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631 76831.133    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026 76831.156 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.559 76831.719    step_scale2/clkb
    SLICE_X15Y88         FDRE                                         r  step_scale2/phase2[0]_i_11_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.141 76831.859 r  step_scale2/phase2[0]_i_11_psbram_1/Q
                         net (fo=23, routed)          0.256 76832.117    step_scale2/doutb[0]
    SLICE_X15Y88         LUT6 (Prop_lut6_I2_O)        0.045 76832.164 r  step_scale2/phase2[0]_i_11/O
                         net (fo=1, routed)           0.000 76832.164    adc/phase2_reg[3]_4[0]
    SLICE_X15Y88         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070 76832.234 r  adc/phase2_reg[0]_i_2/O[0]
                         net (fo=2, routed)           0.215 76832.445    adc/phase2_reg[0]_i_2_n_7
    SLICE_X20Y89         LUT2 (Prop_lut2_I0_O)        0.107 76832.555 r  adc/phase2[0]_i_6/O
                         net (fo=1, routed)           0.000 76832.555    adc/phase2[0]_i_6_n_0
    SLICE_X20Y89         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106 76832.664 r  adc/phase2_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000 76832.664    dac/phase2_reg[3]_1[1]
    SLICE_X20Y89         FDRE                                         r  dac/phase2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                  76830.062 76830.062 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 76830.062 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.815 76830.875    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.371 76829.500 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528 76830.031    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029 76830.062 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         0.826 76830.891    dac/clk_6mhz5540
    SLICE_X20Y89         FDRE                                         r  dac/phase2_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000 76830.891    
                         clock uncertainty            1.057 76831.945    
    SLICE_X20Y89         FDRE (Hold_fdre_C_D)         0.112 76832.055    dac/phase2_reg[1]
  -------------------------------------------------------------------
                         required time                      -76832.055    
                         arrival time                       76832.648    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 step_scale2/phase2[0]_i_11_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dac/phase2_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.203ns  (clk_6mhz5540_clk_wiz_0 fall@76830.062ns - sys_clk_pin rise@76830.266ns)
  Data Path Delay:        0.979ns  (logic 0.509ns (51.981%)  route 0.470ns (48.019%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.622ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns = ( 76830.891 - 76830.062 ) 
    Source Clock Delay      (SCD):    1.449ns = ( 76831.711 - 76830.266 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.839ns
    Phase Error              (PE):    0.636ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  76830.266 76830.266 r  
    M9                                                0.000 76830.266 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000 76830.266    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233 76830.500 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631 76831.133    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026 76831.156 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.559 76831.719    step_scale2/clkb
    SLICE_X15Y88         FDRE                                         r  step_scale2/phase2[0]_i_11_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.141 76831.859 r  step_scale2/phase2[0]_i_11_psbram_1/Q
                         net (fo=23, routed)          0.256 76832.117    step_scale2/doutb[0]
    SLICE_X15Y88         LUT6 (Prop_lut6_I2_O)        0.045 76832.164 r  step_scale2/phase2[0]_i_11/O
                         net (fo=1, routed)           0.000 76832.164    adc/phase2_reg[3]_4[0]
    SLICE_X15Y88         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070 76832.234 r  adc/phase2_reg[0]_i_2/O[0]
                         net (fo=2, routed)           0.215 76832.445    adc/phase2_reg[0]_i_2_n_7
    SLICE_X20Y89         LUT2 (Prop_lut2_I0_O)        0.107 76832.555 r  adc/phase2[0]_i_6/O
                         net (fo=1, routed)           0.000 76832.555    adc/phase2[0]_i_6_n_0
    SLICE_X20Y89         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146 76832.703 r  adc/phase2_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000 76832.703    dac/phase2_reg[3]_1[2]
    SLICE_X20Y89         FDRE                                         r  dac/phase2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                  76830.062 76830.062 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 76830.062 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.815 76830.875    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.371 76829.500 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528 76830.031    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029 76830.062 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         0.826 76830.891    dac/clk_6mhz5540
    SLICE_X20Y89         FDRE                                         r  dac/phase2_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000 76830.891    
                         clock uncertainty            1.057 76831.945    
    SLICE_X20Y89         FDRE (Hold_fdre_C_D)         0.112 76832.055    dac/phase2_reg[2]
  -------------------------------------------------------------------
                         required time                      -76832.055    
                         arrival time                       76832.695    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 step_scale1/phase1[0]_i_11_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dac/phase1_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.203ns  (clk_6mhz5540_clk_wiz_0 fall@76830.062ns - sys_clk_pin rise@76830.266ns)
  Data Path Delay:        0.994ns  (logic 0.464ns (46.701%)  route 0.530ns (53.299%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns = ( 76830.906 - 76830.062 ) 
    Source Clock Delay      (SCD):    1.471ns = ( 76831.734 - 76830.266 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.839ns
    Phase Error              (PE):    0.636ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  76830.266 76830.266 r  
    M9                                                0.000 76830.266 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000 76830.266    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233 76830.500 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631 76831.133    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026 76831.156 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.581 76831.734    step_scale1/clkb
    SLICE_X5Y68          FDRE                                         r  step_scale1/phase1[0]_i_11_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.141 76831.875 r  step_scale1/phase1[0]_i_11_psbram_1/Q
                         net (fo=26, routed)          0.329 76832.203    step_scale1/phase1[8]_i_69_0[0]
    SLICE_X7Y66          LUT6 (Prop_lut6_I2_O)        0.045 76832.250 r  step_scale1/phase1[0]_i_11/O
                         net (fo=1, routed)           0.000 76832.250    adc/S[0]
    SLICE_X7Y66          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106 76832.359 r  adc/phase1_reg[0]_i_2/O[1]
                         net (fo=2, routed)           0.201 76832.562    adc/dac/in[1]
    SLICE_X5Y70          LUT2 (Prop_lut2_I0_O)        0.107 76832.672 r  adc/phase1[0]_i_5/O
                         net (fo=1, routed)           0.000 76832.672    adc/phase1[0]_i_5_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065 76832.734 r  adc/phase1_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000 76832.734    dac/O[1]
    SLICE_X5Y70          FDRE                                         r  dac/phase1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                  76830.062 76830.062 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 76830.062 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.815 76830.875    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.371 76829.500 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528 76830.031    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029 76830.062 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         0.846 76830.906    dac/clk_6mhz5540
    SLICE_X5Y70          FDRE                                         r  dac/phase1_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000 76830.906    
                         clock uncertainty            1.057 76831.961    
    SLICE_X5Y70          FDRE (Hold_fdre_C_D)         0.112 76832.070    dac/phase1_reg[1]
  -------------------------------------------------------------------
                         required time                      -76832.078    
                         arrival time                       76832.727    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 step_scale2/phase2[0]_i_11_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dac/phase2_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.203ns  (clk_6mhz5540_clk_wiz_0 fall@76830.062ns - sys_clk_pin rise@76830.266ns)
  Data Path Delay:        0.999ns  (logic 0.529ns (52.942%)  route 0.470ns (47.058%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.622ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns = ( 76830.891 - 76830.062 ) 
    Source Clock Delay      (SCD):    1.449ns = ( 76831.711 - 76830.266 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.839ns
    Phase Error              (PE):    0.636ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  76830.266 76830.266 r  
    M9                                                0.000 76830.266 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000 76830.266    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233 76830.500 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631 76831.133    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026 76831.156 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.559 76831.719    step_scale2/clkb
    SLICE_X15Y88         FDRE                                         r  step_scale2/phase2[0]_i_11_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.141 76831.859 r  step_scale2/phase2[0]_i_11_psbram_1/Q
                         net (fo=23, routed)          0.256 76832.117    step_scale2/doutb[0]
    SLICE_X15Y88         LUT6 (Prop_lut6_I2_O)        0.045 76832.164 r  step_scale2/phase2[0]_i_11/O
                         net (fo=1, routed)           0.000 76832.164    adc/phase2_reg[3]_4[0]
    SLICE_X15Y88         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070 76832.234 r  adc/phase2_reg[0]_i_2/O[0]
                         net (fo=2, routed)           0.215 76832.445    adc/phase2_reg[0]_i_2_n_7
    SLICE_X20Y89         LUT2 (Prop_lut2_I0_O)        0.107 76832.555 r  adc/phase2[0]_i_6/O
                         net (fo=1, routed)           0.000 76832.555    adc/phase2[0]_i_6_n_0
    SLICE_X20Y89         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166 76832.719 r  adc/phase2_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000 76832.719    dac/phase2_reg[3]_1[3]
    SLICE_X20Y89         FDRE                                         r  dac/phase2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                  76830.062 76830.062 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 76830.062 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.815 76830.875    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.371 76829.500 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528 76830.031    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029 76830.062 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         0.826 76830.891    dac/clk_6mhz5540
    SLICE_X20Y89         FDRE                                         r  dac/phase2_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000 76830.891    
                         clock uncertainty            1.057 76831.945    
    SLICE_X20Y89         FDRE (Hold_fdre_C_D)         0.112 76832.055    dac/phase2_reg[3]
  -------------------------------------------------------------------
                         required time                      -76832.055    
                         arrival time                       76832.711    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 step_scale1/phase1[0]_i_11_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dac/phase1_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.203ns  (clk_6mhz5540_clk_wiz_0 fall@76830.062ns - sys_clk_pin rise@76830.266ns)
  Data Path Delay:        1.036ns  (logic 0.500ns (48.284%)  route 0.536ns (51.716%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns = ( 76830.906 - 76830.062 ) 
    Source Clock Delay      (SCD):    1.471ns = ( 76831.734 - 76830.266 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.839ns
    Phase Error              (PE):    0.636ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  76830.266 76830.266 r  
    M9                                                0.000 76830.266 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000 76830.266    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233 76830.500 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631 76831.133    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026 76831.156 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.581 76831.734    step_scale1/clkb
    SLICE_X5Y68          FDRE                                         r  step_scale1/phase1[0]_i_11_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.141 76831.875 r  step_scale1/phase1[0]_i_11_psbram_1/Q
                         net (fo=26, routed)          0.329 76832.203    step_scale1/phase1[8]_i_69_0[0]
    SLICE_X7Y66          LUT6 (Prop_lut6_I2_O)        0.045 76832.250 r  step_scale1/phase1[0]_i_11/O
                         net (fo=1, routed)           0.000 76832.250    adc/S[0]
    SLICE_X7Y66          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106 76832.359 r  adc/phase1_reg[0]_i_2/O[1]
                         net (fo=2, routed)           0.207 76832.562    adc/dac/in[1]
    SLICE_X5Y70          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.208 76832.773 r  adc/phase1_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000 76832.773    dac/O[2]
    SLICE_X5Y70          FDRE                                         r  dac/phase1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                  76830.062 76830.062 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 76830.062 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.815 76830.875    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.371 76829.500 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528 76830.031    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029 76830.062 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         0.846 76830.906    dac/clk_6mhz5540
    SLICE_X5Y70          FDRE                                         r  dac/phase1_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000 76830.906    
                         clock uncertainty            1.057 76831.961    
    SLICE_X5Y70          FDRE (Hold_fdre_C_D)         0.112 76832.070    dac/phase1_reg[2]
  -------------------------------------------------------------------
                         required time                      -76832.078    
                         arrival time                       76832.766    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 step_scale2/phase2[0]_i_11_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dac/phase2_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.203ns  (clk_6mhz5540_clk_wiz_0 fall@76830.062ns - sys_clk_pin rise@76830.266ns)
  Data Path Delay:        1.039ns  (logic 0.569ns (54.753%)  route 0.470ns (45.247%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns = ( 76830.891 - 76830.062 ) 
    Source Clock Delay      (SCD):    1.449ns = ( 76831.711 - 76830.266 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.839ns
    Phase Error              (PE):    0.636ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  76830.266 76830.266 r  
    M9                                                0.000 76830.266 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000 76830.266    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233 76830.500 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631 76831.133    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026 76831.156 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.559 76831.719    step_scale2/clkb
    SLICE_X15Y88         FDRE                                         r  step_scale2/phase2[0]_i_11_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.141 76831.859 r  step_scale2/phase2[0]_i_11_psbram_1/Q
                         net (fo=23, routed)          0.256 76832.117    step_scale2/doutb[0]
    SLICE_X15Y88         LUT6 (Prop_lut6_I2_O)        0.045 76832.164 r  step_scale2/phase2[0]_i_11/O
                         net (fo=1, routed)           0.000 76832.164    adc/phase2_reg[3]_4[0]
    SLICE_X15Y88         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070 76832.234 r  adc/phase2_reg[0]_i_2/O[0]
                         net (fo=2, routed)           0.215 76832.445    adc/phase2_reg[0]_i_2_n_7
    SLICE_X20Y89         LUT2 (Prop_lut2_I0_O)        0.107 76832.555 r  adc/phase2[0]_i_6/O
                         net (fo=1, routed)           0.000 76832.555    adc/phase2[0]_i_6_n_0
    SLICE_X20Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152 76832.703 r  adc/phase2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000 76832.703    adc/phase2_reg[0]_i_1_n_0
    SLICE_X20Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054 76832.758 r  adc/phase2_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000 76832.758    dac/phase2_reg[7]_1[0]
    SLICE_X20Y90         FDRE                                         r  dac/phase2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                  76830.062 76830.062 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 76830.062 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.815 76830.875    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.371 76829.500 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528 76830.031    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029 76830.062 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         0.827 76830.891    dac/clk_6mhz5540
    SLICE_X20Y90         FDRE                                         r  dac/phase2_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000 76830.891    
                         clock uncertainty            1.057 76831.945    
    SLICE_X20Y90         FDRE (Hold_fdre_C_D)         0.112 76832.055    dac/phase2_reg[4]
  -------------------------------------------------------------------
                         required time                      -76832.055    
                         arrival time                       76832.750    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 step_scale2/phase2[0]_i_11_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dac/phase2_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.203ns  (clk_6mhz5540_clk_wiz_0 fall@76830.062ns - sys_clk_pin rise@76830.266ns)
  Data Path Delay:        1.050ns  (logic 0.580ns (55.227%)  route 0.470ns (44.773%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns = ( 76830.891 - 76830.062 ) 
    Source Clock Delay      (SCD):    1.449ns = ( 76831.711 - 76830.266 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.839ns
    Phase Error              (PE):    0.636ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  76830.266 76830.266 r  
    M9                                                0.000 76830.266 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000 76830.266    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233 76830.500 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631 76831.133    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026 76831.156 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.559 76831.719    step_scale2/clkb
    SLICE_X15Y88         FDRE                                         r  step_scale2/phase2[0]_i_11_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y88         FDRE (Prop_fdre_C_Q)         0.141 76831.859 r  step_scale2/phase2[0]_i_11_psbram_1/Q
                         net (fo=23, routed)          0.256 76832.117    step_scale2/doutb[0]
    SLICE_X15Y88         LUT6 (Prop_lut6_I2_O)        0.045 76832.164 r  step_scale2/phase2[0]_i_11/O
                         net (fo=1, routed)           0.000 76832.164    adc/phase2_reg[3]_4[0]
    SLICE_X15Y88         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070 76832.234 r  adc/phase2_reg[0]_i_2/O[0]
                         net (fo=2, routed)           0.215 76832.445    adc/phase2_reg[0]_i_2_n_7
    SLICE_X20Y89         LUT2 (Prop_lut2_I0_O)        0.107 76832.555 r  adc/phase2[0]_i_6/O
                         net (fo=1, routed)           0.000 76832.555    adc/phase2[0]_i_6_n_0
    SLICE_X20Y89         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152 76832.703 r  adc/phase2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000 76832.703    adc/phase2_reg[0]_i_1_n_0
    SLICE_X20Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065 76832.766 r  adc/phase2_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000 76832.766    dac/phase2_reg[7]_1[2]
    SLICE_X20Y90         FDRE                                         r  dac/phase2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                  76830.062 76830.062 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 76830.062 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.815 76830.875    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.371 76829.500 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528 76830.031    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029 76830.062 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         0.827 76830.891    dac/clk_6mhz5540
    SLICE_X20Y90         FDRE                                         r  dac/phase2_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000 76830.891    
                         clock uncertainty            1.057 76831.945    
    SLICE_X20Y90         FDRE (Hold_fdre_C_D)         0.112 76832.055    dac/phase2_reg[6]
  -------------------------------------------------------------------
                         required time                      -76832.055    
                         arrival time                       76832.758    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.706ns  (arrival time - required time)
  Source:                 step_scale1/phase1[0]_i_11_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dac/phase1_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.203ns  (clk_6mhz5540_clk_wiz_0 fall@76830.062ns - sys_clk_pin rise@76830.266ns)
  Data Path Delay:        1.047ns  (logic 0.433ns (41.341%)  route 0.614ns (58.659%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns = ( 76830.906 - 76830.062 ) 
    Source Clock Delay      (SCD):    1.471ns = ( 76831.734 - 76830.266 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.839ns
    Phase Error              (PE):    0.636ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  76830.266 76830.266 r  
    M9                                                0.000 76830.266 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000 76830.266    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233 76830.500 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631 76831.133    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026 76831.156 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.581 76831.734    step_scale1/clkb
    SLICE_X5Y68          FDRE                                         r  step_scale1/phase1[0]_i_11_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.141 76831.875 r  step_scale1/phase1[0]_i_11_psbram_1/Q
                         net (fo=26, routed)          0.329 76832.203    step_scale1/phase1[8]_i_69_0[0]
    SLICE_X7Y66          LUT6 (Prop_lut6_I2_O)        0.045 76832.250 r  step_scale1/phase1[0]_i_11/O
                         net (fo=1, routed)           0.000 76832.250    adc/S[0]
    SLICE_X7Y66          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070 76832.320 r  adc/phase1_reg[0]_i_2/O[0]
                         net (fo=2, routed)           0.285 76832.609    adc/dac/in[0]
    SLICE_X5Y70          LUT2 (Prop_lut2_I0_O)        0.107 76832.719 r  adc/phase1[0]_i_6/O
                         net (fo=1, routed)           0.000 76832.719    adc/phase1[0]_i_6_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070 76832.789 r  adc/phase1_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000 76832.789    dac/O[0]
    SLICE_X5Y70          FDRE                                         r  dac/phase1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                  76830.062 76830.062 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 76830.062 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.815 76830.875    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.371 76829.500 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528 76830.031    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029 76830.062 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         0.846 76830.906    dac/clk_6mhz5540
    SLICE_X5Y70          FDRE                                         r  dac/phase1_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000 76830.906    
                         clock uncertainty            1.057 76831.961    
    SLICE_X5Y70          FDRE (Hold_fdre_C_D)         0.112 76832.070    dac/phase1_reg[0]
  -------------------------------------------------------------------
                         required time                      -76832.078    
                         arrival time                       76832.781    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 step_scale1/phase1[0]_i_11_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dac/phase1_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.203ns  (clk_6mhz5540_clk_wiz_0 fall@76830.062ns - sys_clk_pin rise@76830.266ns)
  Data Path Delay:        1.057ns  (logic 0.521ns (49.312%)  route 0.536ns (50.688%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.624ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns = ( 76830.906 - 76830.062 ) 
    Source Clock Delay      (SCD):    1.471ns = ( 76831.734 - 76830.266 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.839ns
    Phase Error              (PE):    0.636ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  76830.266 76830.266 r  
    M9                                                0.000 76830.266 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000 76830.266    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233 76830.500 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631 76831.133    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026 76831.156 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.581 76831.734    step_scale1/clkb
    SLICE_X5Y68          FDRE                                         r  step_scale1/phase1[0]_i_11_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDRE (Prop_fdre_C_Q)         0.141 76831.875 r  step_scale1/phase1[0]_i_11_psbram_1/Q
                         net (fo=26, routed)          0.329 76832.203    step_scale1/phase1[8]_i_69_0[0]
    SLICE_X7Y66          LUT6 (Prop_lut6_I2_O)        0.045 76832.250 r  step_scale1/phase1[0]_i_11/O
                         net (fo=1, routed)           0.000 76832.250    adc/S[0]
    SLICE_X7Y66          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106 76832.359 r  adc/phase1_reg[0]_i_2/O[1]
                         net (fo=2, routed)           0.207 76832.562    adc/dac/in[1]
    SLICE_X5Y70          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.229 76832.789 r  adc/phase1_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000 76832.789    dac/O[3]
    SLICE_X5Y70          FDRE                                         r  dac/phase1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                  76830.062 76830.062 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 76830.062 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=260, routed)         0.815 76830.875    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.371 76829.500 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528 76830.031    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029 76830.062 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         0.846 76830.906    dac/clk_6mhz5540
    SLICE_X5Y70          FDRE                                         r  dac/phase1_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000 76830.906    
                         clock uncertainty            1.057 76831.961    
    SLICE_X5Y70          FDRE (Hold_fdre_C_D)         0.112 76832.070    dac/phase1_reg[3]
  -------------------------------------------------------------------
                         required time                      -76832.078    
                         arrival time                       76832.789    
  -------------------------------------------------------------------
                         slack                                  0.716    





