

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_n_mem_for_l2wb_pcommit                   32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel_for_l2wb_pcommit                    2 # number of memory subpartition in each memory module
-gpgpu_dl2_bsize_for_l2wb_pcommit                  128 # default 128 bytes
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config            536870913 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         200 # DRAM latency (default 30)
-dram_write_latency                   600 # DRAM write latency (default 100)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled               3ba0f20a89c5015f1e693112d2550122  /home/pli11/Desktop/re_test/ProgPow/progpow_search/undo_c_wt+idem/main
Extracting PTX file and ptxas options    1: main.1.sm_70.ptx -arch=sm_70
      0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/pli11/Desktop/re_test/ProgPow/progpow_search/undo_c_wt+idem/main
self exe links to: /home/pli11/Desktop/re_test/ProgPow/progpow_search/undo_c_wt+idem/main
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/pli11/Desktop/re_test/ProgPow/progpow_search/undo_c_wt+idem/main
Running md5sum using "md5sum /home/pli11/Desktop/re_test/ProgPow/progpow_search/undo_c_wt+idem/main "
self exe links to: /home/pli11/Desktop/re_test/ProgPow/progpow_search/undo_c_wt+idem/main
Extracting specific PTX file named main.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb : hostFun 0x0x412913, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing main.1.sm_70.ptx
GPGPU-Sim PTX: allocating constant region for "keccakf_rndc" from 0x100 to 0x160 (global memory space) 1
GPGPU-Sim PTX: allocating global region for "NVM_log" from 0x180 to 0x4000180 (global memory space)
GPGPU-Sim PTX: allocating global region for "NVM_flag" from 0x4000180 to 0x4400180 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZZ14progpow_searchm8hash32_tmPK5dag_tP14search_resultsbE5c_dag" from 0x0 to 0x4000 (shared memory space)
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file main.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from main.1.sm_70.ptx
GPGPU-Sim PTX: Binary info : gmem=71303168, cmem=96
GPGPU-Sim PTX: Kernel '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb' : regs=56, lmem=0, smem=16384, cmem=425
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x41cba0; deviceAddress = keccakf_rndc; deviceName = keccakf_rndc
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 96 bytes
GPGPU-Sim PTX registering constant keccakf_rndc (96 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x62b9a0; deviceAddress = NVM_log; deviceName = NVM_log
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 67108864 bytes
GPGPU-Sim PTX registering global NVM_log hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x462b9a0; deviceAddress = NVM_flag; deviceName = NVM_flag
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4194304 bytes
GPGPU-Sim PTX registering global NVM_flag hostVar to name mapping
Set Device to current
Resetting device
Generating mining buffers
GPGPU-Sim PTX: cudaStreamCreate
GPGPU-Sim PTX: cudaStreamCreate
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeed2c4628..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffeed2c46e0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeed2c4618..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeed2c4610..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeed2c4608..
GPGPU-Sim PTX: Setting up arguments for 1 bytes starting at 0x7ffeed2c4604..

GPGPU-Sim PTX: cudaLaunch for 0x0x412913 (mode=performance simulation) on stream 2
GPGPU-Sim PTX: finding reconvergence points for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...
GPGPU-Sim PTX: Finding dominators for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...
GPGPU-Sim PTX: Finding postdominators for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'...
GPGPU-Sim PTX: reconvergence points for _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x080 (main.1.sm_70.ptx:51) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0f0 (main.1.sm_70.ptx:72) shl.b32 %r1266, %r3, 2;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x100 (main.1.sm_70.ptx:74) @%p3 bra BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x180 (main.1.sm_70.ptx:95) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x178 (main.1.sm_70.ptx:92) @%p4 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x180 (main.1.sm_70.ptx:95) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1378 (main.1.sm_70.ptx:677) @%p7 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2348 (main.1.sm_70.ptx:1513) mov.u32 %r1260, 4127;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1380 (main.1.sm_70.ptx:678) bra.uni BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b60 (main.1.sm_70.ptx:1097) mov.u32 %r1258, 4127;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1b50 (main.1.sm_70.ptx:1092) @%p11 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b58 (main.1.sm_70.ptx:1093) bra.uni BB0_9;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1b58 (main.1.sm_70.ptx:1093) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2348 (main.1.sm_70.ptx:1513) mov.u32 %r1260, 4127;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2338 (main.1.sm_70.ptx:1509) @%p9 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2348 (main.1.sm_70.ptx:1513) mov.u32 %r1260, 4127;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2340 (main.1.sm_70.ptx:1510) bra.uni BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b60 (main.1.sm_70.ptx:1097) mov.u32 %r1258, 4127;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2720 (main.1.sm_70.ptx:1636) @%p28 bra BB0_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2768 (main.1.sm_70.ptx:1648) add.s32 %r1275, %r1275, 1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x2778 (main.1.sm_70.ptx:1650) @%p29 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2780 (main.1.sm_70.ptx:1652) ld.param.u64 %rd38, [_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb_param_2];
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x2790 (main.1.sm_70.ptx:1654) @%p30 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2950 (main.1.sm_70.ptx:1740) ret;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x27b8 (main.1.sm_70.ptx:1660) @%p31 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2950 (main.1.sm_70.ptx:1740) ret;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x28d8 (main.1.sm_70.ptx:1717) @!%p1 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2950 (main.1.sm_70.ptx:1740) ret;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x28e0 (main.1.sm_70.ptx:1718) bra.uni BB0_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x28e8 (main.1.sm_70.ptx:1721) mov.u32 %r1256, %ctaid.x;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'.
GPGPU-Sim PTX: pushing kernel '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb' to stream 2, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 2 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: CTA/core = 4, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 112KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
Destroy streams for kernel 1: size 0
kernel_name = _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb 
kernel_launch_uid = 1 
gpu_sim_cycle = 1524516
gpu_sim_insn = 276747364
gpu_ipc =     181.5313
gpu_tot_sim_cycle = 1524516
gpu_tot_sim_insn = 276747364
gpu_tot_ipc =     181.5313
gpu_tot_issued_cta = 4
gpu_occupancy = 12.4983% 
gpu_tot_occupancy = 12.4983% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0081
partiton_level_parallism_total  =       0.0081
partiton_level_parallism_util =       2.1334
partiton_level_parallism_util_total  =       2.1334
L2_BW  =       0.2926 GB/Sec
L2_BW_total  =       0.2926 GB/Sec
gpu_total_sim_rate=86945

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 68354, Miss = 2858, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 68354, Miss = 2858, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 68354, Miss = 2858, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 68354, Miss = 2858, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 273416
	L1D_total_cache_misses = 11432
	L1D_total_cache_miss_rate = 0.0418
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.043
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 261984
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2064
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 144
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9224
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 264192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9224

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
267361, 267334, 267334, 267334, 267334, 267334, 267334, 267334, 
gpgpu_n_tot_thrd_icount = 276896128
gpgpu_n_tot_w_icount = 8653004
gpgpu_n_stall_shd_mem = 738880
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3092
gpgpu_n_mem_write_global = 9224
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1053696
gpgpu_n_store_insn = 9224
gpgpu_n_shmem_insn = 11550720
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5120
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 497664
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 240224
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 992
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4143	W0_Idle:46571	W0_Scoreboard:15702582	W1:108	W2:4096	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:8550592
single_issue_nums: WS0:2138780	WS1:2138672	WS2:2138672	WS3:2138672	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16544 {8:2068,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 368960 {40:9224,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 40960 {40:1024,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 82720 {40:2068,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 73792 {8:9224,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 40960 {40:1024,}
maxmflatency = 1087 
max_icnt2mem_latency = 315 
maxmrqlatency = 37 
max_icnt2sh_latency = 571 
averagemflatency = 720 
avg_icnt2mem_latency = 32 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 26 
mrq_lat_table:2250 	2539 	3017 	1342 	361 	219 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	534 	2069 	9693 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	548 	20 	193 	9184 	1518 	559 	201 	93 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	4419 	2412 	989 	1775 	1531 	615 	459 	67 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3 	4 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:   1514330   1514522         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:   1514351   1514543         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:   1514851   1514983         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:   1514872   1515005         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:   1514783   1515265         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:   1515132   1515288         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:   1515037   1515193         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:   1515060   1515214         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:   1514968   1515126         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:   1514897   1515337         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:   1514805   1515245         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:   1514828   1515266         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:   1515133   1515630         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:   1515161   1515071         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:   1515386   1514976         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:   1515406   1514996         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:   1514247   1513837         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:   1514267   1513861         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:   1514826   1514524         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:   1514847   1514546         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:   1514752   1514452         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:   1514775   1514473         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:   1514687   1514411         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:   1514897   1514431         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:   1514805   1514342         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:   1514828   1514362         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:   1514735   1514274         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:   1515110   1514624         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:   1515471   1514988         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:   1515497   1515011         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:   1515402   1514917         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:   1515427   1515001         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 99.500000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 100.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 68.500000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 68.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 68.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 68.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 68.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 68.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 68.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 68.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 68.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 68.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 68.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 68.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 68.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 68.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 68.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 68.000000 68.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 9728/128 = 76.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
number of total write accesses:
dram[0]:       191       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       192       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       192       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       192       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       192       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:       192       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       192       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       192       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:       192       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:       192       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:       192       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:       192       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:       192       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:       192       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:       192       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:       192       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:       129       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:       128       128         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 9216
min_bank_accesses = 0!
chip skew: 320/256 = 1.25
average mf latency per bank:
dram[0]:       2436       875    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        869       869    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        887       871    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        864       866    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        873       874    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        891       870    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        896       873    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        890       867    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        897       871    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        883       870    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        893       876    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        893       870    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        852       937    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        842       892    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        865       897    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        857       889    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        880       889    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        869       878    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        889       912    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        885       906    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        895       912    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        886       899    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        883       881    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        889       876    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        889       880    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        891       873    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        888       866    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        881       867    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        874       871    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        867       866    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        870       870    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        865       866    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1087       864         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        850       864         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        850       857         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        856       855         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        901       871         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        907       871         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        905       857         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        905       850         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        904       857         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        845       873         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        844       871         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        891       857         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        839       960         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        867       938         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        872       938         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        849       929         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        881       918         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        854       886         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        857       928         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        857       933         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        856       937         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        855       940         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        843       854         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        866       854         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        855       852         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        872       846         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        850       836         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        865       855         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        873       861         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        859       854         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        850       852         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        858       856         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1144733 n_nop=1144392 n_act=4 n_pre=2 n_ref_event=0 n_req=335 n_rd=16 n_rd_L2_A=0 n_write=319 n_wr_bk=0 bw_util=0.0002926
n_activity=919 dram_eff=0.3645
bk0: 8a 1144538i bk1: 8a 1144585i bk2: 0a 1144733i bk3: 0a 1144733i bk4: 0a 1144733i bk5: 0a 1144733i bk6: 0a 1144733i bk7: 0a 1144733i bk8: 0a 1144733i bk9: 0a 1144733i bk10: 0a 1144733i bk11: 0a 1144733i bk12: 0a 1144733i bk13: 0a 1144733i bk14: 0a 1144733i bk15: 0a 1144733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988060
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993730
Bank_Level_Parallism = 1.011940
Bank_Level_Parallism_Col = 1.012461
Bank_Level_Parallism_Ready = 1.005970
write_to_read_ratio_blp_rw_average = 0.919003
GrpLevelPara = 1.012461 

BW Util details:
bwutil = 0.000293 
total_CMD = 1144733 
util_bw = 335 
Wasted_Col = 311 
Wasted_Row = 24 
Idle = 1144063 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 269 
rwq = 0 
CCDLc_limit_alone = 269 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1144733 
n_nop = 1144392 
Read = 16 
Write = 319 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 335 
total_req = 335 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 335 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000293 
Either_Row_CoL_Bus_Util = 0.000298 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000904 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000904141
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1144733 n_nop=1144391 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=320 n_wr_bk=0 bw_util=0.0002935
n_activity=922 dram_eff=0.3644
bk0: 8a 1144530i bk1: 8a 1144586i bk2: 0a 1144733i bk3: 0a 1144733i bk4: 0a 1144733i bk5: 0a 1144733i bk6: 0a 1144733i bk7: 0a 1144733i bk8: 0a 1144733i bk9: 0a 1144733i bk10: 0a 1144733i bk11: 0a 1144733i bk12: 0a 1144733i bk13: 0a 1144733i bk14: 0a 1144733i bk15: 0a 1144733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.011799
Bank_Level_Parallism_Col = 1.012308
Bank_Level_Parallism_Ready = 1.005952
write_to_read_ratio_blp_rw_average = 0.920000
GrpLevelPara = 1.012308 

BW Util details:
bwutil = 0.000294 
total_CMD = 1144733 
util_bw = 336 
Wasted_Col = 318 
Wasted_Row = 24 
Idle = 1144055 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 276 
rwq = 0 
CCDLc_limit_alone = 276 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1144733 
n_nop = 1144391 
Read = 16 
Write = 320 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000294 
Either_Row_CoL_Bus_Util = 0.000299 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000991 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000990624
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1144733 n_nop=1144391 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=320 n_wr_bk=0 bw_util=0.0002935
n_activity=948 dram_eff=0.3544
bk0: 8a 1144537i bk1: 8a 1144598i bk2: 0a 1144733i bk3: 0a 1144733i bk4: 0a 1144733i bk5: 0a 1144733i bk6: 0a 1144733i bk7: 0a 1144733i bk8: 0a 1144733i bk9: 0a 1144733i bk10: 0a 1144733i bk11: 0a 1144733i bk12: 0a 1144733i bk13: 0a 1144733i bk14: 0a 1144733i bk15: 0a 1144733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.010606
Bank_Level_Parallism_Col = 1.011076
Bank_Level_Parallism_Ready = 1.008929
write_to_read_ratio_blp_rw_average = 0.917722
GrpLevelPara = 1.011076 

BW Util details:
bwutil = 0.000294 
total_CMD = 1144733 
util_bw = 336 
Wasted_Col = 300 
Wasted_Row = 24 
Idle = 1144073 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 258 
rwq = 0 
CCDLc_limit_alone = 258 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1144733 
n_nop = 1144391 
Read = 16 
Write = 320 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000294 
Either_Row_CoL_Bus_Util = 0.000299 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000882 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.000882302
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1144733 n_nop=1144391 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=320 n_wr_bk=0 bw_util=0.0002935
n_activity=949 dram_eff=0.3541
bk0: 8a 1144538i bk1: 8a 1144588i bk2: 0a 1144733i bk3: 0a 1144733i bk4: 0a 1144733i bk5: 0a 1144733i bk6: 0a 1144733i bk7: 0a 1144733i bk8: 0a 1144733i bk9: 0a 1144733i bk10: 0a 1144733i bk11: 0a 1144733i bk12: 0a 1144733i bk13: 0a 1144733i bk14: 0a 1144733i bk15: 0a 1144733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.013493
Bank_Level_Parallism_Col = 1.014084
Bank_Level_Parallism_Ready = 1.005952
write_to_read_ratio_blp_rw_average = 0.918623
GrpLevelPara = 1.014084 

BW Util details:
bwutil = 0.000294 
total_CMD = 1144733 
util_bw = 336 
Wasted_Col = 307 
Wasted_Row = 24 
Idle = 1144066 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 265 
rwq = 0 
CCDLc_limit_alone = 265 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1144733 
n_nop = 1144391 
Read = 16 
Write = 320 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000294 
Either_Row_CoL_Bus_Util = 0.000299 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000895 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000895405
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1144733 n_nop=1144391 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=320 n_wr_bk=0 bw_util=0.0002935
n_activity=993 dram_eff=0.3384
bk0: 8a 1144546i bk1: 8a 1144586i bk2: 0a 1144733i bk3: 0a 1144733i bk4: 0a 1144733i bk5: 0a 1144733i bk6: 0a 1144733i bk7: 0a 1144733i bk8: 0a 1144733i bk9: 0a 1144733i bk10: 0a 1144733i bk11: 0a 1144733i bk12: 0a 1144733i bk13: 0a 1144733i bk14: 0a 1144733i bk15: 0a 1144733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.919003
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000294 
total_CMD = 1144733 
util_bw = 336 
Wasted_Col = 310 
Wasted_Row = 24 
Idle = 1144063 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 268 
rwq = 0 
CCDLc_limit_alone = 268 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1144733 
n_nop = 1144391 
Read = 16 
Write = 320 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000294 
Either_Row_CoL_Bus_Util = 0.000299 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000717 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000717198
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1144733 n_nop=1144391 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=320 n_wr_bk=0 bw_util=0.0002935
n_activity=938 dram_eff=0.3582
bk0: 8a 1144529i bk1: 8a 1144584i bk2: 0a 1144733i bk3: 0a 1144733i bk4: 0a 1144733i bk5: 0a 1144733i bk6: 0a 1144733i bk7: 0a 1144733i bk8: 0a 1144733i bk9: 0a 1144733i bk10: 0a 1144733i bk11: 0a 1144733i bk12: 0a 1144733i bk13: 0a 1144733i bk14: 0a 1144733i bk15: 0a 1144733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.921331
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000294 
total_CMD = 1144733 
util_bw = 336 
Wasted_Col = 329 
Wasted_Row = 24 
Idle = 1144044 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 287 
rwq = 0 
CCDLc_limit_alone = 287 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1144733 
n_nop = 1144391 
Read = 16 
Write = 320 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000294 
Either_Row_CoL_Bus_Util = 0.000299 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00100023
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1144733 n_nop=1144391 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=320 n_wr_bk=0 bw_util=0.0002935
n_activity=947 dram_eff=0.3548
bk0: 8a 1144540i bk1: 8a 1144596i bk2: 0a 1144733i bk3: 0a 1144733i bk4: 0a 1144733i bk5: 0a 1144733i bk6: 0a 1144733i bk7: 0a 1144733i bk8: 0a 1144733i bk9: 0a 1144733i bk10: 0a 1144733i bk11: 0a 1144733i bk12: 0a 1144733i bk13: 0a 1144733i bk14: 0a 1144733i bk15: 0a 1144733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.001504
Bank_Level_Parallism_Col = 1.001570
Bank_Level_Parallism_Ready = 1.002976
write_to_read_ratio_blp_rw_average = 0.918367
GrpLevelPara = 1.001570 

BW Util details:
bwutil = 0.000294 
total_CMD = 1144733 
util_bw = 336 
Wasted_Col = 305 
Wasted_Row = 24 
Idle = 1144068 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 263 
rwq = 0 
CCDLc_limit_alone = 263 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1144733 
n_nop = 1144391 
Read = 16 
Write = 320 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000294 
Either_Row_CoL_Bus_Util = 0.000299 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.000884923
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1144733 n_nop=1144391 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=320 n_wr_bk=0 bw_util=0.0002935
n_activity=910 dram_eff=0.3692
bk0: 8a 1144542i bk1: 8a 1144592i bk2: 0a 1144733i bk3: 0a 1144733i bk4: 0a 1144733i bk5: 0a 1144733i bk6: 0a 1144733i bk7: 0a 1144733i bk8: 0a 1144733i bk9: 0a 1144733i bk10: 0a 1144733i bk11: 0a 1144733i bk12: 0a 1144733i bk13: 0a 1144733i bk14: 0a 1144733i bk15: 0a 1144733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.029276
Bank_Level_Parallism_Col = 1.030596
Bank_Level_Parallism_Ready = 1.029762
write_to_read_ratio_blp_rw_average = 0.916264
GrpLevelPara = 1.030596 

BW Util details:
bwutil = 0.000294 
total_CMD = 1144733 
util_bw = 336 
Wasted_Col = 289 
Wasted_Row = 24 
Idle = 1144084 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 247 
rwq = 0 
CCDLc_limit_alone = 247 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1144733 
n_nop = 1144391 
Read = 16 
Write = 320 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000294 
Either_Row_CoL_Bus_Util = 0.000299 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000867 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000866578
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1144733 n_nop=1144391 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=320 n_wr_bk=0 bw_util=0.0002935
n_activity=885 dram_eff=0.3797
bk0: 8a 1144539i bk1: 8a 1144584i bk2: 0a 1144733i bk3: 0a 1144733i bk4: 0a 1144733i bk5: 0a 1144733i bk6: 0a 1144733i bk7: 0a 1144733i bk8: 0a 1144733i bk9: 0a 1144733i bk10: 0a 1144733i bk11: 0a 1144733i bk12: 0a 1144733i bk13: 0a 1144733i bk14: 0a 1144733i bk15: 0a 1144733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.055988
Bank_Level_Parallism_Col = 1.058537
Bank_Level_Parallism_Ready = 1.047619
write_to_read_ratio_blp_rw_average = 0.915447
GrpLevelPara = 1.058537 

BW Util details:
bwutil = 0.000294 
total_CMD = 1144733 
util_bw = 336 
Wasted_Col = 283 
Wasted_Row = 24 
Idle = 1144090 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 241 
rwq = 0 
CCDLc_limit_alone = 241 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1144733 
n_nop = 1144391 
Read = 16 
Write = 320 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000294 
Either_Row_CoL_Bus_Util = 0.000299 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000833 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.000832509
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1144733 n_nop=1144392 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=320 n_wr_bk=0 bw_util=0.0002935
n_activity=897 dram_eff=0.3746
bk0: 8a 1144553i bk1: 8a 1144576i bk2: 0a 1144733i bk3: 0a 1144733i bk4: 0a 1144733i bk5: 0a 1144733i bk6: 0a 1144733i bk7: 0a 1144733i bk8: 0a 1144733i bk9: 0a 1144733i bk10: 0a 1144733i bk11: 0a 1144733i bk12: 0a 1144733i bk13: 0a 1144733i bk14: 0a 1144733i bk15: 0a 1144733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.035385
Bank_Level_Parallism_Col = 1.035313
Bank_Level_Parallism_Ready = 1.032738
write_to_read_ratio_blp_rw_average = 0.916533
GrpLevelPara = 1.035313 

BW Util details:
bwutil = 0.000294 
total_CMD = 1144733 
util_bw = 336 
Wasted_Col = 290 
Wasted_Row = 24 
Idle = 1144083 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 15 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 253 
rwq = 0 
CCDLc_limit_alone = 253 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1144733 
n_nop = 1144392 
Read = 16 
Write = 320 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000294 
Either_Row_CoL_Bus_Util = 0.000298 
Issued_on_Two_Bus_Simul_Util = 0.000001 
issued_two_Eff = 0.002933 
queue_avg = 0.000881 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000880555
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1144733 n_nop=1144391 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=320 n_wr_bk=0 bw_util=0.0002935
n_activity=893 dram_eff=0.3763
bk0: 8a 1144537i bk1: 8a 1144578i bk2: 0a 1144733i bk3: 0a 1144733i bk4: 0a 1144733i bk5: 0a 1144733i bk6: 0a 1144733i bk7: 0a 1144733i bk8: 0a 1144733i bk9: 0a 1144733i bk10: 0a 1144733i bk11: 0a 1144733i bk12: 0a 1144733i bk13: 0a 1144733i bk14: 0a 1144733i bk15: 0a 1144733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.033083
Bank_Level_Parallism_Col = 1.034537
Bank_Level_Parallism_Ready = 1.020833
write_to_read_ratio_blp_rw_average = 0.918367
GrpLevelPara = 1.034537 

BW Util details:
bwutil = 0.000294 
total_CMD = 1144733 
util_bw = 336 
Wasted_Col = 305 
Wasted_Row = 24 
Idle = 1144068 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 14 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 270 
rwq = 0 
CCDLc_limit_alone = 270 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1144733 
n_nop = 1144391 
Read = 16 
Write = 320 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000294 
Either_Row_CoL_Bus_Util = 0.000299 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000943 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000942578
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1144733 n_nop=1144391 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=320 n_wr_bk=0 bw_util=0.0002935
n_activity=961 dram_eff=0.3496
bk0: 8a 1144546i bk1: 8a 1144589i bk2: 0a 1144733i bk3: 0a 1144733i bk4: 0a 1144733i bk5: 0a 1144733i bk6: 0a 1144733i bk7: 0a 1144733i bk8: 0a 1144733i bk9: 0a 1144733i bk10: 0a 1144733i bk11: 0a 1144733i bk12: 0a 1144733i bk13: 0a 1144733i bk14: 0a 1144733i bk15: 0a 1144733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.010606
Bank_Level_Parallism_Col = 1.011076
Bank_Level_Parallism_Ready = 1.002976
write_to_read_ratio_blp_rw_average = 0.917722
GrpLevelPara = 1.011076 

BW Util details:
bwutil = 0.000294 
total_CMD = 1144733 
util_bw = 336 
Wasted_Col = 300 
Wasted_Row = 24 
Idle = 1144073 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 16 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 262 
rwq = 0 
CCDLc_limit_alone = 262 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1144733 
n_nop = 1144391 
Read = 16 
Write = 320 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000294 
Either_Row_CoL_Bus_Util = 0.000299 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000812 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.000812417
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1144733 n_nop=1144391 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=320 n_wr_bk=0 bw_util=0.0002935
n_activity=895 dram_eff=0.3754
bk0: 8a 1144547i bk1: 8a 1144579i bk2: 0a 1144733i bk3: 0a 1144733i bk4: 0a 1144733i bk5: 0a 1144733i bk6: 0a 1144733i bk7: 0a 1144733i bk8: 0a 1144733i bk9: 0a 1144733i bk10: 0a 1144733i bk11: 0a 1144733i bk12: 0a 1144733i bk13: 0a 1144733i bk14: 0a 1144733i bk15: 0a 1144733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.019608
Bank_Level_Parallism_Col = 1.020472
Bank_Level_Parallism_Ready = 1.005952
write_to_read_ratio_blp_rw_average = 0.918110
GrpLevelPara = 1.020472 

BW Util details:
bwutil = 0.000294 
total_CMD = 1144733 
util_bw = 336 
Wasted_Col = 303 
Wasted_Row = 24 
Idle = 1144070 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 16 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 264 
rwq = 0 
CCDLc_limit_alone = 264 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1144733 
n_nop = 1144391 
Read = 16 
Write = 320 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000294 
Either_Row_CoL_Bus_Util = 0.000299 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001287 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00128676
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1144733 n_nop=1144391 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=320 n_wr_bk=0 bw_util=0.0002935
n_activity=985 dram_eff=0.3411
bk0: 8a 1144570i bk1: 8a 1144587i bk2: 0a 1144733i bk3: 0a 1144733i bk4: 0a 1144733i bk5: 0a 1144733i bk6: 0a 1144733i bk7: 0a 1144733i bk8: 0a 1144733i bk9: 0a 1144733i bk10: 0a 1144733i bk11: 0a 1144733i bk12: 0a 1144733i bk13: 0a 1144733i bk14: 0a 1144733i bk15: 0a 1144733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.003110
Bank_Level_Parallism_Col = 1.003252
Bank_Level_Parallism_Ready = 1.005952
write_to_read_ratio_blp_rw_average = 0.915447
GrpLevelPara = 1.003252 

BW Util details:
bwutil = 0.000294 
total_CMD = 1144733 
util_bw = 336 
Wasted_Col = 283 
Wasted_Row = 24 
Idle = 1144090 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 241 
rwq = 0 
CCDLc_limit_alone = 241 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1144733 
n_nop = 1144391 
Read = 16 
Write = 320 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000294 
Either_Row_CoL_Bus_Util = 0.000299 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000680 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000679634
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1144733 n_nop=1144391 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=320 n_wr_bk=0 bw_util=0.0002935
n_activity=929 dram_eff=0.3617
bk0: 8a 1144552i bk1: 8a 1144589i bk2: 0a 1144733i bk3: 0a 1144733i bk4: 0a 1144733i bk5: 0a 1144733i bk6: 0a 1144733i bk7: 0a 1144733i bk8: 0a 1144733i bk9: 0a 1144733i bk10: 0a 1144733i bk11: 0a 1144733i bk12: 0a 1144733i bk13: 0a 1144733i bk14: 0a 1144733i bk15: 0a 1144733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.003035
Bank_Level_Parallism_Col = 1.003170
Bank_Level_Parallism_Ready = 1.005952
write_to_read_ratio_blp_rw_average = 0.917591
GrpLevelPara = 1.003170 

BW Util details:
bwutil = 0.000294 
total_CMD = 1144733 
util_bw = 336 
Wasted_Col = 299 
Wasted_Row = 24 
Idle = 1144074 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 257 
rwq = 0 
CCDLc_limit_alone = 257 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1144733 
n_nop = 1144391 
Read = 16 
Write = 320 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000294 
Either_Row_CoL_Bus_Util = 0.000299 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000967 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.000967038
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1144733 n_nop=1144391 n_act=4 n_pre=2 n_ref_event=0 n_req=336 n_rd=16 n_rd_L2_A=0 n_write=320 n_wr_bk=0 bw_util=0.0002935
n_activity=939 dram_eff=0.3578
bk0: 8a 1144542i bk1: 8a 1144586i bk2: 0a 1144733i bk3: 0a 1144733i bk4: 0a 1144733i bk5: 0a 1144733i bk6: 0a 1144733i bk7: 0a 1144733i bk8: 0a 1144733i bk9: 0a 1144733i bk10: 0a 1144733i bk11: 0a 1144733i bk12: 0a 1144733i bk13: 0a 1144733i bk14: 0a 1144733i bk15: 0a 1144733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988095
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.013534
Bank_Level_Parallism_Col = 1.014129
Bank_Level_Parallism_Ready = 1.014881
write_to_read_ratio_blp_rw_average = 0.918367
GrpLevelPara = 1.014129 

BW Util details:
bwutil = 0.000294 
total_CMD = 1144733 
util_bw = 336 
Wasted_Col = 305 
Wasted_Row = 24 
Idle = 1144068 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 263 
rwq = 0 
CCDLc_limit_alone = 263 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1144733 
n_nop = 1144391 
Read = 16 
Write = 320 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 336 
total_req = 336 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 336 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000294 
Either_Row_CoL_Bus_Util = 0.000299 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000977 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000976647
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1144733 n_nop=1144454 n_act=4 n_pre=2 n_ref_event=0 n_req=273 n_rd=16 n_rd_L2_A=0 n_write=257 n_wr_bk=0 bw_util=0.0002385
n_activity=821 dram_eff=0.3325
bk0: 8a 1144594i bk1: 8a 1144603i bk2: 0a 1144733i bk3: 0a 1144733i bk4: 0a 1144733i bk5: 0a 1144733i bk6: 0a 1144733i bk7: 0a 1144733i bk8: 0a 1144733i bk9: 0a 1144733i bk10: 0a 1144733i bk11: 0a 1144733i bk12: 0a 1144733i bk13: 0a 1144733i bk14: 0a 1144733i bk15: 0a 1144733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985348
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992218
Bank_Level_Parallism = 1.001848
Bank_Level_Parallism_Col = 1.001949
Bank_Level_Parallism_Ready = 1.003663
write_to_read_ratio_blp_rw_average = 0.898635
GrpLevelPara = 1.001949 

BW Util details:
bwutil = 0.000238 
total_CMD = 1144733 
util_bw = 273 
Wasted_Col = 244 
Wasted_Row = 24 
Idle = 1144192 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 202 
rwq = 0 
CCDLc_limit_alone = 202 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1144733 
n_nop = 1144454 
Read = 16 
Write = 257 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 273 
total_req = 273 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 273 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000238 
Either_Row_CoL_Bus_Util = 0.000244 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000715 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000714577
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1144733 n_nop=1144455 n_act=4 n_pre=2 n_ref_event=0 n_req=272 n_rd=16 n_rd_L2_A=0 n_write=256 n_wr_bk=0 bw_util=0.0002376
n_activity=811 dram_eff=0.3354
bk0: 8a 1144598i bk1: 8a 1144593i bk2: 0a 1144733i bk3: 0a 1144733i bk4: 0a 1144733i bk5: 0a 1144733i bk6: 0a 1144733i bk7: 0a 1144733i bk8: 0a 1144733i bk9: 0a 1144733i bk10: 0a 1144733i bk11: 0a 1144733i bk12: 0a 1144733i bk13: 0a 1144733i bk14: 0a 1144733i bk15: 0a 1144733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.011091
Bank_Level_Parallism_Col = 1.011696
Bank_Level_Parallism_Ready = 1.011029
write_to_read_ratio_blp_rw_average = 0.898635
GrpLevelPara = 1.011696 

BW Util details:
bwutil = 0.000238 
total_CMD = 1144733 
util_bw = 272 
Wasted_Col = 245 
Wasted_Row = 24 
Idle = 1144192 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 203 
rwq = 0 
CCDLc_limit_alone = 203 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1144733 
n_nop = 1144455 
Read = 16 
Write = 256 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 272 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000238 
Either_Row_CoL_Bus_Util = 0.000243 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000585 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000585289
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1144733 n_nop=1144455 n_act=4 n_pre=2 n_ref_event=0 n_req=272 n_rd=16 n_rd_L2_A=0 n_write=256 n_wr_bk=0 bw_util=0.0002376
n_activity=832 dram_eff=0.3269
bk0: 8a 1144603i bk1: 8a 1144583i bk2: 0a 1144733i bk3: 0a 1144733i bk4: 0a 1144733i bk5: 0a 1144733i bk6: 0a 1144733i bk7: 0a 1144733i bk8: 0a 1144733i bk9: 0a 1144733i bk10: 0a 1144733i bk11: 0a 1144733i bk12: 0a 1144733i bk13: 0a 1144733i bk14: 0a 1144733i bk15: 0a 1144733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.900763
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000238 
total_CMD = 1144733 
util_bw = 272 
Wasted_Col = 256 
Wasted_Row = 24 
Idle = 1144181 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 214 
rwq = 0 
CCDLc_limit_alone = 214 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1144733 
n_nop = 1144455 
Read = 16 
Write = 256 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 272 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000238 
Either_Row_CoL_Bus_Util = 0.000243 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000742 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000741658
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1144733 n_nop=1144455 n_act=4 n_pre=2 n_ref_event=0 n_req=272 n_rd=16 n_rd_L2_A=0 n_write=256 n_wr_bk=0 bw_util=0.0002376
n_activity=804 dram_eff=0.3383
bk0: 8a 1144595i bk1: 8a 1144582i bk2: 0a 1144733i bk3: 0a 1144733i bk4: 0a 1144733i bk5: 0a 1144733i bk6: 0a 1144733i bk7: 0a 1144733i bk8: 0a 1144733i bk9: 0a 1144733i bk10: 0a 1144733i bk11: 0a 1144733i bk12: 0a 1144733i bk13: 0a 1144733i bk14: 0a 1144733i bk15: 0a 1144733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.005376
Bank_Level_Parallism_Col = 1.005660
Bank_Level_Parallism_Ready = 1.007353
write_to_read_ratio_blp_rw_average = 0.901887
GrpLevelPara = 1.005660 

BW Util details:
bwutil = 0.000238 
total_CMD = 1144733 
util_bw = 272 
Wasted_Col = 262 
Wasted_Row = 24 
Idle = 1144175 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 220 
rwq = 0 
CCDLc_limit_alone = 220 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1144733 
n_nop = 1144455 
Read = 16 
Write = 256 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 272 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000238 
Either_Row_CoL_Bus_Util = 0.000243 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000786 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00078621
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1144733 n_nop=1144455 n_act=4 n_pre=2 n_ref_event=0 n_req=272 n_rd=16 n_rd_L2_A=0 n_write=256 n_wr_bk=0 bw_util=0.0002376
n_activity=805 dram_eff=0.3379
bk0: 8a 1144593i bk1: 8a 1144585i bk2: 0a 1144733i bk3: 0a 1144733i bk4: 0a 1144733i bk5: 0a 1144733i bk6: 0a 1144733i bk7: 0a 1144733i bk8: 0a 1144733i bk9: 0a 1144733i bk10: 0a 1144733i bk11: 0a 1144733i bk12: 0a 1144733i bk13: 0a 1144733i bk14: 0a 1144733i bk15: 0a 1144733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.003584
Bank_Level_Parallism_Col = 1.003774
Bank_Level_Parallism_Ready = 1.007353
write_to_read_ratio_blp_rw_average = 0.901887
GrpLevelPara = 1.003774 

BW Util details:
bwutil = 0.000238 
total_CMD = 1144733 
util_bw = 272 
Wasted_Col = 262 
Wasted_Row = 24 
Idle = 1144175 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 220 
rwq = 0 
CCDLc_limit_alone = 220 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1144733 
n_nop = 1144455 
Read = 16 
Write = 256 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 272 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000238 
Either_Row_CoL_Bus_Util = 0.000243 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000772 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000772232
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1144733 n_nop=1144455 n_act=4 n_pre=2 n_ref_event=0 n_req=272 n_rd=16 n_rd_L2_A=0 n_write=256 n_wr_bk=0 bw_util=0.0002376
n_activity=793 dram_eff=0.343
bk0: 8a 1144599i bk1: 8a 1144596i bk2: 0a 1144733i bk3: 0a 1144733i bk4: 0a 1144733i bk5: 0a 1144733i bk6: 0a 1144733i bk7: 0a 1144733i bk8: 0a 1144733i bk9: 0a 1144733i bk10: 0a 1144733i bk11: 0a 1144733i bk12: 0a 1144733i bk13: 0a 1144733i bk14: 0a 1144733i bk15: 0a 1144733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.009294
Bank_Level_Parallism_Col = 1.009804
Bank_Level_Parallism_Ready = 1.007353
write_to_read_ratio_blp_rw_average = 0.898039
GrpLevelPara = 1.009804 

BW Util details:
bwutil = 0.000238 
total_CMD = 1144733 
util_bw = 272 
Wasted_Col = 242 
Wasted_Row = 24 
Idle = 1144195 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 200 
rwq = 0 
CCDLc_limit_alone = 200 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1144733 
n_nop = 1144455 
Read = 16 
Write = 256 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 272 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000238 
Either_Row_CoL_Bus_Util = 0.000243 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000708 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000707589
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1144733 n_nop=1144455 n_act=4 n_pre=2 n_ref_event=0 n_req=272 n_rd=16 n_rd_L2_A=0 n_write=256 n_wr_bk=0 bw_util=0.0002376
n_activity=824 dram_eff=0.3301
bk0: 8a 1144609i bk1: 8a 1144583i bk2: 0a 1144733i bk3: 0a 1144733i bk4: 0a 1144733i bk5: 0a 1144733i bk6: 0a 1144733i bk7: 0a 1144733i bk8: 0a 1144733i bk9: 0a 1144733i bk10: 0a 1144733i bk11: 0a 1144733i bk12: 0a 1144733i bk13: 0a 1144733i bk14: 0a 1144733i bk15: 0a 1144733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.009242
Bank_Level_Parallism_Col = 1.009747
Bank_Level_Parallism_Ready = 1.011029
write_to_read_ratio_blp_rw_average = 0.898635
GrpLevelPara = 1.009747 

BW Util details:
bwutil = 0.000238 
total_CMD = 1144733 
util_bw = 272 
Wasted_Col = 245 
Wasted_Row = 24 
Idle = 1144192 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 203 
rwq = 0 
CCDLc_limit_alone = 203 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1144733 
n_nop = 1144455 
Read = 16 
Write = 256 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 272 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000238 
Either_Row_CoL_Bus_Util = 0.000243 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000627 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00062722
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1144733 n_nop=1144455 n_act=4 n_pre=2 n_ref_event=0 n_req=272 n_rd=16 n_rd_L2_A=0 n_write=256 n_wr_bk=0 bw_util=0.0002376
n_activity=784 dram_eff=0.3469
bk0: 8a 1144598i bk1: 8a 1144583i bk2: 0a 1144733i bk3: 0a 1144733i bk4: 0a 1144733i bk5: 0a 1144733i bk6: 0a 1144733i bk7: 0a 1144733i bk8: 0a 1144733i bk9: 0a 1144733i bk10: 0a 1144733i bk11: 0a 1144733i bk12: 0a 1144733i bk13: 0a 1144733i bk14: 0a 1144733i bk15: 0a 1144733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.901701
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000238 
total_CMD = 1144733 
util_bw = 272 
Wasted_Col = 261 
Wasted_Row = 24 
Idle = 1144176 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 219 
rwq = 0 
CCDLc_limit_alone = 219 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1144733 
n_nop = 1144455 
Read = 16 
Write = 256 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 272 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000238 
Either_Row_CoL_Bus_Util = 0.000243 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000854 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.000854348
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1144733 n_nop=1144455 n_act=4 n_pre=2 n_ref_event=0 n_req=272 n_rd=16 n_rd_L2_A=0 n_write=256 n_wr_bk=0 bw_util=0.0002376
n_activity=798 dram_eff=0.3409
bk0: 8a 1144600i bk1: 8a 1144585i bk2: 0a 1144733i bk3: 0a 1144733i bk4: 0a 1144733i bk5: 0a 1144733i bk6: 0a 1144733i bk7: 0a 1144733i bk8: 0a 1144733i bk9: 0a 1144733i bk10: 0a 1144733i bk11: 0a 1144733i bk12: 0a 1144733i bk13: 0a 1144733i bk14: 0a 1144733i bk15: 0a 1144733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.900952
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000238 
total_CMD = 1144733 
util_bw = 272 
Wasted_Col = 257 
Wasted_Row = 24 
Idle = 1144180 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 215 
rwq = 0 
CCDLc_limit_alone = 215 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1144733 
n_nop = 1144455 
Read = 16 
Write = 256 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 272 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000238 
Either_Row_CoL_Bus_Util = 0.000243 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000835 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.000835129
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1144733 n_nop=1144455 n_act=4 n_pre=2 n_ref_event=0 n_req=272 n_rd=16 n_rd_L2_A=0 n_write=256 n_wr_bk=0 bw_util=0.0002376
n_activity=758 dram_eff=0.3588
bk0: 8a 1144592i bk1: 8a 1144579i bk2: 0a 1144733i bk3: 0a 1144733i bk4: 0a 1144733i bk5: 0a 1144733i bk6: 0a 1144733i bk7: 0a 1144733i bk8: 0a 1144733i bk9: 0a 1144733i bk10: 0a 1144733i bk11: 0a 1144733i bk12: 0a 1144733i bk13: 0a 1144733i bk14: 0a 1144733i bk15: 0a 1144733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.027174
Bank_Level_Parallism_Col = 1.028626
Bank_Level_Parallism_Ready = 1.025735
write_to_read_ratio_blp_rw_average = 0.900763
GrpLevelPara = 1.028626 

BW Util details:
bwutil = 0.000238 
total_CMD = 1144733 
util_bw = 272 
Wasted_Col = 256 
Wasted_Row = 24 
Idle = 1144181 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 214 
rwq = 0 
CCDLc_limit_alone = 214 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1144733 
n_nop = 1144455 
Read = 16 
Write = 256 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 272 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000238 
Either_Row_CoL_Bus_Util = 0.000243 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000844 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000843865
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1144733 n_nop=1144455 n_act=4 n_pre=2 n_ref_event=0 n_req=272 n_rd=16 n_rd_L2_A=0 n_write=256 n_wr_bk=0 bw_util=0.0002376
n_activity=799 dram_eff=0.3404
bk0: 8a 1144594i bk1: 8a 1144588i bk2: 0a 1144733i bk3: 0a 1144733i bk4: 0a 1144733i bk5: 0a 1144733i bk6: 0a 1144733i bk7: 0a 1144733i bk8: 0a 1144733i bk9: 0a 1144733i bk10: 0a 1144733i bk11: 0a 1144733i bk12: 0a 1144733i bk13: 0a 1144733i bk14: 0a 1144733i bk15: 0a 1144733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.031540
Bank_Level_Parallism_Col = 1.033268
Bank_Level_Parallism_Ready = 1.025735
write_to_read_ratio_blp_rw_average = 0.898239
GrpLevelPara = 1.033268 

BW Util details:
bwutil = 0.000238 
total_CMD = 1144733 
util_bw = 272 
Wasted_Col = 243 
Wasted_Row = 24 
Idle = 1144194 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 201 
rwq = 0 
CCDLc_limit_alone = 201 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1144733 
n_nop = 1144455 
Read = 16 
Write = 256 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 272 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000238 
Either_Row_CoL_Bus_Util = 0.000243 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000639 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00063945
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1144733 n_nop=1144455 n_act=4 n_pre=2 n_ref_event=0 n_req=272 n_rd=16 n_rd_L2_A=0 n_write=256 n_wr_bk=0 bw_util=0.0002376
n_activity=760 dram_eff=0.3579
bk0: 8a 1144608i bk1: 8a 1144598i bk2: 0a 1144733i bk3: 0a 1144733i bk4: 0a 1144733i bk5: 0a 1144733i bk6: 0a 1144733i bk7: 0a 1144733i bk8: 0a 1144733i bk9: 0a 1144733i bk10: 0a 1144733i bk11: 0a 1144733i bk12: 0a 1144733i bk13: 0a 1144733i bk14: 0a 1144733i bk15: 0a 1144733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.013333
Bank_Level_Parallism_Col = 1.014084
Bank_Level_Parallism_Ready = 1.014706
write_to_read_ratio_blp_rw_average = 0.895372
GrpLevelPara = 1.014084 

BW Util details:
bwutil = 0.000238 
total_CMD = 1144733 
util_bw = 272 
Wasted_Col = 229 
Wasted_Row = 24 
Idle = 1144208 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 187 
rwq = 0 
CCDLc_limit_alone = 187 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1144733 
n_nop = 1144455 
Read = 16 
Write = 256 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 272 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000238 
Either_Row_CoL_Bus_Util = 0.000243 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000642 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000642071
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1144733 n_nop=1144455 n_act=4 n_pre=2 n_ref_event=0 n_req=272 n_rd=16 n_rd_L2_A=0 n_write=256 n_wr_bk=0 bw_util=0.0002376
n_activity=765 dram_eff=0.3556
bk0: 8a 1144594i bk1: 8a 1144594i bk2: 0a 1144733i bk3: 0a 1144733i bk4: 0a 1144733i bk5: 0a 1144733i bk6: 0a 1144733i bk7: 0a 1144733i bk8: 0a 1144733i bk9: 0a 1144733i bk10: 0a 1144733i bk11: 0a 1144733i bk12: 0a 1144733i bk13: 0a 1144733i bk14: 0a 1144733i bk15: 0a 1144733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.007326
Bank_Level_Parallism_Col = 1.007722
Bank_Level_Parallism_Ready = 1.003676
write_to_read_ratio_blp_rw_average = 0.899614
GrpLevelPara = 1.007722 

BW Util details:
bwutil = 0.000238 
total_CMD = 1144733 
util_bw = 272 
Wasted_Col = 250 
Wasted_Row = 24 
Idle = 1144187 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 208 
rwq = 0 
CCDLc_limit_alone = 208 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1144733 
n_nop = 1144455 
Read = 16 
Write = 256 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 272 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000238 
Either_Row_CoL_Bus_Util = 0.000243 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000747 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000746899
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1144733 n_nop=1144455 n_act=4 n_pre=2 n_ref_event=0 n_req=272 n_rd=16 n_rd_L2_A=0 n_write=256 n_wr_bk=0 bw_util=0.0002376
n_activity=764 dram_eff=0.356
bk0: 8a 1144600i bk1: 8a 1144595i bk2: 0a 1144733i bk3: 0a 1144733i bk4: 0a 1144733i bk5: 0a 1144733i bk6: 0a 1144733i bk7: 0a 1144733i bk8: 0a 1144733i bk9: 0a 1144733i bk10: 0a 1144733i bk11: 0a 1144733i bk12: 0a 1144733i bk13: 0a 1144733i bk14: 0a 1144733i bk15: 0a 1144733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.009294
Bank_Level_Parallism_Col = 1.009804
Bank_Level_Parallism_Ready = 1.007353
write_to_read_ratio_blp_rw_average = 0.898039
GrpLevelPara = 1.009804 

BW Util details:
bwutil = 0.000238 
total_CMD = 1144733 
util_bw = 272 
Wasted_Col = 242 
Wasted_Row = 24 
Idle = 1144195 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 200 
rwq = 0 
CCDLc_limit_alone = 200 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1144733 
n_nop = 1144455 
Read = 16 
Write = 256 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 272 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000238 
Either_Row_CoL_Bus_Util = 0.000243 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000700 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000699727
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1144733 n_nop=1144455 n_act=4 n_pre=2 n_ref_event=0 n_req=272 n_rd=16 n_rd_L2_A=0 n_write=256 n_wr_bk=0 bw_util=0.0002376
n_activity=807 dram_eff=0.3371
bk0: 8a 1144597i bk1: 8a 1144588i bk2: 0a 1144733i bk3: 0a 1144733i bk4: 0a 1144733i bk5: 0a 1144733i bk6: 0a 1144733i bk7: 0a 1144733i bk8: 0a 1144733i bk9: 0a 1144733i bk10: 0a 1144733i bk11: 0a 1144733i bk12: 0a 1144733i bk13: 0a 1144733i bk14: 0a 1144733i bk15: 0a 1144733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.001812
Bank_Level_Parallism_Col = 1.001908
Bank_Level_Parallism_Ready = 1.003676
write_to_read_ratio_blp_rw_average = 0.900763
GrpLevelPara = 1.001908 

BW Util details:
bwutil = 0.000238 
total_CMD = 1144733 
util_bw = 272 
Wasted_Col = 256 
Wasted_Row = 24 
Idle = 1144181 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 214 
rwq = 0 
CCDLc_limit_alone = 214 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1144733 
n_nop = 1144455 
Read = 16 
Write = 256 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 272 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000238 
Either_Row_CoL_Bus_Util = 0.000243 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000722 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000721566
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1144733 n_nop=1144455 n_act=4 n_pre=2 n_ref_event=0 n_req=272 n_rd=16 n_rd_L2_A=0 n_write=256 n_wr_bk=0 bw_util=0.0002376
n_activity=818 dram_eff=0.3325
bk0: 8a 1144590i bk1: 8a 1144590i bk2: 0a 1144733i bk3: 0a 1144733i bk4: 0a 1144733i bk5: 0a 1144733i bk6: 0a 1144733i bk7: 0a 1144733i bk8: 0a 1144733i bk9: 0a 1144733i bk10: 0a 1144733i bk11: 0a 1144733i bk12: 0a 1144733i bk13: 0a 1144733i bk14: 0a 1144733i bk15: 0a 1144733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.985294
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.009042
Bank_Level_Parallism_Col = 1.009524
Bank_Level_Parallism_Ready = 1.003676
write_to_read_ratio_blp_rw_average = 0.900952
GrpLevelPara = 1.009524 

BW Util details:
bwutil = 0.000238 
total_CMD = 1144733 
util_bw = 272 
Wasted_Col = 257 
Wasted_Row = 24 
Idle = 1144180 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 18 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 215 
rwq = 0 
CCDLc_limit_alone = 215 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 1144733 
n_nop = 1144455 
Read = 16 
Write = 256 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 272 
total_req = 272 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 272 
Row_Bus_Util =  0.000005 
CoL_Bus_Util = 0.000238 
Either_Row_CoL_Bus_Util = 0.000243 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000649 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00064906

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1247, Miss = 8, Miss_rate = 0.006, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[1]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[2]: Access = 232, Miss = 16, Miss_rate = 0.069, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[3]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[4]: Access = 244, Miss = 8, Miss_rate = 0.033, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[5]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[6]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[7]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[8]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[9]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[10]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[11]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[12]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[13]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[14]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[15]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[16]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[17]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[18]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[19]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[20]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[21]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[22]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[23]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[24]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[25]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[26]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[27]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[28]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[29]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[30]: Access = 224, Miss = 8, Miss_rate = 0.036, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[31]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[32]: Access = 161, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[33]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[34]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[35]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[36]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[37]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[38]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[39]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[40]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[41]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[42]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[43]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[44]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[45]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[46]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[47]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[48]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[49]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[50]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[51]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[52]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[53]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[54]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[55]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[56]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[57]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[58]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[59]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[60]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[61]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[62]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[63]: Access = 160, Miss = 8, Miss_rate = 0.050, Pending_hits = 24, Reservation_fails = 0
L2_total_cache_accesses = 12316
L2_total_cache_misses = 520
L2_total_cache_miss_rate = 0.0422
L2_total_cache_pending_hits = 1536
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1044
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3092
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 9224
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=12316
icnt_total_pkts_simt_to_mem=12316
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 12316
Req_Network_cycles = 1524516
Req_Network_injected_packets_per_cycle =       0.0081 
Req_Network_conflicts_per_cycle =       0.0036
Req_Network_conflicts_per_cycle_util =       0.9584
Req_Bank_Level_Parallism =       2.1334
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0012
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 12316
Reply_Network_cycles = 1524516
Reply_Network_injected_packets_per_cycle =        0.0081
Reply_Network_conflicts_per_cycle =        0.0240
Reply_Network_conflicts_per_cycle_util =       6.1548
Reply_Bank_Level_Parallism =       2.0748
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0031
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 53 min, 3 sec (3183 sec)
gpgpu_simulation_rate = 86945 (inst/sec)
gpgpu_simulation_rate = 478 (cycle/sec)
gpgpu_silicon_slowdown = 2368200x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeed2c4628..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffeed2c46e0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeed2c4618..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeed2c4610..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeed2c4608..
GPGPU-Sim PTX: Setting up arguments for 1 bytes starting at 0x7ffeed2c4604..

GPGPU-Sim PTX: cudaLaunch for 0x0x412913 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: PDOM analysis already done for _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb 
GPGPU-Sim PTX: pushing kernel '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb' to stream 1, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 1 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim: Reconfigure L1 cache to 112KB
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
Destroy streams for kernel 2: size 0
kernel_name = _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb 
kernel_launch_uid = 2 
gpu_sim_cycle = 1524437
gpu_sim_insn = 276747364
gpu_ipc =     181.5407
gpu_tot_sim_cycle = 3048953
gpu_tot_sim_insn = 553494728
gpu_tot_ipc =     181.5360
gpu_tot_issued_cta = 8
gpu_occupancy = 12.4983% 
gpu_tot_occupancy = 12.4983% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0081
partiton_level_parallism_total  =       0.0081
partiton_level_parallism_util =       2.0006
partiton_level_parallism_util_total  =       2.0649
L2_BW  =       0.2929 GB/Sec
L2_BW_total  =       0.2928 GB/Sec
gpu_total_sim_rate=67955

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 68354, Miss = 2858, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 68354, Miss = 2858, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 68354, Miss = 2858, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 68354, Miss = 2858, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 68354, Miss = 2882, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 68354, Miss = 2882, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 68354, Miss = 2882, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 68354, Miss = 2882, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 546832
	L1D_total_cache_misses = 22960
	L1D_total_cache_miss_rate = 0.0420
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.043
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 523872
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 368
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 528384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18448

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
267361, 267334, 267334, 267334, 267334, 267334, 267334, 267334, 
gpgpu_n_tot_thrd_icount = 553792256
gpgpu_n_tot_w_icount = 17306008
gpgpu_n_stall_shd_mem = 1477760
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6196
gpgpu_n_mem_write_global = 18448
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2107392
gpgpu_n_store_insn = 18448
gpgpu_n_shmem_insn = 23101440
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 10240
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 995328
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 480448
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1984
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9463	W0_Idle:94464	W0_Scoreboard:31395989	W1:216	W2:8192	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:17101184
single_issue_nums: WS0:4277560	WS1:4277344	WS2:4277344	WS3:4277344	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 33184 {8:4148,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 737920 {40:18448,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 81920 {40:2048,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 165920 {40:4148,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 147584 {8:18448,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 81920 {40:2048,}
maxmflatency = 1087 
max_icnt2mem_latency = 315 
maxmrqlatency = 37 
max_icnt2sh_latency = 625 
averagemflatency = 709 
avg_icnt2mem_latency = 41 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 28 
mrq_lat_table:4630 	5264 	6014 	2278 	539 	219 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1174 	4265 	19173 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1006 	142 	351 	18031 	2327 	663 	1938 	186 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	8897 	5291 	2541 	3541 	2285 	911 	620 	351 	207 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	7 	9 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:   1514330   1514522         0         0   1521531   1521080         0         0         0         0         0         0         0         0         0         0 
dram[1]:   1514351   1514543         0         0   1519972   1521198         0         0         0         0         0         0         0         0         0         0 
dram[2]:   1514851   1514983         0         0   1519964   1521193         0         0         0         0         0         0         0         0         0         0 
dram[3]:   1514872   1515005         0         0   1519957   1521185         0         0         0         0         0         0         0         0         0         0 
dram[4]:   1514783   1515265         0         0   1519949   1521178         0         0         0         0         0         0         0         0         0         0 
dram[5]:   1515132   1515288         0         0   1519948   1521394         0         0         0         0         0         0         0         0         0         0 
dram[6]:   1515037   1515193         0         0   1520270   1521386         0         0         0         0         0         0         0         0         0         0 
dram[7]:   1515060   1515214         0         0   1520265   1521381         0         0         0         0         0         0         0         0         0         0 
dram[8]:   1514968   1515126         0         0   1520257   1521373         0         0         0         0         0         0         0         0         0         0 
dram[9]:   1514897   1515337         0         0   1520250   1521370         0         0         0         0         0         0         0         0         0         0 
dram[10]:   1514805   1515245         0         0   1520443   1521647         0         0         0         0         0         0         0         0         0         0 
dram[11]:   1514828   1515266         0         0   1520435   1521639         0         0         0         0         0         0         0         0         0         0 
dram[12]:   1515133   1515630         0         0   1520430   1521634         0         0         0         0         0         0         0         0         0         0 
dram[13]:   1515161   1515071         0         0   1520422   1521626         0         0         0         0         0         0         0         0         0         0 
dram[14]:   1515386   1514976         0         0   1520419   1521080         0         0         0         0         0         0         0         0         0         0 
dram[15]:   1515406   1514996         0         0   1520519   1521072         0         0         0         0         0         0         0         0         0         0 
dram[16]:   1514247   1513837         0         0   1520514   1521065         0         0         0         0         0         0         0         0         0         0 
dram[17]:   1514267   1513861         0         0   1520506   1521057         0         0         0         0         0         0         0         0         0         0 
dram[18]:   1514826   1514524         0         0   1520499   1521056         0         0         0         0         0         0         0         0         0         0 
dram[19]:   1514847   1514546         0         0   1520756   1521205         0         0         0         0         0         0         0         0         0         0 
dram[20]:   1514752   1514452         0         0   1520808   1521197         0         0         0         0         0         0         0         0         0         0 
dram[21]:   1514775   1514473         0         0   1520800   1521190         0         0         0         0         0         0         0         0         0         0 
dram[22]:   1514687   1514411         0         0   1520760   1521182         0         0         0         0         0         0         0         0         0         0 
dram[23]:   1514897   1514431         0         0   1520756   1521277         0         0         0         0         0         0         0         0         0         0 
dram[24]:   1514805   1514342         0         0   1520752   1521269         0         0         0         0         0         0         0         0         0         0 
dram[25]:   1514828   1514362         0         0   1520748   1521262         0         0         0         0         0         0         0         0         0         0 
dram[26]:   1514735   1514274         0         0   1520747   1521254         0         0         0         0         0         0         0         0         0         0 
dram[27]:   1515110   1514624         0         0   1520743   1521253         0         0         0         0         0         0         0         0         0         0 
dram[28]:   1515471   1514988         0         0   1520739   1521554         0         0         0         0         0         0         0         0         0         0 
dram[29]:   1515497   1515011         0         0   1520735   1521546         0         0         0         0         0         0         0         0         0         0 
dram[30]:   1515402   1514917         0         0   1520731   1521539         0         0         0         0         0         0         0         0         0         0 
dram[31]:   1515427   1515001         0         0   1520728   1521535         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 99.500000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 100.000000 68.000000      -nan      -nan 191.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 68.500000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 68.000000 68.000000      -nan      -nan 129.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 18944/192 = 98.666664
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
number of total write accesses:
dram[0]:       191       128         0         0       128       128         0         0         0         0         0         0         0         0         0         0 
dram[1]:       192       128         0         0       191       128         0         0         0         0         0         0         0         0         0         0 
dram[2]:       192       128         0         0       192       128         0         0         0         0         0         0         0         0         0         0 
dram[3]:       192       128         0         0       192       128         0         0         0         0         0         0         0         0         0         0 
dram[4]:       192       128         0         0       192       128         0         0         0         0         0         0         0         0         0         0 
dram[5]:       192       128         0         0       192       128         0         0         0         0         0         0         0         0         0         0 
dram[6]:       192       128         0         0       192       128         0         0         0         0         0         0         0         0         0         0 
dram[7]:       192       128         0         0       192       128         0         0         0         0         0         0         0         0         0         0 
dram[8]:       192       128         0         0       192       128         0         0         0         0         0         0         0         0         0         0 
dram[9]:       192       128         0         0       192       128         0         0         0         0         0         0         0         0         0         0 
dram[10]:       192       128         0         0       192       128         0         0         0         0         0         0         0         0         0         0 
dram[11]:       192       128         0         0       192       128         0         0         0         0         0         0         0         0         0         0 
dram[12]:       192       128         0         0       192       128         0         0         0         0         0         0         0         0         0         0 
dram[13]:       192       128         0         0       192       128         0         0         0         0         0         0         0         0         0         0 
dram[14]:       192       128         0         0       192       128         0         0         0         0         0         0         0         0         0         0 
dram[15]:       192       128         0         0       192       128         0         0         0         0         0         0         0         0         0         0 
dram[16]:       129       128         0         0       192       128         0         0         0         0         0         0         0         0         0         0 
dram[17]:       128       128         0         0       129       128         0         0         0         0         0         0         0         0         0         0 
dram[18]:       128       128         0         0       128       128         0         0         0         0         0         0         0         0         0         0 
dram[19]:       128       128         0         0       128       128         0         0         0         0         0         0         0         0         0         0 
dram[20]:       128       128         0         0       128       128         0         0         0         0         0         0         0         0         0         0 
dram[21]:       128       128         0         0       128       128         0         0         0         0         0         0         0         0         0         0 
dram[22]:       128       128         0         0       128       128         0         0         0         0         0         0         0         0         0         0 
dram[23]:       128       128         0         0       128       128         0         0         0         0         0         0         0         0         0         0 
dram[24]:       128       128         0         0       128       128         0         0         0         0         0         0         0         0         0         0 
dram[25]:       128       128         0         0       128       128         0         0         0         0         0         0         0         0         0         0 
dram[26]:       128       128         0         0       128       128         0         0         0         0         0         0         0         0         0         0 
dram[27]:       128       128         0         0       128       128         0         0         0         0         0         0         0         0         0         0 
dram[28]:       128       128         0         0       128       128         0         0         0         0         0         0         0         0         0         0 
dram[29]:       128       128         0         0       128       128         0         0         0         0         0         0         0         0         0         0 
dram[30]:       128       128         0         0       128       128         0         0         0         0         0         0         0         0         0         0 
dram[31]:       128       128         0         0       128       128         0         0         0         0         0         0         0         0         0         0 
total dram writes = 18432
min_bank_accesses = 0!
chip skew: 640/512 = 1.25
average mf latency per bank:
dram[0]:       2490       965    none      none         803       806    none      none      none      none      none      none      none      none      none      none  
dram[1]:        933       954    none      none        3011       807    none      none      none      none      none      none      none      none      none      none  
dram[2]:        966       961    none      none         807       807    none      none      none      none      none      none      none      none      none      none  
dram[3]:        909       951    none      none         807       808    none      none      none      none      none      none      none      none      none      none  
dram[4]:        928       964    none      none         805       808    none      none      none      none      none      none      none      none      none      none  
dram[5]:        943       955    none      none         807       808    none      none      none      none      none      none      none      none      none      none  
dram[6]:        958       963    none      none         821       807    none      none      none      none      none      none      none      none      none      none  
dram[7]:        948       952    none      none         824       809    none      none      none      none      none      none      none      none      none      none  
dram[8]:        965       961    none      none         824       806    none      none      none      none      none      none      none      none      none      none  
dram[9]:        947       955    none      none         820       807    none      none      none      none      none      none      none      none      none      none  
dram[10]:        968       966    none      none         812       811    none      none      none      none      none      none      none      none      none      none  
dram[11]:        964       955    none      none         811       810    none      none      none      none      none      none      none      none      none      none  
dram[12]:        887      1027    none      none         810       812    none      none      none      none      none      none      none      none      none      none  
dram[13]:        874       977    none      none         808       812    none      none      none      none      none      none      none      none      none      none  
dram[14]:        907       987    none      none         807       812    none      none      none      none      none      none      none      none      none      none  
dram[15]:        896       974    none      none         807       811    none      none      none      none      none      none      none      none      none      none  
dram[16]:        969       940    none      none         807       810    none      none      none      none      none      none      none      none      none      none  
dram[17]:        954       924    none      none         806       807    none      none      none      none      none      none      none      none      none      none  
dram[18]:        965      1002    none      none         805       814    none      none      none      none      none      none      none      none      none      none  
dram[19]:        957       991    none      none         807       822    none      none      none      none      none      none      none      none      none      none  
dram[20]:        971      1002    none      none         809       820    none      none      none      none      none      none      none      none      none      none  
dram[21]:        958       984    none      none         809       821    none      none      none      none      none      none      none      none      none      none  
dram[22]:        960       970    none      none         804       820    none      none      none      none      none      none      none      none      none      none  
dram[23]:        960       961    none      none         839       823    none      none      none      none      none      none      none      none      none      none  
dram[24]:        965       970    none      none         816       825    none      none      none      none      none      none      none      none      none      none  
dram[25]:        963       958    none      none         822       823    none      none      none      none      none      none      none      none      none      none  
dram[26]:        976       956    none      none         817       818    none      none      none      none      none      none      none      none      none      none  
dram[27]:        964       951    none      none         818       809    none      none      none      none      none      none      none      none      none      none  
dram[28]:        950       961    none      none         806       814    none      none      none      none      none      none      none      none      none      none  
dram[29]:        938       950    none      none         819       814    none      none      none      none      none      none      none      none      none      none  
dram[30]:        947       960    none      none         810       815    none      none      none      none      none      none      none      none      none      none  
dram[31]:        936       951    none      none         805       804    none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1087       864         0         0       819       847         0         0         0         0         0         0         0         0         0         0
dram[1]:        850       864         0         0      1071       847         0         0         0         0         0         0         0         0         0         0
dram[2]:        850       857         0         0       829       836         0         0         0         0         0         0         0         0         0         0
dram[3]:        856       855         0         0       839       835         0         0         0         0         0         0         0         0         0         0
dram[4]:        901       871         0         0       822       838         0         0         0         0         0         0         0         0         0         0
dram[5]:        907       871         0         0       839       846         0         0         0         0         0         0         0         0         0         0
dram[6]:        905       857         0         0       888       846         0         0         0         0         0         0         0         0         0         0
dram[7]:        905       850         0         0       891       845         0         0         0         0         0         0         0         0         0         0
dram[8]:        904       857         0         0       884       844         0         0         0         0         0         0         0         0         0         0
dram[9]:        845       873         0         0       880       843         0         0         0         0         0         0         0         0         0         0
dram[10]:        844       871         0         0       886       845         0         0         0         0         0         0         0         0         0         0
dram[11]:        891       857         0         0       871       849         0         0         0         0         0         0         0         0         0         0
dram[12]:        839       960         0         0       859       857         0         0         0         0         0         0         0         0         0         0
dram[13]:        867       938         0         0       850       860         0         0         0         0         0         0         0         0         0         0
dram[14]:        872       938         0         0       835       864         0         0         0         0         0         0         0         0         0         0
dram[15]:        849       929         0         0       829       864         0         0         0         0         0         0         0         0         0         0
dram[16]:        881       918         0         0       829       863         0         0         0         0         0         0         0         0         0         0
dram[17]:        854       886         0         0       822       861         0         0         0         0         0         0         0         0         0         0
dram[18]:        857       928         0         0       822       886         0         0         0         0         0         0         0         0         0         0
dram[19]:        857       933         0         0       835       877         0         0         0         0         0         0         0         0         0         0
dram[20]:        856       937         0         0       833       879         0         0         0         0         0         0         0         0         0         0
dram[21]:        855       940         0         0       838       883         0         0         0         0         0         0         0         0         0         0
dram[22]:        843       854         0         0       822       886         0         0         0         0         0         0         0         0         0         0
dram[23]:        866       854         0         0       892       862         0         0         0         0         0         0         0         0         0         0
dram[24]:        855       852         0         0       854       862         0         0         0         0         0         0         0         0         0         0
dram[25]:        872       846         0         0       888       855         0         0         0         0         0         0         0         0         0         0
dram[26]:        850       836         0         0       847       849         0         0         0         0         0         0         0         0         0         0
dram[27]:        865       855         0         0       893       841         0         0         0         0         0         0         0         0         0         0
dram[28]:        873       861         0         0       830       849         0         0         0         0         0         0         0         0         0         0
dram[29]:        859       854         0         0       893       842         0         0         0         0         0         0         0         0         0         0
dram[30]:        850       852         0         0       845       842         0         0         0         0         0         0         0         0         0         0
dram[31]:        858       856         0         0       838       823         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2289407 n_nop=2288808 n_act=6 n_pre=2 n_ref_event=0 n_req=591 n_rd=16 n_rd_L2_A=0 n_write=575 n_wr_bk=0 bw_util=0.0002581
n_activity=1608 dram_eff=0.3675
bk0: 8a 2289212i bk1: 8a 2289259i bk2: 0a 2289407i bk3: 0a 2289407i bk4: 0a 2289314i bk5: 0a 2289303i bk6: 0a 2289407i bk7: 0a 2289407i bk8: 0a 2289407i bk9: 0a 2289407i bk10: 0a 2289407i bk11: 0a 2289407i bk12: 0a 2289407i bk13: 0a 2289407i bk14: 0a 2289407i bk15: 0a 2289407i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989848
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993043
Bank_Level_Parallism = 1.014350
Bank_Level_Parallism_Col = 1.014747
Bank_Level_Parallism_Ready = 1.011844
write_to_read_ratio_blp_rw_average = 0.952074
GrpLevelPara = 1.014747 

BW Util details:
bwutil = 0.000258 
total_CMD = 2289407 
util_bw = 591 
Wasted_Col = 500 
Wasted_Row = 24 
Idle = 2288292 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 35 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 441 
rwq = 0 
CCDLc_limit_alone = 441 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2289407 
n_nop = 2288808 
Read = 16 
Write = 575 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 591 
total_req = 591 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 591 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000258 
Either_Row_CoL_Bus_Util = 0.000262 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000635 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000634662
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2289407 n_nop=2288744 n_act=6 n_pre=2 n_ref_event=0 n_req=655 n_rd=16 n_rd_L2_A=0 n_write=639 n_wr_bk=0 bw_util=0.0002861
n_activity=1746 dram_eff=0.3751
bk0: 8a 2289204i bk1: 8a 2289260i bk2: 0a 2289407i bk3: 0a 2289407i bk4: 0a 2289257i bk5: 0a 2289306i bk6: 0a 2289407i bk7: 0a 2289407i bk8: 0a 2289407i bk9: 0a 2289407i bk10: 0a 2289407i bk11: 0a 2289407i bk12: 0a 2289407i bk13: 0a 2289407i bk14: 0a 2289407i bk15: 0a 2289407i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990840
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993740
Bank_Level_Parallism = 1.013721
Bank_Level_Parallism_Col = 1.014061
Bank_Level_Parallism_Ready = 1.007634
write_to_read_ratio_blp_rw_average = 0.956989
GrpLevelPara = 1.014061 

BW Util details:
bwutil = 0.000286 
total_CMD = 2289407 
util_bw = 655 
Wasted_Col = 560 
Wasted_Row = 24 
Idle = 2288168 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 500 
rwq = 0 
CCDLc_limit_alone = 500 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2289407 
n_nop = 2288744 
Read = 16 
Write = 639 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 655 
total_req = 655 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 655 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000286 
Either_Row_CoL_Bus_Util = 0.000290 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000750 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000749976
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2289407 n_nop=2288743 n_act=6 n_pre=2 n_ref_event=0 n_req=656 n_rd=16 n_rd_L2_A=0 n_write=640 n_wr_bk=0 bw_util=0.0002865
n_activity=1775 dram_eff=0.3696
bk0: 8a 2289211i bk1: 8a 2289272i bk2: 0a 2289407i bk3: 0a 2289407i bk4: 0a 2289254i bk5: 0a 2289294i bk6: 0a 2289407i bk7: 0a 2289407i bk8: 0a 2289407i bk9: 0a 2289407i bk10: 0a 2289407i bk11: 0a 2289407i bk12: 0a 2289407i bk13: 0a 2289407i bk14: 0a 2289407i bk15: 0a 2289407i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990854
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.018699
Bank_Level_Parallism_Col = 1.019167
Bank_Level_Parallism_Ready = 1.012195
write_to_read_ratio_blp_rw_average = 0.956667
GrpLevelPara = 1.019167 

BW Util details:
bwutil = 0.000287 
total_CMD = 2289407 
util_bw = 656 
Wasted_Col = 550 
Wasted_Row = 24 
Idle = 2288177 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 490 
rwq = 0 
CCDLc_limit_alone = 490 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2289407 
n_nop = 2288743 
Read = 16 
Write = 640 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 656 
total_req = 656 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 656 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000287 
Either_Row_CoL_Bus_Util = 0.000290 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000736 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.000736435
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2289407 n_nop=2288743 n_act=6 n_pre=2 n_ref_event=0 n_req=656 n_rd=16 n_rd_L2_A=0 n_write=640 n_wr_bk=0 bw_util=0.0002865
n_activity=1815 dram_eff=0.3614
bk0: 8a 2289212i bk1: 8a 2289262i bk2: 0a 2289407i bk3: 0a 2289407i bk4: 0a 2289258i bk5: 0a 2289290i bk6: 0a 2289407i bk7: 0a 2289407i bk8: 0a 2289407i bk9: 0a 2289407i bk10: 0a 2289407i bk11: 0a 2289407i bk12: 0a 2289407i bk13: 0a 2289407i bk14: 0a 2289407i bk15: 0a 2289407i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990854
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.016922
Bank_Level_Parallism_Col = 1.017341
Bank_Level_Parallism_Ready = 1.010671
write_to_read_ratio_blp_rw_average = 0.957060
GrpLevelPara = 1.017341 

BW Util details:
bwutil = 0.000287 
total_CMD = 2289407 
util_bw = 656 
Wasted_Col = 561 
Wasted_Row = 24 
Idle = 2288166 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 501 
rwq = 0 
CCDLc_limit_alone = 501 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2289407 
n_nop = 2288743 
Read = 16 
Write = 640 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 656 
total_req = 656 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 656 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000287 
Either_Row_CoL_Bus_Util = 0.000290 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000722 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000722458
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2289407 n_nop=2288743 n_act=6 n_pre=2 n_ref_event=0 n_req=656 n_rd=16 n_rd_L2_A=0 n_write=640 n_wr_bk=0 bw_util=0.0002865
n_activity=1835 dram_eff=0.3575
bk0: 8a 2289220i bk1: 8a 2289260i bk2: 0a 2289407i bk3: 0a 2289407i bk4: 0a 2289243i bk5: 0a 2289287i bk6: 0a 2289407i bk7: 0a 2289407i bk8: 0a 2289407i bk9: 0a 2289407i bk10: 0a 2289407i bk11: 0a 2289407i bk12: 0a 2289407i bk13: 0a 2289407i bk14: 0a 2289407i bk15: 0a 2289407i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990854
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.007911
Bank_Level_Parallism_Col = 1.008104
Bank_Level_Parallism_Ready = 1.006098
write_to_read_ratio_blp_rw_average = 0.957861
GrpLevelPara = 1.008104 

BW Util details:
bwutil = 0.000287 
total_CMD = 2289407 
util_bw = 656 
Wasted_Col = 584 
Wasted_Row = 24 
Idle = 2288143 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 524 
rwq = 0 
CCDLc_limit_alone = 524 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2289407 
n_nop = 2288743 
Read = 16 
Write = 640 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 656 
total_req = 656 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 656 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000287 
Either_Row_CoL_Bus_Util = 0.000290 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000668 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000667859
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2289407 n_nop=2288743 n_act=6 n_pre=2 n_ref_event=0 n_req=656 n_rd=16 n_rd_L2_A=0 n_write=640 n_wr_bk=0 bw_util=0.0002865
n_activity=1812 dram_eff=0.362
bk0: 8a 2289203i bk1: 8a 2289258i bk2: 0a 2289407i bk3: 0a 2289407i bk4: 0a 2289256i bk5: 0a 2289290i bk6: 0a 2289407i bk7: 0a 2289407i bk8: 0a 2289407i bk9: 0a 2289407i bk10: 0a 2289407i bk11: 0a 2289407i bk12: 0a 2289407i bk13: 0a 2289407i bk14: 0a 2289407i bk15: 0a 2289407i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990854
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.008689
Bank_Level_Parallism_Col = 1.008900
Bank_Level_Parallism_Ready = 1.004573
write_to_read_ratio_blp_rw_average = 0.957929
GrpLevelPara = 1.008900 

BW Util details:
bwutil = 0.000287 
total_CMD = 2289407 
util_bw = 656 
Wasted_Col = 586 
Wasted_Row = 24 
Idle = 2288141 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 526 
rwq = 0 
CCDLc_limit_alone = 526 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2289407 
n_nop = 2288743 
Read = 16 
Write = 640 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 656 
total_req = 656 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 656 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000287 
Either_Row_CoL_Bus_Util = 0.000290 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000755 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000755217
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2289407 n_nop=2288743 n_act=6 n_pre=2 n_ref_event=0 n_req=656 n_rd=16 n_rd_L2_A=0 n_write=640 n_wr_bk=0 bw_util=0.0002865
n_activity=1777 dram_eff=0.3692
bk0: 8a 2289214i bk1: 8a 2289270i bk2: 0a 2289407i bk3: 0a 2289407i bk4: 0a 2289246i bk5: 0a 2289294i bk6: 0a 2289407i bk7: 0a 2289407i bk8: 0a 2289407i bk9: 0a 2289407i bk10: 0a 2289407i bk11: 0a 2289407i bk12: 0a 2289407i bk13: 0a 2289407i bk14: 0a 2289407i bk15: 0a 2289407i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990854
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.008000
Bank_Level_Parallism_Col = 1.008197
Bank_Level_Parallism_Ready = 1.007622
write_to_read_ratio_blp_rw_average = 0.957377
GrpLevelPara = 1.008197 

BW Util details:
bwutil = 0.000287 
total_CMD = 2289407 
util_bw = 656 
Wasted_Col = 570 
Wasted_Row = 24 
Idle = 2288157 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 510 
rwq = 0 
CCDLc_limit_alone = 510 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2289407 
n_nop = 2288743 
Read = 16 
Write = 640 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 656 
total_req = 656 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 656 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000287 
Either_Row_CoL_Bus_Util = 0.000290 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000729 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00072901
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2289407 n_nop=2288743 n_act=6 n_pre=2 n_ref_event=0 n_req=656 n_rd=16 n_rd_L2_A=0 n_write=640 n_wr_bk=0 bw_util=0.0002865
n_activity=1732 dram_eff=0.3788
bk0: 8a 2289216i bk1: 8a 2289266i bk2: 0a 2289407i bk3: 0a 2289407i bk4: 0a 2289244i bk5: 0a 2289288i bk6: 0a 2289407i bk7: 0a 2289407i bk8: 0a 2289407i bk9: 0a 2289407i bk10: 0a 2289407i bk11: 0a 2289407i bk12: 0a 2289407i bk13: 0a 2289407i bk14: 0a 2289407i bk15: 0a 2289407i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990854
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.030008
Bank_Level_Parallism_Col = 1.030756
Bank_Level_Parallism_Ready = 1.022866
write_to_read_ratio_blp_rw_average = 0.956775
GrpLevelPara = 1.030756 

BW Util details:
bwutil = 0.000287 
total_CMD = 2289407 
util_bw = 656 
Wasted_Col = 553 
Wasted_Row = 24 
Idle = 2288174 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 493 
rwq = 0 
CCDLc_limit_alone = 493 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2289407 
n_nop = 2288743 
Read = 16 
Write = 640 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 656 
total_req = 656 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 656 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000287 
Either_Row_CoL_Bus_Util = 0.000290 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000748 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000747792
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2289407 n_nop=2288743 n_act=6 n_pre=2 n_ref_event=0 n_req=656 n_rd=16 n_rd_L2_A=0 n_write=640 n_wr_bk=0 bw_util=0.0002865
n_activity=1686 dram_eff=0.3891
bk0: 8a 2289213i bk1: 8a 2289258i bk2: 0a 2289407i bk3: 0a 2289407i bk4: 0a 2289261i bk5: 0a 2289309i bk6: 0a 2289407i bk7: 0a 2289407i bk8: 0a 2289407i bk9: 0a 2289407i bk10: 0a 2289407i bk11: 0a 2289407i bk12: 0a 2289407i bk13: 0a 2289407i bk14: 0a 2289407i bk15: 0a 2289407i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990854
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.060580
Bank_Level_Parallism_Col = 1.062172
Bank_Level_Parallism_Ready = 1.033537
write_to_read_ratio_blp_rw_average = 0.954466
GrpLevelPara = 1.062172 

BW Util details:
bwutil = 0.000287 
total_CMD = 2289407 
util_bw = 656 
Wasted_Col = 492 
Wasted_Row = 24 
Idle = 2288235 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 432 
rwq = 0 
CCDLc_limit_alone = 432 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2289407 
n_nop = 2288743 
Read = 16 
Write = 640 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 656 
total_req = 656 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 656 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000287 
Either_Row_CoL_Bus_Util = 0.000290 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000649 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00064864
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2289407 n_nop=2288744 n_act=6 n_pre=2 n_ref_event=0 n_req=656 n_rd=16 n_rd_L2_A=0 n_write=640 n_wr_bk=0 bw_util=0.0002865
n_activity=1700 dram_eff=0.3859
bk0: 8a 2289227i bk1: 8a 2289250i bk2: 0a 2289407i bk3: 0a 2289407i bk4: 0a 2289237i bk5: 0a 2289287i bk6: 0a 2289407i bk7: 0a 2289407i bk8: 0a 2289407i bk9: 0a 2289407i bk10: 0a 2289407i bk11: 0a 2289407i bk12: 0a 2289407i bk13: 0a 2289407i bk14: 0a 2289407i bk15: 0a 2289407i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990854
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.051639
Bank_Level_Parallism_Col = 1.052057
Bank_Level_Parallism_Ready = 1.025915
write_to_read_ratio_blp_rw_average = 0.956339
GrpLevelPara = 1.052057 

BW Util details:
bwutil = 0.000287 
total_CMD = 2289407 
util_bw = 656 
Wasted_Col = 540 
Wasted_Row = 24 
Idle = 2288187 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 33 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 485 
rwq = 0 
CCDLc_limit_alone = 485 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2289407 
n_nop = 2288744 
Read = 16 
Write = 640 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 656 
total_req = 656 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 656 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000287 
Either_Row_CoL_Bus_Util = 0.000290 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.001508 
queue_avg = 0.000752 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00075216
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2289407 n_nop=2288743 n_act=6 n_pre=2 n_ref_event=0 n_req=656 n_rd=16 n_rd_L2_A=0 n_write=640 n_wr_bk=0 bw_util=0.0002865
n_activity=1658 dram_eff=0.3957
bk0: 8a 2289211i bk1: 8a 2289252i bk2: 0a 2289407i bk3: 0a 2289407i bk4: 0a 2289256i bk5: 0a 2289295i bk6: 0a 2289407i bk7: 0a 2289407i bk8: 0a 2289407i bk9: 0a 2289407i bk10: 0a 2289407i bk11: 0a 2289407i bk12: 0a 2289407i bk13: 0a 2289407i bk14: 0a 2289407i bk15: 0a 2289407i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990854
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.053942
Bank_Level_Parallism_Col = 1.055319
Bank_Level_Parallism_Ready = 1.019817
write_to_read_ratio_blp_rw_average = 0.955745
GrpLevelPara = 1.055319 

BW Util details:
bwutil = 0.000287 
total_CMD = 2289407 
util_bw = 656 
Wasted_Col = 525 
Wasted_Row = 24 
Idle = 2288202 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 32 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 472 
rwq = 0 
CCDLc_limit_alone = 472 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2289407 
n_nop = 2288743 
Read = 16 
Write = 640 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 656 
total_req = 656 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 656 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000287 
Either_Row_CoL_Bus_Util = 0.000290 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000729 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000729447
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2289407 n_nop=2288743 n_act=6 n_pre=2 n_ref_event=0 n_req=656 n_rd=16 n_rd_L2_A=0 n_write=640 n_wr_bk=0 bw_util=0.0002865
n_activity=1711 dram_eff=0.3834
bk0: 8a 2289220i bk1: 8a 2289263i bk2: 0a 2289407i bk3: 0a 2289407i bk4: 0a 2289263i bk5: 0a 2289301i bk6: 0a 2289407i bk7: 0a 2289407i bk8: 0a 2289407i bk9: 0a 2289407i bk10: 0a 2289407i bk11: 0a 2289407i bk12: 0a 2289407i bk13: 0a 2289407i bk14: 0a 2289407i bk15: 0a 2289407i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990854
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.047417
Bank_Level_Parallism_Col = 1.048653
Bank_Level_Parallism_Ready = 1.015244
write_to_read_ratio_blp_rw_average = 0.954822
GrpLevelPara = 1.048653 

BW Util details:
bwutil = 0.000287 
total_CMD = 2289407 
util_bw = 656 
Wasted_Col = 501 
Wasted_Row = 24 
Idle = 2288226 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 34 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 445 
rwq = 0 
CCDLc_limit_alone = 445 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2289407 
n_nop = 2288743 
Read = 16 
Write = 640 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 656 
total_req = 656 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 656 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000287 
Either_Row_CoL_Bus_Util = 0.000290 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000641 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.000641214
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2289407 n_nop=2288743 n_act=6 n_pre=2 n_ref_event=0 n_req=656 n_rd=16 n_rd_L2_A=0 n_write=640 n_wr_bk=0 bw_util=0.0002865
n_activity=1702 dram_eff=0.3854
bk0: 8a 2289221i bk1: 8a 2289253i bk2: 0a 2289407i bk3: 0a 2289407i bk4: 0a 2289284i bk5: 0a 2289311i bk6: 0a 2289407i bk7: 0a 2289407i bk8: 0a 2289407i bk9: 0a 2289407i bk10: 0a 2289407i bk11: 0a 2289407i bk12: 0a 2289407i bk13: 0a 2289407i bk14: 0a 2289407i bk15: 0a 2289407i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990854
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.020151
Bank_Level_Parallism_Col = 1.020672
Bank_Level_Parallism_Ready = 1.010671
write_to_read_ratio_blp_rw_average = 0.955211
GrpLevelPara = 1.020672 

BW Util details:
bwutil = 0.000287 
total_CMD = 2289407 
util_bw = 656 
Wasted_Col = 511 
Wasted_Row = 24 
Idle = 2288216 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 34 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 454 
rwq = 0 
CCDLc_limit_alone = 454 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2289407 
n_nop = 2288743 
Read = 16 
Write = 640 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 656 
total_req = 656 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 656 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000287 
Either_Row_CoL_Bus_Util = 0.000290 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000866 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.000865726
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2289407 n_nop=2288743 n_act=6 n_pre=2 n_ref_event=0 n_req=656 n_rd=16 n_rd_L2_A=0 n_write=640 n_wr_bk=0 bw_util=0.0002865
n_activity=1790 dram_eff=0.3665
bk0: 8a 2289244i bk1: 8a 2289261i bk2: 0a 2289407i bk3: 0a 2289407i bk4: 0a 2289252i bk5: 0a 2289296i bk6: 0a 2289407i bk7: 0a 2289407i bk8: 0a 2289407i bk9: 0a 2289407i bk10: 0a 2289407i bk11: 0a 2289407i bk12: 0a 2289407i bk13: 0a 2289407i bk14: 0a 2289407i bk15: 0a 2289407i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990854
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.018197
Bank_Level_Parallism_Col = 1.018660
Bank_Level_Parallism_Ready = 1.012195
write_to_read_ratio_blp_rw_average = 0.955895
GrpLevelPara = 1.018660 

BW Util details:
bwutil = 0.000287 
total_CMD = 2289407 
util_bw = 656 
Wasted_Col = 529 
Wasted_Row = 24 
Idle = 2288198 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 469 
rwq = 0 
CCDLc_limit_alone = 469 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2289407 
n_nop = 2288743 
Read = 16 
Write = 640 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 656 
total_req = 656 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 656 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000287 
Either_Row_CoL_Bus_Util = 0.000290 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000640 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00064034
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2289407 n_nop=2288743 n_act=6 n_pre=2 n_ref_event=0 n_req=656 n_rd=16 n_rd_L2_A=0 n_write=640 n_wr_bk=0 bw_util=0.0002865
n_activity=1816 dram_eff=0.3612
bk0: 8a 2289226i bk1: 8a 2289263i bk2: 0a 2289407i bk3: 0a 2289407i bk4: 0a 2289260i bk5: 0a 2289293i bk6: 0a 2289407i bk7: 0a 2289407i bk8: 0a 2289407i bk9: 0a 2289407i bk10: 0a 2289407i bk11: 0a 2289407i bk12: 0a 2289407i bk13: 0a 2289407i bk14: 0a 2289407i bk15: 0a 2289407i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990854
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.001613
Bank_Level_Parallism_Col = 1.001653
Bank_Level_Parallism_Ready = 1.003049
write_to_read_ratio_blp_rw_average = 0.957025
GrpLevelPara = 1.001653 

BW Util details:
bwutil = 0.000287 
total_CMD = 2289407 
util_bw = 656 
Wasted_Col = 560 
Wasted_Row = 24 
Idle = 2288167 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 500 
rwq = 0 
CCDLc_limit_alone = 500 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2289407 
n_nop = 2288743 
Read = 16 
Write = 640 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 656 
total_req = 656 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 656 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000287 
Either_Row_CoL_Bus_Util = 0.000290 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000716 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.000715906
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2289407 n_nop=2288743 n_act=6 n_pre=2 n_ref_event=0 n_req=656 n_rd=16 n_rd_L2_A=0 n_write=640 n_wr_bk=0 bw_util=0.0002865
n_activity=1785 dram_eff=0.3675
bk0: 8a 2289216i bk1: 8a 2289260i bk2: 0a 2289407i bk3: 0a 2289407i bk4: 0a 2289248i bk5: 0a 2289292i bk6: 0a 2289407i bk7: 0a 2289407i bk8: 0a 2289407i bk9: 0a 2289407i bk10: 0a 2289407i bk11: 0a 2289407i bk12: 0a 2289407i bk13: 0a 2289407i bk14: 0a 2289407i bk15: 0a 2289407i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990854
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.008751
Bank_Level_Parallism_Col = 1.008965
Bank_Level_Parallism_Ready = 1.010671
write_to_read_ratio_blp_rw_average = 0.957620
GrpLevelPara = 1.008965 

BW Util details:
bwutil = 0.000287 
total_CMD = 2289407 
util_bw = 656 
Wasted_Col = 577 
Wasted_Row = 24 
Idle = 2288150 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 517 
rwq = 0 
CCDLc_limit_alone = 517 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2289407 
n_nop = 2288743 
Read = 16 
Write = 640 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 656 
total_req = 656 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 656 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000287 
Either_Row_CoL_Bus_Util = 0.000290 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000781 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000780988
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2289407 n_nop=2288806 n_act=6 n_pre=2 n_ref_event=0 n_req=593 n_rd=16 n_rd_L2_A=0 n_write=577 n_wr_bk=0 bw_util=0.000259
n_activity=1670 dram_eff=0.3551
bk0: 8a 2289268i bk1: 8a 2289277i bk2: 0a 2289407i bk3: 0a 2289407i bk4: 0a 2289253i bk5: 0a 2289286i bk6: 0a 2289407i bk7: 0a 2289407i bk8: 0a 2289407i bk9: 0a 2289407i bk10: 0a 2289407i bk11: 0a 2289407i bk12: 0a 2289407i bk13: 0a 2289407i bk14: 0a 2289407i bk15: 0a 2289407i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989882
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993068
Bank_Level_Parallism = 1.002645
Bank_Level_Parallism_Col = 1.002717
Bank_Level_Parallism_Ready = 1.005059
write_to_read_ratio_blp_rw_average = 0.952899
GrpLevelPara = 1.002717 

BW Util details:
bwutil = 0.000259 
total_CMD = 2289407 
util_bw = 593 
Wasted_Col = 517 
Wasted_Row = 24 
Idle = 2288273 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 457 
rwq = 0 
CCDLc_limit_alone = 457 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2289407 
n_nop = 2288806 
Read = 16 
Write = 577 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 593 
total_req = 593 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 593 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000259 
Either_Row_CoL_Bus_Util = 0.000263 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000659 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000658686
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2289407 n_nop=2288870 n_act=6 n_pre=2 n_ref_event=0 n_req=529 n_rd=16 n_rd_L2_A=0 n_write=513 n_wr_bk=0 bw_util=0.0002311
n_activity=1528 dram_eff=0.3462
bk0: 8a 2289272i bk1: 8a 2289267i bk2: 0a 2289407i bk3: 0a 2289407i bk4: 0a 2289301i bk5: 0a 2289301i bk6: 0a 2289407i bk7: 0a 2289407i bk8: 0a 2289407i bk9: 0a 2289407i bk10: 0a 2289407i bk11: 0a 2289407i bk12: 0a 2289407i bk13: 0a 2289407i bk14: 0a 2289407i bk15: 0a 2289407i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988658
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992203
Bank_Level_Parallism = 1.013972
Bank_Level_Parallism_Col = 1.014403
Bank_Level_Parallism_Ready = 1.013232
write_to_read_ratio_blp_rw_average = 0.946502
GrpLevelPara = 1.014403 

BW Util details:
bwutil = 0.000231 
total_CMD = 2289407 
util_bw = 529 
Wasted_Col = 449 
Wasted_Row = 24 
Idle = 2288405 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 389 
rwq = 0 
CCDLc_limit_alone = 389 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2289407 
n_nop = 2288870 
Read = 16 
Write = 513 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 529 
total_req = 529 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 529 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000231 
Either_Row_CoL_Bus_Util = 0.000235 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000479 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000479163
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2289407 n_nop=2288871 n_act=6 n_pre=2 n_ref_event=0 n_req=528 n_rd=16 n_rd_L2_A=0 n_write=512 n_wr_bk=0 bw_util=0.0002306
n_activity=1555 dram_eff=0.3395
bk0: 8a 2289277i bk1: 8a 2289257i bk2: 0a 2289407i bk3: 0a 2289407i bk4: 0a 2289300i bk5: 0a 2289299i bk6: 0a 2289407i bk7: 0a 2289407i bk8: 0a 2289407i bk9: 0a 2289407i bk10: 0a 2289407i bk11: 0a 2289407i bk12: 0a 2289407i bk13: 0a 2289407i bk14: 0a 2289407i bk15: 0a 2289407i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988636
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.001959
Bank_Level_Parallism_Col = 1.002018
Bank_Level_Parallism_Ready = 1.001894
write_to_read_ratio_blp_rw_average = 0.947528
GrpLevelPara = 1.002018 

BW Util details:
bwutil = 0.000231 
total_CMD = 2289407 
util_bw = 528 
Wasted_Col = 469 
Wasted_Row = 24 
Idle = 2288386 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 409 
rwq = 0 
CCDLc_limit_alone = 409 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2289407 
n_nop = 2288871 
Read = 16 
Write = 512 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 528 
total_req = 528 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 528 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000231 
Either_Row_CoL_Bus_Util = 0.000234 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000570 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00056958
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2289407 n_nop=2288871 n_act=6 n_pre=2 n_ref_event=0 n_req=528 n_rd=16 n_rd_L2_A=0 n_write=512 n_wr_bk=0 bw_util=0.0002306
n_activity=1512 dram_eff=0.3492
bk0: 8a 2289269i bk1: 8a 2289256i bk2: 0a 2289407i bk3: 0a 2289407i bk4: 0a 2289289i bk5: 0a 2289290i bk6: 0a 2289407i bk7: 0a 2289407i bk8: 0a 2289407i bk9: 0a 2289407i bk10: 0a 2289407i bk11: 0a 2289407i bk12: 0a 2289407i bk13: 0a 2289407i bk14: 0a 2289407i bk15: 0a 2289407i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988636
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.006699
Bank_Level_Parallism_Col = 1.006896
Bank_Level_Parallism_Ready = 1.005682
write_to_read_ratio_blp_rw_average = 0.948768
GrpLevelPara = 1.006896 

BW Util details:
bwutil = 0.000231 
total_CMD = 2289407 
util_bw = 528 
Wasted_Col = 493 
Wasted_Row = 24 
Idle = 2288362 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 433 
rwq = 0 
CCDLc_limit_alone = 433 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2289407 
n_nop = 2288871 
Read = 16 
Write = 512 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 528 
total_req = 528 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 528 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000231 
Either_Row_CoL_Bus_Util = 0.000234 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000657 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000656939
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2289407 n_nop=2288871 n_act=6 n_pre=2 n_ref_event=0 n_req=528 n_rd=16 n_rd_L2_A=0 n_write=512 n_wr_bk=0 bw_util=0.0002306
n_activity=1480 dram_eff=0.3568
bk0: 8a 2289267i bk1: 8a 2289259i bk2: 0a 2289407i bk3: 0a 2289407i bk4: 0a 2289293i bk5: 0a 2289289i bk6: 0a 2289407i bk7: 0a 2289407i bk8: 0a 2289407i bk9: 0a 2289407i bk10: 0a 2289407i bk11: 0a 2289407i bk12: 0a 2289407i bk13: 0a 2289407i bk14: 0a 2289407i bk15: 0a 2289407i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988636
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.005758
Bank_Level_Parallism_Col = 1.005929
Bank_Level_Parallism_Ready = 1.005682
write_to_read_ratio_blp_rw_average = 0.948617
GrpLevelPara = 1.005929 

BW Util details:
bwutil = 0.000231 
total_CMD = 2289407 
util_bw = 528 
Wasted_Col = 490 
Wasted_Row = 24 
Idle = 2288365 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 430 
rwq = 0 
CCDLc_limit_alone = 430 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2289407 
n_nop = 2288871 
Read = 16 
Write = 512 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 528 
total_req = 528 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 528 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000231 
Either_Row_CoL_Bus_Util = 0.000234 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000667 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000666548
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2289407 n_nop=2288871 n_act=6 n_pre=2 n_ref_event=0 n_req=528 n_rd=16 n_rd_L2_A=0 n_write=512 n_wr_bk=0 bw_util=0.0002306
n_activity=1469 dram_eff=0.3594
bk0: 8a 2289273i bk1: 8a 2289270i bk2: 0a 2289407i bk3: 0a 2289407i bk4: 0a 2289294i bk5: 0a 2289290i bk6: 0a 2289407i bk7: 0a 2289407i bk8: 0a 2289407i bk9: 0a 2289407i bk10: 0a 2289407i bk11: 0a 2289407i bk12: 0a 2289407i bk13: 0a 2289407i bk14: 0a 2289407i bk15: 0a 2289407i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988636
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.008824
Bank_Level_Parallism_Col = 1.009091
Bank_Level_Parallism_Ready = 1.005682
write_to_read_ratio_blp_rw_average = 0.947475
GrpLevelPara = 1.009091 

BW Util details:
bwutil = 0.000231 
total_CMD = 2289407 
util_bw = 528 
Wasted_Col = 468 
Wasted_Row = 24 
Idle = 2288387 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 408 
rwq = 0 
CCDLc_limit_alone = 408 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2289407 
n_nop = 2288871 
Read = 16 
Write = 512 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 528 
total_req = 528 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 528 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000231 
Either_Row_CoL_Bus_Util = 0.000234 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000625 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000625053
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2289407 n_nop=2288871 n_act=6 n_pre=2 n_ref_event=0 n_req=528 n_rd=16 n_rd_L2_A=0 n_write=512 n_wr_bk=0 bw_util=0.0002306
n_activity=1564 dram_eff=0.3376
bk0: 8a 2289283i bk1: 8a 2289257i bk2: 0a 2289407i bk3: 0a 2289407i bk4: 0a 2289309i bk5: 0a 2289299i bk6: 0a 2289407i bk7: 0a 2289407i bk8: 0a 2289407i bk9: 0a 2289407i bk10: 0a 2289407i bk11: 0a 2289407i bk12: 0a 2289407i bk13: 0a 2289407i bk14: 0a 2289407i bk15: 0a 2289407i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988636
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.006993
Bank_Level_Parallism_Col = 1.007209
Bank_Level_Parallism_Ready = 1.007576
write_to_read_ratio_blp_rw_average = 0.946447
GrpLevelPara = 1.007209 

BW Util details:
bwutil = 0.000231 
total_CMD = 2289407 
util_bw = 528 
Wasted_Col = 449 
Wasted_Row = 24 
Idle = 2288406 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 389 
rwq = 0 
CCDLc_limit_alone = 389 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2289407 
n_nop = 2288871 
Read = 16 
Write = 512 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 528 
total_req = 528 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 528 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000231 
Either_Row_CoL_Bus_Util = 0.000234 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000490 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000489646
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2289407 n_nop=2288871 n_act=6 n_pre=2 n_ref_event=0 n_req=528 n_rd=16 n_rd_L2_A=0 n_write=512 n_wr_bk=0 bw_util=0.0002306
n_activity=1457 dram_eff=0.3624
bk0: 8a 2289272i bk1: 8a 2289257i bk2: 0a 2289407i bk3: 0a 2289407i bk4: 0a 2289289i bk5: 0a 2289293i bk6: 0a 2289407i bk7: 0a 2289407i bk8: 0a 2289407i bk9: 0a 2289407i bk10: 0a 2289407i bk11: 0a 2289407i bk12: 0a 2289407i bk13: 0a 2289407i bk14: 0a 2289407i bk15: 0a 2289407i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988636
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.003842
Bank_Level_Parallism_Col = 1.003956
Bank_Level_Parallism_Ready = 1.001894
write_to_read_ratio_blp_rw_average = 0.948566
GrpLevelPara = 1.003956 

BW Util details:
bwutil = 0.000231 
total_CMD = 2289407 
util_bw = 528 
Wasted_Col = 489 
Wasted_Row = 24 
Idle = 2288366 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 429 
rwq = 0 
CCDLc_limit_alone = 429 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2289407 
n_nop = 2288871 
Read = 16 
Write = 512 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 528 
total_req = 528 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 528 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000231 
Either_Row_CoL_Bus_Util = 0.000234 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000692 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.000692319
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2289407 n_nop=2288871 n_act=6 n_pre=2 n_ref_event=0 n_req=528 n_rd=16 n_rd_L2_A=0 n_write=512 n_wr_bk=0 bw_util=0.0002306
n_activity=1485 dram_eff=0.3556
bk0: 8a 2289274i bk1: 8a 2289259i bk2: 0a 2289407i bk3: 0a 2289407i bk4: 0a 2289308i bk5: 0a 2289295i bk6: 0a 2289407i bk7: 0a 2289407i bk8: 0a 2289407i bk9: 0a 2289407i bk10: 0a 2289407i bk11: 0a 2289407i bk12: 0a 2289407i bk13: 0a 2289407i bk14: 0a 2289407i bk15: 0a 2289407i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988636
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.004926
Bank_Level_Parallism_Col = 1.005076
Bank_Level_Parallism_Ready = 1.003788
write_to_read_ratio_blp_rw_average = 0.947208
GrpLevelPara = 1.005076 

BW Util details:
bwutil = 0.000231 
total_CMD = 2289407 
util_bw = 528 
Wasted_Col = 463 
Wasted_Row = 24 
Idle = 2288392 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 403 
rwq = 0 
CCDLc_limit_alone = 403 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2289407 
n_nop = 2288871 
Read = 16 
Write = 512 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 528 
total_req = 528 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 528 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000231 
Either_Row_CoL_Bus_Util = 0.000234 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000637 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.000636846
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2289407 n_nop=2288871 n_act=6 n_pre=2 n_ref_event=0 n_req=528 n_rd=16 n_rd_L2_A=0 n_write=512 n_wr_bk=0 bw_util=0.0002306
n_activity=1437 dram_eff=0.3674
bk0: 8a 2289266i bk1: 8a 2289253i bk2: 0a 2289407i bk3: 0a 2289407i bk4: 0a 2289312i bk5: 0a 2289290i bk6: 0a 2289407i bk7: 0a 2289407i bk8: 0a 2289407i bk9: 0a 2289407i bk10: 0a 2289407i bk11: 0a 2289407i bk12: 0a 2289407i bk13: 0a 2289407i bk14: 0a 2289407i bk15: 0a 2289407i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988636
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.025768
Bank_Level_Parallism_Col = 1.026558
Bank_Level_Parallism_Ready = 1.022727
write_to_read_ratio_blp_rw_average = 0.946885
GrpLevelPara = 1.026558 

BW Util details:
bwutil = 0.000231 
total_CMD = 2289407 
util_bw = 528 
Wasted_Col = 457 
Wasted_Row = 24 
Idle = 2288398 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 397 
rwq = 0 
CCDLc_limit_alone = 397 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2289407 
n_nop = 2288871 
Read = 16 
Write = 512 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 528 
total_req = 528 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 528 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000231 
Either_Row_CoL_Bus_Util = 0.000234 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000644 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000643835
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2289407 n_nop=2288871 n_act=6 n_pre=2 n_ref_event=0 n_req=528 n_rd=16 n_rd_L2_A=0 n_write=512 n_wr_bk=0 bw_util=0.0002306
n_activity=1517 dram_eff=0.3481
bk0: 8a 2289268i bk1: 8a 2289262i bk2: 0a 2289407i bk3: 0a 2289407i bk4: 0a 2289307i bk5: 0a 2289301i bk6: 0a 2289407i bk7: 0a 2289407i bk8: 0a 2289407i bk9: 0a 2289407i bk10: 0a 2289407i bk11: 0a 2289407i bk12: 0a 2289407i bk13: 0a 2289407i bk14: 0a 2289407i bk15: 0a 2289407i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988636
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.029323
Bank_Level_Parallism_Col = 1.030240
Bank_Level_Parallism_Ready = 1.022727
write_to_read_ratio_blp_rw_average = 0.945777
GrpLevelPara = 1.030240 

BW Util details:
bwutil = 0.000231 
total_CMD = 2289407 
util_bw = 528 
Wasted_Col = 437 
Wasted_Row = 24 
Idle = 2288418 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 377 
rwq = 0 
CCDLc_limit_alone = 377 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2289407 
n_nop = 2288871 
Read = 16 
Write = 512 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 528 
total_req = 528 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 528 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000231 
Either_Row_CoL_Bus_Util = 0.000234 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000492 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000492267
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2289407 n_nop=2288871 n_act=6 n_pre=2 n_ref_event=0 n_req=528 n_rd=16 n_rd_L2_A=0 n_write=512 n_wr_bk=0 bw_util=0.0002306
n_activity=1507 dram_eff=0.3504
bk0: 8a 2289282i bk1: 8a 2289272i bk2: 0a 2289407i bk3: 0a 2289407i bk4: 0a 2289301i bk5: 0a 2289305i bk6: 0a 2289407i bk7: 0a 2289407i bk8: 0a 2289407i bk9: 0a 2289407i bk10: 0a 2289407i bk11: 0a 2289407i bk12: 0a 2289407i bk13: 0a 2289407i bk14: 0a 2289407i bk15: 0a 2289407i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988636
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.007078
Bank_Level_Parallism_Col = 1.007299
Bank_Level_Parallism_Ready = 1.007576
write_to_read_ratio_blp_rw_average = 0.945777
GrpLevelPara = 1.007299 

BW Util details:
bwutil = 0.000231 
total_CMD = 2289407 
util_bw = 528 
Wasted_Col = 437 
Wasted_Row = 24 
Idle = 2288418 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 377 
rwq = 0 
CCDLc_limit_alone = 377 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2289407 
n_nop = 2288871 
Read = 16 
Write = 512 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 528 
total_req = 528 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 528 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000231 
Either_Row_CoL_Bus_Util = 0.000234 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000484 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000483968
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2289407 n_nop=2288871 n_act=6 n_pre=2 n_ref_event=0 n_req=528 n_rd=16 n_rd_L2_A=0 n_write=512 n_wr_bk=0 bw_util=0.0002306
n_activity=1465 dram_eff=0.3604
bk0: 8a 2289268i bk1: 8a 2289268i bk2: 0a 2289407i bk3: 0a 2289407i bk4: 0a 2289302i bk5: 0a 2289287i bk6: 0a 2289407i bk7: 0a 2289407i bk8: 0a 2289407i bk9: 0a 2289407i bk10: 0a 2289407i bk11: 0a 2289407i bk12: 0a 2289407i bk13: 0a 2289407i bk14: 0a 2289407i bk15: 0a 2289407i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988636
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.009794
Bank_Level_Parallism_Col = 1.010091
Bank_Level_Parallism_Ready = 1.005682
write_to_read_ratio_blp_rw_average = 0.947528
GrpLevelPara = 1.010091 

BW Util details:
bwutil = 0.000231 
total_CMD = 2289407 
util_bw = 528 
Wasted_Col = 469 
Wasted_Row = 24 
Idle = 2288386 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 409 
rwq = 0 
CCDLc_limit_alone = 409 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2289407 
n_nop = 2288871 
Read = 16 
Write = 512 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 528 
total_req = 528 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 528 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000231 
Either_Row_CoL_Bus_Util = 0.000234 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000600 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000600155
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2289407 n_nop=2288871 n_act=6 n_pre=2 n_ref_event=0 n_req=528 n_rd=16 n_rd_L2_A=0 n_write=512 n_wr_bk=0 bw_util=0.0002306
n_activity=1465 dram_eff=0.3604
bk0: 8a 2289274i bk1: 8a 2289269i bk2: 0a 2289407i bk3: 0a 2289407i bk4: 0a 2289301i bk5: 0a 2289286i bk6: 0a 2289407i bk7: 0a 2289407i bk8: 0a 2289407i bk9: 0a 2289407i bk10: 0a 2289407i bk11: 0a 2289407i bk12: 0a 2289407i bk13: 0a 2289407i bk14: 0a 2289407i bk15: 0a 2289407i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988636
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.008850
Bank_Level_Parallism_Col = 1.009119
Bank_Level_Parallism_Ready = 1.009470
write_to_read_ratio_blp_rw_average = 0.947315
GrpLevelPara = 1.009119 

BW Util details:
bwutil = 0.000231 
total_CMD = 2289407 
util_bw = 528 
Wasted_Col = 465 
Wasted_Row = 24 
Idle = 2288390 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 405 
rwq = 0 
CCDLc_limit_alone = 405 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2289407 
n_nop = 2288871 
Read = 16 
Write = 512 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 528 
total_req = 528 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 528 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000231 
Either_Row_CoL_Bus_Util = 0.000234 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000590 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000589672
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2289407 n_nop=2288871 n_act=6 n_pre=2 n_ref_event=0 n_req=528 n_rd=16 n_rd_L2_A=0 n_write=512 n_wr_bk=0 bw_util=0.0002306
n_activity=1498 dram_eff=0.3525
bk0: 8a 2289271i bk1: 8a 2289262i bk2: 0a 2289407i bk3: 0a 2289407i bk4: 0a 2289305i bk5: 0a 2289299i bk6: 0a 2289407i bk7: 0a 2289407i bk8: 0a 2289407i bk9: 0a 2289407i bk10: 0a 2289407i bk11: 0a 2289407i bk12: 0a 2289407i bk13: 0a 2289407i bk14: 0a 2289407i bk15: 0a 2289407i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988636
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.000982
Bank_Level_Parallism_Col = 1.001012
Bank_Level_Parallism_Ready = 1.001894
write_to_read_ratio_blp_rw_average = 0.947368
GrpLevelPara = 1.001012 

BW Util details:
bwutil = 0.000231 
total_CMD = 2289407 
util_bw = 528 
Wasted_Col = 466 
Wasted_Row = 24 
Idle = 2288389 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 406 
rwq = 0 
CCDLc_limit_alone = 406 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2289407 
n_nop = 2288871 
Read = 16 
Write = 512 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 528 
total_req = 528 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 528 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000231 
Either_Row_CoL_Bus_Util = 0.000234 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000570 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000570017
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2289407 n_nop=2288871 n_act=6 n_pre=2 n_ref_event=0 n_req=528 n_rd=16 n_rd_L2_A=0 n_write=512 n_wr_bk=0 bw_util=0.0002306
n_activity=1584 dram_eff=0.3333
bk0: 8a 2289264i bk1: 8a 2289264i bk2: 0a 2289407i bk3: 0a 2289407i bk4: 0a 2289315i bk5: 0a 2289306i bk6: 0a 2289407i bk7: 0a 2289407i bk8: 0a 2289407i bk9: 0a 2289407i bk10: 0a 2289407i bk11: 0a 2289407i bk12: 0a 2289407i bk13: 0a 2289407i bk14: 0a 2289407i bk15: 0a 2289407i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.988636
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.004990
Bank_Level_Parallism_Col = 1.005144
Bank_Level_Parallism_Ready = 1.001894
write_to_read_ratio_blp_rw_average = 0.946502
GrpLevelPara = 1.005144 

BW Util details:
bwutil = 0.000231 
total_CMD = 2289407 
util_bw = 528 
Wasted_Col = 450 
Wasted_Row = 24 
Idle = 2288405 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 36 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 390 
rwq = 0 
CCDLc_limit_alone = 390 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 2289407 
n_nop = 2288871 
Read = 16 
Write = 512 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 2 
n_ref = 0 
n_req = 528 
total_req = 528 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 528 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000231 
Either_Row_CoL_Bus_Util = 0.000234 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000447 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000446841

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1407, Miss = 8, Miss_rate = 0.006, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[1]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[2]: Access = 1487, Miss = 24, Miss_rate = 0.016, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[3]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[4]: Access = 500, Miss = 8, Miss_rate = 0.016, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[5]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[6]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[7]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[8]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[9]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[10]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[11]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[12]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[13]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[14]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[15]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[16]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[17]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[18]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[19]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[20]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[21]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[22]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[23]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[24]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[25]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[26]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[27]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[28]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[29]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[30]: Access = 448, Miss = 8, Miss_rate = 0.018, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[31]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[32]: Access = 385, Miss = 8, Miss_rate = 0.021, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[33]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[34]: Access = 321, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[35]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[36]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[37]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[38]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[39]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[40]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[41]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[42]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[43]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[44]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[45]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[46]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[47]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[48]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[49]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[50]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[51]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[52]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[53]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[54]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[55]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[56]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[57]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[58]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[59]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[60]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[61]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[62]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[63]: Access = 320, Miss = 8, Miss_rate = 0.025, Pending_hits = 24, Reservation_fails = 0
L2_total_cache_accesses = 24644
L2_total_cache_misses = 528
L2_total_cache_miss_rate = 0.0214
L2_total_cache_pending_hits = 1536
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4148
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18432
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 15
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6196
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 18448
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=24644
icnt_total_pkts_simt_to_mem=24644
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 24644
Req_Network_cycles = 3048953
Req_Network_injected_packets_per_cycle =       0.0081 
Req_Network_conflicts_per_cycle =       0.0037
Req_Network_conflicts_per_cycle_util =       0.9333
Req_Bank_Level_Parallism =       2.0649
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0020
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 24644
Reply_Network_cycles = 3048953
Reply_Network_injected_packets_per_cycle =        0.0081
Reply_Network_conflicts_per_cycle =        0.0225
Reply_Network_conflicts_per_cycle_util =       5.5685
Reply_Bank_Level_Parallism =       1.9964
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0033
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 2 hrs, 15 min, 45 sec (8145 sec)
gpgpu_simulation_rate = 67955 (inst/sec)
gpgpu_simulation_rate = 374 (cycle/sec)
gpgpu_silicon_slowdown = 3026737x
GPGPU-Sim: detected inactive GPU simulation thread
Digest = c58f7b5fc58f7b5f9f8c7b5dc58f7b5fcd977611c58f7b5fcd977611a794760f
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeed2c4628..
GPGPU-Sim PTX: Setting up arguments for 32 bytes starting at 0x7ffeed2c46e0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeed2c4618..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeed2c4610..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffeed2c4608..
GPGPU-Sim PTX: Setting up arguments for 1 bytes starting at 0x7ffeed2c4604..

GPGPU-Sim PTX: cudaLaunch for 0x0x412913 (mode=performance simulation) on stream 2
GPGPU-Sim PTX: PDOM analysis already done for _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb 
GPGPU-Sim PTX: pushing kernel '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb' to stream 2, gridDim= (4,1,1) blockDim = (256,1,1) 
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim API:    stream 2 has 1 operations
GPGPU-Sim API:       0 :  stream operation kernel
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim: Reconfigure L1 cache to 112KB
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb'
Destroy streams for kernel 3: size 0
kernel_name = _Z14progpow_searchm8hash32_tmPK5dag_tP14search_resultsb 
kernel_launch_uid = 3 
gpu_sim_cycle = 1524437
gpu_sim_insn = 276747364
gpu_ipc =     181.5407
gpu_tot_sim_cycle = 4573390
gpu_tot_sim_insn = 830242092
gpu_tot_ipc =     181.5376
gpu_tot_issued_cta = 12
gpu_occupancy = 12.4983% 
gpu_tot_occupancy = 12.4983% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0081
partiton_level_parallism_total  =       0.0081
partiton_level_parallism_util =       2.0006
partiton_level_parallism_util_total  =       2.0430
L2_BW  =       0.2929 GB/Sec
L2_BW_total  =       0.2928 GB/Sec
gpu_total_sim_rate=64600

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 68354, Miss = 2858, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 68354, Miss = 2858, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 68354, Miss = 2858, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 68354, Miss = 2858, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 68354, Miss = 2882, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 68354, Miss = 2882, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 68354, Miss = 2882, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 68354, Miss = 2882, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 68354, Miss = 2882, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 68354, Miss = 2882, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 68354, Miss = 2882, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 68354, Miss = 2882, Miss_rate = 0.042, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 820248
	L1D_total_cache_misses = 34488
	L1D_total_cache_miss_rate = 0.0420
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.043
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 785760
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6224
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 592
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 27672
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 792576
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 27672

Total_core_cache_fail_stats:
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
267361, 267334, 267334, 267334, 267334, 267334, 267334, 267334, 
gpgpu_n_tot_thrd_icount = 830688384
gpgpu_n_tot_w_icount = 25959012
gpgpu_n_stall_shd_mem = 2216640
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9300
gpgpu_n_mem_write_global = 27672
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 3161088
gpgpu_n_store_insn = 27672
gpgpu_n_shmem_insn = 34652160
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 15360
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1492992
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 720672
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2976
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:14783	W0_Idle:142357	W0_Scoreboard:47089396	W1:324	W2:12288	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:25651776
single_issue_nums: WS0:6416340	WS1:6416016	WS2:6416016	WS3:6416016	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 49824 {8:6228,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1106880 {40:27672,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 122880 {40:3072,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 249120 {40:6228,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 221376 {8:27672,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 122880 {40:3072,}
maxmflatency = 1087 
max_icnt2mem_latency = 315 
maxmrqlatency = 37 
max_icnt2sh_latency = 625 
averagemflatency = 706 
avg_icnt2mem_latency = 44 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 28 
mrq_lat_table:7008 	7988 	9012 	3216 	717 	219 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1814 	6461 	28653 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1464 	264 	509 	26875 	3139 	767 	3675 	279 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	13361 	8185 	4092 	5309 	3037 	1207 	781 	635 	365 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	10 	14 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:   1514330   1514522         0         0   1521531   1521080         0         0   1521535   1520728         0         0         0         0         0         0 
dram[1]:   1514351   1514543         0         0   1519972   1521198         0         0   1521531   1521080         0         0         0         0         0         0 
dram[2]:   1514851   1514983         0         0   1519964   1521193         0         0   1519972   1521198         0         0         0         0         0         0 
dram[3]:   1514872   1515005         0         0   1519957   1521185         0         0   1519964   1521193         0         0         0         0         0         0 
dram[4]:   1514783   1515265         0         0   1519949   1521178         0         0   1519957   1521185         0         0         0         0         0         0 
dram[5]:   1515132   1515288         0         0   1519948   1521394         0         0   1519949   1521178         0         0         0         0         0         0 
dram[6]:   1515037   1515193         0         0   1520270   1521386         0         0   1519948   1521394         0         0         0         0         0         0 
dram[7]:   1515060   1515214         0         0   1520265   1521381         0         0   1520270   1521386         0         0         0         0         0         0 
dram[8]:   1514968   1515126         0         0   1520257   1521373         0         0   1520265   1521381         0         0         0         0         0         0 
dram[9]:   1514897   1515337         0         0   1520250   1521370         0         0   1520257   1521373         0         0         0         0         0         0 
dram[10]:   1514805   1515245         0         0   1520443   1521647         0         0   1520250   1521370         0         0         0         0         0         0 
dram[11]:   1514828   1515266         0         0   1520435   1521639         0         0   1520443   1521647         0         0         0         0         0         0 
dram[12]:   1515133   1515630         0         0   1520430   1521634         0         0   1520435   1521639         0         0         0         0         0         0 
dram[13]:   1515161   1515071         0         0   1520422   1521626         0         0   1520430   1521634         0         0         0         0         0         0 
dram[14]:   1515386   1514976         0         0   1520419   1521080         0         0   1520422   1521626         0         0         0         0         0         0 
dram[15]:   1515406   1514996         0         0   1520519   1521072         0         0   1520419   1521080         0         0         0         0         0         0 
dram[16]:   1514247   1513837         0         0   1520514   1521065         0         0   1520519   1521072         0         0         0         0         0         0 
dram[17]:   1514267   1513861         0         0   1520506   1521057         0         0   1520514   1521065         0         0         0         0         0         0 
dram[18]:   1514826   1514524         0         0   1520499   1521056         0         0   1520506   1521057         0         0         0         0         0         0 
dram[19]:   1514847   1514546         0         0   1520756   1521205         0         0   1520499   1521056         0         0         0         0         0         0 
dram[20]:   1514752   1514452         0         0   1520808   1521197         0         0   1520756   1521205         0         0         0         0         0         0 
dram[21]:   1514775   1514473         0         0   1520800   1521190         0         0   1520808   1521197         0         0         0         0         0         0 
dram[22]:   1514687   1514411         0         0   1520760   1521182         0         0   1520800   1521190         0         0         0         0         0         0 
dram[23]:   1514897   1514431         0         0   1520756   1521277         0         0   1520760   1521182         0         0         0         0         0         0 
dram[24]:   1514805   1514342         0         0   1520752   1521269         0         0   1520756   1521277         0         0         0         0         0         0 
dram[25]:   1514828   1514362         0         0   1520748   1521262         0         0   1520752   1521269         0         0         0         0         0         0 
dram[26]:   1514735   1514274         0         0   1520747   1521254         0         0   1520748   1521262         0         0         0         0         0         0 
dram[27]:   1515110   1514624         0         0   1520743   1521253         0         0   1520747   1521254         0         0         0         0         0         0 
dram[28]:   1515471   1514988         0         0   1520739   1521554         0         0   1520743   1521253         0         0         0         0         0         0 
dram[29]:   1515497   1515011         0         0   1520735   1521546         0         0   1520739   1521554         0         0         0         0         0         0 
dram[30]:   1515402   1514917         0         0   1520731   1521539         0         0   1520735   1521546         0         0         0         0         0         0 
dram[31]:   1515427   1515001         0         0   1520728   1521535         0         0   1520731   1521539         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 99.500000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 100.000000 68.000000      -nan      -nan 191.000000 128.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 191.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 100.000000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 68.500000 68.000000      -nan      -nan 192.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 68.000000 68.000000      -nan      -nan 129.000000 128.000000      -nan      -nan 192.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 129.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 68.000000 68.000000      -nan      -nan 128.000000 128.000000      -nan      -nan 128.000000 128.000000      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 28160/256 = 110.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
number of total write accesses:
dram[0]:       191       128         0         0       128       128         0         0       128       128         0         0         0         0         0         0 
dram[1]:       192       128         0         0       191       128         0         0       128       128         0         0         0         0         0         0 
dram[2]:       192       128         0         0       192       128         0         0       191       128         0         0         0         0         0         0 
dram[3]:       192       128         0         0       192       128         0         0       192       128         0         0         0         0         0         0 
dram[4]:       192       128         0         0       192       128         0         0       192       128         0         0         0         0         0         0 
dram[5]:       192       128         0         0       192       128         0         0       192       128         0         0         0         0         0         0 
dram[6]:       192       128         0         0       192       128         0         0       192       128         0         0         0         0         0         0 
dram[7]:       192       128         0         0       192       128         0         0       192       128         0         0         0         0         0         0 
dram[8]:       192       128         0         0       192       128         0         0       192       128         0         0         0         0         0         0 
dram[9]:       192       128         0         0       192       128         0         0       192       128         0         0         0         0         0         0 
dram[10]:       192       128         0         0       192       128         0         0       192       128         0         0         0         0         0         0 
dram[11]:       192       128         0         0       192       128         0         0       192       128         0         0         0         0         0         0 
dram[12]:       192       128         0         0       192       128         0         0       192       128         0         0         0         0         0         0 
dram[13]:       192       128         0         0       192       128         0         0       192       128         0         0         0         0         0         0 
dram[14]:       192       128         0         0       192       128         0         0       192       128         0         0         0         0         0         0 
dram[15]:       192       128         0         0       192       128         0         0       192       128         0         0         0         0         0         0 
dram[16]:       129       128         0         0       192       128         0         0       192       128         0         0         0         0         0         0 
dram[17]:       128       128         0         0       129       128         0         0       192       128         0         0         0         0         0         0 
dram[18]:       128       128         0         0       128       128         0         0       129       128         0         0         0         0         0         0 
dram[19]:       128       128         0         0       128       128         0         0       128       128         0         0         0         0         0         0 
dram[20]:       128       128         0         0       128       128         0         0       128       128         0         0         0         0         0         0 
dram[21]:       128       128         0         0       128       128         0         0       128       128         0         0         0         0         0         0 
dram[22]:       128       128         0         0       128       128         0         0       128       128         0         0         0         0         0         0 
dram[23]:       128       128         0         0       128       128         0         0       128       128         0         0         0         0         0         0 
dram[24]:       128       128         0         0       128       128         0         0       128       128         0         0         0         0         0         0 
dram[25]:       128       128         0         0       128       128         0         0       128       128         0         0         0         0         0         0 
dram[26]:       128       128         0         0       128       128         0         0       128       128         0         0         0         0         0         0 
dram[27]:       128       128         0         0       128       128         0         0       128       128         0         0         0         0         0         0 
dram[28]:       128       128         0         0       128       128         0         0       128       128         0         0         0         0         0         0 
dram[29]:       128       128         0         0       128       128         0         0       128       128         0         0         0         0         0         0 
dram[30]:       128       128         0         0       128       128         0         0       128       128         0         0         0         0         0         0 
dram[31]:       128       128         0         0       128       128         0         0       128       128         0         0         0         0         0         0 
total dram writes = 27648
min_bank_accesses = 0!
chip skew: 960/768 = 1.25
average mf latency per bank:
dram[0]:       2544      1055    none      none         803       806    none      none         804       805    none      none      none      none      none      none  
dram[1]:        996      1040    none      none        3011       807    none      none         803       806    none      none      none      none      none      none  
dram[2]:       1045      1051    none      none         807       807    none      none        3011       807    none      none      none      none      none      none  
dram[3]:        954      1036    none      none         807       808    none      none         807       807    none      none      none      none      none      none  
dram[4]:        983      1054    none      none         805       808    none      none         807       808    none      none      none      none      none      none  
dram[5]:        995      1040    none      none         807       808    none      none         805       808    none      none      none      none      none      none  
dram[6]:       1019      1053    none      none         821       807    none      none         807       808    none      none      none      none      none      none  
dram[7]:       1006      1037    none      none         824       809    none      none         821       807    none      none      none      none      none      none  
dram[8]:       1034      1051    none      none         824       806    none      none         824       809    none      none      none      none      none      none  
dram[9]:       1012      1041    none      none         820       807    none      none         824       806    none      none      none      none      none      none  
dram[10]:       1043      1056    none      none         812       811    none      none         820       807    none      none      none      none      none      none  
dram[11]:       1036      1041    none      none         811       810    none      none         812       811    none      none      none      none      none      none  
dram[12]:        923      1117    none      none         810       812    none      none         811       810    none      none      none      none      none      none  
dram[13]:        906      1062    none      none         808       812    none      none         810       812    none      none      none      none      none      none  
dram[14]:        948      1077    none      none         807       812    none      none         808       812    none      none      none      none      none      none  
dram[15]:        934      1059    none      none         807       811    none      none         807       812    none      none      none      none      none      none  
dram[16]:       1058       991    none      none         807       810    none      none         807       811    none      none      none      none      none      none  
dram[17]:       1039       971    none      none         806       807    none      none         807       810    none      none      none      none      none      none  
dram[18]:       1042      1092    none      none         805       814    none      none         806       807    none      none      none      none      none      none  
dram[19]:       1028      1076    none      none         807       822    none      none         805       814    none      none      none      none      none      none  
dram[20]:       1047      1092    none      none         809       820    none      none         807       822    none      none      none      none      none      none  
dram[21]:       1029      1068    none      none         809       821    none      none         809       820    none      none      none      none      none      none  
dram[22]:       1036      1060    none      none         804       820    none      none         809       821    none      none      none      none      none      none  
dram[23]:       1032      1046    none      none         839       823    none      none         804       820    none      none      none      none      none      none  
dram[24]:       1041      1059    none      none         816       825    none      none         839       823    none      none      none      none      none      none  
dram[25]:       1034      1042    none      none         822       823    none      none         816       825    none      none      none      none      none      none  
dram[26]:       1064      1046    none      none         817       818    none      none         822       823    none      none      none      none      none      none  
dram[27]:       1048      1036    none      none         818       809    none      none         817       818    none      none      none      none      none      none  
dram[28]:       1026      1051    none      none         806       814    none      none         818       809    none      none      none      none      none      none  
dram[29]:       1010      1035    none      none         819       814    none      none         806       814    none      none      none      none      none      none  
dram[30]:       1024      1050    none      none         810       815    none      none         819       814    none      none      none      none      none      none  
dram[31]:       1008      1036    none      none         805       804    none      none         810       815    none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1087       864         0         0       819       847         0         0       823       838         0         0         0         0         0         0
dram[1]:        850       864         0         0      1071       847         0         0       819       847         0         0         0         0         0         0
dram[2]:        850       857         0         0       829       836         0         0      1071       847         0         0         0         0         0         0
dram[3]:        856       855         0         0       839       835         0         0       829       836         0         0         0         0         0         0
dram[4]:        901       871         0         0       822       838         0         0       839       835         0         0         0         0         0         0
dram[5]:        907       871         0         0       839       846         0         0       822       838         0         0         0         0         0         0
dram[6]:        905       857         0         0       888       846         0         0       839       846         0         0         0         0         0         0
dram[7]:        905       850         0         0       891       845         0         0       888       846         0         0         0         0         0         0
dram[8]:        904       857         0         0       884       844         0         0       891       845         0         0         0         0         0         0
dram[9]:        845       873         0         0       880       843         0         0       884       844         0         0         0         0         0         0
dram[10]:        844       871         0         0       886       845         0         0       880       843         0         0         0         0         0         0
dram[11]:        891       857         0         0       871       849         0         0       886       845         0         0         0         0         0         0
dram[12]:        839       960         0         0       859       857         0         0       871       849         0         0         0         0         0         0
dram[13]:        867       938         0         0       850       860         0         0       859       857         0         0         0         0         0         0
dram[14]:        872       938         0         0       835       864         0         0       850       860         0         0         0         0         0         0
dram[15]:        849       929         0         0       829       864         0         0       835       864         0         0         0         0         0         0
dram[16]:        881       918         0         0       829       863         0         0       829       864         0         0         0         0         0         0
dram[17]:        854       886         0         0       822       861         0         0       829       863         0         0         0         0         0         0
dram[18]:        857       928         0         0       822       886         0         0       822       861         0         0         0         0         0         0
dram[19]:        857       933         0         0       835       877         0         0       822       886         0         0         0         0         0         0
dram[20]:        856       937         0         0       833       879         0         0       835       877         0         0         0         0         0         0
dram[21]:        855       940         0         0       838       883         0         0       833       879         0         0         0         0         0         0
dram[22]:        843       854         0         0       822       886         0         0       838       883         0         0         0         0         0         0
dram[23]:        866       854         0         0       892       862         0         0       822       886         0         0         0         0         0         0
dram[24]:        855       852         0         0       854       862         0         0       892       862         0         0         0         0         0         0
dram[25]:        872       846         0         0       888       855         0         0       854       862         0         0         0         0         0         0
dram[26]:        850       836         0         0       847       849         0         0       888       855         0         0         0         0         0         0
dram[27]:        865       855         0         0       893       841         0         0       847       849         0         0         0         0         0         0
dram[28]:        873       861         0         0       830       849         0         0       893       841         0         0         0         0         0         0
dram[29]:        859       854         0         0       893       842         0         0       830       849         0         0         0         0         0         0
dram[30]:        850       852         0         0       845       842         0         0       893       842         0         0         0         0         0         0
dram[31]:        858       856         0         0       838       823         0         0       845       842         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3434081 n_nop=3433224 n_act=8 n_pre=2 n_ref_event=0 n_req=847 n_rd=16 n_rd_L2_A=0 n_write=831 n_wr_bk=0 bw_util=0.0002466
n_activity=2373 dram_eff=0.3569
bk0: 8a 3433886i bk1: 8a 3433933i bk2: 0a 3434081i bk3: 0a 3434081i bk4: 0a 3433988i bk5: 0a 3433977i bk6: 0a 3434081i bk7: 0a 3434081i bk8: 0a 3433979i bk9: 0a 3433987i bk10: 0a 3434081i bk11: 0a 3434081i bk12: 0a 3434081i bk13: 0a 3434081i bk14: 0a 3434081i bk15: 0a 3434081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990555
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992780
Bank_Level_Parallism = 1.010211
Bank_Level_Parallism_Col = 1.010423
Bank_Level_Parallism_Ready = 1.008264
write_to_read_ratio_blp_rw_average = 0.966124
GrpLevelPara = 1.010423 

BW Util details:
bwutil = 0.000247 
total_CMD = 3434081 
util_bw = 847 
Wasted_Col = 696 
Wasted_Row = 24 
Idle = 3432514 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 53 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 619 
rwq = 0 
CCDLc_limit_alone = 619 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3434081 
n_nop = 3433224 
Read = 16 
Write = 831 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 847 
total_req = 847 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 847 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000247 
Either_Row_CoL_Bus_Util = 0.000250 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000509 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000509307
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3434081 n_nop=3433160 n_act=8 n_pre=2 n_ref_event=0 n_req=911 n_rd=16 n_rd_L2_A=0 n_write=895 n_wr_bk=0 bw_util=0.0002653
n_activity=2435 dram_eff=0.3741
bk0: 8a 3433878i bk1: 8a 3433934i bk2: 0a 3434081i bk3: 0a 3434081i bk4: 0a 3433931i bk5: 0a 3433980i bk6: 0a 3434081i bk7: 0a 3434081i bk8: 0a 3433988i bk9: 0a 3433977i bk10: 0a 3434081i bk11: 0a 3434081i bk12: 0a 3434081i bk13: 0a 3434081i bk14: 0a 3434081i bk15: 0a 3434081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991218
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993296
Bank_Level_Parallism = 1.014846
Bank_Level_Parallism_Col = 1.015133
Bank_Level_Parallism_Ready = 1.010977
write_to_read_ratio_blp_rw_average = 0.968523
GrpLevelPara = 1.015133 

BW Util details:
bwutil = 0.000265 
total_CMD = 3434081 
util_bw = 911 
Wasted_Col = 749 
Wasted_Row = 24 
Idle = 3432397 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 53 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 672 
rwq = 0 
CCDLc_limit_alone = 672 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3434081 
n_nop = 3433160 
Read = 16 
Write = 895 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 911 
total_req = 911 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 911 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000265 
Either_Row_CoL_Bus_Util = 0.000268 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000622 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000621709
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3434081 n_nop=3433096 n_act=8 n_pre=2 n_ref_event=0 n_req=975 n_rd=16 n_rd_L2_A=0 n_write=959 n_wr_bk=0 bw_util=0.0002839
n_activity=2599 dram_eff=0.3751
bk0: 8a 3433885i bk1: 8a 3433946i bk2: 0a 3434081i bk3: 0a 3434081i bk4: 0a 3433928i bk5: 0a 3433968i bk6: 0a 3434081i bk7: 0a 3434081i bk8: 0a 3433931i bk9: 0a 3433980i bk10: 0a 3434081i bk11: 0a 3434081i bk12: 0a 3434081i bk13: 0a 3434081i bk14: 0a 3434081i bk15: 0a 3434081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991795
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993743
Bank_Level_Parallism = 1.017867
Bank_Level_Parallism_Col = 1.018192
Bank_Level_Parallism_Ready = 1.011282
write_to_read_ratio_blp_rw_average = 0.970438
GrpLevelPara = 1.018192 

BW Util details:
bwutil = 0.000284 
total_CMD = 3434081 
util_bw = 975 
Wasted_Col = 792 
Wasted_Row = 24 
Idle = 3432290 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 714 
rwq = 0 
CCDLc_limit_alone = 714 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3434081 
n_nop = 3433096 
Read = 16 
Write = 959 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 975 
total_req = 975 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 975 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000284 
Either_Row_CoL_Bus_Util = 0.000287 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00066073
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3434081 n_nop=3433095 n_act=8 n_pre=2 n_ref_event=0 n_req=976 n_rd=16 n_rd_L2_A=0 n_write=960 n_wr_bk=0 bw_util=0.0002842
n_activity=2642 dram_eff=0.3694
bk0: 8a 3433886i bk1: 8a 3433936i bk2: 0a 3434081i bk3: 0a 3434081i bk4: 0a 3433932i bk5: 0a 3433964i bk6: 0a 3434081i bk7: 0a 3434081i bk8: 0a 3433928i bk9: 0a 3433968i bk10: 0a 3434081i bk11: 0a 3434081i bk12: 0a 3434081i bk13: 0a 3434081i bk14: 0a 3434081i bk15: 0a 3434081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991803
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.020431
Bank_Level_Parallism_Col = 1.020798
Bank_Level_Parallism_Ready = 1.012295
write_to_read_ratio_blp_rw_average = 0.970770
GrpLevelPara = 1.020798 

BW Util details:
bwutil = 0.000284 
total_CMD = 3434081 
util_bw = 976 
Wasted_Col = 811 
Wasted_Row = 24 
Idle = 3432270 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 733 
rwq = 0 
CCDLc_limit_alone = 733 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3434081 
n_nop = 3433095 
Read = 16 
Write = 960 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 976 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000284 
Either_Row_CoL_Bus_Util = 0.000287 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000678 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000678493
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3434081 n_nop=3433095 n_act=8 n_pre=2 n_ref_event=0 n_req=976 n_rd=16 n_rd_L2_A=0 n_write=960 n_wr_bk=0 bw_util=0.0002842
n_activity=2701 dram_eff=0.3613
bk0: 8a 3433894i bk1: 8a 3433934i bk2: 0a 3434081i bk3: 0a 3434081i bk4: 0a 3433917i bk5: 0a 3433961i bk6: 0a 3434081i bk7: 0a 3434081i bk8: 0a 3433932i bk9: 0a 3433964i bk10: 0a 3434081i bk11: 0a 3434081i bk12: 0a 3434081i bk13: 0a 3434081i bk14: 0a 3434081i bk15: 0a 3434081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991803
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.011970
Bank_Level_Parallism_Col = 1.012182
Bank_Level_Parallism_Ready = 1.009221
write_to_read_ratio_blp_rw_average = 0.971207
GrpLevelPara = 1.012182 

BW Util details:
bwutil = 0.000284 
total_CMD = 3434081 
util_bw = 976 
Wasted_Col = 838 
Wasted_Row = 24 
Idle = 3432243 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 760 
rwq = 0 
CCDLc_limit_alone = 760 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3434081 
n_nop = 3433095 
Read = 16 
Write = 960 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 976 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000284 
Either_Row_CoL_Bus_Util = 0.000287 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000628 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000628407
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3434081 n_nop=3433095 n_act=8 n_pre=2 n_ref_event=0 n_req=976 n_rd=16 n_rd_L2_A=0 n_write=960 n_wr_bk=0 bw_util=0.0002842
n_activity=2654 dram_eff=0.3677
bk0: 8a 3433877i bk1: 8a 3433932i bk2: 0a 3434081i bk3: 0a 3434081i bk4: 0a 3433930i bk5: 0a 3433964i bk6: 0a 3434081i bk7: 0a 3434081i bk8: 0a 3433917i bk9: 0a 3433961i bk10: 0a 3434081i bk11: 0a 3434081i bk12: 0a 3434081i bk13: 0a 3434081i bk14: 0a 3434081i bk15: 0a 3434081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991803
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.011290
Bank_Level_Parallism_Col = 1.011488
Bank_Level_Parallism_Ready = 1.007172
write_to_read_ratio_blp_rw_average = 0.971554
GrpLevelPara = 1.011488 

BW Util details:
bwutil = 0.000284 
total_CMD = 3434081 
util_bw = 976 
Wasted_Col = 860 
Wasted_Row = 24 
Idle = 3432221 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 782 
rwq = 0 
CCDLc_limit_alone = 782 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3434081 
n_nop = 3433095 
Read = 16 
Write = 960 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 976 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000284 
Either_Row_CoL_Bus_Util = 0.000287 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000710 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000709651
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3434081 n_nop=3433095 n_act=8 n_pre=2 n_ref_event=0 n_req=976 n_rd=16 n_rd_L2_A=0 n_write=960 n_wr_bk=0 bw_util=0.0002842
n_activity=2651 dram_eff=0.3682
bk0: 8a 3433888i bk1: 8a 3433944i bk2: 0a 3434081i bk3: 0a 3434081i bk4: 0a 3433920i bk5: 0a 3433968i bk6: 0a 3434081i bk7: 0a 3434081i bk8: 0a 3433930i bk9: 0a 3433964i bk10: 0a 3434081i bk11: 0a 3434081i bk12: 0a 3434081i bk13: 0a 3434081i bk14: 0a 3434081i bk15: 0a 3434081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991803
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.011494
Bank_Level_Parallism_Col = 1.011699
Bank_Level_Parallism_Ready = 1.008197
write_to_read_ratio_blp_rw_average = 0.971031
GrpLevelPara = 1.011699 

BW Util details:
bwutil = 0.000284 
total_CMD = 3434081 
util_bw = 976 
Wasted_Col = 827 
Wasted_Row = 24 
Idle = 3432254 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 749 
rwq = 0 
CCDLc_limit_alone = 749 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3434081 
n_nop = 3433095 
Read = 16 
Write = 960 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 976 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000284 
Either_Row_CoL_Bus_Util = 0.000287 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000656 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.000656071
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3434081 n_nop=3433095 n_act=8 n_pre=2 n_ref_event=0 n_req=976 n_rd=16 n_rd_L2_A=0 n_write=960 n_wr_bk=0 bw_util=0.0002842
n_activity=2562 dram_eff=0.381
bk0: 8a 3433890i bk1: 8a 3433940i bk2: 0a 3434081i bk3: 0a 3434081i bk4: 0a 3433918i bk5: 0a 3433962i bk6: 0a 3434081i bk7: 0a 3434081i bk8: 0a 3433920i bk9: 0a 3433968i bk10: 0a 3434081i bk11: 0a 3434081i bk12: 0a 3434081i bk13: 0a 3434081i bk14: 0a 3434081i bk15: 0a 3434081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991803
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.025303
Bank_Level_Parallism_Col = 1.025756
Bank_Level_Parallism_Ready = 1.019467
write_to_read_ratio_blp_rw_average = 0.970885
GrpLevelPara = 1.025756 

BW Util details:
bwutil = 0.000284 
total_CMD = 3434081 
util_bw = 976 
Wasted_Col = 818 
Wasted_Row = 24 
Idle = 3432263 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 740 
rwq = 0 
CCDLc_limit_alone = 740 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3434081 
n_nop = 3433095 
Read = 16 
Write = 960 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 976 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000284 
Either_Row_CoL_Bus_Util = 0.000287 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000690 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000689559
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3434081 n_nop=3433095 n_act=8 n_pre=2 n_ref_event=0 n_req=976 n_rd=16 n_rd_L2_A=0 n_write=960 n_wr_bk=0 bw_util=0.0002842
n_activity=2508 dram_eff=0.3892
bk0: 8a 3433887i bk1: 8a 3433932i bk2: 0a 3434081i bk3: 0a 3434081i bk4: 0a 3433935i bk5: 0a 3433983i bk6: 0a 3434081i bk7: 0a 3434081i bk8: 0a 3433918i bk9: 0a 3433962i bk10: 0a 3434081i bk11: 0a 3434081i bk12: 0a 3434081i bk13: 0a 3434081i bk14: 0a 3434081i bk15: 0a 3434081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991803
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.050683
Bank_Level_Parallism_Col = 1.051624
Bank_Level_Parallism_Ready = 1.027664
write_to_read_ratio_blp_rw_average = 0.969838
GrpLevelPara = 1.051624 

BW Util details:
bwutil = 0.000284 
total_CMD = 3434081 
util_bw = 976 
Wasted_Col = 756 
Wasted_Row = 24 
Idle = 3432325 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 678 
rwq = 0 
CCDLc_limit_alone = 678 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3434081 
n_nop = 3433095 
Read = 16 
Write = 960 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 976 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000284 
Either_Row_CoL_Bus_Util = 0.000287 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000642 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.000642093
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3434081 n_nop=3433096 n_act=8 n_pre=2 n_ref_event=0 n_req=976 n_rd=16 n_rd_L2_A=0 n_write=960 n_wr_bk=0 bw_util=0.0002842
n_activity=2501 dram_eff=0.3902
bk0: 8a 3433901i bk1: 8a 3433924i bk2: 0a 3434081i bk3: 0a 3434081i bk4: 0a 3433911i bk5: 0a 3433961i bk6: 0a 3434081i bk7: 0a 3434081i bk8: 0a 3433935i bk9: 0a 3433983i bk10: 0a 3434081i bk11: 0a 3434081i bk12: 0a 3434081i bk13: 0a 3434081i bk14: 0a 3434081i bk15: 0a 3434081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991803
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.056032
Bank_Level_Parallism_Col = 1.056461
Bank_Level_Parallism_Ready = 1.023566
write_to_read_ratio_blp_rw_average = 0.969732
GrpLevelPara = 1.056461 

BW Util details:
bwutil = 0.000284 
total_CMD = 3434081 
util_bw = 976 
Wasted_Col = 749 
Wasted_Row = 24 
Idle = 3432332 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 51 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 676 
rwq = 0 
CCDLc_limit_alone = 676 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3434081 
n_nop = 3433096 
Read = 16 
Write = 960 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 976 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000284 
Either_Row_CoL_Bus_Util = 0.000287 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.001015 
queue_avg = 0.000656 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000656362
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3434081 n_nop=3433095 n_act=8 n_pre=2 n_ref_event=0 n_req=976 n_rd=16 n_rd_L2_A=0 n_write=960 n_wr_bk=0 bw_util=0.0002842
n_activity=2461 dram_eff=0.3966
bk0: 8a 3433885i bk1: 8a 3433926i bk2: 0a 3434081i bk3: 0a 3434081i bk4: 0a 3433930i bk5: 0a 3433969i bk6: 0a 3434081i bk7: 0a 3434081i bk8: 0a 3433911i bk9: 0a 3433961i bk10: 0a 3434081i bk11: 0a 3434081i bk12: 0a 3434081i bk13: 0a 3434081i bk14: 0a 3434081i bk15: 0a 3434081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991803
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.059155
Bank_Level_Parallism_Col = 1.060241
Bank_Level_Parallism_Ready = 1.019467
write_to_read_ratio_blp_rw_average = 0.970166
GrpLevelPara = 1.060241 

BW Util details:
bwutil = 0.000284 
total_CMD = 3434081 
util_bw = 976 
Wasted_Col = 775 
Wasted_Row = 24 
Idle = 3432306 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 50 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 704 
rwq = 0 
CCDLc_limit_alone = 704 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3434081 
n_nop = 3433095 
Read = 16 
Write = 960 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 976 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000284 
Either_Row_CoL_Bus_Util = 0.000287 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000694 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000694218
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3434081 n_nop=3433095 n_act=8 n_pre=2 n_ref_event=0 n_req=976 n_rd=16 n_rd_L2_A=0 n_write=960 n_wr_bk=0 bw_util=0.0002842
n_activity=2476 dram_eff=0.3942
bk0: 8a 3433894i bk1: 8a 3433937i bk2: 0a 3434081i bk3: 0a 3434081i bk4: 0a 3433937i bk5: 0a 3433975i bk6: 0a 3434081i bk7: 0a 3434081i bk8: 0a 3433930i bk9: 0a 3433969i bk10: 0a 3434081i bk11: 0a 3434081i bk12: 0a 3434081i bk13: 0a 3434081i bk14: 0a 3434081i bk15: 0a 3434081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991803
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.057525
Bank_Level_Parallism_Col = 1.058615
Bank_Level_Parallism_Ready = 1.016393
write_to_read_ratio_blp_rw_average = 0.969213
GrpLevelPara = 1.058615 

BW Util details:
bwutil = 0.000284 
total_CMD = 3434081 
util_bw = 976 
Wasted_Col = 721 
Wasted_Row = 24 
Idle = 3432360 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 52 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 647 
rwq = 0 
CCDLc_limit_alone = 647 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3434081 
n_nop = 3433095 
Read = 16 
Write = 960 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 976 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000284 
Either_Row_CoL_Bus_Util = 0.000287 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000600 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.000599578
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3434081 n_nop=3433095 n_act=8 n_pre=2 n_ref_event=0 n_req=976 n_rd=16 n_rd_L2_A=0 n_write=960 n_wr_bk=0 bw_util=0.0002842
n_activity=2452 dram_eff=0.398
bk0: 8a 3433895i bk1: 8a 3433927i bk2: 0a 3434081i bk3: 0a 3434081i bk4: 0a 3433958i bk5: 0a 3433985i bk6: 0a 3434081i bk7: 0a 3434081i bk8: 0a 3433937i bk9: 0a 3433975i bk10: 0a 3434081i bk11: 0a 3434081i bk12: 0a 3434081i bk13: 0a 3434081i bk14: 0a 3434081i bk15: 0a 3434081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991803
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.042640
Bank_Level_Parallism_Col = 1.043452
Bank_Level_Parallism_Ready = 1.016393
write_to_read_ratio_blp_rw_average = 0.969048
GrpLevelPara = 1.043452 

BW Util details:
bwutil = 0.000284 
total_CMD = 3434081 
util_bw = 976 
Wasted_Col = 712 
Wasted_Row = 24 
Idle = 3432369 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 52 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 637 
rwq = 0 
CCDLc_limit_alone = 637 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3434081 
n_nop = 3433095 
Read = 16 
Write = 960 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 976 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000284 
Either_Row_CoL_Bus_Util = 0.000287 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000734 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.000733821
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3434081 n_nop=3433095 n_act=8 n_pre=2 n_ref_event=0 n_req=976 n_rd=16 n_rd_L2_A=0 n_write=960 n_wr_bk=0 bw_util=0.0002842
n_activity=2597 dram_eff=0.3758
bk0: 8a 3433918i bk1: 8a 3433935i bk2: 0a 3434081i bk3: 0a 3434081i bk4: 0a 3433926i bk5: 0a 3433970i bk6: 0a 3434081i bk7: 0a 3434081i bk8: 0a 3433958i bk9: 0a 3433985i bk10: 0a 3434081i bk11: 0a 3434081i bk12: 0a 3434081i bk13: 0a 3434081i bk14: 0a 3434081i bk15: 0a 3434081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991803
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.018998
Bank_Level_Parallism_Col = 1.019355
Bank_Level_Parallism_Ready = 1.013320
write_to_read_ratio_blp_rw_average = 0.969501
GrpLevelPara = 1.019355 

BW Util details:
bwutil = 0.000284 
total_CMD = 3434081 
util_bw = 976 
Wasted_Col = 737 
Wasted_Row = 24 
Idle = 3432344 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 659 
rwq = 0 
CCDLc_limit_alone = 659 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3434081 
n_nop = 3433095 
Read = 16 
Write = 960 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 976 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000284 
Either_Row_CoL_Bus_Util = 0.000287 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000575 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000575117
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3434081 n_nop=3433095 n_act=8 n_pre=2 n_ref_event=0 n_req=976 n_rd=16 n_rd_L2_A=0 n_write=960 n_wr_bk=0 bw_util=0.0002842
n_activity=2621 dram_eff=0.3724
bk0: 8a 3433900i bk1: 8a 3433937i bk2: 0a 3434081i bk3: 0a 3434081i bk4: 0a 3433934i bk5: 0a 3433967i bk6: 0a 3434081i bk7: 0a 3434081i bk8: 0a 3433926i bk9: 0a 3433970i bk10: 0a 3434081i bk11: 0a 3434081i bk12: 0a 3434081i bk13: 0a 3434081i bk14: 0a 3434081i bk15: 0a 3434081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991803
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.012182
Bank_Level_Parallism_Col = 1.012401
Bank_Level_Parallism_Ready = 1.008197
write_to_read_ratio_blp_rw_average = 0.970688
GrpLevelPara = 1.012401 

BW Util details:
bwutil = 0.000284 
total_CMD = 3434081 
util_bw = 976 
Wasted_Col = 806 
Wasted_Row = 24 
Idle = 3432275 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 728 
rwq = 0 
CCDLc_limit_alone = 728 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3434081 
n_nop = 3433095 
Read = 16 
Write = 960 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 976 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000284 
Either_Row_CoL_Bus_Util = 0.000287 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000678 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.000677619
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3434081 n_nop=3433095 n_act=8 n_pre=2 n_ref_event=0 n_req=976 n_rd=16 n_rd_L2_A=0 n_write=960 n_wr_bk=0 bw_util=0.0002842
n_activity=2672 dram_eff=0.3653
bk0: 8a 3433890i bk1: 8a 3433934i bk2: 0a 3434081i bk3: 0a 3434081i bk4: 0a 3433922i bk5: 0a 3433966i bk6: 0a 3434081i bk7: 0a 3434081i bk8: 0a 3433934i bk9: 0a 3433967i bk10: 0a 3434081i bk11: 0a 3434081i bk12: 0a 3434081i bk13: 0a 3434081i bk14: 0a 3434081i bk15: 0a 3434081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991803
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993750
Bank_Level_Parallism = 1.005985
Bank_Level_Parallism_Col = 1.006091
Bank_Level_Parallism_Ready = 1.007172
write_to_read_ratio_blp_rw_average = 0.971207
GrpLevelPara = 1.006091 

BW Util details:
bwutil = 0.000284 
total_CMD = 3434081 
util_bw = 976 
Wasted_Col = 838 
Wasted_Row = 24 
Idle = 3432243 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 760 
rwq = 0 
CCDLc_limit_alone = 760 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3434081 
n_nop = 3433095 
Read = 16 
Write = 960 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 976 
total_req = 976 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 976 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000284 
Either_Row_CoL_Bus_Util = 0.000287 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000676 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000675581
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3434081 n_nop=3433158 n_act=8 n_pre=2 n_ref_event=0 n_req=913 n_rd=16 n_rd_L2_A=0 n_write=897 n_wr_bk=0 bw_util=0.0002659
n_activity=2516 dram_eff=0.3629
bk0: 8a 3433942i bk1: 8a 3433951i bk2: 0a 3434081i bk3: 0a 3434081i bk4: 0a 3433927i bk5: 0a 3433960i bk6: 0a 3434081i bk7: 0a 3434081i bk8: 0a 3433922i bk9: 0a 3433966i bk10: 0a 3434081i bk11: 0a 3434081i bk12: 0a 3434081i bk13: 0a 3434081i bk14: 0a 3434081i bk15: 0a 3434081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.991238
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.993311
Bank_Level_Parallism = 1.002897
Bank_Level_Parallism_Col = 1.002952
Bank_Level_Parallism_Ready = 1.005476
write_to_read_ratio_blp_rw_average = 0.969303
GrpLevelPara = 1.002952 

BW Util details:
bwutil = 0.000266 
total_CMD = 3434081 
util_bw = 913 
Wasted_Col = 789 
Wasted_Row = 24 
Idle = 3432355 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 711 
rwq = 0 
CCDLc_limit_alone = 711 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3434081 
n_nop = 3433158 
Read = 16 
Write = 897 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 913 
total_req = 913 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 913 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000266 
Either_Row_CoL_Bus_Util = 0.000269 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000634 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000634231
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3434081 n_nop=3433222 n_act=8 n_pre=2 n_ref_event=0 n_req=849 n_rd=16 n_rd_L2_A=0 n_write=833 n_wr_bk=0 bw_util=0.0002472
n_activity=2377 dram_eff=0.3572
bk0: 8a 3433946i bk1: 8a 3433941i bk2: 0a 3434081i bk3: 0a 3434081i bk4: 0a 3433975i bk5: 0a 3433975i bk6: 0a 3434081i bk7: 0a 3434081i bk8: 0a 3433927i bk9: 0a 3433960i bk10: 0a 3434081i bk11: 0a 3434081i bk12: 0a 3434081i bk13: 0a 3434081i bk14: 0a 3434081i bk15: 0a 3434081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.990577
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992797
Bank_Level_Parallism = 1.010031
Bank_Level_Parallism_Col = 1.010237
Bank_Level_Parallism_Ready = 1.010601
write_to_read_ratio_blp_rw_average = 0.966731
GrpLevelPara = 1.010237 

BW Util details:
bwutil = 0.000247 
total_CMD = 3434081 
util_bw = 849 
Wasted_Col = 722 
Wasted_Row = 24 
Idle = 3432486 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 644 
rwq = 0 
CCDLc_limit_alone = 644 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3434081 
n_nop = 3433222 
Read = 16 
Write = 833 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 849 
total_req = 849 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 849 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000247 
Either_Row_CoL_Bus_Util = 0.000250 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000520 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000520372
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3434081 n_nop=3433286 n_act=8 n_pre=2 n_ref_event=0 n_req=785 n_rd=16 n_rd_L2_A=0 n_write=769 n_wr_bk=0 bw_util=0.0002286
n_activity=2272 dram_eff=0.3455
bk0: 8a 3433951i bk1: 8a 3433931i bk2: 0a 3434081i bk3: 0a 3434081i bk4: 0a 3433974i bk5: 0a 3433973i bk6: 0a 3434081i bk7: 0a 3434081i bk8: 0a 3433975i bk9: 0a 3433975i bk10: 0a 3434081i bk11: 0a 3434081i bk12: 0a 3434081i bk13: 0a 3434081i bk14: 0a 3434081i bk15: 0a 3434081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989809
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992198
Bank_Level_Parallism = 1.006748
Bank_Level_Parallism_Col = 1.006896
Bank_Level_Parallism_Ready = 1.006369
write_to_read_ratio_blp_rw_average = 0.964138
GrpLevelPara = 1.006896 

BW Util details:
bwutil = 0.000229 
total_CMD = 3434081 
util_bw = 785 
Wasted_Col = 673 
Wasted_Row = 24 
Idle = 3432599 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 595 
rwq = 0 
CCDLc_limit_alone = 595 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3434081 
n_nop = 3433286 
Read = 16 
Write = 769 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 785 
total_req = 785 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 785 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000229 
Either_Row_CoL_Bus_Util = 0.000232 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000504 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000504065
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3434081 n_nop=3433287 n_act=8 n_pre=2 n_ref_event=0 n_req=784 n_rd=16 n_rd_L2_A=0 n_write=768 n_wr_bk=0 bw_util=0.0002283
n_activity=2235 dram_eff=0.3508
bk0: 8a 3433943i bk1: 8a 3433930i bk2: 0a 3434081i bk3: 0a 3434081i bk4: 0a 3433963i bk5: 0a 3433964i bk6: 0a 3434081i bk7: 0a 3434081i bk8: 0a 3433974i bk9: 0a 3433973i bk10: 0a 3434081i bk11: 0a 3434081i bk12: 0a 3434081i bk13: 0a 3434081i bk14: 0a 3434081i bk15: 0a 3434081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989796
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.005944
Bank_Level_Parallism_Col = 1.006073
Bank_Level_Parallism_Ready = 1.005102
write_to_read_ratio_blp_rw_average = 0.964912
GrpLevelPara = 1.006073 

BW Util details:
bwutil = 0.000228 
total_CMD = 3434081 
util_bw = 784 
Wasted_Col = 706 
Wasted_Row = 24 
Idle = 3432567 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 628 
rwq = 0 
CCDLc_limit_alone = 628 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3434081 
n_nop = 3433287 
Read = 16 
Write = 768 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 784 
total_req = 784 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 784 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000228 
Either_Row_CoL_Bus_Util = 0.000231 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000570 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000570458
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3434081 n_nop=3433287 n_act=8 n_pre=2 n_ref_event=0 n_req=784 n_rd=16 n_rd_L2_A=0 n_write=768 n_wr_bk=0 bw_util=0.0002283
n_activity=2188 dram_eff=0.3583
bk0: 8a 3433941i bk1: 8a 3433933i bk2: 0a 3434081i bk3: 0a 3434081i bk4: 0a 3433967i bk5: 0a 3433963i bk6: 0a 3434081i bk7: 0a 3434081i bk8: 0a 3433963i bk9: 0a 3433964i bk10: 0a 3434081i bk11: 0a 3434081i bk12: 0a 3434081i bk13: 0a 3434081i bk14: 0a 3434081i bk15: 0a 3434081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989796
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.006540
Bank_Level_Parallism_Col = 1.006680
Bank_Level_Parallism_Ready = 1.005102
write_to_read_ratio_blp_rw_average = 0.965264
GrpLevelPara = 1.006680 

BW Util details:
bwutil = 0.000228 
total_CMD = 3434081 
util_bw = 784 
Wasted_Col = 721 
Wasted_Row = 24 
Idle = 3432552 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 643 
rwq = 0 
CCDLc_limit_alone = 643 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3434081 
n_nop = 3433287 
Read = 16 
Write = 768 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 784 
total_req = 784 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 784 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000228 
Either_Row_CoL_Bus_Util = 0.000231 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000620 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000620253
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3434081 n_nop=3433287 n_act=8 n_pre=2 n_ref_event=0 n_req=784 n_rd=16 n_rd_L2_A=0 n_write=768 n_wr_bk=0 bw_util=0.0002283
n_activity=2144 dram_eff=0.3657
bk0: 8a 3433947i bk1: 8a 3433944i bk2: 0a 3434081i bk3: 0a 3434081i bk4: 0a 3433968i bk5: 0a 3433964i bk6: 0a 3434081i bk7: 0a 3434081i bk8: 0a 3433967i bk9: 0a 3433963i bk10: 0a 3434081i bk11: 0a 3434081i bk12: 0a 3434081i bk13: 0a 3434081i bk14: 0a 3434081i bk15: 0a 3434081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989796
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.008644
Bank_Level_Parallism_Col = 1.008832
Bank_Level_Parallism_Ready = 1.005102
write_to_read_ratio_blp_rw_average = 0.964674
GrpLevelPara = 1.008832 

BW Util details:
bwutil = 0.000228 
total_CMD = 3434081 
util_bw = 784 
Wasted_Col = 696 
Wasted_Row = 24 
Idle = 3432577 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 618 
rwq = 0 
CCDLc_limit_alone = 618 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3434081 
n_nop = 3433287 
Read = 16 
Write = 768 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 784 
total_req = 784 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 784 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000228 
Either_Row_CoL_Bus_Util = 0.000231 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000604 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000603655
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3434081 n_nop=3433287 n_act=8 n_pre=2 n_ref_event=0 n_req=784 n_rd=16 n_rd_L2_A=0 n_write=768 n_wr_bk=0 bw_util=0.0002283
n_activity=2240 dram_eff=0.35
bk0: 8a 3433957i bk1: 8a 3433931i bk2: 0a 3434081i bk3: 0a 3434081i bk4: 0a 3433983i bk5: 0a 3433973i bk6: 0a 3434081i bk7: 0a 3434081i bk8: 0a 3433968i bk9: 0a 3433964i bk10: 0a 3434081i bk11: 0a 3434081i bk12: 0a 3434081i bk13: 0a 3434081i bk14: 0a 3434081i bk15: 0a 3434081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989796
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.007417
Bank_Level_Parallism_Col = 1.007581
Bank_Level_Parallism_Ready = 1.006378
write_to_read_ratio_blp_rw_average = 0.964163
GrpLevelPara = 1.007581 

BW Util details:
bwutil = 0.000228 
total_CMD = 3434081 
util_bw = 784 
Wasted_Col = 675 
Wasted_Row = 24 
Idle = 3432598 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 597 
rwq = 0 
CCDLc_limit_alone = 597 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3434081 
n_nop = 3433287 
Read = 16 
Write = 768 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 784 
total_req = 784 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 784 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000228 
Either_Row_CoL_Bus_Util = 0.000231 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000507 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000507268
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3434081 n_nop=3433287 n_act=8 n_pre=2 n_ref_event=0 n_req=784 n_rd=16 n_rd_L2_A=0 n_write=768 n_wr_bk=0 bw_util=0.0002283
n_activity=2197 dram_eff=0.3569
bk0: 8a 3433946i bk1: 8a 3433931i bk2: 0a 3434081i bk3: 0a 3434081i bk4: 0a 3433963i bk5: 0a 3433967i bk6: 0a 3434081i bk7: 0a 3434081i bk8: 0a 3433983i bk9: 0a 3433973i bk10: 0a 3434081i bk11: 0a 3434081i bk12: 0a 3434081i bk13: 0a 3434081i bk14: 0a 3434081i bk15: 0a 3434081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989796
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.003997
Bank_Level_Parallism_Col = 1.004084
Bank_Level_Parallism_Ready = 1.002551
write_to_read_ratio_blp_rw_average = 0.964602
GrpLevelPara = 1.004084 

BW Util details:
bwutil = 0.000228 
total_CMD = 3434081 
util_bw = 784 
Wasted_Col = 693 
Wasted_Row = 24 
Idle = 3432580 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 615 
rwq = 0 
CCDLc_limit_alone = 615 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3434081 
n_nop = 3433287 
Read = 16 
Write = 768 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 784 
total_req = 784 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 784 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000228 
Either_Row_CoL_Bus_Util = 0.000231 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000579 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.000578903
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3434081 n_nop=3433287 n_act=8 n_pre=2 n_ref_event=0 n_req=784 n_rd=16 n_rd_L2_A=0 n_write=768 n_wr_bk=0 bw_util=0.0002283
n_activity=2158 dram_eff=0.3633
bk0: 8a 3433948i bk1: 8a 3433933i bk2: 0a 3434081i bk3: 0a 3434081i bk4: 0a 3433982i bk5: 0a 3433969i bk6: 0a 3434081i bk7: 0a 3434081i bk8: 0a 3433963i bk9: 0a 3433967i bk10: 0a 3434081i bk11: 0a 3434081i bk12: 0a 3434081i bk13: 0a 3434081i bk14: 0a 3434081i bk15: 0a 3434081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989796
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.006004
Bank_Level_Parallism_Col = 1.006135
Bank_Level_Parallism_Ready = 1.003826
write_to_read_ratio_blp_rw_average = 0.964554
GrpLevelPara = 1.006135 

BW Util details:
bwutil = 0.000228 
total_CMD = 3434081 
util_bw = 784 
Wasted_Col = 691 
Wasted_Row = 24 
Idle = 3432582 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 613 
rwq = 0 
CCDLc_limit_alone = 613 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3434081 
n_nop = 3433287 
Read = 16 
Write = 768 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 784 
total_req = 784 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 784 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000228 
Either_Row_CoL_Bus_Util = 0.000231 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000601 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.000601325
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3434081 n_nop=3433287 n_act=8 n_pre=2 n_ref_event=0 n_req=784 n_rd=16 n_rd_L2_A=0 n_write=768 n_wr_bk=0 bw_util=0.0002283
n_activity=2124 dram_eff=0.3691
bk0: 8a 3433940i bk1: 8a 3433927i bk2: 0a 3434081i bk3: 0a 3434081i bk4: 0a 3433986i bk5: 0a 3433964i bk6: 0a 3434081i bk7: 0a 3434081i bk8: 0a 3433982i bk9: 0a 3433969i bk10: 0a 3434081i bk11: 0a 3434081i bk12: 0a 3434081i bk13: 0a 3434081i bk14: 0a 3434081i bk15: 0a 3434081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989796
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.021074
Bank_Level_Parallism_Col = 1.021543
Bank_Level_Parallism_Ready = 1.017857
write_to_read_ratio_blp_rw_average = 0.963864
GrpLevelPara = 1.021543 

BW Util details:
bwutil = 0.000228 
total_CMD = 3434081 
util_bw = 784 
Wasted_Col = 663 
Wasted_Row = 24 
Idle = 3432610 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 585 
rwq = 0 
CCDLc_limit_alone = 585 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3434081 
n_nop = 3433287 
Read = 16 
Write = 768 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 784 
total_req = 784 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 784 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000228 
Either_Row_CoL_Bus_Util = 0.000231 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000575 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.000575409
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3434081 n_nop=3433287 n_act=8 n_pre=2 n_ref_event=0 n_req=784 n_rd=16 n_rd_L2_A=0 n_write=768 n_wr_bk=0 bw_util=0.0002283
n_activity=2196 dram_eff=0.357
bk0: 8a 3433942i bk1: 8a 3433936i bk2: 0a 3434081i bk3: 0a 3434081i bk4: 0a 3433981i bk5: 0a 3433975i bk6: 0a 3434081i bk7: 0a 3434081i bk8: 0a 3433986i bk9: 0a 3433964i bk10: 0a 3434081i bk11: 0a 3434081i bk12: 0a 3434081i bk13: 0a 3434081i bk14: 0a 3434081i bk15: 0a 3434081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989796
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.027663
Bank_Level_Parallism_Col = 1.028288
Bank_Level_Parallism_Ready = 1.021684
write_to_read_ratio_blp_rw_average = 0.963225
GrpLevelPara = 1.028288 

BW Util details:
bwutil = 0.000228 
total_CMD = 3434081 
util_bw = 784 
Wasted_Col = 638 
Wasted_Row = 24 
Idle = 3432635 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 560 
rwq = 0 
CCDLc_limit_alone = 560 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3434081 
n_nop = 3433287 
Read = 16 
Write = 768 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 784 
total_req = 784 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 784 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000228 
Either_Row_CoL_Bus_Util = 0.000231 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000476 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00047611
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3434081 n_nop=3433287 n_act=8 n_pre=2 n_ref_event=0 n_req=784 n_rd=16 n_rd_L2_A=0 n_write=768 n_wr_bk=0 bw_util=0.0002283
n_activity=2225 dram_eff=0.3524
bk0: 8a 3433956i bk1: 8a 3433946i bk2: 0a 3434081i bk3: 0a 3434081i bk4: 0a 3433975i bk5: 0a 3433979i bk6: 0a 3434081i bk7: 0a 3434081i bk8: 0a 3433981i bk9: 0a 3433975i bk10: 0a 3434081i bk11: 0a 3434081i bk12: 0a 3434081i bk13: 0a 3434081i bk14: 0a 3434081i bk15: 0a 3434081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989796
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.013204
Bank_Level_Parallism_Col = 1.013504
Bank_Level_Parallism_Ready = 1.011480
write_to_read_ratio_blp_rw_average = 0.963042
GrpLevelPara = 1.013504 

BW Util details:
bwutil = 0.000228 
total_CMD = 3434081 
util_bw = 784 
Wasted_Col = 631 
Wasted_Row = 24 
Idle = 3432642 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 553 
rwq = 0 
CCDLc_limit_alone = 553 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3434081 
n_nop = 3433287 
Read = 16 
Write = 768 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 784 
total_req = 784 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 784 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000228 
Either_Row_CoL_Bus_Util = 0.000231 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000438 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000437672
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3434081 n_nop=3433287 n_act=8 n_pre=2 n_ref_event=0 n_req=784 n_rd=16 n_rd_L2_A=0 n_write=768 n_wr_bk=0 bw_util=0.0002283
n_activity=2212 dram_eff=0.3544
bk0: 8a 3433942i bk1: 8a 3433942i bk2: 0a 3434081i bk3: 0a 3434081i bk4: 0a 3433976i bk5: 0a 3433961i bk6: 0a 3434081i bk7: 0a 3434081i bk8: 0a 3433975i bk9: 0a 3433979i bk10: 0a 3434081i bk11: 0a 3434081i bk12: 0a 3434081i bk13: 0a 3434081i bk14: 0a 3434081i bk15: 0a 3434081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989796
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.006734
Bank_Level_Parallism_Col = 1.006882
Bank_Level_Parallism_Ready = 1.003826
write_to_read_ratio_blp_rw_average = 0.964212
GrpLevelPara = 1.006882 

BW Util details:
bwutil = 0.000228 
total_CMD = 3434081 
util_bw = 784 
Wasted_Col = 677 
Wasted_Row = 24 
Idle = 3432596 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 599 
rwq = 0 
CCDLc_limit_alone = 599 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3434081 
n_nop = 3433287 
Read = 16 
Write = 768 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 784 
total_req = 784 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 784 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000228 
Either_Row_CoL_Bus_Util = 0.000231 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000509 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.000508724
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3434081 n_nop=3433287 n_act=8 n_pre=2 n_ref_event=0 n_req=784 n_rd=16 n_rd_L2_A=0 n_write=768 n_wr_bk=0 bw_util=0.0002283
n_activity=2165 dram_eff=0.3621
bk0: 8a 3433948i bk1: 8a 3433943i bk2: 0a 3434081i bk3: 0a 3434081i bk4: 0a 3433975i bk5: 0a 3433960i bk6: 0a 3434081i bk7: 0a 3434081i bk8: 0a 3433976i bk9: 0a 3433961i bk10: 0a 3434081i bk11: 0a 3434081i bk12: 0a 3434081i bk13: 0a 3434081i bk14: 0a 3434081i bk15: 0a 3434081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989796
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.010054
Bank_Level_Parallism_Col = 1.010274
Bank_Level_Parallism_Ready = 1.008929
write_to_read_ratio_blp_rw_average = 0.964384
GrpLevelPara = 1.010274 

BW Util details:
bwutil = 0.000228 
total_CMD = 3434081 
util_bw = 784 
Wasted_Col = 684 
Wasted_Row = 24 
Idle = 3432589 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 606 
rwq = 0 
CCDLc_limit_alone = 606 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3434081 
n_nop = 3433287 
Read = 16 
Write = 768 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 784 
total_req = 784 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 784 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000228 
Either_Row_CoL_Bus_Util = 0.000231 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000544 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00054425
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3434081 n_nop=3433287 n_act=8 n_pre=2 n_ref_event=0 n_req=784 n_rd=16 n_rd_L2_A=0 n_write=768 n_wr_bk=0 bw_util=0.0002283
n_activity=2199 dram_eff=0.3565
bk0: 8a 3433945i bk1: 8a 3433936i bk2: 0a 3434081i bk3: 0a 3434081i bk4: 0a 3433979i bk5: 0a 3433973i bk6: 0a 3434081i bk7: 0a 3434081i bk8: 0a 3433975i bk9: 0a 3433960i bk10: 0a 3434081i bk11: 0a 3434081i bk12: 0a 3434081i bk13: 0a 3434081i bk14: 0a 3434081i bk15: 0a 3434081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989796
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.003340
Bank_Level_Parallism_Col = 1.003413
Bank_Level_Parallism_Ready = 1.005102
write_to_read_ratio_blp_rw_average = 0.964505
GrpLevelPara = 1.003413 

BW Util details:
bwutil = 0.000228 
total_CMD = 3434081 
util_bw = 784 
Wasted_Col = 689 
Wasted_Row = 24 
Idle = 3432584 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 611 
rwq = 0 
CCDLc_limit_alone = 611 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3434081 
n_nop = 3433287 
Read = 16 
Write = 768 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 784 
total_req = 784 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 784 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000228 
Either_Row_CoL_Bus_Util = 0.000231 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000540 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.000539882
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3434081 n_nop=3433287 n_act=8 n_pre=2 n_ref_event=0 n_req=784 n_rd=16 n_rd_L2_A=0 n_write=768 n_wr_bk=0 bw_util=0.0002283
n_activity=2275 dram_eff=0.3446
bk0: 8a 3433938i bk1: 8a 3433938i bk2: 0a 3434081i bk3: 0a 3434081i bk4: 0a 3433989i bk5: 0a 3433980i bk6: 0a 3434081i bk7: 0a 3434081i bk8: 0a 3433979i bk9: 0a 3433973i bk10: 0a 3434081i bk11: 0a 3434081i bk12: 0a 3434081i bk13: 0a 3434081i bk14: 0a 3434081i bk15: 0a 3434081i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.989796
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = 0.992188
Bank_Level_Parallism = 1.003406
Bank_Level_Parallism_Col = 1.003482
Bank_Level_Parallism_Ready = 1.001276
write_to_read_ratio_blp_rw_average = 0.963788
GrpLevelPara = 1.003482 

BW Util details:
bwutil = 0.000228 
total_CMD = 3434081 
util_bw = 784 
Wasted_Col = 660 
Wasted_Row = 24 
Idle = 3432613 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 54 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 582 
rwq = 0 
CCDLc_limit_alone = 582 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 3434081 
n_nop = 3433287 
Read = 16 
Write = 768 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 2 
n_ref = 0 
n_req = 784 
total_req = 784 

Dual Bus Interface Util: 
issued_total_row = 10 
issued_total_col = 784 
Row_Bus_Util =  0.000003 
CoL_Bus_Util = 0.000228 
Either_Row_CoL_Bus_Util = 0.000231 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000437 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00043738

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1567, Miss = 8, Miss_rate = 0.005, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[1]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[2]: Access = 1655, Miss = 32, Miss_rate = 0.019, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[3]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[4]: Access = 1779, Miss = 8, Miss_rate = 0.004, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[5]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[6]: Access = 672, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[7]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[8]: Access = 672, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[9]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[10]: Access = 672, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[11]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[12]: Access = 672, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[13]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[14]: Access = 672, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[15]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[16]: Access = 672, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[17]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[18]: Access = 672, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[19]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[20]: Access = 672, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[21]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[22]: Access = 672, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[23]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[24]: Access = 672, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[25]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[26]: Access = 672, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[27]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[28]: Access = 672, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[29]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[30]: Access = 672, Miss = 8, Miss_rate = 0.012, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[31]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[32]: Access = 609, Miss = 8, Miss_rate = 0.013, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[33]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[34]: Access = 545, Miss = 8, Miss_rate = 0.015, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[35]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[36]: Access = 481, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[37]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[38]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[39]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[40]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[41]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[42]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[43]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[44]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[45]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[46]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[47]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[48]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[49]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[50]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[51]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[52]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[53]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[54]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[55]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[56]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[57]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[58]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[59]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[60]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[61]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[62]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_cache_bank[63]: Access = 480, Miss = 8, Miss_rate = 0.017, Pending_hits = 24, Reservation_fails = 0
L2_total_cache_accesses = 36972
L2_total_cache_misses = 536
L2_total_cache_miss_rate = 0.0145
L2_total_cache_pending_hits = 1536
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7252
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 27648
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 23
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9300
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 27672
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=36972
icnt_total_pkts_simt_to_mem=36972
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 36972
Req_Network_cycles = 4573390
Req_Network_injected_packets_per_cycle =       0.0081 
Req_Network_conflicts_per_cycle =       0.0037
Req_Network_conflicts_per_cycle_util =       0.9252
Req_Bank_Level_Parallism =       2.0430
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0023
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0001

Reply_Network_injected_packets_num = 36972
Reply_Network_cycles = 4573390
Reply_Network_injected_packets_per_cycle =        0.0081
Reply_Network_conflicts_per_cycle =        0.0221
Reply_Network_conflicts_per_cycle_util =       5.3838
Reply_Bank_Level_Parallism =       1.9716
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0034
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 3 hrs, 34 min, 12 sec (12852 sec)
gpgpu_simulation_rate = 64600 (inst/sec)
gpgpu_simulation_rate = 355 (cycle/sec)
gpgpu_silicon_slowdown = 3188732x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: *** exit detected ***
