{
	"DESIGN_NAME": "fpdiv",
	"VERILOG_FILES":

	 ["dir::src/fpdiv.v",
	 "dir::src/myreg.v",
	"dir::src/rounder.v",
	"dir::src/fractional_divider.v"],

	"CLOCK_PORT": "clk",
	"FP_PDN_VOFFSET": 7,
	"FP_PDN_HOFFSET": 7,
	"FP_PDN_SKIPTRIM": true,
	"FP_CORE_UTIL" : 40,
	"CLOCK_PERIOD": 10.0,
	"PNR_SDC_FILE" : "dir::src/clk.sdc",
	"SIGNOFF_SDC_FILE" : "dir::src/clk.sdc",
	"SYNTH_STRATEGY": "AREA 3"
}
