

================================================================
== Vitis HLS Report for 'quad_frame_remapper_Pipeline_VITIS_LOOP_146_3'
================================================================
* Date:           Wed Feb 25 19:26:50 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.480 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     2309|     2309|  23.090 us|  23.090 us|  2307|  2307|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_146_3  |     2307|     2307|         7|          3|          1|   768|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 3, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.31>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:146]   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i128 %line_buf_out"   --->   Operation 11 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln146 = store i10 0, i10 %i" [C:/quad_frame_remapper/quad_frame_remapper.cpp:146]   --->   Operation 12 'store' 'store_ln146' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc80"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_1 = load i10 %i" [C:/quad_frame_remapper/quad_frame_remapper.cpp:146]   --->   Operation 14 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.73ns)   --->   "%icmp_ln146 = icmp_eq  i10 %i_1, i10 768" [C:/quad_frame_remapper/quad_frame_remapper.cpp:146]   --->   Operation 15 'icmp' 'icmp_ln146' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %i_1, i3 0" [C:/quad_frame_remapper/quad_frame_remapper.cpp:148]   --->   Operation 16 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %i_1, i1 0" [C:/quad_frame_remapper/quad_frame_remapper.cpp:148]   --->   Operation 17 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln148 = zext i11 %tmp" [C:/quad_frame_remapper/quad_frame_remapper.cpp:148]   --->   Operation 18 'zext' 'zext_ln148' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.67ns)   --->   "%add_ln148 = add i13 %p_shl1, i13 %zext_ln148" [C:/quad_frame_remapper/quad_frame_remapper.cpp:148]   --->   Operation 19 'add' 'add_ln148' <Predicate = (!icmp_ln146)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i10 @_ssdm_op_PartSelect.i10.i13.i32.i32, i13 %add_ln148, i32 3, i32 12" [C:/quad_frame_remapper/quad_frame_remapper.cpp:154]   --->   Operation 20 'partselect' 'tmp_7' <Predicate = (!icmp_ln146)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.48>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln154_4 = zext i10 %tmp_7" [C:/quad_frame_remapper/quad_frame_remapper.cpp:154]   --->   Operation 21 'zext' 'zext_ln154_4' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %tmp_7, i2 0" [C:/quad_frame_remapper/quad_frame_remapper.cpp:154]   --->   Operation 22 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.54ns)   --->   "%sub_ln154 = sub i12 %p_shl2, i12 %zext_ln154_4" [C:/quad_frame_remapper/quad_frame_remapper.cpp:154]   --->   Operation 23 'sub' 'sub_ln154' <Predicate = (!icmp_ln146)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln154_1 = zext i12 %sub_ln154" [C:/quad_frame_remapper/quad_frame_remapper.cpp:154]   --->   Operation 24 'zext' 'zext_ln154_1' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.67ns)   --->   "%add_ln154 = add i13 %zext_ln154_1, i13 2880" [C:/quad_frame_remapper/quad_frame_remapper.cpp:154]   --->   Operation 25 'add' 'add_ln154' <Predicate = (!icmp_ln146)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i9 @_ssdm_op_PartSelect.i9.i13.i32.i32, i13 %add_ln154, i32 4, i32 12" [C:/quad_frame_remapper/quad_frame_remapper.cpp:154]   --->   Operation 26 'partselect' 'lshr_ln3' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln154 = zext i9 %lshr_ln3" [C:/quad_frame_remapper/quad_frame_remapper.cpp:154]   --->   Operation 27 'zext' 'zext_ln154' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%line_buf_in_addr = getelementptr i128 %line_buf_in, i64 0, i64 %zext_ln154" [C:/quad_frame_remapper/quad_frame_remapper.cpp:154]   --->   Operation 28 'getelementptr' 'line_buf_in_addr' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (3.25ns)   --->   "%line_buf_in_load = load i9 %line_buf_in_addr" [C:/quad_frame_remapper/quad_frame_remapper.cpp:154]   --->   Operation 29 'load' 'line_buf_in_load' <Predicate = (!icmp_ln146)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 360> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln154 = trunc i13 %add_ln154" [C:/quad_frame_remapper/quad_frame_remapper.cpp:154]   --->   Operation 30 'trunc' 'trunc_ln154' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.67ns)   --->   "%add_ln155 = add i13 %zext_ln154_1, i13 2881" [C:/quad_frame_remapper/quad_frame_remapper.cpp:155]   --->   Operation 31 'add' 'add_ln155' <Predicate = (!icmp_ln146)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i9 @_ssdm_op_PartSelect.i9.i13.i32.i32, i13 %add_ln155, i32 4, i32 12" [C:/quad_frame_remapper/quad_frame_remapper.cpp:155]   --->   Operation 32 'partselect' 'lshr_ln4' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln155 = zext i9 %lshr_ln4" [C:/quad_frame_remapper/quad_frame_remapper.cpp:155]   --->   Operation 33 'zext' 'zext_ln155' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%line_buf_in_addr_1 = getelementptr i128 %line_buf_in, i64 0, i64 %zext_ln155" [C:/quad_frame_remapper/quad_frame_remapper.cpp:155]   --->   Operation 34 'getelementptr' 'line_buf_in_addr_1' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (3.25ns)   --->   "%line_buf_in_load_1 = load i9 %line_buf_in_addr_1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:155]   --->   Operation 35 'load' 'line_buf_in_load_1' <Predicate = (!icmp_ln146)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 360> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln155 = trunc i13 %add_ln155" [C:/quad_frame_remapper/quad_frame_remapper.cpp:155]   --->   Operation 36 'trunc' 'trunc_ln155' <Predicate = (!icmp_ln146)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.93>
ST_3 : Operation 37 [1/1] (1.73ns)   --->   "%add_ln146 = add i10 %i_1, i10 1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:146]   --->   Operation 37 'add' 'add_ln146' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln146 = br i1 %icmp_ln146, void %for.inc80.split, void %for.end82.exitStub" [C:/quad_frame_remapper/quad_frame_remapper.cpp:146]   --->   Operation 38 'br' 'br_ln146' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/2] ( I:3.25ns O:3.25ns )   --->   "%line_buf_in_load = load i9 %line_buf_in_addr" [C:/quad_frame_remapper/quad_frame_remapper.cpp:154]   --->   Operation 39 'load' 'line_buf_in_load' <Predicate = (!icmp_ln146)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 360> <RAM>
ST_3 : Operation 40 [1/2] ( I:3.25ns O:3.25ns )   --->   "%line_buf_in_load_1 = load i9 %line_buf_in_addr_1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:155]   --->   Operation 40 'load' 'line_buf_in_load_1' <Predicate = (!icmp_ln146)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 360> <RAM>
ST_3 : Operation 41 [1/1] (1.67ns)   --->   "%add_ln156 = add i13 %zext_ln154_1, i13 2882" [C:/quad_frame_remapper/quad_frame_remapper.cpp:156]   --->   Operation 41 'add' 'add_ln156' <Predicate = (!icmp_ln146)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i9 @_ssdm_op_PartSelect.i9.i13.i32.i32, i13 %add_ln156, i32 4, i32 12" [C:/quad_frame_remapper/quad_frame_remapper.cpp:156]   --->   Operation 42 'partselect' 'lshr_ln5' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln156 = zext i9 %lshr_ln5" [C:/quad_frame_remapper/quad_frame_remapper.cpp:156]   --->   Operation 43 'zext' 'zext_ln156' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%line_buf_in_addr_2 = getelementptr i128 %line_buf_in, i64 0, i64 %zext_ln156" [C:/quad_frame_remapper/quad_frame_remapper.cpp:156]   --->   Operation 44 'getelementptr' 'line_buf_in_addr_2' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_3 : Operation 45 [2/2] (3.25ns)   --->   "%line_buf_in_load_2 = load i9 %line_buf_in_addr_2" [C:/quad_frame_remapper/quad_frame_remapper.cpp:156]   --->   Operation 45 'load' 'line_buf_in_load_2' <Predicate = (!icmp_ln146)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 360> <RAM>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln156 = trunc i13 %add_ln156" [C:/quad_frame_remapper/quad_frame_remapper.cpp:156]   --->   Operation 46 'trunc' 'trunc_ln156' <Predicate = (!icmp_ln146)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln146 = store i10 %add_ln146, i10 %i" [C:/quad_frame_remapper/quad_frame_remapper.cpp:146]   --->   Operation 47 'store' 'store_ln146' <Predicate = (!icmp_ln146)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 5.62>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln146 = zext i10 %i_1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:146]   --->   Operation 48 'zext' 'zext_ln146' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln154, i3 0" [C:/quad_frame_remapper/quad_frame_remapper.cpp:154]   --->   Operation 49 'bitconcatenate' 'shl_ln4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln154_5 = zext i7 %shl_ln4" [C:/quad_frame_remapper/quad_frame_remapper.cpp:154]   --->   Operation 50 'zext' 'zext_ln154_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (4.89ns)   --->   "%lshr_ln154 = lshr i128 %line_buf_in_load, i128 %zext_ln154_5" [C:/quad_frame_remapper/quad_frame_remapper.cpp:154]   --->   Operation 51 'lshr' 'lshr_ln154' <Predicate = true> <Delay = 4.89> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln154_1 = trunc i128 %lshr_ln154" [C:/quad_frame_remapper/quad_frame_remapper.cpp:154]   --->   Operation 52 'trunc' 'trunc_ln154_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %i_1, i2 0" [C:/quad_frame_remapper/quad_frame_remapper.cpp:154]   --->   Operation 53 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.54ns)   --->   "%sub_ln154_1 = sub i12 %p_shl, i12 %zext_ln146" [C:/quad_frame_remapper/quad_frame_remapper.cpp:154]   --->   Operation 54 'sub' 'sub_ln154_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln154_6 = zext i12 %sub_ln154_1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:154]   --->   Operation 55 'zext' 'zext_ln154_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (1.67ns)   --->   "%add_ln154_1 = add i13 %zext_ln154_6, i13 3168" [C:/quad_frame_remapper/quad_frame_remapper.cpp:154]   --->   Operation 56 'add' 'add_ln154_1' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln154_2 = trunc i13 %add_ln154_1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:154]   --->   Operation 57 'trunc' 'trunc_ln154_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln154_3 = zext i4 %trunc_ln154_2" [C:/quad_frame_remapper/quad_frame_remapper.cpp:154]   --->   Operation 58 'zext' 'zext_ln154_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (2.39ns)   --->   "%shl_ln154 = shl i16 1, i16 %zext_ln154_3" [C:/quad_frame_remapper/quad_frame_remapper.cpp:154]   --->   Operation 59 'shl' 'shl_ln154' <Predicate = true> <Delay = 2.39> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.39> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%lshr_ln154_2 = partselect i9 @_ssdm_op_PartSelect.i9.i13.i32.i32, i13 %add_ln154_1, i32 4, i32 12" [C:/quad_frame_remapper/quad_frame_remapper.cpp:154]   --->   Operation 60 'partselect' 'lshr_ln154_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%shl_ln5 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln155, i3 0" [C:/quad_frame_remapper/quad_frame_remapper.cpp:155]   --->   Operation 61 'bitconcatenate' 'shl_ln5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln155_1 = zext i7 %shl_ln5" [C:/quad_frame_remapper/quad_frame_remapper.cpp:155]   --->   Operation 62 'zext' 'zext_ln155_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (4.89ns)   --->   "%lshr_ln155 = lshr i128 %line_buf_in_load_1, i128 %zext_ln155_1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:155]   --->   Operation 63 'lshr' 'lshr_ln155' <Predicate = true> <Delay = 4.89> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln155_1 = trunc i128 %lshr_ln155" [C:/quad_frame_remapper/quad_frame_remapper.cpp:155]   --->   Operation 64 'trunc' 'trunc_ln155_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/2] ( I:3.25ns O:3.25ns )   --->   "%line_buf_in_load_2 = load i9 %line_buf_in_addr_2" [C:/quad_frame_remapper/quad_frame_remapper.cpp:156]   --->   Operation 65 'load' 'line_buf_in_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 82 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 128> <Depth = 360> <RAM>
ST_4 : Operation 105 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 105 'ret' 'ret_ln0' <Predicate = (icmp_ln146)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 6.40>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln154_2 = zext i8 %trunc_ln154_1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:154]   --->   Operation 66 'zext' 'zext_ln154_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%shl_ln154_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln154_2, i3 0" [C:/quad_frame_remapper/quad_frame_remapper.cpp:154]   --->   Operation 67 'bitconcatenate' 'shl_ln154_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln154_7 = zext i7 %shl_ln154_2" [C:/quad_frame_remapper/quad_frame_remapper.cpp:154]   --->   Operation 68 'zext' 'zext_ln154_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (3.14ns)   --->   "%shl_ln154_1 = shl i128 %zext_ln154_2, i128 %zext_ln154_7" [C:/quad_frame_remapper/quad_frame_remapper.cpp:154]   --->   Operation 69 'shl' 'shl_ln154_1' <Predicate = true> <Delay = 3.14> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln154_8 = zext i9 %lshr_ln154_2" [C:/quad_frame_remapper/quad_frame_remapper.cpp:154]   --->   Operation 70 'zext' 'zext_ln154_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%line_buf_out_addr = getelementptr i128 %line_buf_out, i64 0, i64 %zext_ln154_8" [C:/quad_frame_remapper/quad_frame_remapper.cpp:154]   --->   Operation 71 'getelementptr' 'line_buf_out_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln154 = store void @_ssdm_op_Write.bram.p0i128, i9 %line_buf_out_addr, i128 %shl_ln154_1, i16 %shl_ln154" [C:/quad_frame_remapper/quad_frame_remapper.cpp:154]   --->   Operation 72 'store' 'store_ln154' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 360> <RAM>
ST_5 : Operation 73 [1/1] (1.67ns)   --->   "%add_ln155_1 = add i13 %zext_ln154_6, i13 3169" [C:/quad_frame_remapper/quad_frame_remapper.cpp:155]   --->   Operation 73 'add' 'add_ln155_1' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln155_2 = trunc i13 %add_ln155_1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:155]   --->   Operation 74 'trunc' 'trunc_ln155_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln155_3 = zext i4 %trunc_ln155_2" [C:/quad_frame_remapper/quad_frame_remapper.cpp:155]   --->   Operation 75 'zext' 'zext_ln155_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (2.39ns)   --->   "%shl_ln155 = shl i16 1, i16 %zext_ln155_3" [C:/quad_frame_remapper/quad_frame_remapper.cpp:155]   --->   Operation 76 'shl' 'shl_ln155' <Predicate = true> <Delay = 2.39> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.39> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%lshr_ln155_2 = partselect i9 @_ssdm_op_PartSelect.i9.i13.i32.i32, i13 %add_ln155_1, i32 4, i32 12" [C:/quad_frame_remapper/quad_frame_remapper.cpp:155]   --->   Operation 77 'partselect' 'lshr_ln155_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%shl_ln6 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln156, i3 0" [C:/quad_frame_remapper/quad_frame_remapper.cpp:156]   --->   Operation 78 'bitconcatenate' 'shl_ln6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln156_1 = zext i7 %shl_ln6" [C:/quad_frame_remapper/quad_frame_remapper.cpp:156]   --->   Operation 79 'zext' 'zext_ln156_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (4.89ns)   --->   "%lshr_ln156 = lshr i128 %line_buf_in_load_2, i128 %zext_ln156_1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:156]   --->   Operation 80 'lshr' 'lshr_ln156' <Predicate = true> <Delay = 4.89> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln156_1 = trunc i128 %lshr_ln156" [C:/quad_frame_remapper/quad_frame_remapper.cpp:156]   --->   Operation 81 'trunc' 'trunc_ln156_1' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.40>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln155_2 = zext i8 %trunc_ln155_1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:155]   --->   Operation 82 'zext' 'zext_ln155_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%shl_ln155_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln155_2, i3 0" [C:/quad_frame_remapper/quad_frame_remapper.cpp:155]   --->   Operation 83 'bitconcatenate' 'shl_ln155_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln155_4 = zext i7 %shl_ln155_2" [C:/quad_frame_remapper/quad_frame_remapper.cpp:155]   --->   Operation 84 'zext' 'zext_ln155_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (3.14ns)   --->   "%shl_ln155_1 = shl i128 %zext_ln155_2, i128 %zext_ln155_4" [C:/quad_frame_remapper/quad_frame_remapper.cpp:155]   --->   Operation 85 'shl' 'shl_ln155_1' <Predicate = true> <Delay = 3.14> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln155_5 = zext i9 %lshr_ln155_2" [C:/quad_frame_remapper/quad_frame_remapper.cpp:155]   --->   Operation 86 'zext' 'zext_ln155_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%line_buf_out_addr_1 = getelementptr i128 %line_buf_out, i64 0, i64 %zext_ln155_5" [C:/quad_frame_remapper/quad_frame_remapper.cpp:155]   --->   Operation 87 'getelementptr' 'line_buf_out_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln155 = store void @_ssdm_op_Write.bram.p0i128, i9 %line_buf_out_addr_1, i128 %shl_ln155_1, i16 %shl_ln155" [C:/quad_frame_remapper/quad_frame_remapper.cpp:155]   --->   Operation 88 'store' 'store_ln155' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 360> <RAM>
ST_6 : Operation 89 [1/1] (1.67ns)   --->   "%add_ln156_1 = add i13 %zext_ln154_6, i13 3170" [C:/quad_frame_remapper/quad_frame_remapper.cpp:156]   --->   Operation 89 'add' 'add_ln156_1' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln156_2 = zext i8 %trunc_ln156_1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:156]   --->   Operation 90 'zext' 'zext_ln156_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln156_2 = trunc i13 %add_ln156_1" [C:/quad_frame_remapper/quad_frame_remapper.cpp:156]   --->   Operation 91 'trunc' 'trunc_ln156_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln156_3 = zext i4 %trunc_ln156_2" [C:/quad_frame_remapper/quad_frame_remapper.cpp:156]   --->   Operation 92 'zext' 'zext_ln156_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (2.39ns)   --->   "%shl_ln156 = shl i16 1, i16 %zext_ln156_3" [C:/quad_frame_remapper/quad_frame_remapper.cpp:156]   --->   Operation 93 'shl' 'shl_ln156' <Predicate = true> <Delay = 2.39> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 2.39> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%shl_ln156_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %trunc_ln156_2, i3 0" [C:/quad_frame_remapper/quad_frame_remapper.cpp:156]   --->   Operation 94 'bitconcatenate' 'shl_ln156_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln156_4 = zext i7 %shl_ln156_2" [C:/quad_frame_remapper/quad_frame_remapper.cpp:156]   --->   Operation 95 'zext' 'zext_ln156_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (3.14ns)   --->   "%shl_ln156_1 = shl i128 %zext_ln156_2, i128 %zext_ln156_4" [C:/quad_frame_remapper/quad_frame_remapper.cpp:156]   --->   Operation 96 'shl' 'shl_ln156_1' <Predicate = true> <Delay = 3.14> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.14> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%lshr_ln156_2 = partselect i9 @_ssdm_op_PartSelect.i9.i13.i32.i32, i13 %add_ln156_1, i32 4, i32 12" [C:/quad_frame_remapper/quad_frame_remapper.cpp:156]   --->   Operation 97 'partselect' 'lshr_ln156_2' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%specpipeline_ln146 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [C:/quad_frame_remapper/quad_frame_remapper.cpp:146]   --->   Operation 98 'specpipeline' 'specpipeline_ln146' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%speclooptripcount_ln146 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768" [C:/quad_frame_remapper/quad_frame_remapper.cpp:146]   --->   Operation 99 'speclooptripcount' 'speclooptripcount_ln146' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%specloopname_ln146 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [C:/quad_frame_remapper/quad_frame_remapper.cpp:146]   --->   Operation 100 'specloopname' 'specloopname_ln146' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln156_5 = zext i9 %lshr_ln156_2" [C:/quad_frame_remapper/quad_frame_remapper.cpp:156]   --->   Operation 101 'zext' 'zext_ln156_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%line_buf_out_addr_2 = getelementptr i128 %line_buf_out, i64 0, i64 %zext_ln156_5" [C:/quad_frame_remapper/quad_frame_remapper.cpp:156]   --->   Operation 102 'getelementptr' 'line_buf_out_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln156 = store void @_ssdm_op_Write.bram.p0i128, i9 %line_buf_out_addr_2, i128 %shl_ln156_1, i16 %shl_ln156" [C:/quad_frame_remapper/quad_frame_remapper.cpp:156]   --->   Operation 103 'store' 'store_ln156' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 360> <RAM>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln146 = br void %for.inc80" [C:/quad_frame_remapper/quad_frame_remapper.cpp:146]   --->   Operation 104 'br' 'br_ln146' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ line_buf_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11333333333333333]; IO mode=ap_memory:ce=0
Port [ line_buf_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                          (alloca                ) [ 01110000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 00000000]
store_ln146                (store                 ) [ 00000000]
br_ln0                     (br                    ) [ 00000000]
i_1                        (load                  ) [ 01111000]
icmp_ln146                 (icmp                  ) [ 01111000]
p_shl1                     (bitconcatenate        ) [ 00000000]
tmp                        (bitconcatenate        ) [ 00000000]
zext_ln148                 (zext                  ) [ 00000000]
add_ln148                  (add                   ) [ 00000000]
tmp_7                      (partselect            ) [ 00100000]
zext_ln154_4               (zext                  ) [ 00000000]
p_shl2                     (bitconcatenate        ) [ 00000000]
sub_ln154                  (sub                   ) [ 00000000]
zext_ln154_1               (zext                  ) [ 00010000]
add_ln154                  (add                   ) [ 00000000]
lshr_ln3                   (partselect            ) [ 00000000]
zext_ln154                 (zext                  ) [ 00000000]
line_buf_in_addr           (getelementptr         ) [ 00010000]
trunc_ln154                (trunc                 ) [ 01011000]
add_ln155                  (add                   ) [ 00000000]
lshr_ln4                   (partselect            ) [ 00000000]
zext_ln155                 (zext                  ) [ 00000000]
line_buf_in_addr_1         (getelementptr         ) [ 00010000]
trunc_ln155                (trunc                 ) [ 01011000]
add_ln146                  (add                   ) [ 00000000]
br_ln146                   (br                    ) [ 00000000]
line_buf_in_load           (load                  ) [ 01001000]
line_buf_in_load_1         (load                  ) [ 01001000]
add_ln156                  (add                   ) [ 00000000]
lshr_ln5                   (partselect            ) [ 00000000]
zext_ln156                 (zext                  ) [ 00000000]
line_buf_in_addr_2         (getelementptr         ) [ 01001000]
trunc_ln156                (trunc                 ) [ 01101100]
store_ln146                (store                 ) [ 00000000]
zext_ln146                 (zext                  ) [ 00000000]
shl_ln4                    (bitconcatenate        ) [ 00000000]
zext_ln154_5               (zext                  ) [ 00000000]
lshr_ln154                 (lshr                  ) [ 00000000]
trunc_ln154_1              (trunc                 ) [ 00100100]
p_shl                      (bitconcatenate        ) [ 00000000]
sub_ln154_1                (sub                   ) [ 00000000]
zext_ln154_6               (zext                  ) [ 00110110]
add_ln154_1                (add                   ) [ 00000000]
trunc_ln154_2              (trunc                 ) [ 00100100]
zext_ln154_3               (zext                  ) [ 00000000]
shl_ln154                  (shl                   ) [ 00100100]
lshr_ln154_2               (partselect            ) [ 00100100]
shl_ln5                    (bitconcatenate        ) [ 00000000]
zext_ln155_1               (zext                  ) [ 00000000]
lshr_ln155                 (lshr                  ) [ 00000000]
trunc_ln155_1              (trunc                 ) [ 00110110]
line_buf_in_load_2         (load                  ) [ 00100100]
zext_ln154_2               (zext                  ) [ 00000000]
shl_ln154_2                (bitconcatenate        ) [ 00000000]
zext_ln154_7               (zext                  ) [ 00000000]
shl_ln154_1                (shl                   ) [ 00000000]
zext_ln154_8               (zext                  ) [ 00000000]
line_buf_out_addr          (getelementptr         ) [ 00000000]
store_ln154                (store                 ) [ 00000000]
add_ln155_1                (add                   ) [ 00000000]
trunc_ln155_2              (trunc                 ) [ 00010010]
zext_ln155_3               (zext                  ) [ 00000000]
shl_ln155                  (shl                   ) [ 00010010]
lshr_ln155_2               (partselect            ) [ 00010010]
shl_ln6                    (bitconcatenate        ) [ 00000000]
zext_ln156_1               (zext                  ) [ 00000000]
lshr_ln156                 (lshr                  ) [ 00000000]
trunc_ln156_1              (trunc                 ) [ 00010010]
zext_ln155_2               (zext                  ) [ 00000000]
shl_ln155_2                (bitconcatenate        ) [ 00000000]
zext_ln155_4               (zext                  ) [ 00000000]
shl_ln155_1                (shl                   ) [ 00000000]
zext_ln155_5               (zext                  ) [ 00000000]
line_buf_out_addr_1        (getelementptr         ) [ 00000000]
store_ln155                (store                 ) [ 00000000]
add_ln156_1                (add                   ) [ 00000000]
zext_ln156_2               (zext                  ) [ 00000000]
trunc_ln156_2              (trunc                 ) [ 00000000]
zext_ln156_3               (zext                  ) [ 00000000]
shl_ln156                  (shl                   ) [ 01000001]
shl_ln156_2                (bitconcatenate        ) [ 00000000]
zext_ln156_4               (zext                  ) [ 00000000]
shl_ln156_1                (shl                   ) [ 01000001]
lshr_ln156_2               (partselect            ) [ 01000001]
specpipeline_ln146         (specpipeline          ) [ 00000000]
speclooptripcount_ln146    (speclooptripcount     ) [ 00000000]
specloopname_ln146         (specloopname          ) [ 00000000]
zext_ln156_5               (zext                  ) [ 00000000]
line_buf_out_addr_2        (getelementptr         ) [ 00000000]
store_ln156                (store                 ) [ 00000000]
br_ln146                   (br                    ) [ 00000000]
ret_ln0                    (ret                   ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="line_buf_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buf_in"/><MemPortTyVec>1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="line_buf_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buf_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.p0i128"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="i_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="line_buf_in_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="128" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="9" slack="0"/>
<pin id="80" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buf_in_addr/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="9" slack="0"/>
<pin id="85" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="0" slack="0"/>
<pin id="88" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="89" dir="0" index="5" bw="128" slack="2147483647"/>
<pin id="90" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="128" slack="1"/>
<pin id="91" dir="1" index="7" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="line_buf_in_load/2 line_buf_in_load_1/2 line_buf_in_load_2/3 "/>
</bind>
</comp>

<comp id="93" class="1004" name="line_buf_in_addr_1_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="128" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="9" slack="0"/>
<pin id="97" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buf_in_addr_1/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="line_buf_in_addr_2_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="128" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="9" slack="0"/>
<pin id="105" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buf_in_addr_2/3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="line_buf_out_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="128" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="9" slack="0"/>
<pin id="113" dir="1" index="3" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buf_out_addr/5 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="9" slack="2147483647"/>
<pin id="118" dir="0" index="1" bw="128" slack="0"/>
<pin id="119" dir="0" index="2" bw="16" slack="1"/>
<pin id="120" dir="1" index="3" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln154/5 store_ln155/6 store_ln156/7 "/>
</bind>
</comp>

<comp id="121" class="1004" name="line_buf_out_addr_1_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="128" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="9" slack="0"/>
<pin id="125" dir="1" index="3" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buf_out_addr_1/6 "/>
</bind>
</comp>

<comp id="128" class="1004" name="line_buf_out_addr_2_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="128" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="9" slack="0"/>
<pin id="132" dir="1" index="3" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buf_out_addr_2/7 "/>
</bind>
</comp>

<comp id="135" class="1005" name="reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="128" slack="1"/>
<pin id="137" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="line_buf_in_load line_buf_in_load_2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln146_store_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="10" slack="0"/>
<pin id="143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln146/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="i_1_load_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="10" slack="0"/>
<pin id="147" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="icmp_ln146_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="10" slack="0"/>
<pin id="150" dir="0" index="1" bw="9" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln146/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="p_shl1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="13" slack="0"/>
<pin id="156" dir="0" index="1" bw="10" slack="0"/>
<pin id="157" dir="0" index="2" bw="1" slack="0"/>
<pin id="158" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="tmp_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="11" slack="0"/>
<pin id="164" dir="0" index="1" bw="10" slack="0"/>
<pin id="165" dir="0" index="2" bw="1" slack="0"/>
<pin id="166" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="zext_ln148_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="11" slack="0"/>
<pin id="172" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln148/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="add_ln148_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="13" slack="0"/>
<pin id="176" dir="0" index="1" bw="11" slack="0"/>
<pin id="177" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln148/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_7_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="10" slack="0"/>
<pin id="182" dir="0" index="1" bw="13" slack="0"/>
<pin id="183" dir="0" index="2" bw="3" slack="0"/>
<pin id="184" dir="0" index="3" bw="5" slack="0"/>
<pin id="185" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="zext_ln154_4_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="10" slack="1"/>
<pin id="192" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln154_4/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="p_shl2_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="12" slack="0"/>
<pin id="195" dir="0" index="1" bw="10" slack="1"/>
<pin id="196" dir="0" index="2" bw="1" slack="0"/>
<pin id="197" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="sub_ln154_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="12" slack="0"/>
<pin id="202" dir="0" index="1" bw="10" slack="0"/>
<pin id="203" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln154/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="zext_ln154_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="12" slack="0"/>
<pin id="208" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln154_1/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="add_ln154_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="12" slack="0"/>
<pin id="212" dir="0" index="1" bw="13" slack="0"/>
<pin id="213" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln154/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="lshr_ln3_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="9" slack="0"/>
<pin id="218" dir="0" index="1" bw="13" slack="0"/>
<pin id="219" dir="0" index="2" bw="4" slack="0"/>
<pin id="220" dir="0" index="3" bw="5" slack="0"/>
<pin id="221" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln3/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="zext_ln154_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="9" slack="0"/>
<pin id="228" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln154/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="trunc_ln154_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="13" slack="0"/>
<pin id="233" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln154/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="add_ln155_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="12" slack="0"/>
<pin id="237" dir="0" index="1" bw="13" slack="0"/>
<pin id="238" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln155/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="lshr_ln4_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="9" slack="0"/>
<pin id="243" dir="0" index="1" bw="13" slack="0"/>
<pin id="244" dir="0" index="2" bw="4" slack="0"/>
<pin id="245" dir="0" index="3" bw="5" slack="0"/>
<pin id="246" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln4/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="zext_ln155_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="9" slack="0"/>
<pin id="253" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln155/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="trunc_ln155_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="13" slack="0"/>
<pin id="258" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln155/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="add_ln146_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="10" slack="2"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln146/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="add_ln156_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="12" slack="1"/>
<pin id="267" dir="0" index="1" bw="13" slack="0"/>
<pin id="268" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln156/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="lshr_ln5_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="9" slack="0"/>
<pin id="272" dir="0" index="1" bw="13" slack="0"/>
<pin id="273" dir="0" index="2" bw="4" slack="0"/>
<pin id="274" dir="0" index="3" bw="5" slack="0"/>
<pin id="275" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln5/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="zext_ln156_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="9" slack="0"/>
<pin id="282" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln156/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="trunc_ln156_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="13" slack="0"/>
<pin id="287" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln156/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="store_ln146_store_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="10" slack="0"/>
<pin id="291" dir="0" index="1" bw="10" slack="2"/>
<pin id="292" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln146/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="zext_ln146_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="10" slack="3"/>
<pin id="296" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln146/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="shl_ln4_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="7" slack="0"/>
<pin id="299" dir="0" index="1" bw="4" slack="2"/>
<pin id="300" dir="0" index="2" bw="1" slack="0"/>
<pin id="301" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln4/4 "/>
</bind>
</comp>

<comp id="304" class="1004" name="zext_ln154_5_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="7" slack="0"/>
<pin id="306" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln154_5/4 "/>
</bind>
</comp>

<comp id="308" class="1004" name="lshr_ln154_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="128" slack="1"/>
<pin id="310" dir="0" index="1" bw="7" slack="0"/>
<pin id="311" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln154/4 "/>
</bind>
</comp>

<comp id="314" class="1004" name="trunc_ln154_1_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="128" slack="0"/>
<pin id="316" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln154_1/4 "/>
</bind>
</comp>

<comp id="318" class="1004" name="p_shl_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="12" slack="0"/>
<pin id="320" dir="0" index="1" bw="10" slack="3"/>
<pin id="321" dir="0" index="2" bw="1" slack="0"/>
<pin id="322" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/4 "/>
</bind>
</comp>

<comp id="325" class="1004" name="sub_ln154_1_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="12" slack="0"/>
<pin id="327" dir="0" index="1" bw="10" slack="0"/>
<pin id="328" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln154_1/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="zext_ln154_6_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="12" slack="0"/>
<pin id="333" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln154_6/4 "/>
</bind>
</comp>

<comp id="335" class="1004" name="add_ln154_1_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="12" slack="0"/>
<pin id="337" dir="0" index="1" bw="13" slack="0"/>
<pin id="338" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln154_1/4 "/>
</bind>
</comp>

<comp id="341" class="1004" name="trunc_ln154_2_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="13" slack="0"/>
<pin id="343" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln154_2/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="zext_ln154_3_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="4" slack="0"/>
<pin id="347" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln154_3/4 "/>
</bind>
</comp>

<comp id="349" class="1004" name="shl_ln154_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="4" slack="0"/>
<pin id="352" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln154/4 "/>
</bind>
</comp>

<comp id="355" class="1004" name="lshr_ln154_2_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="9" slack="0"/>
<pin id="357" dir="0" index="1" bw="13" slack="0"/>
<pin id="358" dir="0" index="2" bw="4" slack="0"/>
<pin id="359" dir="0" index="3" bw="5" slack="0"/>
<pin id="360" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln154_2/4 "/>
</bind>
</comp>

<comp id="365" class="1004" name="shl_ln5_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="7" slack="0"/>
<pin id="367" dir="0" index="1" bw="4" slack="2"/>
<pin id="368" dir="0" index="2" bw="1" slack="0"/>
<pin id="369" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln5/4 "/>
</bind>
</comp>

<comp id="372" class="1004" name="zext_ln155_1_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="7" slack="0"/>
<pin id="374" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln155_1/4 "/>
</bind>
</comp>

<comp id="376" class="1004" name="lshr_ln155_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="128" slack="1"/>
<pin id="378" dir="0" index="1" bw="7" slack="0"/>
<pin id="379" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln155/4 "/>
</bind>
</comp>

<comp id="381" class="1004" name="trunc_ln155_1_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="128" slack="0"/>
<pin id="383" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln155_1/4 "/>
</bind>
</comp>

<comp id="385" class="1004" name="zext_ln154_2_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8" slack="1"/>
<pin id="387" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln154_2/5 "/>
</bind>
</comp>

<comp id="388" class="1004" name="shl_ln154_2_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="7" slack="0"/>
<pin id="390" dir="0" index="1" bw="4" slack="1"/>
<pin id="391" dir="0" index="2" bw="1" slack="0"/>
<pin id="392" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln154_2/5 "/>
</bind>
</comp>

<comp id="395" class="1004" name="zext_ln154_7_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="7" slack="0"/>
<pin id="397" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln154_7/5 "/>
</bind>
</comp>

<comp id="399" class="1004" name="shl_ln154_1_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="8" slack="0"/>
<pin id="401" dir="0" index="1" bw="7" slack="0"/>
<pin id="402" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln154_1/5 "/>
</bind>
</comp>

<comp id="406" class="1004" name="zext_ln154_8_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="9" slack="1"/>
<pin id="408" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln154_8/5 "/>
</bind>
</comp>

<comp id="410" class="1004" name="add_ln155_1_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="12" slack="1"/>
<pin id="412" dir="0" index="1" bw="13" slack="0"/>
<pin id="413" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln155_1/5 "/>
</bind>
</comp>

<comp id="415" class="1004" name="trunc_ln155_2_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="13" slack="0"/>
<pin id="417" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln155_2/5 "/>
</bind>
</comp>

<comp id="419" class="1004" name="zext_ln155_3_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="4" slack="0"/>
<pin id="421" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln155_3/5 "/>
</bind>
</comp>

<comp id="423" class="1004" name="shl_ln155_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="0" index="1" bw="4" slack="0"/>
<pin id="426" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln155/5 "/>
</bind>
</comp>

<comp id="429" class="1004" name="lshr_ln155_2_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="9" slack="0"/>
<pin id="431" dir="0" index="1" bw="13" slack="0"/>
<pin id="432" dir="0" index="2" bw="4" slack="0"/>
<pin id="433" dir="0" index="3" bw="5" slack="0"/>
<pin id="434" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln155_2/5 "/>
</bind>
</comp>

<comp id="439" class="1004" name="shl_ln6_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="7" slack="0"/>
<pin id="441" dir="0" index="1" bw="4" slack="2"/>
<pin id="442" dir="0" index="2" bw="1" slack="0"/>
<pin id="443" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln6/5 "/>
</bind>
</comp>

<comp id="446" class="1004" name="zext_ln156_1_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="7" slack="0"/>
<pin id="448" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln156_1/5 "/>
</bind>
</comp>

<comp id="450" class="1004" name="lshr_ln156_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="128" slack="1"/>
<pin id="452" dir="0" index="1" bw="7" slack="0"/>
<pin id="453" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln156/5 "/>
</bind>
</comp>

<comp id="456" class="1004" name="trunc_ln156_1_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="128" slack="0"/>
<pin id="458" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln156_1/5 "/>
</bind>
</comp>

<comp id="460" class="1004" name="zext_ln155_2_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="8" slack="2"/>
<pin id="462" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln155_2/6 "/>
</bind>
</comp>

<comp id="463" class="1004" name="shl_ln155_2_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="7" slack="0"/>
<pin id="465" dir="0" index="1" bw="4" slack="1"/>
<pin id="466" dir="0" index="2" bw="1" slack="0"/>
<pin id="467" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln155_2/6 "/>
</bind>
</comp>

<comp id="470" class="1004" name="zext_ln155_4_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="7" slack="0"/>
<pin id="472" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln155_4/6 "/>
</bind>
</comp>

<comp id="474" class="1004" name="shl_ln155_1_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="8" slack="0"/>
<pin id="476" dir="0" index="1" bw="7" slack="0"/>
<pin id="477" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln155_1/6 "/>
</bind>
</comp>

<comp id="481" class="1004" name="zext_ln155_5_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="9" slack="1"/>
<pin id="483" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln155_5/6 "/>
</bind>
</comp>

<comp id="485" class="1004" name="add_ln156_1_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="12" slack="2"/>
<pin id="487" dir="0" index="1" bw="13" slack="0"/>
<pin id="488" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln156_1/6 "/>
</bind>
</comp>

<comp id="490" class="1004" name="zext_ln156_2_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="8" slack="1"/>
<pin id="492" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln156_2/6 "/>
</bind>
</comp>

<comp id="493" class="1004" name="trunc_ln156_2_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="13" slack="0"/>
<pin id="495" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln156_2/6 "/>
</bind>
</comp>

<comp id="497" class="1004" name="zext_ln156_3_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="4" slack="0"/>
<pin id="499" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln156_3/6 "/>
</bind>
</comp>

<comp id="501" class="1004" name="shl_ln156_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="0"/>
<pin id="503" dir="0" index="1" bw="4" slack="0"/>
<pin id="504" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln156/6 "/>
</bind>
</comp>

<comp id="507" class="1004" name="shl_ln156_2_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="7" slack="0"/>
<pin id="509" dir="0" index="1" bw="4" slack="0"/>
<pin id="510" dir="0" index="2" bw="1" slack="0"/>
<pin id="511" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln156_2/6 "/>
</bind>
</comp>

<comp id="515" class="1004" name="zext_ln156_4_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="7" slack="0"/>
<pin id="517" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln156_4/6 "/>
</bind>
</comp>

<comp id="519" class="1004" name="shl_ln156_1_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="8" slack="0"/>
<pin id="521" dir="0" index="1" bw="7" slack="0"/>
<pin id="522" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln156_1/6 "/>
</bind>
</comp>

<comp id="525" class="1004" name="lshr_ln156_2_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="9" slack="0"/>
<pin id="527" dir="0" index="1" bw="13" slack="0"/>
<pin id="528" dir="0" index="2" bw="4" slack="0"/>
<pin id="529" dir="0" index="3" bw="5" slack="0"/>
<pin id="530" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln156_2/6 "/>
</bind>
</comp>

<comp id="535" class="1004" name="zext_ln156_5_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="9" slack="1"/>
<pin id="537" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln156_5/7 "/>
</bind>
</comp>

<comp id="539" class="1005" name="i_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="10" slack="0"/>
<pin id="541" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="546" class="1005" name="i_1_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="10" slack="2"/>
<pin id="548" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="553" class="1005" name="icmp_ln146_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="1"/>
<pin id="555" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln146 "/>
</bind>
</comp>

<comp id="557" class="1005" name="tmp_7_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="10" slack="1"/>
<pin id="559" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="563" class="1005" name="zext_ln154_1_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="13" slack="1"/>
<pin id="565" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln154_1 "/>
</bind>
</comp>

<comp id="568" class="1005" name="line_buf_in_addr_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="9" slack="1"/>
<pin id="570" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="line_buf_in_addr "/>
</bind>
</comp>

<comp id="573" class="1005" name="trunc_ln154_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="4" slack="2"/>
<pin id="575" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln154 "/>
</bind>
</comp>

<comp id="578" class="1005" name="line_buf_in_addr_1_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="9" slack="1"/>
<pin id="580" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="line_buf_in_addr_1 "/>
</bind>
</comp>

<comp id="583" class="1005" name="trunc_ln155_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="4" slack="2"/>
<pin id="585" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln155 "/>
</bind>
</comp>

<comp id="588" class="1005" name="line_buf_in_load_1_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="128" slack="1"/>
<pin id="590" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="line_buf_in_load_1 "/>
</bind>
</comp>

<comp id="593" class="1005" name="line_buf_in_addr_2_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="9" slack="1"/>
<pin id="595" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="line_buf_in_addr_2 "/>
</bind>
</comp>

<comp id="598" class="1005" name="trunc_ln156_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="4" slack="2"/>
<pin id="600" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln156 "/>
</bind>
</comp>

<comp id="603" class="1005" name="trunc_ln154_1_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="8" slack="1"/>
<pin id="605" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln154_1 "/>
</bind>
</comp>

<comp id="608" class="1005" name="zext_ln154_6_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="13" slack="1"/>
<pin id="610" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln154_6 "/>
</bind>
</comp>

<comp id="614" class="1005" name="trunc_ln154_2_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="4" slack="1"/>
<pin id="616" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln154_2 "/>
</bind>
</comp>

<comp id="619" class="1005" name="shl_ln154_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="16" slack="1"/>
<pin id="621" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln154 "/>
</bind>
</comp>

<comp id="624" class="1005" name="lshr_ln154_2_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="9" slack="1"/>
<pin id="626" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln154_2 "/>
</bind>
</comp>

<comp id="629" class="1005" name="trunc_ln155_1_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="8" slack="2"/>
<pin id="631" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln155_1 "/>
</bind>
</comp>

<comp id="634" class="1005" name="trunc_ln155_2_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="4" slack="1"/>
<pin id="636" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln155_2 "/>
</bind>
</comp>

<comp id="639" class="1005" name="shl_ln155_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="16" slack="1"/>
<pin id="641" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln155 "/>
</bind>
</comp>

<comp id="644" class="1005" name="lshr_ln155_2_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="9" slack="1"/>
<pin id="646" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln155_2 "/>
</bind>
</comp>

<comp id="649" class="1005" name="trunc_ln156_1_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="8" slack="1"/>
<pin id="651" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln156_1 "/>
</bind>
</comp>

<comp id="654" class="1005" name="shl_ln156_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="16" slack="1"/>
<pin id="656" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln156 "/>
</bind>
</comp>

<comp id="659" class="1005" name="shl_ln156_1_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="128" slack="1"/>
<pin id="661" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln156_1 "/>
</bind>
</comp>

<comp id="664" class="1005" name="lshr_ln156_2_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="9" slack="1"/>
<pin id="666" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln156_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="4" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="36" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="92"><net_src comp="76" pin="3"/><net_sink comp="83" pin=2"/></net>

<net id="98"><net_src comp="0" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="36" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="100"><net_src comp="93" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="106"><net_src comp="0" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="36" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="108"><net_src comp="101" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="114"><net_src comp="2" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="36" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="126"><net_src comp="2" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="36" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="36" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="83" pin="7"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="83" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="144"><net_src comp="8" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="152"><net_src comp="145" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="10" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="159"><net_src comp="12" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="145" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="14" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="167"><net_src comp="16" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="145" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="18" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="173"><net_src comp="162" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="154" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="170" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="20" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="174" pin="2"/><net_sink comp="180" pin=1"/></net>

<net id="188"><net_src comp="22" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="189"><net_src comp="24" pin="0"/><net_sink comp="180" pin=3"/></net>

<net id="198"><net_src comp="26" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="28" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="204"><net_src comp="193" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="190" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="209"><net_src comp="200" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="206" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="30" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="32" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="210" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="224"><net_src comp="34" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="225"><net_src comp="24" pin="0"/><net_sink comp="216" pin=3"/></net>

<net id="229"><net_src comp="216" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="234"><net_src comp="210" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="239"><net_src comp="206" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="38" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="247"><net_src comp="32" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="235" pin="2"/><net_sink comp="241" pin=1"/></net>

<net id="249"><net_src comp="34" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="250"><net_src comp="24" pin="0"/><net_sink comp="241" pin=3"/></net>

<net id="254"><net_src comp="241" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="259"><net_src comp="235" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="264"><net_src comp="40" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="269"><net_src comp="42" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="276"><net_src comp="32" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="265" pin="2"/><net_sink comp="270" pin=1"/></net>

<net id="278"><net_src comp="34" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="279"><net_src comp="24" pin="0"/><net_sink comp="270" pin=3"/></net>

<net id="283"><net_src comp="270" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="288"><net_src comp="265" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="293"><net_src comp="260" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="302"><net_src comp="44" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="14" pin="0"/><net_sink comp="297" pin=2"/></net>

<net id="307"><net_src comp="297" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="135" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="304" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="317"><net_src comp="308" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="323"><net_src comp="26" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="28" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="329"><net_src comp="318" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="294" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="334"><net_src comp="325" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="339"><net_src comp="331" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="46" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="344"><net_src comp="335" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="341" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="353"><net_src comp="48" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="345" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="361"><net_src comp="32" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="335" pin="2"/><net_sink comp="355" pin=1"/></net>

<net id="363"><net_src comp="34" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="364"><net_src comp="24" pin="0"/><net_sink comp="355" pin=3"/></net>

<net id="370"><net_src comp="44" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="14" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="375"><net_src comp="365" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="380"><net_src comp="372" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="384"><net_src comp="376" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="393"><net_src comp="44" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="14" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="398"><net_src comp="388" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="403"><net_src comp="385" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="395" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="405"><net_src comp="399" pin="2"/><net_sink comp="116" pin=1"/></net>

<net id="409"><net_src comp="406" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="414"><net_src comp="52" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="418"><net_src comp="410" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="415" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="427"><net_src comp="48" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="419" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="435"><net_src comp="32" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="436"><net_src comp="410" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="437"><net_src comp="34" pin="0"/><net_sink comp="429" pin=2"/></net>

<net id="438"><net_src comp="24" pin="0"/><net_sink comp="429" pin=3"/></net>

<net id="444"><net_src comp="44" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="14" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="449"><net_src comp="439" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="454"><net_src comp="135" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="446" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="459"><net_src comp="450" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="468"><net_src comp="44" pin="0"/><net_sink comp="463" pin=0"/></net>

<net id="469"><net_src comp="14" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="473"><net_src comp="463" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="478"><net_src comp="460" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="470" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="480"><net_src comp="474" pin="2"/><net_sink comp="116" pin=1"/></net>

<net id="484"><net_src comp="481" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="489"><net_src comp="54" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="496"><net_src comp="485" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="500"><net_src comp="493" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="505"><net_src comp="48" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="497" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="512"><net_src comp="44" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="513"><net_src comp="493" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="514"><net_src comp="14" pin="0"/><net_sink comp="507" pin=2"/></net>

<net id="518"><net_src comp="507" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="523"><net_src comp="490" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="515" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="531"><net_src comp="32" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="532"><net_src comp="485" pin="2"/><net_sink comp="525" pin=1"/></net>

<net id="533"><net_src comp="34" pin="0"/><net_sink comp="525" pin=2"/></net>

<net id="534"><net_src comp="24" pin="0"/><net_sink comp="525" pin=3"/></net>

<net id="538"><net_src comp="535" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="542"><net_src comp="72" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="544"><net_src comp="539" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="545"><net_src comp="539" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="549"><net_src comp="145" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="551"><net_src comp="546" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="552"><net_src comp="546" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="556"><net_src comp="148" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="560"><net_src comp="180" pin="4"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="562"><net_src comp="557" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="566"><net_src comp="206" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="571"><net_src comp="76" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="576"><net_src comp="231" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="581"><net_src comp="93" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="586"><net_src comp="256" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="591"><net_src comp="83" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="596"><net_src comp="101" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="601"><net_src comp="285" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="606"><net_src comp="314" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="611"><net_src comp="331" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="613"><net_src comp="608" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="617"><net_src comp="341" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="622"><net_src comp="349" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="627"><net_src comp="355" pin="4"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="632"><net_src comp="381" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="637"><net_src comp="415" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="642"><net_src comp="423" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="647"><net_src comp="429" pin="4"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="652"><net_src comp="456" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="657"><net_src comp="501" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="662"><net_src comp="519" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="667"><net_src comp="525" pin="4"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="535" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: line_buf_out | {5 6 7 }
 - Input state : 
	Port: quad_frame_remapper_Pipeline_VITIS_LOOP_146_3 : line_buf_in | {2 3 4 }
  - Chain level:
	State 1
		store_ln146 : 1
		i_1 : 1
		icmp_ln146 : 2
		p_shl1 : 2
		tmp : 2
		zext_ln148 : 3
		add_ln148 : 4
		tmp_7 : 5
	State 2
		sub_ln154 : 1
		zext_ln154_1 : 2
		add_ln154 : 3
		lshr_ln3 : 4
		zext_ln154 : 5
		line_buf_in_addr : 6
		line_buf_in_load : 7
		trunc_ln154 : 4
		add_ln155 : 3
		lshr_ln4 : 4
		zext_ln155 : 5
		line_buf_in_addr_1 : 6
		line_buf_in_load_1 : 7
		trunc_ln155 : 4
	State 3
		lshr_ln5 : 1
		zext_ln156 : 2
		line_buf_in_addr_2 : 3
		line_buf_in_load_2 : 4
		trunc_ln156 : 1
		store_ln146 : 1
	State 4
		zext_ln154_5 : 1
		lshr_ln154 : 2
		trunc_ln154_1 : 3
		sub_ln154_1 : 1
		zext_ln154_6 : 2
		add_ln154_1 : 3
		trunc_ln154_2 : 4
		zext_ln154_3 : 5
		shl_ln154 : 6
		lshr_ln154_2 : 4
		zext_ln155_1 : 1
		lshr_ln155 : 2
		trunc_ln155_1 : 3
	State 5
		zext_ln154_7 : 1
		shl_ln154_1 : 2
		line_buf_out_addr : 1
		store_ln154 : 3
		trunc_ln155_2 : 1
		zext_ln155_3 : 2
		shl_ln155 : 3
		lshr_ln155_2 : 1
		zext_ln156_1 : 1
		lshr_ln156 : 2
		trunc_ln156_1 : 3
	State 6
		zext_ln155_4 : 1
		shl_ln155_1 : 2
		line_buf_out_addr_1 : 1
		store_ln155 : 3
		trunc_ln156_2 : 1
		zext_ln156_3 : 2
		shl_ln156 : 3
		shl_ln156_2 : 2
		zext_ln156_4 : 3
		shl_ln156_1 : 4
		lshr_ln156_2 : 1
	State 7
		line_buf_out_addr_2 : 1
		store_ln156 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |   lshr_ln154_fu_308  |    0    |   423   |
|   lshr   |   lshr_ln155_fu_376  |    0    |   423   |
|          |   lshr_ln156_fu_450  |    0    |   423   |
|----------|----------------------|---------|---------|
|          |   add_ln148_fu_174   |    0    |    14   |
|          |   add_ln154_fu_210   |    0    |    14   |
|          |   add_ln155_fu_235   |    0    |    14   |
|    add   |   add_ln146_fu_260   |    0    |    13   |
|          |   add_ln156_fu_265   |    0    |    14   |
|          |  add_ln154_1_fu_335  |    0    |    14   |
|          |  add_ln155_1_fu_410  |    0    |    14   |
|          |  add_ln156_1_fu_485  |    0    |    14   |
|----------|----------------------|---------|---------|
|          |   shl_ln154_fu_349   |    0    |    9    |
|          |  shl_ln154_1_fu_399  |    0    |    17   |
|    shl   |   shl_ln155_fu_423   |    0    |    9    |
|          |  shl_ln155_1_fu_474  |    0    |    17   |
|          |   shl_ln156_fu_501   |    0    |    9    |
|          |  shl_ln156_1_fu_519  |    0    |    17   |
|----------|----------------------|---------|---------|
|    sub   |   sub_ln154_fu_200   |    0    |    12   |
|          |  sub_ln154_1_fu_325  |    0    |    12   |
|----------|----------------------|---------|---------|
|   icmp   |   icmp_ln146_fu_148  |    0    |    13   |
|----------|----------------------|---------|---------|
|          |     p_shl1_fu_154    |    0    |    0    |
|          |      tmp_fu_162      |    0    |    0    |
|          |     p_shl2_fu_193    |    0    |    0    |
|          |    shl_ln4_fu_297    |    0    |    0    |
|bitconcatenate|     p_shl_fu_318     |    0    |    0    |
|          |    shl_ln5_fu_365    |    0    |    0    |
|          |  shl_ln154_2_fu_388  |    0    |    0    |
|          |    shl_ln6_fu_439    |    0    |    0    |
|          |  shl_ln155_2_fu_463  |    0    |    0    |
|          |  shl_ln156_2_fu_507  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   zext_ln148_fu_170  |    0    |    0    |
|          |  zext_ln154_4_fu_190 |    0    |    0    |
|          |  zext_ln154_1_fu_206 |    0    |    0    |
|          |   zext_ln154_fu_226  |    0    |    0    |
|          |   zext_ln155_fu_251  |    0    |    0    |
|          |   zext_ln156_fu_280  |    0    |    0    |
|          |   zext_ln146_fu_294  |    0    |    0    |
|          |  zext_ln154_5_fu_304 |    0    |    0    |
|          |  zext_ln154_6_fu_331 |    0    |    0    |
|          |  zext_ln154_3_fu_345 |    0    |    0    |
|          |  zext_ln155_1_fu_372 |    0    |    0    |
|   zext   |  zext_ln154_2_fu_385 |    0    |    0    |
|          |  zext_ln154_7_fu_395 |    0    |    0    |
|          |  zext_ln154_8_fu_406 |    0    |    0    |
|          |  zext_ln155_3_fu_419 |    0    |    0    |
|          |  zext_ln156_1_fu_446 |    0    |    0    |
|          |  zext_ln155_2_fu_460 |    0    |    0    |
|          |  zext_ln155_4_fu_470 |    0    |    0    |
|          |  zext_ln155_5_fu_481 |    0    |    0    |
|          |  zext_ln156_2_fu_490 |    0    |    0    |
|          |  zext_ln156_3_fu_497 |    0    |    0    |
|          |  zext_ln156_4_fu_515 |    0    |    0    |
|          |  zext_ln156_5_fu_535 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |     tmp_7_fu_180     |    0    |    0    |
|          |    lshr_ln3_fu_216   |    0    |    0    |
|          |    lshr_ln4_fu_241   |    0    |    0    |
|partselect|    lshr_ln5_fu_270   |    0    |    0    |
|          |  lshr_ln154_2_fu_355 |    0    |    0    |
|          |  lshr_ln155_2_fu_429 |    0    |    0    |
|          |  lshr_ln156_2_fu_525 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |  trunc_ln154_fu_231  |    0    |    0    |
|          |  trunc_ln155_fu_256  |    0    |    0    |
|          |  trunc_ln156_fu_285  |    0    |    0    |
|          | trunc_ln154_1_fu_314 |    0    |    0    |
|   trunc  | trunc_ln154_2_fu_341 |    0    |    0    |
|          | trunc_ln155_1_fu_381 |    0    |    0    |
|          | trunc_ln155_2_fu_415 |    0    |    0    |
|          | trunc_ln156_1_fu_456 |    0    |    0    |
|          | trunc_ln156_2_fu_493 |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   1495  |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|        i_1_reg_546       |   10   |
|         i_reg_539        |   10   |
|    icmp_ln146_reg_553    |    1   |
|line_buf_in_addr_1_reg_578|    9   |
|line_buf_in_addr_2_reg_593|    9   |
| line_buf_in_addr_reg_568 |    9   |
|line_buf_in_load_1_reg_588|   128  |
|   lshr_ln154_2_reg_624   |    9   |
|   lshr_ln155_2_reg_644   |    9   |
|   lshr_ln156_2_reg_664   |    9   |
|          reg_135         |   128  |
|     shl_ln154_reg_619    |   16   |
|     shl_ln155_reg_639    |   16   |
|    shl_ln156_1_reg_659   |   128  |
|     shl_ln156_reg_654    |   16   |
|       tmp_7_reg_557      |   10   |
|   trunc_ln154_1_reg_603  |    8   |
|   trunc_ln154_2_reg_614  |    4   |
|    trunc_ln154_reg_573   |    4   |
|   trunc_ln155_1_reg_629  |    8   |
|   trunc_ln155_2_reg_634  |    4   |
|    trunc_ln155_reg_583   |    4   |
|   trunc_ln156_1_reg_649  |    8   |
|    trunc_ln156_reg_598   |    4   |
|   zext_ln154_1_reg_563   |   13   |
|   zext_ln154_6_reg_608   |   13   |
+--------------------------+--------+
|           Total          |   587  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
|  grp_access_fu_83 |  p0  |   4  |   9  |   36   ||    0    ||    20   |
|  grp_access_fu_83 |  p2  |   2  |   0  |    0   ||    0    ||    9    |
| grp_access_fu_116 |  p1  |   3  |  128 |   384  ||    0    ||    14   |
| grp_access_fu_116 |  p2  |   3  |  16  |   48   ||    0    ||    14   |
|      reg_135      |  p0  |   2  |  128 |   256  ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   724  ||  8.4172 ||    0    ||    66   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  1495  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    8   |    0   |   66   |
|  Register |    -   |   587  |    -   |
+-----------+--------+--------+--------+
|   Total   |    8   |   587  |  1561  |
+-----------+--------+--------+--------+
