// Seed: 3811162356
module module_0 (
    output tri1 id_0,
    input wand id_1,
    input supply0 id_2,
    input supply1 id_3,
    input wand id_4,
    input uwire id_5
    , id_30,
    output supply0 id_6,
    input uwire id_7,
    output supply1 id_8,
    input tri1 id_9,
    input tri1 id_10,
    input tri0 id_11,
    input supply1 id_12,
    output tri id_13,
    input supply0 id_14,
    input tri0 id_15,
    input wire id_16,
    input wor id_17,
    output tri1 id_18,
    input wire id_19,
    input tri0 id_20,
    input uwire id_21,
    input tri0 id_22,
    input supply0 id_23,
    input wand id_24,
    output supply0 id_25,
    input supply1 id_26,
    input tri1 id_27,
    input supply1 id_28
);
  wire id_31;
endmodule
module module_1 (
    input  uwire id_0,
    output tri1  id_1,
    input  tri   id_2
);
  supply1 id_4 = id_0;
  module_0(
      id_4,
      id_2,
      id_4,
      id_2,
      id_2,
      id_4,
      id_1,
      id_4,
      id_4,
      id_0,
      id_0,
      id_0,
      id_4,
      id_4,
      id_0,
      id_0,
      id_4,
      id_2,
      id_1,
      id_0,
      id_4,
      id_4,
      id_0,
      id_0,
      id_2,
      id_1,
      id_4,
      id_0,
      id_0
  );
  initial @(posedge id_2) id_1 = 1;
endmodule
