{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-81,-263",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port GPIO_0 -pg 1 -lvl 5 -x 1580 -y 80 -defaultsOSRD
preplace port SPI_0 -pg 1 -lvl 5 -x 1580 -y -10 -defaultsOSRD
preplace port SPI_1 -pg 1 -lvl 5 -x 1580 -y 110 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 1 -x 330 -y 90 -defaultsOSRD
preplace inst ps8_0_axi_periph -pg 1 -lvl 2 -x 840 -y 170 -defaultsOSRD
preplace inst rst_ps8_0_99M -pg 1 -lvl 1 -x 330 -y 290 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 4 -x 1420 -y 320 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 3 -x 1140 -y 320 -defaultsOSRD
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 0 3 10 390 680 350 990
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 0 2 20 400 650
preplace netloc rst_ps8_0_99M_peripheral_aresetn 1 1 2 690 340 N
preplace netloc zynq_ultra_ps_e_0_SPI_0 1 1 4 650J -10 NJ -10 NJ -10 NJ
preplace netloc ps8_0_axi_periph_M01_AXI 1 2 1 990 180n
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM1_FPD 1 1 1 660 50n
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 3 1 NJ 320
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_FPD 1 1 1 680 30n
preplace netloc zynq_ultra_ps_e_0_GPIO_0 1 1 4 640J -20 NJ -20 NJ -20 1560J
preplace netloc zynq_ultra_ps_e_0_SPI_1 1 1 4 670J 0 NJ 0 NJ 0 1550J
levelinfo -pg 1 -10 330 840 1140 1420 1580
pagesize -pg 1 -db -bbox -sgen -10 -30 1680 410
"
}
0
