
*** Running vivado
    with args -log and2.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source and2.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source and2.tcl -notrace
Command: open_checkpoint /volsme/user1x/users/mi01a014/Bureau/TP1/TP1.runs/impl_1/and2.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1385.504 ; gain = 0.000 ; free physical = 2538 ; free virtual = 36478
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1974.402 ; gain = 0.000 ; free physical = 1839 ; free virtual = 35780
Restored from archive | CPU: 0.130000 secs | Memory: 1.054268 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1974.402 ; gain = 0.000 ; free physical = 1839 ; free virtual = 35780
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1974.402 ; gain = 0.000 ; free physical = 1840 ; free virtual = 35780
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.1 (64-bit) build 2552052
open_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1974.402 ; gain = 588.898 ; free physical = 1840 ; free virtual = 35780
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2006.418 ; gain = 32.016 ; free physical = 1839 ; free virtual = 35779

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtclk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/volsme/user1x/users/mi01a014/Bureau/TP1/TP1.srcs/constrs_1/imports/TP1/mi01.xdc:8]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1e65dd7cb

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2038.230 ; gain = 31.812 ; free physical = 1838 ; free virtual = 35779

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1e65dd7cb

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2151.199 ; gain = 0.000 ; free physical = 1712 ; free virtual = 35657
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1e65dd7cb

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2151.199 ; gain = 0.000 ; free physical = 1712 ; free virtual = 35657
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1e65dd7cb

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2151.199 ; gain = 0.000 ; free physical = 1712 ; free virtual = 35657
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1e65dd7cb

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2151.199 ; gain = 0.000 ; free physical = 1712 ; free virtual = 35657
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1e65dd7cb

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2151.199 ; gain = 0.000 ; free physical = 1712 ; free virtual = 35657
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1e65dd7cb

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2151.199 ; gain = 0.000 ; free physical = 1712 ; free virtual = 35657
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2151.199 ; gain = 0.000 ; free physical = 1712 ; free virtual = 35657
Ending Logic Optimization Task | Checksum: 1e65dd7cb

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2151.199 ; gain = 0.000 ; free physical = 1712 ; free virtual = 35657

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1e65dd7cb

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2151.199 ; gain = 0.000 ; free physical = 1711 ; free virtual = 35657

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1e65dd7cb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2151.199 ; gain = 0.000 ; free physical = 1711 ; free virtual = 35657

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2151.199 ; gain = 0.000 ; free physical = 1711 ; free virtual = 35657
Ending Netlist Obfuscation Task | Checksum: 1e65dd7cb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2151.199 ; gain = 0.000 ; free physical = 1711 ; free virtual = 35657
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2151.199 ; gain = 0.000 ; free physical = 1711 ; free virtual = 35656
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2183.215 ; gain = 0.000 ; free physical = 1714 ; free virtual = 35656
INFO: [Common 17-1381] The checkpoint '/volsme/user1x/users/mi01a014/Bureau/TP1/TP1.runs/impl_1/and2_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file and2_drc_opted.rpt -pb and2_drc_opted.pb -rpx and2_drc_opted.rpx
Command: report_drc -file and2_drc_opted.rpt -pb and2_drc_opted.pb -rpx and2_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /volsme/user1x/users/mi01a014/Bureau/TP1/TP1.runs/impl_1/and2_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2227.906 ; gain = 0.000 ; free physical = 1704 ; free virtual = 35645
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1ad49b643

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2227.906 ; gain = 0.000 ; free physical = 1704 ; free virtual = 35645
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2227.906 ; gain = 0.000 ; free physical = 1704 ; free virtual = 35645

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtclk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/volsme/user1x/users/mi01a014/Bureau/TP1/TP1.srcs/constrs_1/imports/TP1/mi01.xdc:8]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1ad49b643

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2227.906 ; gain = 0.000 ; free physical = 1698 ; free virtual = 35638

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 22a7ada50

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2227.906 ; gain = 0.000 ; free physical = 1698 ; free virtual = 35638

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 22a7ada50

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2227.906 ; gain = 0.000 ; free physical = 1698 ; free virtual = 35638
Phase 1 Placer Initialization | Checksum: 22a7ada50

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2227.906 ; gain = 0.000 ; free physical = 1698 ; free virtual = 35638

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 22a7ada50

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2227.906 ; gain = 0.000 ; free physical = 1697 ; free virtual = 35638

Phase 2.2 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.2 Global Placement Core | Checksum: 1bd81282d

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2243.914 ; gain = 16.008 ; free physical = 1691 ; free virtual = 35631
Phase 2 Global Placement | Checksum: 1bd81282d

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2243.914 ; gain = 16.008 ; free physical = 1691 ; free virtual = 35631

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1bd81282d

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2243.914 ; gain = 16.008 ; free physical = 1691 ; free virtual = 35631

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 28968723b

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2243.914 ; gain = 16.008 ; free physical = 1690 ; free virtual = 35631

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c815a8c0

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2243.914 ; gain = 16.008 ; free physical = 1690 ; free virtual = 35631

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c815a8c0

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2243.914 ; gain = 16.008 ; free physical = 1690 ; free virtual = 35631

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1d3b8ead6

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2244.918 ; gain = 17.012 ; free physical = 1689 ; free virtual = 35630

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1d3b8ead6

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2244.918 ; gain = 17.012 ; free physical = 1689 ; free virtual = 35630

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1d3b8ead6

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2244.918 ; gain = 17.012 ; free physical = 1689 ; free virtual = 35630
Phase 3 Detail Placement | Checksum: 1d3b8ead6

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2244.918 ; gain = 17.012 ; free physical = 1689 ; free virtual = 35630

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1d3b8ead6

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2244.918 ; gain = 17.012 ; free physical = 1689 ; free virtual = 35630

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d3b8ead6

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2244.918 ; gain = 17.012 ; free physical = 1690 ; free virtual = 35631

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1d3b8ead6

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2244.918 ; gain = 17.012 ; free physical = 1690 ; free virtual = 35631

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2244.918 ; gain = 0.000 ; free physical = 1690 ; free virtual = 35631
Phase 4.4 Final Placement Cleanup | Checksum: 1d3b8ead6

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2244.918 ; gain = 17.012 ; free physical = 1690 ; free virtual = 35631
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d3b8ead6

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2244.918 ; gain = 17.012 ; free physical = 1690 ; free virtual = 35631
Ending Placer Task | Checksum: 15608b51d

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2244.918 ; gain = 17.012 ; free physical = 1690 ; free virtual = 35631
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2244.918 ; gain = 0.000 ; free physical = 1695 ; free virtual = 35636
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2244.918 ; gain = 0.000 ; free physical = 1694 ; free virtual = 35635
INFO: [Common 17-1381] The checkpoint '/volsme/user1x/users/mi01a014/Bureau/TP1/TP1.runs/impl_1/and2_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file and2_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2244.918 ; gain = 0.000 ; free physical = 1690 ; free virtual = 35631
INFO: [runtcl-4] Executing : report_utilization -file and2_utilization_placed.rpt -pb and2_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file and2_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2244.918 ; gain = 0.000 ; free physical = 1695 ; free virtual = 35636
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 751bc7f2 ConstDB: 0 ShapeSum: e0eced2b RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 143a58b6c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2318.406 ; gain = 52.676 ; free physical = 1603 ; free virtual = 35544
Post Restoration Checksum: NetGraph: 8679e60b NumContArr: bd2ba561 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 143a58b6c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2320.402 ; gain = 54.672 ; free physical = 1593 ; free virtual = 35534

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 143a58b6c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2334.402 ; gain = 68.672 ; free physical = 1577 ; free virtual = 35517

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 143a58b6c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2334.402 ; gain = 68.672 ; free physical = 1577 ; free virtual = 35517

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 143a58b6c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2340.410 ; gain = 74.680 ; free physical = 1576 ; free virtual = 35517
Phase 2 Router Initialization | Checksum: 143a58b6c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2340.410 ; gain = 74.680 ; free physical = 1576 ; free virtual = 35517

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
 Number of Nodes with overlaps = 0
Phase 3 Initial Routing | Checksum: 55cfc661

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2341.414 ; gain = 75.684 ; free physical = 1575 ; free virtual = 35516

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
Phase 4.1 Global Iteration 0 | Checksum: 55cfc661

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2341.414 ; gain = 75.684 ; free physical = 1575 ; free virtual = 35516
Phase 4 Rip-up And Reroute | Checksum: 55cfc661

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2341.414 ; gain = 75.684 ; free physical = 1575 ; free virtual = 35516

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 55cfc661

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2341.414 ; gain = 75.684 ; free physical = 1575 ; free virtual = 35516

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 55cfc661

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2341.414 ; gain = 75.684 ; free physical = 1575 ; free virtual = 35516
Phase 5 Delay and Skew Optimization | Checksum: 55cfc661

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2341.414 ; gain = 75.684 ; free physical = 1575 ; free virtual = 35516

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 55cfc661

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2341.414 ; gain = 75.684 ; free physical = 1575 ; free virtual = 35516
Phase 6.1 Hold Fix Iter | Checksum: 55cfc661

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2341.414 ; gain = 75.684 ; free physical = 1575 ; free virtual = 35516
Phase 6 Post Hold Fix | Checksum: 55cfc661

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2341.414 ; gain = 75.684 ; free physical = 1575 ; free virtual = 35516

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000717532 %
  Global Horizontal Routing Utilization  = 0.000780843 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 55cfc661

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2341.414 ; gain = 75.684 ; free physical = 1575 ; free virtual = 35516

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 55cfc661

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2343.414 ; gain = 77.684 ; free physical = 1574 ; free virtual = 35515

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 7bd28ec8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2343.414 ; gain = 77.684 ; free physical = 1574 ; free virtual = 35515

Phase 10 Post Router Timing
Phase 10 Post Router Timing | Checksum: 7bd28ec8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2343.414 ; gain = 77.684 ; free physical = 1574 ; free virtual = 35515
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2343.414 ; gain = 77.684 ; free physical = 1590 ; free virtual = 35531

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2343.414 ; gain = 98.496 ; free physical = 1590 ; free virtual = 35531
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2343.414 ; gain = 0.000 ; free physical = 1590 ; free virtual = 35531
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2355.289 ; gain = 11.875 ; free physical = 1583 ; free virtual = 35525
INFO: [Common 17-1381] The checkpoint '/volsme/user1x/users/mi01a014/Bureau/TP1/TP1.runs/impl_1/and2_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file and2_drc_routed.rpt -pb and2_drc_routed.pb -rpx and2_drc_routed.rpx
Command: report_drc -file and2_drc_routed.rpt -pb and2_drc_routed.pb -rpx and2_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /volsme/user1x/users/mi01a014/Bureau/TP1/TP1.runs/impl_1/and2_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file and2_methodology_drc_routed.rpt -pb and2_methodology_drc_routed.pb -rpx and2_methodology_drc_routed.rpx
Command: report_methodology -file and2_methodology_drc_routed.rpt -pb and2_methodology_drc_routed.pb -rpx and2_methodology_drc_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtclk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/volsme/user1x/users/mi01a014/Bureau/TP1/TP1.srcs/constrs_1/imports/TP1/mi01.xdc:8]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /volsme/user1x/users/mi01a014/Bureau/TP1/TP1.runs/impl_1/and2_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file and2_power_routed.rpt -pb and2_power_summary_routed.pb -rpx and2_power_routed.rpx
Command: report_power -file and2_power_routed.rpt -pb and2_power_summary_routed.pb -rpx and2_power_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'virtclk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/volsme/user1x/users/mi01a014/Bureau/TP1/TP1.srcs/constrs_1/imports/TP1/mi01.xdc:8]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
73 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file and2_route_status.rpt -pb and2_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file and2_timing_summary_routed.rpt -pb and2_timing_summary_routed.pb -rpx and2_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file and2_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file and2_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file and2_bus_skew_routed.rpt -pb and2_bus_skew_routed.pb -rpx and2_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Sep 30 15:24:53 2019...
