// Seed: 176819239
module module_0 (
    output wire  id_0,
    input  uwire id_1,
    input  tri1  id_2,
    output uwire id_3
);
  initial $clog2(57);
  ;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output logic id_0,
    output wand  id_1
    , id_9,
    output tri   id_2,
    input  uwire id_3,
    input  wor   id_4,
    output wor   id_5,
    input  wire  id_6,
    input  tri0  id_7
);
  always id_0 = id_9;
  assign id_2 = id_4;
  logic id_10;
  ;
  assign id_2 = -1;
  module_0 modCall_1 (
      id_1,
      id_7,
      id_4,
      id_1
  );
  assign id_2#(.id_6(1'b0)) = id_6;
  assign id_2 = -1;
endmodule
