Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Mar  7 20:48:17 2019
| Host         : LAPTOP-VKIB3AB9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file toplevel_timing_summary_routed.rpt -pb toplevel_timing_summary_routed.pb -rpx toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : toplevel
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: Lcontrole/resetFbits_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lencodage/Ssortie_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lencodage/Ssortie_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lencodage/Ssortie_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lencodage/Ssortie_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lencodage/Ssortie_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lencodage/Ssortie_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lencodage/Ssortie_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lencodage/Ssortie_reg[7]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.629        0.000                      0                  796        0.200        0.000                      0                  796        4.500        0.000                       0                   305  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.629        0.000                      0                  564        0.200        0.000                      0                  564        4.500        0.000                       0                   305  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.160        0.000                      0                  232        0.551        0.000                      0                  232  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.629ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.629ns  (required time - arrival time)
  Source:                 Lencodage/n_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lencodage/i_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.343ns  (logic 4.371ns (52.390%)  route 3.972ns (47.610%))
  Logic Levels:           18  (CARRY4=13 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.632     5.153    Lencodage/clk_IBUF_BUFG
    SLICE_X6Y11          FDCE                                         r  Lencodage/n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDCE (Prop_fdce_C_Q)         0.518     5.671 r  Lencodage/n_reg[1]/Q
                         net (fo=41, routed)          0.655     6.326    Lencodage/n_reg_n_2_[1]
    SLICE_X3Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.982 r  Lencodage/i_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.982    Lencodage/i_reg[31]_i_7_n_2
    SLICE_X3Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.096 r  Lencodage/i_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.096    Lencodage/i_reg[31]_i_13_n_2
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.210 r  Lencodage/i_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.210    Lencodage/i_reg[31]_i_15_n_2
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.324 r  Lencodage/i_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.324    Lencodage/i_reg[31]_i_22_n_2
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.637 r  Lencodage/i_reg[31]_i_23/O[3]
                         net (fo=1, routed)           0.814     8.451    Lencodage/i2[20]
    SLICE_X2Y12          LUT6 (Prop_lut6_I2_O)        0.306     8.757 r  Lencodage/i[31]_i_20/O
                         net (fo=1, routed)           0.452     9.209    Lencodage/i[31]_i_20_n_2
    SLICE_X2Y12          LUT6 (Prop_lut6_I0_O)        0.124     9.333 r  Lencodage/i[31]_i_17/O
                         net (fo=1, routed)           0.569     9.902    Lencodage/i[31]_i_17_n_2
    SLICE_X2Y12          LUT6 (Prop_lut6_I5_O)        0.124    10.026 r  Lencodage/i[31]_i_8/O
                         net (fo=31, routed)          0.896    10.922    Lencodage/i[31]_i_8_n_2
    SLICE_X2Y2           LUT5 (Prop_lut5_I2_O)        0.124    11.046 r  Lencodage/i[3]_i_5/O
                         net (fo=1, routed)           0.000    11.046    Lencodage/i[3]_i_5_n_2
    SLICE_X2Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.579 r  Lencodage/i_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.579    Lencodage/i_reg[3]_i_2_n_2
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.696 r  Lencodage/i_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.696    Lencodage/i_reg[7]_i_2_n_2
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.813 r  Lencodage/i_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.813    Lencodage/i_reg[11]_i_2_n_2
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.930 r  Lencodage/i_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.930    Lencodage/i_reg[15]_i_2_n_2
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.047 r  Lencodage/i_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.047    Lencodage/i_reg[19]_i_2_n_2
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.164 r  Lencodage/i_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.164    Lencodage/i_reg[23]_i_2_n_2
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.281 r  Lencodage/i_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.281    Lencodage/i_reg[27]_i_2_n_2
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.604 r  Lencodage/i_reg[31]_i_3__0/O[1]
                         net (fo=1, routed)           0.587    13.191    Lencodage/i_reg[31]_i_3__0_n_8
    SLICE_X4Y7           LUT2 (Prop_lut2_I1_O)        0.306    13.497 r  Lencodage/i[29]_i_1__0/O
                         net (fo=1, routed)           0.000    13.497    Lencodage/i[29]_i_1__0_n_2
    SLICE_X4Y7           FDCE                                         r  Lencodage/i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.516    14.857    Lencodage/clk_IBUF_BUFG
    SLICE_X4Y7           FDCE                                         r  Lencodage/i_reg[29]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X4Y7           FDCE (Setup_fdce_C_D)        0.031    15.126    Lencodage/i_reg[29]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -13.497    
  -------------------------------------------------------------------
                         slack                                  1.629    

Slack (MET) :             1.630ns  (required time - arrival time)
  Source:                 Lencodage/n_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lencodage/i_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.376ns  (logic 4.273ns (51.012%)  route 4.103ns (48.988%))
  Logic Levels:           17  (CARRY4=12 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.632     5.153    Lencodage/clk_IBUF_BUFG
    SLICE_X6Y11          FDCE                                         r  Lencodage/n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDCE (Prop_fdce_C_Q)         0.518     5.671 r  Lencodage/n_reg[1]/Q
                         net (fo=41, routed)          0.655     6.326    Lencodage/n_reg_n_2_[1]
    SLICE_X3Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.982 r  Lencodage/i_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.982    Lencodage/i_reg[31]_i_7_n_2
    SLICE_X3Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.096 r  Lencodage/i_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.096    Lencodage/i_reg[31]_i_13_n_2
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.210 r  Lencodage/i_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.210    Lencodage/i_reg[31]_i_15_n_2
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.324 r  Lencodage/i_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.324    Lencodage/i_reg[31]_i_22_n_2
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.637 r  Lencodage/i_reg[31]_i_23/O[3]
                         net (fo=1, routed)           0.814     8.451    Lencodage/i2[20]
    SLICE_X2Y12          LUT6 (Prop_lut6_I2_O)        0.306     8.757 r  Lencodage/i[31]_i_20/O
                         net (fo=1, routed)           0.452     9.209    Lencodage/i[31]_i_20_n_2
    SLICE_X2Y12          LUT6 (Prop_lut6_I0_O)        0.124     9.333 r  Lencodage/i[31]_i_17/O
                         net (fo=1, routed)           0.569     9.902    Lencodage/i[31]_i_17_n_2
    SLICE_X2Y12          LUT6 (Prop_lut6_I5_O)        0.124    10.026 r  Lencodage/i[31]_i_8/O
                         net (fo=31, routed)          0.896    10.922    Lencodage/i[31]_i_8_n_2
    SLICE_X2Y2           LUT5 (Prop_lut5_I2_O)        0.124    11.046 r  Lencodage/i[3]_i_5/O
                         net (fo=1, routed)           0.000    11.046    Lencodage/i[3]_i_5_n_2
    SLICE_X2Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.579 r  Lencodage/i_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.579    Lencodage/i_reg[3]_i_2_n_2
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.696 r  Lencodage/i_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.696    Lencodage/i_reg[7]_i_2_n_2
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.813 r  Lencodage/i_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.813    Lencodage/i_reg[11]_i_2_n_2
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.930 r  Lencodage/i_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.930    Lencodage/i_reg[15]_i_2_n_2
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.047 r  Lencodage/i_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.047    Lencodage/i_reg[19]_i_2_n_2
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.164 r  Lencodage/i_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.164    Lencodage/i_reg[23]_i_2_n_2
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.479 r  Lencodage/i_reg[27]_i_2/O[3]
                         net (fo=1, routed)           0.718    13.197    Lencodage/i_reg[27]_i_2_n_6
    SLICE_X1Y6           LUT2 (Prop_lut2_I1_O)        0.333    13.530 r  Lencodage/i[27]_i_1__0/O
                         net (fo=1, routed)           0.000    13.530    Lencodage/i[27]_i_1__0_n_2
    SLICE_X1Y6           FDCE                                         r  Lencodage/i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.519    14.860    Lencodage/clk_IBUF_BUFG
    SLICE_X1Y6           FDCE                                         r  Lencodage/i_reg[27]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X1Y6           FDCE (Setup_fdce_C_D)        0.075    15.160    Lencodage/i_reg[27]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -13.530    
  -------------------------------------------------------------------
                         slack                                  1.630    

Slack (MET) :             1.656ns  (required time - arrival time)
  Source:                 Lencodage/n_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lencodage/i_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.306ns  (logic 4.364ns (52.539%)  route 3.942ns (47.461%))
  Logic Levels:           18  (CARRY4=13 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.632     5.153    Lencodage/clk_IBUF_BUFG
    SLICE_X6Y11          FDCE                                         r  Lencodage/n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDCE (Prop_fdce_C_Q)         0.518     5.671 r  Lencodage/n_reg[1]/Q
                         net (fo=41, routed)          0.655     6.326    Lencodage/n_reg_n_2_[1]
    SLICE_X3Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.982 r  Lencodage/i_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.982    Lencodage/i_reg[31]_i_7_n_2
    SLICE_X3Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.096 r  Lencodage/i_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.096    Lencodage/i_reg[31]_i_13_n_2
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.210 r  Lencodage/i_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.210    Lencodage/i_reg[31]_i_15_n_2
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.324 r  Lencodage/i_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.324    Lencodage/i_reg[31]_i_22_n_2
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.637 r  Lencodage/i_reg[31]_i_23/O[3]
                         net (fo=1, routed)           0.814     8.451    Lencodage/i2[20]
    SLICE_X2Y12          LUT6 (Prop_lut6_I2_O)        0.306     8.757 r  Lencodage/i[31]_i_20/O
                         net (fo=1, routed)           0.452     9.209    Lencodage/i[31]_i_20_n_2
    SLICE_X2Y12          LUT6 (Prop_lut6_I0_O)        0.124     9.333 r  Lencodage/i[31]_i_17/O
                         net (fo=1, routed)           0.569     9.902    Lencodage/i[31]_i_17_n_2
    SLICE_X2Y12          LUT6 (Prop_lut6_I5_O)        0.124    10.026 r  Lencodage/i[31]_i_8/O
                         net (fo=31, routed)          0.896    10.922    Lencodage/i[31]_i_8_n_2
    SLICE_X2Y2           LUT5 (Prop_lut5_I2_O)        0.124    11.046 r  Lencodage/i[3]_i_5/O
                         net (fo=1, routed)           0.000    11.046    Lencodage/i[3]_i_5_n_2
    SLICE_X2Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.579 r  Lencodage/i_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.579    Lencodage/i_reg[3]_i_2_n_2
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.696 r  Lencodage/i_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.696    Lencodage/i_reg[7]_i_2_n_2
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.813 r  Lencodage/i_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.813    Lencodage/i_reg[11]_i_2_n_2
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.930 r  Lencodage/i_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.930    Lencodage/i_reg[15]_i_2_n_2
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.047 r  Lencodage/i_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.047    Lencodage/i_reg[19]_i_2_n_2
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.164 r  Lencodage/i_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.164    Lencodage/i_reg[23]_i_2_n_2
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.281 r  Lencodage/i_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.281    Lencodage/i_reg[27]_i_2_n_2
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.596 r  Lencodage/i_reg[31]_i_3__0/O[3]
                         net (fo=1, routed)           0.557    13.152    Lencodage/i_reg[31]_i_3__0_n_6
    SLICE_X3Y7           LUT2 (Prop_lut2_I1_O)        0.307    13.459 r  Lencodage/i[31]_i_2__0/O
                         net (fo=1, routed)           0.000    13.459    Lencodage/i[31]_i_2__0_n_2
    SLICE_X3Y7           FDCE                                         r  Lencodage/i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.518    14.859    Lencodage/clk_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  Lencodage/i_reg[31]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X3Y7           FDCE (Setup_fdce_C_D)        0.032    15.116    Lencodage/i_reg[31]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -13.459    
  -------------------------------------------------------------------
                         slack                                  1.656    

Slack (MET) :             1.667ns  (required time - arrival time)
  Source:                 Lencodage/n_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lencodage/i_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.349ns  (logic 4.165ns (49.883%)  route 4.184ns (50.117%))
  Logic Levels:           17  (CARRY4=12 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.632     5.153    Lencodage/clk_IBUF_BUFG
    SLICE_X6Y11          FDCE                                         r  Lencodage/n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDCE (Prop_fdce_C_Q)         0.518     5.671 r  Lencodage/n_reg[1]/Q
                         net (fo=41, routed)          0.655     6.326    Lencodage/n_reg_n_2_[1]
    SLICE_X3Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.982 r  Lencodage/i_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.982    Lencodage/i_reg[31]_i_7_n_2
    SLICE_X3Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.096 r  Lencodage/i_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.096    Lencodage/i_reg[31]_i_13_n_2
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.210 r  Lencodage/i_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.210    Lencodage/i_reg[31]_i_15_n_2
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.324 r  Lencodage/i_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.324    Lencodage/i_reg[31]_i_22_n_2
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.637 r  Lencodage/i_reg[31]_i_23/O[3]
                         net (fo=1, routed)           0.814     8.451    Lencodage/i2[20]
    SLICE_X2Y12          LUT6 (Prop_lut6_I2_O)        0.306     8.757 r  Lencodage/i[31]_i_20/O
                         net (fo=1, routed)           0.452     9.209    Lencodage/i[31]_i_20_n_2
    SLICE_X2Y12          LUT6 (Prop_lut6_I0_O)        0.124     9.333 r  Lencodage/i[31]_i_17/O
                         net (fo=1, routed)           0.569     9.902    Lencodage/i[31]_i_17_n_2
    SLICE_X2Y12          LUT6 (Prop_lut6_I5_O)        0.124    10.026 r  Lencodage/i[31]_i_8/O
                         net (fo=31, routed)          0.896    10.922    Lencodage/i[31]_i_8_n_2
    SLICE_X2Y2           LUT5 (Prop_lut5_I2_O)        0.124    11.046 r  Lencodage/i[3]_i_5/O
                         net (fo=1, routed)           0.000    11.046    Lencodage/i[3]_i_5_n_2
    SLICE_X2Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.579 r  Lencodage/i_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.579    Lencodage/i_reg[3]_i_2_n_2
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.696 r  Lencodage/i_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.696    Lencodage/i_reg[7]_i_2_n_2
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.813 r  Lencodage/i_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.813    Lencodage/i_reg[11]_i_2_n_2
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.930 r  Lencodage/i_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.930    Lencodage/i_reg[15]_i_2_n_2
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.047 r  Lencodage/i_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.047    Lencodage/i_reg[19]_i_2_n_2
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.164 r  Lencodage/i_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.164    Lencodage/i_reg[23]_i_2_n_2
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.383 r  Lencodage/i_reg[27]_i_2/O[0]
                         net (fo=1, routed)           0.799    13.182    Lencodage/i_reg[27]_i_2_n_9
    SLICE_X4Y7           LUT2 (Prop_lut2_I1_O)        0.321    13.503 r  Lencodage/i[24]_i_1__0/O
                         net (fo=1, routed)           0.000    13.503    Lencodage/i[24]_i_1__0_n_2
    SLICE_X4Y7           FDCE                                         r  Lencodage/i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.516    14.857    Lencodage/clk_IBUF_BUFG
    SLICE_X4Y7           FDCE                                         r  Lencodage/i_reg[24]/C
                         clock pessimism              0.273    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X4Y7           FDCE (Setup_fdce_C_D)        0.075    15.170    Lencodage/i_reg[24]
  -------------------------------------------------------------------
                         required time                         15.170    
                         arrival time                         -13.503    
  -------------------------------------------------------------------
                         slack                                  1.667    

Slack (MET) :             1.716ns  (required time - arrival time)
  Source:                 Lencodage/n_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lencodage/i_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.246ns  (logic 4.282ns (51.931%)  route 3.964ns (48.069%))
  Logic Levels:           18  (CARRY4=13 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.632     5.153    Lencodage/clk_IBUF_BUFG
    SLICE_X6Y11          FDCE                                         r  Lencodage/n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDCE (Prop_fdce_C_Q)         0.518     5.671 r  Lencodage/n_reg[1]/Q
                         net (fo=41, routed)          0.655     6.326    Lencodage/n_reg_n_2_[1]
    SLICE_X3Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.982 r  Lencodage/i_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.982    Lencodage/i_reg[31]_i_7_n_2
    SLICE_X3Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.096 r  Lencodage/i_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.096    Lencodage/i_reg[31]_i_13_n_2
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.210 r  Lencodage/i_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.210    Lencodage/i_reg[31]_i_15_n_2
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.324 r  Lencodage/i_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.324    Lencodage/i_reg[31]_i_22_n_2
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.637 r  Lencodage/i_reg[31]_i_23/O[3]
                         net (fo=1, routed)           0.814     8.451    Lencodage/i2[20]
    SLICE_X2Y12          LUT6 (Prop_lut6_I2_O)        0.306     8.757 r  Lencodage/i[31]_i_20/O
                         net (fo=1, routed)           0.452     9.209    Lencodage/i[31]_i_20_n_2
    SLICE_X2Y12          LUT6 (Prop_lut6_I0_O)        0.124     9.333 r  Lencodage/i[31]_i_17/O
                         net (fo=1, routed)           0.569     9.902    Lencodage/i[31]_i_17_n_2
    SLICE_X2Y12          LUT6 (Prop_lut6_I5_O)        0.124    10.026 r  Lencodage/i[31]_i_8/O
                         net (fo=31, routed)          0.896    10.922    Lencodage/i[31]_i_8_n_2
    SLICE_X2Y2           LUT5 (Prop_lut5_I2_O)        0.124    11.046 r  Lencodage/i[3]_i_5/O
                         net (fo=1, routed)           0.000    11.046    Lencodage/i[3]_i_5_n_2
    SLICE_X2Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.579 r  Lencodage/i_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.579    Lencodage/i_reg[3]_i_2_n_2
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.696 r  Lencodage/i_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.696    Lencodage/i_reg[7]_i_2_n_2
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.813 r  Lencodage/i_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.813    Lencodage/i_reg[11]_i_2_n_2
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.930 r  Lencodage/i_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.930    Lencodage/i_reg[15]_i_2_n_2
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.047 r  Lencodage/i_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.047    Lencodage/i_reg[19]_i_2_n_2
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.164 r  Lencodage/i_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.164    Lencodage/i_reg[23]_i_2_n_2
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.281 r  Lencodage/i_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.281    Lencodage/i_reg[27]_i_2_n_2
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.520 r  Lencodage/i_reg[31]_i_3__0/O[2]
                         net (fo=1, routed)           0.578    13.098    Lencodage/i_reg[31]_i_3__0_n_7
    SLICE_X3Y7           LUT2 (Prop_lut2_I1_O)        0.301    13.399 r  Lencodage/i[30]_i_1__0/O
                         net (fo=1, routed)           0.000    13.399    Lencodage/i[30]_i_1__0_n_2
    SLICE_X3Y7           FDCE                                         r  Lencodage/i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.518    14.859    Lencodage/clk_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  Lencodage/i_reg[30]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X3Y7           FDCE (Setup_fdce_C_D)        0.031    15.115    Lencodage/i_reg[30]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -13.399    
  -------------------------------------------------------------------
                         slack                                  1.716    

Slack (MET) :             1.721ns  (required time - arrival time)
  Source:                 Lencodage/n_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lencodage/i_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.241ns  (logic 4.256ns (51.646%)  route 3.985ns (48.354%))
  Logic Levels:           18  (CARRY4=13 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.632     5.153    Lencodage/clk_IBUF_BUFG
    SLICE_X6Y11          FDCE                                         r  Lencodage/n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDCE (Prop_fdce_C_Q)         0.518     5.671 r  Lencodage/n_reg[1]/Q
                         net (fo=41, routed)          0.655     6.326    Lencodage/n_reg_n_2_[1]
    SLICE_X3Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.982 r  Lencodage/i_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.982    Lencodage/i_reg[31]_i_7_n_2
    SLICE_X3Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.096 r  Lencodage/i_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.096    Lencodage/i_reg[31]_i_13_n_2
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.210 r  Lencodage/i_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.210    Lencodage/i_reg[31]_i_15_n_2
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.324 r  Lencodage/i_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.324    Lencodage/i_reg[31]_i_22_n_2
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.637 r  Lencodage/i_reg[31]_i_23/O[3]
                         net (fo=1, routed)           0.814     8.451    Lencodage/i2[20]
    SLICE_X2Y12          LUT6 (Prop_lut6_I2_O)        0.306     8.757 r  Lencodage/i[31]_i_20/O
                         net (fo=1, routed)           0.452     9.209    Lencodage/i[31]_i_20_n_2
    SLICE_X2Y12          LUT6 (Prop_lut6_I0_O)        0.124     9.333 r  Lencodage/i[31]_i_17/O
                         net (fo=1, routed)           0.569     9.902    Lencodage/i[31]_i_17_n_2
    SLICE_X2Y12          LUT6 (Prop_lut6_I5_O)        0.124    10.026 r  Lencodage/i[31]_i_8/O
                         net (fo=31, routed)          0.896    10.922    Lencodage/i[31]_i_8_n_2
    SLICE_X2Y2           LUT5 (Prop_lut5_I2_O)        0.124    11.046 r  Lencodage/i[3]_i_5/O
                         net (fo=1, routed)           0.000    11.046    Lencodage/i[3]_i_5_n_2
    SLICE_X2Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.579 r  Lencodage/i_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.579    Lencodage/i_reg[3]_i_2_n_2
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.696 r  Lencodage/i_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.696    Lencodage/i_reg[7]_i_2_n_2
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.813 r  Lencodage/i_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.813    Lencodage/i_reg[11]_i_2_n_2
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.930 r  Lencodage/i_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.930    Lencodage/i_reg[15]_i_2_n_2
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.047 r  Lencodage/i_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.047    Lencodage/i_reg[19]_i_2_n_2
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.164 r  Lencodage/i_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.164    Lencodage/i_reg[23]_i_2_n_2
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.281 r  Lencodage/i_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.281    Lencodage/i_reg[27]_i_2_n_2
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.500 r  Lencodage/i_reg[31]_i_3__0/O[0]
                         net (fo=1, routed)           0.599    13.099    Lencodage/i_reg[31]_i_3__0_n_9
    SLICE_X3Y7           LUT2 (Prop_lut2_I1_O)        0.295    13.394 r  Lencodage/i[28]_i_1__0/O
                         net (fo=1, routed)           0.000    13.394    Lencodage/i[28]_i_1__0_n_2
    SLICE_X3Y7           FDCE                                         r  Lencodage/i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.518    14.859    Lencodage/clk_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  Lencodage/i_reg[28]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X3Y7           FDCE (Setup_fdce_C_D)        0.031    15.115    Lencodage/i_reg[28]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -13.394    
  -------------------------------------------------------------------
                         slack                                  1.721    

Slack (MET) :             1.772ns  (required time - arrival time)
  Source:                 Lencodage/n_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lencodage/i_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.188ns  (logic 4.254ns (51.957%)  route 3.934ns (48.043%))
  Logic Levels:           17  (CARRY4=12 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.632     5.153    Lencodage/clk_IBUF_BUFG
    SLICE_X6Y11          FDCE                                         r  Lencodage/n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDCE (Prop_fdce_C_Q)         0.518     5.671 r  Lencodage/n_reg[1]/Q
                         net (fo=41, routed)          0.655     6.326    Lencodage/n_reg_n_2_[1]
    SLICE_X3Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.982 r  Lencodage/i_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.982    Lencodage/i_reg[31]_i_7_n_2
    SLICE_X3Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.096 r  Lencodage/i_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.096    Lencodage/i_reg[31]_i_13_n_2
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.210 r  Lencodage/i_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.210    Lencodage/i_reg[31]_i_15_n_2
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.324 r  Lencodage/i_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.324    Lencodage/i_reg[31]_i_22_n_2
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.637 r  Lencodage/i_reg[31]_i_23/O[3]
                         net (fo=1, routed)           0.814     8.451    Lencodage/i2[20]
    SLICE_X2Y12          LUT6 (Prop_lut6_I2_O)        0.306     8.757 r  Lencodage/i[31]_i_20/O
                         net (fo=1, routed)           0.452     9.209    Lencodage/i[31]_i_20_n_2
    SLICE_X2Y12          LUT6 (Prop_lut6_I0_O)        0.124     9.333 r  Lencodage/i[31]_i_17/O
                         net (fo=1, routed)           0.569     9.902    Lencodage/i[31]_i_17_n_2
    SLICE_X2Y12          LUT6 (Prop_lut6_I5_O)        0.124    10.026 r  Lencodage/i[31]_i_8/O
                         net (fo=31, routed)          0.896    10.922    Lencodage/i[31]_i_8_n_2
    SLICE_X2Y2           LUT5 (Prop_lut5_I2_O)        0.124    11.046 r  Lencodage/i[3]_i_5/O
                         net (fo=1, routed)           0.000    11.046    Lencodage/i[3]_i_5_n_2
    SLICE_X2Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.579 r  Lencodage/i_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.579    Lencodage/i_reg[3]_i_2_n_2
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.696 r  Lencodage/i_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.696    Lencodage/i_reg[7]_i_2_n_2
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.813 r  Lencodage/i_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.813    Lencodage/i_reg[11]_i_2_n_2
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.930 r  Lencodage/i_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.930    Lencodage/i_reg[15]_i_2_n_2
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.047 r  Lencodage/i_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.047    Lencodage/i_reg[19]_i_2_n_2
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.164 r  Lencodage/i_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.164    Lencodage/i_reg[23]_i_2_n_2
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.487 r  Lencodage/i_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.548    13.035    Lencodage/i_reg[27]_i_2_n_8
    SLICE_X3Y7           LUT2 (Prop_lut2_I1_O)        0.306    13.341 r  Lencodage/i[25]_i_1__0/O
                         net (fo=1, routed)           0.000    13.341    Lencodage/i[25]_i_1__0_n_2
    SLICE_X3Y7           FDCE                                         r  Lencodage/i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.518    14.859    Lencodage/clk_IBUF_BUFG
    SLICE_X3Y7           FDCE                                         r  Lencodage/i_reg[25]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X3Y7           FDCE (Setup_fdce_C_D)        0.029    15.113    Lencodage/i_reg[25]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -13.341    
  -------------------------------------------------------------------
                         slack                                  1.772    

Slack (MET) :             1.787ns  (required time - arrival time)
  Source:                 Lencodage/n_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lencodage/i_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.219ns  (logic 4.039ns (49.140%)  route 4.180ns (50.860%))
  Logic Levels:           15  (CARRY4=10 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.632     5.153    Lencodage/clk_IBUF_BUFG
    SLICE_X6Y11          FDCE                                         r  Lencodage/n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDCE (Prop_fdce_C_Q)         0.518     5.671 r  Lencodage/n_reg[1]/Q
                         net (fo=41, routed)          0.655     6.326    Lencodage/n_reg_n_2_[1]
    SLICE_X3Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.982 r  Lencodage/i_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.982    Lencodage/i_reg[31]_i_7_n_2
    SLICE_X3Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.096 r  Lencodage/i_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.096    Lencodage/i_reg[31]_i_13_n_2
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.210 r  Lencodage/i_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.210    Lencodage/i_reg[31]_i_15_n_2
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.324 r  Lencodage/i_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.324    Lencodage/i_reg[31]_i_22_n_2
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.637 r  Lencodage/i_reg[31]_i_23/O[3]
                         net (fo=1, routed)           0.814     8.451    Lencodage/i2[20]
    SLICE_X2Y12          LUT6 (Prop_lut6_I2_O)        0.306     8.757 r  Lencodage/i[31]_i_20/O
                         net (fo=1, routed)           0.452     9.209    Lencodage/i[31]_i_20_n_2
    SLICE_X2Y12          LUT6 (Prop_lut6_I0_O)        0.124     9.333 r  Lencodage/i[31]_i_17/O
                         net (fo=1, routed)           0.569     9.902    Lencodage/i[31]_i_17_n_2
    SLICE_X2Y12          LUT6 (Prop_lut6_I5_O)        0.124    10.026 r  Lencodage/i[31]_i_8/O
                         net (fo=31, routed)          0.896    10.922    Lencodage/i[31]_i_8_n_2
    SLICE_X2Y2           LUT5 (Prop_lut5_I2_O)        0.124    11.046 r  Lencodage/i[3]_i_5/O
                         net (fo=1, routed)           0.000    11.046    Lencodage/i[3]_i_5_n_2
    SLICE_X2Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.579 r  Lencodage/i_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.579    Lencodage/i_reg[3]_i_2_n_2
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.696 r  Lencodage/i_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.696    Lencodage/i_reg[7]_i_2_n_2
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.813 r  Lencodage/i_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.813    Lencodage/i_reg[11]_i_2_n_2
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.930 r  Lencodage/i_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.930    Lencodage/i_reg[15]_i_2_n_2
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.245 r  Lencodage/i_reg[19]_i_2/O[3]
                         net (fo=1, routed)           0.795    13.040    Lencodage/i_reg[19]_i_2_n_6
    SLICE_X1Y6           LUT2 (Prop_lut2_I1_O)        0.333    13.373 r  Lencodage/i[19]_i_1__0/O
                         net (fo=1, routed)           0.000    13.373    Lencodage/i[19]_i_1__0_n_2
    SLICE_X1Y6           FDCE                                         r  Lencodage/i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.519    14.860    Lencodage/clk_IBUF_BUFG
    SLICE_X1Y6           FDCE                                         r  Lencodage/i_reg[19]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X1Y6           FDCE (Setup_fdce_C_D)        0.075    15.160    Lencodage/i_reg[19]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -13.373    
  -------------------------------------------------------------------
                         slack                                  1.787    

Slack (MET) :             1.804ns  (required time - arrival time)
  Source:                 Lencodage/n_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lencodage/i_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.203ns  (logic 4.166ns (50.787%)  route 4.037ns (49.213%))
  Logic Levels:           16  (CARRY4=11 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.632     5.153    Lencodage/clk_IBUF_BUFG
    SLICE_X6Y11          FDCE                                         r  Lencodage/n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDCE (Prop_fdce_C_Q)         0.518     5.671 r  Lencodage/n_reg[1]/Q
                         net (fo=41, routed)          0.655     6.326    Lencodage/n_reg_n_2_[1]
    SLICE_X3Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.982 r  Lencodage/i_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.982    Lencodage/i_reg[31]_i_7_n_2
    SLICE_X3Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.096 r  Lencodage/i_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.096    Lencodage/i_reg[31]_i_13_n_2
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.210 r  Lencodage/i_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.210    Lencodage/i_reg[31]_i_15_n_2
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.324 r  Lencodage/i_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.324    Lencodage/i_reg[31]_i_22_n_2
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.637 r  Lencodage/i_reg[31]_i_23/O[3]
                         net (fo=1, routed)           0.814     8.451    Lencodage/i2[20]
    SLICE_X2Y12          LUT6 (Prop_lut6_I2_O)        0.306     8.757 r  Lencodage/i[31]_i_20/O
                         net (fo=1, routed)           0.452     9.209    Lencodage/i[31]_i_20_n_2
    SLICE_X2Y12          LUT6 (Prop_lut6_I0_O)        0.124     9.333 r  Lencodage/i[31]_i_17/O
                         net (fo=1, routed)           0.569     9.902    Lencodage/i[31]_i_17_n_2
    SLICE_X2Y12          LUT6 (Prop_lut6_I5_O)        0.124    10.026 r  Lencodage/i[31]_i_8/O
                         net (fo=31, routed)          0.896    10.922    Lencodage/i[31]_i_8_n_2
    SLICE_X2Y2           LUT5 (Prop_lut5_I2_O)        0.124    11.046 r  Lencodage/i[3]_i_5/O
                         net (fo=1, routed)           0.000    11.046    Lencodage/i[3]_i_5_n_2
    SLICE_X2Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.579 r  Lencodage/i_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.579    Lencodage/i_reg[3]_i_2_n_2
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.696 r  Lencodage/i_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.696    Lencodage/i_reg[7]_i_2_n_2
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.813 r  Lencodage/i_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.813    Lencodage/i_reg[11]_i_2_n_2
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.930 r  Lencodage/i_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.930    Lencodage/i_reg[15]_i_2_n_2
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.047 r  Lencodage/i_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.047    Lencodage/i_reg[19]_i_2_n_2
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.370 r  Lencodage/i_reg[23]_i_2/O[1]
                         net (fo=1, routed)           0.651    13.021    Lencodage/i_reg[23]_i_2_n_8
    SLICE_X1Y6           LUT2 (Prop_lut2_I1_O)        0.335    13.356 r  Lencodage/i[21]_i_1__0/O
                         net (fo=1, routed)           0.000    13.356    Lencodage/i[21]_i_1__0_n_2
    SLICE_X1Y6           FDCE                                         r  Lencodage/i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.519    14.860    Lencodage/clk_IBUF_BUFG
    SLICE_X1Y6           FDCE                                         r  Lencodage/i_reg[21]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X1Y6           FDCE (Setup_fdce_C_D)        0.075    15.160    Lencodage/i_reg[21]
  -------------------------------------------------------------------
                         required time                         15.160    
                         arrival time                         -13.356    
  -------------------------------------------------------------------
                         slack                                  1.804    

Slack (MET) :             1.836ns  (required time - arrival time)
  Source:                 Lencodage/n_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lencodage/i_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.128ns  (logic 4.165ns (51.246%)  route 3.963ns (48.754%))
  Logic Levels:           17  (CARRY4=12 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.632     5.153    Lencodage/clk_IBUF_BUFG
    SLICE_X6Y11          FDCE                                         r  Lencodage/n_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDCE (Prop_fdce_C_Q)         0.518     5.671 r  Lencodage/n_reg[1]/Q
                         net (fo=41, routed)          0.655     6.326    Lencodage/n_reg_n_2_[1]
    SLICE_X3Y8           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.982 r  Lencodage/i_reg[31]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.982    Lencodage/i_reg[31]_i_7_n_2
    SLICE_X3Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.096 r  Lencodage/i_reg[31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.096    Lencodage/i_reg[31]_i_13_n_2
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.210 r  Lencodage/i_reg[31]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.210    Lencodage/i_reg[31]_i_15_n_2
    SLICE_X3Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.324 r  Lencodage/i_reg[31]_i_22/CO[3]
                         net (fo=1, routed)           0.000     7.324    Lencodage/i_reg[31]_i_22_n_2
    SLICE_X3Y12          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.637 r  Lencodage/i_reg[31]_i_23/O[3]
                         net (fo=1, routed)           0.814     8.451    Lencodage/i2[20]
    SLICE_X2Y12          LUT6 (Prop_lut6_I2_O)        0.306     8.757 r  Lencodage/i[31]_i_20/O
                         net (fo=1, routed)           0.452     9.209    Lencodage/i[31]_i_20_n_2
    SLICE_X2Y12          LUT6 (Prop_lut6_I0_O)        0.124     9.333 r  Lencodage/i[31]_i_17/O
                         net (fo=1, routed)           0.569     9.902    Lencodage/i[31]_i_17_n_2
    SLICE_X2Y12          LUT6 (Prop_lut6_I5_O)        0.124    10.026 r  Lencodage/i[31]_i_8/O
                         net (fo=31, routed)          0.896    10.922    Lencodage/i[31]_i_8_n_2
    SLICE_X2Y2           LUT5 (Prop_lut5_I2_O)        0.124    11.046 r  Lencodage/i[3]_i_5/O
                         net (fo=1, routed)           0.000    11.046    Lencodage/i[3]_i_5_n_2
    SLICE_X2Y2           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.579 r  Lencodage/i_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.579    Lencodage/i_reg[3]_i_2_n_2
    SLICE_X2Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.696 r  Lencodage/i_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.696    Lencodage/i_reg[7]_i_2_n_2
    SLICE_X2Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.813 r  Lencodage/i_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.813    Lencodage/i_reg[11]_i_2_n_2
    SLICE_X2Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.930 r  Lencodage/i_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.930    Lencodage/i_reg[15]_i_2_n_2
    SLICE_X2Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.047 r  Lencodage/i_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.047    Lencodage/i_reg[19]_i_2_n_2
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.164 r  Lencodage/i_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.164    Lencodage/i_reg[23]_i_2_n_2
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.403 r  Lencodage/i_reg[27]_i_2/O[2]
                         net (fo=1, routed)           0.577    12.980    Lencodage/i_reg[27]_i_2_n_7
    SLICE_X3Y6           LUT2 (Prop_lut2_I1_O)        0.301    13.281 r  Lencodage/i[26]_i_1__0/O
                         net (fo=1, routed)           0.000    13.281    Lencodage/i[26]_i_1__0_n_2
    SLICE_X3Y6           FDCE                                         r  Lencodage/i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.519    14.860    Lencodage/clk_IBUF_BUFG
    SLICE_X3Y6           FDCE                                         r  Lencodage/i_reg[26]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X3Y6           FDCE (Setup_fdce_C_D)        0.032    15.117    Lencodage/i_reg[26]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                         -13.281    
  -------------------------------------------------------------------
                         slack                                  1.836    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 Lfbits/FSM_sequential_setat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/enabl_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.888%)  route 0.147ns (44.112%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.565     1.448    Lfbits/clk_IBUF_BUFG
    SLICE_X13Y8          FDRE                                         r  Lfbits/FSM_sequential_setat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y8          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  Lfbits/FSM_sequential_setat_reg[0]/Q
                         net (fo=52, routed)          0.147     1.736    Lfbits/setat[0]
    SLICE_X12Y8          LUT4 (Prop_lut4_I0_O)        0.045     1.781 r  Lfbits/enabl_i_1/O
                         net (fo=1, routed)           0.000     1.781    Lfbits/enabl_i_1_n_2
    SLICE_X12Y8          FDCE                                         r  Lfbits/enabl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.835     1.962    Lfbits/clk_IBUF_BUFG
    SLICE_X12Y8          FDCE                                         r  Lfbits/enabl_reg/C
                         clock pessimism             -0.501     1.461    
    SLICE_X12Y8          FDCE (Hold_fdce_C_D)         0.120     1.581    Lfbits/enabl_reg
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 Lencodage/FSM_onehot_setat_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lencodage/enable_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.566     1.449    Lencodage/clk_IBUF_BUFG
    SLICE_X8Y4           FDRE                                         r  Lencodage/FSM_onehot_setat_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y4           FDRE (Prop_fdre_C_Q)         0.164     1.613 f  Lencodage/FSM_onehot_setat_reg[0]/Q
                         net (fo=12, routed)          0.116     1.730    Lencodage/FSM_onehot_setat_reg_n_2_[0]
    SLICE_X9Y4           LUT3 (Prop_lut3_I1_O)        0.045     1.775 r  Lencodage/enable_i_1/O
                         net (fo=1, routed)           0.000     1.775    Lencodage/enable_i_1_n_2
    SLICE_X9Y4           FDCE                                         r  Lencodage/enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.836     1.963    Lencodage/clk_IBUF_BUFG
    SLICE_X9Y4           FDCE                                         r  Lencodage/enable_reg/C
                         clock pessimism             -0.501     1.462    
    SLICE_X9Y4           FDCE (Hold_fdce_C_D)         0.091     1.553    Lencodage/enable_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 Lencodage/Ssortie_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lencodage/Sortie_reg[6]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.153%)  route 0.145ns (46.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.594     1.477    Lencodage/clk_IBUF_BUFG
    SLICE_X6Y2           FDCE                                         r  Lencodage/Ssortie_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y2           FDCE (Prop_fdce_C_Q)         0.164     1.641 r  Lencodage/Ssortie_reg[6]/Q
                         net (fo=7, routed)           0.145     1.786    Lencodage/Ssortie_reg[6]_0
    SLICE_X4Y2           FDPE                                         r  Lencodage/Sortie_reg[6]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.865     1.992    Lencodage/clk_IBUF_BUFG
    SLICE_X4Y2           FDPE                                         r  Lencodage/Sortie_reg[6]_P/C
                         clock pessimism             -0.499     1.493    
    SLICE_X4Y2           FDPE (Hold_fdpe_C_D)         0.066     1.559    Lencodage/Sortie_reg[6]_P
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 reception/r_RX_DV_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lcontrole/FSM_sequential_setat_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.227ns (61.877%)  route 0.140ns (38.123%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.566     1.449    reception/clk_IBUF_BUFG
    SLICE_X13Y4          FDRE                                         r  reception/r_RX_DV_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDRE (Prop_fdre_C_Q)         0.128     1.577 r  reception/r_RX_DV_reg/Q
                         net (fo=4, routed)           0.140     1.717    Lcontrole/Sendreception
    SLICE_X12Y5          LUT6 (Prop_lut6_I5_O)        0.099     1.816 r  Lcontrole/FSM_sequential_setat[0]_i_1/O
                         net (fo=1, routed)           0.000     1.816    Lcontrole/FSM_sequential_setat[0]_i_1_n_2
    SLICE_X12Y5          FDCE                                         r  Lcontrole/FSM_sequential_setat_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.836     1.963    Lcontrole/clk_IBUF_BUFG
    SLICE_X12Y5          FDCE                                         r  Lcontrole/FSM_sequential_setat_reg[0]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X12Y5          FDCE (Hold_fdce_C_D)         0.120     1.585    Lcontrole/FSM_sequential_setat_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 reception/r_Bit_Index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reception/r_RX_Byte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.620%)  route 0.160ns (43.380%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.566     1.449    reception/clk_IBUF_BUFG
    SLICE_X14Y4          FDRE                                         r  reception/r_Bit_Index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y4          FDRE (Prop_fdre_C_Q)         0.164     1.613 r  reception/r_Bit_Index_reg[1]/Q
                         net (fo=8, routed)           0.160     1.773    reception/r_Bit_Index_reg_n_2_[1]
    SLICE_X14Y5          LUT6 (Prop_lut6_I4_O)        0.045     1.818 r  reception/r_RX_Byte[3]_i_1/O
                         net (fo=1, routed)           0.000     1.818    reception/r_RX_Byte[3]_i_1_n_2
    SLICE_X14Y5          FDRE                                         r  reception/r_RX_Byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.836     1.963    reception/clk_IBUF_BUFG
    SLICE_X14Y5          FDRE                                         r  reception/r_RX_Byte_reg[3]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X14Y5          FDRE (Hold_fdre_C_D)         0.121     1.586    reception/r_RX_Byte_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 Lcontrole/startXtoY_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lcontrole/startXtoY_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.113%)  route 0.151ns (41.887%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.566     1.449    Lcontrole/clk_IBUF_BUFG
    SLICE_X12Y5          FDCE                                         r  Lcontrole/startXtoY_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDCE (Prop_fdce_C_Q)         0.164     1.613 r  Lcontrole/startXtoY_reg/Q
                         net (fo=4, routed)           0.151     1.764    Lcontrole/SstartXtoY
    SLICE_X12Y5          LUT5 (Prop_lut5_I4_O)        0.045     1.809 r  Lcontrole/startXtoY_i_1/O
                         net (fo=1, routed)           0.000     1.809    Lcontrole/startXtoY_i_1_n_2
    SLICE_X12Y5          FDCE                                         r  Lcontrole/startXtoY_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.836     1.963    Lcontrole/clk_IBUF_BUFG
    SLICE_X12Y5          FDCE                                         r  Lcontrole/startXtoY_reg/C
                         clock pessimism             -0.514     1.449    
    SLICE_X12Y5          FDCE (Hold_fdce_C_D)         0.121     1.570    Lcontrole/startXtoY_reg
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Lfbits/x_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/x_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.410%)  route 0.162ns (43.590%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.564     1.447    Lfbits/clk_IBUF_BUFG
    SLICE_X14Y10         FDPE                                         r  Lfbits/x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y10         FDPE (Prop_fdpe_C_Q)         0.164     1.611 r  Lfbits/x_reg[5]/Q
                         net (fo=5, routed)           0.162     1.773    Lfbits/outputMsg2_OBUF[5]
    SLICE_X14Y10         LUT6 (Prop_lut6_I5_O)        0.045     1.818 r  Lfbits/x[5]_i_1/O
                         net (fo=1, routed)           0.000     1.818    Lfbits/x[5]_i_1_n_2
    SLICE_X14Y10         FDPE                                         r  Lfbits/x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.834     1.961    Lfbits/clk_IBUF_BUFG
    SLICE_X14Y10         FDPE                                         r  Lfbits/x_reg[5]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X14Y10         FDPE (Hold_fdpe_C_D)         0.121     1.568    Lfbits/x_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 Lencodage/Ssortie_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lencodage/Sortie_reg[3]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.891%)  route 0.201ns (55.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.594     1.477    Lencodage/clk_IBUF_BUFG
    SLICE_X6Y1           FDCE                                         r  Lencodage/Ssortie_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y1           FDCE (Prop_fdce_C_Q)         0.164     1.641 r  Lencodage/Ssortie_reg[3]/Q
                         net (fo=7, routed)           0.201     1.842    Lencodage/Ssortie_reg[3]_0
    SLICE_X0Y1           FDPE                                         r  Lencodage/Sortie_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.867     1.994    Lencodage/clk_IBUF_BUFG
    SLICE_X0Y1           FDPE                                         r  Lencodage/Sortie_reg[3]_P/C
                         clock pessimism             -0.478     1.516    
    SLICE_X0Y1           FDPE (Hold_fdpe_C_D)         0.070     1.586    Lencodage/Sortie_reg[3]_P
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 reception/FSM_sequential_r_SM_Main_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reception/FSM_sequential_r_SM_Main_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.314%)  route 0.184ns (49.686%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.566     1.449    reception/clk_IBUF_BUFG
    SLICE_X13Y4          FDRE                                         r  reception/FSM_sequential_r_SM_Main_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y4          FDRE (Prop_fdre_C_Q)         0.141     1.590 f  reception/FSM_sequential_r_SM_Main_reg[2]/Q
                         net (fo=9, routed)           0.184     1.774    reception/r_SM_Main[2]
    SLICE_X13Y3          LUT6 (Prop_lut6_I5_O)        0.045     1.819 r  reception/FSM_sequential_r_SM_Main[0]_i_1/O
                         net (fo=1, routed)           0.000     1.819    reception/FSM_sequential_r_SM_Main[0]_i_1_n_2
    SLICE_X13Y3          FDRE                                         r  reception/FSM_sequential_r_SM_Main_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.836     1.963    reception/clk_IBUF_BUFG
    SLICE_X13Y3          FDRE                                         r  reception/FSM_sequential_r_SM_Main_reg[0]/C
                         clock pessimism             -0.498     1.465    
    SLICE_X13Y3          FDRE (Hold_fdre_C_D)         0.091     1.556    reception/FSM_sequential_r_SM_Main_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Lencodage/Ssortie_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lencodage/Ssortie_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.567     1.450    Lencodage/clk_IBUF_BUFG
    SLICE_X9Y1           FDCE                                         r  Lencodage/Ssortie_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDCE (Prop_fdce_C_Q)         0.141     1.591 r  Lencodage/Ssortie_reg[5]/Q
                         net (fo=7, routed)           0.168     1.759    Lencodage/Ssortie_reg[5]_0
    SLICE_X9Y1           LUT5 (Prop_lut5_I4_O)        0.045     1.804 r  Lencodage/Ssortie[5]_i_1/O
                         net (fo=1, routed)           0.000     1.804    Lencodage/Ssortie[5]_i_1_n_2
    SLICE_X9Y1           FDCE                                         r  Lencodage/Ssortie_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.837     1.964    Lencodage/clk_IBUF_BUFG
    SLICE_X9Y1           FDCE                                         r  Lencodage/Ssortie_reg[5]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X9Y1           FDCE (Hold_fdce_C_D)         0.091     1.541    Lencodage/Ssortie_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y5    Lcontrole/FSM_sequential_setat_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X12Y5    Lcontrole/FSM_sequential_setat_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X12Y5    Lcontrole/resetFbits_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y7     Lencodage/i_reg[25]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y6     Lencodage/i_reg[26]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y6     Lencodage/i_reg[27]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y7     Lencodage/i_reg[28]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y7     Lencodage/i_reg[29]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y6     Lencodage/i_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y14    Lfbits/i_reg[27]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y13    Lfbits/i_reg[28]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y13    Lfbits/i_reg[29]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y14    Lfbits/i_reg[30]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y14    Lfbits/i_reg[31]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y14   Lfbits/j_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y14   Lfbits/j_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X14Y14   Lfbits/j_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y14   Lfbits/j_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y13   Lfbits/j_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y5    Lcontrole/FSM_sequential_setat_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X12Y5    Lcontrole/FSM_sequential_setat_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X12Y5    Lcontrole/resetFbits_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y6     Lencodage/i_reg[26]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y6     Lencodage/i_reg[27]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y6     Lencodage/i_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y6     Lencodage/i_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y6     Lencodage/j_reg[26]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y8     Lencodage/kd_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X9Y8     Lencodage/kd_reg[17]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.160ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.551ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.160ns  (required time - arrival time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/x_reg[7]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.247ns  (logic 0.478ns (14.722%)  route 2.769ns (85.278%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.569     5.090    Lcontrole/clk_IBUF_BUFG
    SLICE_X12Y5          FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDPE (Prop_fdpe_C_Q)         0.478     5.568 f  Lcontrole/resetFbits_reg/Q
                         net (fo=233, routed)         2.769     8.337    Lfbits/reset
    SLICE_X12Y8          FDPE                                         f  Lfbits/x_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.449    14.790    Lfbits/clk_IBUF_BUFG
    SLICE_X12Y8          FDPE                                         r  Lfbits/x_reg[7]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X12Y8          FDPE (Recov_fdpe_C_PRE)     -0.532    14.497    Lfbits/x_reg[7]
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                          -8.337    
  -------------------------------------------------------------------
                         slack                                  6.160    

Slack (MET) :             6.202ns  (required time - arrival time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/enabl_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.247ns  (logic 0.478ns (14.722%)  route 2.769ns (85.278%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.569     5.090    Lcontrole/clk_IBUF_BUFG
    SLICE_X12Y5          FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDPE (Prop_fdpe_C_Q)         0.478     5.568 f  Lcontrole/resetFbits_reg/Q
                         net (fo=233, routed)         2.769     8.337    Lfbits/reset
    SLICE_X12Y8          FDCE                                         f  Lfbits/enabl_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.449    14.790    Lfbits/clk_IBUF_BUFG
    SLICE_X12Y8          FDCE                                         r  Lfbits/enabl_reg/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X12Y8          FDCE (Recov_fdce_C_CLR)     -0.490    14.539    Lfbits/enabl_reg
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                          -8.337    
  -------------------------------------------------------------------
                         slack                                  6.202    

Slack (MET) :             6.295ns  (required time - arrival time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lencodage/kd_reg[27]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.098ns  (logic 0.478ns (15.429%)  route 2.620ns (84.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.569     5.090    Lcontrole/clk_IBUF_BUFG
    SLICE_X12Y5          FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDPE (Prop_fdpe_C_Q)         0.478     5.568 f  Lcontrole/resetFbits_reg/Q
                         net (fo=233, routed)         2.620     8.188    Lencodage/reset
    SLICE_X10Y10         FDCE                                         f  Lencodage/kd_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.449    14.790    Lencodage/clk_IBUF_BUFG
    SLICE_X10Y10         FDCE                                         r  Lencodage/kd_reg[27]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X10Y10         FDCE (Recov_fdce_C_CLR)     -0.532    14.483    Lencodage/kd_reg[27]
  -------------------------------------------------------------------
                         required time                         14.483    
                         arrival time                          -8.188    
  -------------------------------------------------------------------
                         slack                                  6.295    

Slack (MET) :             6.295ns  (required time - arrival time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lencodage/kd_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.098ns  (logic 0.478ns (15.429%)  route 2.620ns (84.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.569     5.090    Lcontrole/clk_IBUF_BUFG
    SLICE_X12Y5          FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDPE (Prop_fdpe_C_Q)         0.478     5.568 f  Lcontrole/resetFbits_reg/Q
                         net (fo=233, routed)         2.620     8.188    Lencodage/reset
    SLICE_X10Y10         FDCE                                         f  Lencodage/kd_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.449    14.790    Lencodage/clk_IBUF_BUFG
    SLICE_X10Y10         FDCE                                         r  Lencodage/kd_reg[29]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X10Y10         FDCE (Recov_fdce_C_CLR)     -0.532    14.483    Lencodage/kd_reg[29]
  -------------------------------------------------------------------
                         required time                         14.483    
                         arrival time                          -8.188    
  -------------------------------------------------------------------
                         slack                                  6.295    

Slack (MET) :             6.295ns  (required time - arrival time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lencodage/kd_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.098ns  (logic 0.478ns (15.429%)  route 2.620ns (84.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.569     5.090    Lcontrole/clk_IBUF_BUFG
    SLICE_X12Y5          FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDPE (Prop_fdpe_C_Q)         0.478     5.568 f  Lcontrole/resetFbits_reg/Q
                         net (fo=233, routed)         2.620     8.188    Lencodage/reset
    SLICE_X10Y10         FDCE                                         f  Lencodage/kd_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.449    14.790    Lencodage/clk_IBUF_BUFG
    SLICE_X10Y10         FDCE                                         r  Lencodage/kd_reg[30]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X10Y10         FDCE (Recov_fdce_C_CLR)     -0.532    14.483    Lencodage/kd_reg[30]
  -------------------------------------------------------------------
                         required time                         14.483    
                         arrival time                          -8.188    
  -------------------------------------------------------------------
                         slack                                  6.295    

Slack (MET) :             6.295ns  (required time - arrival time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lencodage/kd_reg[31]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.098ns  (logic 0.478ns (15.429%)  route 2.620ns (84.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.569     5.090    Lcontrole/clk_IBUF_BUFG
    SLICE_X12Y5          FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDPE (Prop_fdpe_C_Q)         0.478     5.568 f  Lcontrole/resetFbits_reg/Q
                         net (fo=233, routed)         2.620     8.188    Lencodage/reset
    SLICE_X10Y10         FDCE                                         f  Lencodage/kd_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.449    14.790    Lencodage/clk_IBUF_BUFG
    SLICE_X10Y10         FDCE                                         r  Lencodage/kd_reg[31]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X10Y10         FDCE (Recov_fdce_C_CLR)     -0.532    14.483    Lencodage/kd_reg[31]
  -------------------------------------------------------------------
                         required time                         14.483    
                         arrival time                          -8.188    
  -------------------------------------------------------------------
                         slack                                  6.295    

Slack (MET) :             6.307ns  (required time - arrival time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lencodage/n_reg[30]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.150ns  (logic 0.478ns (15.174%)  route 2.672ns (84.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.569     5.090    Lcontrole/clk_IBUF_BUFG
    SLICE_X12Y5          FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDPE (Prop_fdpe_C_Q)         0.478     5.568 f  Lcontrole/resetFbits_reg/Q
                         net (fo=233, routed)         2.672     8.240    Lencodage/reset
    SLICE_X6Y11          FDCE                                         f  Lencodage/n_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.514    14.855    Lencodage/clk_IBUF_BUFG
    SLICE_X6Y11          FDCE                                         r  Lencodage/n_reg[30]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X6Y11          FDCE (Recov_fdce_C_CLR)     -0.532    14.548    Lencodage/n_reg[30]
  -------------------------------------------------------------------
                         required time                         14.548    
                         arrival time                          -8.240    
  -------------------------------------------------------------------
                         slack                                  6.307    

Slack (MET) :             6.307ns  (required time - arrival time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lencodage/n_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.150ns  (logic 0.478ns (15.174%)  route 2.672ns (84.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.569     5.090    Lcontrole/clk_IBUF_BUFG
    SLICE_X12Y5          FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDPE (Prop_fdpe_C_Q)         0.478     5.568 f  Lcontrole/resetFbits_reg/Q
                         net (fo=233, routed)         2.672     8.240    Lencodage/reset
    SLICE_X6Y11          FDCE                                         f  Lencodage/n_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.514    14.855    Lencodage/clk_IBUF_BUFG
    SLICE_X6Y11          FDCE                                         r  Lencodage/n_reg[9]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X6Y11          FDCE (Recov_fdce_C_CLR)     -0.532    14.548    Lencodage/n_reg[9]
  -------------------------------------------------------------------
                         required time                         14.548    
                         arrival time                          -8.240    
  -------------------------------------------------------------------
                         slack                                  6.307    

Slack (MET) :             6.323ns  (required time - arrival time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lfbits/l_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.084ns  (logic 0.478ns (15.502%)  route 2.606ns (84.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.569     5.090    Lcontrole/clk_IBUF_BUFG
    SLICE_X12Y5          FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDPE (Prop_fdpe_C_Q)         0.478     5.568 f  Lcontrole/resetFbits_reg/Q
                         net (fo=233, routed)         2.606     8.174    Lfbits/reset
    SLICE_X14Y8          FDCE                                         f  Lfbits/l_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.449    14.790    Lfbits/clk_IBUF_BUFG
    SLICE_X14Y8          FDCE                                         r  Lfbits/l_reg[2]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X14Y8          FDCE (Recov_fdce_C_CLR)     -0.532    14.497    Lfbits/l_reg[2]
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                          -8.174    
  -------------------------------------------------------------------
                         slack                                  6.323    

Slack (MET) :             6.337ns  (required time - arrival time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lencodage/kd_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.098ns  (logic 0.478ns (15.429%)  route 2.620ns (84.571%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.569     5.090    Lcontrole/clk_IBUF_BUFG
    SLICE_X12Y5          FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDPE (Prop_fdpe_C_Q)         0.478     5.568 f  Lcontrole/resetFbits_reg/Q
                         net (fo=233, routed)         2.620     8.188    Lencodage/reset
    SLICE_X10Y10         FDCE                                         f  Lencodage/kd_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.449    14.790    Lencodage/clk_IBUF_BUFG
    SLICE_X10Y10         FDCE                                         r  Lencodage/kd_reg[20]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X10Y10         FDCE (Recov_fdce_C_CLR)     -0.490    14.525    Lencodage/kd_reg[20]
  -------------------------------------------------------------------
                         required time                         14.525    
                         arrival time                          -8.188    
  -------------------------------------------------------------------
                         slack                                  6.337    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lencodage/kd_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.148ns (31.719%)  route 0.319ns (68.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.566     1.449    Lcontrole/clk_IBUF_BUFG
    SLICE_X12Y5          FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDPE (Prop_fdpe_C_Q)         0.148     1.597 f  Lcontrole/resetFbits_reg/Q
                         net (fo=233, routed)         0.319     1.916    Lencodage/reset
    SLICE_X10Y4          FDCE                                         f  Lencodage/kd_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.836     1.963    Lencodage/clk_IBUF_BUFG
    SLICE_X10Y4          FDCE                                         r  Lencodage/kd_reg[3]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X10Y4          FDCE (Remov_fdce_C_CLR)     -0.120     1.365    Lencodage/kd_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.365    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lencodage/kd_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.148ns (31.719%)  route 0.319ns (68.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.566     1.449    Lcontrole/clk_IBUF_BUFG
    SLICE_X12Y5          FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDPE (Prop_fdpe_C_Q)         0.148     1.597 f  Lcontrole/resetFbits_reg/Q
                         net (fo=233, routed)         0.319     1.916    Lencodage/reset
    SLICE_X10Y4          FDCE                                         f  Lencodage/kd_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.836     1.963    Lencodage/clk_IBUF_BUFG
    SLICE_X10Y4          FDCE                                         r  Lencodage/kd_reg[5]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X10Y4          FDCE (Remov_fdce_C_CLR)     -0.120     1.365    Lencodage/kd_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.365    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lencodage/kd_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.148ns (31.719%)  route 0.319ns (68.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.566     1.449    Lcontrole/clk_IBUF_BUFG
    SLICE_X12Y5          FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDPE (Prop_fdpe_C_Q)         0.148     1.597 f  Lcontrole/resetFbits_reg/Q
                         net (fo=233, routed)         0.319     1.916    Lencodage/reset
    SLICE_X10Y4          FDCE                                         f  Lencodage/kd_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.836     1.963    Lencodage/clk_IBUF_BUFG
    SLICE_X10Y4          FDCE                                         r  Lencodage/kd_reg[7]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X10Y4          FDCE (Remov_fdce_C_CLR)     -0.120     1.365    Lencodage/kd_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.365    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.551ns  (arrival time - required time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lencodage/ki_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.148ns (31.719%)  route 0.319ns (68.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.566     1.449    Lcontrole/clk_IBUF_BUFG
    SLICE_X12Y5          FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDPE (Prop_fdpe_C_Q)         0.148     1.597 f  Lcontrole/resetFbits_reg/Q
                         net (fo=233, routed)         0.319     1.916    Lencodage/reset
    SLICE_X10Y4          FDCE                                         f  Lencodage/ki_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.836     1.963    Lencodage/clk_IBUF_BUFG
    SLICE_X10Y4          FDCE                                         r  Lencodage/ki_reg[2]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X10Y4          FDCE (Remov_fdce_C_CLR)     -0.120     1.365    Lencodage/ki_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.365    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.551    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lencodage/kd_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.148ns (31.719%)  route 0.319ns (68.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.566     1.449    Lcontrole/clk_IBUF_BUFG
    SLICE_X12Y5          FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDPE (Prop_fdpe_C_Q)         0.148     1.597 f  Lcontrole/resetFbits_reg/Q
                         net (fo=233, routed)         0.319     1.916    Lencodage/reset
    SLICE_X10Y4          FDPE                                         f  Lencodage/kd_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.836     1.963    Lencodage/clk_IBUF_BUFG
    SLICE_X10Y4          FDPE                                         r  Lencodage/kd_reg[0]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X10Y4          FDPE (Remov_fdpe_C_PRE)     -0.124     1.361    Lencodage/kd_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lencodage/kd_reg[2]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.148ns (31.719%)  route 0.319ns (68.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.566     1.449    Lcontrole/clk_IBUF_BUFG
    SLICE_X12Y5          FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDPE (Prop_fdpe_C_Q)         0.148     1.597 f  Lcontrole/resetFbits_reg/Q
                         net (fo=233, routed)         0.319     1.916    Lencodage/reset
    SLICE_X10Y4          FDPE                                         f  Lencodage/kd_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.836     1.963    Lencodage/clk_IBUF_BUFG
    SLICE_X10Y4          FDPE                                         r  Lencodage/kd_reg[2]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X10Y4          FDPE (Remov_fdpe_C_PRE)     -0.124     1.361    Lencodage/kd_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.361    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lencodage/kd_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.148ns (31.719%)  route 0.319ns (68.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.566     1.449    Lcontrole/clk_IBUF_BUFG
    SLICE_X12Y5          FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDPE (Prop_fdpe_C_Q)         0.148     1.597 f  Lcontrole/resetFbits_reg/Q
                         net (fo=233, routed)         0.319     1.916    Lencodage/reset
    SLICE_X11Y4          FDPE                                         f  Lencodage/kd_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.836     1.963    Lencodage/clk_IBUF_BUFG
    SLICE_X11Y4          FDPE                                         r  Lencodage/kd_reg[1]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X11Y4          FDPE (Remov_fdpe_C_PRE)     -0.148     1.337    Lencodage/kd_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.337    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lencodage/kd_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.148ns (29.775%)  route 0.349ns (70.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.566     1.449    Lcontrole/clk_IBUF_BUFG
    SLICE_X12Y5          FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDPE (Prop_fdpe_C_Q)         0.148     1.597 f  Lcontrole/resetFbits_reg/Q
                         net (fo=233, routed)         0.349     1.946    Lencodage/reset
    SLICE_X10Y5          FDCE                                         f  Lencodage/kd_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.836     1.963    Lencodage/clk_IBUF_BUFG
    SLICE_X10Y5          FDCE                                         r  Lencodage/kd_reg[10]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X10Y5          FDCE (Remov_fdce_C_CLR)     -0.120     1.365    Lencodage/kd_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.365    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lencodage/kd_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.148ns (29.775%)  route 0.349ns (70.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.566     1.449    Lcontrole/clk_IBUF_BUFG
    SLICE_X12Y5          FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDPE (Prop_fdpe_C_Q)         0.148     1.597 f  Lcontrole/resetFbits_reg/Q
                         net (fo=233, routed)         0.349     1.946    Lencodage/reset
    SLICE_X10Y5          FDCE                                         f  Lencodage/kd_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.836     1.963    Lencodage/clk_IBUF_BUFG
    SLICE_X10Y5          FDCE                                         r  Lencodage/kd_reg[11]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X10Y5          FDCE (Remov_fdce_C_CLR)     -0.120     1.365    Lencodage/kd_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.365    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 Lcontrole/resetFbits_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lencodage/kd_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.148ns (29.775%)  route 0.349ns (70.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.566     1.449    Lcontrole/clk_IBUF_BUFG
    SLICE_X12Y5          FDPE                                         r  Lcontrole/resetFbits_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y5          FDPE (Prop_fdpe_C_Q)         0.148     1.597 f  Lcontrole/resetFbits_reg/Q
                         net (fo=233, routed)         0.349     1.946    Lencodage/reset
    SLICE_X10Y5          FDCE                                         f  Lencodage/kd_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.836     1.963    Lencodage/clk_IBUF_BUFG
    SLICE_X10Y5          FDCE                                         r  Lencodage/kd_reg[13]/C
                         clock pessimism             -0.478     1.485    
    SLICE_X10Y5          FDCE (Remov_fdce_C_CLR)     -0.120     1.365    Lencodage/kd_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.365    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.581    





