<root><simulation><result_generated_time />2023-05-17 19:07:38<layer><layer_spec />{'B': 1, 'K': 546, 'C': 512, 'OY': 5, 'OX': 5, 'IY': 5, 'IX': 5, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />6988800<total_data_size_element />{'W': 279552, 'I': 12800, 'O': 13650}<total_data_reuse />{'W': 25, 'I': 546.0, 'O': 512}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['K_2', 'OY_15']}, {'Row': ['C_8', 'K_2', 'OY_2']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />840</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [36, 1, 1], 'I': [50, 1, 1], 'O': [450, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 5)], [('OY', 5)]], [[('K', 6)], [('C', 2), ('K', 3)]], [], []]<I />[[[('K', 6)], [('K', 3)]], [[('OY', 5)], [('C', 2), ('OY', 5)]], [], []]<O />[[[], [('C', 2)]], [[('K', 6), ('OY', 5)], [('K', 3), ('OY', 5)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('C', 2)], [('C', 32), ('K', 31), ('C', 2), ('OX', 5), ('C', 2)], []]<I />[[('C', 2), ('C', 32), ('K', 31)], [('C', 2), ('OX', 5), ('C', 2)], []]<O />[[('C', 2), ('C', 32)], [('K', 31), ('C', 2), ('OX', 5), ('C', 2)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [25.0, 1, 5, 1], 'I': [18.0, 31.0, 1.0, 1.0], 'O': [2.0, 64, 4, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [16, 2285568, 2285568], 'I': [512, 512000, 512000], 'O': [8, 558000, 558000], 'O_partial': [8, 558000, 0], 'O_final': [0, 0, 558000]}<actual_mem_utilization_individual />{'W': [0.03, 0.07, 0.0], 'I': [1.0, 0.02, 0.0], 'O': [0.02, 0.02, 0.0]}<actual_mem_utilization_shared />{'W': [0.03, 0.1, 0.0], 'I': [1.0, 0.1, 0.0], 'O': [0.02, 0.1, 0.0]}<effective_mem_size_bit />{'W': [8, 1142784, 2285568], 'I': [512, 256000, 512000], 'O': [8, 558000, 558000], 'O_partial': [8, 558000, 0], 'O_final': [0, 0, 558000]}<total_unit_count />{'W': [900, 36, 1, 1], 'I': [900, 50, 1, 1], 'O': [900, 450, 1, 1]}<unique_unit_count />{'W': [36, 36, 1, 1], 'I': [50, 50, 1, 1], 'O': [450, 450, 1, 1]}<duplicate_unit_count />{'W': [25.0, 1.0, 1.0, 1.0], 'I': [18.0, 1.0, 1.0, 1.0], 'O': [2.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1397760, 1397760], [1397760, 279552], [279552, 0]]<I />[[396800, 12800], [12800, 12800], [12800, 0]]<O />[[(3480750, 3494400), (54600, 40950)], [(40950, 54600), (13650, 0)], [(0, 13650), (0, 0)]]<O_partial />[[(3480750, 3494400), (54600, 40950)], [(40950, 54600), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (13650, 0)], [(0, 13650), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[174720, 174720], [21840, 4368], [1092, 0]]<I />[[49600, 1600], [200, 200], [50, 0]]<O />[[(435094, 436800), (6825, 5119)], [(640, 853), (213, 0)], [(0, 53), (0, 0)]]<O_partial />[([435094, 436800], [6825, 5119]), ([640, 853], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [213, 0]), ([0, 53], [0, 0])]</mem_access_count_word><mac_count><active />6988800<idle />963584</mac_count></basic_info><energy><total_energy />15330651.1<mem_energy_breakdown><W />[122.4, 2705.1, 1454.4]<I />[17.3, 39.6, 66.6]<O />[309.6, 169.1, 71.0]</mem_energy_breakdown><MAC_energy><active_MAC />15277516.8<idle_MAC />48179.2<total />15325696.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.7725<utilization_without_data_loading />0.8789<utilization_spatial />0.8789<utilization_temporal_with_data_loading />0.8789<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />45146<latency_cycle_without_data_loading />39680<ideal_computing_cycle />39680<data_loading><load_cycle_total />5466<load_cycle_individual />{'W': [2, 4464, 0], 'I': [50, 1000, 0]}<load_cycle_combined />{'W': 4464, 'I': 1000}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-39679], [-39678, -19839], [-39680, -39680]], 'I': [[-39679], [-1064, -266], [-39680, -39680]], 'O': [[-39680], [-39680, -35340], [-38590, -39408]]}<mem_stall_cycle_shared />{'W': [[-39679], [-39678, 0], [0, 0]], 'I': [[-39679], [-1064, 0], [0, 0]], 'O': [[-39680], [-39680, -35340], [-38590, -39408]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [16, 2285568, 2285568], 'I': [512, 512000, 512000], 'O': [8, 558000, 558000], 'O_partial': [8, 558000, 0], 'O_final': [0, 0, 558000]}<data_size_each_level_total />{'W': [576, 2285568, 2285568], 'I': [25600, 512000, 512000], 'O': [3600, 558000, 558000]}<loop_cycles_each_level />{'W': [2, 39680, 39680], 'I': [1984, 39680, 39680], 'O': [64, 39680, 39680]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [31, 1, 1], 'O': [64, 2, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [288.0, 57.6], [57.6, 57.6]], 'I': [[8.0, 0.3], [12.9, 12.9], [12.9, 12.9]], 'O': [[8.0, 0.1], [56.2, 14.1], [14.1, 14.1]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [288.0, 57.6], [57.6, 57.6]], 'I': [[8.0, 8.0], [400.0, 12.9], [12.9, 12.9]], 'O': [[8.0, 8.0], [3600.0, 28.1], [28.1, 14.1]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [288.0, 57.6], [57.6, 0]], 'I': [[8.0, 8.0], [400.0, 12.9], [12.9, 0]], 'O': [[8.0, 0.1], [56.2, 14.1], [14.1, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [758.3, 126.8], [70.5, 14.1]], 'I': [[8.0, 8.0], [758.3, 126.8], [70.5, 14.1]], 'O': [[8.0, 0.1], [758.3, 126.8], [70.5, 14.1]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 39680], [2, 2, 19840], [39680, 39680, 1]], 'I': [[1, 1, 39680], [64, 1984, 20], [39680, 39680, 1]], 'O': [[1, 1, 39680], [64, 64, 620], [39680, 39680, 1]]}<trans_time_real />{'W': [[0, 1, 39680], [[0, 2, 19840], [1, 2, 19840]], [[4464, 39680, 1], [1116, 39680, 1]]], 'I': [[0, 1, 39680], [[8, 1984, 20], [50, 1984, 20]], [[1000, 39680, 1], [250, 39680, 1]]], 'O': [[0, 1, 39680], [[0, 64, 620], [7, 64, 620]], [[1090, 39680, 1], [272, 39680, 1]]]}<single_stall_cycle />{'W': [[-1], [-2, -1], [-35216, -38564]], 'I': [[-1], [-56, -14], [-38680, -39430]], 'O': [[-1], [-64, -57], [-38590, -39408]]}<single_stall_count />{'W': [39679, 19839, 0], 'I': [39679, 19, 0], 'O': [39680, 620, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [19839, 0], 'I': [950, 0], 'O': [4340, 1090]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [1090, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-14551, -39680], [-35340, -38590]], 1: [[-39680, -39680], [-38590, -39680]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.7<mem_area />120.7<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0</simulation></root>