{"vcs1":{"timestamp_begin":1682300202.670837023, "rt":0.52, "ut":0.24, "st":0.11}}
{"vcselab":{"timestamp_begin":1682300203.261407931, "rt":0.45, "ut":0.24, "st":0.10}}
{"link":{"timestamp_begin":1682300203.761019930, "rt":0.24, "ut":0.08, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682300202.329166264}
{"VCS_COMP_START_TIME": 1682300202.329166264}
{"VCS_COMP_END_TIME": 1682300204.073597340}
{"VCS_USER_OPTIONS": "-sverilog -debug TuringMachine_test.sv TuringMachine.sv library.sv"}
{"vcs1": {"peak_mem": 338332}}
{"stitch_vcselab": {"peak_mem": 238980}}
