PPA Report for phase_adj_div.v (Module: phase_adj_div)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 32
FF Count: 41
IO Count: 4
Cell Count: 102

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 544.66 MHz
Reg-to-Reg Critical Path Delay: 1.659 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
