Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Nov 22 22:10:25 2024
| Host         : Kailqq running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CSSTE_timing_summary_routed.rpt -pb CSSTE_timing_summary_routed.pb -rpx CSSTE_timing_summary_routed.rpx -warn_on_violation
| Design       : CSSTE
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
TIMING-20  Warning           Non-clocked latch               68          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (7906)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5002)
5. checking no_input_delay (17)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (7906)
---------------------------
 There are 249 register/latch pins with no clock driven by root clock pin: clk_100mhz (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/datapath_inst/U4/PC_out_reg[10]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/datapath_inst/U4/PC_out_reg[11]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/datapath_inst/U4/PC_out_reg[2]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/datapath_inst/U4/PC_out_reg[3]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/datapath_inst/U4/PC_out_reg[4]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/datapath_inst/U4/PC_out_reg[5]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/datapath_inst/U4/PC_out_reg[6]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/datapath_inst/U4/PC_out_reg[7]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/datapath_inst/U4/PC_out_reg[8]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: U1/datapath_inst/U4/PC_out_reg[9]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[11]/Q (HIGH)

 There are 1368 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[24]/Q (HIGH)

 There are 1368 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[9]/Q (HIGH)

 There are 1368 register/latch pins with no clock driven by root clock pin: U9/u1/sw_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: U9/u1/sw_reg[13]/Q (HIGH)

 There are 1368 register/latch pins with no clock driven by root clock pin: U9/u1/sw_reg[2]/Q (HIGH)

 There are 1368 register/latch pins with no clock driven by root clock pin: U9/u1/sw_reg[8]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5002)
---------------------------------------------------
 There are 5002 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 5035          inf        0.000                      0                 5035           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          5035 Endpoints
Min Delay          5035 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/datapath_inst/U4/PC_out_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        44.072ns  (logic 7.125ns (16.167%)  route 36.947ns (83.833%))
  Logic Levels:           21  (FDCE=1 LUT2=1 LUT3=3 LUT4=2 LUT6=11 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDCE                         0.000     0.000 r  U1/datapath_inst/U4/PC_out_reg[5]/C
    SLICE_X41Y94         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1/datapath_inst/U4/PC_out_reg[5]/Q
                         net (fo=126, routed)         2.814     3.270    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X47Y86         LUT6 (Prop_lut6_I4_O)        0.124     3.394 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_2/O
                         net (fo=2, routed)           0.571     3.964    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_2_n_2
    SLICE_X48Y86         LUT6 (Prop_lut6_I0_O)        0.124     4.088 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.854     4.942    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1_n_2
    SLICE_X49Y89         LUT3 (Prop_lut3_I1_O)        0.153     5.095 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=241, routed)         4.260     9.355    uart_inst/uart_display/spo[20]
    SLICE_X32Y122        LUT3 (Prop_lut3_I2_O)        0.327     9.682 r  uart_inst/uart_display/Data_out_reg[31]_i_20/O
                         net (fo=32, routed)          2.851    12.533    U1/datapath_inst/U2/Data_out_reg[25]_i_3_1
    SLICE_X33Y127        LUT6 (Prop_lut6_I4_O)        0.124    12.657 r  U1/datapath_inst/U2/Data_out_reg[25]_i_9/O
                         net (fo=1, routed)           1.056    13.713    U1/datapath_inst/U2/Data_out_reg[25]_i_9_n_2
    SLICE_X32Y122        LUT6 (Prop_lut6_I3_O)        0.124    13.837 r  U1/datapath_inst/U2/Data_out_reg[25]_i_3/O
                         net (fo=8, routed)           2.549    16.386    U1/datapath_inst/U1/i_/tx_byte[3]_i_180
    SLICE_X43Y95         LUT3 (Prop_lut3_I2_O)        0.124    16.510 r  U1/datapath_inst/U1/U4_i_312/O
                         net (fo=111, routed)         5.012    21.522    U1/datapath_inst/U2/U4_i_299_0
    SLICE_X58Y107        LUT6 (Prop_lut6_I2_O)        0.124    21.646 f  U1/datapath_inst/U2/U4_i_163/O
                         net (fo=2, routed)           1.121    22.768    U1/datapath_inst/U2/U4_i_163_n_2
    SLICE_X53Y106        LUT6 (Prop_lut6_I2_O)        0.124    22.892 f  U1/datapath_inst/U2/U4_i_38/O
                         net (fo=1, routed)           0.656    23.548    U1/datapath_inst/U1/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4
    SLICE_X52Y106        LUT6 (Prop_lut6_I5_O)        0.124    23.672 f  U1/datapath_inst/U1/U4_i_2/O
                         net (fo=88, routed)          3.693    27.365    U4/addr_bus[31]
    SLICE_X37Y90         LUT6 (Prop_lut6_I3_O)        0.124    27.489 f  U4/Cpu_data4bus[31]_INST_0_i_2/O
                         net (fo=32, routed)          2.511    30.001    U4/Cpu_data4bus[31]_INST_0_i_2_n_0
    SLICE_X30Y92         LUT6 (Prop_lut6_I2_O)        0.124    30.125 f  U4/Cpu_data4bus[21]_INST_0/O
                         net (fo=4, routed)           1.102    31.226    U5/data6[21]
    SLICE_X30Y96         LUT6 (Prop_lut6_I1_O)        0.124    31.350 f  U5/Disp_num[21]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    31.350    U5/Disp_num[21]_INST_0_i_2_n_0
    SLICE_X30Y96         MUXF7 (Prop_muxf7_I1_O)      0.214    31.564 f  U5/Disp_num[21]_INST_0/O
                         net (fo=1, routed)           0.937    32.501    U6/U2/Disp_num[21]
    SLICE_X33Y94         LUT6 (Prop_lut6_I3_O)        0.297    32.798 f  U6/U2/XLXI_3_i_3/O
                         net (fo=1, routed)           0.000    32.798    U6/U2/XLXI_3_i_3_n_2
    SLICE_X33Y94         MUXF7 (Prop_muxf7_I1_O)      0.217    33.015 f  U6/U2/XLXI_3_i_1/O
                         net (fo=18, routed)          2.592    35.607    U6/U2/hex[1]
    SLICE_X1Y87          LUT4 (Prop_lut4_I1_O)        0.299    35.906 r  U6/U2/XLXI_6/O
                         net (fo=2, routed)           0.950    36.856    U6/U2/XLXN_26
    SLICE_X1Y90          LUT4 (Prop_lut4_I2_O)        0.124    36.980 r  U6/U2/XLXI_29/O
                         net (fo=1, routed)           0.952    37.932    U6/U2/XLXN_211
    SLICE_X0Y92          LUT2 (Prop_lut2_I1_O)        0.124    38.056 r  U6/U2/XLXI_50/O
                         net (fo=1, routed)           2.466    40.522    segment_OBUF[4]
    K13                  OBUF (Prop_obuf_I_O)         3.550    44.072 r  segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000    44.072    segment[4]
    K13                                                               r  segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/datapath_inst/U4/PC_out_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.745ns  (logic 7.152ns (16.350%)  route 36.593ns (83.650%))
  Logic Levels:           21  (FDCE=1 LUT2=1 LUT3=3 LUT4=2 LUT6=11 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDCE                         0.000     0.000 r  U1/datapath_inst/U4/PC_out_reg[5]/C
    SLICE_X41Y94         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1/datapath_inst/U4/PC_out_reg[5]/Q
                         net (fo=126, routed)         2.814     3.270    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X47Y86         LUT6 (Prop_lut6_I4_O)        0.124     3.394 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_2/O
                         net (fo=2, routed)           0.571     3.964    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_2_n_2
    SLICE_X48Y86         LUT6 (Prop_lut6_I0_O)        0.124     4.088 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.854     4.942    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1_n_2
    SLICE_X49Y89         LUT3 (Prop_lut3_I1_O)        0.153     5.095 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=241, routed)         4.260     9.355    uart_inst/uart_display/spo[20]
    SLICE_X32Y122        LUT3 (Prop_lut3_I2_O)        0.327     9.682 r  uart_inst/uart_display/Data_out_reg[31]_i_20/O
                         net (fo=32, routed)          2.851    12.533    U1/datapath_inst/U2/Data_out_reg[25]_i_3_1
    SLICE_X33Y127        LUT6 (Prop_lut6_I4_O)        0.124    12.657 r  U1/datapath_inst/U2/Data_out_reg[25]_i_9/O
                         net (fo=1, routed)           1.056    13.713    U1/datapath_inst/U2/Data_out_reg[25]_i_9_n_2
    SLICE_X32Y122        LUT6 (Prop_lut6_I3_O)        0.124    13.837 r  U1/datapath_inst/U2/Data_out_reg[25]_i_3/O
                         net (fo=8, routed)           2.549    16.386    U1/datapath_inst/U1/i_/tx_byte[3]_i_180
    SLICE_X43Y95         LUT3 (Prop_lut3_I2_O)        0.124    16.510 r  U1/datapath_inst/U1/U4_i_312/O
                         net (fo=111, routed)         5.012    21.522    U1/datapath_inst/U2/U4_i_299_0
    SLICE_X58Y107        LUT6 (Prop_lut6_I2_O)        0.124    21.646 f  U1/datapath_inst/U2/U4_i_163/O
                         net (fo=2, routed)           1.121    22.768    U1/datapath_inst/U2/U4_i_163_n_2
    SLICE_X53Y106        LUT6 (Prop_lut6_I2_O)        0.124    22.892 f  U1/datapath_inst/U2/U4_i_38/O
                         net (fo=1, routed)           0.656    23.548    U1/datapath_inst/U1/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4
    SLICE_X52Y106        LUT6 (Prop_lut6_I5_O)        0.124    23.672 f  U1/datapath_inst/U1/U4_i_2/O
                         net (fo=88, routed)          3.693    27.365    U4/addr_bus[31]
    SLICE_X37Y90         LUT6 (Prop_lut6_I3_O)        0.124    27.489 f  U4/Cpu_data4bus[31]_INST_0_i_2/O
                         net (fo=32, routed)          2.511    30.001    U4/Cpu_data4bus[31]_INST_0_i_2_n_0
    SLICE_X30Y92         LUT6 (Prop_lut6_I2_O)        0.124    30.125 f  U4/Cpu_data4bus[21]_INST_0/O
                         net (fo=4, routed)           1.102    31.226    U5/data6[21]
    SLICE_X30Y96         LUT6 (Prop_lut6_I1_O)        0.124    31.350 f  U5/Disp_num[21]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    31.350    U5/Disp_num[21]_INST_0_i_2_n_0
    SLICE_X30Y96         MUXF7 (Prop_muxf7_I1_O)      0.214    31.564 f  U5/Disp_num[21]_INST_0/O
                         net (fo=1, routed)           0.937    32.501    U6/U2/Disp_num[21]
    SLICE_X33Y94         LUT6 (Prop_lut6_I3_O)        0.297    32.798 f  U6/U2/XLXI_3_i_3/O
                         net (fo=1, routed)           0.000    32.798    U6/U2/XLXI_3_i_3_n_2
    SLICE_X33Y94         MUXF7 (Prop_muxf7_I1_O)      0.217    33.015 f  U6/U2/XLXI_3_i_1/O
                         net (fo=18, routed)          2.592    35.607    U6/U2/hex[1]
    SLICE_X1Y87          LUT4 (Prop_lut4_I1_O)        0.299    35.906 r  U6/U2/XLXI_6/O
                         net (fo=2, routed)           0.445    36.351    U6/U2/XLXN_26
    SLICE_X1Y87          LUT4 (Prop_lut4_I2_O)        0.124    36.475 r  U6/U2/XLXI_17/O
                         net (fo=1, routed)           0.649    37.125    U6/U2/XLXN_208
    SLICE_X0Y85          LUT2 (Prop_lut2_I1_O)        0.124    37.249 r  U6/U2/XLXI_47/O
                         net (fo=1, routed)           2.919    40.168    segment_OBUF[7]
    T10                  OBUF (Prop_obuf_I_O)         3.577    43.745 r  segment_OBUF[7]_inst/O
                         net (fo=0)                   0.000    43.745    segment[7]
    T10                                                               r  segment[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/datapath_inst/U4/PC_out_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.560ns  (logic 9.051ns (20.778%)  route 34.509ns (79.222%))
  Logic Levels:           30  (CARRY4=8 FDCE=1 LUT2=2 LUT3=4 LUT4=2 LUT5=1 LUT6=9 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDCE                         0.000     0.000 r  U1/datapath_inst/U4/PC_out_reg[5]/C
    SLICE_X41Y94         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1/datapath_inst/U4/PC_out_reg[5]/Q
                         net (fo=126, routed)         2.814     3.270    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X47Y86         LUT6 (Prop_lut6_I4_O)        0.124     3.394 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_2/O
                         net (fo=2, routed)           0.571     3.964    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_2_n_2
    SLICE_X48Y86         LUT6 (Prop_lut6_I0_O)        0.124     4.088 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.854     4.942    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1_n_2
    SLICE_X49Y89         LUT3 (Prop_lut3_I1_O)        0.153     5.095 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=241, routed)         4.260     9.355    uart_inst/uart_display/spo[20]
    SLICE_X32Y122        LUT3 (Prop_lut3_I2_O)        0.327     9.682 r  uart_inst/uart_display/Data_out_reg[31]_i_20/O
                         net (fo=32, routed)          2.682    12.364    U1/datapath_inst/U2/Data_out_reg[25]_i_3_1
    SLICE_X33Y128        LUT6 (Prop_lut6_I4_O)        0.124    12.488 r  U1/datapath_inst/U2/Data_out_reg[27]_i_9/O
                         net (fo=1, routed)           1.172    13.661    U1/datapath_inst/U2/Data_out_reg[27]_i_9_n_2
    SLICE_X33Y121        LUT6 (Prop_lut6_I3_O)        0.124    13.785 r  U1/datapath_inst/U2/Data_out_reg[27]_i_3/O
                         net (fo=16, routed)          2.632    16.416    U1/datapath_inst/U1/i_/tx_byte[5]_i_57
    SLICE_X62Y105        LUT3 (Prop_lut3_I2_O)        0.124    16.540 r  U1/datapath_inst/U1/U4_i_303/O
                         net (fo=127, routed)         2.902    19.442    U1/datapath_inst/U2/U4_i_299_1
    SLICE_X55Y96         LUT2 (Prop_lut2_I1_O)        0.124    19.566 r  U1/datapath_inst/U2/U4_i_479/O
                         net (fo=1, routed)           0.000    19.566    U1/datapath_inst/U2/U4_i_479_n_2
    SLICE_X55Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.967 r  U1/datapath_inst/U2/U4_i_298/CO[3]
                         net (fo=1, routed)           0.000    19.967    U1/datapath_inst/U2/U4_i_298_n_2
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.081 r  U1/datapath_inst/U2/U4_i_282/CO[3]
                         net (fo=1, routed)           0.000    20.081    U1/datapath_inst/U2/U4_i_282_n_2
    SLICE_X55Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.195 r  U1/datapath_inst/U2/U4_i_260/CO[3]
                         net (fo=1, routed)           0.000    20.195    U1/datapath_inst/U2/U4_i_260_n_2
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.309 r  U1/datapath_inst/U2/U4_i_239/CO[3]
                         net (fo=1, routed)           0.001    20.310    U1/datapath_inst/U2/U4_i_239_n_2
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.424 r  U1/datapath_inst/U2/U4_i_232/CO[3]
                         net (fo=1, routed)           0.000    20.424    U1/datapath_inst/U2/U4_i_232_n_2
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.538 r  U1/datapath_inst/U2/U4_i_368/CO[3]
                         net (fo=1, routed)           0.000    20.538    U1/datapath_inst/U2/U4_i_368_n_2
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.652 r  U1/datapath_inst/U2/U4_i_357/CO[3]
                         net (fo=1, routed)           0.000    20.652    U1/datapath_inst/U2/U4_i_357_n_2
    SLICE_X55Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.891 f  U1/datapath_inst/U2/U4_i_330/O[2]
                         net (fo=1, routed)           0.957    21.848    U1/datapath_inst/U2/U3/data0[30]
    SLICE_X53Y104        LUT3 (Prop_lut3_I2_O)        0.330    22.178 f  U1/datapath_inst/U2/U4_i_168/O
                         net (fo=1, routed)           0.459    22.637    U1/datapath_inst/U2/U4_i_168_n_2
    SLICE_X54Y106        LUT6 (Prop_lut6_I5_O)        0.326    22.963 f  U1/datapath_inst/U2/U4_i_41/O
                         net (fo=1, routed)           0.307    23.270    U1/datapath_inst/U2/U4_i_41_n_2
    SLICE_X54Y105        LUT6 (Prop_lut6_I5_O)        0.124    23.394 f  U1/datapath_inst/U2/U4_i_3/O
                         net (fo=88, routed)          4.443    27.837    U4/addr_bus[30]
    SLICE_X35Y93         LUT5 (Prop_lut5_I2_O)        0.124    27.961 r  U4/Cpu_data4bus[31]_INST_0_i_1/O
                         net (fo=32, routed)          1.175    29.136    U4/Cpu_data4bus[31]_INST_0_i_1_n_0
    SLICE_X31Y91         LUT6 (Prop_lut6_I0_O)        0.124    29.260 r  U4/Cpu_data4bus[19]_INST_0/O
                         net (fo=4, routed)           1.582    30.842    U5/data6[19]
    SLICE_X31Y95         LUT6 (Prop_lut6_I1_O)        0.124    30.966 r  U5/Disp_num[19]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    30.966    U5/Disp_num[19]_INST_0_i_2_n_0
    SLICE_X31Y95         MUXF7 (Prop_muxf7_I1_O)      0.245    31.211 r  U5/Disp_num[19]_INST_0/O
                         net (fo=1, routed)           0.802    32.012    U6/U2/Disp_num[19]
    SLICE_X31Y94         LUT6 (Prop_lut6_I5_O)        0.298    32.310 r  U6/U2/XLXI_1_i_3/O
                         net (fo=1, routed)           0.000    32.310    U6/U2/XLXI_1_i_3_n_2
    SLICE_X31Y94         MUXF7 (Prop_muxf7_I1_O)      0.245    32.555 r  U6/U2/XLXI_1_i_1/O
                         net (fo=18, routed)          2.628    35.183    U6/U2/hex[3]
    SLICE_X1Y87          LUT4 (Prop_lut4_I3_O)        0.298    35.481 r  U6/U2/XLXI_7/O
                         net (fo=2, routed)           0.949    36.430    U6/U2/XLXN_27
    SLICE_X1Y86          LUT4 (Prop_lut4_I3_O)        0.124    36.554 r  U6/U2/XLXI_41/O
                         net (fo=1, routed)           0.810    37.364    U6/U2/XLXN_213
    SLICE_X0Y85          LUT2 (Prop_lut2_I1_O)        0.124    37.488 r  U6/U2/XLXI_52/O
                         net (fo=1, routed)           2.511    39.999    segment_OBUF[2]
    T11                  OBUF (Prop_obuf_I_O)         3.561    43.560 r  segment_OBUF[2]_inst/O
                         net (fo=0)                   0.000    43.560    segment[2]
    T11                                                               r  segment[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/datapath_inst/U4/PC_out_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.191ns  (logic 9.156ns (21.198%)  route 34.036ns (78.802%))
  Logic Levels:           30  (CARRY4=8 FDCE=1 LUT2=2 LUT3=6 LUT5=1 LUT6=9 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDCE                         0.000     0.000 r  U1/datapath_inst/U4/PC_out_reg[5]/C
    SLICE_X41Y94         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1/datapath_inst/U4/PC_out_reg[5]/Q
                         net (fo=126, routed)         2.814     3.270    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X47Y86         LUT6 (Prop_lut6_I4_O)        0.124     3.394 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_2/O
                         net (fo=2, routed)           0.571     3.964    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_2_n_2
    SLICE_X48Y86         LUT6 (Prop_lut6_I0_O)        0.124     4.088 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.854     4.942    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1_n_2
    SLICE_X49Y89         LUT3 (Prop_lut3_I1_O)        0.153     5.095 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=241, routed)         4.260     9.355    uart_inst/uart_display/spo[20]
    SLICE_X32Y122        LUT3 (Prop_lut3_I2_O)        0.327     9.682 r  uart_inst/uart_display/Data_out_reg[31]_i_20/O
                         net (fo=32, routed)          2.682    12.364    U1/datapath_inst/U2/Data_out_reg[25]_i_3_1
    SLICE_X33Y128        LUT6 (Prop_lut6_I4_O)        0.124    12.488 r  U1/datapath_inst/U2/Data_out_reg[27]_i_9/O
                         net (fo=1, routed)           1.172    13.661    U1/datapath_inst/U2/Data_out_reg[27]_i_9_n_2
    SLICE_X33Y121        LUT6 (Prop_lut6_I3_O)        0.124    13.785 r  U1/datapath_inst/U2/Data_out_reg[27]_i_3/O
                         net (fo=16, routed)          2.632    16.416    U1/datapath_inst/U1/i_/tx_byte[5]_i_57
    SLICE_X62Y105        LUT3 (Prop_lut3_I2_O)        0.124    16.540 r  U1/datapath_inst/U1/U4_i_303/O
                         net (fo=127, routed)         2.902    19.442    U1/datapath_inst/U2/U4_i_299_1
    SLICE_X55Y96         LUT2 (Prop_lut2_I1_O)        0.124    19.566 r  U1/datapath_inst/U2/U4_i_479/O
                         net (fo=1, routed)           0.000    19.566    U1/datapath_inst/U2/U4_i_479_n_2
    SLICE_X55Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.967 r  U1/datapath_inst/U2/U4_i_298/CO[3]
                         net (fo=1, routed)           0.000    19.967    U1/datapath_inst/U2/U4_i_298_n_2
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.081 r  U1/datapath_inst/U2/U4_i_282/CO[3]
                         net (fo=1, routed)           0.000    20.081    U1/datapath_inst/U2/U4_i_282_n_2
    SLICE_X55Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.195 r  U1/datapath_inst/U2/U4_i_260/CO[3]
                         net (fo=1, routed)           0.000    20.195    U1/datapath_inst/U2/U4_i_260_n_2
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.309 r  U1/datapath_inst/U2/U4_i_239/CO[3]
                         net (fo=1, routed)           0.001    20.310    U1/datapath_inst/U2/U4_i_239_n_2
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.424 r  U1/datapath_inst/U2/U4_i_232/CO[3]
                         net (fo=1, routed)           0.000    20.424    U1/datapath_inst/U2/U4_i_232_n_2
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.538 r  U1/datapath_inst/U2/U4_i_368/CO[3]
                         net (fo=1, routed)           0.000    20.538    U1/datapath_inst/U2/U4_i_368_n_2
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.652 r  U1/datapath_inst/U2/U4_i_357/CO[3]
                         net (fo=1, routed)           0.000    20.652    U1/datapath_inst/U2/U4_i_357_n_2
    SLICE_X55Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.891 f  U1/datapath_inst/U2/U4_i_330/O[2]
                         net (fo=1, routed)           0.957    21.848    U1/datapath_inst/U2/U3/data0[30]
    SLICE_X53Y104        LUT3 (Prop_lut3_I2_O)        0.330    22.178 f  U1/datapath_inst/U2/U4_i_168/O
                         net (fo=1, routed)           0.459    22.637    U1/datapath_inst/U2/U4_i_168_n_2
    SLICE_X54Y106        LUT6 (Prop_lut6_I5_O)        0.326    22.963 f  U1/datapath_inst/U2/U4_i_41/O
                         net (fo=1, routed)           0.307    23.270    U1/datapath_inst/U2/U4_i_41_n_2
    SLICE_X54Y105        LUT6 (Prop_lut6_I5_O)        0.124    23.394 f  U1/datapath_inst/U2/U4_i_3/O
                         net (fo=88, routed)          4.443    27.837    U4/addr_bus[30]
    SLICE_X35Y93         LUT5 (Prop_lut5_I2_O)        0.124    27.961 r  U4/Cpu_data4bus[31]_INST_0_i_1/O
                         net (fo=32, routed)          1.548    29.509    U4/Cpu_data4bus[31]_INST_0_i_1_n_0
    SLICE_X32Y92         LUT6 (Prop_lut6_I0_O)        0.124    29.633 r  U4/Cpu_data4bus[22]_INST_0/O
                         net (fo=4, routed)           1.190    30.822    U5/data6[22]
    SLICE_X30Y98         LUT6 (Prop_lut6_I1_O)        0.124    30.946 r  U5/Disp_num[22]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    30.946    U5/Disp_num[22]_INST_0_i_2_n_0
    SLICE_X30Y98         MUXF7 (Prop_muxf7_I1_O)      0.214    31.160 r  U5/Disp_num[22]_INST_0/O
                         net (fo=1, routed)           1.167    32.327    U6/U2/Disp_num[22]
    SLICE_X30Y93         LUT6 (Prop_lut6_I3_O)        0.297    32.624 r  U6/U2/XLXI_2_i_3/O
                         net (fo=1, routed)           0.000    32.624    U6/U2/XLXI_2_i_3_n_2
    SLICE_X30Y93         MUXF7 (Prop_muxf7_I1_O)      0.214    32.838 r  U6/U2/XLXI_2_i_1/O
                         net (fo=18, routed)          2.816    35.654    U6/U2/hex[2]
    SLICE_X0Y86          LUT3 (Prop_lut3_I1_O)        0.297    35.951 r  U6/U2/XLXI_30/O
                         net (fo=1, routed)           0.669    36.620    U6/U2/XLXN_171
    SLICE_X0Y86          LUT3 (Prop_lut3_I1_O)        0.124    36.744 r  U6/U2/XLXI_36/O
                         net (fo=1, routed)           0.484    37.228    U6/U2/XLXN_212
    SLICE_X0Y86          LUT2 (Prop_lut2_I1_O)        0.118    37.346 r  U6/U2/XLXI_51/O
                         net (fo=1, routed)           2.110    39.456    segment_OBUF[3]
    P15                  OBUF (Prop_obuf_I_O)         3.736    43.191 r  segment_OBUF[3]_inst/O
                         net (fo=0)                   0.000    43.191    segment[3]
    P15                                                               r  segment[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/datapath_inst/U4/PC_out_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.088ns  (logic 8.981ns (20.844%)  route 34.107ns (79.156%))
  Logic Levels:           30  (CARRY4=8 FDCE=1 LUT2=2 LUT3=5 LUT4=1 LUT5=1 LUT6=9 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDCE                         0.000     0.000 r  U1/datapath_inst/U4/PC_out_reg[5]/C
    SLICE_X41Y94         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1/datapath_inst/U4/PC_out_reg[5]/Q
                         net (fo=126, routed)         2.814     3.270    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X47Y86         LUT6 (Prop_lut6_I4_O)        0.124     3.394 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_2/O
                         net (fo=2, routed)           0.571     3.964    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_2_n_2
    SLICE_X48Y86         LUT6 (Prop_lut6_I0_O)        0.124     4.088 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.854     4.942    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1_n_2
    SLICE_X49Y89         LUT3 (Prop_lut3_I1_O)        0.153     5.095 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=241, routed)         4.260     9.355    uart_inst/uart_display/spo[20]
    SLICE_X32Y122        LUT3 (Prop_lut3_I2_O)        0.327     9.682 r  uart_inst/uart_display/Data_out_reg[31]_i_20/O
                         net (fo=32, routed)          2.682    12.364    U1/datapath_inst/U2/Data_out_reg[25]_i_3_1
    SLICE_X33Y128        LUT6 (Prop_lut6_I4_O)        0.124    12.488 r  U1/datapath_inst/U2/Data_out_reg[27]_i_9/O
                         net (fo=1, routed)           1.172    13.661    U1/datapath_inst/U2/Data_out_reg[27]_i_9_n_2
    SLICE_X33Y121        LUT6 (Prop_lut6_I3_O)        0.124    13.785 r  U1/datapath_inst/U2/Data_out_reg[27]_i_3/O
                         net (fo=16, routed)          2.632    16.416    U1/datapath_inst/U1/i_/tx_byte[5]_i_57
    SLICE_X62Y105        LUT3 (Prop_lut3_I2_O)        0.124    16.540 r  U1/datapath_inst/U1/U4_i_303/O
                         net (fo=127, routed)         2.902    19.442    U1/datapath_inst/U2/U4_i_299_1
    SLICE_X55Y96         LUT2 (Prop_lut2_I1_O)        0.124    19.566 r  U1/datapath_inst/U2/U4_i_479/O
                         net (fo=1, routed)           0.000    19.566    U1/datapath_inst/U2/U4_i_479_n_2
    SLICE_X55Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.967 r  U1/datapath_inst/U2/U4_i_298/CO[3]
                         net (fo=1, routed)           0.000    19.967    U1/datapath_inst/U2/U4_i_298_n_2
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.081 r  U1/datapath_inst/U2/U4_i_282/CO[3]
                         net (fo=1, routed)           0.000    20.081    U1/datapath_inst/U2/U4_i_282_n_2
    SLICE_X55Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.195 r  U1/datapath_inst/U2/U4_i_260/CO[3]
                         net (fo=1, routed)           0.000    20.195    U1/datapath_inst/U2/U4_i_260_n_2
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.309 r  U1/datapath_inst/U2/U4_i_239/CO[3]
                         net (fo=1, routed)           0.001    20.310    U1/datapath_inst/U2/U4_i_239_n_2
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.424 r  U1/datapath_inst/U2/U4_i_232/CO[3]
                         net (fo=1, routed)           0.000    20.424    U1/datapath_inst/U2/U4_i_232_n_2
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.538 r  U1/datapath_inst/U2/U4_i_368/CO[3]
                         net (fo=1, routed)           0.000    20.538    U1/datapath_inst/U2/U4_i_368_n_2
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.652 r  U1/datapath_inst/U2/U4_i_357/CO[3]
                         net (fo=1, routed)           0.000    20.652    U1/datapath_inst/U2/U4_i_357_n_2
    SLICE_X55Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.891 f  U1/datapath_inst/U2/U4_i_330/O[2]
                         net (fo=1, routed)           0.957    21.848    U1/datapath_inst/U2/U3/data0[30]
    SLICE_X53Y104        LUT3 (Prop_lut3_I2_O)        0.330    22.178 f  U1/datapath_inst/U2/U4_i_168/O
                         net (fo=1, routed)           0.459    22.637    U1/datapath_inst/U2/U4_i_168_n_2
    SLICE_X54Y106        LUT6 (Prop_lut6_I5_O)        0.326    22.963 f  U1/datapath_inst/U2/U4_i_41/O
                         net (fo=1, routed)           0.307    23.270    U1/datapath_inst/U2/U4_i_41_n_2
    SLICE_X54Y105        LUT6 (Prop_lut6_I5_O)        0.124    23.394 f  U1/datapath_inst/U2/U4_i_3/O
                         net (fo=88, routed)          4.443    27.837    U4/addr_bus[30]
    SLICE_X35Y93         LUT5 (Prop_lut5_I2_O)        0.124    27.961 r  U4/Cpu_data4bus[31]_INST_0_i_1/O
                         net (fo=32, routed)          1.548    29.509    U4/Cpu_data4bus[31]_INST_0_i_1_n_0
    SLICE_X32Y92         LUT6 (Prop_lut6_I0_O)        0.124    29.633 r  U4/Cpu_data4bus[22]_INST_0/O
                         net (fo=4, routed)           1.190    30.822    U5/data6[22]
    SLICE_X30Y98         LUT6 (Prop_lut6_I1_O)        0.124    30.946 r  U5/Disp_num[22]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    30.946    U5/Disp_num[22]_INST_0_i_2_n_0
    SLICE_X30Y98         MUXF7 (Prop_muxf7_I1_O)      0.214    31.160 r  U5/Disp_num[22]_INST_0/O
                         net (fo=1, routed)           1.167    32.327    U6/U2/Disp_num[22]
    SLICE_X30Y93         LUT6 (Prop_lut6_I3_O)        0.297    32.624 r  U6/U2/XLXI_2_i_3/O
                         net (fo=1, routed)           0.000    32.624    U6/U2/XLXI_2_i_3_n_2
    SLICE_X30Y93         MUXF7 (Prop_muxf7_I1_O)      0.214    32.838 r  U6/U2/XLXI_2_i_1/O
                         net (fo=18, routed)          2.351    35.189    U6/U2/hex[2]
    SLICE_X0Y90          LUT3 (Prop_lut3_I1_O)        0.297    35.486 r  U6/U2/XLXI_20/O
                         net (fo=2, routed)           0.585    36.071    U6/U2/XLXN_74
    SLICE_X0Y89          LUT4 (Prop_lut4_I1_O)        0.124    36.195 r  U6/U2/XLXI_22/O
                         net (fo=1, routed)           0.447    36.642    U6/U2/XLXN_209
    SLICE_X0Y85          LUT2 (Prop_lut2_I1_O)        0.124    36.766 r  U6/U2/XLXI_48/O
                         net (fo=1, routed)           2.767    39.533    segment_OBUF[6]
    R10                  OBUF (Prop_obuf_I_O)         3.555    43.088 r  segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000    43.088    segment[6]
    R10                                                               r  segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/datapath_inst/U4/PC_out_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.491ns  (logic 8.919ns (20.991%)  route 33.572ns (79.009%))
  Logic Levels:           30  (CARRY4=8 FDCE=1 LUT2=2 LUT3=6 LUT5=1 LUT6=9 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDCE                         0.000     0.000 r  U1/datapath_inst/U4/PC_out_reg[5]/C
    SLICE_X41Y94         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1/datapath_inst/U4/PC_out_reg[5]/Q
                         net (fo=126, routed)         2.814     3.270    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X47Y86         LUT6 (Prop_lut6_I4_O)        0.124     3.394 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_2/O
                         net (fo=2, routed)           0.571     3.964    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_2_n_2
    SLICE_X48Y86         LUT6 (Prop_lut6_I0_O)        0.124     4.088 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.854     4.942    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1_n_2
    SLICE_X49Y89         LUT3 (Prop_lut3_I1_O)        0.153     5.095 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=241, routed)         4.260     9.355    uart_inst/uart_display/spo[20]
    SLICE_X32Y122        LUT3 (Prop_lut3_I2_O)        0.327     9.682 r  uart_inst/uart_display/Data_out_reg[31]_i_20/O
                         net (fo=32, routed)          2.682    12.364    U1/datapath_inst/U2/Data_out_reg[25]_i_3_1
    SLICE_X33Y128        LUT6 (Prop_lut6_I4_O)        0.124    12.488 r  U1/datapath_inst/U2/Data_out_reg[27]_i_9/O
                         net (fo=1, routed)           1.172    13.661    U1/datapath_inst/U2/Data_out_reg[27]_i_9_n_2
    SLICE_X33Y121        LUT6 (Prop_lut6_I3_O)        0.124    13.785 r  U1/datapath_inst/U2/Data_out_reg[27]_i_3/O
                         net (fo=16, routed)          2.632    16.416    U1/datapath_inst/U1/i_/tx_byte[5]_i_57
    SLICE_X62Y105        LUT3 (Prop_lut3_I2_O)        0.124    16.540 r  U1/datapath_inst/U1/U4_i_303/O
                         net (fo=127, routed)         2.902    19.442    U1/datapath_inst/U2/U4_i_299_1
    SLICE_X55Y96         LUT2 (Prop_lut2_I1_O)        0.124    19.566 r  U1/datapath_inst/U2/U4_i_479/O
                         net (fo=1, routed)           0.000    19.566    U1/datapath_inst/U2/U4_i_479_n_2
    SLICE_X55Y96         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.967 r  U1/datapath_inst/U2/U4_i_298/CO[3]
                         net (fo=1, routed)           0.000    19.967    U1/datapath_inst/U2/U4_i_298_n_2
    SLICE_X55Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.081 r  U1/datapath_inst/U2/U4_i_282/CO[3]
                         net (fo=1, routed)           0.000    20.081    U1/datapath_inst/U2/U4_i_282_n_2
    SLICE_X55Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.195 r  U1/datapath_inst/U2/U4_i_260/CO[3]
                         net (fo=1, routed)           0.000    20.195    U1/datapath_inst/U2/U4_i_260_n_2
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.309 r  U1/datapath_inst/U2/U4_i_239/CO[3]
                         net (fo=1, routed)           0.001    20.310    U1/datapath_inst/U2/U4_i_239_n_2
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.424 r  U1/datapath_inst/U2/U4_i_232/CO[3]
                         net (fo=1, routed)           0.000    20.424    U1/datapath_inst/U2/U4_i_232_n_2
    SLICE_X55Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.538 r  U1/datapath_inst/U2/U4_i_368/CO[3]
                         net (fo=1, routed)           0.000    20.538    U1/datapath_inst/U2/U4_i_368_n_2
    SLICE_X55Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.652 r  U1/datapath_inst/U2/U4_i_357/CO[3]
                         net (fo=1, routed)           0.000    20.652    U1/datapath_inst/U2/U4_i_357_n_2
    SLICE_X55Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.891 f  U1/datapath_inst/U2/U4_i_330/O[2]
                         net (fo=1, routed)           0.957    21.848    U1/datapath_inst/U2/U3/data0[30]
    SLICE_X53Y104        LUT3 (Prop_lut3_I2_O)        0.330    22.178 f  U1/datapath_inst/U2/U4_i_168/O
                         net (fo=1, routed)           0.459    22.637    U1/datapath_inst/U2/U4_i_168_n_2
    SLICE_X54Y106        LUT6 (Prop_lut6_I5_O)        0.326    22.963 f  U1/datapath_inst/U2/U4_i_41/O
                         net (fo=1, routed)           0.307    23.270    U1/datapath_inst/U2/U4_i_41_n_2
    SLICE_X54Y105        LUT6 (Prop_lut6_I5_O)        0.124    23.394 f  U1/datapath_inst/U2/U4_i_3/O
                         net (fo=88, routed)          4.443    27.837    U4/addr_bus[30]
    SLICE_X35Y93         LUT5 (Prop_lut5_I2_O)        0.124    27.961 r  U4/Cpu_data4bus[31]_INST_0_i_1/O
                         net (fo=32, routed)          1.548    29.509    U4/Cpu_data4bus[31]_INST_0_i_1_n_0
    SLICE_X32Y92         LUT6 (Prop_lut6_I0_O)        0.124    29.633 r  U4/Cpu_data4bus[22]_INST_0/O
                         net (fo=4, routed)           1.190    30.822    U5/data6[22]
    SLICE_X30Y98         LUT6 (Prop_lut6_I1_O)        0.124    30.946 r  U5/Disp_num[22]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    30.946    U5/Disp_num[22]_INST_0_i_2_n_0
    SLICE_X30Y98         MUXF7 (Prop_muxf7_I1_O)      0.214    31.160 r  U5/Disp_num[22]_INST_0/O
                         net (fo=1, routed)           1.167    32.327    U6/U2/Disp_num[22]
    SLICE_X30Y93         LUT6 (Prop_lut6_I3_O)        0.297    32.624 r  U6/U2/XLXI_2_i_3/O
                         net (fo=1, routed)           0.000    32.624    U6/U2/XLXI_2_i_3_n_2
    SLICE_X30Y93         MUXF7 (Prop_muxf7_I1_O)      0.214    32.838 r  U6/U2/XLXI_2_i_1/O
                         net (fo=18, routed)          2.351    35.189    U6/U2/hex[2]
    SLICE_X0Y90          LUT3 (Prop_lut3_I1_O)        0.297    35.486 r  U6/U2/XLXI_20/O
                         net (fo=2, routed)           0.964    36.450    U6/U2/XLXN_74
    SLICE_X0Y93          LUT3 (Prop_lut3_I2_O)        0.124    36.574 r  U6/U2/XLXI_26/O
                         net (fo=1, routed)           0.433    37.007    U6/U2/XLXN_210
    SLICE_X0Y93          LUT2 (Prop_lut2_I1_O)        0.124    37.131 r  U6/U2/XLXI_49/O
                         net (fo=1, routed)           1.866    38.998    segment_OBUF[5]
    K16                  OBUF (Prop_obuf_I_O)         3.493    42.491 r  segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000    42.491    segment[5]
    K16                                                               r  segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/datapath_inst/U4/PC_out_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            segment[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.437ns  (logic 7.112ns (17.164%)  route 34.324ns (82.836%))
  Logic Levels:           21  (FDCE=1 LUT2=1 LUT3=4 LUT4=1 LUT6=11 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDCE                         0.000     0.000 r  U1/datapath_inst/U4/PC_out_reg[5]/C
    SLICE_X41Y94         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1/datapath_inst/U4/PC_out_reg[5]/Q
                         net (fo=126, routed)         2.814     3.270    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X47Y86         LUT6 (Prop_lut6_I4_O)        0.124     3.394 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_2/O
                         net (fo=2, routed)           0.571     3.964    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_2_n_2
    SLICE_X48Y86         LUT6 (Prop_lut6_I0_O)        0.124     4.088 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.854     4.942    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1_n_2
    SLICE_X49Y89         LUT3 (Prop_lut3_I1_O)        0.153     5.095 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=241, routed)         4.260     9.355    uart_inst/uart_display/spo[20]
    SLICE_X32Y122        LUT3 (Prop_lut3_I2_O)        0.327     9.682 r  uart_inst/uart_display/Data_out_reg[31]_i_20/O
                         net (fo=32, routed)          2.851    12.533    U1/datapath_inst/U2/Data_out_reg[25]_i_3_1
    SLICE_X33Y127        LUT6 (Prop_lut6_I4_O)        0.124    12.657 r  U1/datapath_inst/U2/Data_out_reg[25]_i_9/O
                         net (fo=1, routed)           1.056    13.713    U1/datapath_inst/U2/Data_out_reg[25]_i_9_n_2
    SLICE_X32Y122        LUT6 (Prop_lut6_I3_O)        0.124    13.837 r  U1/datapath_inst/U2/Data_out_reg[25]_i_3/O
                         net (fo=8, routed)           2.549    16.386    U1/datapath_inst/U1/i_/tx_byte[3]_i_180
    SLICE_X43Y95         LUT3 (Prop_lut3_I2_O)        0.124    16.510 r  U1/datapath_inst/U1/U4_i_312/O
                         net (fo=111, routed)         5.012    21.522    U1/datapath_inst/U2/U4_i_299_0
    SLICE_X58Y107        LUT6 (Prop_lut6_I2_O)        0.124    21.646 r  U1/datapath_inst/U2/U4_i_163/O
                         net (fo=2, routed)           1.121    22.768    U1/datapath_inst/U2/U4_i_163_n_2
    SLICE_X53Y106        LUT6 (Prop_lut6_I2_O)        0.124    22.892 r  U1/datapath_inst/U2/U4_i_38/O
                         net (fo=1, routed)           0.656    23.548    U1/datapath_inst/U1/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4
    SLICE_X52Y106        LUT6 (Prop_lut6_I5_O)        0.124    23.672 r  U1/datapath_inst/U1/U4_i_2/O
                         net (fo=88, routed)          3.693    27.365    U4/addr_bus[31]
    SLICE_X37Y90         LUT6 (Prop_lut6_I3_O)        0.124    27.489 r  U4/Cpu_data4bus[31]_INST_0_i_2/O
                         net (fo=32, routed)          2.511    30.001    U4/Cpu_data4bus[31]_INST_0_i_2_n_0
    SLICE_X30Y92         LUT6 (Prop_lut6_I2_O)        0.124    30.125 r  U4/Cpu_data4bus[21]_INST_0/O
                         net (fo=4, routed)           1.102    31.226    U5/data6[21]
    SLICE_X30Y96         LUT6 (Prop_lut6_I1_O)        0.124    31.350 r  U5/Disp_num[21]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    31.350    U5/Disp_num[21]_INST_0_i_2_n_0
    SLICE_X30Y96         MUXF7 (Prop_muxf7_I1_O)      0.214    31.564 r  U5/Disp_num[21]_INST_0/O
                         net (fo=1, routed)           0.937    32.501    U6/U2/Disp_num[21]
    SLICE_X33Y94         LUT6 (Prop_lut6_I3_O)        0.297    32.798 r  U6/U2/XLXI_3_i_3/O
                         net (fo=1, routed)           0.000    32.798    U6/U2/XLXI_3_i_3_n_2
    SLICE_X33Y94         MUXF7 (Prop_muxf7_I1_O)      0.217    33.015 r  U6/U2/XLXI_3_i_1/O
                         net (fo=18, routed)          1.570    34.584    U6/U2/hex[1]
    SLICE_X5Y92          LUT4 (Prop_lut4_I1_O)        0.299    34.883 r  U6/U2/XLXI_43/O
                         net (fo=1, routed)           0.670    35.554    U6/U2/XLXN_201
    SLICE_X5Y92          LUT3 (Prop_lut3_I1_O)        0.124    35.678 r  U6/U2/XLXI_46/O
                         net (fo=1, routed)           0.427    36.105    U6/U2/XLXN_214
    SLICE_X0Y92          LUT2 (Prop_lut2_I1_O)        0.124    36.229 r  U6/U2/XLXI_53/O
                         net (fo=1, routed)           1.671    37.899    segment_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         3.537    41.437 r  segment_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.437    segment[1]
    L18                                                               r  segment[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/datapath_inst/U4/PC_out_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_inst/uart_display/tx_byte_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.788ns  (logic 3.872ns (9.493%)  route 36.916ns (90.507%))
  Logic Levels:           23  (FDCE=1 LUT2=1 LUT3=6 LUT5=1 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDCE                         0.000     0.000 r  U1/datapath_inst/U4/PC_out_reg[5]/C
    SLICE_X41Y94         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1/datapath_inst/U4/PC_out_reg[5]/Q
                         net (fo=126, routed)         2.814     3.270    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X47Y86         LUT6 (Prop_lut6_I4_O)        0.124     3.394 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_2/O
                         net (fo=2, routed)           0.571     3.964    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_2_n_2
    SLICE_X48Y86         LUT6 (Prop_lut6_I0_O)        0.124     4.088 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.854     4.942    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1_n_2
    SLICE_X49Y89         LUT3 (Prop_lut3_I1_O)        0.153     5.095 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=241, routed)         4.260     9.355    uart_inst/uart_display/spo[20]
    SLICE_X32Y122        LUT3 (Prop_lut3_I2_O)        0.327     9.682 r  uart_inst/uart_display/Data_out_reg[31]_i_20/O
                         net (fo=32, routed)          2.851    12.533    U1/datapath_inst/U2/Data_out_reg[25]_i_3_1
    SLICE_X33Y127        LUT6 (Prop_lut6_I4_O)        0.124    12.657 r  U1/datapath_inst/U2/Data_out_reg[25]_i_9/O
                         net (fo=1, routed)           1.056    13.713    U1/datapath_inst/U2/Data_out_reg[25]_i_9_n_2
    SLICE_X32Y122        LUT6 (Prop_lut6_I3_O)        0.124    13.837 r  U1/datapath_inst/U2/Data_out_reg[25]_i_3/O
                         net (fo=8, routed)           2.549    16.386    U1/datapath_inst/U1/i_/tx_byte[3]_i_180
    SLICE_X43Y95         LUT3 (Prop_lut3_I2_O)        0.124    16.510 r  U1/datapath_inst/U1/U4_i_312/O
                         net (fo=111, routed)         5.012    21.522    U1/datapath_inst/U2/U4_i_299_0
    SLICE_X58Y107        LUT6 (Prop_lut6_I2_O)        0.124    21.646 r  U1/datapath_inst/U2/U4_i_163/O
                         net (fo=2, routed)           1.121    22.768    U1/datapath_inst/U2/U4_i_163_n_2
    SLICE_X53Y106        LUT6 (Prop_lut6_I2_O)        0.124    22.892 r  U1/datapath_inst/U2/U4_i_38/O
                         net (fo=1, routed)           0.656    23.548    U1/datapath_inst/U1/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4
    SLICE_X52Y106        LUT6 (Prop_lut6_I5_O)        0.124    23.672 r  U1/datapath_inst/U1/U4_i_2/O
                         net (fo=88, routed)          3.693    27.365    U4/addr_bus[31]
    SLICE_X37Y90         LUT6 (Prop_lut6_I3_O)        0.124    27.489 r  U4/Cpu_data4bus[31]_INST_0_i_2/O
                         net (fo=32, routed)          2.063    29.552    U4/Cpu_data4bus[31]_INST_0_i_2_n_0
    SLICE_X30Y94         LUT6 (Prop_lut6_I2_O)        0.124    29.676 r  U4/Cpu_data4bus[31]_INST_0/O
                         net (fo=5, routed)           1.025    30.701    U1/datapath_inst/U2/Cpu_data4bus[30]
    SLICE_X34Y93         LUT6 (Prop_lut6_I0_O)        0.124    30.825 r  U1/datapath_inst/U2/Reg_file[31][31]_i_9/O
                         net (fo=2, routed)           0.463    31.288    U1/datapath_inst/U2/Reg_file[31][31]_i_9_n_2
    SLICE_X34Y93         LUT3 (Prop_lut3_I2_O)        0.150    31.438 r  U1/datapath_inst/U2/Reg_file[31][8]_i_4/O
                         net (fo=8, routed)           1.674    33.112    U1/datapath_inst/U1/Reg_file_reg[2][8]
    SLICE_X38Y97         LUT3 (Prop_lut3_I2_O)        0.350    33.462 r  U1/datapath_inst/U1/Reg_file[31][13]_i_2/O
                         net (fo=1, routed)           0.825    34.287    U1/datapath_inst/U1/Reg_file[31][13]_i_2_n_2
    SLICE_X35Y97         LUT5 (Prop_lut5_I0_O)        0.328    34.615 r  U1/datapath_inst/U1/Reg_file[31][13]_i_1/O
                         net (fo=35, routed)          1.422    36.037    uart_inst/uart_display/inst_string_to_print/U1_reg_i_data[13]
    SLICE_X34Y114        LUT3 (Prop_lut3_I1_O)        0.124    36.161 r  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[1]_i_278/O
                         net (fo=2, routed)           0.845    37.005    uart_inst/uart_display/inst_string_to_print/i_/tx_byte[1]_i_278_n_2
    SLICE_X32Y115        LUT2 (Prop_lut2_I0_O)        0.124    37.129 r  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[1]_i_136/O
                         net (fo=1, routed)           0.674    37.804    uart_inst/uart_display/inst_string_to_print/i_/tx_byte[1]_i_136_n_2
    SLICE_X32Y115        LUT6 (Prop_lut6_I4_O)        0.124    37.928 f  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[1]_i_51/O
                         net (fo=1, routed)           0.992    38.919    uart_inst/uart_display/inst_string_to_print/i_/tx_byte[1]_i_51_n_2
    SLICE_X31Y114        LUT6 (Prop_lut6_I2_O)        0.124    39.043 r  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[1]_i_17/O
                         net (fo=1, routed)           0.822    39.866    uart_inst/uart_display/inst_string_to_print/i_/tx_byte[1]_i_17_n_2
    SLICE_X36Y110        LUT6 (Prop_lut6_I1_O)        0.124    39.990 r  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[1]_i_5/O
                         net (fo=1, routed)           0.674    40.664    uart_inst/uart_display/inst_string_to_print/i_/tx_byte[1]_i_5_n_2
    SLICE_X36Y110        LUT6 (Prop_lut6_I5_O)        0.124    40.788 r  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[1]_i_1/O
                         net (fo=1, routed)           0.000    40.788    uart_inst/uart_display/byte_to_print[1]
    SLICE_X36Y110        FDRE                                         r  uart_inst/uart_display/tx_byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/datapath_inst/U4/PC_out_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_inst/uart_display/tx_byte_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.366ns  (logic 3.646ns (9.032%)  route 36.720ns (90.968%))
  Logic Levels:           23  (FDCE=1 LUT3=6 LUT5=1 LUT6=15)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDCE                         0.000     0.000 r  U1/datapath_inst/U4/PC_out_reg[5]/C
    SLICE_X41Y94         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1/datapath_inst/U4/PC_out_reg[5]/Q
                         net (fo=126, routed)         2.814     3.270    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X47Y86         LUT6 (Prop_lut6_I4_O)        0.124     3.394 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_2/O
                         net (fo=2, routed)           0.571     3.964    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_2_n_2
    SLICE_X48Y86         LUT6 (Prop_lut6_I0_O)        0.124     4.088 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.854     4.942    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1_n_2
    SLICE_X49Y89         LUT3 (Prop_lut3_I1_O)        0.153     5.095 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=241, routed)         4.260     9.355    uart_inst/uart_display/spo[20]
    SLICE_X32Y122        LUT3 (Prop_lut3_I2_O)        0.327     9.682 r  uart_inst/uart_display/Data_out_reg[31]_i_20/O
                         net (fo=32, routed)          2.851    12.533    U1/datapath_inst/U2/Data_out_reg[25]_i_3_1
    SLICE_X33Y127        LUT6 (Prop_lut6_I4_O)        0.124    12.657 r  U1/datapath_inst/U2/Data_out_reg[25]_i_9/O
                         net (fo=1, routed)           1.056    13.713    U1/datapath_inst/U2/Data_out_reg[25]_i_9_n_2
    SLICE_X32Y122        LUT6 (Prop_lut6_I3_O)        0.124    13.837 r  U1/datapath_inst/U2/Data_out_reg[25]_i_3/O
                         net (fo=8, routed)           2.549    16.386    U1/datapath_inst/U1/i_/tx_byte[3]_i_180
    SLICE_X43Y95         LUT3 (Prop_lut3_I2_O)        0.124    16.510 r  U1/datapath_inst/U1/U4_i_312/O
                         net (fo=111, routed)         5.012    21.522    U1/datapath_inst/U2/U4_i_299_0
    SLICE_X58Y107        LUT6 (Prop_lut6_I2_O)        0.124    21.646 f  U1/datapath_inst/U2/U4_i_163/O
                         net (fo=2, routed)           1.121    22.768    U1/datapath_inst/U2/U4_i_163_n_2
    SLICE_X53Y106        LUT6 (Prop_lut6_I2_O)        0.124    22.892 f  U1/datapath_inst/U2/U4_i_38/O
                         net (fo=1, routed)           0.656    23.548    U1/datapath_inst/U1/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4
    SLICE_X52Y106        LUT6 (Prop_lut6_I5_O)        0.124    23.672 f  U1/datapath_inst/U1/U4_i_2/O
                         net (fo=88, routed)          3.693    27.365    U4/addr_bus[31]
    SLICE_X37Y90         LUT6 (Prop_lut6_I3_O)        0.124    27.489 f  U4/Cpu_data4bus[31]_INST_0_i_2/O
                         net (fo=32, routed)          2.063    29.552    U4/Cpu_data4bus[31]_INST_0_i_2_n_0
    SLICE_X30Y94         LUT6 (Prop_lut6_I2_O)        0.124    29.676 f  U4/Cpu_data4bus[31]_INST_0/O
                         net (fo=5, routed)           1.025    30.701    U1/datapath_inst/U2/Cpu_data4bus[30]
    SLICE_X34Y93         LUT6 (Prop_lut6_I0_O)        0.124    30.825 f  U1/datapath_inst/U2/Reg_file[31][31]_i_9/O
                         net (fo=2, routed)           0.463    31.288    U1/datapath_inst/U2/Reg_file[31][31]_i_9_n_2
    SLICE_X34Y93         LUT3 (Prop_lut3_I2_O)        0.150    31.438 f  U1/datapath_inst/U2/Reg_file[31][8]_i_4/O
                         net (fo=8, routed)           1.674    33.112    U1/datapath_inst/U1/Reg_file_reg[2][8]
    SLICE_X38Y97         LUT3 (Prop_lut3_I2_O)        0.328    33.440 f  U1/datapath_inst/U1/Reg_file[31][11]_i_2/O
                         net (fo=1, routed)           0.286    33.726    U1/datapath_inst/U1/Reg_file[31][11]_i_2_n_2
    SLICE_X38Y97         LUT5 (Prop_lut5_I0_O)        0.124    33.850 f  U1/datapath_inst/U1/Reg_file[31][11]_i_1/O
                         net (fo=35, routed)          2.479    36.329    uart_inst/uart_display/inst_string_to_print/U1_reg_i_data[11]
    SLICE_X34Y114        LUT3 (Prop_lut3_I0_O)        0.124    36.453 f  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[3]_i_164/O
                         net (fo=3, routed)           0.598    37.051    uart_inst/uart_display/inst_string_to_print/i_/tx_byte[3]_i_164_n_2
    SLICE_X33Y114        LUT6 (Prop_lut6_I1_O)        0.124    37.175 r  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[3]_i_94/O
                         net (fo=1, routed)           0.263    37.438    uart_inst/uart_display/inst_string_to_print/i_/tx_byte[3]_i_94_n_2
    SLICE_X33Y114        LUT6 (Prop_lut6_I3_O)        0.124    37.562 f  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[3]_i_41/O
                         net (fo=1, routed)           0.831    38.394    uart_inst/uart_display/inst_string_to_print_n_22
    SLICE_X34Y113        LUT6 (Prop_lut6_I3_O)        0.124    38.518 r  uart_inst/uart_display/tx_byte[3]_i_14/O
                         net (fo=1, routed)           0.774    39.292    uart_inst/uart_display/inst_string_to_print/tx_byte_reg[3]_2
    SLICE_X35Y110        LUT6 (Prop_lut6_I1_O)        0.124    39.416 r  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[3]_i_4/O
                         net (fo=1, routed)           0.826    40.242    uart_inst/uart_display/inst_string_to_print/i_/tx_byte[3]_i_4_n_2
    SLICE_X38Y110        LUT6 (Prop_lut6_I4_O)        0.124    40.366 r  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[3]_i_1/O
                         net (fo=1, routed)           0.000    40.366    uart_inst/uart_display/byte_to_print[3]
    SLICE_X38Y110        FDRE                                         r  uart_inst/uart_display/tx_byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/datapath_inst/U4/PC_out_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            uart_inst/uart_display/tx_byte_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.276ns  (logic 3.718ns (9.231%)  route 36.558ns (90.769%))
  Logic Levels:           22  (FDCE=1 LUT3=4 LUT5=3 LUT6=14)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDCE                         0.000     0.000 r  U1/datapath_inst/U4/PC_out_reg[5]/C
    SLICE_X41Y94         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1/datapath_inst/U4/PC_out_reg[5]/Q
                         net (fo=126, routed)         2.814     3.270    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[3]
    SLICE_X47Y86         LUT6 (Prop_lut6_I4_O)        0.124     3.394 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_2/O
                         net (fo=2, routed)           0.571     3.964    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_2_n_2
    SLICE_X48Y86         LUT6 (Prop_lut6_I0_O)        0.124     4.088 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.854     4.942    U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0_i_1_n_2
    SLICE_X49Y89         LUT3 (Prop_lut3_I1_O)        0.153     5.095 r  U2/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[20]_INST_0/O
                         net (fo=241, routed)         4.260     9.355    uart_inst/uart_display/spo[20]
    SLICE_X32Y122        LUT3 (Prop_lut3_I2_O)        0.327     9.682 r  uart_inst/uart_display/Data_out_reg[31]_i_20/O
                         net (fo=32, routed)          2.851    12.533    U1/datapath_inst/U2/Data_out_reg[25]_i_3_1
    SLICE_X33Y127        LUT6 (Prop_lut6_I4_O)        0.124    12.657 r  U1/datapath_inst/U2/Data_out_reg[25]_i_9/O
                         net (fo=1, routed)           1.056    13.713    U1/datapath_inst/U2/Data_out_reg[25]_i_9_n_2
    SLICE_X32Y122        LUT6 (Prop_lut6_I3_O)        0.124    13.837 r  U1/datapath_inst/U2/Data_out_reg[25]_i_3/O
                         net (fo=8, routed)           2.549    16.386    U1/datapath_inst/U1/i_/tx_byte[3]_i_180
    SLICE_X43Y95         LUT3 (Prop_lut3_I2_O)        0.124    16.510 r  U1/datapath_inst/U1/U4_i_312/O
                         net (fo=111, routed)         5.012    21.522    U1/datapath_inst/U2/U4_i_299_0
    SLICE_X58Y107        LUT6 (Prop_lut6_I2_O)        0.124    21.646 f  U1/datapath_inst/U2/U4_i_163/O
                         net (fo=2, routed)           1.121    22.768    U1/datapath_inst/U2/U4_i_163_n_2
    SLICE_X53Y106        LUT6 (Prop_lut6_I2_O)        0.124    22.892 f  U1/datapath_inst/U2/U4_i_38/O
                         net (fo=1, routed)           0.656    23.548    U1/datapath_inst/U1/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_4
    SLICE_X52Y106        LUT6 (Prop_lut6_I5_O)        0.124    23.672 f  U1/datapath_inst/U1/U4_i_2/O
                         net (fo=88, routed)          3.693    27.365    U4/addr_bus[31]
    SLICE_X37Y90         LUT6 (Prop_lut6_I3_O)        0.124    27.489 f  U4/Cpu_data4bus[31]_INST_0_i_2/O
                         net (fo=32, routed)          2.063    29.552    U4/Cpu_data4bus[31]_INST_0_i_2_n_0
    SLICE_X30Y94         LUT6 (Prop_lut6_I2_O)        0.124    29.676 f  U4/Cpu_data4bus[31]_INST_0/O
                         net (fo=5, routed)           0.650    30.326    U1/datapath_inst/U2/Cpu_data4bus[30]
    SLICE_X32Y94         LUT5 (Prop_lut5_I2_O)        0.118    30.444 f  U1/datapath_inst/U2/Reg_file[31][31]_i_10/O
                         net (fo=2, routed)           0.851    31.294    U1/datapath_inst/U2/Reg_file[31][31]_i_10_n_2
    SLICE_X34Y93         LUT5 (Prop_lut5_I3_O)        0.326    31.620 f  U1/datapath_inst/U2/Reg_file[31][31]_i_4/O
                         net (fo=16, routed)          1.564    33.185    U1/datapath_inst/U2/Reg_file[31][31]_i_4_n_2
    SLICE_X33Y104        LUT5 (Prop_lut5_I0_O)        0.124    33.309 f  U1/datapath_inst/U2/Reg_file[31][31]_i_2/O
                         net (fo=35, routed)          1.357    34.666    uart_inst/uart_display/inst_string_to_print/U1_reg_i_data[31]
    SLICE_X32Y113        LUT3 (Prop_lut3_I0_O)        0.152    34.818 f  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[5]_i_113/O
                         net (fo=3, routed)           1.183    36.001    uart_inst/uart_display/inst_string_to_print/i_/tx_byte[5]_i_113_n_2
    SLICE_X31Y113        LUT6 (Prop_lut6_I3_O)        0.326    36.327 r  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[5]_i_47/O
                         net (fo=2, routed)           0.816    37.143    uart_inst/uart_display/inst_string_to_print_n_37
    SLICE_X33Y112        LUT6 (Prop_lut6_I0_O)        0.124    37.267 r  uart_inst/uart_display/tx_byte[5]_i_20/O
                         net (fo=1, routed)           0.986    38.253    uart_inst/uart_display/inst_string_to_print/tx_byte[5]_i_3_0
    SLICE_X33Y111        LUT6 (Prop_lut6_I1_O)        0.124    38.377 r  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[5]_i_10/O
                         net (fo=1, routed)           0.935    39.312    uart_inst/uart_display/inst_string_to_print/i_/tx_byte[5]_i_10_n_2
    SLICE_X37Y110        LUT6 (Prop_lut6_I3_O)        0.124    39.436 r  uart_inst/uart_display/inst_string_to_print/tx_byte[5]_i_3/O
                         net (fo=1, routed)           0.716    40.152    uart_inst/uart_display/inst_string_to_print/tx_byte[5]_i_3_n_2
    SLICE_X37Y109        LUT6 (Prop_lut6_I2_O)        0.124    40.276 r  uart_inst/uart_display/inst_string_to_print/i_/tx_byte[5]_i_1/O
                         net (fo=1, routed)           0.000    40.276    uart_inst/uart_display/byte_to_print[5]
    SLICE_X37Y109        FDRE                                         r  uart_inst/uart_display/tx_byte_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_inst/uart_display/FSM_onehot_print_state_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_inst/uart_display/FSM_onehot_print_state_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.128ns (53.005%)  route 0.113ns (46.995%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y90         FDRE                         0.000     0.000 r  uart_inst/uart_display/FSM_onehot_print_state_reg[7]/C
    SLICE_X53Y90         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  uart_inst/uart_display/FSM_onehot_print_state_reg[7]/Q
                         net (fo=2, routed)           0.113     0.241    uart_inst/uart_display/FSM_onehot_print_state_reg_n_2_[7]
    SLICE_X54Y90         FDRE                                         r  uart_inst/uart_display/FSM_onehot_print_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter2_Lock_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter2_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.191ns (75.135%)  route 0.063ns (24.865%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDCE                         0.000     0.000 r  U10/counter2_Lock_reg[28]/C
    SLICE_X9Y95          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter2_Lock_reg[28]/Q
                         net (fo=2, routed)           0.063     0.209    U10/counter2_Lock_reg_n_0_[28]
    SLICE_X8Y95          LUT6 (Prop_lut6_I3_O)        0.045     0.254 r  U10/counter2[28]_i_1/O
                         net (fo=1, routed)           0.000     0.254    U10/counter2[28]_i_1_n_0
    SLICE_X8Y95          FDCE                                         r  U10/counter2_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter2_Lock_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter2_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.191ns (74.549%)  route 0.065ns (25.451%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDCE                         0.000     0.000 r  U10/counter2_Lock_reg[18]/C
    SLICE_X9Y93          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter2_Lock_reg[18]/Q
                         net (fo=2, routed)           0.065     0.211    U10/counter2_Lock_reg_n_0_[18]
    SLICE_X8Y93          LUT6 (Prop_lut6_I3_O)        0.045     0.256 r  U10/counter2[18]_i_1/O
                         net (fo=1, routed)           0.000     0.256    U10/counter2[18]_i_1_n_0
    SLICE_X8Y93          FDCE                                         r  U10/counter2_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter2_Lock_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter2_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.191ns (74.549%)  route 0.065ns (25.451%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y94         FDCE                         0.000     0.000 r  U10/counter2_Lock_reg[24]/C
    SLICE_X11Y94         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter2_Lock_reg[24]/Q
                         net (fo=2, routed)           0.065     0.211    U10/counter2_Lock_reg_n_0_[24]
    SLICE_X10Y94         LUT6 (Prop_lut6_I3_O)        0.045     0.256 r  U10/counter2[24]_i_1/O
                         net (fo=1, routed)           0.000     0.256    U10/counter2[24]_i_1_n_0
    SLICE_X10Y94         FDCE                                         r  U10/counter2_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter2_Lock_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter2_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.191ns (74.549%)  route 0.065ns (25.451%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDCE                         0.000     0.000 r  U10/counter2_Lock_reg[28]/C
    SLICE_X9Y95          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter2_Lock_reg[28]/Q
                         net (fo=2, routed)           0.065     0.211    U10/counter2_Lock_reg_n_0_[28]
    SLICE_X8Y95          LUT6 (Prop_lut6_I4_O)        0.045     0.256 r  U10/counter2[27]_i_1/O
                         net (fo=1, routed)           0.000     0.256    U10/counter2[27]_i_1_n_0
    SLICE_X8Y95          FDCE                                         r  U10/counter2_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter2_Lock_reg[18]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter2_reg[17]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.191ns (73.971%)  route 0.067ns (26.029%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDCE                         0.000     0.000 r  U10/counter2_Lock_reg[18]/C
    SLICE_X9Y93          FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter2_Lock_reg[18]/Q
                         net (fo=2, routed)           0.067     0.213    U10/counter2_Lock_reg_n_0_[18]
    SLICE_X8Y93          LUT6 (Prop_lut6_I4_O)        0.045     0.258 r  U10/counter2[17]_i_1/O
                         net (fo=1, routed)           0.000     0.258    U10/counter2[17]_i_1_n_0
    SLICE_X8Y93          FDCE                                         r  U10/counter2_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter2_Lock_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter2_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.191ns (73.971%)  route 0.067ns (26.029%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y94         FDCE                         0.000     0.000 r  U10/counter2_Lock_reg[24]/C
    SLICE_X11Y94         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter2_Lock_reg[24]/Q
                         net (fo=2, routed)           0.067     0.213    U10/counter2_Lock_reg_n_0_[24]
    SLICE_X10Y94         LUT6 (Prop_lut6_I4_O)        0.045     0.258 r  U10/counter2[23]_i_1/O
                         net (fo=1, routed)           0.000     0.258    U10/counter2[23]_i_1_n_0
    SLICE_X10Y94         FDCE                                         r  U10/counter2_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter0_Lock_reg[29]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter0_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.191ns (73.578%)  route 0.069ns (26.422%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y93         FDCE                         0.000     0.000 r  U10/counter0_Lock_reg[29]/C
    SLICE_X33Y93         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter0_Lock_reg[29]/Q
                         net (fo=2, routed)           0.069     0.215    U10/counter0_Lock_reg_n_0_[29]
    SLICE_X32Y93         LUT6 (Prop_lut6_I3_O)        0.045     0.260 r  U10/counter0[28]_i_1/O
                         net (fo=1, routed)           0.000     0.260    U10/counter0[28]_i_1_n_0
    SLICE_X32Y93         FDCE                                         r  U10/counter0_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter0_Lock_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter0_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.191ns (73.339%)  route 0.069ns (26.661%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y88         FDCE                         0.000     0.000 r  U10/counter0_Lock_reg[3]/C
    SLICE_X33Y88         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter0_Lock_reg[3]/Q
                         net (fo=2, routed)           0.069     0.215    U10/counter0_Lock_reg_n_0_[3]
    SLICE_X32Y88         LUT6 (Prop_lut6_I0_O)        0.045     0.260 r  U10/counter0[3]_i_1/O
                         net (fo=1, routed)           0.000     0.260    U10/counter0[3]_i_1_n_0
    SLICE_X32Y88         FDCE                                         r  U10/counter0_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter0_Lock_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter0_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.191ns (73.339%)  route 0.069ns (26.661%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y87         FDCE                         0.000     0.000 r  U10/counter0_Lock_reg[8]/C
    SLICE_X33Y87         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  U10/counter0_Lock_reg[8]/Q
                         net (fo=2, routed)           0.069     0.215    U10/counter0_Lock_reg_n_0_[8]
    SLICE_X32Y87         LUT6 (Prop_lut6_I0_O)        0.045     0.260 r  U10/counter0[8]_i_1/O
                         net (fo=1, routed)           0.000     0.260    U10/counter0[8]_i_1_n_0
    SLICE_X32Y87         FDCE                                         r  U10/counter0_reg[8]/D
  -------------------------------------------------------------------    -------------------





