Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 2fe8c54348764623925075d1a84493c8 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot bouncing_box_behav xil_defaultlib.bouncing_box -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture arch of entity xil_defaultlib.vga_sync [vga_sync_default]
Compiling architecture bouncing_box of entity xil_defaultlib.bouncing_box
Built simulation snapshot bouncing_box_behav
