

================================================================
== Vivado HLS Report for 'dense'
================================================================
* Date:           Tue Jan 23 20:53:10 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        dense
* Solution:       no_directive
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    34.961|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  64213|  64213|  64213|  64213|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                      |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- memset_dense_array  |      9|      9|         1|          -|          -|    10|    no    |
        |- Dense_Loop          |  64020|  64020|      6402|          -|          -|    10|    no    |
        | + Flat_Loop          |   6400|   6400|         4|          -|          -|  1600|    no    |
        |- Sum_Loop            |     70|     70|         7|          -|          -|    10|    no    |
        |- Prediction_Loop     |    110|    110|        11|          -|          -|    10|    no    |
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 4 8 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 4 
8 --> 9 15 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 8 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 15 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1600 x float]* %flat_array) nounwind, !map !14"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x float]* %prediction) nounwind, !map !20"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @dense_str) nounwind"   --->   Operation 28 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%dense_array = alloca [10 x float], align 16" [dense/dense.cpp:10]   --->   Operation 29 'alloca' 'dense_array' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 30 [1/1] (1.76ns)   --->   "br label %meminst"   --->   Operation 30 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%phi_ln10 = phi i4 [ 0, %0 ], [ %add_ln10, %meminst ]" [dense/dense.cpp:10]   --->   Operation 31 'phi' 'phi_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.73ns)   --->   "%add_ln10 = add i4 %phi_ln10, 1" [dense/dense.cpp:10]   --->   Operation 32 'add' 'add_ln10' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i4 %phi_ln10 to i64" [dense/dense.cpp:10]   --->   Operation 33 'zext' 'zext_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%dense_array_addr = getelementptr [10 x float]* %dense_array, i64 0, i64 %zext_ln10" [dense/dense.cpp:10]   --->   Operation 34 'getelementptr' 'dense_array_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %dense_array_addr, align 4" [dense/dense.cpp:10]   --->   Operation 35 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 36 [1/1] (1.30ns)   --->   "%icmp_ln10 = icmp eq i4 %phi_ln10, -7" [dense/dense.cpp:10]   --->   Operation 36 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @memset_dense_array_s)"   --->   Operation 37 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 38 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %.preheader8.preheader, label %meminst" [dense/dense.cpp:10]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.76ns)   --->   "br label %.preheader8" [dense/dense.cpp:13]   --->   Operation 40 'br' <Predicate = (icmp_ln10)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%d_0 = phi i4 [ %d, %Dense_Loop_end ], [ 0, %.preheader8.preheader ]"   --->   Operation 41 'phi' 'd_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.30ns)   --->   "%icmp_ln13 = icmp eq i4 %d_0, -6" [dense/dense.cpp:13]   --->   Operation 42 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 43 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.73ns)   --->   "%d = add i4 %d_0, 1" [dense/dense.cpp:13]   --->   Operation 44 'add' 'd' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %.preheader1.preheader, label %Dense_Loop_begin" [dense/dense.cpp:13]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str) nounwind" [dense/dense.cpp:14]   --->   Operation 46 'specloopname' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str) nounwind" [dense/dense.cpp:14]   --->   Operation 47 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i4 %d_0 to i64" [dense/dense.cpp:20]   --->   Operation 48 'zext' 'zext_ln20' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i4 %d_0 to i15" [dense/dense.cpp:18]   --->   Operation 49 'zext' 'zext_ln18' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.76ns)   --->   "br label %1" [dense/dense.cpp:18]   --->   Operation 50 'br' <Predicate = (!icmp_ln13)> <Delay = 1.76>
ST_3 : Operation 51 [1/1] (1.76ns)   --->   "br label %.preheader1" [dense/dense.cpp:29]   --->   Operation 51 'br' <Predicate = (icmp_ln13)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 7.12>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%f_0 = phi i11 [ 0, %Dense_Loop_begin ], [ %f, %2 ]"   --->   Operation 52 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%w_sum_0 = phi float [ 0.000000e+00, %Dense_Loop_begin ], [ %w_sum, %2 ]"   --->   Operation 53 'phi' 'w_sum_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.88ns)   --->   "%icmp_ln18 = icmp eq i11 %f_0, -448" [dense/dense.cpp:18]   --->   Operation 54 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1600, i64 1600, i64 1600) nounwind"   --->   Operation 55 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (1.63ns)   --->   "%f = add i11 %f_0, 1" [dense/dense.cpp:18]   --->   Operation 56 'add' 'f' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %Dense_Loop_end, label %2" [dense/dense.cpp:18]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln20_1 = zext i11 %f_0 to i64" [dense/dense.cpp:20]   --->   Operation 58 'zext' 'zext_ln20_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_3 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %f_0, i3 0)" [dense/dense.cpp:20]   --->   Operation 59 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln20_2 = zext i14 %tmp_3 to i15" [dense/dense.cpp:20]   --->   Operation 60 'zext' 'zext_ln20_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_6 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %f_0, i1 false)" [dense/dense.cpp:20]   --->   Operation 61 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln20_3 = zext i12 %tmp_6 to i15" [dense/dense.cpp:20]   --->   Operation 62 'zext' 'zext_ln20_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln20 = add i15 %zext_ln20_3, %zext_ln20_2" [dense/dense.cpp:20]   --->   Operation 63 'add' 'add_ln20' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 64 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln20_1 = add i15 %add_ln20, %zext_ln18" [dense/dense.cpp:20]   --->   Operation 64 'add' 'add_ln20_1' <Predicate = (!icmp_ln18)> <Delay = 3.87> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln20_4 = zext i15 %add_ln20_1 to i64" [dense/dense.cpp:20]   --->   Operation 65 'zext' 'zext_ln20_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%dense_weights_addr = getelementptr [16000 x float]* @dense_weights, i64 0, i64 %zext_ln20_4" [dense/dense.cpp:20]   --->   Operation 66 'getelementptr' 'dense_weights_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 67 [2/2] (3.25ns)   --->   "%dense_weights_load = load float* %dense_weights_addr, align 4" [dense/dense.cpp:20]   --->   Operation 67 'load' 'dense_weights_load' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16000> <ROM>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%flat_array_addr = getelementptr [1600 x float]* %flat_array, i64 0, i64 %zext_ln20_1" [dense/dense.cpp:20]   --->   Operation 68 'getelementptr' 'flat_array_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 69 [2/2] (3.25ns)   --->   "%flat_array_load = load float* %flat_array_addr, align 4" [dense/dense.cpp:20]   --->   Operation 69 'load' 'flat_array_load' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%dense_array_addr_2 = getelementptr inbounds [10 x float]* %dense_array, i64 0, i64 %zext_ln20" [dense/dense.cpp:23]   --->   Operation 70 'getelementptr' 'dense_array_addr_2' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (2.32ns)   --->   "store float %w_sum_0, float* %dense_array_addr_2, align 4" [dense/dense.cpp:23]   --->   Operation 71 'store' <Predicate = (icmp_ln18)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str, i32 %tmp_1) nounwind" [dense/dense.cpp:24]   --->   Operation 72 'specregionend' 'empty_5' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "br label %.preheader8" [dense/dense.cpp:13]   --->   Operation 73 'br' <Predicate = (icmp_ln18)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 15.6>
ST_5 : Operation 74 [1/2] (3.25ns)   --->   "%dense_weights_load = load float* %dense_weights_addr, align 4" [dense/dense.cpp:20]   --->   Operation 74 'load' 'dense_weights_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16000> <ROM>
ST_5 : Operation 75 [1/2] (3.25ns)   --->   "%flat_array_load = load float* %flat_array_addr, align 4" [dense/dense.cpp:20]   --->   Operation 75 'load' 'flat_array_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 76 [2/2] (12.3ns)   --->   "%tmp_2 = fmul float %dense_weights_load, %flat_array_load" [dense/dense.cpp:20]   --->   Operation 76 'fmul' 'tmp_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 34.9>
ST_6 : Operation 77 [1/2] (12.3ns)   --->   "%tmp_2 = fmul float %dense_weights_load, %flat_array_load" [dense/dense.cpp:20]   --->   Operation 77 'fmul' 'tmp_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [2/2] (22.5ns)   --->   "%w_sum = fadd float %w_sum_0, %tmp_2" [dense/dense.cpp:20]   --->   Operation 78 'fadd' 'w_sum' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 22.5>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str1) nounwind" [dense/dense.cpp:19]   --->   Operation 79 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/2] (22.5ns)   --->   "%w_sum = fadd float %w_sum_0, %tmp_2" [dense/dense.cpp:20]   --->   Operation 80 'fadd' 'w_sum' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "br label %1" [dense/dense.cpp:18]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 2.32>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%sum_0 = phi float [ %sum, %3 ], [ 0.000000e+00, %.preheader1.preheader ]"   --->   Operation 82 'phi' 'sum_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ %i, %3 ], [ 0, %.preheader1.preheader ]"   --->   Operation 83 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (1.30ns)   --->   "%icmp_ln29 = icmp eq i4 %i_0, -6" [dense/dense.cpp:29]   --->   Operation 84 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 85 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [dense/dense.cpp:29]   --->   Operation 86 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "br i1 %icmp_ln29, label %.preheader.preheader, label %3" [dense/dense.cpp:29]   --->   Operation 87 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i4 %i_0 to i64" [dense/dense.cpp:31]   --->   Operation 88 'zext' 'zext_ln31' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%dense_array_addr_1 = getelementptr inbounds [10 x float]* %dense_array, i64 0, i64 %zext_ln31" [dense/dense.cpp:31]   --->   Operation 89 'getelementptr' 'dense_array_addr_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_8 : Operation 90 [2/2] (2.32ns)   --->   "%dense_array_load = load float* %dense_array_addr_1, align 4" [dense/dense.cpp:31]   --->   Operation 90 'load' 'dense_array_load' <Predicate = (!icmp_ln29)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_8 : Operation 91 [1/1] (1.76ns)   --->   "br label %.preheader" [dense/dense.cpp:35]   --->   Operation 91 'br' <Predicate = (icmp_ln29)> <Delay = 1.76>

State 9 <SV = 4> <Delay = 23.2>
ST_9 : Operation 92 [1/2] (2.32ns)   --->   "%dense_array_load = load float* %dense_array_addr_1, align 4" [dense/dense.cpp:31]   --->   Operation 92 'load' 'dense_array_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_9 : Operation 93 [4/4] (20.8ns)   --->   "%tmp = call float @llvm.exp.f32(float %dense_array_load)" [dense/dense.cpp:31]   --->   Operation 93 'fexp' 'tmp' <Predicate = true> <Delay = 20.8> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 3> <II = 1> <Delay = 20.8> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 5> <Delay = 20.8>
ST_10 : Operation 94 [3/4] (20.8ns)   --->   "%tmp = call float @llvm.exp.f32(float %dense_array_load)" [dense/dense.cpp:31]   --->   Operation 94 'fexp' 'tmp' <Predicate = true> <Delay = 20.8> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 3> <II = 1> <Delay = 20.8> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 6> <Delay = 20.8>
ST_11 : Operation 95 [2/4] (20.8ns)   --->   "%tmp = call float @llvm.exp.f32(float %dense_array_load)" [dense/dense.cpp:31]   --->   Operation 95 'fexp' 'tmp' <Predicate = true> <Delay = 20.8> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 3> <II = 1> <Delay = 20.8> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 7> <Delay = 20.8>
ST_12 : Operation 96 [1/4] (20.8ns)   --->   "%tmp = call float @llvm.exp.f32(float %dense_array_load)" [dense/dense.cpp:31]   --->   Operation 96 'fexp' 'tmp' <Predicate = true> <Delay = 20.8> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 3> <II = 1> <Delay = 20.8> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 8> <Delay = 22.5>
ST_13 : Operation 97 [2/2] (22.5ns)   --->   "%sum = fadd float %sum_0, %tmp" [dense/dense.cpp:31]   --->   Operation 97 'fadd' 'sum' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 9> <Delay = 22.5>
ST_14 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [dense/dense.cpp:30]   --->   Operation 98 'specloopname' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 99 [1/2] (22.5ns)   --->   "%sum = fadd float %sum_0, %tmp" [dense/dense.cpp:31]   --->   Operation 99 'fadd' 'sum' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 100 [1/1] (0.00ns)   --->   "br label %.preheader1" [dense/dense.cpp:29]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 4> <Delay = 2.32>
ST_15 : Operation 101 [1/1] (0.00ns)   --->   "%j_0 = phi i4 [ %j, %4 ], [ 0, %.preheader.preheader ]"   --->   Operation 101 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 102 [1/1] (1.30ns)   --->   "%icmp_ln35 = icmp eq i4 %j_0, -6" [dense/dense.cpp:35]   --->   Operation 102 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 103 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 103 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 104 [1/1] (1.73ns)   --->   "%j = add i4 %j_0, 1" [dense/dense.cpp:35]   --->   Operation 104 'add' 'j' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 105 [1/1] (0.00ns)   --->   "br i1 %icmp_ln35, label %5, label %4" [dense/dense.cpp:35]   --->   Operation 105 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i4 %j_0 to i64" [dense/dense.cpp:37]   --->   Operation 106 'zext' 'zext_ln37' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_15 : Operation 107 [1/1] (0.00ns)   --->   "%dense_array_addr_3 = getelementptr inbounds [10 x float]* %dense_array, i64 0, i64 %zext_ln37" [dense/dense.cpp:37]   --->   Operation 107 'getelementptr' 'dense_array_addr_3' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_15 : Operation 108 [2/2] (2.32ns)   --->   "%dense_array_load_1 = load float* %dense_array_addr_3, align 4" [dense/dense.cpp:37]   --->   Operation 108 'load' 'dense_array_load_1' <Predicate = (!icmp_ln35)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_15 : Operation 109 [1/1] (0.00ns)   --->   "ret void" [dense/dense.cpp:39]   --->   Operation 109 'ret' <Predicate = (icmp_ln35)> <Delay = 0.00>

State 16 <SV = 5> <Delay = 23.2>
ST_16 : Operation 110 [1/2] (2.32ns)   --->   "%dense_array_load_1 = load float* %dense_array_addr_3, align 4" [dense/dense.cpp:37]   --->   Operation 110 'load' 'dense_array_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_16 : Operation 111 [4/4] (20.8ns)   --->   "%tmp_4 = call float @llvm.exp.f32(float %dense_array_load_1)" [dense/dense.cpp:37]   --->   Operation 111 'fexp' 'tmp_4' <Predicate = true> <Delay = 20.8> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 3> <II = 1> <Delay = 20.8> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 6> <Delay = 20.8>
ST_17 : Operation 112 [3/4] (20.8ns)   --->   "%tmp_4 = call float @llvm.exp.f32(float %dense_array_load_1)" [dense/dense.cpp:37]   --->   Operation 112 'fexp' 'tmp_4' <Predicate = true> <Delay = 20.8> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 3> <II = 1> <Delay = 20.8> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 7> <Delay = 20.8>
ST_18 : Operation 113 [2/4] (20.8ns)   --->   "%tmp_4 = call float @llvm.exp.f32(float %dense_array_load_1)" [dense/dense.cpp:37]   --->   Operation 113 'fexp' 'tmp_4' <Predicate = true> <Delay = 20.8> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 3> <II = 1> <Delay = 20.8> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 8> <Delay = 20.8>
ST_19 : Operation 114 [1/4] (20.8ns)   --->   "%tmp_4 = call float @llvm.exp.f32(float %dense_array_load_1)" [dense/dense.cpp:37]   --->   Operation 114 'fexp' 'tmp_4' <Predicate = true> <Delay = 20.8> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 3> <II = 1> <Delay = 20.8> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 9> <Delay = 23.6>
ST_20 : Operation 115 [6/6] (23.6ns)   --->   "%tmp_5 = fdiv float %tmp_4, %sum_0" [dense/dense.cpp:37]   --->   Operation 115 'fdiv' 'tmp_5' <Predicate = true> <Delay = 23.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 5> <II = 1> <Delay = 23.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 10> <Delay = 23.6>
ST_21 : Operation 116 [5/6] (23.6ns)   --->   "%tmp_5 = fdiv float %tmp_4, %sum_0" [dense/dense.cpp:37]   --->   Operation 116 'fdiv' 'tmp_5' <Predicate = true> <Delay = 23.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 5> <II = 1> <Delay = 23.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 11> <Delay = 23.6>
ST_22 : Operation 117 [4/6] (23.6ns)   --->   "%tmp_5 = fdiv float %tmp_4, %sum_0" [dense/dense.cpp:37]   --->   Operation 117 'fdiv' 'tmp_5' <Predicate = true> <Delay = 23.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 5> <II = 1> <Delay = 23.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 12> <Delay = 23.6>
ST_23 : Operation 118 [3/6] (23.6ns)   --->   "%tmp_5 = fdiv float %tmp_4, %sum_0" [dense/dense.cpp:37]   --->   Operation 118 'fdiv' 'tmp_5' <Predicate = true> <Delay = 23.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 5> <II = 1> <Delay = 23.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 13> <Delay = 23.6>
ST_24 : Operation 119 [2/6] (23.6ns)   --->   "%tmp_5 = fdiv float %tmp_4, %sum_0" [dense/dense.cpp:37]   --->   Operation 119 'fdiv' 'tmp_5' <Predicate = true> <Delay = 23.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 5> <II = 1> <Delay = 23.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 14> <Delay = 25.9>
ST_25 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str3) nounwind" [dense/dense.cpp:36]   --->   Operation 120 'specloopname' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 121 [1/6] (23.6ns)   --->   "%tmp_5 = fdiv float %tmp_4, %sum_0" [dense/dense.cpp:37]   --->   Operation 121 'fdiv' 'tmp_5' <Predicate = true> <Delay = 23.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 5> <II = 1> <Delay = 23.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 122 [1/1] (0.00ns)   --->   "%prediction_addr = getelementptr [10 x float]* %prediction, i64 0, i64 %zext_ln37" [dense/dense.cpp:37]   --->   Operation 122 'getelementptr' 'prediction_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 123 [1/1] (2.32ns)   --->   "store float %tmp_5, float* %prediction_addr, align 4" [dense/dense.cpp:37]   --->   Operation 123 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_25 : Operation 124 [1/1] (0.00ns)   --->   "br label %.preheader" [dense/dense.cpp:35]   --->   Operation 124 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 40ns, clock uncertainty: 5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('phi_ln10', dense/dense.cpp:10) with incoming values : ('add_ln10', dense/dense.cpp:10) [10]  (1.77 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'phi' operation ('phi_ln10', dense/dense.cpp:10) with incoming values : ('add_ln10', dense/dense.cpp:10) [10]  (0 ns)
	'getelementptr' operation ('dense_array_addr', dense/dense.cpp:10) [13]  (0 ns)
	'store' operation ('store_ln10', dense/dense.cpp:10) of constant 0 on array 'dense_array', dense/dense.cpp:10 [14]  (2.32 ns)

 <State 3>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('f') with incoming values : ('f', dense/dense.cpp:18) [34]  (1.77 ns)

 <State 4>: 7.13ns
The critical path consists of the following:
	'phi' operation ('f') with incoming values : ('f', dense/dense.cpp:18) [34]  (0 ns)
	'add' operation ('add_ln20', dense/dense.cpp:20) [47]  (0 ns)
	'add' operation ('add_ln20_1', dense/dense.cpp:20) [48]  (3.87 ns)
	'getelementptr' operation ('dense_weights_addr', dense/dense.cpp:20) [50]  (0 ns)
	'load' operation ('dense_weights_load', dense/dense.cpp:20) on array 'dense_weights' [51]  (3.25 ns)

 <State 5>: 15.6ns
The critical path consists of the following:
	'load' operation ('dense_weights_load', dense/dense.cpp:20) on array 'dense_weights' [51]  (3.25 ns)
	'fmul' operation ('tmp_2', dense/dense.cpp:20) [54]  (12.4 ns)

 <State 6>: 35ns
The critical path consists of the following:
	'fmul' operation ('tmp_2', dense/dense.cpp:20) [54]  (12.4 ns)
	'fadd' operation ('w_sum', dense/dense.cpp:20) [55]  (22.6 ns)

 <State 7>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('w_sum', dense/dense.cpp:20) [55]  (22.6 ns)

 <State 8>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', dense/dense.cpp:29) [66]  (0 ns)
	'getelementptr' operation ('dense_array_addr_1', dense/dense.cpp:31) [74]  (0 ns)
	'load' operation ('dense_array_load', dense/dense.cpp:31) on array 'dense_array', dense/dense.cpp:10 [75]  (2.32 ns)

 <State 9>: 23.2ns
The critical path consists of the following:
	'load' operation ('dense_array_load', dense/dense.cpp:31) on array 'dense_array', dense/dense.cpp:10 [75]  (2.32 ns)
	'fexp' operation ('tmp', dense/dense.cpp:31) [76]  (20.9 ns)

 <State 10>: 20.9ns
The critical path consists of the following:
	'fexp' operation ('tmp', dense/dense.cpp:31) [76]  (20.9 ns)

 <State 11>: 20.9ns
The critical path consists of the following:
	'fexp' operation ('tmp', dense/dense.cpp:31) [76]  (20.9 ns)

 <State 12>: 20.9ns
The critical path consists of the following:
	'fexp' operation ('tmp', dense/dense.cpp:31) [76]  (20.9 ns)

 <State 13>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum', dense/dense.cpp:31) [77]  (22.6 ns)

 <State 14>: 22.6ns
The critical path consists of the following:
	'fadd' operation ('sum', dense/dense.cpp:31) [77]  (22.6 ns)

 <State 15>: 2.32ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', dense/dense.cpp:35) [82]  (0 ns)
	'getelementptr' operation ('dense_array_addr_3', dense/dense.cpp:37) [90]  (0 ns)
	'load' operation ('dense_array_load_1', dense/dense.cpp:37) on array 'dense_array', dense/dense.cpp:10 [91]  (2.32 ns)

 <State 16>: 23.2ns
The critical path consists of the following:
	'load' operation ('dense_array_load_1', dense/dense.cpp:37) on array 'dense_array', dense/dense.cpp:10 [91]  (2.32 ns)
	'fexp' operation ('tmp_4', dense/dense.cpp:37) [92]  (20.9 ns)

 <State 17>: 20.9ns
The critical path consists of the following:
	'fexp' operation ('tmp_4', dense/dense.cpp:37) [92]  (20.9 ns)

 <State 18>: 20.9ns
The critical path consists of the following:
	'fexp' operation ('tmp_4', dense/dense.cpp:37) [92]  (20.9 ns)

 <State 19>: 20.9ns
The critical path consists of the following:
	'fexp' operation ('tmp_4', dense/dense.cpp:37) [92]  (20.9 ns)

 <State 20>: 23.6ns
The critical path consists of the following:
	'fdiv' operation ('tmp_5', dense/dense.cpp:37) [93]  (23.6 ns)

 <State 21>: 23.6ns
The critical path consists of the following:
	'fdiv' operation ('tmp_5', dense/dense.cpp:37) [93]  (23.6 ns)

 <State 22>: 23.6ns
The critical path consists of the following:
	'fdiv' operation ('tmp_5', dense/dense.cpp:37) [93]  (23.6 ns)

 <State 23>: 23.6ns
The critical path consists of the following:
	'fdiv' operation ('tmp_5', dense/dense.cpp:37) [93]  (23.6 ns)

 <State 24>: 23.6ns
The critical path consists of the following:
	'fdiv' operation ('tmp_5', dense/dense.cpp:37) [93]  (23.6 ns)

 <State 25>: 25.9ns
The critical path consists of the following:
	'fdiv' operation ('tmp_5', dense/dense.cpp:37) [93]  (23.6 ns)
	'store' operation ('store_ln37', dense/dense.cpp:37) of variable 'tmp_5', dense/dense.cpp:37 on array 'prediction' [95]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
