`timescale 1ns / 1ps
module tx_mcu(
	
																						input 						clk					,
																						input						rst_n				,
																				//MACå±‚å‘æ¥å‚æ•°é…ç½®ï¼Œ21ä½ä¿¡å?,å…¶ä¸­åŒ…å«çš„æ˜¯å¾…å‘å°„PSDUå¸§é•¿(LENGTH,12bits)ã€?
																				//å‘å°„é€Ÿç‡(RATE,6bits)å’Œå‘å°„åŠŸç‡ç­‰çº?(TXPWR,3bits)ä¸‰ä¸ªå‘å°„å‚æ•°ã€?
(* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_mcu_config TDATA" *)		input       [20:0]       	mcu_config_din		,
(* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_mcu_config TVALID" *)		input              			mcu_config_din_vld	,
(* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_mcu_config TSTRB" *)		input              			mcu_config_din_start,
(* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_mcu_config TREADY" *)		output	reg					mcu_config_dout_rdy	,
																				//MACå±‚å‘æ¥çš„ä¿¡æ¯byte
(* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_mcu_mac TDATA" *)    		input		[7:0]			mcu_mac_din			,
(* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_mcu_mac TVALID" *)			input						mcu_mac_din_vld		,
(* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_mcu_mac TREADY" *)			output						mcu_mac_dout_rdy	,
																				//è¾“å‡ºä¿¡æ¯ä¸²è¡Œbitæµ?
(* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_mcu TREADY" *)				input						mcu_din_rdy			,
(* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_mcu TDATA" *)				output						mcu_dout			,
(* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_mcu TVALID" *)				output						mcu_dout_vld		,
(* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_mcu TSTRB" *)				output						mcu_dout_sig_flag	,
(* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_mcu TID" *)					output		[3:0]			mcu_dout_rate_con	,//è¾“å‡ºé€Ÿç‡
																				//æ‰°ç å™¨åˆå§‹å?¼é…ç½?
																						output  reg [6:0]   		mcu_dout_scram_seed , //æ‰°ç å™¨åˆå§‹çŠ¶æ€?
																						output  reg             	mcu_dout_scram_load , //åˆå§‹å€¼è£…è½½ä¿¡å?
																				//ç‰©ç†å±‚ç¡¬ä»¶è½¯å¤ä½
																						output	reg					phy_rst_n			,
																				//è¾“å…¥ä¸?åŒ…æ•°æ®å‘é€å®Œæˆä¿¡å?
																						input						tx_end				,																						
																				//è¾“å‡ºå‘å°„åŠŸç‡ç­‰çº§
																						output		[2:0]			TxPWR				
);

parameter		SEED = 7'b1011101;
//signal
wire	[ 5:0]	sig_din_tx_rate	 ;
wire	[11:0]	sig_din_tx_length;
wire			sig_din_vld		 ;
wire			sig_din_rdy		 ;
wire	[7:0]	sig_dout		 ;
wire			sig_dout_vld	 ;
wire			sig_dout_rdy	 ;
wire	[3:0]	sig_dout_rate_con;
wire			sig_dout_last	 ;
wire			sig_dout_sig_flag;
//è¿æ¥å¹?-ä¸?
wire	[7:0]	P2S_din			 ;
wire			P2S_din_vld		 ;
wire			P2S_din_rdy		 ;
wire			P2S_dout		 ;
wire			P2S_dout_vld	 ;
wire			P2S_dout_rdy	 ;
//
wire			En_cnt			 ;
wire			cnt_last		 ;
//MACå±‚å‘æ¥ä¼ è¾“ä¿¡å·mcu_config_din_startåï¼Œå¯¹ç¡¬ä»¶å¤ä½?
always@(posedge clk or negedge rst_n)begin
	if(!rst_n)
		phy_rst_n <= 1'b1;
	else if(mcu_config_din_start)
		phy_rst_n <= 1'b0;
	else
		phy_rst_n <= 1'b1;
end
//å‘å®Œä¸?åŒ…æ•°æ®åï¼Œå‡†å¤‡å¥½å†æ¬¡å‘MACå±‚æ¥æ”¶æ•°æ?
always@(posedge clk or negedge rst_n)begin
    if(!rst_n)
        mcu_config_dout_rdy <= 1'b1;
    else if(tx_end)
        mcu_config_dout_rdy <= 1'b1;
    else if(mcu_config_din_vld)
        mcu_config_dout_rdy <= 1'b0;
    else 
        mcu_config_dout_rdy <= mcu_config_dout_rdy;    
end
//ç”Ÿæˆsignalæ•°æ®å¸§ç»“æ?
assign	sig_din_tx_rate = mcu_config_din[8:3];	
assign  sig_din_tx_length = mcu_config_din[20:9];
assign  TxPWR = mcu_config_din[2:0];
assign  sig_din_vld = mcu_config_din_vld;
//assign	sig_dout_rdy = mcu_config_dout_rdy;
assign	sig_din_rdy = sig_dout_sig_flag ? P2S_dout_rdy : 1'b0;

tx_gen_pkt_sig u_tx_gen_pkt_sig(
	.clk				(clk				),
	.rst_n				(rst_n				),
	.sig_din_tx_rate	(sig_din_tx_rate	),
	.sig_din_tx_length	(sig_din_tx_length	),
	.sig_din_vld		(sig_din_vld		),
	.sig_din_rdy		(sig_din_rdy		),
	.sig_dout			(sig_dout			),
	.sig_dout_vld		(sig_dout_vld		),
	.sig_dout_rdy		(sig_dout_rdy		),
	.sig_dout_rate_con	(sig_dout_rate_con	),
	.sig_dout_last		(sig_dout_last		),
	.sig_dout_sig_flag	(sig_dout_sig_flag	)
);
//signalåŸŸæ ‡å¿—ä¿¡å·æ§åˆ?,ä¿è¯signalå¤„ç†å®Œæˆï¼Œå†å¼?å§‹å¤„ç†dataåŸ?
assign	En_cnt = phy_rst_n & ~cnt_last;
counter #(.CNT_NUM(500),
		.ADD(1'b1))
u_counter(
	.clk		(clk				),	
	.rst_n		(rst_n				),
	.En_cnt		(En_cnt				),      
	.cnt		(cnt				),	
	.cnt_last	(cnt_last			)
);

assign	mcu_dout_sig_flag = ~cnt_last;
assign	mcu_dout_rate_con = sig_dout_rate_con; 

assign	P2S_din = mcu_dout_sig_flag ? 
					{sig_dout[0],sig_dout[1],sig_dout[2],
					sig_dout[3],sig_dout[4],sig_dout[5],
					sig_dout[6],sig_dout[7]} : mcu_mac_din;
assign	P2S_din_vld = mcu_dout_sig_flag ? sig_dout_vld : mcu_mac_din_vld;
assign	P2S_din_rdy = mcu_din_rdy;

//å¹¶è¡Œè½¬ä¸²è¡Œï¼Œä¸?å­—èŠ‚
Par2Ser	#(	.WIDTH		(4'd8),
			.LSB_FIRST	(1'b1))
Par2Ser_u2(
	.clk		(clk			),
	.rst_n		(rst_n			),
	.din		(P2S_din		),
	.din_vld	(P2S_din_vld	),
	.din_rdy	(P2S_din_rdy	),
	.dout		(P2S_dout		),
	.dout_vld	(P2S_dout_vld	),
	.dout_rdy   (P2S_dout_rdy   )
);

assign	mcu_dout = P2S_dout;
assign	mcu_dout_vld = P2S_dout_vld;
assign	mcu_mac_dout_rdy = mcu_dout_sig_flag ? 1'b0 : P2S_dout_rdy;
//æ‰°ç å™¨åˆå§‹å?¼é…ç½?
always@(posedge clk or negedge rst_n)begin
	if(!rst_n)begin
		mcu_dout_scram_load <= 1'b0;
		mcu_dout_scram_seed <= 'd0;
	end
	else begin
		mcu_dout_scram_load <= ~phy_rst_n;
		mcu_dout_scram_seed <= SEED;
	end
end

endmodule