[2025-09-18 00:47:41] START suite=cs trace=nutch_phase0_core0
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase0_core0.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2674774 heartbeat IPC: 3.739 cumulative IPC: 3.739 (Simulation time: 00 hr 00 min 35 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5052439 heartbeat IPC: 4.206 cumulative IPC: 3.958 (Simulation time: 00 hr 01 min 06 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5052439 cumulative IPC: 3.958 (Simulation time: 00 hr 01 min 06 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5052439 cumulative IPC: 3.958 (Simulation time: 00 hr 01 min 06 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 18045153 heartbeat IPC: 0.7697 cumulative IPC: 0.7697 (Simulation time: 00 hr 02 min 29 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 32255778 heartbeat IPC: 0.7037 cumulative IPC: 0.7352 (Simulation time: 00 hr 03 min 53 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 47917736 heartbeat IPC: 0.6385 cumulative IPC: 0.6999 (Simulation time: 00 hr 05 min 27 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 58655265 heartbeat IPC: 0.9313 cumulative IPC: 0.7462 (Simulation time: 00 hr 06 min 38 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 72831831 heartbeat IPC: 0.7054 cumulative IPC: 0.7377 (Simulation time: 00 hr 08 min 04 sec)
Heartbeat CPU 0 instructions: 80000017 cycles: 85953810 heartbeat IPC: 0.7621 cumulative IPC: 0.7416 (Simulation time: 00 hr 09 min 13 sec)
Heartbeat CPU 0 instructions: 90000017 cycles: 101064417 heartbeat IPC: 0.6618 cumulative IPC: 0.7291 (Simulation time: 00 hr 10 min 30 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase0_core0.trace.xz")
Heartbeat CPU 0 instructions: 100000017 cycles: 112690476 heartbeat IPC: 0.8601 cumulative IPC: 0.7432 (Simulation time: 00 hr 11 min 38 sec)
Heartbeat CPU 0 instructions: 110000018 cycles: 127828358 heartbeat IPC: 0.6606 cumulative IPC: 0.733 (Simulation time: 00 hr 13 min 00 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 136865133 cumulative IPC: 0.7306 (Simulation time: 00 hr 14 min 24 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 136865133 cumulative IPC: 0.7306 (Simulation time: 00 hr 14 min 24 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase0_core0.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.7306 instructions: 100000000 cycles: 136865133
CPU 0 Branch Prediction Accuracy: 96.82% MPKI: 0.3305 Average ROB Occupancy at Mispredict: 2977
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01923
BRANCH_INDIRECT: 0.3011
BRANCH_CONDITIONAL: 0.01011
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 1137683
LQ_STALL: 125497
SQ_STALL: 462895


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 189.3834
REPLAY_LOAD: 112.638145
NON_REPLAY_LOAD: 12.017851

== Total ==
ADDR_TRANS: 301309
REPLAY_LOAD: 287002
NON_REPLAY_LOAD: 549372

== Counts ==
ADDR_TRANS: 1591
REPLAY_LOAD: 2548
NON_REPLAY_LOAD: 45713

cpu0->cpu0_STLB TOTAL        ACCESS:     300955 HIT:     289892 MISS:      11063 MSHR_MERGE:         11
cpu0->cpu0_STLB LOAD         ACCESS:     300955 HIT:     289892 MISS:      11063 MSHR_MERGE:         11
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 403.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1616962 HIT:    1156706 MISS:     460256 MSHR_MERGE:      73428
cpu0->cpu0_L2C LOAD         ACCESS:     967223 HIT:     750554 MISS:     216669 MSHR_MERGE:       8075
cpu0->cpu0_L2C RFO          ACCESS:      70082 HIT:      40638 MISS:      29444 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     294235 HIT:      99437 MISS:     194798 MSHR_MERGE:      65353
cpu0->cpu0_L2C WRITE        ACCESS:     265654 HIT:     264927 MISS:        727 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      19768 HIT:       1150 MISS:      18618 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     175285 ISSUED:     175282 USEFUL:      43954 USELESS:      15037
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 108.5 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    8217645 HIT:    7252035 MISS:     965610 MSHR_MERGE:     262034
cpu0->cpu0_L1I LOAD         ACCESS:    8217645 HIT:    7252035 MISS:     965610 MSHR_MERGE:     262034
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 18.31 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   26395955 HIT:   25512753 MISS:     883202 MSHR_MERGE:     410713
cpu0->cpu0_L1D LOAD         ACCESS:   15360954 HIT:   15006415 MISS:     354539 MSHR_MERGE:      90892
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:    1294446 HIT:    1100631 MISS:     193815 MSHR_MERGE:      74829
cpu0->cpu0_L1D WRITE        ACCESS:    9716013 HIT:    9401512 MISS:     314501 MSHR_MERGE:     244413
cpu0->cpu0_L1D TRANSLATION  ACCESS:      24542 HIT:       4195 MISS:      20347 MSHR_MERGE:        579
cpu0->cpu0_L1D PREFETCH REQUESTED:    1433600 ISSUED:    1294446 USEFUL:      96282 USELESS:      19098
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 78.82 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    6814715 HIT:    6613253 MISS:     201462 MSHR_MERGE:      91829
cpu0->cpu0_ITLB LOAD         ACCESS:    6814715 HIT:    6613253 MISS:     201462 MSHR_MERGE:      91829
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 11.49 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   24214427 HIT:   23937628 MISS:     276799 MSHR_MERGE:      85477
cpu0->cpu0_DTLB LOAD         ACCESS:   24214427 HIT:   23937628 MISS:     276799 MSHR_MERGE:      85477
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 24.48 cycles
cpu0->LLC TOTAL        ACCESS:     597206 HIT:     294109 MISS:     303097 MSHR_MERGE:       1276
cpu0->LLC LOAD         ACCESS:     208594 HIT:      58460 MISS:     150134 MSHR_MERGE:        290
cpu0->LLC RFO          ACCESS:      29444 HIT:       2673 MISS:      26771 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     129445 HIT:      19764 MISS:     109681 MSHR_MERGE:        986
cpu0->LLC WRITE        ACCESS:     211105 HIT:     211015 MISS:         90 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      18618 HIT:       2197 MISS:      16421 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 105.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      18968
  ROW_BUFFER_MISS:     282760
  AVG DBUS CONGESTED CYCLE: 4.015
Channel 0 WQ ROW_BUFFER_HIT:      16613
  ROW_BUFFER_MISS:     189502
  FULL:          0
Channel 0 REFRESHES ISSUED:      11405

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       163384        24407         7034        11638
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           19          122          314         6957
  STLB miss resolved @ L2C                0           18          105          275         1244
  STLB miss resolved @ LLC                0           22          119          646         1421
  STLB miss resolved @ MEM                0           31          292         1292        11104

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              49495         5155       113107         5064         3948
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            5           37          164          634
  STLB miss resolved @ L2C                0            3           36          106          311
  STLB miss resolved @ LLC                0            6           53          337          455
  STLB miss resolved @ MEM                3           17          102          697         3380
[2025-09-18 01:02:05] END   suite=cs trace=nutch_phase0_core0 (rc=0)
