\doxysection{Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/stm32f407xx.h File Reference}
\hypertarget{stm32f407xx_8h}{}\label{stm32f407xx_8h}\index{Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h@{Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h}}


CMSIS STM32\+F407xx Device Peripheral Access Layer Header File.  


{\ttfamily \#include "{}core\+\_\+cm4.\+h"{}}\newline
{\ttfamily \#include "{}system\+\_\+stm32f4xx.\+h"{}}\newline
{\ttfamily \#include $<$stdint.\+h$>$}\newline
\doxysubsubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Analog to Digital Converter. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{struct_c_a_n___tx_mail_box___type_def}{CAN\+\_\+\+Tx\+Mail\+Box\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Controller Area Network Tx\+Mail\+Box. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def}{CAN\+\_\+\+FIFOMail\+Box\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Controller Area Network FIFOMail\+Box. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_c_a_n___filter_register___type_def}{CAN\+\_\+\+Filter\+Register\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Controller Area Network Filter\+Register. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Controller Area Network. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em CRC calculation unit. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Digital to Analog Converter. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Debug MCU. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_d_c_m_i___type_def}{DCMI\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em DCMI. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em DMA Controller. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{struct_e_t_h___type_def}{ETH\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Ethernet MAC. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em External Interrupt/\+Event Controller. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em FLASH Registers. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_f_s_m_c___bank1___type_def}{FSMC\+\_\+\+Bank1\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Flexible Static Memory Controller. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_f_s_m_c___bank1_e___type_def}{FSMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Flexible Static Memory Controller Bank1E. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def}{FSMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Flexible Static Memory Controller Bank2. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_f_s_m_c___bank4___type_def}{FSMC\+\_\+\+Bank4\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Flexible Static Memory Controller Bank4. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em General Purpose I/O. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em System configuration controller. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Inter-\/integrated Circuit Interface. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Independent WATCHDOG. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Power Control. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Reset and Clock Control. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Real-\/\+Time Clock. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_s_d_i_o___type_def}{SDIO\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em SD host Interface. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Serial Peripheral Interface. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em TIM. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Universal Synchronous Asynchronous Receiver Transmitter. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Window WATCHDOG. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_r_n_g___type_def}{RNG\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em RNG. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em USB\+\_\+\+OTG\+\_\+\+Core\+\_\+\+Registers. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def}{USB\+\_\+\+OTG\+\_\+\+Device\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em USB\+\_\+\+OTG\+\_\+device\+\_\+\+Registers. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def}{USB\+\_\+\+OTG\+\_\+\+INEndpoint\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em USB\+\_\+\+OTG\+\_\+\+IN\+\_\+\+Endpoint-\/\+Specific\+\_\+\+Register. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def}{USB\+\_\+\+OTG\+\_\+\+OUTEndpoint\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em USB\+\_\+\+OTG\+\_\+\+OUT\+\_\+\+Endpoint-\/\+Specific\+\_\+\+Registers. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def}{USB\+\_\+\+OTG\+\_\+\+Host\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em USB\+\_\+\+OTG\+\_\+\+Host\+\_\+\+Mode\+\_\+\+Register\+\_\+\+Structures. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def}{USB\+\_\+\+OTG\+\_\+\+Host\+Channel\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em USB\+\_\+\+OTG\+\_\+\+Host\+\_\+\+Channel\+\_\+\+Specific\+\_\+\+Registers. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga45a97e4bb8b6ce7c334acc5f45ace3ba}{\+\_\+\+\_\+\+CM4\+\_\+\+REV}}~0x0001U
\begin{DoxyCompactList}\small\item\em Configuration of the Cortex-\/\+M4 Processor and Core Peripherals. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga4127d1b31aaf336fab3d7329d117f448}{\+\_\+\+\_\+\+MPU\+\_\+\+PRESENT}}~1U
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\+\_\+\+\_\+\+NVIC\+\_\+\+PRIO\+\_\+\+BITS}}~4U
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gab58771b4ec03f9bdddc84770f7c95c68}{\+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config}}~0U
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gac1ba8a48ca926bddc88be9bfd7d42641}{\+\_\+\+\_\+\+FPU\+\_\+\+PRESENT}}~1U
\item 
\#define {\bfseries HASH\+\_\+\+RNG\+\_\+\+IRQn}~\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a90c4647e57cff99fac635c532802c4b5}{RNG\+\_\+\+IRQn}}
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}{FLASH\+\_\+\+BASE}}~0x08000000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gabea1f1810ebeac402164b42ab54bcdf9}{CCMDATARAM\+\_\+\+BASE}}~0x10000000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}{SRAM1\+\_\+\+BASE}}~0x20000000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gadbb42a3d0a8a90a79d2146e4014241b1}{SRAM2\+\_\+\+BASE}}~0x2001\+C000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}}~0x40000000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga52e57051bdf8909222b36e5408a48f32}{BKPSRAM\+\_\+\+BASE}}~0x40024000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaddf0e199dccba83272b20c9fb4d3aaed}{FSMC\+\_\+\+R\+\_\+\+BASE}}~0x\+A0000000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}{SRAM1\+\_\+\+BB\+\_\+\+BASE}}~0x22000000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gac33cb6edadf184ab9860d77089503922}{SRAM2\+\_\+\+BB\+\_\+\+BASE}}~0x22380000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}}~0x42000000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaee19a30c9fa326bb10b547e4eaf4e250}{BKPSRAM\+\_\+\+BB\+\_\+\+BASE}}~0x42480000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga8be554f354e5aa65370f6db63d4f3ee4}{FLASH\+\_\+\+END}}~0x080\+FFFFFUL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga91d296a67aec0da8f31c368cbc0eea94}{FLASH\+\_\+\+OTP\+\_\+\+BASE}}~0x1\+FFF7800\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga5bec9c5a91e312fca36f256f508ceee1}{FLASH\+\_\+\+OTP\+\_\+\+END}}~0x1\+FFF7\+A0\+FUL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga9fbe263946209e6f09faf93512bd2f9a}{CCMDATARAM\+\_\+\+END}}~0x1000\+FFFFUL
\item 
\#define {\bfseries SRAM\+\_\+\+BASE}~\mbox{\hyperlink{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}{SRAM1\+\_\+\+BASE}}
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad3548b6e2f017f39d399358f3ac98454}{SRAM\+\_\+\+BB\+\_\+\+BASE}}~\mbox{\hyperlink{group___peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}{SRAM1\+\_\+\+BB\+\_\+\+BASE}}
\item 
\#define {\bfseries APB1\+PERIPH\+\_\+\+BASE}~\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}}
\item 
\#define {\bfseries APB2\+PERIPH\+\_\+\+BASE}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x00010000\+UL)
\item 
\#define {\bfseries AHB1\+PERIPH\+\_\+\+BASE}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x00020000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x10000000\+UL)
\item 
\#define {\bfseries TIM2\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x0000\+UL)
\item 
\#define {\bfseries TIM3\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x0400\+UL)
\item 
\#define {\bfseries TIM4\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x0800\+UL)
\item 
\#define {\bfseries TIM5\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x0\+C00\+UL)
\item 
\#define {\bfseries TIM6\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x1000\+UL)
\item 
\#define {\bfseries TIM7\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x1400\+UL)
\item 
\#define {\bfseries TIM12\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x1800\+UL)
\item 
\#define {\bfseries TIM13\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x1\+C00\+UL)
\item 
\#define {\bfseries TIM14\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x2000\+UL)
\item 
\#define {\bfseries RTC\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x2800\+UL)
\item 
\#define {\bfseries WWDG\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x2\+C00\+UL)
\item 
\#define {\bfseries IWDG\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x3000\+UL)
\item 
\#define {\bfseries I2\+S2ext\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x3400\+UL)
\item 
\#define {\bfseries SPI2\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x3800\+UL)
\item 
\#define {\bfseries SPI3\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x3\+C00\+UL)
\item 
\#define {\bfseries I2\+S3ext\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x4000\+UL)
\item 
\#define {\bfseries USART2\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x4400\+UL)
\item 
\#define {\bfseries USART3\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x4800\+UL)
\item 
\#define {\bfseries UART4\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x4\+C00\+UL)
\item 
\#define {\bfseries UART5\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x5000\+UL)
\item 
\#define {\bfseries I2\+C1\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x5400\+UL)
\item 
\#define {\bfseries I2\+C2\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x5800\+UL)
\item 
\#define {\bfseries I2\+C3\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x5\+C00\+UL)
\item 
\#define {\bfseries CAN1\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x6400\+UL)
\item 
\#define {\bfseries CAN2\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x6800\+UL)
\item 
\#define {\bfseries PWR\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x7000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}}~(APB1\+PERIPH\+\_\+\+BASE + 0x7400\+UL)
\item 
\#define {\bfseries TIM1\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x0000\+UL)
\item 
\#define {\bfseries TIM8\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x0400\+UL)
\item 
\#define {\bfseries USART1\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x1000\+UL)
\item 
\#define {\bfseries USART6\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x1400\+UL)
\item 
\#define {\bfseries ADC1\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x2000\+UL)
\item 
\#define {\bfseries ADC2\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x2100\+UL)
\item 
\#define {\bfseries ADC3\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x2200\+UL)
\item 
\#define {\bfseries ADC123\+\_\+\+COMMON\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x2300\+UL)
\item 
\#define {\bfseries ADC\+\_\+\+BASE}~ADC123\+\_\+\+COMMON\+\_\+\+BASE
\item 
\#define {\bfseries SDIO\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x2\+C00\+UL)
\item 
\#define {\bfseries SPI1\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x3000\+UL)
\item 
\#define {\bfseries SYSCFG\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x3800\+UL)
\item 
\#define {\bfseries EXTI\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x3\+C00\+UL)
\item 
\#define {\bfseries TIM9\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x4000\+UL)
\item 
\#define {\bfseries TIM10\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x4400\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{TIM11\+\_\+\+BASE}}~(APB2\+PERIPH\+\_\+\+BASE + 0x4800\+UL)
\item 
\#define {\bfseries GPIOA\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x0000\+UL)
\item 
\#define {\bfseries GPIOB\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x0400\+UL)
\item 
\#define {\bfseries GPIOC\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x0800\+UL)
\item 
\#define {\bfseries GPIOD\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x0\+C00\+UL)
\item 
\#define {\bfseries GPIOE\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x1000\+UL)
\item 
\#define {\bfseries GPIOF\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x1400\+UL)
\item 
\#define {\bfseries GPIOG\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x1800\+UL)
\item 
\#define {\bfseries GPIOH\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x1\+C00\+UL)
\item 
\#define {\bfseries GPIOI\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x2000\+UL)
\item 
\#define {\bfseries CRC\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x3000\+UL)
\item 
\#define {\bfseries RCC\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x3800\+UL)
\item 
\#define {\bfseries FLASH\+\_\+\+R\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x3\+C00\+UL)
\item 
\#define {\bfseries DMA1\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x6000\+UL)
\item 
\#define {\bfseries DMA1\+\_\+\+Stream0\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x010\+UL)
\item 
\#define {\bfseries DMA1\+\_\+\+Stream1\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x028\+UL)
\item 
\#define {\bfseries DMA1\+\_\+\+Stream2\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x040\+UL)
\item 
\#define {\bfseries DMA1\+\_\+\+Stream3\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x058\+UL)
\item 
\#define {\bfseries DMA1\+\_\+\+Stream4\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x070\+UL)
\item 
\#define {\bfseries DMA1\+\_\+\+Stream5\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x088\+UL)
\item 
\#define {\bfseries DMA1\+\_\+\+Stream6\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x0\+A0\+UL)
\item 
\#define {\bfseries DMA1\+\_\+\+Stream7\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x0\+B8\+UL)
\item 
\#define {\bfseries DMA2\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x6400\+UL)
\item 
\#define {\bfseries DMA2\+\_\+\+Stream0\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x010\+UL)
\item 
\#define {\bfseries DMA2\+\_\+\+Stream1\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x028\+UL)
\item 
\#define {\bfseries DMA2\+\_\+\+Stream2\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x040\+UL)
\item 
\#define {\bfseries DMA2\+\_\+\+Stream3\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x058\+UL)
\item 
\#define {\bfseries DMA2\+\_\+\+Stream4\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x070\+UL)
\item 
\#define {\bfseries DMA2\+\_\+\+Stream5\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x088\+UL)
\item 
\#define {\bfseries DMA2\+\_\+\+Stream6\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x0\+A0\+UL)
\item 
\#define {\bfseries DMA2\+\_\+\+Stream7\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x0\+B8\+UL)
\item 
\#define {\bfseries ETH\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x8000\+UL)
\item 
\#define {\bfseries ETH\+\_\+\+MAC\+\_\+\+BASE}~(ETH\+\_\+\+BASE)
\item 
\#define {\bfseries ETH\+\_\+\+MMC\+\_\+\+BASE}~(ETH\+\_\+\+BASE + 0x0100\+UL)
\item 
\#define {\bfseries ETH\+\_\+\+PTP\+\_\+\+BASE}~(ETH\+\_\+\+BASE + 0x0700\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gace2114e1b37c1ba88d60f3e831b67e93}{ETH\+\_\+\+DMA\+\_\+\+BASE}}~(ETH\+\_\+\+BASE + 0x1000\+UL)
\item 
\#define {\bfseries DCMI\+\_\+\+BASE}~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x50000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{RNG\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaeedaa71d22a1948492365e2cd26cfd46}{AHB2\+PERIPH\+\_\+\+BASE}} + 0x60800\+UL)
\item 
\#define {\bfseries FSMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE}~(\mbox{\hyperlink{group___peripheral__memory__map_gaddf0e199dccba83272b20c9fb4d3aaed}{FSMC\+\_\+\+R\+\_\+\+BASE}} + 0x0000\+UL)
\item 
\#define {\bfseries FSMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE}~(\mbox{\hyperlink{group___peripheral__memory__map_gaddf0e199dccba83272b20c9fb4d3aaed}{FSMC\+\_\+\+R\+\_\+\+BASE}} + 0x0104\+UL)
\item 
\#define {\bfseries FSMC\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+BASE}~(\mbox{\hyperlink{group___peripheral__memory__map_gaddf0e199dccba83272b20c9fb4d3aaed}{FSMC\+\_\+\+R\+\_\+\+BASE}} + 0x0060\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaf9e5417133160b0bdd0498d982acec19}{FSMC\+\_\+\+Bank4\+\_\+\+R\+\_\+\+BASE}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaddf0e199dccba83272b20c9fb4d3aaed}{FSMC\+\_\+\+R\+\_\+\+BASE}} + 0x00\+A0\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}}~0x\+E0042000\+UL
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+PERIPH\+\_\+\+BASE}~0x40040000\+UL
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+PERIPH\+\_\+\+BASE}~0x50000000\+UL
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GLOBAL\+\_\+\+BASE}~0x000\+UL
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DEVICE\+\_\+\+BASE}~0x800\+UL
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+IN\+\_\+\+ENDPOINT\+\_\+\+BASE}~0x900\+UL
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+OUT\+\_\+\+ENDPOINT\+\_\+\+BASE}~0x\+B00\+UL
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+EP\+\_\+\+REG\+\_\+\+SIZE}~0x20\+UL
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HOST\+\_\+\+BASE}~0x400\+UL
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HOST\+\_\+\+PORT\+\_\+\+BASE}~0x440\+UL
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HOST\+\_\+\+CHANNEL\+\_\+\+BASE}~0x500\+UL
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HOST\+\_\+\+CHANNEL\+\_\+\+SIZE}~0x20\+UL
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+BASE}~0x\+E00\+UL
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+FIFO\+\_\+\+BASE}~0x1000\+UL
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+FIFO\+\_\+\+SIZE}~0x1000\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga664eda42b83c919b153b07b23348be67}{UID\+\_\+\+BASE}}~0x1\+FFF7\+A10\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga776d985f2d4d40b588ef6ca9d573af78}{FLASHSIZE\+\_\+\+BASE}}~0x1\+FFF7\+A22\+UL
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga88fc8a2912bd1ac72c6eddb456f0b096}{PACKAGE\+\_\+\+BASE}}~0x1\+FFF7\+BF0\+UL
\item 
\#define {\bfseries TIM2}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) TIM2\+\_\+\+BASE)
\item 
\#define {\bfseries TIM3}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) TIM3\+\_\+\+BASE)
\item 
\#define {\bfseries TIM4}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) TIM4\+\_\+\+BASE)
\item 
\#define {\bfseries TIM5}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) TIM5\+\_\+\+BASE)
\item 
\#define {\bfseries TIM6}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) TIM6\+\_\+\+BASE)
\item 
\#define {\bfseries TIM7}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) TIM7\+\_\+\+BASE)
\item 
\#define {\bfseries TIM12}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) TIM12\+\_\+\+BASE)
\item 
\#define {\bfseries TIM13}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) TIM13\+\_\+\+BASE)
\item 
\#define {\bfseries TIM14}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) TIM14\+\_\+\+BASE)
\item 
\#define {\bfseries RTC}~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) RTC\+\_\+\+BASE)
\item 
\#define {\bfseries WWDG}~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) WWDG\+\_\+\+BASE)
\item 
\#define {\bfseries IWDG}~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) IWDG\+\_\+\+BASE)
\item 
\#define {\bfseries I2\+S2ext}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) I2\+S2ext\+\_\+\+BASE)
\item 
\#define {\bfseries SPI2}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) SPI2\+\_\+\+BASE)
\item 
\#define {\bfseries SPI3}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) SPI3\+\_\+\+BASE)
\item 
\#define {\bfseries I2\+S3ext}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) I2\+S3ext\+\_\+\+BASE)
\item 
\#define {\bfseries USART2}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) USART2\+\_\+\+BASE)
\item 
\#define {\bfseries USART3}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) USART3\+\_\+\+BASE)
\item 
\#define {\bfseries UART4}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) UART4\+\_\+\+BASE)
\item 
\#define {\bfseries UART5}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) UART5\+\_\+\+BASE)
\item 
\#define {\bfseries I2\+C1}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) I2\+C1\+\_\+\+BASE)
\item 
\#define {\bfseries I2\+C2}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) I2\+C2\+\_\+\+BASE)
\item 
\#define {\bfseries I2\+C3}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) I2\+C3\+\_\+\+BASE)
\item 
\#define {\bfseries CAN1}~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) CAN1\+\_\+\+BASE)
\item 
\#define {\bfseries CAN2}~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) CAN2\+\_\+\+BASE)
\item 
\#define {\bfseries PWR}~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) PWR\+\_\+\+BASE)
\item 
\#define {\bfseries DAC1}~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}})
\item 
\#define {\bfseries DAC}~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gad18d0b914c7f68cecbee1a2d23a67d38}{DAC\+\_\+\+BASE}}) /\texorpdfstring{$\ast$}{*} Kept for legacy purpose \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries TIM1}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) TIM1\+\_\+\+BASE)
\item 
\#define {\bfseries TIM8}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) TIM8\+\_\+\+BASE)
\item 
\#define {\bfseries USART1}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) USART1\+\_\+\+BASE)
\item 
\#define {\bfseries USART6}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) USART6\+\_\+\+BASE)
\item 
\#define {\bfseries ADC1}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) ADC1\+\_\+\+BASE)
\item 
\#define {\bfseries ADC2}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) ADC2\+\_\+\+BASE)
\item 
\#define {\bfseries ADC3}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) ADC3\+\_\+\+BASE)
\item 
\#define {\bfseries ADC123\+\_\+\+COMMON}~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) ADC123\+\_\+\+COMMON\+\_\+\+BASE)
\item 
\#define {\bfseries ADC}~ADC123\+\_\+\+COMMON
\item 
\#define {\bfseries SDIO}~((\mbox{\hyperlink{struct_s_d_i_o___type_def}{SDIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) SDIO\+\_\+\+BASE)
\item 
\#define {\bfseries SPI1}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) SPI1\+\_\+\+BASE)
\item 
\#define {\bfseries SYSCFG}~((\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) SYSCFG\+\_\+\+BASE)
\item 
\#define {\bfseries EXTI}~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) EXTI\+\_\+\+BASE)
\item 
\#define {\bfseries TIM9}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) TIM9\+\_\+\+BASE)
\item 
\#define {\bfseries TIM10}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) TIM10\+\_\+\+BASE)
\item 
\#define {\bfseries TIM11}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga3a4a06bb84c703084f0509e105ffaf1d}{TIM11\+\_\+\+BASE}})
\item 
\#define {\bfseries GPIOA}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) GPIOA\+\_\+\+BASE)
\item 
\#define {\bfseries GPIOB}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) GPIOB\+\_\+\+BASE)
\item 
\#define {\bfseries GPIOC}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) GPIOC\+\_\+\+BASE)
\item 
\#define {\bfseries GPIOD}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) GPIOD\+\_\+\+BASE)
\item 
\#define {\bfseries GPIOE}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) GPIOE\+\_\+\+BASE)
\item 
\#define {\bfseries GPIOF}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) GPIOF\+\_\+\+BASE)
\item 
\#define {\bfseries GPIOG}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) GPIOG\+\_\+\+BASE)
\item 
\#define {\bfseries GPIOH}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) GPIOH\+\_\+\+BASE)
\item 
\#define {\bfseries GPIOI}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) GPIOI\+\_\+\+BASE)
\item 
\#define {\bfseries CRC}~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) CRC\+\_\+\+BASE)
\item 
\#define {\bfseries RCC}~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) RCC\+\_\+\+BASE)
\item 
\#define {\bfseries FLASH}~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) FLASH\+\_\+\+R\+\_\+\+BASE)
\item 
\#define {\bfseries DMA1}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA1\+\_\+\+BASE)
\item 
\#define {\bfseries DMA1\+\_\+\+Stream0}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA1\+\_\+\+Stream0\+\_\+\+BASE)
\item 
\#define {\bfseries DMA1\+\_\+\+Stream1}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA1\+\_\+\+Stream1\+\_\+\+BASE)
\item 
\#define {\bfseries DMA1\+\_\+\+Stream2}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA1\+\_\+\+Stream2\+\_\+\+BASE)
\item 
\#define {\bfseries DMA1\+\_\+\+Stream3}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA1\+\_\+\+Stream3\+\_\+\+BASE)
\item 
\#define {\bfseries DMA1\+\_\+\+Stream4}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA1\+\_\+\+Stream4\+\_\+\+BASE)
\item 
\#define {\bfseries DMA1\+\_\+\+Stream5}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA1\+\_\+\+Stream5\+\_\+\+BASE)
\item 
\#define {\bfseries DMA1\+\_\+\+Stream6}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA1\+\_\+\+Stream6\+\_\+\+BASE)
\item 
\#define {\bfseries DMA1\+\_\+\+Stream7}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA1\+\_\+\+Stream7\+\_\+\+BASE)
\item 
\#define {\bfseries DMA2}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA2\+\_\+\+BASE)
\item 
\#define {\bfseries DMA2\+\_\+\+Stream0}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA2\+\_\+\+Stream0\+\_\+\+BASE)
\item 
\#define {\bfseries DMA2\+\_\+\+Stream1}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA2\+\_\+\+Stream1\+\_\+\+BASE)
\item 
\#define {\bfseries DMA2\+\_\+\+Stream2}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA2\+\_\+\+Stream2\+\_\+\+BASE)
\item 
\#define {\bfseries DMA2\+\_\+\+Stream3}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA2\+\_\+\+Stream3\+\_\+\+BASE)
\item 
\#define {\bfseries DMA2\+\_\+\+Stream4}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA2\+\_\+\+Stream4\+\_\+\+BASE)
\item 
\#define {\bfseries DMA2\+\_\+\+Stream5}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA2\+\_\+\+Stream5\+\_\+\+BASE)
\item 
\#define {\bfseries DMA2\+\_\+\+Stream6}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA2\+\_\+\+Stream6\+\_\+\+BASE)
\item 
\#define {\bfseries DMA2\+\_\+\+Stream7}~((\mbox{\hyperlink{struct_d_m_a___stream___type_def}{DMA\+\_\+\+Stream\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DMA2\+\_\+\+Stream7\+\_\+\+BASE)
\item 
\#define {\bfseries ETH}~((\mbox{\hyperlink{struct_e_t_h___type_def}{ETH\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) ETH\+\_\+\+BASE)
\item 
\#define {\bfseries DCMI}~((\mbox{\hyperlink{struct_d_c_m_i___type_def}{DCMI\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) DCMI\+\_\+\+BASE)
\item 
\#define {\bfseries RNG}~((\mbox{\hyperlink{struct_r_n_g___type_def}{RNG\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{RNG\+\_\+\+BASE}})
\item 
\#define {\bfseries FSMC\+\_\+\+Bank1}~((\mbox{\hyperlink{struct_f_s_m_c___bank1___type_def}{FSMC\+\_\+\+Bank1\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) FSMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE)
\item 
\#define {\bfseries FSMC\+\_\+\+Bank1E}~((\mbox{\hyperlink{struct_f_s_m_c___bank1_e___type_def}{FSMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) FSMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE)
\item 
\#define {\bfseries FSMC\+\_\+\+Bank2\+\_\+3}~((\mbox{\hyperlink{struct_f_s_m_c___bank2__3___type_def}{FSMC\+\_\+\+Bank2\+\_\+3\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) FSMC\+\_\+\+Bank2\+\_\+3\+\_\+\+R\+\_\+\+BASE)
\item 
\#define {\bfseries FSMC\+\_\+\+Bank4}~((\mbox{\hyperlink{struct_f_s_m_c___bank4___type_def}{FSMC\+\_\+\+Bank4\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_gaf9e5417133160b0bdd0498d982acec19}{FSMC\+\_\+\+Bank4\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define {\bfseries DBGMCU}~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}) \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+FS}~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} \texorpdfstring{$\ast$}{*}) USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+PERIPH\+\_\+\+BASE)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HS}~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} \texorpdfstring{$\ast$}{*}) USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+PERIPH\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___hardware___constant___definition_gab9ea77371b070034ca2a56381a7e9de7}{LSI\+\_\+\+STARTUP\+\_\+\+TIME}}~40U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e2d417bccd8d576e16729c3e5a25cb8}{ADC\+\_\+\+MULTIMODE\+\_\+\+SUPPORT}}
\item 
\#define {\bfseries ADC\+\_\+\+SR\+\_\+\+AWD\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1f5cef448ce47b4bf2e3d71ed7debf3}{ADC\+\_\+\+SR\+\_\+\+AWD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SR\+\_\+\+AWD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b7f27694281e4cad956da567e5583b2}{ADC\+\_\+\+SR\+\_\+\+AWD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1f5cef448ce47b4bf2e3d71ed7debf3}{ADC\+\_\+\+SR\+\_\+\+AWD\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+SR\+\_\+\+EOC\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga370d791b736d2b691df00221dbd3041a}{ADC\+\_\+\+SR\+\_\+\+EOC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SR\+\_\+\+EOC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dc295c5253743aeb2cda582953b7b53}{ADC\+\_\+\+SR\+\_\+\+EOC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga370d791b736d2b691df00221dbd3041a}{ADC\+\_\+\+SR\+\_\+\+EOC\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+SR\+\_\+\+JEOC\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e5d245721d37e76b53660c9d2094000}{ADC\+\_\+\+SR\+\_\+\+JEOC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SR\+\_\+\+JEOC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc9f07589bb1a4e398781df372389b56}{ADC\+\_\+\+SR\+\_\+\+JEOC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e5d245721d37e76b53660c9d2094000}{ADC\+\_\+\+SR\+\_\+\+JEOC\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+SR\+\_\+\+JSTRT\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72dec61b0a9eaf8380b4ba19e8bd3750}{ADC\+\_\+\+SR\+\_\+\+JSTRT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SR\+\_\+\+JSTRT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7340a01ffec051c06e80a037eee58a14}{ADC\+\_\+\+SR\+\_\+\+JSTRT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72dec61b0a9eaf8380b4ba19e8bd3750}{ADC\+\_\+\+SR\+\_\+\+JSTRT\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+SR\+\_\+\+STRT\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabffe4cd9e85d28f2e29d16acf305c48}{ADC\+\_\+\+SR\+\_\+\+STRT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SR\+\_\+\+STRT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45eb11ad986d8220cde9fa47a91ed222}{ADC\+\_\+\+SR\+\_\+\+STRT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabffe4cd9e85d28f2e29d16acf305c48}{ADC\+\_\+\+SR\+\_\+\+STRT\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+SR\+\_\+\+OVR\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f963f57c46a01cd982b88b3a71574eb}{ADC\+\_\+\+SR\+\_\+\+OVR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SR\+\_\+\+OVR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e5211d5e3e53cdedf4d9d6fe4ce2a45}{ADC\+\_\+\+SR\+\_\+\+OVR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f963f57c46a01cd982b88b3a71574eb}{ADC\+\_\+\+SR\+\_\+\+OVR\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cc3a347eb0150e7f476f67df64e2276}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8bb755c7059bb2d4f5e2e999d2a2677}{ADC\+\_\+\+CR1\+\_\+\+AWDCH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cc3a347eb0150e7f476f67df64e2276}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18725d77c35c173cdb5bdab658d9dace}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcd37244d74db7c9a34a4f08b94301ae}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625eebdc95937325cad90a151853f5a0}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb768d4aafbabc114d4650cf962392ec}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf37f3c0d7c72192803d0772e076cf8ee}{ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+CR1\+\_\+\+AWDCH\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+CR1\+\_\+\+EOCIE\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cb8db4061b4ebb927dbf6bef84e9ae0}{ADC\+\_\+\+CR1\+\_\+\+EOCIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR1\+\_\+\+EOCIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa39fee2e812a7ca45998cccf32e90aea}{ADC\+\_\+\+CR1\+\_\+\+EOCIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cb8db4061b4ebb927dbf6bef84e9ae0}{ADC\+\_\+\+CR1\+\_\+\+EOCIE\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR1\+\_\+\+AWDIE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34c5eb25f1b9dc807fabc06c90fe9df6}{ADC\+\_\+\+CR1\+\_\+\+AWDIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR1\+\_\+\+AWDIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd44f86b189696d5a3780342516de722}{ADC\+\_\+\+CR1\+\_\+\+AWDIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34c5eb25f1b9dc807fabc06c90fe9df6}{ADC\+\_\+\+CR1\+\_\+\+AWDIE\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR1\+\_\+\+JEOCIE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c41e259f643939c71619ce4f743554a}{ADC\+\_\+\+CR1\+\_\+\+JEOCIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR1\+\_\+\+JEOCIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c46fc1dc6c63acf88821f46a8f6d5e7}{ADC\+\_\+\+CR1\+\_\+\+JEOCIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c41e259f643939c71619ce4f743554a}{ADC\+\_\+\+CR1\+\_\+\+JEOCIE\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR1\+\_\+\+SCAN\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae87fc99e54856233fe19c05947821d}{ADC\+\_\+\+CR1\+\_\+\+SCAN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR1\+\_\+\+SCAN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeab75ece0c73dd97e8f21911ed22d06}{ADC\+\_\+\+CR1\+\_\+\+SCAN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae87fc99e54856233fe19c05947821d}{ADC\+\_\+\+CR1\+\_\+\+SCAN\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR1\+\_\+\+AWDSGL\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a58382bba04769e4baef8f36390f648}{ADC\+\_\+\+CR1\+\_\+\+AWDSGL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR1\+\_\+\+AWDSGL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c9fc31f19c04033dfa98e982519c451}{ADC\+\_\+\+CR1\+\_\+\+AWDSGL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a58382bba04769e4baef8f36390f648}{ADC\+\_\+\+CR1\+\_\+\+AWDSGL\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR1\+\_\+\+JAUTO\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cfa0d38cd6dfd5ed09673558ccadacf}{ADC\+\_\+\+CR1\+\_\+\+JAUTO\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR1\+\_\+\+JAUTO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6353cb0d564410358b3a086dd0241f8c}{ADC\+\_\+\+CR1\+\_\+\+JAUTO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cfa0d38cd6dfd5ed09673558ccadacf}{ADC\+\_\+\+CR1\+\_\+\+JAUTO\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR1\+\_\+\+DISCEN\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad69e1c5ba0421fe9b33109a3789be1a5}{ADC\+\_\+\+CR1\+\_\+\+DISCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR1\+\_\+\+DISCEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd690297fc73fca40d797f4c90800b9a}{ADC\+\_\+\+CR1\+\_\+\+DISCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad69e1c5ba0421fe9b33109a3789be1a5}{ADC\+\_\+\+CR1\+\_\+\+DISCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR1\+\_\+\+JDISCEN\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae5059f8684f70119fff571d8c79bbaf}{ADC\+\_\+\+CR1\+\_\+\+JDISCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR1\+\_\+\+JDISCEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd06a2840346bf45ff335707db0b6e30}{ADC\+\_\+\+CR1\+\_\+\+JDISCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae5059f8684f70119fff571d8c79bbaf}{ADC\+\_\+\+CR1\+\_\+\+JDISCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafee42b4ef0f4cb5b0ab45fc78f3e27f9}{ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaa416a291023449ae82e7ef39844075}{ADC\+\_\+\+CR1\+\_\+\+DISCNUM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafee42b4ef0f4cb5b0ab45fc78f3e27f9}{ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59ff81db7def261f0e84d5dbb6cca1ce}{ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39940d3611126052f4f748934c629ebf}{ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab73d5fdf276f5ef3965afdda78ac9e1e}{ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+CR1\+\_\+\+DISCNUM\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+CR1\+\_\+\+JAWDEN\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29a30d56ef1ba75b52db631e367b13bb}{ADC\+\_\+\+CR1\+\_\+\+JAWDEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR1\+\_\+\+JAWDEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4886de74bcd3a1e545094089f76fd0b3}{ADC\+\_\+\+CR1\+\_\+\+JAWDEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29a30d56ef1ba75b52db631e367b13bb}{ADC\+\_\+\+CR1\+\_\+\+JAWDEN\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR1\+\_\+\+AWDEN\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga815cfd0e3ad3eed4424caf312550da16}{ADC\+\_\+\+CR1\+\_\+\+AWDEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR1\+\_\+\+AWDEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e006d43fcb9fe1306745c95a1bdd651}{ADC\+\_\+\+CR1\+\_\+\+AWDEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga815cfd0e3ad3eed4424caf312550da16}{ADC\+\_\+\+CR1\+\_\+\+AWDEN\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR1\+\_\+\+RES\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5645a309568931b9f783dbca969ff487}{ADC\+\_\+\+CR1\+\_\+\+RES\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ADC\+\_\+\+CR1\+\_\+\+RES\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71e4a4c233895a2e7b6dd3ca6ca849e5}{ADC\+\_\+\+CR1\+\_\+\+RES}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5645a309568931b9f783dbca969ff487}{ADC\+\_\+\+CR1\+\_\+\+RES\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfc432ddbd2140a92d877f6d9dc52417}{ADC\+\_\+\+CR1\+\_\+\+RES\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR1\+\_\+\+RES\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga674904864f540043692a5b5ead9fae10}{ADC\+\_\+\+CR1\+\_\+\+RES\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+CR1\+\_\+\+RES\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+CR1\+\_\+\+OVRIE\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada4ec8e732a43f37a4568049593aa146}{ADC\+\_\+\+CR1\+\_\+\+OVRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR1\+\_\+\+OVRIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa892fda7c204bf18a33a059f28be0fba}{ADC\+\_\+\+CR1\+\_\+\+OVRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada4ec8e732a43f37a4568049593aa146}{ADC\+\_\+\+CR1\+\_\+\+OVRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR2\+\_\+\+ADON\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga523c9c51b9eefe42cc33dec9dbcd7091}{ADC\+\_\+\+CR2\+\_\+\+ADON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR2\+\_\+\+ADON\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89b646f092b052d8488d2016f6290f0e}{ADC\+\_\+\+CR2\+\_\+\+ADON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga523c9c51b9eefe42cc33dec9dbcd7091}{ADC\+\_\+\+CR2\+\_\+\+ADON\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR2\+\_\+\+CONT\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69a1c4bf40a36bd05804f1083f745914}{ADC\+\_\+\+CR2\+\_\+\+CONT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR2\+\_\+\+CONT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49bb71a868c9d88a0f7bbe48918b2140}{ADC\+\_\+\+CR2\+\_\+\+CONT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69a1c4bf40a36bd05804f1083f745914}{ADC\+\_\+\+CR2\+\_\+\+CONT\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR2\+\_\+\+DMA\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9bfa1dd15f4531ef79131a4a2810342}{ADC\+\_\+\+CR2\+\_\+\+DMA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR2\+\_\+\+DMA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga017309ac4b532bc8c607388f4e2cbbec}{ADC\+\_\+\+CR2\+\_\+\+DMA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9bfa1dd15f4531ef79131a4a2810342}{ADC\+\_\+\+CR2\+\_\+\+DMA\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR2\+\_\+\+DDS\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96fbc51781aa1e2cb18d72ac67e748fe}{ADC\+\_\+\+CR2\+\_\+\+DDS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR2\+\_\+\+DDS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8}{ADC\+\_\+\+CR2\+\_\+\+DDS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96fbc51781aa1e2cb18d72ac67e748fe}{ADC\+\_\+\+CR2\+\_\+\+DDS\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR2\+\_\+\+EOCS\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacee54d4669ca3fd1c2e760cbe1a0dcbd}{ADC\+\_\+\+CR2\+\_\+\+EOCS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR2\+\_\+\+EOCS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9dac2004ab20295e04012060ab24aeb}{ADC\+\_\+\+CR2\+\_\+\+EOCS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacee54d4669ca3fd1c2e760cbe1a0dcbd}{ADC\+\_\+\+CR2\+\_\+\+EOCS\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR2\+\_\+\+ALIGN\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada0bca3543546c0f5c893a4a99a4ddcc}{ADC\+\_\+\+CR2\+\_\+\+ALIGN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR2\+\_\+\+ALIGN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5950b5a7438a447584f6dd86c343362}{ADC\+\_\+\+CR2\+\_\+\+ALIGN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada0bca3543546c0f5c893a4a99a4ddcc}{ADC\+\_\+\+CR2\+\_\+\+ALIGN\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57147ca3b182775bc6708bd7edad0a8d}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+\+Msk}}~(0x\+FUL $<$$<$ ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab3aa5d0e2a4b77960ec8f3b425a3eac}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57147ca3b182775bc6708bd7edad0a8d}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa70c1f30e2101e2177ce564440203ba3}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99fa4a240d34ce231d6d0543bac7fd9b}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga571bb97f950181fedbc0d4756482713d}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae34f5dda7a153ffd927c9cd38999f822}{ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+3}}~(0x8\+UL $<$$<$ ADC\+\_\+\+CR2\+\_\+\+JEXTSEL\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+CR2\+\_\+\+JEXTEN\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac444a034ccfbea8f0a0a1b3a40abb600}{ADC\+\_\+\+CR2\+\_\+\+JEXTEN\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ADC\+\_\+\+CR2\+\_\+\+JEXTEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07330f702208792faca3a563dc4fd9c6}{ADC\+\_\+\+CR2\+\_\+\+JEXTEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac444a034ccfbea8f0a0a1b3a40abb600}{ADC\+\_\+\+CR2\+\_\+\+JEXTEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b3c99510de210ff3137ff8de328889b}{ADC\+\_\+\+CR2\+\_\+\+JEXTEN\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR2\+\_\+\+JEXTEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga949c70fdf36a32a6afcbf44fec123832}{ADC\+\_\+\+CR2\+\_\+\+JEXTEN\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+CR2\+\_\+\+JEXTEN\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+CR2\+\_\+\+JSWSTART\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1555cd00a88accf874a2bda2c0ac8d4}{ADC\+\_\+\+CR2\+\_\+\+JSWSTART\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR2\+\_\+\+JSWSTART\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac12fe8a6cc24eef2ed2e1f1525855678}{ADC\+\_\+\+CR2\+\_\+\+JSWSTART}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1555cd00a88accf874a2bda2c0ac8d4}{ADC\+\_\+\+CR2\+\_\+\+JSWSTART\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef4979d74537d34ce18573d072e33408}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+\+Msk}}~(0x\+FUL $<$$<$ ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1054d6cd017e305cf6e8a864ce96c8}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef4979d74537d34ce18573d072e33408}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9410c7fd93f6d0b157ede745ee269d7b}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a6725419743a8d01b4a223609952893}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2322988b5fff19d012d9179d412ad0}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de6160834197888efa43e164c2db9}{ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+3}}~(0x8\+UL $<$$<$ ADC\+\_\+\+CR2\+\_\+\+EXTSEL\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+CR2\+\_\+\+EXTEN\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac97138f7c2e3ecbb31756679589c9b62}{ADC\+\_\+\+CR2\+\_\+\+EXTEN\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ADC\+\_\+\+CR2\+\_\+\+EXTEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574b4d8e90655d0432882d620e629234}{ADC\+\_\+\+CR2\+\_\+\+EXTEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac97138f7c2e3ecbb31756679589c9b62}{ADC\+\_\+\+CR2\+\_\+\+EXTEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3519da0cc6fbd31444a16244c70232e6}{ADC\+\_\+\+CR2\+\_\+\+EXTEN\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR2\+\_\+\+EXTEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17e37edddbb6ad791bffb350cca23d4d}{ADC\+\_\+\+CR2\+\_\+\+EXTEN\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+CR2\+\_\+\+EXTEN\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+CR2\+\_\+\+SWSTART\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5c16a177295208be4bed45f350c315e}{ADC\+\_\+\+CR2\+\_\+\+SWSTART\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR2\+\_\+\+SWSTART\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eae65bad1a6c975e1911eb5ba117468}{ADC\+\_\+\+CR2\+\_\+\+SWSTART}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5c16a177295208be4bed45f350c315e}{ADC\+\_\+\+CR2\+\_\+\+SWSTART\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa436e3f99d6260a7c0d93c2c7b9e06e0}{ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32242a2c2156a012a7343bcb43d490d0}{ADC\+\_\+\+SMPR1\+\_\+\+SMP10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa436e3f99d6260a7c0d93c2c7b9e06e0}{ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a8996c53042759f01e966fb00351ebf}{ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42b96f058436c8bdcfabe1e08c7edd61}{ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga289d89b4d92d7f685a8e44aeb9ddcded}{ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP10\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bed6ca83db1864feb7eb926d8228c85}{ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c74d559f2a70a2e8c807b7bcaccd800}{ADC\+\_\+\+SMPR1\+\_\+\+SMP11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bed6ca83db1864feb7eb926d8228c85}{ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60780d613953f48a2dfc8debce72fb28}{ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa61e1dbafcae3e1c8eae4320a6e5ec5d}{ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93a876a9a6d90cd30456433b7e38c3f2}{ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP11\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae18d279a21d7ce940d6969500a25a13b}{ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga433b5a7d944666fb7abed3b107c352fc}{ADC\+\_\+\+SMPR1\+\_\+\+SMP12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae18d279a21d7ce940d6969500a25a13b}{ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaac6ae97c00276d7472bc92a9edd6e2}{ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6020f9d742e15650ad919aaccaf2ff6c}{ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb59adb544d416e91ea0c12d4f39ccc9}{ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP12\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0b2a1ff66bccc991c783ceca1d69cfd}{ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2df120cd93a177ea17946a656259129e}{ADC\+\_\+\+SMPR1\+\_\+\+SMP13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0b2a1ff66bccc991c783ceca1d69cfd}{ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49e7444d6cf630eccfd52fb4155bd553}{ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5d5ad9d8d08feaee18d1f2d8d6787a1}{ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4cd285d46485136deb6223377d0b17c}{ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP13\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410946d711bfd8069e7eb95d6d83e832}{ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1574fc02a40f22fc751073e02ebb781}{ADC\+\_\+\+SMPR1\+\_\+\+SMP14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410946d711bfd8069e7eb95d6d83e832}{ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9243898272b1d27018c971eecfa57f78}{ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1016b8ca359247491a2a0a5d77aa1c22}{ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e658a8b72bac244bf919a874690e49e}{ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP14\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bd307278f68d42fad28c9a549cee495}{ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ae0043ad863f7710834217bc82c8ecf}{ADC\+\_\+\+SMPR1\+\_\+\+SMP15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bd307278f68d42fad28c9a549cee495}{ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5f8e555f5ece2ee632dd9d6c60d9584}{ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab978e10b7dcfe6c1b88dd4fef50498ac}{ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga045285e1c5ab9ae570e37fe627b0e117}{ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP15\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbf22b25f0b78dab59b1f8d2e1bbceeb}{ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2925d05347e46e9c6a970214fa76bbec}{ADC\+\_\+\+SMPR1\+\_\+\+SMP16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbf22b25f0b78dab59b1f8d2e1bbceeb}{ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1a7d0ef695bd2017bcda3949f0134be}{ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga793ff2f46f51e1d485a9bd728687bf15}{ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade321fdbf74f830e54951ccfca285686}{ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP16\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9ca754667b1437b01fb0da560d36e10}{ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9867370ecef7b99c32b8ecb44ad9e581}{ADC\+\_\+\+SMPR1\+\_\+\+SMP17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9ca754667b1437b01fb0da560d36e10}{ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42b004d74f288cb191bfc6a327f94480}{ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ac4c21586d6a353c208a5175906ecc1}{ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac81ceec799a7da2def4f33339bd5e273}{ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP17\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR1\+\_\+\+SMP18\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c670627d1f5c73fae79914ba1f04475}{ADC\+\_\+\+SMPR1\+\_\+\+SMP18\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3c7d84a92899d950de236fe9d14df2c}{ADC\+\_\+\+SMPR1\+\_\+\+SMP18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c670627d1f5c73fae79914ba1f04475}{ADC\+\_\+\+SMPR1\+\_\+\+SMP18\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6862168bb7688638764defc72120716b}{ADC\+\_\+\+SMPR1\+\_\+\+SMP18\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72a01c59a0a785b18235641b36735090}{ADC\+\_\+\+SMPR1\+\_\+\+SMP18\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec1addc9c417b4b7693768817b058059}{ADC\+\_\+\+SMPR1\+\_\+\+SMP18\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP18\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa46fc7c440c9969355b4fd542b9a6447}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a13b3c652e5759e2d8bc7e38889bc5e}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa46fc7c440c9969355b4fd542b9a6447}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bde59fce56980a59a3dfdb0da7ebe0c}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d5b6e025d8e70767914c144793b93e6}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga361de56c56c45834fc837df349f155dc}{ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP0\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39b8904a2aa672a622471712507c39c7}{ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b85dd0b1708cdf1bf403b07ad51da36}{ADC\+\_\+\+SMPR2\+\_\+\+SMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39b8904a2aa672a622471712507c39c7}{ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa99de1a2d2bbe8921353114d03cb7f6}{ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6ceb41e5e3cb6ae7da28070bc0b07d2}{ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b9efc8f9488d389301c4a6f9ef4427a}{ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP1\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf47f3ef6dad5ad4ab6a70f7256cce7bf}{ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea6e1e298372596bcdcdf93e763b3683}{ADC\+\_\+\+SMPR2\+\_\+\+SMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf47f3ef6dad5ad4ab6a70f7256cce7bf}{ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97e2ac0d4d8afb3aa0b4c09c8fa1d018}{ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83fe79e3e10b689a209dc5a724f89199}{ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad580d376e0a0bcb34183a6d6735b3122}{ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP2\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga305cad42f0aae469c0f63a79de6bbf2a}{ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga081c3d61e5311a11cb046d56630e1fd0}{ADC\+\_\+\+SMPR2\+\_\+\+SMP3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga305cad42f0aae469c0f63a79de6bbf2a}{ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1679a42f67ca4b9b9496dd6000fec01}{ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bf92b0a67dcec9b3c325d58e7e517b0}{ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40682268fa8534bd369eb64a329bdf46}{ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP3\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41d006fba68f1e84ff3bd0ec21f61233}{ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeab838fcf0aace87b2163b96d208bb64}{ADC\+\_\+\+SMPR2\+\_\+\+SMP4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41d006fba68f1e84ff3bd0ec21f61233}{ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4123bce64dc4f1831f992b09d6db4f2}{ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3edf57b459804d17d5a588dd446c763}{ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2a2fd74311c4ffcaed4a8d1a3be2245}{ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP4\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b8b4a18f347d72459aa84fd6a2629a8}{ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9500281fa740994b9cfa6a7df8227849}{ADC\+\_\+\+SMPR2\+\_\+\+SMP5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b8b4a18f347d72459aa84fd6a2629a8}{ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22dd2b1695a4e7a4b1d4ec2b8e244ffc}{ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4de4f6c62646be62d0710dc46eb5e88}{ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c19081d82f2c6478c6aefc207778e1e}{ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP5\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63b337299939afb7336f2579bd3a727c}{ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64cd99c27d07298913541dbdc31aa8ae}{ADC\+\_\+\+SMPR2\+\_\+\+SMP6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63b337299939afb7336f2579bd3a727c}{ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbebc0a7f368e5846408d768603d9b44}{ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27f59166864f7cd0a5e8e6b4450e72d3}{ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4139fac7e8ba3e604e35ba906880f909}{ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP6\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f8b7b73b7ac647dd48d114f683afc55}{ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ec6ee971fc8b2d1890858df94a5c500}{ADC\+\_\+\+SMPR2\+\_\+\+SMP7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f8b7b73b7ac647dd48d114f683afc55}{ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f30003c59ab6c232d73aa446c77651a}{ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c8708fc97082257b43fa4534c721068}{ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e42897bdc25951a73bac060a7a065ca}{ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP7\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0390786a9cb491305c18fe615acfd13f}{ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0695c289e658b772070a7f29797e9cc3}{ADC\+\_\+\+SMPR2\+\_\+\+SMP8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0390786a9cb491305c18fe615acfd13f}{ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5f1d2290107eda2dfee33810779b0f6}{ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb9ce9d71f989bad0ed686caf4dd5250}{ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3756c6141f55c60da0bcd4d599e7d60d}{ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP8\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b124d3d088448db3cd97db242b125cf}{ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5348f83daaa38060702d7b9cfe2e4005}{ADC\+\_\+\+SMPR2\+\_\+\+SMP9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b124d3d088448db3cd97db242b125cf}{ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga892f18c89fbaafc74b7d67db74b41423}{ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a6949e61c5845a7ff2331b64cb579bc}{ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga070135017850599b1e19766c6aa31cd1}{ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP9\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+JOFR1\+\_\+\+JOFFSET1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aeb01e5e14a55e3de62770ff3b3d0fd}{ADC\+\_\+\+JOFR1\+\_\+\+JOFFSET1\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ ADC\+\_\+\+JOFR1\+\_\+\+JOFFSET1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad76f97130b391455094605a6c803026c}{ADC\+\_\+\+JOFR1\+\_\+\+JOFFSET1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aeb01e5e14a55e3de62770ff3b3d0fd}{ADC\+\_\+\+JOFR1\+\_\+\+JOFFSET1\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+JOFR2\+\_\+\+JOFFSET2\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21ef3d2ed0de640e567ecefb4c902df4}{ADC\+\_\+\+JOFR2\+\_\+\+JOFFSET2\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ ADC\+\_\+\+JOFR2\+\_\+\+JOFFSET2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b15a9e9ce10303e233059c1de6d956c}{ADC\+\_\+\+JOFR2\+\_\+\+JOFFSET2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21ef3d2ed0de640e567ecefb4c902df4}{ADC\+\_\+\+JOFR2\+\_\+\+JOFFSET2\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+JOFR3\+\_\+\+JOFFSET3\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e742777e82d2e3a58f789f7785fa530}{ADC\+\_\+\+JOFR3\+\_\+\+JOFFSET3\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ ADC\+\_\+\+JOFR3\+\_\+\+JOFFSET3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga743e4c3a7cefc1a193146e77791c3985}{ADC\+\_\+\+JOFR3\+\_\+\+JOFFSET3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e742777e82d2e3a58f789f7785fa530}{ADC\+\_\+\+JOFR3\+\_\+\+JOFFSET3\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+JOFR4\+\_\+\+JOFFSET4\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga983eba37929e630bc6bec3c1ab411db5}{ADC\+\_\+\+JOFR4\+\_\+\+JOFFSET4\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ ADC\+\_\+\+JOFR4\+\_\+\+JOFFSET4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada0937f2f6a64bd6b7531ad553471b8d}{ADC\+\_\+\+JOFR4\+\_\+\+JOFFSET4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga983eba37929e630bc6bec3c1ab411db5}{ADC\+\_\+\+JOFR4\+\_\+\+JOFFSET4\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+HTR\+\_\+\+HT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9097907041c9d3893ab46b359ade4b00}{ADC\+\_\+\+HTR\+\_\+\+HT\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ ADC\+\_\+\+HTR\+\_\+\+HT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad685f031174465e636ef75a5bd7b637d}{ADC\+\_\+\+HTR\+\_\+\+HT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9097907041c9d3893ab46b359ade4b00}{ADC\+\_\+\+HTR\+\_\+\+HT\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+LTR\+\_\+\+LT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1c59cf6098c3ba86d00ff2eabbee680}{ADC\+\_\+\+LTR\+\_\+\+LT\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ ADC\+\_\+\+LTR\+\_\+\+LT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7ac18b970378acf726f04ae68232c24}{ADC\+\_\+\+LTR\+\_\+\+LT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1c59cf6098c3ba86d00ff2eabbee680}{ADC\+\_\+\+LTR\+\_\+\+LT\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08e9c7dc59718bbfbf1a3db4eba22f86}{ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ae1998c0dd11275958e7347a92852fc}{ADC\+\_\+\+SQR1\+\_\+\+SQ13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08e9c7dc59718bbfbf1a3db4eba22f86}{ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40d24ddd458198e7731d5abf9d15fc08}{ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccdca8b0f3cab9f62ae2ffbb9c30546f}{ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37e8723bfdc43da0b86e40a49b78c9ad}{ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga412374f7ce1f62ee187c819391898778}{ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05ca5e303f844f512c9a9cb5df9a1028}{ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ13\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac16eaf610307245433e59aee05bfe254}{ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0251199146cb3d0d2c1c0608fbca585}{ADC\+\_\+\+SQR1\+\_\+\+SQ14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac16eaf610307245433e59aee05bfe254}{ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacde3a6d9e94aa1c2399e335911fd6212}{ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bc61e4d3ea200e1fc3e9d621ebbd2b4}{ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeea616e444521cd58c5d8d574c47ccf0}{ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e0c9439633fb5c67c8f2138c9d2efae}{ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea22b4dd0fbb26d2a0babbc483778b0e}{ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ14\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dcdc56b5476a5cbed60e74735574831}{ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23222c591c6d926f7a741bc9346f1d8f}{ADC\+\_\+\+SQR1\+\_\+\+SQ15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dcdc56b5476a5cbed60e74735574831}{ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbfbc70f67ce1d8f227e17a7f19c123b}{ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac00e343ff0dd8f1f29e897148e3e070a}{ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab63443b0c5a2eca60a8c9714f6f31c03}{ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf676d45ba227a2dc641b2afadfa7852}{ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dbc07d0904f60abcc15827ccab1a8c2}{ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ15\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabddb795f3c7a42aba72d3961e19cc7fc}{ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafecb33099669a080cede6ce0236389e7}{ADC\+\_\+\+SQR1\+\_\+\+SQ16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabddb795f3c7a42aba72d3961e19cc7fc}{ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3404d0bf04b8561bf93455d968b77ea9}{ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ea6af777051f14be5cf166dd4ae69d1}{ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf59e4a113346ac3daf6829c3321444f5}{ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6052517e5fcab3f58c42b59fb3ffee55}{ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7af851b5898b4421958e7a100602c8cd}{ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ16\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac11490606e7ecc26985deed271f7ff57}{ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Msk}}~(0x\+FUL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae68a19a18d72f6d87c6f2b8cc8bfc6dc}{ADC\+\_\+\+SQR1\+\_\+L}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac11490606e7ecc26985deed271f7ff57}{ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00ec56fbf232492ec12c954e27d03c6c}{ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52708c6570da08c295603e5b52461ecd}{ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b914eeb128157c4acf6f6b9a4be5558}{ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffdd34daa55da53d18055417ae895c47}{ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+3}}~(0x8\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee89c65015de91a4fc92b922bcef81fe}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f66f702fc124040956117f20ef8df4}{ADC\+\_\+\+SQR2\+\_\+\+SQ7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee89c65015de91a4fc92b922bcef81fe}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12bbc822c10582a80f7e20a11038ce96}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d0d7daf3b6db6ff4fa382495f6127c6}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74bda24f18a95261661a944cecf45a52}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2697675d008dda4e6a4905fc0f8d22af}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c46dd0f30ef85094ca0cde2e8c00dac}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9152be162b9262d76b7a59b4c0f25956}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga308ec58a8d20dcb3a348c30c332a0a8e}{ADC\+\_\+\+SQR2\+\_\+\+SQ8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9152be162b9262d76b7a59b4c0f25956}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga858717a28d6c26612ad4ced46863ba13}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d06168a43b4845409f2fb9193ee474a}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5eaea65d6719a8199639ec30bb8a07b}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23e22da18926dd107adc69282a445412}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacadd092f31f37bb129065be175673c63}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03bc5dff92603b8e5dfe5ac87552f40a}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5d91ecfc3d40cc6b1960544e526eb91}{ADC\+\_\+\+SQR2\+\_\+\+SQ9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03bc5dff92603b8e5dfe5ac87552f40a}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace032949b436d9af8a20ea10a349d55b}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cf43f1c5de0e73d6159fabc3681b891}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3389c07a9de242151ffa434908fee39d}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13f30540b9f2d33640ea7d9652dc3c71}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga910e5bda9852d49117b76b0d9f420ef2}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a438cb8cfa6116018759eca4d2c2fbb}{ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22e474b65f217ac21137b1d3f3cbb6bb}{ADC\+\_\+\+SQR2\+\_\+\+SQ10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a438cb8cfa6116018759eca4d2c2fbb}{ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5a36056dbfce703d22387432ac12262}{ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09a1de734fe67156af26edf3b8a61044}{ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b1d6ad0a40e7171d40a964b361d1eb9}{ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24d63e60eabad897aa9b19dbe56da71e}{ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7df899f74116e6cb3205af2767840cfb}{ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ10\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f72a350259ac99fdcda7a97eb6fe2a8}{ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bf491b9c1542fb0d0b83fc96166362e}{ADC\+\_\+\+SQR2\+\_\+\+SQ11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f72a350259ac99fdcda7a97eb6fe2a8}{ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bc91fec2ef468c5d39d19beda9ecd3e}{ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e142789d2bd0584480e923754544ff5}{ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6b844fe698c16437e91c9e05a367a4c}{ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a8127191e3c48f4e0952bdb5e196225}{ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e8a39f645505ef84cb94bbc8d21b8e0}{ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ11\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a8e8248a0fe8bbf43de3e6f06984a85}{ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8731660b1710e63d5423cd31c11be184}{ADC\+\_\+\+SQR2\+\_\+\+SQ12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a8e8248a0fe8bbf43de3e6f06984a85}{ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b2da909e54f8f6f61bf2bd2cd3e93e0}{ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5930c4a07d594aa23bc868526b42601}{ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga377805a21e7da2a66a3913a77bcc1e66}{ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e3b45cac9aeb68d33b31a0914692857}{ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6043d31a6cb9bd7c1542c3d41eb296c7}{ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ12\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga158e02c01bc2ee902ff9d4ca8c767184}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52491114e8394648559004f3bae718d9}{ADC\+\_\+\+SQR3\+\_\+\+SQ1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga158e02c01bc2ee902ff9d4ca8c767184}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53d3bb1c8bb48c7bcb0f7409db69f7b4}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddb9af3a3b23a103fbc34c4f422fd2af}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf591f43a15c0c2c5afae2598b8f2afc}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05cfde0ef0e6a8dd6311f5cd7a806556}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9981512f99a6c41ce107a9428d9cfdd0}{ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ1\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e5a7d30b953796355d6e134aefa7fc3}{ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60637fb25c099f8da72a8a36211f7a8c}{ADC\+\_\+\+SQR3\+\_\+\+SQ2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e5a7d30b953796355d6e134aefa7fc3}{ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaede0302eb64f023913c7a9e588d77937}{ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga158ab7429a864634a46c81fdb51d7508}{ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae729e21d590271c59c0d653300d5581c}{ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf65c33275178a8777fa8fed8a01f7389}{ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga990aeb689b7cc8f0bebb3dd6af7b27a6}{ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ2\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea87ead7a01cad5a05b3212eb1b5ce35}{ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga601f21b7c1e571fb8c5ff310aca021e1}{ADC\+\_\+\+SQR3\+\_\+\+SQ3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea87ead7a01cad5a05b3212eb1b5ce35}{ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fd2c154b5852cb08ce60b4adfa36313}{ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga214580377dd3a424ad819f14f6b025d4}{ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabae2353b109c9cda2a176ea1f44db4fe}{ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d2f00d3372bd1d64bf4eb2271277ab0}{ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5279e505b1a59b223f30e5be139d5042}{ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ3\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f6ee00d27c507e9b088b1f6b825ab55}{ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fc43f70bb3c67c639678b91d852390b}{ADC\+\_\+\+SQR3\+\_\+\+SQ4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f6ee00d27c507e9b088b1f6b825ab55}{ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2a501b20cf758a7353efcb3f95a3a93}{ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffafa27fd561e4c7d419e3f665d80f2c}{ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0251fa70e400ee74f442d8fba2b1afb}{ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dc48c3c6b304517261486d8a63637ae}{ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe23b9e640df96ca84eab4b6b4f44083}{ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ4\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaade1e4985264c9bc583a6803cc54e7cf}{ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae841d68049442e4568b86322ed4be6f}{ADC\+\_\+\+SQR3\+\_\+\+SQ5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaade1e4985264c9bc583a6803cc54e7cf}{ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1de9fc24755b715c700c6442f4a396b}{ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f704feb58eecb39bc7f199577064172}{ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88a7994f637a75d105cc5975b154c373}{ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31c6fce8f01e75c68124124061f67f0e}{ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b0cad694c068ea8874b6504bd6ae885}{ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ5\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab01b48333516c485500fcf186f861bf3}{ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga723792274b16b342d16d6a02fce74ba6}{ADC\+\_\+\+SQR3\+\_\+\+SQ6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab01b48333516c485500fcf186f861bf3}{ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91b8b5293abd0601c543c13a0b53b335}{ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab29847362a613b43eeeda6db758d781e}{ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa92c8ea1bfb42ed80622770ae2dc41ab}{ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed2d7edb11fb84b02c175acff305a922}{ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78f9e51811549a6797ecfe1468def4ff}{ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ6\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d51f520a176b598792f5019ef4e1f7e}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7fa15dfe51b084b36cb5df2fbf44bb2}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d51f520a176b598792f5019ef4e1f7e}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3ea38b080462c4571524b5fcbfed292}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabae36d7655fb1dce11e60ffa8e57b509}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3e7a96d33f640444b40b70e9ee28671}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6066a6aef47f317a5df0c9bbf59121fb}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2c4baf98380a477cebb01be3e8f0594}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fb22b426f041225a2383fbb9a014c74}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e8446a5857e5379cff8cadf822e15d4}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fb22b426f041225a2383fbb9a014c74}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabf0889d056b56e4a113142b3694166d}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga048f97e9e332adb21eca27b647af1378}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18bee187ed94e73b16eeea7501394581}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78b031d11b56e49b2c28c1a79136b48a}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga064d6ccde30a22430c658b8efc431e59}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b87c9c110f68556c6d266cd9808165b}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2fbdc1b854a54c4288402c2d3a7fca9}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b87c9c110f68556c6d266cd9808165b}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12fbc27c3543f23125f632dfa60fdc98}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga169ec7d371e3ee897b73c3ad84b6ed32}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga693542d5a536304f364476589ba0bec9}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga139ddd01c0faf219dca844477453149e}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1452b8cf4acc90fb522d90751043aac}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3c43ea620dd89338b58bf89feab30fd}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39a279051ef198ee34cad73743b996f4}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3c43ea620dd89338b58bf89feab30fd}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13e250d329673c02f7a0d24d25e83649}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30dad81d708c35136e2da4e96cfe07b7}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ceab97acb95b31cb7448c9da38fc11a}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52f6571e7efed6a0f72df19c66d3c917}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaede3a17ef541039943d9dcd85df223ca}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11fbbdaa929d9ecf3054aaaed0285b05}{ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa624d1fe34014b88873e2dfa91f79232}{ADC\+\_\+\+JSQR\+\_\+\+JL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11fbbdaa929d9ecf3054aaaed0285b05}{ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga117a6719241f20dbd765bc34f9ffcd58}{ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f82ef3b6e6350b9e52e622daeaa3e6e}{ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6440d03419f23870bf5bf1a38a57c79d}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad02fcd8fd97b2f7d70a5a04fed60b558}{ADC\+\_\+\+JDR1\+\_\+\+JDATA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6440d03419f23870bf5bf1a38a57c79d}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0ff8b95da1c11baf16aa35dd8672670}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fbd8801b9c60269ca477062985a08e8}{ADC\+\_\+\+JDR2\+\_\+\+JDATA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0ff8b95da1c11baf16aa35dd8672670}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee0994ddf4fa21f7e6cedc0c3d599683}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae84e9e5928bb9ed1aef6c83089fb5ef}{ADC\+\_\+\+JDR3\+\_\+\+JDATA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee0994ddf4fa21f7e6cedc0c3d599683}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad42adbc5ae1c70cdc1926642fcc2baef}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48d8fafdad1fb1bb0f761fd833e7b0c1}{ADC\+\_\+\+JDR4\+\_\+\+JDATA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad42adbc5ae1c70cdc1926642fcc2baef}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85ec9cca38cafd77f3d56fdf80f84eb7}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada596183c4087696c486546e88176038}{ADC\+\_\+\+DR\+\_\+\+DATA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85ec9cca38cafd77f3d56fdf80f84eb7}{ADC\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+DR\+\_\+\+ADC2\+DATA\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86da874944121326b9f268295d8ce9b9}{ADC\+\_\+\+DR\+\_\+\+ADC2\+DATA\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ ADC\+\_\+\+DR\+\_\+\+ADC2\+DATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67c396288ac97bfab2d37017bd536b98}{ADC\+\_\+\+DR\+\_\+\+ADC2\+DATA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86da874944121326b9f268295d8ce9b9}{ADC\+\_\+\+DR\+\_\+\+ADC2\+DATA\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+AWD1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fc1dc3f69bc55d0dc278a8cfe172200}{ADC\+\_\+\+CSR\+\_\+\+AWD1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+AWD1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e640f7443f14d01a37e29cff004223f}{ADC\+\_\+\+CSR\+\_\+\+AWD1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fc1dc3f69bc55d0dc278a8cfe172200}{ADC\+\_\+\+CSR\+\_\+\+AWD1\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+EOC1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaca4cc88bbeca3aee454610c500d2fc}{ADC\+\_\+\+CSR\+\_\+\+EOC1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+EOC1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga715bcb019d713187aacd46f4482fa5f9}{ADC\+\_\+\+CSR\+\_\+\+EOC1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaca4cc88bbeca3aee454610c500d2fc}{ADC\+\_\+\+CSR\+\_\+\+EOC1\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+JEOC1\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga954441bd559cdbe9da94c7ff0172c859}{ADC\+\_\+\+CSR\+\_\+\+JEOC1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+JEOC1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a8a134d8b946f3549390294ef94b8d6}{ADC\+\_\+\+CSR\+\_\+\+JEOC1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga954441bd559cdbe9da94c7ff0172c859}{ADC\+\_\+\+CSR\+\_\+\+JEOC1\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+JSTRT1\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e0c41a114f966849054e2e43ee9b115}{ADC\+\_\+\+CSR\+\_\+\+JSTRT1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+JSTRT1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f1e6578b14d71c6d972c6d6f6d48eaa}{ADC\+\_\+\+CSR\+\_\+\+JSTRT1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e0c41a114f966849054e2e43ee9b115}{ADC\+\_\+\+CSR\+\_\+\+JSTRT1\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+STRT1\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d9691131e58b26068e792ad4b458bd6}{ADC\+\_\+\+CSR\+\_\+\+STRT1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+STRT1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78ff468cfaa299ef62ab7b8b9910e142}{ADC\+\_\+\+CSR\+\_\+\+STRT1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d9691131e58b26068e792ad4b458bd6}{ADC\+\_\+\+CSR\+\_\+\+STRT1\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+OVR1\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ab0daf58c1ac552862c36465fc864cc}{ADC\+\_\+\+CSR\+\_\+\+OVR1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+OVR1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52c109fe013835222183c22b26d6edec}{ADC\+\_\+\+CSR\+\_\+\+OVR1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ab0daf58c1ac552862c36465fc864cc}{ADC\+\_\+\+CSR\+\_\+\+OVR1\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+AWD2\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf07d606cd2ac81d17e0a9cf425261d33}{ADC\+\_\+\+CSR\+\_\+\+AWD2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+AWD2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80d8090a99ec65807ed831fea0d5524c}{ADC\+\_\+\+CSR\+\_\+\+AWD2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf07d606cd2ac81d17e0a9cf425261d33}{ADC\+\_\+\+CSR\+\_\+\+AWD2\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+EOC2\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d50d5f274525ebcca937eac9f52d2d1}{ADC\+\_\+\+CSR\+\_\+\+EOC2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+EOC2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga411d79254769bbb4eeb14964abad497a}{ADC\+\_\+\+CSR\+\_\+\+EOC2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d50d5f274525ebcca937eac9f52d2d1}{ADC\+\_\+\+CSR\+\_\+\+EOC2\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+JEOC2\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a92cfaa1c1cf45b621a52cdea84dfb4}{ADC\+\_\+\+CSR\+\_\+\+JEOC2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+JEOC2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf24dbb77fadc6f928b8e38199a08abc7}{ADC\+\_\+\+CSR\+\_\+\+JEOC2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a92cfaa1c1cf45b621a52cdea84dfb4}{ADC\+\_\+\+CSR\+\_\+\+JEOC2\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+JSTRT2\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f6fcf838fd219679c57c9b87eba1444}{ADC\+\_\+\+CSR\+\_\+\+JSTRT2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+JSTRT2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca65d6d580299518fb7491e1cebac1d}{ADC\+\_\+\+CSR\+\_\+\+JSTRT2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f6fcf838fd219679c57c9b87eba1444}{ADC\+\_\+\+CSR\+\_\+\+JSTRT2\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+STRT2\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae765e2672e081170cb86dc14096b2c9d}{ADC\+\_\+\+CSR\+\_\+\+STRT2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+STRT2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9e79005049b17d08c28aeca86677655}{ADC\+\_\+\+CSR\+\_\+\+STRT2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae765e2672e081170cb86dc14096b2c9d}{ADC\+\_\+\+CSR\+\_\+\+STRT2\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+OVR2\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga592e0a5440edb75e0af2cbb8f8e9f4ca}{ADC\+\_\+\+CSR\+\_\+\+OVR2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+OVR2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b0e80da58202660466f6916c0bbb9da}{ADC\+\_\+\+CSR\+\_\+\+OVR2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga592e0a5440edb75e0af2cbb8f8e9f4ca}{ADC\+\_\+\+CSR\+\_\+\+OVR2\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+AWD3\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab466d762c126698b9be1d851411e13b9}{ADC\+\_\+\+CSR\+\_\+\+AWD3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+AWD3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8883de33c5a7b30c611db11340fec6d}{ADC\+\_\+\+CSR\+\_\+\+AWD3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab466d762c126698b9be1d851411e13b9}{ADC\+\_\+\+CSR\+\_\+\+AWD3\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+EOC3\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga337e83ffa1ec72fe00ab4b9c889a5acd}{ADC\+\_\+\+CSR\+\_\+\+EOC3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+EOC3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a94c410343ba459146b2bb17833a795}{ADC\+\_\+\+CSR\+\_\+\+EOC3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga337e83ffa1ec72fe00ab4b9c889a5acd}{ADC\+\_\+\+CSR\+\_\+\+EOC3\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+JEOC3\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48e83374e0184b6a6ba6f3216d0d2ecc}{ADC\+\_\+\+CSR\+\_\+\+JEOC3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+JEOC3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7d3c36f449ef1ee9ee20c5686b4e974}{ADC\+\_\+\+CSR\+\_\+\+JEOC3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48e83374e0184b6a6ba6f3216d0d2ecc}{ADC\+\_\+\+CSR\+\_\+\+JEOC3\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+JSTRT3\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa137f40aeea09749a280b436c560a8e6}{ADC\+\_\+\+CSR\+\_\+\+JSTRT3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+JSTRT3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94140d21b4c83d9f401cc459a7ec6060}{ADC\+\_\+\+CSR\+\_\+\+JSTRT3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa137f40aeea09749a280b436c560a8e6}{ADC\+\_\+\+CSR\+\_\+\+JSTRT3\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+STRT3\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga774dbbb3929e4d525c6fce448459a711}{ADC\+\_\+\+CSR\+\_\+\+STRT3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+STRT3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13ca665cc575b64588475723f5289d4a}{ADC\+\_\+\+CSR\+\_\+\+STRT3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga774dbbb3929e4d525c6fce448459a711}{ADC\+\_\+\+CSR\+\_\+\+STRT3\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+OVR3\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef6f4ccc5a845954e07699858b868c9b}{ADC\+\_\+\+CSR\+\_\+\+OVR3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+OVR3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab76495b35a2bc7fc5f1b51ab1ee92384}{ADC\+\_\+\+CSR\+\_\+\+OVR3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef6f4ccc5a845954e07699858b868c9b}{ADC\+\_\+\+CSR\+\_\+\+OVR3\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+DOVR1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52c109fe013835222183c22b26d6edec}{ADC\+\_\+\+CSR\+\_\+\+OVR1}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+DOVR2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b0e80da58202660466f6916c0bbb9da}{ADC\+\_\+\+CSR\+\_\+\+OVR2}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+DOVR3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab76495b35a2bc7fc5f1b51ab1ee92384}{ADC\+\_\+\+CSR\+\_\+\+OVR3}}
\item 
\#define {\bfseries ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga535eaa79d3a77403b2e0981641f10f81}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf70ab04667c7c7da0f29c0e5a6c48e68}{ADC\+\_\+\+CCR\+\_\+\+MULTI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga535eaa79d3a77403b2e0981641f10f81}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4e7104ce01e3a79b8f6138d87dc3684}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8781dec7f076b475b85f8470aee94d06}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6a5be6cff1227431b8d54dffcc1ce88}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae55be7b911b4c0272543f98a0dba5f20}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5087b3cb0d4570b80b3138c277bcbf6c}{ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+MULTI\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c1c63139684661c857ece4937a72415}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+\+Msk}}~(0x\+FUL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c13aa04949ed520cf92613d3a619198}{ADC\+\_\+\+CCR\+\_\+\+DELAY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c1c63139684661c857ece4937a72415}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22b71e9df8b1fca93802ad602341eb0b}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d0d5785cb6c75e700517e88af188573}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17f85cbda5dcf9a392a29befb73c6ceb}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0216de7d6fcfa507c9aa1400972d862}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+3}}~(0x8\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+CCR\+\_\+\+DDS\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad41720d885d32a33cb04782a2a2a74f9}{ADC\+\_\+\+CCR\+\_\+\+DDS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+DDS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e745513bbc2e5e5a76ae999d5d535af}{ADC\+\_\+\+CCR\+\_\+\+DDS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad41720d885d32a33cb04782a2a2a74f9}{ADC\+\_\+\+CCR\+\_\+\+DDS\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CCR\+\_\+\+DMA\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7933afb88d395724816248ec8fa9b76}{ADC\+\_\+\+CCR\+\_\+\+DMA\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+DMA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e346b21afcaeced784e6c80b3aa1fb4}{ADC\+\_\+\+CCR\+\_\+\+DMA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7933afb88d395724816248ec8fa9b76}{ADC\+\_\+\+CCR\+\_\+\+DMA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a42ee6ec5115244aef8f60d35abcc47}{ADC\+\_\+\+CCR\+\_\+\+DMA\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+DMA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdc9d29cafdd54e5c0dd752c358e1bc8}{ADC\+\_\+\+CCR\+\_\+\+DMA\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+DMA\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+CCR\+\_\+\+ADCPRE\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2458ab94917987a44a275e1ed886e825}{ADC\+\_\+\+CCR\+\_\+\+ADCPRE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+ADCPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a2ee019aef4c64fffc72141f7aaab2c}{ADC\+\_\+\+CCR\+\_\+\+ADCPRE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2458ab94917987a44a275e1ed886e825}{ADC\+\_\+\+CCR\+\_\+\+ADCPRE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3108cc8fb81f6efd1e93fa5f82ac313}{ADC\+\_\+\+CCR\+\_\+\+ADCPRE\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+ADCPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa090830d2d359db04f365d46c6644d5}{ADC\+\_\+\+CCR\+\_\+\+ADCPRE\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+ADCPRE\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+CCR\+\_\+\+VBATE\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3d86d837c7c40d14882728116a3722b}{ADC\+\_\+\+CCR\+\_\+\+VBATE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+VBATE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga519645e42dcf6b19af9c05dc40300abb}{ADC\+\_\+\+CCR\+\_\+\+VBATE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3d86d837c7c40d14882728116a3722b}{ADC\+\_\+\+CCR\+\_\+\+VBATE\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CCR\+\_\+\+TSVREFE\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e1a3df0d33a0c78197ad8c161c22a7a}{ADC\+\_\+\+CCR\+\_\+\+TSVREFE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+TSVREFE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc020d85a8740491ce3f218a0706f1dc}{ADC\+\_\+\+CCR\+\_\+\+TSVREFE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e1a3df0d33a0c78197ad8c161c22a7a}{ADC\+\_\+\+CCR\+\_\+\+TSVREFE\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CDR\+\_\+\+DATA1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb4c80caea7b29ec5b2b863e84288cf1}{ADC\+\_\+\+CDR\+\_\+\+DATA1\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ ADC\+\_\+\+CDR\+\_\+\+DATA1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d7a0a18c77816c45c5682c3884e3d56}{ADC\+\_\+\+CDR\+\_\+\+DATA1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb4c80caea7b29ec5b2b863e84288cf1}{ADC\+\_\+\+CDR\+\_\+\+DATA1\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CDR\+\_\+\+DATA2\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e8ac90ba8958b4d858c24e2896f7733}{ADC\+\_\+\+CDR\+\_\+\+DATA2\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ ADC\+\_\+\+CDR\+\_\+\+DATA2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55f0776b9bf2612c194c1ab478d8a371}{ADC\+\_\+\+CDR\+\_\+\+DATA2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e8ac90ba8958b4d858c24e2896f7733}{ADC\+\_\+\+CDR\+\_\+\+DATA2\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d7a0a18c77816c45c5682c3884e3d56}{ADC\+\_\+\+CDR\+\_\+\+DATA1}}
\item 
\#define {\bfseries ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55f0776b9bf2612c194c1ab478d8a371}{ADC\+\_\+\+CDR\+\_\+\+DATA2}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bcdd01eb82046959b22b3d254073c22}{CAN\+\_\+\+MCR\+\_\+\+INRQ\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7afc4335014982a4cfac31de0cdbebc}{CAN\+\_\+\+MCR\+\_\+\+INRQ\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bcdd01eb82046959b22b3d254073c22}{CAN\+\_\+\+MCR\+\_\+\+INRQ\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf12be5661908dbe38aa14cd4c3a356}{CAN\+\_\+\+MCR\+\_\+\+INRQ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7afc4335014982a4cfac31de0cdbebc}{CAN\+\_\+\+MCR\+\_\+\+INRQ\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+MCR\+\_\+\+SLEEP\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4181676e5d50d29f09805be441efc9b}{CAN\+\_\+\+MCR\+\_\+\+SLEEP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+MCR\+\_\+\+SLEEP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf9602dfb2f95b481b6e642b95991176}{CAN\+\_\+\+MCR\+\_\+\+SLEEP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4181676e5d50d29f09805be441efc9b}{CAN\+\_\+\+MCR\+\_\+\+SLEEP\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+MCR\+\_\+\+TXFP\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc1c0efc56b72fa75b6e25d773ada7d2}{CAN\+\_\+\+MCR\+\_\+\+TXFP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+MCR\+\_\+\+TXFP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35e7e66f9cd8cb6efa6a80367d2294a9}{CAN\+\_\+\+MCR\+\_\+\+TXFP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc1c0efc56b72fa75b6e25d773ada7d2}{CAN\+\_\+\+MCR\+\_\+\+TXFP\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+MCR\+\_\+\+RFLM\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ff5789ccbdf18976ec76ab44cd798e0}{CAN\+\_\+\+MCR\+\_\+\+RFLM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+MCR\+\_\+\+RFLM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga501125ff257a7d02c35a0d6dcbaa2ba8}{CAN\+\_\+\+MCR\+\_\+\+RFLM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ff5789ccbdf18976ec76ab44cd798e0}{CAN\+\_\+\+MCR\+\_\+\+RFLM\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+MCR\+\_\+\+NART\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f03d5006b20e144bec0f3739345bc60}{CAN\+\_\+\+MCR\+\_\+\+NART\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+MCR\+\_\+\+NART\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2774f04e286942d36a5b6135c8028049}{CAN\+\_\+\+MCR\+\_\+\+NART}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f03d5006b20e144bec0f3739345bc60}{CAN\+\_\+\+MCR\+\_\+\+NART\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+MCR\+\_\+\+AWUM\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a62120fa01d4bb366f02555ddd6a0d4}{CAN\+\_\+\+MCR\+\_\+\+AWUM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+MCR\+\_\+\+AWUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2745f1a565c3f2ec5b16612d1fd66e0}{CAN\+\_\+\+MCR\+\_\+\+AWUM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a62120fa01d4bb366f02555ddd6a0d4}{CAN\+\_\+\+MCR\+\_\+\+AWUM\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+MCR\+\_\+\+ABOM\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb5d923de1437f1c441b540c74c6ebd9}{CAN\+\_\+\+MCR\+\_\+\+ABOM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+MCR\+\_\+\+ABOM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7aff5c0a3ead7f937849ab66eba7490}{CAN\+\_\+\+MCR\+\_\+\+ABOM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb5d923de1437f1c441b540c74c6ebd9}{CAN\+\_\+\+MCR\+\_\+\+ABOM\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+MCR\+\_\+\+TTCM\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a53a37c946b05dbafc5b7392d5163a3}{CAN\+\_\+\+MCR\+\_\+\+TTCM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+MCR\+\_\+\+TTCM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32b2eda9cad8a969c5d2349bd1d853bb}{CAN\+\_\+\+MCR\+\_\+\+TTCM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a53a37c946b05dbafc5b7392d5163a3}{CAN\+\_\+\+MCR\+\_\+\+TTCM\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+MCR\+\_\+\+RESET\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa6c92ebbf496383e92f30301169b1b7}{CAN\+\_\+\+MCR\+\_\+\+RESET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+MCR\+\_\+\+RESET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410fdbad37a9dbda508b8c437277e79f}{CAN\+\_\+\+MCR\+\_\+\+RESET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa6c92ebbf496383e92f30301169b1b7}{CAN\+\_\+\+MCR\+\_\+\+RESET\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+MCR\+\_\+\+DBF\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7284f1c36b5a1422050a8204ff673557}{CAN\+\_\+\+MCR\+\_\+\+DBF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+MCR\+\_\+\+DBF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf74445921cdd9df3e44b6b9ba8f67491}{CAN\+\_\+\+MCR\+\_\+\+DBF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7284f1c36b5a1422050a8204ff673557}{CAN\+\_\+\+MCR\+\_\+\+DBF\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+MSR\+\_\+\+INAK\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac65998a2ace7015bb67d9a4a64e4fba5}{CAN\+\_\+\+MSR\+\_\+\+INAK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+MSR\+\_\+\+INAK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2871cee90ebecb760bab16e9c039b682}{CAN\+\_\+\+MSR\+\_\+\+INAK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac65998a2ace7015bb67d9a4a64e4fba5}{CAN\+\_\+\+MSR\+\_\+\+INAK\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+MSR\+\_\+\+SLAK\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81eeee3e575f4bd0cf494ad946b11a90}{CAN\+\_\+\+MSR\+\_\+\+SLAK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+MSR\+\_\+\+SLAK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1611badb362f0fd9047af965509f074}{CAN\+\_\+\+MSR\+\_\+\+SLAK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81eeee3e575f4bd0cf494ad946b11a90}{CAN\+\_\+\+MSR\+\_\+\+SLAK\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+MSR\+\_\+\+ERRI\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a189bb7f091383b4cbc858f14cf1dbc}{CAN\+\_\+\+MSR\+\_\+\+ERRI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+MSR\+\_\+\+ERRI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c424768e9e963402f37cb95ae87a1ae}{CAN\+\_\+\+MSR\+\_\+\+ERRI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a189bb7f091383b4cbc858f14cf1dbc}{CAN\+\_\+\+MSR\+\_\+\+ERRI\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+MSR\+\_\+\+WKUI\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad3ddd5d76a1f1e9af5926464efff245}{CAN\+\_\+\+MSR\+\_\+\+WKUI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+MSR\+\_\+\+WKUI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f4c753b96d21c5001b39ad5b08519fc}{CAN\+\_\+\+MSR\+\_\+\+WKUI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad3ddd5d76a1f1e9af5926464efff245}{CAN\+\_\+\+MSR\+\_\+\+WKUI\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+MSR\+\_\+\+SLAKI\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5373a083dae43a5491e9bc91d9478dd5}{CAN\+\_\+\+MSR\+\_\+\+SLAKI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+MSR\+\_\+\+SLAKI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47ab62ae123c791de27ad05dde5bee91}{CAN\+\_\+\+MSR\+\_\+\+SLAKI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5373a083dae43a5491e9bc91d9478dd5}{CAN\+\_\+\+MSR\+\_\+\+SLAKI\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+MSR\+\_\+\+TXM\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ef1d9966b0022bbbeef87229714ec59}{CAN\+\_\+\+MSR\+\_\+\+TXM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+MSR\+\_\+\+TXM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga651580d35b658e90ea831cb13b8a8988}{CAN\+\_\+\+MSR\+\_\+\+TXM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ef1d9966b0022bbbeef87229714ec59}{CAN\+\_\+\+MSR\+\_\+\+TXM\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+MSR\+\_\+\+RXM\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8eec1fe9e0ab8545330e597a28d9035d}{CAN\+\_\+\+MSR\+\_\+\+RXM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+MSR\+\_\+\+RXM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67f8e1140b0304930d5b4f2a041a7884}{CAN\+\_\+\+MSR\+\_\+\+RXM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8eec1fe9e0ab8545330e597a28d9035d}{CAN\+\_\+\+MSR\+\_\+\+RXM\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+MSR\+\_\+\+SAMP\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga092ef8e336f9e5bf5121d0a5c28606cb}{CAN\+\_\+\+MSR\+\_\+\+SAMP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+MSR\+\_\+\+SAMP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf68038824bb78c4a5c4dee1730848f69}{CAN\+\_\+\+MSR\+\_\+\+SAMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga092ef8e336f9e5bf5121d0a5c28606cb}{CAN\+\_\+\+MSR\+\_\+\+SAMP\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+MSR\+\_\+\+RX\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga453cbc8d18bbadf9be9ec9b7987f1dc4}{CAN\+\_\+\+MSR\+\_\+\+RX\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+MSR\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6564a1d2f23f246053188a454264eb4b}{CAN\+\_\+\+MSR\+\_\+\+RX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga453cbc8d18bbadf9be9ec9b7987f1dc4}{CAN\+\_\+\+MSR\+\_\+\+RX\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+RQCP0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d71df41ef791745448cbd0aaaad6e38}{CAN\+\_\+\+TSR\+\_\+\+RQCP0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+RQCP0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a4809b8908618df57e6393cc7fe0f52}{CAN\+\_\+\+TSR\+\_\+\+RQCP0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d71df41ef791745448cbd0aaaad6e38}{CAN\+\_\+\+TSR\+\_\+\+RQCP0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+TXOK0\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13bd0e217ec398f9ac7c605b03eaa566}{CAN\+\_\+\+TSR\+\_\+\+TXOK0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+TXOK0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacedb237b31d29aef7f38475e9a6b297}{CAN\+\_\+\+TSR\+\_\+\+TXOK0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13bd0e217ec398f9ac7c605b03eaa566}{CAN\+\_\+\+TSR\+\_\+\+TXOK0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+ALST0\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d2ee6ceab2eab0f30a108d406855c7e}{CAN\+\_\+\+TSR\+\_\+\+ALST0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+ALST0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b94ea5001d70a26ec32d9dc6ff76e47}{CAN\+\_\+\+TSR\+\_\+\+ALST0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d2ee6ceab2eab0f30a108d406855c7e}{CAN\+\_\+\+TSR\+\_\+\+ALST0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+TERR0\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58999cde45dd10f2f351be5cc8ec1a8b}{CAN\+\_\+\+TSR\+\_\+\+TERR0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+TERR0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga805d2dab5b1d4618492b1cf2a3f5e1e0}{CAN\+\_\+\+TSR\+\_\+\+TERR0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58999cde45dd10f2f351be5cc8ec1a8b}{CAN\+\_\+\+TSR\+\_\+\+TERR0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+ABRQ0\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa78f950ccfd5a5a906c03de00a311047}{CAN\+\_\+\+TSR\+\_\+\+ABRQ0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+ABRQ0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdac6b87a303b0d0ec9b0d94a54ae31f}{CAN\+\_\+\+TSR\+\_\+\+ABRQ0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa78f950ccfd5a5a906c03de00a311047}{CAN\+\_\+\+TSR\+\_\+\+ABRQ0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+RQCP1\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27fdee112d3e6e2b5f6bad6c9d95cb2b}{CAN\+\_\+\+TSR\+\_\+\+RQCP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+RQCP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd3118dec59c3a45d2f262b090699538}{CAN\+\_\+\+TSR\+\_\+\+RQCP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27fdee112d3e6e2b5f6bad6c9d95cb2b}{CAN\+\_\+\+TSR\+\_\+\+RQCP1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+TXOK1\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d08d43b83ebfa8f93c1ac842ccb1e31}{CAN\+\_\+\+TSR\+\_\+\+TXOK1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+TXOK1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea918e510c5471b1ac797350b7950151}{CAN\+\_\+\+TSR\+\_\+\+TXOK1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d08d43b83ebfa8f93c1ac842ccb1e31}{CAN\+\_\+\+TSR\+\_\+\+TXOK1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+ALST1\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ffcef1919cf06d2874bff8879d69c23}{CAN\+\_\+\+TSR\+\_\+\+ALST1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+ALST1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a34d996177f23148c9b4cd6b0a80529}{CAN\+\_\+\+TSR\+\_\+\+ALST1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ffcef1919cf06d2874bff8879d69c23}{CAN\+\_\+\+TSR\+\_\+\+ALST1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+TERR1\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cd5d4653c34defa63b29c42292358dd}{CAN\+\_\+\+TSR\+\_\+\+TERR1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+TERR1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b01eca562bdb60e5416840fca47fff6}{CAN\+\_\+\+TSR\+\_\+\+TERR1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cd5d4653c34defa63b29c42292358dd}{CAN\+\_\+\+TSR\+\_\+\+TERR1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+ABRQ1\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadca8d9c91c9b53a361a07cea552fe847}{CAN\+\_\+\+TSR\+\_\+\+ABRQ1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+ABRQ1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c44a4e585b3ab1c37a6c2c28c90d6cd}{CAN\+\_\+\+TSR\+\_\+\+ABRQ1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadca8d9c91c9b53a361a07cea552fe847}{CAN\+\_\+\+TSR\+\_\+\+ABRQ1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+RQCP2\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8137af39f29d789c1794527149da1e70}{CAN\+\_\+\+TSR\+\_\+\+RQCP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+RQCP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cf9e83cec96164f1dadf4e43411ebf0}{CAN\+\_\+\+TSR\+\_\+\+RQCP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8137af39f29d789c1794527149da1e70}{CAN\+\_\+\+TSR\+\_\+\+RQCP2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+TXOK2\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab26c50058879d92619cbc4bef2e9d492}{CAN\+\_\+\+TSR\+\_\+\+TXOK2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+TXOK2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga782c591bb204d751b470dd53a37d240e}{CAN\+\_\+\+TSR\+\_\+\+TXOK2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab26c50058879d92619cbc4bef2e9d492}{CAN\+\_\+\+TSR\+\_\+\+TXOK2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+ALST2\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5a24da79f81578dafc2126d5f731d4a}{CAN\+\_\+\+TSR\+\_\+\+ALST2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+ALST2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75db1172038ebd72db1ed2fedc6108ff}{CAN\+\_\+\+TSR\+\_\+\+ALST2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5a24da79f81578dafc2126d5f731d4a}{CAN\+\_\+\+TSR\+\_\+\+ALST2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+TERR2\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd1cf1551625e3972c4942983a394acc}{CAN\+\_\+\+TSR\+\_\+\+TERR2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+TERR2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26a85626eb26bf99413ba80c676d0af8}{CAN\+\_\+\+TSR\+\_\+\+TERR2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd1cf1551625e3972c4942983a394acc}{CAN\+\_\+\+TSR\+\_\+\+TERR2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+ABRQ2\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafba8518081068f7375284a1e07873417}{CAN\+\_\+\+TSR\+\_\+\+ABRQ2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+ABRQ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a3b7e4be7cebb35ad66cb85b82901bb}{CAN\+\_\+\+TSR\+\_\+\+ABRQ2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafba8518081068f7375284a1e07873417}{CAN\+\_\+\+TSR\+\_\+\+ABRQ2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+CODE\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13f9f007576f8a12578052bdbd224681}{CAN\+\_\+\+TSR\+\_\+\+CODE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+CODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac00145ea43822f362f3d473bba62fa13}{CAN\+\_\+\+TSR\+\_\+\+CODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13f9f007576f8a12578052bdbd224681}{CAN\+\_\+\+TSR\+\_\+\+CODE\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+TME\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga635aef2e8090ae256c1251a3a1736965}{CAN\+\_\+\+TSR\+\_\+\+TME\+\_\+\+Msk}}~(0x7\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+TME\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61ab11e97b42c5210109516e30af9b05}{CAN\+\_\+\+TSR\+\_\+\+TME}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga635aef2e8090ae256c1251a3a1736965}{CAN\+\_\+\+TSR\+\_\+\+TME\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+TME0\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga440056199033e966155a795be606acdc}{CAN\+\_\+\+TSR\+\_\+\+TME0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+TME0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7500e491fe82e67ed5d40759e8a50f0}{CAN\+\_\+\+TSR\+\_\+\+TME0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga440056199033e966155a795be606acdc}{CAN\+\_\+\+TSR\+\_\+\+TME0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+TME1\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39fa95bef47ce6b3631b924d25556454}{CAN\+\_\+\+TSR\+\_\+\+TME1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+TME1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ba2b51def4b1683fd050e43045306ea}{CAN\+\_\+\+TSR\+\_\+\+TME1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39fa95bef47ce6b3631b924d25556454}{CAN\+\_\+\+TSR\+\_\+\+TME1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+TME2\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4977ccde238489d3291b2fe91434c713}{CAN\+\_\+\+TSR\+\_\+\+TME2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+TME2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6523fac51d3aed2e36de4c2f07c2a21}{CAN\+\_\+\+TSR\+\_\+\+TME2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4977ccde238489d3291b2fe91434c713}{CAN\+\_\+\+TSR\+\_\+\+TME2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+LOW\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd34530d99bc8ff61a5e6ce04caf7d67}{CAN\+\_\+\+TSR\+\_\+\+LOW\+\_\+\+Msk}}~(0x7\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+LOW\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96c6453caa447cc4a9961d6ee5dea74e}{CAN\+\_\+\+TSR\+\_\+\+LOW}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd34530d99bc8ff61a5e6ce04caf7d67}{CAN\+\_\+\+TSR\+\_\+\+LOW\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+LOW0\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ae04ec8ef32d4f5aa583628114cb54e}{CAN\+\_\+\+TSR\+\_\+\+LOW0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+LOW0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79ff582efea1d7be2d1de7a1fd1a2b65}{CAN\+\_\+\+TSR\+\_\+\+LOW0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ae04ec8ef32d4f5aa583628114cb54e}{CAN\+\_\+\+TSR\+\_\+\+LOW0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+LOW1\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b5f0c70b09a3395c07d6b2287210b7d}{CAN\+\_\+\+TSR\+\_\+\+LOW1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+LOW1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1e550c2e6a5f8425322f9943fd7c7ed}{CAN\+\_\+\+TSR\+\_\+\+LOW1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b5f0c70b09a3395c07d6b2287210b7d}{CAN\+\_\+\+TSR\+\_\+\+LOW1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+LOW2\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga987f19b94125300653186bb50bb43ca6}{CAN\+\_\+\+TSR\+\_\+\+LOW2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+LOW2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd1db2c2ce76b732fdb71df65fb8124f}{CAN\+\_\+\+TSR\+\_\+\+LOW2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga987f19b94125300653186bb50bb43ca6}{CAN\+\_\+\+TSR\+\_\+\+LOW2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RF0\+R\+\_\+\+FMP0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad74fc3f4e266805779daf7f69194bd97}{CAN\+\_\+\+RF0\+R\+\_\+\+FMP0\+\_\+\+Msk}}~(0x3\+UL $<$$<$ CAN\+\_\+\+RF0\+R\+\_\+\+FMP0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e23f3d7947e58531524d77b5c4741cc}{CAN\+\_\+\+RF0\+R\+\_\+\+FMP0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad74fc3f4e266805779daf7f69194bd97}{CAN\+\_\+\+RF0\+R\+\_\+\+FMP0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RF0\+R\+\_\+\+FULL0\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27305e8a2d6f381b6d0ff05d6d0c74ba}{CAN\+\_\+\+RF0\+R\+\_\+\+FULL0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+RF0\+R\+\_\+\+FULL0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae934674f6e22a758e430f32cfc386d70}{CAN\+\_\+\+RF0\+R\+\_\+\+FULL0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27305e8a2d6f381b6d0ff05d6d0c74ba}{CAN\+\_\+\+RF0\+R\+\_\+\+FULL0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RF0\+R\+\_\+\+FOVR0\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0699f23293ca0bc417c7c1a343f53ba}{CAN\+\_\+\+RF0\+R\+\_\+\+FOVR0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+RF0\+R\+\_\+\+FOVR0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a3d15b3abab8199c16e26a3dffdc8b8}{CAN\+\_\+\+RF0\+R\+\_\+\+FOVR0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0699f23293ca0bc417c7c1a343f53ba}{CAN\+\_\+\+RF0\+R\+\_\+\+FOVR0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RF0\+R\+\_\+\+RFOM0\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3c768b2f6a6c8b8b434991528110467}{CAN\+\_\+\+RF0\+R\+\_\+\+RFOM0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+RF0\+R\+\_\+\+RFOM0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74d2db4b9b7d52712e47557dcc61964d}{CAN\+\_\+\+RF0\+R\+\_\+\+RFOM0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3c768b2f6a6c8b8b434991528110467}{CAN\+\_\+\+RF0\+R\+\_\+\+RFOM0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RF1\+R\+\_\+\+FMP1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b08002573d35c943f136ab6c667f363}{CAN\+\_\+\+RF1\+R\+\_\+\+FMP1\+\_\+\+Msk}}~(0x3\+UL $<$$<$ CAN\+\_\+\+RF1\+R\+\_\+\+FMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f9254d05043df6f21bf96234a03f72f}{CAN\+\_\+\+RF1\+R\+\_\+\+FMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b08002573d35c943f136ab6c667f363}{CAN\+\_\+\+RF1\+R\+\_\+\+FMP1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RF1\+R\+\_\+\+FULL1\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0ac244ab1c525913bfcc3d03b9ab06f}{CAN\+\_\+\+RF1\+R\+\_\+\+FULL1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+RF1\+R\+\_\+\+FULL1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdaa12fe4d14254cc4a6a4de749a7d0a}{CAN\+\_\+\+RF1\+R\+\_\+\+FULL1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0ac244ab1c525913bfcc3d03b9ab06f}{CAN\+\_\+\+RF1\+R\+\_\+\+FULL1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RF1\+R\+\_\+\+FOVR1\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacee8c5b572eb85447912dcbc62aac97c}{CAN\+\_\+\+RF1\+R\+\_\+\+FOVR1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+RF1\+R\+\_\+\+FOVR1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5eeaabd4db3825bc53d860aca8d7590}{CAN\+\_\+\+RF1\+R\+\_\+\+FOVR1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacee8c5b572eb85447912dcbc62aac97c}{CAN\+\_\+\+RF1\+R\+\_\+\+FOVR1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RF1\+R\+\_\+\+RFOM1\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec98a01deaf5464a0ba9052a028bf483}{CAN\+\_\+\+RF1\+R\+\_\+\+RFOM1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+RF1\+R\+\_\+\+RFOM1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6930f860de4a90e3344e63fbc209b9ab}{CAN\+\_\+\+RF1\+R\+\_\+\+RFOM1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec98a01deaf5464a0ba9052a028bf483}{CAN\+\_\+\+RF1\+R\+\_\+\+RFOM1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+IER\+\_\+\+TMEIE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac38696874c8fbbd05b6413ac11746d6b}{CAN\+\_\+\+IER\+\_\+\+TMEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+IER\+\_\+\+TMEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe027af7acd051f5a52db78608a36e26}{CAN\+\_\+\+IER\+\_\+\+TMEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac38696874c8fbbd05b6413ac11746d6b}{CAN\+\_\+\+IER\+\_\+\+TMEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+IER\+\_\+\+FMPIE0\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6885c5945dc4db64d46aa83bd8367e83}{CAN\+\_\+\+IER\+\_\+\+FMPIE0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+IER\+\_\+\+FMPIE0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59eecd1bb7d1d0e17422a26ae89cf39d}{CAN\+\_\+\+IER\+\_\+\+FMPIE0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6885c5945dc4db64d46aa83bd8367e83}{CAN\+\_\+\+IER\+\_\+\+FMPIE0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+IER\+\_\+\+FFIE0\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8885a2f34117d17dfb78fb78fb18b7a7}{CAN\+\_\+\+IER\+\_\+\+FFIE0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+IER\+\_\+\+FFIE0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf926ae29d98a8b72ef48f001fda07fc3}{CAN\+\_\+\+IER\+\_\+\+FFIE0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8885a2f34117d17dfb78fb78fb18b7a7}{CAN\+\_\+\+IER\+\_\+\+FFIE0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+IER\+\_\+\+FOVIE0\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7859520258dfc8c61eca8da04ff180f9}{CAN\+\_\+\+IER\+\_\+\+FOVIE0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+IER\+\_\+\+FOVIE0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c423699fdcd2ddddb3046a368505679}{CAN\+\_\+\+IER\+\_\+\+FOVIE0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7859520258dfc8c61eca8da04ff180f9}{CAN\+\_\+\+IER\+\_\+\+FOVIE0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+IER\+\_\+\+FMPIE1\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac66a68cb8bc52e699f9d83673515c3b9}{CAN\+\_\+\+IER\+\_\+\+FMPIE1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+IER\+\_\+\+FMPIE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b8492d1b8ce13fead7869a0e4ef39ed}{CAN\+\_\+\+IER\+\_\+\+FMPIE1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac66a68cb8bc52e699f9d83673515c3b9}{CAN\+\_\+\+IER\+\_\+\+FMPIE1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+IER\+\_\+\+FFIE1\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20cba05b98222a9ce8bf5b5804c78ead}{CAN\+\_\+\+IER\+\_\+\+FFIE1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+IER\+\_\+\+FFIE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5a7e9d13e8d96bef2ac1972520b1c4f}{CAN\+\_\+\+IER\+\_\+\+FFIE1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20cba05b98222a9ce8bf5b5804c78ead}{CAN\+\_\+\+IER\+\_\+\+FFIE1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+IER\+\_\+\+FOVIE1\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0256723529d4c2adf64c0f5b6da56e7a}{CAN\+\_\+\+IER\+\_\+\+FOVIE1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+IER\+\_\+\+FOVIE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3734d9bf5cd08ff219b2d8c2f8300dbf}{CAN\+\_\+\+IER\+\_\+\+FOVIE1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0256723529d4c2adf64c0f5b6da56e7a}{CAN\+\_\+\+IER\+\_\+\+FOVIE1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+IER\+\_\+\+EWGIE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac15046ca7a384201773a9dfeb03deabc}{CAN\+\_\+\+IER\+\_\+\+EWGIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+IER\+\_\+\+EWGIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa80103eca53d74a2b047f761336918e3}{CAN\+\_\+\+IER\+\_\+\+EWGIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac15046ca7a384201773a9dfeb03deabc}{CAN\+\_\+\+IER\+\_\+\+EWGIE\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+IER\+\_\+\+EPVIE\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gababf833052c2a6ffbd6ce2aa5960a61b}{CAN\+\_\+\+IER\+\_\+\+EPVIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+IER\+\_\+\+EPVIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e3307992cabee858287305a64e5031b}{CAN\+\_\+\+IER\+\_\+\+EPVIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gababf833052c2a6ffbd6ce2aa5960a61b}{CAN\+\_\+\+IER\+\_\+\+EPVIE\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+IER\+\_\+\+BOFIE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga748f02d794157dc9684f6c15096d4e75}{CAN\+\_\+\+IER\+\_\+\+BOFIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+IER\+\_\+\+BOFIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d953fd5b625af04f95f5414259769ef}{CAN\+\_\+\+IER\+\_\+\+BOFIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga748f02d794157dc9684f6c15096d4e75}{CAN\+\_\+\+IER\+\_\+\+BOFIE\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+IER\+\_\+\+LECIE\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga386f61a3f7ef21600969ef0c936e255c}{CAN\+\_\+\+IER\+\_\+\+LECIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+IER\+\_\+\+LECIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81514ecf1b6596e9930906779c4bdf39}{CAN\+\_\+\+IER\+\_\+\+LECIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga386f61a3f7ef21600969ef0c936e255c}{CAN\+\_\+\+IER\+\_\+\+LECIE\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+IER\+\_\+\+ERRIE\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3df7133242e3ff1636bb946649faa8d0}{CAN\+\_\+\+IER\+\_\+\+ERRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+IER\+\_\+\+ERRIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga962968c3ee1f70c714a5b12442369d9a}{CAN\+\_\+\+IER\+\_\+\+ERRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3df7133242e3ff1636bb946649faa8d0}{CAN\+\_\+\+IER\+\_\+\+ERRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+IER\+\_\+\+WKUIE\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga181d122c65769851c2cc82f4bd764d80}{CAN\+\_\+\+IER\+\_\+\+WKUIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+IER\+\_\+\+WKUIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37f3438e80288c1791de27042df9838e}{CAN\+\_\+\+IER\+\_\+\+WKUIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga181d122c65769851c2cc82f4bd764d80}{CAN\+\_\+\+IER\+\_\+\+WKUIE\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+IER\+\_\+\+SLKIE\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf34b93be0df4cfdaad8dbb99f4fa1bc7}{CAN\+\_\+\+IER\+\_\+\+SLKIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+IER\+\_\+\+SLKIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82389b79f21410f5d5f6bef38d192812}{CAN\+\_\+\+IER\+\_\+\+SLKIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf34b93be0df4cfdaad8dbb99f4fa1bc7}{CAN\+\_\+\+IER\+\_\+\+SLKIE\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+IER\+\_\+\+EWGIE\+\_\+\+Pos}~(8U)
\item 
\#define {\bfseries CAN\+\_\+\+ESR\+\_\+\+EWGF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaace0e3b331bea3a3f35a3bdf88a40b86}{CAN\+\_\+\+ESR\+\_\+\+EWGF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+ESR\+\_\+\+EWGF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c0c02829fb41ac2a1b1852c19931de8}{CAN\+\_\+\+ESR\+\_\+\+EWGF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaace0e3b331bea3a3f35a3bdf88a40b86}{CAN\+\_\+\+ESR\+\_\+\+EWGF\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+ESR\+\_\+\+EPVF\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab80e2d629b9aaf329dee50e9e4ee4a3e}{CAN\+\_\+\+ESR\+\_\+\+EPVF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+ESR\+\_\+\+EPVF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga633c961d528cbf8093b0e05e92225ff0}{CAN\+\_\+\+ESR\+\_\+\+EPVF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab80e2d629b9aaf329dee50e9e4ee4a3e}{CAN\+\_\+\+ESR\+\_\+\+EPVF\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+ESR\+\_\+\+BOFF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6607245f6b97f83691b9f9d9a3cf592}{CAN\+\_\+\+ESR\+\_\+\+BOFF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+ESR\+\_\+\+BOFF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga619d49f67f1835a7efc457205fea1225}{CAN\+\_\+\+ESR\+\_\+\+BOFF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6607245f6b97f83691b9f9d9a3cf592}{CAN\+\_\+\+ESR\+\_\+\+BOFF\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+ESR\+\_\+\+LEC\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad88ad0a905fbbe60fa2900f2cec42f5c}{CAN\+\_\+\+ESR\+\_\+\+LEC\+\_\+\+Msk}}~(0x7\+UL $<$$<$ CAN\+\_\+\+ESR\+\_\+\+LEC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f86741dd89034900e300499ae2272e}{CAN\+\_\+\+ESR\+\_\+\+LEC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad88ad0a905fbbe60fa2900f2cec42f5c}{CAN\+\_\+\+ESR\+\_\+\+LEC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga054ebb41578d890d4d9dffb4828f02e7}{CAN\+\_\+\+ESR\+\_\+\+LEC\+\_\+0}}~(0x1\+UL $<$$<$ CAN\+\_\+\+ESR\+\_\+\+LEC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae570e9ba39dbe11808db929392250cf4}{CAN\+\_\+\+ESR\+\_\+\+LEC\+\_\+1}}~(0x2\+UL $<$$<$ CAN\+\_\+\+ESR\+\_\+\+LEC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4998e7bfd002999413c68107911c6e8c}{CAN\+\_\+\+ESR\+\_\+\+LEC\+\_\+2}}~(0x4\+UL $<$$<$ CAN\+\_\+\+ESR\+\_\+\+LEC\+\_\+\+Pos)
\item 
\#define {\bfseries CAN\+\_\+\+ESR\+\_\+\+TEC\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56c7759712292904bf0d15c2d968bbad}{CAN\+\_\+\+ESR\+\_\+\+TEC\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+ESR\+\_\+\+TEC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3de2080f48cc851c20d920acfd1737d}{CAN\+\_\+\+ESR\+\_\+\+TEC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56c7759712292904bf0d15c2d968bbad}{CAN\+\_\+\+ESR\+\_\+\+TEC\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+ESR\+\_\+\+REC\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0143dc7eea1099168ef7fef24192949e}{CAN\+\_\+\+ESR\+\_\+\+REC\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+ESR\+\_\+\+REC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0df5b2ea3f419182e9bd885f55ee5dc9}{CAN\+\_\+\+ESR\+\_\+\+REC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0143dc7eea1099168ef7fef24192949e}{CAN\+\_\+\+ESR\+\_\+\+REC\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+BTR\+\_\+\+BRP\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad530ac34faa377b770d56624f009934d}{CAN\+\_\+\+BTR\+\_\+\+BRP\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ CAN\+\_\+\+BTR\+\_\+\+BRP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96a5522b4c06551856f7185bdd448b02}{CAN\+\_\+\+BTR\+\_\+\+BRP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad530ac34faa377b770d56624f009934d}{CAN\+\_\+\+BTR\+\_\+\+BRP\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+BTR\+\_\+\+TS1\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf97266c03c918c7ff4a0d90b9f80b4f2}{CAN\+\_\+\+BTR\+\_\+\+TS1\+\_\+\+Msk}}~(0x\+FUL $<$$<$ CAN\+\_\+\+BTR\+\_\+\+TS1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d7ae8f06f8fbbf5dcfbbbb887057be9}{CAN\+\_\+\+BTR\+\_\+\+TS1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf97266c03c918c7ff4a0d90b9f80b4f2}{CAN\+\_\+\+BTR\+\_\+\+TS1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga164ffd2240a76982894ce41143a12d82}{CAN\+\_\+\+BTR\+\_\+\+TS1\+\_\+0}}~(0x1\+UL $<$$<$ CAN\+\_\+\+BTR\+\_\+\+TS1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4365204ebb29eb5595027a4ee9c5f0d}{CAN\+\_\+\+BTR\+\_\+\+TS1\+\_\+1}}~(0x2\+UL $<$$<$ CAN\+\_\+\+BTR\+\_\+\+TS1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43dc43f11ee173cf07f77aa6e41f1275}{CAN\+\_\+\+BTR\+\_\+\+TS1\+\_\+2}}~(0x4\+UL $<$$<$ CAN\+\_\+\+BTR\+\_\+\+TS1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a5cd639329fe3eef8cde846247a4be9}{CAN\+\_\+\+BTR\+\_\+\+TS1\+\_\+3}}~(0x8\+UL $<$$<$ CAN\+\_\+\+BTR\+\_\+\+TS1\+\_\+\+Pos)
\item 
\#define {\bfseries CAN\+\_\+\+BTR\+\_\+\+TS2\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7c657a3c97363915a9d739defa0f516}{CAN\+\_\+\+BTR\+\_\+\+TS2\+\_\+\+Msk}}~(0x7\+UL $<$$<$ CAN\+\_\+\+BTR\+\_\+\+TS2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac006aa2ab26c50227ccaa18e0a79bff3}{CAN\+\_\+\+BTR\+\_\+\+TS2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7c657a3c97363915a9d739defa0f516}{CAN\+\_\+\+BTR\+\_\+\+TS2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee307fe50e8d3cfdc9513da803808880}{CAN\+\_\+\+BTR\+\_\+\+TS2\+\_\+0}}~(0x1\+UL $<$$<$ CAN\+\_\+\+BTR\+\_\+\+TS2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33265730e1d25198d9fb4347bdce8019}{CAN\+\_\+\+BTR\+\_\+\+TS2\+\_\+1}}~(0x2\+UL $<$$<$ CAN\+\_\+\+BTR\+\_\+\+TS2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac4720d91283fc1fc74c1f0baaa8a3da}{CAN\+\_\+\+BTR\+\_\+\+TS2\+\_\+2}}~(0x4\+UL $<$$<$ CAN\+\_\+\+BTR\+\_\+\+TS2\+\_\+\+Pos)
\item 
\#define {\bfseries CAN\+\_\+\+BTR\+\_\+\+SJW\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddf7f2fb84354e7e4756bdc25569d6cc}{CAN\+\_\+\+BTR\+\_\+\+SJW\+\_\+\+Msk}}~(0x3\+UL $<$$<$ CAN\+\_\+\+BTR\+\_\+\+SJW\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04c8b91ddacdcbb779bae42398c94cf2}{CAN\+\_\+\+BTR\+\_\+\+SJW}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddf7f2fb84354e7e4756bdc25569d6cc}{CAN\+\_\+\+BTR\+\_\+\+SJW\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08ae9e8258ef5c241733f6d58eb2a4e4}{CAN\+\_\+\+BTR\+\_\+\+SJW\+\_\+0}}~(0x1\+UL $<$$<$ CAN\+\_\+\+BTR\+\_\+\+SJW\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8178f0abe0f854f4503ded1ad1adb531}{CAN\+\_\+\+BTR\+\_\+\+SJW\+\_\+1}}~(0x2\+UL $<$$<$ CAN\+\_\+\+BTR\+\_\+\+SJW\+\_\+\+Pos)
\item 
\#define {\bfseries CAN\+\_\+\+BTR\+\_\+\+LBKM\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa32a82ff55c8008f4c0a1e16c0492d6c}{CAN\+\_\+\+BTR\+\_\+\+LBKM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+BTR\+\_\+\+LBKM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6c0a81d8dcde61a1f2772232f5343b8}{CAN\+\_\+\+BTR\+\_\+\+LBKM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa32a82ff55c8008f4c0a1e16c0492d6c}{CAN\+\_\+\+BTR\+\_\+\+LBKM\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+BTR\+\_\+\+SILM\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a7f4e5e22b9959994c790ac9c7f03d3}{CAN\+\_\+\+BTR\+\_\+\+SILM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+BTR\+\_\+\+SILM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa36bc23e833190cbee9b8cf5cf49159d}{CAN\+\_\+\+BTR\+\_\+\+SILM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a7f4e5e22b9959994c790ac9c7f03d3}{CAN\+\_\+\+BTR\+\_\+\+SILM\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TI0\+R\+\_\+\+TXRQ\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53cf2d76df5b85e7363ca6fb45e71c4a}{CAN\+\_\+\+TI0\+R\+\_\+\+TXRQ\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TI0\+R\+\_\+\+TXRQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b79cbb7ebb7f3419aa6ac04bd76899a}{CAN\+\_\+\+TI0\+R\+\_\+\+TXRQ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53cf2d76df5b85e7363ca6fb45e71c4a}{CAN\+\_\+\+TI0\+R\+\_\+\+TXRQ\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TI0\+R\+\_\+\+RTR\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab713759c47fadc25119dd265c413f771}{CAN\+\_\+\+TI0\+R\+\_\+\+RTR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TI0\+R\+\_\+\+RTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5556f2ceb5b71b8afa76a18a31cbb6a}{CAN\+\_\+\+TI0\+R\+\_\+\+RTR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab713759c47fadc25119dd265c413f771}{CAN\+\_\+\+TI0\+R\+\_\+\+RTR\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TI0\+R\+\_\+\+IDE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga080d97de6d25618d06b2d0a453c692b6}{CAN\+\_\+\+TI0\+R\+\_\+\+IDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TI0\+R\+\_\+\+IDE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06f761a877f8ad39f878284f69119c0b}{CAN\+\_\+\+TI0\+R\+\_\+\+IDE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga080d97de6d25618d06b2d0a453c692b6}{CAN\+\_\+\+TI0\+R\+\_\+\+IDE\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TI0\+R\+\_\+\+EXID\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2138165e39efac11d31381e1d7c72bfa}{CAN\+\_\+\+TI0\+R\+\_\+\+EXID\+\_\+\+Msk}}~(0x3\+FFFFUL $<$$<$ CAN\+\_\+\+TI0\+R\+\_\+\+EXID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga894df6ad0d2976fe643dcb77052672f5}{CAN\+\_\+\+TI0\+R\+\_\+\+EXID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2138165e39efac11d31381e1d7c72bfa}{CAN\+\_\+\+TI0\+R\+\_\+\+EXID\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TI0\+R\+\_\+\+STID\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4b180d9e1ecf00b104d18670496a8db}{CAN\+\_\+\+TI0\+R\+\_\+\+STID\+\_\+\+Msk}}~(0x7\+FFUL $<$$<$ CAN\+\_\+\+TI0\+R\+\_\+\+STID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d3b5882e1f9f76f5cfebffb5bc2f717}{CAN\+\_\+\+TI0\+R\+\_\+\+STID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4b180d9e1ecf00b104d18670496a8db}{CAN\+\_\+\+TI0\+R\+\_\+\+STID\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDT0\+R\+\_\+\+DLC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06a3a47edaaf175482a18feccbce3a61}{CAN\+\_\+\+TDT0\+R\+\_\+\+DLC\+\_\+\+Msk}}~(0x\+FUL $<$$<$ CAN\+\_\+\+TDT0\+R\+\_\+\+DLC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf812eaee11f12863773b3f8e95ae6e2}{CAN\+\_\+\+TDT0\+R\+\_\+\+DLC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06a3a47edaaf175482a18feccbce3a61}{CAN\+\_\+\+TDT0\+R\+\_\+\+DLC\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDT0\+R\+\_\+\+TGT\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga394785c0a3d16b48d7bbcc524d2821a3}{CAN\+\_\+\+TDT0\+R\+\_\+\+TGT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TDT0\+R\+\_\+\+TGT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2d329960b527a62fab099a084bfa906}{CAN\+\_\+\+TDT0\+R\+\_\+\+TGT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga394785c0a3d16b48d7bbcc524d2821a3}{CAN\+\_\+\+TDT0\+R\+\_\+\+TGT\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDT0\+R\+\_\+\+TIME\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga544adf091e79aa36d9d7a6e47bafcb41}{CAN\+\_\+\+TDT0\+R\+\_\+\+TIME\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ CAN\+\_\+\+TDT0\+R\+\_\+\+TIME\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga104ba91151bf88edd44593b1690b879a}{CAN\+\_\+\+TDT0\+R\+\_\+\+TIME}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga544adf091e79aa36d9d7a6e47bafcb41}{CAN\+\_\+\+TDT0\+R\+\_\+\+TIME\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDL0\+R\+\_\+\+DATA0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21c0f147ab22439d7677e400651302c4}{CAN\+\_\+\+TDL0\+R\+\_\+\+DATA0\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDL0\+R\+\_\+\+DATA0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadec3350607b41410ddb6e00a71a4384e}{CAN\+\_\+\+TDL0\+R\+\_\+\+DATA0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21c0f147ab22439d7677e400651302c4}{CAN\+\_\+\+TDL0\+R\+\_\+\+DATA0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDL0\+R\+\_\+\+DATA1\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae03b879d3e573023038e211ea211ae9f}{CAN\+\_\+\+TDL0\+R\+\_\+\+DATA1\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDL0\+R\+\_\+\+DATA1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cd20d218027e7432178c67414475830}{CAN\+\_\+\+TDL0\+R\+\_\+\+DATA1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae03b879d3e573023038e211ea211ae9f}{CAN\+\_\+\+TDL0\+R\+\_\+\+DATA1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDL0\+R\+\_\+\+DATA2\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcc788dc5db08c074c7026e60d3af7cb}{CAN\+\_\+\+TDL0\+R\+\_\+\+DATA2\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDL0\+R\+\_\+\+DATA2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa04384f0a7c5026c91a33a005c755d68}{CAN\+\_\+\+TDL0\+R\+\_\+\+DATA2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcc788dc5db08c074c7026e60d3af7cb}{CAN\+\_\+\+TDL0\+R\+\_\+\+DATA2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDL0\+R\+\_\+\+DATA3\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga782c6f20d550a56c15fe265a75105255}{CAN\+\_\+\+TDL0\+R\+\_\+\+DATA3\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDL0\+R\+\_\+\+DATA3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga283a1bfa52851ea4ee45f45817985752}{CAN\+\_\+\+TDL0\+R\+\_\+\+DATA3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga782c6f20d550a56c15fe265a75105255}{CAN\+\_\+\+TDL0\+R\+\_\+\+DATA3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDH0\+R\+\_\+\+DATA4\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2389e6393c4c90eac09ecadd67e77203}{CAN\+\_\+\+TDH0\+R\+\_\+\+DATA4\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDH0\+R\+\_\+\+DATA4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0114ae75b33f978ca7825f7bcd836982}{CAN\+\_\+\+TDH0\+R\+\_\+\+DATA4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2389e6393c4c90eac09ecadd67e77203}{CAN\+\_\+\+TDH0\+R\+\_\+\+DATA4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDH0\+R\+\_\+\+DATA5\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadeaa64cd95a54957ee402f9edbd62411}{CAN\+\_\+\+TDH0\+R\+\_\+\+DATA5\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDH0\+R\+\_\+\+DATA5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5b6a0742ac1bcd5ef0408cb0f92ef75}{CAN\+\_\+\+TDH0\+R\+\_\+\+DATA5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadeaa64cd95a54957ee402f9edbd62411}{CAN\+\_\+\+TDH0\+R\+\_\+\+DATA5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDH0\+R\+\_\+\+DATA6\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80deb2e84b16aa300ba4b6dad03ced70}{CAN\+\_\+\+TDH0\+R\+\_\+\+DATA6\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDH0\+R\+\_\+\+DATA6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8ea7090da55c7cc9993235efa1c4a02}{CAN\+\_\+\+TDH0\+R\+\_\+\+DATA6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80deb2e84b16aa300ba4b6dad03ced70}{CAN\+\_\+\+TDH0\+R\+\_\+\+DATA6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDH0\+R\+\_\+\+DATA7\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad14d21df0b2b694450b769b900c1161e}{CAN\+\_\+\+TDH0\+R\+\_\+\+DATA7\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDH0\+R\+\_\+\+DATA7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6021a4045fbfd71817bf9aec6cbc731c}{CAN\+\_\+\+TDH0\+R\+\_\+\+DATA7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad14d21df0b2b694450b769b900c1161e}{CAN\+\_\+\+TDH0\+R\+\_\+\+DATA7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TI1\+R\+\_\+\+TXRQ\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89f8f9283cb55ff6427db96afb6ad799}{CAN\+\_\+\+TI1\+R\+\_\+\+TXRQ\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TI1\+R\+\_\+\+TXRQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0adf4a08415673753fafedf463f93bee}{CAN\+\_\+\+TI1\+R\+\_\+\+TXRQ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89f8f9283cb55ff6427db96afb6ad799}{CAN\+\_\+\+TI1\+R\+\_\+\+TXRQ\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TI1\+R\+\_\+\+RTR\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f27bd0f65fe4d7afe69a92c28bef94e}{CAN\+\_\+\+TI1\+R\+\_\+\+RTR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TI1\+R\+\_\+\+RTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga476cde56b1a2a13cde8477d5178ba34b}{CAN\+\_\+\+TI1\+R\+\_\+\+RTR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f27bd0f65fe4d7afe69a92c28bef94e}{CAN\+\_\+\+TI1\+R\+\_\+\+RTR\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TI1\+R\+\_\+\+IDE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20f905ac8ef34db338cd9b9e94ea7216}{CAN\+\_\+\+TI1\+R\+\_\+\+IDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TI1\+R\+\_\+\+IDE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f338f3e295b7b512ed865b3f9a8d6de}{CAN\+\_\+\+TI1\+R\+\_\+\+IDE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20f905ac8ef34db338cd9b9e94ea7216}{CAN\+\_\+\+TI1\+R\+\_\+\+IDE\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TI1\+R\+\_\+\+EXID\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ba8b24afd72b47c403129c09a6f295f}{CAN\+\_\+\+TI1\+R\+\_\+\+EXID\+\_\+\+Msk}}~(0x3\+FFFFUL $<$$<$ CAN\+\_\+\+TI1\+R\+\_\+\+EXID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c660943fa3c70c4974c2dacd3e4ca2e}{CAN\+\_\+\+TI1\+R\+\_\+\+EXID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ba8b24afd72b47c403129c09a6f295f}{CAN\+\_\+\+TI1\+R\+\_\+\+EXID\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TI1\+R\+\_\+\+STID\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fb9bb620f8051f9059d78eb2fd09cd9}{CAN\+\_\+\+TI1\+R\+\_\+\+STID\+\_\+\+Msk}}~(0x7\+FFUL $<$$<$ CAN\+\_\+\+TI1\+R\+\_\+\+STID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga842071768c2f8f5eae11a764a77dd0dd}{CAN\+\_\+\+TI1\+R\+\_\+\+STID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fb9bb620f8051f9059d78eb2fd09cd9}{CAN\+\_\+\+TI1\+R\+\_\+\+STID\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDT1\+R\+\_\+\+DLC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78cb2a08e7abfd8105acee53c2fe6957}{CAN\+\_\+\+TDT1\+R\+\_\+\+DLC\+\_\+\+Msk}}~(0x\+FUL $<$$<$ CAN\+\_\+\+TDT1\+R\+\_\+\+DLC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68ef8b6cb43a80d29c5fc318a67acd3b}{CAN\+\_\+\+TDT1\+R\+\_\+\+DLC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78cb2a08e7abfd8105acee53c2fe6957}{CAN\+\_\+\+TDT1\+R\+\_\+\+DLC\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDT1\+R\+\_\+\+TGT\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36274682f7c568c18db742816468f08d}{CAN\+\_\+\+TDT1\+R\+\_\+\+TGT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TDT1\+R\+\_\+\+TGT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35757787e6481553885fdf4fd2738c4b}{CAN\+\_\+\+TDT1\+R\+\_\+\+TGT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36274682f7c568c18db742816468f08d}{CAN\+\_\+\+TDT1\+R\+\_\+\+TGT\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDT1\+R\+\_\+\+TIME\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96a341aceed7cefa4f144685b047b5aa}{CAN\+\_\+\+TDT1\+R\+\_\+\+TIME\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ CAN\+\_\+\+TDT1\+R\+\_\+\+TIME\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad28ac334a59a6679c362611d65666910}{CAN\+\_\+\+TDT1\+R\+\_\+\+TIME}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96a341aceed7cefa4f144685b047b5aa}{CAN\+\_\+\+TDT1\+R\+\_\+\+TIME\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDL1\+R\+\_\+\+DATA0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16520ea88ace96a458b0818d3e4d5cf2}{CAN\+\_\+\+TDL1\+R\+\_\+\+DATA0\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDL1\+R\+\_\+\+DATA0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21abc05257bcdfa47fc824b4d806a105}{CAN\+\_\+\+TDL1\+R\+\_\+\+DATA0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16520ea88ace96a458b0818d3e4d5cf2}{CAN\+\_\+\+TDL1\+R\+\_\+\+DATA0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDL1\+R\+\_\+\+DATA1\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22d121d05d7faac3231ab8b0cc3fd4e2}{CAN\+\_\+\+TDL1\+R\+\_\+\+DATA1\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDL1\+R\+\_\+\+DATA1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bf459dee1be706b38141722be67e4ab}{CAN\+\_\+\+TDL1\+R\+\_\+\+DATA1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22d121d05d7faac3231ab8b0cc3fd4e2}{CAN\+\_\+\+TDL1\+R\+\_\+\+DATA1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDL1\+R\+\_\+\+DATA2\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06359cf64606bd479a4a5e074c5e70ac}{CAN\+\_\+\+TDL1\+R\+\_\+\+DATA2\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDL1\+R\+\_\+\+DATA2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb92a65c225432fab0daa30808d5065c}{CAN\+\_\+\+TDL1\+R\+\_\+\+DATA2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06359cf64606bd479a4a5e074c5e70ac}{CAN\+\_\+\+TDL1\+R\+\_\+\+DATA2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDL1\+R\+\_\+\+DATA3\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17d98be9066ebe1cf701052043be89bc}{CAN\+\_\+\+TDL1\+R\+\_\+\+DATA3\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDL1\+R\+\_\+\+DATA3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga482506faa59360c6a48aa9bc55a024c4}{CAN\+\_\+\+TDL1\+R\+\_\+\+DATA3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17d98be9066ebe1cf701052043be89bc}{CAN\+\_\+\+TDL1\+R\+\_\+\+DATA3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDH1\+R\+\_\+\+DATA4\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44d94c7419786e7bba7ec0a1b35395cb}{CAN\+\_\+\+TDH1\+R\+\_\+\+DATA4\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDH1\+R\+\_\+\+DATA4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41c3f19eea0d63211f643833da984c90}{CAN\+\_\+\+TDH1\+R\+\_\+\+DATA4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44d94c7419786e7bba7ec0a1b35395cb}{CAN\+\_\+\+TDH1\+R\+\_\+\+DATA4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDH1\+R\+\_\+\+DATA5\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa946d8a10e5f952a5c4eda78228042af}{CAN\+\_\+\+TDH1\+R\+\_\+\+DATA5\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDH1\+R\+\_\+\+DATA5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35cbe73d2ce87b6aaf19510818610d16}{CAN\+\_\+\+TDH1\+R\+\_\+\+DATA5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa946d8a10e5f952a5c4eda78228042af}{CAN\+\_\+\+TDH1\+R\+\_\+\+DATA5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDH1\+R\+\_\+\+DATA6\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff0a58abbdfa5e21213dbc2f82935250}{CAN\+\_\+\+TDH1\+R\+\_\+\+DATA6\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDH1\+R\+\_\+\+DATA6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b731ca095cbad8e56ba4147c14d7128}{CAN\+\_\+\+TDH1\+R\+\_\+\+DATA6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff0a58abbdfa5e21213dbc2f82935250}{CAN\+\_\+\+TDH1\+R\+\_\+\+DATA6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDH1\+R\+\_\+\+DATA7\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625d5b8e464b8dfc789e4191f55444cf}{CAN\+\_\+\+TDH1\+R\+\_\+\+DATA7\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDH1\+R\+\_\+\+DATA7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec56ce4aba46e836d44e2c034a9ed817}{CAN\+\_\+\+TDH1\+R\+\_\+\+DATA7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625d5b8e464b8dfc789e4191f55444cf}{CAN\+\_\+\+TDH1\+R\+\_\+\+DATA7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TI2\+R\+\_\+\+TXRQ\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76f8681c59cc25db5a1089ecfc20a2ce}{CAN\+\_\+\+TI2\+R\+\_\+\+TXRQ\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TI2\+R\+\_\+\+TXRQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4edd8438a684e353c497f80cb37365f}{CAN\+\_\+\+TI2\+R\+\_\+\+TXRQ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76f8681c59cc25db5a1089ecfc20a2ce}{CAN\+\_\+\+TI2\+R\+\_\+\+TXRQ\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TI2\+R\+\_\+\+RTR\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe417e434f32c25426c52b68fb763c9f}{CAN\+\_\+\+TI2\+R\+\_\+\+RTR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TI2\+R\+\_\+\+RTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga980cfab3daebb05da35b6166a051385d}{CAN\+\_\+\+TI2\+R\+\_\+\+RTR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe417e434f32c25426c52b68fb763c9f}{CAN\+\_\+\+TI2\+R\+\_\+\+RTR\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TI2\+R\+\_\+\+IDE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5048adf1f603ea5d5170f3f9bcb92b4}{CAN\+\_\+\+TI2\+R\+\_\+\+IDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TI2\+R\+\_\+\+IDE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1d888a2225c77452f73bf66fb0e1b78}{CAN\+\_\+\+TI2\+R\+\_\+\+IDE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5048adf1f603ea5d5170f3f9bcb92b4}{CAN\+\_\+\+TI2\+R\+\_\+\+IDE\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TI2\+R\+\_\+\+EXID\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade10da0694545f61f922cc3679f719d1}{CAN\+\_\+\+TI2\+R\+\_\+\+EXID\+\_\+\+Msk}}~(0x3\+FFFFUL $<$$<$ CAN\+\_\+\+TI2\+R\+\_\+\+EXID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae62678bd1dc39aae5a153e9c9b3c3f3b}{CAN\+\_\+\+TI2\+R\+\_\+\+EXID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade10da0694545f61f922cc3679f719d1}{CAN\+\_\+\+TI2\+R\+\_\+\+EXID\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TI2\+R\+\_\+\+STID\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78165cdc898ec9184cf14df3d1940a46}{CAN\+\_\+\+TI2\+R\+\_\+\+STID\+\_\+\+Msk}}~(0x7\+FFUL $<$$<$ CAN\+\_\+\+TI2\+R\+\_\+\+STID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41c8bd734dd29caa40d34ced3981443a}{CAN\+\_\+\+TI2\+R\+\_\+\+STID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78165cdc898ec9184cf14df3d1940a46}{CAN\+\_\+\+TI2\+R\+\_\+\+STID\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDT2\+R\+\_\+\+DLC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63e75710f89ae715962fd2e2c5465edb}{CAN\+\_\+\+TDT2\+R\+\_\+\+DLC\+\_\+\+Msk}}~(0x\+FUL $<$$<$ CAN\+\_\+\+TDT2\+R\+\_\+\+DLC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52898eb9fa3bcf0b8086220971af49f5}{CAN\+\_\+\+TDT2\+R\+\_\+\+DLC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63e75710f89ae715962fd2e2c5465edb}{CAN\+\_\+\+TDT2\+R\+\_\+\+DLC\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDT2\+R\+\_\+\+TGT\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01d388232664bf958d0396c19e39c815}{CAN\+\_\+\+TDT2\+R\+\_\+\+TGT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TDT2\+R\+\_\+\+TGT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c51b43d309b56e8a64724ef1517033e}{CAN\+\_\+\+TDT2\+R\+\_\+\+TGT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01d388232664bf958d0396c19e39c815}{CAN\+\_\+\+TDT2\+R\+\_\+\+TGT\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDT2\+R\+\_\+\+TIME\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9585327a9b756069b9a3ee0727e35f19}{CAN\+\_\+\+TDT2\+R\+\_\+\+TIME\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ CAN\+\_\+\+TDT2\+R\+\_\+\+TIME\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga508aea584f7c81700b485916a13431fa}{CAN\+\_\+\+TDT2\+R\+\_\+\+TIME}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9585327a9b756069b9a3ee0727e35f19}{CAN\+\_\+\+TDT2\+R\+\_\+\+TIME\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDL2\+R\+\_\+\+DATA0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9d44c13085429bc76007fa3aff31964}{CAN\+\_\+\+TDL2\+R\+\_\+\+DATA0\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDL2\+R\+\_\+\+DATA0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a9852d0f6058c19f0e678228ea14a21}{CAN\+\_\+\+TDL2\+R\+\_\+\+DATA0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9d44c13085429bc76007fa3aff31964}{CAN\+\_\+\+TDL2\+R\+\_\+\+DATA0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDL2\+R\+\_\+\+DATA1\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9e6c39a9c27791be19e6cde5f8c45c7}{CAN\+\_\+\+TDL2\+R\+\_\+\+DATA1\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDL2\+R\+\_\+\+DATA1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5be1bcda68f562be669184b30727be1}{CAN\+\_\+\+TDL2\+R\+\_\+\+DATA1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9e6c39a9c27791be19e6cde5f8c45c7}{CAN\+\_\+\+TDL2\+R\+\_\+\+DATA1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDL2\+R\+\_\+\+DATA2\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dae494d814d7c4c5785066ffc203f11}{CAN\+\_\+\+TDL2\+R\+\_\+\+DATA2\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDL2\+R\+\_\+\+DATA2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62cd5e7f3e98fe5b247998d39ebdd6fb}{CAN\+\_\+\+TDL2\+R\+\_\+\+DATA2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dae494d814d7c4c5785066ffc203f11}{CAN\+\_\+\+TDL2\+R\+\_\+\+DATA2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDL2\+R\+\_\+\+DATA3\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9551d67aa378b224e317e4f298ccd195}{CAN\+\_\+\+TDL2\+R\+\_\+\+DATA3\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDL2\+R\+\_\+\+DATA3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d76ed3982f13fb34a54d62f0caa3fa2}{CAN\+\_\+\+TDL2\+R\+\_\+\+DATA3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9551d67aa378b224e317e4f298ccd195}{CAN\+\_\+\+TDL2\+R\+\_\+\+DATA3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDH2\+R\+\_\+\+DATA4\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae061c8ed2699c7a7be546e5825946c60}{CAN\+\_\+\+TDH2\+R\+\_\+\+DATA4\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDH2\+R\+\_\+\+DATA4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23a93a13da2f302ecd2f0c462065428d}{CAN\+\_\+\+TDH2\+R\+\_\+\+DATA4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae061c8ed2699c7a7be546e5825946c60}{CAN\+\_\+\+TDH2\+R\+\_\+\+DATA4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDH2\+R\+\_\+\+DATA5\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5ace2c6eb67c621bf571e285b76b007}{CAN\+\_\+\+TDH2\+R\+\_\+\+DATA5\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDH2\+R\+\_\+\+DATA5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f372328c8d1e4fe2503d45aed50fb6}{CAN\+\_\+\+TDH2\+R\+\_\+\+DATA5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5ace2c6eb67c621bf571e285b76b007}{CAN\+\_\+\+TDH2\+R\+\_\+\+DATA5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDH2\+R\+\_\+\+DATA6\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga621fec630f1758b3f11a2e52e62fa970}{CAN\+\_\+\+TDH2\+R\+\_\+\+DATA6\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDH2\+R\+\_\+\+DATA6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae96248bcf102a3c6f39f72cdcf8e4fe5}{CAN\+\_\+\+TDH2\+R\+\_\+\+DATA6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga621fec630f1758b3f11a2e52e62fa970}{CAN\+\_\+\+TDH2\+R\+\_\+\+DATA6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDH2\+R\+\_\+\+DATA7\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee62fccda69811932555a125bce78606}{CAN\+\_\+\+TDH2\+R\+\_\+\+DATA7\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDH2\+R\+\_\+\+DATA7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga895341b943e4b01938857b84a0b0dbda}{CAN\+\_\+\+TDH2\+R\+\_\+\+DATA7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee62fccda69811932555a125bce78606}{CAN\+\_\+\+TDH2\+R\+\_\+\+DATA7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RI0\+R\+\_\+\+RTR\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga833387b84a95443455bffb4a6390b7b9}{CAN\+\_\+\+RI0\+R\+\_\+\+RTR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+RI0\+R\+\_\+\+RTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41f4780b822a42834bf1927eb92b4fba}{CAN\+\_\+\+RI0\+R\+\_\+\+RTR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga833387b84a95443455bffb4a6390b7b9}{CAN\+\_\+\+RI0\+R\+\_\+\+RTR\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RI0\+R\+\_\+\+IDE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80f4b044d79d1e751d54a604b637c26c}{CAN\+\_\+\+RI0\+R\+\_\+\+IDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+RI0\+R\+\_\+\+IDE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga688074182caafff289c921548bc9afca}{CAN\+\_\+\+RI0\+R\+\_\+\+IDE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80f4b044d79d1e751d54a604b637c26c}{CAN\+\_\+\+RI0\+R\+\_\+\+IDE\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RI0\+R\+\_\+\+EXID\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf95ca68eadd026273958ef22678dc37}{CAN\+\_\+\+RI0\+R\+\_\+\+EXID\+\_\+\+Msk}}~(0x3\+FFFFUL $<$$<$ CAN\+\_\+\+RI0\+R\+\_\+\+EXID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d81487e8b340810e3193cd8f1386240}{CAN\+\_\+\+RI0\+R\+\_\+\+EXID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf95ca68eadd026273958ef22678dc37}{CAN\+\_\+\+RI0\+R\+\_\+\+EXID\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RI0\+R\+\_\+\+STID\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02a63ecf925c0930d317bdbf439e9486}{CAN\+\_\+\+RI0\+R\+\_\+\+STID\+\_\+\+Msk}}~(0x7\+FFUL $<$$<$ CAN\+\_\+\+RI0\+R\+\_\+\+STID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga101aa355c83b8c7d068f02b7dcc5b98f}{CAN\+\_\+\+RI0\+R\+\_\+\+STID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02a63ecf925c0930d317bdbf439e9486}{CAN\+\_\+\+RI0\+R\+\_\+\+STID\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RDT0\+R\+\_\+\+DLC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace43bd7d7388fd3cf4c33142d62ef541}{CAN\+\_\+\+RDT0\+R\+\_\+\+DLC\+\_\+\+Msk}}~(0x\+FUL $<$$<$ CAN\+\_\+\+RDT0\+R\+\_\+\+DLC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17ca0af4afd89e6a1c43ffd1430359b7}{CAN\+\_\+\+RDT0\+R\+\_\+\+DLC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace43bd7d7388fd3cf4c33142d62ef541}{CAN\+\_\+\+RDT0\+R\+\_\+\+DLC\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RDT0\+R\+\_\+\+FMI\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bafb8a31e8370f9d068a1acfe30e222}{CAN\+\_\+\+RDT0\+R\+\_\+\+FMI\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+RDT0\+R\+\_\+\+FMI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5081739b6e21e033b95e68af9331a6d1}{CAN\+\_\+\+RDT0\+R\+\_\+\+FMI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bafb8a31e8370f9d068a1acfe30e222}{CAN\+\_\+\+RDT0\+R\+\_\+\+FMI\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RDT0\+R\+\_\+\+TIME\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcf8581ecb0c6b9bf464155b93f1003a}{CAN\+\_\+\+RDT0\+R\+\_\+\+TIME\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ CAN\+\_\+\+RDT0\+R\+\_\+\+TIME\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae20b7a72690033591eeda7a511ac4a2e}{CAN\+\_\+\+RDT0\+R\+\_\+\+TIME}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcf8581ecb0c6b9bf464155b93f1003a}{CAN\+\_\+\+RDT0\+R\+\_\+\+TIME\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RDL0\+R\+\_\+\+DATA0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15f91b45288700ef7858e998d598ea21}{CAN\+\_\+\+RDL0\+R\+\_\+\+DATA0\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+RDL0\+R\+\_\+\+DATA0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44313106efc3a5a65633168a2ad1928d}{CAN\+\_\+\+RDL0\+R\+\_\+\+DATA0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15f91b45288700ef7858e998d598ea21}{CAN\+\_\+\+RDL0\+R\+\_\+\+DATA0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RDL0\+R\+\_\+\+DATA1\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86f144804d9b849f9bf589f9d0d53b4c}{CAN\+\_\+\+RDL0\+R\+\_\+\+DATA1\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+RDL0\+R\+\_\+\+DATA1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73d4025ce501af78db93761e8b8c3b9e}{CAN\+\_\+\+RDL0\+R\+\_\+\+DATA1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86f144804d9b849f9bf589f9d0d53b4c}{CAN\+\_\+\+RDL0\+R\+\_\+\+DATA1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RDL0\+R\+\_\+\+DATA2\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75e00e47c6f9bab7a6602af43e7d9d4d}{CAN\+\_\+\+RDL0\+R\+\_\+\+DATA2\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+RDL0\+R\+\_\+\+DATA2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52b3c31ad72881e11a4d3cae073a0df8}{CAN\+\_\+\+RDL0\+R\+\_\+\+DATA2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75e00e47c6f9bab7a6602af43e7d9d4d}{CAN\+\_\+\+RDL0\+R\+\_\+\+DATA2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RDL0\+R\+\_\+\+DATA3\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0b46bd6794046d7c70d8db43a5c5524}{CAN\+\_\+\+RDL0\+R\+\_\+\+DATA3\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+RDL0\+R\+\_\+\+DATA3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad637a53ae780998f95f2bb570d5cd05a}{CAN\+\_\+\+RDL0\+R\+\_\+\+DATA3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0b46bd6794046d7c70d8db43a5c5524}{CAN\+\_\+\+RDL0\+R\+\_\+\+DATA3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RDH0\+R\+\_\+\+DATA4\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga043ce7187baa93bc909445ec56a283b1}{CAN\+\_\+\+RDH0\+R\+\_\+\+DATA4\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+RDH0\+R\+\_\+\+DATA4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dc7309c31cda93d05bb1fe1c923646c}{CAN\+\_\+\+RDH0\+R\+\_\+\+DATA4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga043ce7187baa93bc909445ec56a283b1}{CAN\+\_\+\+RDH0\+R\+\_\+\+DATA4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RDH0\+R\+\_\+\+DATA5\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a76bc6ca34c282e8d5e6d80de4d2ae6}{CAN\+\_\+\+RDH0\+R\+\_\+\+DATA5\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+RDH0\+R\+\_\+\+DATA5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga577eba5ab3a66283f5c0837e91f1776a}{CAN\+\_\+\+RDH0\+R\+\_\+\+DATA5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a76bc6ca34c282e8d5e6d80de4d2ae6}{CAN\+\_\+\+RDH0\+R\+\_\+\+DATA5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RDH0\+R\+\_\+\+DATA6\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ea6c132f074602725c9d14d4a66826c}{CAN\+\_\+\+RDH0\+R\+\_\+\+DATA6\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+RDH0\+R\+\_\+\+DATA6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27a0bd49dc24e59b776ad5a00aabb97b}{CAN\+\_\+\+RDH0\+R\+\_\+\+DATA6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ea6c132f074602725c9d14d4a66826c}{CAN\+\_\+\+RDH0\+R\+\_\+\+DATA6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RDH0\+R\+\_\+\+DATA7\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga167fa92520367130afbb5e929ff8b542}{CAN\+\_\+\+RDH0\+R\+\_\+\+DATA7\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+RDH0\+R\+\_\+\+DATA7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga243b8a3632812b2f8c7b447ed635ce5f}{CAN\+\_\+\+RDH0\+R\+\_\+\+DATA7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga167fa92520367130afbb5e929ff8b542}{CAN\+\_\+\+RDH0\+R\+\_\+\+DATA7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RI1\+R\+\_\+\+RTR\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e9658541637a4332c1ccf67b34a8fb9}{CAN\+\_\+\+RI1\+R\+\_\+\+RTR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+RI1\+R\+\_\+\+RTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbd0ecd9579a339bffb95ea3b7c9f1e8}{CAN\+\_\+\+RI1\+R\+\_\+\+RTR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e9658541637a4332c1ccf67b34a8fb9}{CAN\+\_\+\+RI1\+R\+\_\+\+RTR\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RI1\+R\+\_\+\+IDE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68b6e874a467bca60ef46e3ffb30f098}{CAN\+\_\+\+RI1\+R\+\_\+\+IDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+RI1\+R\+\_\+\+IDE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dcedeb4250767a66a4d60c67e367cf8}{CAN\+\_\+\+RI1\+R\+\_\+\+IDE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68b6e874a467bca60ef46e3ffb30f098}{CAN\+\_\+\+RI1\+R\+\_\+\+IDE\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RI1\+R\+\_\+\+EXID\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f8b1261a02cdc318caab37e7cff0f5f}{CAN\+\_\+\+RI1\+R\+\_\+\+EXID\+\_\+\+Msk}}~(0x3\+FFFFUL $<$$<$ CAN\+\_\+\+RI1\+R\+\_\+\+EXID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ca45b282f2582c91450d4e1204121cf}{CAN\+\_\+\+RI1\+R\+\_\+\+EXID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f8b1261a02cdc318caab37e7cff0f5f}{CAN\+\_\+\+RI1\+R\+\_\+\+EXID\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RI1\+R\+\_\+\+STID\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27b4d8511b43ff7f56e18c15c6b260e0}{CAN\+\_\+\+RI1\+R\+\_\+\+STID\+\_\+\+Msk}}~(0x7\+FFUL $<$$<$ CAN\+\_\+\+RI1\+R\+\_\+\+STID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f3c3aab0f24533821188d14901b3980}{CAN\+\_\+\+RI1\+R\+\_\+\+STID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27b4d8511b43ff7f56e18c15c6b260e0}{CAN\+\_\+\+RI1\+R\+\_\+\+STID\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RDT1\+R\+\_\+\+DLC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa33d633807f57ecc34d45c20e704a330}{CAN\+\_\+\+RDT1\+R\+\_\+\+DLC\+\_\+\+Msk}}~(0x\+FUL $<$$<$ CAN\+\_\+\+RDT1\+R\+\_\+\+DLC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga964b0fa7c70a24a74165c57b3486aae8}{CAN\+\_\+\+RDT1\+R\+\_\+\+DLC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa33d633807f57ecc34d45c20e704a330}{CAN\+\_\+\+RDT1\+R\+\_\+\+DLC\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RDT1\+R\+\_\+\+FMI\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41ca9a71d5f237de7e4d758b2b5850b5}{CAN\+\_\+\+RDT1\+R\+\_\+\+FMI\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+RDT1\+R\+\_\+\+FMI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7f72aec91130a20e3a855e78eabb48b}{CAN\+\_\+\+RDT1\+R\+\_\+\+FMI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41ca9a71d5f237de7e4d758b2b5850b5}{CAN\+\_\+\+RDT1\+R\+\_\+\+FMI\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RDT1\+R\+\_\+\+TIME\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22e450deb1ed7a778b47b4cebad44f42}{CAN\+\_\+\+RDT1\+R\+\_\+\+TIME\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ CAN\+\_\+\+RDT1\+R\+\_\+\+TIME\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac112cba5a4cd0b541c1150263132c68a}{CAN\+\_\+\+RDT1\+R\+\_\+\+TIME}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22e450deb1ed7a778b47b4cebad44f42}{CAN\+\_\+\+RDT1\+R\+\_\+\+TIME\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RDL1\+R\+\_\+\+DATA0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d11f01bf6ac61f279f5227e5cfa87ac}{CAN\+\_\+\+RDL1\+R\+\_\+\+DATA0\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+RDL1\+R\+\_\+\+DATA0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e399fed282a5aac0b25b059fcf04020}{CAN\+\_\+\+RDL1\+R\+\_\+\+DATA0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d11f01bf6ac61f279f5227e5cfa87ac}{CAN\+\_\+\+RDL1\+R\+\_\+\+DATA0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RDL1\+R\+\_\+\+DATA1\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2754a3d3971d890a60306c923f4c027d}{CAN\+\_\+\+RDL1\+R\+\_\+\+DATA1\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+RDL1\+R\+\_\+\+DATA1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27ec34e08f87e8836f32bbfed52e860a}{CAN\+\_\+\+RDL1\+R\+\_\+\+DATA1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2754a3d3971d890a60306c923f4c027d}{CAN\+\_\+\+RDL1\+R\+\_\+\+DATA1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RDL1\+R\+\_\+\+DATA2\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5ea71525f58798512e56b01db47f6d5}{CAN\+\_\+\+RDL1\+R\+\_\+\+DATA2\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+RDL1\+R\+\_\+\+DATA2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea34eded40932d364743969643a598c4}{CAN\+\_\+\+RDL1\+R\+\_\+\+DATA2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5ea71525f58798512e56b01db47f6d5}{CAN\+\_\+\+RDL1\+R\+\_\+\+DATA2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RDL1\+R\+\_\+\+DATA3\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02684a0300f1d9e9c803b5afefb193fc}{CAN\+\_\+\+RDL1\+R\+\_\+\+DATA3\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+RDL1\+R\+\_\+\+DATA3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80bfe3e724b28e8d2a5b7ac4393212cf}{CAN\+\_\+\+RDL1\+R\+\_\+\+DATA3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02684a0300f1d9e9c803b5afefb193fc}{CAN\+\_\+\+RDL1\+R\+\_\+\+DATA3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RDH1\+R\+\_\+\+DATA4\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e0ca00fb558f95f4f692d5f7b90d157}{CAN\+\_\+\+RDH1\+R\+\_\+\+DATA4\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+RDH1\+R\+\_\+\+DATA4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc2a55c1b5195cf043ef33e79d736255}{CAN\+\_\+\+RDH1\+R\+\_\+\+DATA4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e0ca00fb558f95f4f692d5f7b90d157}{CAN\+\_\+\+RDH1\+R\+\_\+\+DATA4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RDH1\+R\+\_\+\+DATA5\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga247617fd1c2c8daa148b3ed059f0603a}{CAN\+\_\+\+RDH1\+R\+\_\+\+DATA5\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+RDH1\+R\+\_\+\+DATA5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81d25a1ea5ad28e7db4a2adbb8a651ad}{CAN\+\_\+\+RDH1\+R\+\_\+\+DATA5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga247617fd1c2c8daa148b3ed059f0603a}{CAN\+\_\+\+RDH1\+R\+\_\+\+DATA5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RDH1\+R\+\_\+\+DATA6\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eeec37fc704ce7cf1c9ef92f6d87635}{CAN\+\_\+\+RDH1\+R\+\_\+\+DATA6\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+RDH1\+R\+\_\+\+DATA6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39212ea40388510bde1931f7b3a064ae}{CAN\+\_\+\+RDH1\+R\+\_\+\+DATA6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eeec37fc704ce7cf1c9ef92f6d87635}{CAN\+\_\+\+RDH1\+R\+\_\+\+DATA6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RDH1\+R\+\_\+\+DATA7\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9e7a5ddb046143d3ca7c85ddb9c94c0}{CAN\+\_\+\+RDH1\+R\+\_\+\+DATA7\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+RDH1\+R\+\_\+\+DATA7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdfbb90b5ef2ac1e7f23a5f15c0287eb}{CAN\+\_\+\+RDH1\+R\+\_\+\+DATA7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9e7a5ddb046143d3ca7c85ddb9c94c0}{CAN\+\_\+\+RDH1\+R\+\_\+\+DATA7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FMR\+\_\+\+FINIT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99a8549f1c1784779e00b257c216102d}{CAN\+\_\+\+FMR\+\_\+\+FINIT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FMR\+\_\+\+FINIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eb5b835ee11a78bd391b9d1049f2549}{CAN\+\_\+\+FMR\+\_\+\+FINIT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99a8549f1c1784779e00b257c216102d}{CAN\+\_\+\+FMR\+\_\+\+FINIT\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FMR\+\_\+\+CAN2\+SB\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92c82386fd3904c98b94f78cfb9570d2}{CAN\+\_\+\+FMR\+\_\+\+CAN2\+SB\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ CAN\+\_\+\+FMR\+\_\+\+CAN2\+SB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3753c67c075a4508104d112ef9047f21}{CAN\+\_\+\+FMR\+\_\+\+CAN2\+SB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92c82386fd3904c98b94f78cfb9570d2}{CAN\+\_\+\+FMR\+\_\+\+CAN2\+SB\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97376a7949c1758c1f294cc9a85cbe8c}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM\+\_\+\+Msk}}~(0x\+FFFFFFFUL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga481099e17a895e92cfbcfca617d52860}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97376a7949c1758c1f294cc9a85cbe8c}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19e1fd75a24ae366d58b0a18e15f38bf}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d95ff05ed6ef9a38e9af9c0d3db3687}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19e1fd75a24ae366d58b0a18e15f38bf}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad57540467b1e1e98c24df335d72b6715}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2839d73344a7601aa22b5ed3fc0e5d1}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad57540467b1e1e98c24df335d72b6715}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab036323d5ff180c94cb011bda0e93738}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ba7963ac4eb5b936c444258c13f8940}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab036323d5ff180c94cb011bda0e93738}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8514f94421b8d4665c84a5e09ea814b6}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d129b27c2af41ae39e606e802a53386}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8514f94421b8d4665c84a5e09ea814b6}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bca8d2dab6ca215db7dfe45702c9c88}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0c94e5f4dcceea510fc72b86128aff3}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bca8d2dab6ca215db7dfe45702c9c88}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8534298a873d6eeba40f67ccd8e44dc}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d7fb7c366544a1ef7a85481d3e6325d}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8534298a873d6eeba40f67ccd8e44dc}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e635abf1f1fda09814600ac218b25a5}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ff70e74447679a0d1cde1aa69ea2db1}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e635abf1f1fda09814600ac218b25a5}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e697f5e347652a49756219c13e6cc89}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga657fc12fd334bc626b2eb53fb03457b0}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e697f5e347652a49756219c13e6cc89}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b3e86a2ff5df79cb0d1fc1d09da5309}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6bc390ed9a658014fd09fd1073e3037}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b3e86a2ff5df79cb0d1fc1d09da5309}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9787e28f4d47535624b593b042e7aef}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga375758246b99234dda725b7c64daff32}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9787e28f4d47535624b593b042e7aef}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb10a1a029fdb320217c7443225df7f8}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a98c6bde07c570463b6c0e32c0f6805}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb10a1a029fdb320217c7443225df7f8}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa8a7616c4e1d6b08a96a629877107ad}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab88796333c19954176ef77208cae4964}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa8a7616c4e1d6b08a96a629877107ad}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8b7c4c9581b2f876fe0cdf0bba3edaf}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga858eaac0a8e23c03e13e5c1736bf9842}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8b7c4c9581b2f876fe0cdf0bba3edaf}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13e0f2dc1023e882b4f2392c68444858}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf03b553802edd3ae23b70e97228b6dcc}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13e0f2dc1023e882b4f2392c68444858}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bc6cdb01d2d74ae091d20b682ceb0e3}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae348cc5bec6eecd8a188c3e90a9618d1}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bc6cdb01d2d74ae091d20b682ceb0e3}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d59e547e543eeddb35d6d003b18458c}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga815c710d287cec5c46a901d01e4cac76}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d59e547e543eeddb35d6d003b18458c}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd51db2c7330341bf43bb888e63a61f5}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6500fcdf1baf5d5019364ad155e30bf0}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd51db2c7330341bf43bb888e63a61f5}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54acc06d013985e059388599e2df40b7}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga698a1a5cf309ba539973ad61a08ed531}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54acc06d013985e059388599e2df40b7}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7251ea74eaf728ad4538cd5a6ac34eaa}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa47585a76a3ddf465abad7176e993ca1}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7251ea74eaf728ad4538cd5a6ac34eaa}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga185b29bf8e41d61399645ccab8efdf07}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70c9e6ce3b2e262912480c533cb94c30}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga185b29bf8e41d61399645ccab8efdf07}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3557afecc8db6dab2c8ab6a19a76b245}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4af2f860f3d7c3bf3509daf366143baf}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3557afecc8db6dab2c8ab6a19a76b245}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c4575301b441f99be4fecfbdc0c06a5}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bfdcf62b11bffb9afbee7f6258f089b}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c4575301b441f99be4fecfbdc0c06a5}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad10cf074d53c11a4700ad7983e2ba34}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67e71ecc049fe1c882be5e03aaecdc01}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad10cf074d53c11a4700ad7983e2ba34}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d600617dc97adc1e75a2abcf1909d3b}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70ac1d53ad6dbc162272b92aa704eff4}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d600617dc97adc1e75a2abcf1909d3b}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d68bf08a503f10fa7c9728ddafa8ed7}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2befceefa1b4600adb96b1150a738dcf}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d68bf08a503f10fa7c9728ddafa8ed7}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4f8c432102ad6270ae8c8faa92599e7}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8302ff02a952e32bd6cb5d8ce17ef94}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4f8c432102ad6270ae8c8faa92599e7}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83528f848c64886be406a292c49f6b55}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ea4af83b76361928669dc1de5681bd5}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83528f848c64886be406a292c49f6b55}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf50cb4ff71b1cf38397efdff320e80cb}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40ca208f170b85611874b2f832623aa8}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf50cb4ff71b1cf38397efdff320e80cb}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f5fd354abb81f726d16ba3df34d75d2}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC\+\_\+\+Msk}}~(0x\+FFFFFFFUL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab41471f35878bcdff72d9cd05acf4714}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f5fd354abb81f726d16ba3df34d75d2}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga521e7ed67be2a02528c2dd393abf8980}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab5ea9e0ed17df35894fff7828c89cad}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga521e7ed67be2a02528c2dd393abf8980}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1084aab8cb7c0fa2ebb1d54c8b1e5aec}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83304e93d2e75c1cd8bfe7c2ec30c1c8}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1084aab8cb7c0fa2ebb1d54c8b1e5aec}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5c2bf5abff8b81f574f616837e91391}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ba1fa61fcf851188a6f16323dda1358}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5c2bf5abff8b81f574f616837e91391}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8783da3e87efcfa99529dc7f6d3e9b8e}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2175f52f4308c088458f9e54a1f1354}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8783da3e87efcfa99529dc7f6d3e9b8e}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31ca51fc93d252a1a57a65ebf4163c46}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga791ac090d6a8f2c79cd72f9072aef30f}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31ca51fc93d252a1a57a65ebf4163c46}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f3efc361a57e98dc7fd35b9ad6db3f3}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb4ef2030ec70a4635ca4ac38cca76cb}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f3efc361a57e98dc7fd35b9ad6db3f3}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a42808ce8e7e8c94c7a1748bc42b256}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf015be41f803007b9d0b2f3371e3621b}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a42808ce8e7e8c94c7a1748bc42b256}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68d4a45e6f9068e4c7ed2af48eeb9e16}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga206d175417e2c787b44b0734708a5c9a}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68d4a45e6f9068e4c7ed2af48eeb9e16}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab90fee6d415260e5eb61df78ff0bbc3d}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7209f008874dadf147cb5357ee46c226}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab90fee6d415260e5eb61df78ff0bbc3d}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fb2cac86c92bee0c7d29a1ee401aaa0}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58b4d8fa56d898ad6bf66ba8a4e098eb}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fb2cac86c92bee0c7d29a1ee401aaa0}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4915e6d23184afe98e5669b2575bfad}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93162a66091ffd4829ed8265f53fe977}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4915e6d23184afe98e5669b2575bfad}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17d1cabb7f95d9e773867888654ea3b0}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2e0bf399ea9175123c95c7010ef527d}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17d1cabb7f95d9e773867888654ea3b0}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad12de017f6c66c2b893b34d99c36c031}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89ea9e9c914052e2aecab16d57f2569d}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad12de017f6c66c2b893b34d99c36c031}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga325adfc64e83297e5feb842002f09142}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2df1f2a554fc014529da34620739bc4}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga325adfc64e83297e5feb842002f09142}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34624026fcafcbee1b6c88d7e7756aae}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga361a4228de4644d1d6a810f4d074eb5f}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34624026fcafcbee1b6c88d7e7756aae}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49834a4dc96f2cb8f792bd39d032abb4}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5ff2e59c16311405dc891f956c7ec96}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49834a4dc96f2cb8f792bd39d032abb4}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eb533d142b86083e8b163adc30999a7}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0996ddbc1dcd487c052a0ae81ab852e}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eb533d142b86083e8b163adc30999a7}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d4c2ff7be6ee9b3e31108c9877aef03}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65482dccb8701bf35d1397aadc1e7dde}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d4c2ff7be6ee9b3e31108c9877aef03}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8d890a441fc7b0a75e36caf1cbd7f2d}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2657192999f8d7f7fdd5c5ef14d884f}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8d890a441fc7b0a75e36caf1cbd7f2d}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga562629687ae7a0c506aa310709b5451e}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd584a3a9b6d6ae964c0484decb86a93}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga562629687ae7a0c506aa310709b5451e}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0fce6ba0c9c134b3f634c8495b1e9a2}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5a5e1f0f1a66d607984d02b96b7fa2a}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0fce6ba0c9c134b3f634c8495b1e9a2}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga733db908c55117942e05d21f1ed80d7e}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa1d6dbc3fc5025a9e7416cc4b40cb7d}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga733db908c55117942e05d21f1ed80d7e}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabe5f4c3cd58ca9f4749942e3e6e04ee}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga586c662a1dd2458cd1644e597c8da86d}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabe5f4c3cd58ca9f4749942e3e6e04ee}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f8a8529c7e6e9b2d9bcd4512888365a}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga941b39874446041b446c3102646a49b8}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f8a8529c7e6e9b2d9bcd4512888365a}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68e6bfdc20abbec37b36857af02f466d}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga702728de40ecf0afc5bc8f05ee243ece}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68e6bfdc20abbec37b36857af02f466d}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2211e33f4ca75397983086826a688656}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bd08e49dcb537e967ef7e8a7b30e9d0}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2211e33f4ca75397983086826a688656}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d55d2d1459b5de35264036663bc430b}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac642623c62041b1be7ce3af929c4f924}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d55d2d1459b5de35264036663bc430b}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c2c04e71ea402536a26c54e6f23116d}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e86579ebc64eda3a65fd8d40e15af57}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c2c04e71ea402536a26c54e6f23116d}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+R\+\_\+\+FFA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d6813f166c5bc78b7ceabcaf544202e}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA\+\_\+\+Msk}}~(0x\+FFFFFFFUL $<$$<$ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16fa4bf13579d29b57f7602489d043fe}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d6813f166c5bc78b7ceabcaf544202e}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+R\+\_\+\+FFA0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63a732f91a0c26a9e29151486e2af798}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b1a0f95bac4fed1a801da0cdbf2a833}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63a732f91a0c26a9e29151486e2af798}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+R\+\_\+\+FFA1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga692f0c606853b771a99e052cd0fe0995}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba35e135e17431de861e57b550421386}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga692f0c606853b771a99e052cd0fe0995}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+R\+\_\+\+FFA2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga197d8ba6187ed4b6842505ae99104992}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b64393197f5cd0bd6e4853828a98065}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga197d8ba6187ed4b6842505ae99104992}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+R\+\_\+\+FFA3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6c1a5ee723cd899b098e277386d86a4}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga111ce1e4500e2c0f543128dddbe941e9}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6c1a5ee723cd899b098e277386d86a4}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+R\+\_\+\+FFA4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d03c010394020f6172d2fceba9e02ea}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a824c777e7fea25f580bc313ed2ece6}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d03c010394020f6172d2fceba9e02ea}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+R\+\_\+\+FFA5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51918688a8985d110c995bf441a4f763}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd571c9c746225e9b856ce3a46c3bb2f}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51918688a8985d110c995bf441a4f763}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+R\+\_\+\+FFA6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01b319af3e2f1b59d544501192e24b68}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2afec157fe9684f1fa4b4401500f035}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01b319af3e2f1b59d544501192e24b68}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+R\+\_\+\+FFA7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62ff14edc65346f9e08e9f259a7fd45a}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d70e150cfd4866ea6b0a264ad45f51b}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62ff14edc65346f9e08e9f259a7fd45a}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+R\+\_\+\+FFA8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga141132dbc9c5d5a0a125c8aae363445b}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa802583aa70aadeb46366ff98eccaf1}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga141132dbc9c5d5a0a125c8aae363445b}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+R\+\_\+\+FFA9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3270aaea7647ea2c5ccbaf747ceffb5b}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ee7da4c7e42fa7576d965c4bf94c089}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3270aaea7647ea2c5ccbaf747ceffb5b}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+R\+\_\+\+FFA10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ac746965c32524f17be780be809bf29}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ac0384eab9b0cfdb491a960279fc438}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ac746965c32524f17be780be809bf29}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+R\+\_\+\+FFA11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5fec989f32c99595a73b0910dc92787}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacd7e79ab503ec5143b5848edac71817}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5fec989f32c99595a73b0910dc92787}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+R\+\_\+\+FFA12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e3859f0d8f9b1a52beaa72de195222b}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7873f1526050f5e666c22fb6a7e68b65}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e3859f0d8f9b1a52beaa72de195222b}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+R\+\_\+\+FFA13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ff3bf3a563646cf44a6dacfa1652cb0}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac74339b69a2e6f67df9b6e136089c0ee}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ff3bf3a563646cf44a6dacfa1652cb0}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+R\+\_\+\+FFA14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10da524219356b7c7aa0fff90ef718f1}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bdc473bfe275c940734d2c1775d982d}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10da524219356b7c7aa0fff90ef718f1}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+R\+\_\+\+FFA15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef1dfb17246f207f68f459a0f7f440df}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c72b1a17bc4a9c7ec3251af645e290d}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef1dfb17246f207f68f459a0f7f440df}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+R\+\_\+\+FFA16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f03a68e7428cc6c56b0f755246ecff4}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadac411834c4a2118354f7b160c292dd6}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f03a68e7428cc6c56b0f755246ecff4}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+R\+\_\+\+FFA17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9eccf63346520ce0fc6d72774b62957d}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf73b3c3d378246929f1092416546aa45}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9eccf63346520ce0fc6d72774b62957d}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+R\+\_\+\+FFA18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad328f6b0426811376fb96edd92ee17dd}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc2bf72b9f9c57ddcaf09449a208a4ef}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad328f6b0426811376fb96edd92ee17dd}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+R\+\_\+\+FFA19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffc95b44aaf8c77fb00666241311d78b}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a2371494a1ab03e90ff471b4e88d4eb}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffc95b44aaf8c77fb00666241311d78b}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+R\+\_\+\+FFA20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87cf0758a707ef8bae3f14ca07009487}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7359bb245f5bc6f9298bdae577c7f2d1}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87cf0758a707ef8bae3f14ca07009487}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+R\+\_\+\+FFA21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49398f11989a0fac67eea74c169add65}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4390bdfd6fb22feb6b64de18b45304d8}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49398f11989a0fac67eea74c169add65}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+R\+\_\+\+FFA22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab501571f610235c7a89d5ed6148ee4bb}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga029cfaf7e13f5214dd3e056b0984b1d8}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab501571f610235c7a89d5ed6148ee4bb}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+R\+\_\+\+FFA23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1258ce7b88510c0942cca2ec7443c749}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad969df81e8f4d8902ddf9ac76c7ff9d2}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1258ce7b88510c0942cca2ec7443c749}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+R\+\_\+\+FFA24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fe02633e558b53290fc5645ac903318}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d1adf29e37676017c67204623a45985}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fe02633e558b53290fc5645ac903318}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+R\+\_\+\+FFA25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf586e3c813baaa9026b78e158c90df0c}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40553faf034d88e215c71d40c08f774e}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf586e3c813baaa9026b78e158c90df0c}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+R\+\_\+\+FFA26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac224810fe7b45a273faa3d655bc64d44}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d347ff7528138f59d223adf7c838440}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac224810fe7b45a273faa3d655bc64d44}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+R\+\_\+\+FFA27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae312771a3ea200b9df91e30ddc1392d2}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ace5c7e4d87bebdc36d66de6cef7442}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae312771a3ea200b9df91e30ddc1392d2}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f05941c6d7ad0294283a20dc4307a56}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT\+\_\+\+Msk}}~(0x\+FFFFFFFUL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa571445875b08a9514e1d1b410a93ebd}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f05941c6d7ad0294283a20dc4307a56}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc33c5308d541004ba2961a7d0527278}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3ec1e2f9b9ccf2b4869cdf7c7328e60}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc33c5308d541004ba2961a7d0527278}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10ee3a44fa9dc10a77c9a0668a19ddab}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2457026460aecb52dba7ea17237b4dbe}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10ee3a44fa9dc10a77c9a0668a19ddab}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafc57ac18afd7bd0eb14e84dbc265a83}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66354c26d0252cc86729365b315a69ee}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafc57ac18afd7bd0eb14e84dbc265a83}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b9b6a83d65b39753f8208f45d0d72ce}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga087dc5f2bdfe084eb98d2a0d06a29f1d}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b9b6a83d65b39753f8208f45d0d72ce}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga562dc354461029230ead72878c01ba30}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c46367b7e5ea831e34ba4cf824a63da}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga562dc354461029230ead72878c01ba30}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe67ef97c9d6b04fcad49eccad2ce8a1}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga548238c7babf34116fdb44b4575e2664}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe67ef97c9d6b04fcad49eccad2ce8a1}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab13ad536db58592d5b4f2beb9c4f0469}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae403370a70f9ea2b6f9b449cafa6a91c}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab13ad536db58592d5b4f2beb9c4f0469}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32a9fa687af9f4bc3800be29ee32a3e6}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33e9f4334cf3bf9e7e30d5edf278a02b}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32a9fa687af9f4bc3800be29ee32a3e6}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9addaf5198f1b165bb8a1c5abe8c9a1f}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ccbdd2932828bfa1d68777cb595f12e}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9addaf5198f1b165bb8a1c5abe8c9a1f}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cb920b1dd24719e2fe959bc9fa27b2c}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8e4011791e551feeae33c47ef2b6a6a}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cb920b1dd24719e2fe959bc9fa27b2c}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafff61cabd030366925d3f3608cd81ec4}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19696d8b702b33eafe7f18aa0c6c1955}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafff61cabd030366925d3f3608cd81ec4}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad043d708a8b891182f6f36217bba8a70}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89e5e3ccd4250ad2360b91ef51248a66}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad043d708a8b891182f6f36217bba8a70}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7de851ce57bd07d4913bd409dee3f51}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae78ec392640f05b20a7c6877983588ae}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7de851ce57bd07d4913bd409dee3f51}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fc2cc6acea1e2a86083f9f0d5ce05c0}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa722eeef87f8a3f58ebfcb531645cc05}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fc2cc6acea1e2a86083f9f0d5ce05c0}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aad7b1d23bd498ecd99b4adcb239560}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2de45b22180cee8e9b3fef000869af3}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aad7b1d23bd498ecd99b4adcb239560}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d0e0b9363ac2965048f42ce3abc9518}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e8c965500f24cb92a72038e9db3a03}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d0e0b9363ac2965048f42ce3abc9518}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b832148df149f3f89b168bf1da68449}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4054fdf1fced195e59509a2282fd023}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b832148df149f3f89b168bf1da68449}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec1081e22c20c398d0a24cf2dba852ba}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a0970d03bb791397495af0762f54d65}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec1081e22c20c398d0a24cf2dba852ba}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0844889fa76d91d278d5694d916a04ca}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98ba61a8ef9d4e5cea606148281e432d}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0844889fa76d91d278d5694d916a04ca}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74353cfdb58079f47563079de3fd778b}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87064c634cec6fc2ee70fecbb04b92c2}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74353cfdb58079f47563079de3fd778b}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga093d17300bad7b8fa43bd6d264b07217}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0222f2ac5c4d4b9e6382d4dd8286bb2}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga093d17300bad7b8fa43bd6d264b07217}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bcf854bcce93e28d97db435631b81d8}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22534866322499e9d05513f0d41754fe}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bcf854bcce93e28d97db435631b81d8}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1090ef53e33de146fb08fdee8e8874f9}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9febd35acb8257833bf9dbbe18b063b}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1090ef53e33de146fb08fdee8e8874f9}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64eea4ed2c7c6a0c0c1a1b2e4acfd32f}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12e95e773be98669c171971d3be8cc8b}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64eea4ed2c7c6a0c0c1a1b2e4acfd32f}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57f3f41e8a31cd07be66cbd05eabfbe4}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63dd04052a79614027b3efe30ea1724a}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57f3f41e8a31cd07be66cbd05eabfbe4}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d5955b25bf2b59795d8864719ff0bf0}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga994fbfb885e73b4221b64f8bcb19631e}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d5955b25bf2b59795d8864719ff0bf0}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac30095caad0d9f62fc1aa0ba0ddd70c7}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf64c2c798a0c3bbe2745bf603e034a89}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac30095caad0d9f62fc1aa0ba0ddd70c7}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4c4ecc7e23c652a42b36df4494bc0bf}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf72e900b51c3c380a81832d0314643c2}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4c4ecc7e23c652a42b36df4494bc0bf}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf41ce0d3efb93360593d51fc1507ef37}{CAN\+\_\+\+F0\+R1\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38014ea45b62975627f8e222390f6819}{CAN\+\_\+\+F0\+R1\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf41ce0d3efb93360593d51fc1507ef37}{CAN\+\_\+\+F0\+R1\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf16111eec26fa5058aeac0945c0a481}{CAN\+\_\+\+F0\+R1\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e01c05df79304035c7aab1c7295bf3f}{CAN\+\_\+\+F0\+R1\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf16111eec26fa5058aeac0945c0a481}{CAN\+\_\+\+F0\+R1\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga269a36e254bdc397d46b7b04b25cf58c}{CAN\+\_\+\+F0\+R1\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga083282146d4db7f757fef86cf302eded}{CAN\+\_\+\+F0\+R1\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga269a36e254bdc397d46b7b04b25cf58c}{CAN\+\_\+\+F0\+R1\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad40133f8c3bdff4edac51999e63eb616}{CAN\+\_\+\+F0\+R1\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4a1adc2e4e550a38649a2bfd3662680}{CAN\+\_\+\+F0\+R1\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad40133f8c3bdff4edac51999e63eb616}{CAN\+\_\+\+F0\+R1\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5be6df46bddda042bca88f23939d6cf}{CAN\+\_\+\+F0\+R1\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0bfa15bf30fefb21f351228cde87981}{CAN\+\_\+\+F0\+R1\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5be6df46bddda042bca88f23939d6cf}{CAN\+\_\+\+F0\+R1\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0d0c4979d148b7aadf88999d127a8e4}{CAN\+\_\+\+F0\+R1\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5381c154ba89611bf4381657305ecb85}{CAN\+\_\+\+F0\+R1\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0d0c4979d148b7aadf88999d127a8e4}{CAN\+\_\+\+F0\+R1\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga559e44745ca384b08f8e3d370539e2a4}{CAN\+\_\+\+F0\+R1\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae224160853946732608f00ad008a6b1a}{CAN\+\_\+\+F0\+R1\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga559e44745ca384b08f8e3d370539e2a4}{CAN\+\_\+\+F0\+R1\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d0b187d74d01d2d7a9e0946287a523f}{CAN\+\_\+\+F0\+R1\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0c44034b5f42fa8250dbb8e46bc83eb}{CAN\+\_\+\+F0\+R1\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d0b187d74d01d2d7a9e0946287a523f}{CAN\+\_\+\+F0\+R1\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae373e9d2f9a170895ffab6051243a0f6}{CAN\+\_\+\+F0\+R1\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga465e092af3e73882f9eaffad13f36dea}{CAN\+\_\+\+F0\+R1\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae373e9d2f9a170895ffab6051243a0f6}{CAN\+\_\+\+F0\+R1\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ac0f1442cbee02cb21fca28b5fc61f6}{CAN\+\_\+\+F0\+R1\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1cb7ff6d513fec365eb5a830c3746f0}{CAN\+\_\+\+F0\+R1\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ac0f1442cbee02cb21fca28b5fc61f6}{CAN\+\_\+\+F0\+R1\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcb7c073dbc77461d7519a85f6377a08}{CAN\+\_\+\+F0\+R1\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b8a688856ca6b53417948f79932534d}{CAN\+\_\+\+F0\+R1\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcb7c073dbc77461d7519a85f6377a08}{CAN\+\_\+\+F0\+R1\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f982ab6a096e4421079c592b6791d47}{CAN\+\_\+\+F0\+R1\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72b81011a2d626ac398a387c89055935}{CAN\+\_\+\+F0\+R1\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f982ab6a096e4421079c592b6791d47}{CAN\+\_\+\+F0\+R1\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac70bfdc26446118697edbcd2d95b7676}{CAN\+\_\+\+F0\+R1\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac178a6710aeb6c58f725dd7f00af5d5a}{CAN\+\_\+\+F0\+R1\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac70bfdc26446118697edbcd2d95b7676}{CAN\+\_\+\+F0\+R1\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad67a5fe07e6f9e3b3330ad2a46d69d98}{CAN\+\_\+\+F0\+R1\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8aee1182bef65da056242c4ed49dd0ef}{CAN\+\_\+\+F0\+R1\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad67a5fe07e6f9e3b3330ad2a46d69d98}{CAN\+\_\+\+F0\+R1\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac932d38da89bcc4fe8cde14ebb59a29e}{CAN\+\_\+\+F0\+R1\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe16c95f454da44949977e4225590658}{CAN\+\_\+\+F0\+R1\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac932d38da89bcc4fe8cde14ebb59a29e}{CAN\+\_\+\+F0\+R1\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71b253d3185e16b606150fee2a19760d}{CAN\+\_\+\+F0\+R1\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb07dca9fddf64a3476f25f227e33e1f}{CAN\+\_\+\+F0\+R1\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71b253d3185e16b606150fee2a19760d}{CAN\+\_\+\+F0\+R1\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab87631b267fd39cfee4d253a3d7295b2}{CAN\+\_\+\+F0\+R1\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf019423a4b07e564dfe917b859e68e80}{CAN\+\_\+\+F0\+R1\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab87631b267fd39cfee4d253a3d7295b2}{CAN\+\_\+\+F0\+R1\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa35416758e3db5bceaff708bdbe5bdc0}{CAN\+\_\+\+F0\+R1\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ee508d40637a9d558d2ab85753395bd}{CAN\+\_\+\+F0\+R1\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa35416758e3db5bceaff708bdbe5bdc0}{CAN\+\_\+\+F0\+R1\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1a49c7f4d13a4e4b4038caaea711391}{CAN\+\_\+\+F0\+R1\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga827a459cd51a193d571a16e1d38fac22}{CAN\+\_\+\+F0\+R1\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1a49c7f4d13a4e4b4038caaea711391}{CAN\+\_\+\+F0\+R1\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75a34023fcd221fc010aaa51065d59dc}{CAN\+\_\+\+F0\+R1\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ecfbfd6f5e129d690f1cb62ee344d78}{CAN\+\_\+\+F0\+R1\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75a34023fcd221fc010aaa51065d59dc}{CAN\+\_\+\+F0\+R1\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574954093b93f62bcfa5cd31e366c2e8}{CAN\+\_\+\+F0\+R1\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a0568e276f245e1f167e673a1f5b92e}{CAN\+\_\+\+F0\+R1\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574954093b93f62bcfa5cd31e366c2e8}{CAN\+\_\+\+F0\+R1\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41cb6ebc16634fc1a187d536575f47dc}{CAN\+\_\+\+F0\+R1\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb71599bae1e35e750524708ac5824f1}{CAN\+\_\+\+F0\+R1\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41cb6ebc16634fc1a187d536575f47dc}{CAN\+\_\+\+F0\+R1\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56eff75e99dbbdd3e4ffe99ae98cd769}{CAN\+\_\+\+F0\+R1\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7589f9a62f9f5406934266820a265f3a}{CAN\+\_\+\+F0\+R1\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56eff75e99dbbdd3e4ffe99ae98cd769}{CAN\+\_\+\+F0\+R1\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95d558afd743b97060008ebad600c249}{CAN\+\_\+\+F0\+R1\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a0db2ff3fcf3ecd929d61e548905685}{CAN\+\_\+\+F0\+R1\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95d558afd743b97060008ebad600c249}{CAN\+\_\+\+F0\+R1\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05249fde15f0ea5a4447a370ba33f344}{CAN\+\_\+\+F0\+R1\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2161321c3b0857a9ca07bc45ac9cd1be}{CAN\+\_\+\+F0\+R1\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05249fde15f0ea5a4447a370ba33f344}{CAN\+\_\+\+F0\+R1\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2e99f0edf1d250d640fda6790e5f8e7}{CAN\+\_\+\+F0\+R1\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa85c1d5ccfd6241059822a3aadc1053d}{CAN\+\_\+\+F0\+R1\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2e99f0edf1d250d640fda6790e5f8e7}{CAN\+\_\+\+F0\+R1\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d00a7d84706b341bf587c7f329ddf88}{CAN\+\_\+\+F0\+R1\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d82ba565f065b4dec733d002c02498b}{CAN\+\_\+\+F0\+R1\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d00a7d84706b341bf587c7f329ddf88}{CAN\+\_\+\+F0\+R1\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf334329b9d4faf3443e12317303b45d6}{CAN\+\_\+\+F0\+R1\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga199d63d7155cb5212982d4902e31e70c}{CAN\+\_\+\+F0\+R1\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf334329b9d4faf3443e12317303b45d6}{CAN\+\_\+\+F0\+R1\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb63f1377b7f9dfd87c3ef59a5977ee3}{CAN\+\_\+\+F0\+R1\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac82d92ad6fb51b340e8a52da903e1009}{CAN\+\_\+\+F0\+R1\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb63f1377b7f9dfd87c3ef59a5977ee3}{CAN\+\_\+\+F0\+R1\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe7e2b3d7caf0ff01c856374d60f8345}{CAN\+\_\+\+F0\+R1\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa0a651933135336bc14baa3e0a56ab1}{CAN\+\_\+\+F0\+R1\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe7e2b3d7caf0ff01c856374d60f8345}{CAN\+\_\+\+F0\+R1\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9766eac13c78b86a31cd64e0d6bea0d}{CAN\+\_\+\+F0\+R1\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad2a1d8bb83dfcd9f13d25e8ed098b54}{CAN\+\_\+\+F0\+R1\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9766eac13c78b86a31cd64e0d6bea0d}{CAN\+\_\+\+F0\+R1\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e5e5a0416bc721a85eb46e256c35262}{CAN\+\_\+\+F0\+R1\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c9745bc78a65538cbe0fb0d09911554}{CAN\+\_\+\+F0\+R1\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e5e5a0416bc721a85eb46e256c35262}{CAN\+\_\+\+F0\+R1\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7196f5a41c5a7692fa31249177a70de5}{CAN\+\_\+\+F1\+R1\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf74bbd84aff2eb3891f6f6d0c418793c}{CAN\+\_\+\+F1\+R1\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7196f5a41c5a7692fa31249177a70de5}{CAN\+\_\+\+F1\+R1\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa957dafcd250c1c36d38a0da7a94d0b6}{CAN\+\_\+\+F1\+R1\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2cb33663f4220e5a0d416cbddcec193}{CAN\+\_\+\+F1\+R1\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa957dafcd250c1c36d38a0da7a94d0b6}{CAN\+\_\+\+F1\+R1\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab76348b5edccc3dff80131b8c8c66d91}{CAN\+\_\+\+F1\+R1\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86d75200e9ead1afbe88add086ac4bb4}{CAN\+\_\+\+F1\+R1\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab76348b5edccc3dff80131b8c8c66d91}{CAN\+\_\+\+F1\+R1\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga489dfc442d364861f5f985aae7651179}{CAN\+\_\+\+F1\+R1\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4dbe3b567fca94f5d5e4c877e0383d4}{CAN\+\_\+\+F1\+R1\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga489dfc442d364861f5f985aae7651179}{CAN\+\_\+\+F1\+R1\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48fba4b8013f5aa76ca9008eb1942423}{CAN\+\_\+\+F1\+R1\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab74c1e5fba0af06b783289d56a8d743a}{CAN\+\_\+\+F1\+R1\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48fba4b8013f5aa76ca9008eb1942423}{CAN\+\_\+\+F1\+R1\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13b02c35ea2380f0f839784fc618090a}{CAN\+\_\+\+F1\+R1\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga163dda15630c6f057bac420a8cb393d8}{CAN\+\_\+\+F1\+R1\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13b02c35ea2380f0f839784fc618090a}{CAN\+\_\+\+F1\+R1\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbe821726bd0ab42de7eb6ba9b497e56}{CAN\+\_\+\+F1\+R1\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd27041e24d500c940abed9aaa53910d}{CAN\+\_\+\+F1\+R1\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbe821726bd0ab42de7eb6ba9b497e56}{CAN\+\_\+\+F1\+R1\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga655b773dfa0dfe1e62cd8560a8dcb150}{CAN\+\_\+\+F1\+R1\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadfffc15f309b85cc3abd7439ea4b8c6}{CAN\+\_\+\+F1\+R1\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga655b773dfa0dfe1e62cd8560a8dcb150}{CAN\+\_\+\+F1\+R1\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1dd516a1cf52c63b64b028d7528da7b}{CAN\+\_\+\+F1\+R1\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf2588b13464de27f12768d33a75d2ba}{CAN\+\_\+\+F1\+R1\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1dd516a1cf52c63b64b028d7528da7b}{CAN\+\_\+\+F1\+R1\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4645154d1f265dee267626ae43e35eae}{CAN\+\_\+\+F1\+R1\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga979839e5c63f94eb294a09b74f5c09bf}{CAN\+\_\+\+F1\+R1\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4645154d1f265dee267626ae43e35eae}{CAN\+\_\+\+F1\+R1\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dbe75098babb0ad9de21a966115c4cb}{CAN\+\_\+\+F1\+R1\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f049fa606d557a8a468747c6d285357}{CAN\+\_\+\+F1\+R1\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dbe75098babb0ad9de21a966115c4cb}{CAN\+\_\+\+F1\+R1\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b5ea83ec6fdbcc28d0f2c907276bec9}{CAN\+\_\+\+F1\+R1\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43409866ee9e6ea1712f50679a4bb212}{CAN\+\_\+\+F1\+R1\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b5ea83ec6fdbcc28d0f2c907276bec9}{CAN\+\_\+\+F1\+R1\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd728a049ed7528b585dd56bd4e1d2cd}{CAN\+\_\+\+F1\+R1\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f86fb2f2080f513d8392d389cdaa1fd}{CAN\+\_\+\+F1\+R1\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd728a049ed7528b585dd56bd4e1d2cd}{CAN\+\_\+\+F1\+R1\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf67d90e15499f16cb9903c75ffa2cdd}{CAN\+\_\+\+F1\+R1\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c1b7aeeb196a6564b2b3f049590520e}{CAN\+\_\+\+F1\+R1\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf67d90e15499f16cb9903c75ffa2cdd}{CAN\+\_\+\+F1\+R1\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dd92e83b650c454a58a4e5bb0a2bae0}{CAN\+\_\+\+F1\+R1\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45bad406315318f9cecb0c783ac7218d}{CAN\+\_\+\+F1\+R1\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dd92e83b650c454a58a4e5bb0a2bae0}{CAN\+\_\+\+F1\+R1\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga303d03c806b2cd4ae51703db085ff55b}{CAN\+\_\+\+F1\+R1\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b105deaf668c0e04950be0de975bcde}{CAN\+\_\+\+F1\+R1\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga303d03c806b2cd4ae51703db085ff55b}{CAN\+\_\+\+F1\+R1\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd648d6b54d04ac636e7536a08d11ebb}{CAN\+\_\+\+F1\+R1\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84fabcf9736d7ef78587ff63cb6b1373}{CAN\+\_\+\+F1\+R1\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd648d6b54d04ac636e7536a08d11ebb}{CAN\+\_\+\+F1\+R1\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48d839533fbd0dcc34aee11644d5f849}{CAN\+\_\+\+F1\+R1\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga966d41aca2269fd8cb6830dbbd176140}{CAN\+\_\+\+F1\+R1\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48d839533fbd0dcc34aee11644d5f849}{CAN\+\_\+\+F1\+R1\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab67914799f407244afdbf1ade349dbf3}{CAN\+\_\+\+F1\+R1\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a53cd0cf8722dc63b8ff26d4b0fa0f7}{CAN\+\_\+\+F1\+R1\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab67914799f407244afdbf1ade349dbf3}{CAN\+\_\+\+F1\+R1\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e0c47dda83f3ce3f3e5b18f3fb93b35}{CAN\+\_\+\+F1\+R1\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fb64b2b59f73045b3ead12ab1211b4b}{CAN\+\_\+\+F1\+R1\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e0c47dda83f3ce3f3e5b18f3fb93b35}{CAN\+\_\+\+F1\+R1\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga122f1435ff77893cee8ec0d39fbfb178}{CAN\+\_\+\+F1\+R1\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad558faeeeaf748bdface31d4bd3ed5b6}{CAN\+\_\+\+F1\+R1\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga122f1435ff77893cee8ec0d39fbfb178}{CAN\+\_\+\+F1\+R1\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7164f10425d3caf734b284f3bc3b5449}{CAN\+\_\+\+F1\+R1\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab16bc53f206b1f318e5fe8c248294fec}{CAN\+\_\+\+F1\+R1\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7164f10425d3caf734b284f3bc3b5449}{CAN\+\_\+\+F1\+R1\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ddbed5a2b9531b528d32857123af10a}{CAN\+\_\+\+F1\+R1\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42841c82744146dc70e8e679b5904e02}{CAN\+\_\+\+F1\+R1\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ddbed5a2b9531b528d32857123af10a}{CAN\+\_\+\+F1\+R1\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc01c86ecce551ede43bfeafbbbb384}{CAN\+\_\+\+F1\+R1\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1f961b642e42faaaf495c9ec099c128}{CAN\+\_\+\+F1\+R1\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc01c86ecce551ede43bfeafbbbb384}{CAN\+\_\+\+F1\+R1\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9660622aa2fe3253f7b29e7591462002}{CAN\+\_\+\+F1\+R1\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96670686c71a15631ec2f772973dd7d5}{CAN\+\_\+\+F1\+R1\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9660622aa2fe3253f7b29e7591462002}{CAN\+\_\+\+F1\+R1\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0f80f8443876e5a992b6b320f19d537}{CAN\+\_\+\+F1\+R1\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2d8b1a30c3a6ae1f75369abc445ab7d}{CAN\+\_\+\+F1\+R1\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0f80f8443876e5a992b6b320f19d537}{CAN\+\_\+\+F1\+R1\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad90d82d2f8485e7e9a530992ac4a84e0}{CAN\+\_\+\+F1\+R1\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf027c958889ab93acfb1b86988269874}{CAN\+\_\+\+F1\+R1\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad90d82d2f8485e7e9a530992ac4a84e0}{CAN\+\_\+\+F1\+R1\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dd73fe9a0c9c29fcb103e241ed3c4af}{CAN\+\_\+\+F1\+R1\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32400e283bc0037da21f0c913bb860b6}{CAN\+\_\+\+F1\+R1\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dd73fe9a0c9c29fcb103e241ed3c4af}{CAN\+\_\+\+F1\+R1\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1bc410d11b14bfa426de7b7977bee14}{CAN\+\_\+\+F1\+R1\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb0467d664f27b3ca8ef4ad220593c46}{CAN\+\_\+\+F1\+R1\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1bc410d11b14bfa426de7b7977bee14}{CAN\+\_\+\+F1\+R1\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac48a223c7f7282dc22db7c2e0d557f35}{CAN\+\_\+\+F1\+R1\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c3e3090ab67a54830be208a628efd8f}{CAN\+\_\+\+F1\+R1\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac48a223c7f7282dc22db7c2e0d557f35}{CAN\+\_\+\+F1\+R1\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf45ba201e41f2fd71cda39c7010f65e0}{CAN\+\_\+\+F1\+R1\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85034e026be1af5e45e5d15537449e6d}{CAN\+\_\+\+F1\+R1\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf45ba201e41f2fd71cda39c7010f65e0}{CAN\+\_\+\+F1\+R1\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1345bf0889997c6316180e9754c3e18}{CAN\+\_\+\+F1\+R1\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ddfc083d58a190057fb67e4eb31136b}{CAN\+\_\+\+F1\+R1\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1345bf0889997c6316180e9754c3e18}{CAN\+\_\+\+F1\+R1\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac32a7356281dd4bfe7825df1f7cf2cb9}{CAN\+\_\+\+F2\+R1\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf17f4c3e553020ee893415796bd29d84}{CAN\+\_\+\+F2\+R1\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac32a7356281dd4bfe7825df1f7cf2cb9}{CAN\+\_\+\+F2\+R1\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63a45584a55de290532b6835fadf480a}{CAN\+\_\+\+F2\+R1\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae97de172023462e5f40d4b420209809b}{CAN\+\_\+\+F2\+R1\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63a45584a55de290532b6835fadf480a}{CAN\+\_\+\+F2\+R1\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42aa2e179dd31d2ef7373acb814223f2}{CAN\+\_\+\+F2\+R1\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23008ac61893eb6a65ab9041c53a84ee}{CAN\+\_\+\+F2\+R1\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42aa2e179dd31d2ef7373acb814223f2}{CAN\+\_\+\+F2\+R1\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc7f6fc0a5744d9f9246ae814dde3a00}{CAN\+\_\+\+F2\+R1\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad559580b386d0c621a6bf7292c706e36}{CAN\+\_\+\+F2\+R1\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc7f6fc0a5744d9f9246ae814dde3a00}{CAN\+\_\+\+F2\+R1\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7555733c5e81d91c22ef16a2954e58a0}{CAN\+\_\+\+F2\+R1\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e52ca421788d68f3edb9a52434374dd}{CAN\+\_\+\+F2\+R1\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7555733c5e81d91c22ef16a2954e58a0}{CAN\+\_\+\+F2\+R1\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3302502cfe80c87773630dbb3fe8eab1}{CAN\+\_\+\+F2\+R1\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96a97a9711a0a53a7ee18907e95d8887}{CAN\+\_\+\+F2\+R1\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3302502cfe80c87773630dbb3fe8eab1}{CAN\+\_\+\+F2\+R1\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c22e704c9d4404892df4086290e68ec}{CAN\+\_\+\+F2\+R1\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f73f1bd0d3246f27d7a91a620fb3cc7}{CAN\+\_\+\+F2\+R1\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c22e704c9d4404892df4086290e68ec}{CAN\+\_\+\+F2\+R1\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga569ec796b80a5c48de939b628a2368d8}{CAN\+\_\+\+F2\+R1\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72bf4a6050af614eb1ac85c76feb95cc}{CAN\+\_\+\+F2\+R1\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga569ec796b80a5c48de939b628a2368d8}{CAN\+\_\+\+F2\+R1\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc5dd0d405b5a0e37c5a7b44e3ddb27d}{CAN\+\_\+\+F2\+R1\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad484c083bc2023deda5840facc549908}{CAN\+\_\+\+F2\+R1\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc5dd0d405b5a0e37c5a7b44e3ddb27d}{CAN\+\_\+\+F2\+R1\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c52c1e2532edd862c9480c22ee72340}{CAN\+\_\+\+F2\+R1\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d0e05e4824f05e2cf12b3d0a0b7f319}{CAN\+\_\+\+F2\+R1\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c52c1e2532edd862c9480c22ee72340}{CAN\+\_\+\+F2\+R1\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae64a55a94cadc65b398bd15569223715}{CAN\+\_\+\+F2\+R1\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga022da7a86e8174aff1054eb1aef2c73c}{CAN\+\_\+\+F2\+R1\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae64a55a94cadc65b398bd15569223715}{CAN\+\_\+\+F2\+R1\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeac622ae5a702f2f5ca04eb6d07ba57}{CAN\+\_\+\+F2\+R1\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedf715fa1ef43c8461408944e4aecec7}{CAN\+\_\+\+F2\+R1\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeac622ae5a702f2f5ca04eb6d07ba57}{CAN\+\_\+\+F2\+R1\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dae1f468ba956371b53f200658cb93e}{CAN\+\_\+\+F2\+R1\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47960a79c582cbc9bfef85c411a2be94}{CAN\+\_\+\+F2\+R1\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dae1f468ba956371b53f200658cb93e}{CAN\+\_\+\+F2\+R1\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82190e04cc99936f1670f81b3e3306d5}{CAN\+\_\+\+F2\+R1\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8c6e3cf3a4d1e9d722e820a3a0c1b6a}{CAN\+\_\+\+F2\+R1\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82190e04cc99936f1670f81b3e3306d5}{CAN\+\_\+\+F2\+R1\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6722c1954e4dc9dce4931ca68545afd}{CAN\+\_\+\+F2\+R1\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga421a366074fb422686461a92abd1259e}{CAN\+\_\+\+F2\+R1\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6722c1954e4dc9dce4931ca68545afd}{CAN\+\_\+\+F2\+R1\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f6b097d716445b57eb181592d9543c7}{CAN\+\_\+\+F2\+R1\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga178a0308db954b97818401be1f28a990}{CAN\+\_\+\+F2\+R1\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f6b097d716445b57eb181592d9543c7}{CAN\+\_\+\+F2\+R1\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d3c41f4d8ac19d40bc8ce0a6c4bf7bf}{CAN\+\_\+\+F2\+R1\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab60aef7e45f8d12777032321a33cdb38}{CAN\+\_\+\+F2\+R1\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d3c41f4d8ac19d40bc8ce0a6c4bf7bf}{CAN\+\_\+\+F2\+R1\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa515e5239f2fb3f7669106b0a42ce00b}{CAN\+\_\+\+F2\+R1\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0483dac5b6986246a3ba106fbeb8e3bd}{CAN\+\_\+\+F2\+R1\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa515e5239f2fb3f7669106b0a42ce00b}{CAN\+\_\+\+F2\+R1\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7132daf6ddf622a30b31b0dc82b77bcf}{CAN\+\_\+\+F2\+R1\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga259b472c9c9f158e1701c8b8d5a940b9}{CAN\+\_\+\+F2\+R1\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7132daf6ddf622a30b31b0dc82b77bcf}{CAN\+\_\+\+F2\+R1\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55a8f0a1951ca9c9e8cdbac39f64ec6e}{CAN\+\_\+\+F2\+R1\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23db612c79422bee815e437d6aaf5a6c}{CAN\+\_\+\+F2\+R1\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55a8f0a1951ca9c9e8cdbac39f64ec6e}{CAN\+\_\+\+F2\+R1\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58042a29bd588ca97015f8de46239641}{CAN\+\_\+\+F2\+R1\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef9a469e877bfa29f4edb66730c43d43}{CAN\+\_\+\+F2\+R1\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58042a29bd588ca97015f8de46239641}{CAN\+\_\+\+F2\+R1\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6e2ea1ce258fc480fb8b2b12a885c9f}{CAN\+\_\+\+F2\+R1\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4edc4a54cc13f63afe8dbe3aa37776a5}{CAN\+\_\+\+F2\+R1\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6e2ea1ce258fc480fb8b2b12a885c9f}{CAN\+\_\+\+F2\+R1\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc6ff16cdc9d4b088573f668d99747af}{CAN\+\_\+\+F2\+R1\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga169f5fb3dd35ae2b048c8c05c3e202d7}{CAN\+\_\+\+F2\+R1\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc6ff16cdc9d4b088573f668d99747af}{CAN\+\_\+\+F2\+R1\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9dd3a87b66e7f305670c551b67bff47}{CAN\+\_\+\+F2\+R1\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0073b206235b3c33a9b831e5027e3bf0}{CAN\+\_\+\+F2\+R1\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9dd3a87b66e7f305670c551b67bff47}{CAN\+\_\+\+F2\+R1\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga353eaadcd9e7a6ffd389c81f75e5b860}{CAN\+\_\+\+F2\+R1\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga459caea38417d17c042e52ba38eb3c1b}{CAN\+\_\+\+F2\+R1\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga353eaadcd9e7a6ffd389c81f75e5b860}{CAN\+\_\+\+F2\+R1\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6516de993c142d8a23cc647e9b06ecd2}{CAN\+\_\+\+F2\+R1\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0da8cd8657f6e67f1d86fc9f695bb4e}{CAN\+\_\+\+F2\+R1\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6516de993c142d8a23cc647e9b06ecd2}{CAN\+\_\+\+F2\+R1\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14b6583d5cb48decd72eb2bee4113c48}{CAN\+\_\+\+F2\+R1\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80c9ae7f2eca3db813737c49d49f2b08}{CAN\+\_\+\+F2\+R1\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14b6583d5cb48decd72eb2bee4113c48}{CAN\+\_\+\+F2\+R1\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14b6942aff7b854ed29d7bb8affba388}{CAN\+\_\+\+F2\+R1\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d6b6c109e359e3d2a07e6626c2b4aff}{CAN\+\_\+\+F2\+R1\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14b6942aff7b854ed29d7bb8affba388}{CAN\+\_\+\+F2\+R1\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6d262f3000a3723269b53cf0c4f3ad2}{CAN\+\_\+\+F2\+R1\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c4d05997d8930291c8ab2bb19545714}{CAN\+\_\+\+F2\+R1\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6d262f3000a3723269b53cf0c4f3ad2}{CAN\+\_\+\+F2\+R1\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dc1ecaa773500c32c41363b2dff8e72}{CAN\+\_\+\+F2\+R1\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5431f98aafd2a7f8158a335d65ebea1}{CAN\+\_\+\+F2\+R1\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dc1ecaa773500c32c41363b2dff8e72}{CAN\+\_\+\+F2\+R1\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga317461fc99abac5a1b3c44487499d315}{CAN\+\_\+\+F2\+R1\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad79345a758898023543bd5384be09758}{CAN\+\_\+\+F2\+R1\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga317461fc99abac5a1b3c44487499d315}{CAN\+\_\+\+F2\+R1\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ef1c89364eec52f78811d7a8e40d0b4}{CAN\+\_\+\+F2\+R1\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaada8442f47c1fffb00c13e404d036122}{CAN\+\_\+\+F2\+R1\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ef1c89364eec52f78811d7a8e40d0b4}{CAN\+\_\+\+F2\+R1\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c1d5628f543d31326f122516ae8d36c}{CAN\+\_\+\+F3\+R1\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bc065319a9862c1f5ca7326b790ef53}{CAN\+\_\+\+F3\+R1\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c1d5628f543d31326f122516ae8d36c}{CAN\+\_\+\+F3\+R1\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4654a2f7909715abd47c047c550d2ca}{CAN\+\_\+\+F3\+R1\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42e636521c72a20aa8380fe4fe150b91}{CAN\+\_\+\+F3\+R1\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4654a2f7909715abd47c047c550d2ca}{CAN\+\_\+\+F3\+R1\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06d554341693c4f1e9cb5ec2d90c74ca}{CAN\+\_\+\+F3\+R1\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga217f5b77e4fefb2d1135187ee2b5bbf2}{CAN\+\_\+\+F3\+R1\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06d554341693c4f1e9cb5ec2d90c74ca}{CAN\+\_\+\+F3\+R1\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga496aa97ec5c7995b3a6da8e9b33c660e}{CAN\+\_\+\+F3\+R1\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7693dcf6c0011bbeb19e0413a5ce1f56}{CAN\+\_\+\+F3\+R1\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga496aa97ec5c7995b3a6da8e9b33c660e}{CAN\+\_\+\+F3\+R1\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62eb0d7464f228fd13f2d567e66b0225}{CAN\+\_\+\+F3\+R1\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bffde5d3e1e2e75f4facc98903620f7}{CAN\+\_\+\+F3\+R1\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62eb0d7464f228fd13f2d567e66b0225}{CAN\+\_\+\+F3\+R1\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e25fcc0e53a3e2d271e06f8985a1e98}{CAN\+\_\+\+F3\+R1\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30ccdfd3676f314e749cc205ffcfe1cf}{CAN\+\_\+\+F3\+R1\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e25fcc0e53a3e2d271e06f8985a1e98}{CAN\+\_\+\+F3\+R1\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fa5eeffce32825d18dd6ae540691a43}{CAN\+\_\+\+F3\+R1\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b2aa80397b4961a33b41303aa348ea1}{CAN\+\_\+\+F3\+R1\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fa5eeffce32825d18dd6ae540691a43}{CAN\+\_\+\+F3\+R1\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f51e4b529f2c096fb6fec2b6d7df1f5}{CAN\+\_\+\+F3\+R1\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b7072c9b829c7df660eb2dea05ee8d8}{CAN\+\_\+\+F3\+R1\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f51e4b529f2c096fb6fec2b6d7df1f5}{CAN\+\_\+\+F3\+R1\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa223fb562425adcb7022b2b5e6f0da6}{CAN\+\_\+\+F3\+R1\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad016208d1aa9008aaba9a887a1e8b6fa}{CAN\+\_\+\+F3\+R1\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa223fb562425adcb7022b2b5e6f0da6}{CAN\+\_\+\+F3\+R1\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga900e4c0c595155e852cbc17fda96e9ee}{CAN\+\_\+\+F3\+R1\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4f4f0d2b56860e36f7777ab397e8609}{CAN\+\_\+\+F3\+R1\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga900e4c0c595155e852cbc17fda96e9ee}{CAN\+\_\+\+F3\+R1\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a3ae8c895b853d340ff7a133870164a}{CAN\+\_\+\+F3\+R1\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcfc2559b456c3af3804a22e0fb5c50d}{CAN\+\_\+\+F3\+R1\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a3ae8c895b853d340ff7a133870164a}{CAN\+\_\+\+F3\+R1\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68222a41a14bb43bc6d2f0fc4dee1e0f}{CAN\+\_\+\+F3\+R1\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7df8031e3a2f661b45fdbde58a26c6b6}{CAN\+\_\+\+F3\+R1\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68222a41a14bb43bc6d2f0fc4dee1e0f}{CAN\+\_\+\+F3\+R1\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec2bac1777b3ebef8b3a22d22514a4b2}{CAN\+\_\+\+F3\+R1\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c6baa9ac6a1cdd55c2d51ee40cf8f2d}{CAN\+\_\+\+F3\+R1\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec2bac1777b3ebef8b3a22d22514a4b2}{CAN\+\_\+\+F3\+R1\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47f4c6942bebdcb179b5092520842e91}{CAN\+\_\+\+F3\+R1\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95fc8c778ffa6deac5a202985fdd98ae}{CAN\+\_\+\+F3\+R1\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47f4c6942bebdcb179b5092520842e91}{CAN\+\_\+\+F3\+R1\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3cbf7b6b28dce1e65f4377273b060b7}{CAN\+\_\+\+F3\+R1\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c4a4998f2ddc12771da116b1c20d765}{CAN\+\_\+\+F3\+R1\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3cbf7b6b28dce1e65f4377273b060b7}{CAN\+\_\+\+F3\+R1\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d5afdf5c983489b0bcd8029a6e1c45a}{CAN\+\_\+\+F3\+R1\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fb6157fc48147e6c74ed348d156bfa1}{CAN\+\_\+\+F3\+R1\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d5afdf5c983489b0bcd8029a6e1c45a}{CAN\+\_\+\+F3\+R1\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadc1997d8f970761e068263b8aa9f439}{CAN\+\_\+\+F3\+R1\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadcf2a14e752519bf8a90129fb9d42b1}{CAN\+\_\+\+F3\+R1\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadc1997d8f970761e068263b8aa9f439}{CAN\+\_\+\+F3\+R1\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8221248c305454dd5071679742a56383}{CAN\+\_\+\+F3\+R1\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47c5296c991b481548302478df85e477}{CAN\+\_\+\+F3\+R1\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8221248c305454dd5071679742a56383}{CAN\+\_\+\+F3\+R1\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad84e18a8d220d1dbf071afcbe969b976}{CAN\+\_\+\+F3\+R1\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga657b8cda94fd736a4831ab4086ae746f}{CAN\+\_\+\+F3\+R1\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad84e18a8d220d1dbf071afcbe969b976}{CAN\+\_\+\+F3\+R1\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3806303c3cfe2dcee6e3409eb1492b6}{CAN\+\_\+\+F3\+R1\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga435edc4b2055ac2d1c3ce616a9c1b236}{CAN\+\_\+\+F3\+R1\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3806303c3cfe2dcee6e3409eb1492b6}{CAN\+\_\+\+F3\+R1\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05e8b9d7e4cdc6856c6ad61d15fae9f2}{CAN\+\_\+\+F3\+R1\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa508de7087eb832ecaf353a4b6821ef}{CAN\+\_\+\+F3\+R1\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05e8b9d7e4cdc6856c6ad61d15fae9f2}{CAN\+\_\+\+F3\+R1\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1c6bf19e9356adcb47a75895b653025}{CAN\+\_\+\+F3\+R1\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga643ceb9293665b8307e63ae0e1700d91}{CAN\+\_\+\+F3\+R1\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1c6bf19e9356adcb47a75895b653025}{CAN\+\_\+\+F3\+R1\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12f9cc55362b508457dae2a22f3577b9}{CAN\+\_\+\+F3\+R1\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91f5887e884fcf423d680798f4e372bb}{CAN\+\_\+\+F3\+R1\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12f9cc55362b508457dae2a22f3577b9}{CAN\+\_\+\+F3\+R1\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53b384413c96686c5b6d955edf3605e7}{CAN\+\_\+\+F3\+R1\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6adc9c7706f39f7c33760fe6b8c5d17e}{CAN\+\_\+\+F3\+R1\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53b384413c96686c5b6d955edf3605e7}{CAN\+\_\+\+F3\+R1\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84c095337bdce797f169006a2b79ecda}{CAN\+\_\+\+F3\+R1\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7581186f0241f6db9f63a0a0db22919}{CAN\+\_\+\+F3\+R1\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84c095337bdce797f169006a2b79ecda}{CAN\+\_\+\+F3\+R1\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad411d7ebb23972f68d8d3622a89de73e}{CAN\+\_\+\+F3\+R1\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43b4c084e802398ad265ceb69cfd7519}{CAN\+\_\+\+F3\+R1\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad411d7ebb23972f68d8d3622a89de73e}{CAN\+\_\+\+F3\+R1\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56aa4a1d23228828e880810e6d644054}{CAN\+\_\+\+F3\+R1\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade732503a8d41e3f1bb338a2a8103bd2}{CAN\+\_\+\+F3\+R1\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56aa4a1d23228828e880810e6d644054}{CAN\+\_\+\+F3\+R1\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a14d8e964a880b27705af96225917cb}{CAN\+\_\+\+F3\+R1\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7539a7f651425a757a549205544e508c}{CAN\+\_\+\+F3\+R1\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a14d8e964a880b27705af96225917cb}{CAN\+\_\+\+F3\+R1\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62dea0d389306d34595416ca334c7bf1}{CAN\+\_\+\+F3\+R1\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ec25e4ba3ebaf53780e2b8da63e4a3b}{CAN\+\_\+\+F3\+R1\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62dea0d389306d34595416ca334c7bf1}{CAN\+\_\+\+F3\+R1\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04da25e051a24c10b8d59f6a87818fb0}{CAN\+\_\+\+F3\+R1\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8268be8b5477f813c165e851acd41a2}{CAN\+\_\+\+F3\+R1\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04da25e051a24c10b8d59f6a87818fb0}{CAN\+\_\+\+F3\+R1\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc9b888a2c0f23588c4f79d7e1545c61}{CAN\+\_\+\+F3\+R1\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga494ad7f35d8552b8494379916a987074}{CAN\+\_\+\+F3\+R1\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc9b888a2c0f23588c4f79d7e1545c61}{CAN\+\_\+\+F3\+R1\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf5486013f92f3646e9ac903676b6743}{CAN\+\_\+\+F3\+R1\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15bbe0d2d24dc95e10156c2541feb4c4}{CAN\+\_\+\+F3\+R1\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf5486013f92f3646e9ac903676b6743}{CAN\+\_\+\+F3\+R1\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7988e6a122cc6084ea40df4b66de5f0f}{CAN\+\_\+\+F4\+R1\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0eb0d4d21c082c8381271ab146431993}{CAN\+\_\+\+F4\+R1\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7988e6a122cc6084ea40df4b66de5f0f}{CAN\+\_\+\+F4\+R1\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa88382bdd2a166258413d39fbb436050}{CAN\+\_\+\+F4\+R1\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91922c78bf92f051b8e8abbf9cc1f6e9}{CAN\+\_\+\+F4\+R1\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa88382bdd2a166258413d39fbb436050}{CAN\+\_\+\+F4\+R1\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6564dfdae0be64785df0d766aa5c149}{CAN\+\_\+\+F4\+R1\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae56f77f869114e69525353f96004f955}{CAN\+\_\+\+F4\+R1\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6564dfdae0be64785df0d766aa5c149}{CAN\+\_\+\+F4\+R1\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga786fe254e7a86a2ac517ea453f78e120}{CAN\+\_\+\+F4\+R1\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga951a8213e55b01ecedcef870c85841e7}{CAN\+\_\+\+F4\+R1\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga786fe254e7a86a2ac517ea453f78e120}{CAN\+\_\+\+F4\+R1\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd92184f0f30164e14b07a7a4e5208a2}{CAN\+\_\+\+F4\+R1\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga453f90cdd0b520b7d65e19af3868d4ec}{CAN\+\_\+\+F4\+R1\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd92184f0f30164e14b07a7a4e5208a2}{CAN\+\_\+\+F4\+R1\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a8707829180a6a5ea26822a408facce}{CAN\+\_\+\+F4\+R1\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace348ba56c1f9676e5b605a6fe0cd52e}{CAN\+\_\+\+F4\+R1\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a8707829180a6a5ea26822a408facce}{CAN\+\_\+\+F4\+R1\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga270fa51a92450225b554f19353f38f0e}{CAN\+\_\+\+F4\+R1\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae99d36b50a16c38b2006fdba4683ddd9}{CAN\+\_\+\+F4\+R1\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga270fa51a92450225b554f19353f38f0e}{CAN\+\_\+\+F4\+R1\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga474765e4a523545019ad84e02c9af69c}{CAN\+\_\+\+F4\+R1\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d61ae4af9acc61476493b640cfb4745}{CAN\+\_\+\+F4\+R1\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga474765e4a523545019ad84e02c9af69c}{CAN\+\_\+\+F4\+R1\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa256896c733d9155ab9c60d6f2d58a3b}{CAN\+\_\+\+F4\+R1\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89ded00ec0b6c0918b019457d6cf43f5}{CAN\+\_\+\+F4\+R1\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa256896c733d9155ab9c60d6f2d58a3b}{CAN\+\_\+\+F4\+R1\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fdff1d01f74ad524f97bd3a138e6c4d}{CAN\+\_\+\+F4\+R1\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac658a1ced873fd9dff54833d8c413536}{CAN\+\_\+\+F4\+R1\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fdff1d01f74ad524f97bd3a138e6c4d}{CAN\+\_\+\+F4\+R1\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d5e8f2c67a528aa361922158ae8eb92}{CAN\+\_\+\+F4\+R1\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad06bc748776a78f008895be9e0cc7a1d}{CAN\+\_\+\+F4\+R1\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d5e8f2c67a528aa361922158ae8eb92}{CAN\+\_\+\+F4\+R1\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50cb96e2d638c18f5ce23bed3342f39d}{CAN\+\_\+\+F4\+R1\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf612f239dcf45bd933136a5c8c5909f9}{CAN\+\_\+\+F4\+R1\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50cb96e2d638c18f5ce23bed3342f39d}{CAN\+\_\+\+F4\+R1\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga613094782d73b0e3e5272eff72f04d42}{CAN\+\_\+\+F4\+R1\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dc611a52acf6dfa1df7ebf867bc7e2f}{CAN\+\_\+\+F4\+R1\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga613094782d73b0e3e5272eff72f04d42}{CAN\+\_\+\+F4\+R1\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07c564a28ae0d2958891d26110e4c411}{CAN\+\_\+\+F4\+R1\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1736bc2808a37aa82358fe1c36c963a6}{CAN\+\_\+\+F4\+R1\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07c564a28ae0d2958891d26110e4c411}{CAN\+\_\+\+F4\+R1\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c7d95aae3c918a4c446ecd57f876383}{CAN\+\_\+\+F4\+R1\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d7ec466bbf196a41f6da2a7b506675d}{CAN\+\_\+\+F4\+R1\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c7d95aae3c918a4c446ecd57f876383}{CAN\+\_\+\+F4\+R1\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf226c102853cbf2918931586573641bf}{CAN\+\_\+\+F4\+R1\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad30ff7e7b0c0f7e56821ecbcd6fcc23c}{CAN\+\_\+\+F4\+R1\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf226c102853cbf2918931586573641bf}{CAN\+\_\+\+F4\+R1\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5885429c36cad6e1bae78efccc6f4c59}{CAN\+\_\+\+F4\+R1\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga199bd29b6f3ff56150a9dcd71c8ea13f}{CAN\+\_\+\+F4\+R1\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5885429c36cad6e1bae78efccc6f4c59}{CAN\+\_\+\+F4\+R1\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa31c54bcaf590c65c626253362949c8}{CAN\+\_\+\+F4\+R1\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga893837534cbc7a043fa995de4619e2da}{CAN\+\_\+\+F4\+R1\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa31c54bcaf590c65c626253362949c8}{CAN\+\_\+\+F4\+R1\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d6925aa9feee56fba36b3a4e399c2d8}{CAN\+\_\+\+F4\+R1\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga551e80c41958417cbcf1d0c53e4947a3}{CAN\+\_\+\+F4\+R1\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d6925aa9feee56fba36b3a4e399c2d8}{CAN\+\_\+\+F4\+R1\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebb1f9e546b4c8bb2bcb3d6e9a1f0949}{CAN\+\_\+\+F4\+R1\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80d9a946bd39dae4b0a862cf21f262ed}{CAN\+\_\+\+F4\+R1\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebb1f9e546b4c8bb2bcb3d6e9a1f0949}{CAN\+\_\+\+F4\+R1\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga119fbe324a31a61a0b5aa989658cf15d}{CAN\+\_\+\+F4\+R1\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5646609987ce174cf3b94bb4538172f4}{CAN\+\_\+\+F4\+R1\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga119fbe324a31a61a0b5aa989658cf15d}{CAN\+\_\+\+F4\+R1\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa57165c0d07048b0024f56e0febdaccd}{CAN\+\_\+\+F4\+R1\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga356faa77de97c61e9b5f6b763173a987}{CAN\+\_\+\+F4\+R1\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa57165c0d07048b0024f56e0febdaccd}{CAN\+\_\+\+F4\+R1\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91bdc8395c27e8e23092b3f9784b7994}{CAN\+\_\+\+F4\+R1\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6b246b3df35cc1db06e8c809137562f}{CAN\+\_\+\+F4\+R1\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91bdc8395c27e8e23092b3f9784b7994}{CAN\+\_\+\+F4\+R1\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac32276ab0a34c8ae46eee73ad1f208d7}{CAN\+\_\+\+F4\+R1\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4882da3ee5be3aed3d5eb46923859674}{CAN\+\_\+\+F4\+R1\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac32276ab0a34c8ae46eee73ad1f208d7}{CAN\+\_\+\+F4\+R1\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e1033412ffe01f17f87d0287af5bd70}{CAN\+\_\+\+F4\+R1\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e178aa8c6f98a866aaae511b9da86c8}{CAN\+\_\+\+F4\+R1\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e1033412ffe01f17f87d0287af5bd70}{CAN\+\_\+\+F4\+R1\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d8fcea6cb9dd0d6240208ed38acecdc}{CAN\+\_\+\+F4\+R1\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a5ca327060530761d71362d39b2d364}{CAN\+\_\+\+F4\+R1\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d8fcea6cb9dd0d6240208ed38acecdc}{CAN\+\_\+\+F4\+R1\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2abd932d950db3d7aafbb9af2639a57}{CAN\+\_\+\+F4\+R1\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeabe4836aed74af4adba72b2c7684a6e}{CAN\+\_\+\+F4\+R1\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2abd932d950db3d7aafbb9af2639a57}{CAN\+\_\+\+F4\+R1\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac34b9b4abc8d9196ce7aab200c99787c}{CAN\+\_\+\+F4\+R1\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa8e7d74919e74723f7df71357cc994a}{CAN\+\_\+\+F4\+R1\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac34b9b4abc8d9196ce7aab200c99787c}{CAN\+\_\+\+F4\+R1\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga008f59ed84fb846c36803d37e52c09d0}{CAN\+\_\+\+F4\+R1\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e2b2b9bd5b397e58d57fb379546110b}{CAN\+\_\+\+F4\+R1\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga008f59ed84fb846c36803d37e52c09d0}{CAN\+\_\+\+F4\+R1\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd6c2fc9688b65bda0ca6b9e18e0c072}{CAN\+\_\+\+F4\+R1\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb165ede225dc35a825647e5efcab437}{CAN\+\_\+\+F4\+R1\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd6c2fc9688b65bda0ca6b9e18e0c072}{CAN\+\_\+\+F4\+R1\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2012557ac8ac7ddd510c1dd771062dc2}{CAN\+\_\+\+F4\+R1\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7898b1f422424fd7fc0896b908748e7c}{CAN\+\_\+\+F4\+R1\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2012557ac8ac7ddd510c1dd771062dc2}{CAN\+\_\+\+F4\+R1\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe91e1b46bc8af15c5d727b81e51bfdb}{CAN\+\_\+\+F4\+R1\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92d7e6a44e87911e9cc14f6bff854fa2}{CAN\+\_\+\+F4\+R1\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe91e1b46bc8af15c5d727b81e51bfdb}{CAN\+\_\+\+F4\+R1\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18f8312b10016a8ad987ceaa48f7a67f}{CAN\+\_\+\+F5\+R1\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cdf98e317662e286ad2a3344ee516df}{CAN\+\_\+\+F5\+R1\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18f8312b10016a8ad987ceaa48f7a67f}{CAN\+\_\+\+F5\+R1\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4421f59236d1bd77fadc2e093c988466}{CAN\+\_\+\+F5\+R1\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac814c424ed2ccc11645da6e62f3fb81}{CAN\+\_\+\+F5\+R1\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4421f59236d1bd77fadc2e093c988466}{CAN\+\_\+\+F5\+R1\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39beb5641b129903d6d43a152b9b1fc2}{CAN\+\_\+\+F5\+R1\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b0af1936dd43bd319614e3298fd28d1}{CAN\+\_\+\+F5\+R1\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39beb5641b129903d6d43a152b9b1fc2}{CAN\+\_\+\+F5\+R1\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c30456c58159fc9c8b5fc705a897c4b}{CAN\+\_\+\+F5\+R1\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga013f84e3f3f0e148d3a9a071ccbf6738}{CAN\+\_\+\+F5\+R1\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c30456c58159fc9c8b5fc705a897c4b}{CAN\+\_\+\+F5\+R1\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecdbb3ad483c253075f585fb453e6fb8}{CAN\+\_\+\+F5\+R1\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cfc330921811d76ed6476d6935e84e7}{CAN\+\_\+\+F5\+R1\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecdbb3ad483c253075f585fb453e6fb8}{CAN\+\_\+\+F5\+R1\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa323c7e6521417879450a4d5996e256}{CAN\+\_\+\+F5\+R1\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9aebaa8e61198240c1564ce73acb1d2}{CAN\+\_\+\+F5\+R1\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa323c7e6521417879450a4d5996e256}{CAN\+\_\+\+F5\+R1\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7e09b9fe8aeb61f4253d15d6bd808f0}{CAN\+\_\+\+F5\+R1\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea331fb6273fda80a8f5a3dc8eaf6f4}{CAN\+\_\+\+F5\+R1\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7e09b9fe8aeb61f4253d15d6bd808f0}{CAN\+\_\+\+F5\+R1\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8ddbee4662088695a19791d9754f060}{CAN\+\_\+\+F5\+R1\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc7dfaacfba6a42a17b16281f690f952}{CAN\+\_\+\+F5\+R1\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8ddbee4662088695a19791d9754f060}{CAN\+\_\+\+F5\+R1\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b80299e85591ee7bb2669dfbd7beced}{CAN\+\_\+\+F5\+R1\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba0938e0f55773406fd59c2a0bd7c46e}{CAN\+\_\+\+F5\+R1\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b80299e85591ee7bb2669dfbd7beced}{CAN\+\_\+\+F5\+R1\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad909d1a8817b8daf42ad0ebd18551ae8}{CAN\+\_\+\+F5\+R1\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9715c4445159d0068172309092e574e3}{CAN\+\_\+\+F5\+R1\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad909d1a8817b8daf42ad0ebd18551ae8}{CAN\+\_\+\+F5\+R1\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eba02afe3b8e8f8eebaa38b8499604c}{CAN\+\_\+\+F5\+R1\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7de15e73395473569a447023dae53c4}{CAN\+\_\+\+F5\+R1\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eba02afe3b8e8f8eebaa38b8499604c}{CAN\+\_\+\+F5\+R1\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae735eeb78cc75daa1870ea4d2141e40e}{CAN\+\_\+\+F5\+R1\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39b60e0befdf681694bc4123b4b7f7bd}{CAN\+\_\+\+F5\+R1\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae735eeb78cc75daa1870ea4d2141e40e}{CAN\+\_\+\+F5\+R1\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa57169fb0310c42945b03d791c2f54b}{CAN\+\_\+\+F5\+R1\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bc4598d0d603c802b7140f967d84e5c}{CAN\+\_\+\+F5\+R1\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa57169fb0310c42945b03d791c2f54b}{CAN\+\_\+\+F5\+R1\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65f520a74c377435d6bbbaf002bd72bf}{CAN\+\_\+\+F5\+R1\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8b4439ac4bc79ff74d21060ff533b12}{CAN\+\_\+\+F5\+R1\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65f520a74c377435d6bbbaf002bd72bf}{CAN\+\_\+\+F5\+R1\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35a677ded1b04b0ba090b33e4558f658}{CAN\+\_\+\+F5\+R1\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d117ee64d9c1673f22f12f24bd481a4}{CAN\+\_\+\+F5\+R1\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35a677ded1b04b0ba090b33e4558f658}{CAN\+\_\+\+F5\+R1\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfe4d49efd13e228ed872dbe7f8b5a6c}{CAN\+\_\+\+F5\+R1\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf761c448bf29c4d93f4c2a75981fa049}{CAN\+\_\+\+F5\+R1\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfe4d49efd13e228ed872dbe7f8b5a6c}{CAN\+\_\+\+F5\+R1\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6533312fc17838e6d13acb30b3920cb6}{CAN\+\_\+\+F5\+R1\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87543e5b7c48580ca9925402ab6ca5a7}{CAN\+\_\+\+F5\+R1\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6533312fc17838e6d13acb30b3920cb6}{CAN\+\_\+\+F5\+R1\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6f582e0d54bfd7467f6feed9834672a}{CAN\+\_\+\+F5\+R1\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b9c39ec4649cd68a540c88c3c64d506}{CAN\+\_\+\+F5\+R1\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6f582e0d54bfd7467f6feed9834672a}{CAN\+\_\+\+F5\+R1\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga241cc69a215db80ad1e1028462f05400}{CAN\+\_\+\+F5\+R1\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4992301536d388de215273769708b843}{CAN\+\_\+\+F5\+R1\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga241cc69a215db80ad1e1028462f05400}{CAN\+\_\+\+F5\+R1\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ce1dc2e2a4b715e83aeee7419bb9640}{CAN\+\_\+\+F5\+R1\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab21c0b793d7aff03497a95d5c6528ab2}{CAN\+\_\+\+F5\+R1\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ce1dc2e2a4b715e83aeee7419bb9640}{CAN\+\_\+\+F5\+R1\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0c7bd885ecb532509cd74d87eef62dc}{CAN\+\_\+\+F5\+R1\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1c4c5d06a9da5f853aaede3470b07f4}{CAN\+\_\+\+F5\+R1\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0c7bd885ecb532509cd74d87eef62dc}{CAN\+\_\+\+F5\+R1\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga481485aaa4f39fcdbc5e687452e08cab}{CAN\+\_\+\+F5\+R1\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91214f1f7dbb4b75b0c425624640fd76}{CAN\+\_\+\+F5\+R1\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga481485aaa4f39fcdbc5e687452e08cab}{CAN\+\_\+\+F5\+R1\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4629b22e7deeac3e00278086311c7494}{CAN\+\_\+\+F5\+R1\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b24151a68c59fe0f3aa15e498fdc739}{CAN\+\_\+\+F5\+R1\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4629b22e7deeac3e00278086311c7494}{CAN\+\_\+\+F5\+R1\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a285e060706ab40c834d30f23584f21}{CAN\+\_\+\+F5\+R1\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea89ef2e5c3dafae174b671c8e083d2}{CAN\+\_\+\+F5\+R1\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a285e060706ab40c834d30f23584f21}{CAN\+\_\+\+F5\+R1\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafb36d512d79bbf393fd07152d0128b3}{CAN\+\_\+\+F5\+R1\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2acccf9ab5708116cd888f2d65da54cc}{CAN\+\_\+\+F5\+R1\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafb36d512d79bbf393fd07152d0128b3}{CAN\+\_\+\+F5\+R1\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad908c2a3a6d777350aa5a7c926523d4}{CAN\+\_\+\+F5\+R1\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c0b9425117a2409b61032a9c746c2b5}{CAN\+\_\+\+F5\+R1\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad908c2a3a6d777350aa5a7c926523d4}{CAN\+\_\+\+F5\+R1\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9d0db33c0e7a81c01f442cd914348b7}{CAN\+\_\+\+F5\+R1\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a0d31d96e75ea32299e78845f584632}{CAN\+\_\+\+F5\+R1\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9d0db33c0e7a81c01f442cd914348b7}{CAN\+\_\+\+F5\+R1\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffa42eeb73609e01712771d123cf5d9b}{CAN\+\_\+\+F5\+R1\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade5db4ad8b19580b895356fff66bb6be}{CAN\+\_\+\+F5\+R1\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffa42eeb73609e01712771d123cf5d9b}{CAN\+\_\+\+F5\+R1\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa88a15489fa10cf7d251f7faa5955ba5}{CAN\+\_\+\+F5\+R1\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4acec834c3eaf55af5e745d6988ddc1e}{CAN\+\_\+\+F5\+R1\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa88a15489fa10cf7d251f7faa5955ba5}{CAN\+\_\+\+F5\+R1\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c619cf4d0662ee07d2621300d0a22e0}{CAN\+\_\+\+F5\+R1\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga923a0086ada8e09a9202338b588f27d1}{CAN\+\_\+\+F5\+R1\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c619cf4d0662ee07d2621300d0a22e0}{CAN\+\_\+\+F5\+R1\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad45b2c10d0637cb1279cfdaccd186e11}{CAN\+\_\+\+F5\+R1\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga840d2b3f751753e9d21b2e23506e6995}{CAN\+\_\+\+F5\+R1\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad45b2c10d0637cb1279cfdaccd186e11}{CAN\+\_\+\+F5\+R1\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cca1e8863cc27c3c8afb9d7cee55fe5}{CAN\+\_\+\+F5\+R1\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8d28066798958e5730a95353690bcd0}{CAN\+\_\+\+F5\+R1\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cca1e8863cc27c3c8afb9d7cee55fe5}{CAN\+\_\+\+F5\+R1\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8aaf448c354a5a325c540df29f7af6ad}{CAN\+\_\+\+F6\+R1\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb57fe42259bd37deffe11eded640c76}{CAN\+\_\+\+F6\+R1\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8aaf448c354a5a325c540df29f7af6ad}{CAN\+\_\+\+F6\+R1\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3154b0f8cb4e1e230e37da1e696659f}{CAN\+\_\+\+F6\+R1\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1de288e28d5547106645ecc5b0c47f2a}{CAN\+\_\+\+F6\+R1\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3154b0f8cb4e1e230e37da1e696659f}{CAN\+\_\+\+F6\+R1\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c19eddf607d2cf5941d3b6807ff89cd}{CAN\+\_\+\+F6\+R1\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa8662caaa28aee37b2689f55400b75c}{CAN\+\_\+\+F6\+R1\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c19eddf607d2cf5941d3b6807ff89cd}{CAN\+\_\+\+F6\+R1\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec1656844d8617834262a5b6e24936bd}{CAN\+\_\+\+F6\+R1\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4ccedde67989fcbaa84cae9cae4b1eb}{CAN\+\_\+\+F6\+R1\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec1656844d8617834262a5b6e24936bd}{CAN\+\_\+\+F6\+R1\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53a812ea22c8f0cfb484edc70dd19d6b}{CAN\+\_\+\+F6\+R1\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45b063b3c14fd27bd63c03f878ac6cfc}{CAN\+\_\+\+F6\+R1\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53a812ea22c8f0cfb484edc70dd19d6b}{CAN\+\_\+\+F6\+R1\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9afe1da36ff17919dc17466458f924a2}{CAN\+\_\+\+F6\+R1\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32f8566fab72dec6d52ad7262e67cbcc}{CAN\+\_\+\+F6\+R1\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9afe1da36ff17919dc17466458f924a2}{CAN\+\_\+\+F6\+R1\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd31d2b1806cf454d51d956eb339d096}{CAN\+\_\+\+F6\+R1\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8636ecdacc3ca05d69e66737b7f2e7cf}{CAN\+\_\+\+F6\+R1\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd31d2b1806cf454d51d956eb339d096}{CAN\+\_\+\+F6\+R1\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87b36413ac64900c2398a530bbe647a6}{CAN\+\_\+\+F6\+R1\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb555ddab4853625c9b48b24e88d0dd8}{CAN\+\_\+\+F6\+R1\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87b36413ac64900c2398a530bbe647a6}{CAN\+\_\+\+F6\+R1\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45055999ce3c93c3f0e13f6a5fa1da30}{CAN\+\_\+\+F6\+R1\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1e7ca2d014d77152ff0e6bbb8d5fb63}{CAN\+\_\+\+F6\+R1\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45055999ce3c93c3f0e13f6a5fa1da30}{CAN\+\_\+\+F6\+R1\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1904252fa35eca764e319ae3d124caa}{CAN\+\_\+\+F6\+R1\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe4dc5e57c209eb4d3c5ed94b3a2e897}{CAN\+\_\+\+F6\+R1\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1904252fa35eca764e319ae3d124caa}{CAN\+\_\+\+F6\+R1\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a103dac7595c91ff96149735c5ce964}{CAN\+\_\+\+F6\+R1\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa63ca9ec114f553d68e0b0d38ae57ff0}{CAN\+\_\+\+F6\+R1\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a103dac7595c91ff96149735c5ce964}{CAN\+\_\+\+F6\+R1\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf418fcb1f3c27715523268e65cacab77}{CAN\+\_\+\+F6\+R1\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf3394a2675a7cb30556a40cc5b77c08}{CAN\+\_\+\+F6\+R1\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf418fcb1f3c27715523268e65cacab77}{CAN\+\_\+\+F6\+R1\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf975da091767c6f1106d725426874602}{CAN\+\_\+\+F6\+R1\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9c9c04edb492e48619de926196ab695}{CAN\+\_\+\+F6\+R1\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf975da091767c6f1106d725426874602}{CAN\+\_\+\+F6\+R1\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf024ad0a5286c193a57e761ae8dd78ab}{CAN\+\_\+\+F6\+R1\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga070e91897e07ae11a9d2f60ff31e196a}{CAN\+\_\+\+F6\+R1\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf024ad0a5286c193a57e761ae8dd78ab}{CAN\+\_\+\+F6\+R1\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dcc33648e9130b7b12dd082032e1e02}{CAN\+\_\+\+F6\+R1\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3479321a85f1f55e24a1b56d13226a22}{CAN\+\_\+\+F6\+R1\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dcc33648e9130b7b12dd082032e1e02}{CAN\+\_\+\+F6\+R1\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad577265745548ad4066ee66d7db968f5}{CAN\+\_\+\+F6\+R1\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a998a2b37fde5207b286a58c115a9e8}{CAN\+\_\+\+F6\+R1\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad577265745548ad4066ee66d7db968f5}{CAN\+\_\+\+F6\+R1\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba4c35e9c340e717ba471e6913120bac}{CAN\+\_\+\+F6\+R1\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga891ad3d341cee397d49fc982c509f7d5}{CAN\+\_\+\+F6\+R1\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba4c35e9c340e717ba471e6913120bac}{CAN\+\_\+\+F6\+R1\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b71b0660dd705a9ebe22c2e768e4172}{CAN\+\_\+\+F6\+R1\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4a70606f1b07a6bbb5ae4fe8ad374e5}{CAN\+\_\+\+F6\+R1\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b71b0660dd705a9ebe22c2e768e4172}{CAN\+\_\+\+F6\+R1\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42fa5a606d58f2a30da9a58581178127}{CAN\+\_\+\+F6\+R1\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1542ea54030e3052c8991b249cd0e504}{CAN\+\_\+\+F6\+R1\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42fa5a606d58f2a30da9a58581178127}{CAN\+\_\+\+F6\+R1\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga433c7e51a79cc95f7aa5593c5d347dfc}{CAN\+\_\+\+F6\+R1\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e1a7c680bcfc57c6cc521cbaa0749d6}{CAN\+\_\+\+F6\+R1\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga433c7e51a79cc95f7aa5593c5d347dfc}{CAN\+\_\+\+F6\+R1\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b843a11577d4891e11238810c01ccea}{CAN\+\_\+\+F6\+R1\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fba31d938ab3492c8855c26bebfbef2}{CAN\+\_\+\+F6\+R1\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b843a11577d4891e11238810c01ccea}{CAN\+\_\+\+F6\+R1\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab49834ceca6245c6bed6b011c37cb51c}{CAN\+\_\+\+F6\+R1\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga556f3b08cee839e038109e604e5bba4c}{CAN\+\_\+\+F6\+R1\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab49834ceca6245c6bed6b011c37cb51c}{CAN\+\_\+\+F6\+R1\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbd32cd4a51845ae3257bec44dea5f36}{CAN\+\_\+\+F6\+R1\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdc41162219ed6f5be1b5ae7ba328754}{CAN\+\_\+\+F6\+R1\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbd32cd4a51845ae3257bec44dea5f36}{CAN\+\_\+\+F6\+R1\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga601aa03929a9eed61e4191a049c75fb8}{CAN\+\_\+\+F6\+R1\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89f4fd5c28d2fd7475081b39b2b358c6}{CAN\+\_\+\+F6\+R1\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga601aa03929a9eed61e4191a049c75fb8}{CAN\+\_\+\+F6\+R1\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2707b11422d80fcc55e5759c7d7a3983}{CAN\+\_\+\+F6\+R1\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5eb9d0f3cad0eeea398f2ba5fd83cf2}{CAN\+\_\+\+F6\+R1\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2707b11422d80fcc55e5759c7d7a3983}{CAN\+\_\+\+F6\+R1\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50ed60d8e8930a207039da6873a403b4}{CAN\+\_\+\+F6\+R1\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3fa46e9d1fafcb3eb1189d6d43692cd}{CAN\+\_\+\+F6\+R1\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50ed60d8e8930a207039da6873a403b4}{CAN\+\_\+\+F6\+R1\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2202fe7314b833d290f25a0e5234169}{CAN\+\_\+\+F6\+R1\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9168b4d12ddb654b397ce3ffb66af4c}{CAN\+\_\+\+F6\+R1\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2202fe7314b833d290f25a0e5234169}{CAN\+\_\+\+F6\+R1\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45b34d58ea8416ea9ccdadd87259d810}{CAN\+\_\+\+F6\+R1\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga610fdf301fb1cff5af38f83b4e0c81b1}{CAN\+\_\+\+F6\+R1\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45b34d58ea8416ea9ccdadd87259d810}{CAN\+\_\+\+F6\+R1\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab87f159252e6a934b1ecfb6082d8ac50}{CAN\+\_\+\+F6\+R1\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a3e033aae51ff31b75fb801599232f5}{CAN\+\_\+\+F6\+R1\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab87f159252e6a934b1ecfb6082d8ac50}{CAN\+\_\+\+F6\+R1\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87baee8a9cefd8158caf141f29881051}{CAN\+\_\+\+F6\+R1\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga868ae6fc3bbe273b44d250791a80df58}{CAN\+\_\+\+F6\+R1\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87baee8a9cefd8158caf141f29881051}{CAN\+\_\+\+F6\+R1\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdec0e767a520aa7bcffac3e5652181b}{CAN\+\_\+\+F6\+R1\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe08696e215f9e8f1605e60e4817dd8b}{CAN\+\_\+\+F6\+R1\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdec0e767a520aa7bcffac3e5652181b}{CAN\+\_\+\+F6\+R1\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f2f09b2ada8e9ea6e28a7abe6dfd678}{CAN\+\_\+\+F6\+R1\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69b2dffd9969ff8658b45a7a2bb1c5ee}{CAN\+\_\+\+F6\+R1\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f2f09b2ada8e9ea6e28a7abe6dfd678}{CAN\+\_\+\+F6\+R1\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad19ad30a6bd063074a8e787ce24f7d3f}{CAN\+\_\+\+F7\+R1\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2217bcc5b82de25751d3984884b0e0c1}{CAN\+\_\+\+F7\+R1\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad19ad30a6bd063074a8e787ce24f7d3f}{CAN\+\_\+\+F7\+R1\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab83bdd3955b202a00602bff176ab3cd8}{CAN\+\_\+\+F7\+R1\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf71cbdd5cbe109fde119adb86d64f0a7}{CAN\+\_\+\+F7\+R1\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab83bdd3955b202a00602bff176ab3cd8}{CAN\+\_\+\+F7\+R1\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffbf82ffead59ec0190dec25b9c8c621}{CAN\+\_\+\+F7\+R1\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0a7a004058a6b10b5cb3374eb82dd1d}{CAN\+\_\+\+F7\+R1\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffbf82ffead59ec0190dec25b9c8c621}{CAN\+\_\+\+F7\+R1\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab477aa17c626cac52ef965f21579dc69}{CAN\+\_\+\+F7\+R1\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2224329373b490c8dd4f0c148ef58997}{CAN\+\_\+\+F7\+R1\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab477aa17c626cac52ef965f21579dc69}{CAN\+\_\+\+F7\+R1\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e6552b734a4618cff826b853d8e5ac7}{CAN\+\_\+\+F7\+R1\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3574ea4882319ac08e0df065bdd3566}{CAN\+\_\+\+F7\+R1\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e6552b734a4618cff826b853d8e5ac7}{CAN\+\_\+\+F7\+R1\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4b90d78121983740c8d803352b68cef}{CAN\+\_\+\+F7\+R1\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76f63e712a9a57dacab2874dd695254d}{CAN\+\_\+\+F7\+R1\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4b90d78121983740c8d803352b68cef}{CAN\+\_\+\+F7\+R1\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e3a549c7bf229dda892b600b320b4e0}{CAN\+\_\+\+F7\+R1\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22d969f17f8a25a63cb056ee2cb622d3}{CAN\+\_\+\+F7\+R1\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e3a549c7bf229dda892b600b320b4e0}{CAN\+\_\+\+F7\+R1\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb8ad36251e272dd1487dfec8f4b6cfd}{CAN\+\_\+\+F7\+R1\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae89ec51b51c83c108880e361caf17ac}{CAN\+\_\+\+F7\+R1\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb8ad36251e272dd1487dfec8f4b6cfd}{CAN\+\_\+\+F7\+R1\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2be453e8e7320b77bc242044038ab02}{CAN\+\_\+\+F7\+R1\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67fca99c67cab6713605e14d96a9df62}{CAN\+\_\+\+F7\+R1\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2be453e8e7320b77bc242044038ab02}{CAN\+\_\+\+F7\+R1\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga271c074cc3a12f895a531d0cfb29a883}{CAN\+\_\+\+F7\+R1\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacd1ef8f0870bc5a5422a6bedbb61d40}{CAN\+\_\+\+F7\+R1\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga271c074cc3a12f895a531d0cfb29a883}{CAN\+\_\+\+F7\+R1\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad708e8bc52c416ee38bc5bb93822a877}{CAN\+\_\+\+F7\+R1\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf56408d9914f566396d64609830e2d4f}{CAN\+\_\+\+F7\+R1\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad708e8bc52c416ee38bc5bb93822a877}{CAN\+\_\+\+F7\+R1\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8fa9afddd282899c92a7647e6f1eb8e}{CAN\+\_\+\+F7\+R1\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65947100832111c7fb427d1982f801eb}{CAN\+\_\+\+F7\+R1\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8fa9afddd282899c92a7647e6f1eb8e}{CAN\+\_\+\+F7\+R1\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad694f31ad366db83ec659c93fb75db7f}{CAN\+\_\+\+F7\+R1\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga175ed9cdbbf756ec76b9c6fb1f69adff}{CAN\+\_\+\+F7\+R1\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad694f31ad366db83ec659c93fb75db7f}{CAN\+\_\+\+F7\+R1\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc73cd4c1973c6d575b12ef8a34aefdf}{CAN\+\_\+\+F7\+R1\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91af48b8cd11f119d257311dcf2cc291}{CAN\+\_\+\+F7\+R1\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc73cd4c1973c6d575b12ef8a34aefdf}{CAN\+\_\+\+F7\+R1\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa51f245c33277eb5e09db8b8302e2df6}{CAN\+\_\+\+F7\+R1\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7108bc449a6e328748dd8d2209b83753}{CAN\+\_\+\+F7\+R1\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa51f245c33277eb5e09db8b8302e2df6}{CAN\+\_\+\+F7\+R1\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dd14c5855dfe51bc8a1a44266d1c925}{CAN\+\_\+\+F7\+R1\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc47acac1bb59603f58d9aef661d9334}{CAN\+\_\+\+F7\+R1\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dd14c5855dfe51bc8a1a44266d1c925}{CAN\+\_\+\+F7\+R1\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc661e05b2422313bf88f39f049ce53e}{CAN\+\_\+\+F7\+R1\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b07b4ebfaac9e60d6042b1bff98ec33}{CAN\+\_\+\+F7\+R1\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc661e05b2422313bf88f39f049ce53e}{CAN\+\_\+\+F7\+R1\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58a27e2e7fd333f0aba9fbd5919e260d}{CAN\+\_\+\+F7\+R1\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3328e95d8ae911adc0e5dd4128f8161}{CAN\+\_\+\+F7\+R1\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58a27e2e7fd333f0aba9fbd5919e260d}{CAN\+\_\+\+F7\+R1\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga278e31f437817faa9cad12cc69e3112b}{CAN\+\_\+\+F7\+R1\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga473e4917f35772cd08b06e166d6e475e}{CAN\+\_\+\+F7\+R1\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga278e31f437817faa9cad12cc69e3112b}{CAN\+\_\+\+F7\+R1\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1422787fd4beb2c5679f45908214fd6}{CAN\+\_\+\+F7\+R1\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf40a4dd0979fb7ffba4b4192fe6dde5f}{CAN\+\_\+\+F7\+R1\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1422787fd4beb2c5679f45908214fd6}{CAN\+\_\+\+F7\+R1\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad71fb64ea19cf98ac384fed6babe5fdc}{CAN\+\_\+\+F7\+R1\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5854aa102655334a6242e43c0b25aede}{CAN\+\_\+\+F7\+R1\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad71fb64ea19cf98ac384fed6babe5fdc}{CAN\+\_\+\+F7\+R1\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c1d29a629499734298ff81b9892cb0a}{CAN\+\_\+\+F7\+R1\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga505dbdeaf89d103795046fb689b81664}{CAN\+\_\+\+F7\+R1\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c1d29a629499734298ff81b9892cb0a}{CAN\+\_\+\+F7\+R1\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4535f6c9da894cc9ef7a6ba6f6bc6525}{CAN\+\_\+\+F7\+R1\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga692f7a0bbc73be14e9d554394dceb176}{CAN\+\_\+\+F7\+R1\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4535f6c9da894cc9ef7a6ba6f6bc6525}{CAN\+\_\+\+F7\+R1\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14b9c180bade4dad957697b4f5b4354f}{CAN\+\_\+\+F7\+R1\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a93f243e7acf3f749f2b6ec8ae7bc5f}{CAN\+\_\+\+F7\+R1\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14b9c180bade4dad957697b4f5b4354f}{CAN\+\_\+\+F7\+R1\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga347cad693a28b872fe402439c9548f35}{CAN\+\_\+\+F7\+R1\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68815c969c231268a63c8809a55bc866}{CAN\+\_\+\+F7\+R1\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga347cad693a28b872fe402439c9548f35}{CAN\+\_\+\+F7\+R1\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2aefee2f7b7c851315fd09a2ef4df5ed}{CAN\+\_\+\+F7\+R1\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7055881b4a6d9fe51e8dcfb99a546139}{CAN\+\_\+\+F7\+R1\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2aefee2f7b7c851315fd09a2ef4df5ed}{CAN\+\_\+\+F7\+R1\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ae7335a105fc044215160bdafda2485}{CAN\+\_\+\+F7\+R1\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19ab918d9499635e8199a143833c6fdb}{CAN\+\_\+\+F7\+R1\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ae7335a105fc044215160bdafda2485}{CAN\+\_\+\+F7\+R1\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1f9cbef574790752e5579402adbfcf9}{CAN\+\_\+\+F7\+R1\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8360f2a2ba21a1b2f361d4330026edfd}{CAN\+\_\+\+F7\+R1\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1f9cbef574790752e5579402adbfcf9}{CAN\+\_\+\+F7\+R1\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5accb398c1b8d49f33264729b9248ba}{CAN\+\_\+\+F7\+R1\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga681e922052442801310265bab7356fc4}{CAN\+\_\+\+F7\+R1\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5accb398c1b8d49f33264729b9248ba}{CAN\+\_\+\+F7\+R1\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed2a0882ce4432f84db55f3f699cbd93}{CAN\+\_\+\+F7\+R1\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab12aa3a716a85bf96a1496ecaeae0cec}{CAN\+\_\+\+F7\+R1\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed2a0882ce4432f84db55f3f699cbd93}{CAN\+\_\+\+F7\+R1\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63bedd413e3ab8e91f9d779ef40e45b5}{CAN\+\_\+\+F7\+R1\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6774583920f7cd42976daa4cf389eff3}{CAN\+\_\+\+F7\+R1\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63bedd413e3ab8e91f9d779ef40e45b5}{CAN\+\_\+\+F7\+R1\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa85d8f6af8cfade40eaef271291512ef}{CAN\+\_\+\+F7\+R1\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9990b9fd20bbe0ff114acace0cb47ad7}{CAN\+\_\+\+F7\+R1\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa85d8f6af8cfade40eaef271291512ef}{CAN\+\_\+\+F7\+R1\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43a1537e2aeed84464aed2c398cb24c5}{CAN\+\_\+\+F8\+R1\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13cd870005a4712c3a8b9675a962c642}{CAN\+\_\+\+F8\+R1\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43a1537e2aeed84464aed2c398cb24c5}{CAN\+\_\+\+F8\+R1\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga136ab0937c4919934d7dc1185d3c4064}{CAN\+\_\+\+F8\+R1\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49082d55960382ded8b2f7235dd3b33d}{CAN\+\_\+\+F8\+R1\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga136ab0937c4919934d7dc1185d3c4064}{CAN\+\_\+\+F8\+R1\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9fac3bd96ed91e471081a51b6b08ca3}{CAN\+\_\+\+F8\+R1\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdb99f376b40d3933ce6a28ad31f496a}{CAN\+\_\+\+F8\+R1\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9fac3bd96ed91e471081a51b6b08ca3}{CAN\+\_\+\+F8\+R1\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5b9c8ec036840da8f0b04aaa715d031}{CAN\+\_\+\+F8\+R1\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cd97fc37fa6ffadbb7af4f9ddf1d014}{CAN\+\_\+\+F8\+R1\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5b9c8ec036840da8f0b04aaa715d031}{CAN\+\_\+\+F8\+R1\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9829df8a13336ccf61d59be6c282d52}{CAN\+\_\+\+F8\+R1\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5842614b55172086992fc085955168d7}{CAN\+\_\+\+F8\+R1\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9829df8a13336ccf61d59be6c282d52}{CAN\+\_\+\+F8\+R1\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70d67631dbfe1a1f15fb712df7cca4d8}{CAN\+\_\+\+F8\+R1\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga373c77cab88912e816a6e12195bd3205}{CAN\+\_\+\+F8\+R1\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70d67631dbfe1a1f15fb712df7cca4d8}{CAN\+\_\+\+F8\+R1\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1d9da45066db64dcc7b6d6ea9d8d3f8}{CAN\+\_\+\+F8\+R1\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5937607627dd44c4fb79f9063534e2b1}{CAN\+\_\+\+F8\+R1\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1d9da45066db64dcc7b6d6ea9d8d3f8}{CAN\+\_\+\+F8\+R1\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14a2fe60539e333588226dbc4de4fffa}{CAN\+\_\+\+F8\+R1\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b6765194a47f1a6d7dfbf78e0b4139c}{CAN\+\_\+\+F8\+R1\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14a2fe60539e333588226dbc4de4fffa}{CAN\+\_\+\+F8\+R1\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f57e77aa8ea032bc07463d82e451e1b}{CAN\+\_\+\+F8\+R1\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa79159b413994d12b593cc4f1b23d1fa}{CAN\+\_\+\+F8\+R1\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f57e77aa8ea032bc07463d82e451e1b}{CAN\+\_\+\+F8\+R1\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab30a05da2419398ee1eb3cc0d0c468f3}{CAN\+\_\+\+F8\+R1\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b959e903cdac33f5da71aa5c7477a0d}{CAN\+\_\+\+F8\+R1\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab30a05da2419398ee1eb3cc0d0c468f3}{CAN\+\_\+\+F8\+R1\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga250ae96856872467bd01177a14cbd757}{CAN\+\_\+\+F8\+R1\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5de7f304ca7bfcb9e78c9c2d346d300}{CAN\+\_\+\+F8\+R1\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga250ae96856872467bd01177a14cbd757}{CAN\+\_\+\+F8\+R1\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f936dea8e23ad47f01a690e3144442c}{CAN\+\_\+\+F8\+R1\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d5a19fa7032ef2b68e2feebd0db15e6}{CAN\+\_\+\+F8\+R1\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f936dea8e23ad47f01a690e3144442c}{CAN\+\_\+\+F8\+R1\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad340588e0f2e4424892bf86a3df02297}{CAN\+\_\+\+F8\+R1\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga943a685663474ed7aa509eaccbda2ffb}{CAN\+\_\+\+F8\+R1\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad340588e0f2e4424892bf86a3df02297}{CAN\+\_\+\+F8\+R1\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38c0634095cd3178f8b2836d6855d3f3}{CAN\+\_\+\+F8\+R1\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga668cb8a75c4166b5287a09ba98c8ec70}{CAN\+\_\+\+F8\+R1\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38c0634095cd3178f8b2836d6855d3f3}{CAN\+\_\+\+F8\+R1\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac0c83e006384165f5d1cb982728cc50}{CAN\+\_\+\+F8\+R1\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84727d6a0fdcb2870529d7a371a0b660}{CAN\+\_\+\+F8\+R1\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac0c83e006384165f5d1cb982728cc50}{CAN\+\_\+\+F8\+R1\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42f23b1489ef4904d4f0a629f4fff1da}{CAN\+\_\+\+F8\+R1\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9eb9c851eb03c49bc02f686aee490a28}{CAN\+\_\+\+F8\+R1\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42f23b1489ef4904d4f0a629f4fff1da}{CAN\+\_\+\+F8\+R1\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98a05e0a87d907888aed8f07c72d00f9}{CAN\+\_\+\+F8\+R1\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ccc46770c70da8546bbbcf492bcdd95}{CAN\+\_\+\+F8\+R1\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98a05e0a87d907888aed8f07c72d00f9}{CAN\+\_\+\+F8\+R1\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b5980d9a8107fa12b63f1ee0abe74cd}{CAN\+\_\+\+F8\+R1\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf24b0628e89b2c27cb9e13b0492876eb}{CAN\+\_\+\+F8\+R1\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b5980d9a8107fa12b63f1ee0abe74cd}{CAN\+\_\+\+F8\+R1\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae850211d9876f0063e13b5610cf8ac65}{CAN\+\_\+\+F8\+R1\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36b946c123c3c3f1cdbd1272db24c58b}{CAN\+\_\+\+F8\+R1\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae850211d9876f0063e13b5610cf8ac65}{CAN\+\_\+\+F8\+R1\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga666296673c08dd22ca95dab553d430ef}{CAN\+\_\+\+F8\+R1\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab91129b8b7746111a31a968c1f1a8b19}{CAN\+\_\+\+F8\+R1\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga666296673c08dd22ca95dab553d430ef}{CAN\+\_\+\+F8\+R1\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82b241f62e465fede05a749af4f6d46d}{CAN\+\_\+\+F8\+R1\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19663b29868ae926896961451768d748}{CAN\+\_\+\+F8\+R1\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82b241f62e465fede05a749af4f6d46d}{CAN\+\_\+\+F8\+R1\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga894777fbc3a4cfc64d779ee1bb28447a}{CAN\+\_\+\+F8\+R1\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19d8c89621a78de5177481d217bb5033}{CAN\+\_\+\+F8\+R1\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga894777fbc3a4cfc64d779ee1bb28447a}{CAN\+\_\+\+F8\+R1\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95a971879dd5369d39b1b5a2d55af7f2}{CAN\+\_\+\+F8\+R1\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab265fadfeb8674b869264ad25bedcac4}{CAN\+\_\+\+F8\+R1\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95a971879dd5369d39b1b5a2d55af7f2}{CAN\+\_\+\+F8\+R1\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c136499422980d6a619619b67024115}{CAN\+\_\+\+F8\+R1\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga102fdb92fecd6aa86e5dbd2fea2b2e79}{CAN\+\_\+\+F8\+R1\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c136499422980d6a619619b67024115}{CAN\+\_\+\+F8\+R1\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5cb63c9cc186f5a6a188e50e9440b71}{CAN\+\_\+\+F8\+R1\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b73f4ab4941e6d920e75f7197ed025b}{CAN\+\_\+\+F8\+R1\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5cb63c9cc186f5a6a188e50e9440b71}{CAN\+\_\+\+F8\+R1\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad66fb66d8e41424f6a5df8645e889aed}{CAN\+\_\+\+F8\+R1\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d72a1b4728fa13d4a2a3f7478f8398b}{CAN\+\_\+\+F8\+R1\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad66fb66d8e41424f6a5df8645e889aed}{CAN\+\_\+\+F8\+R1\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e4ac7b030b72119e7ff52cd7ed2c22b}{CAN\+\_\+\+F8\+R1\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5826d272442cf9b69336172a039bc439}{CAN\+\_\+\+F8\+R1\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e4ac7b030b72119e7ff52cd7ed2c22b}{CAN\+\_\+\+F8\+R1\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36df86343d04760bb4fef8b027e668d6}{CAN\+\_\+\+F8\+R1\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdb656881f89c0da122383403a816ce1}{CAN\+\_\+\+F8\+R1\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36df86343d04760bb4fef8b027e668d6}{CAN\+\_\+\+F8\+R1\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga647ae349a353febc85e2d06384798e35}{CAN\+\_\+\+F8\+R1\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d8c536aab73553ff1913ba806be351c}{CAN\+\_\+\+F8\+R1\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga647ae349a353febc85e2d06384798e35}{CAN\+\_\+\+F8\+R1\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaddb3d32fc778601342a863d0a6612f5}{CAN\+\_\+\+F8\+R1\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fb8328cdbf23c9982b769bd39a24113}{CAN\+\_\+\+F8\+R1\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaddb3d32fc778601342a863d0a6612f5}{CAN\+\_\+\+F8\+R1\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8cfc8c264df5fef0511b3cd66e459c3}{CAN\+\_\+\+F8\+R1\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78861665c78657330f9fcfc17283529f}{CAN\+\_\+\+F8\+R1\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8cfc8c264df5fef0511b3cd66e459c3}{CAN\+\_\+\+F8\+R1\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf1306a969e63813c78f15304cfeef9d}{CAN\+\_\+\+F8\+R1\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b2fa38175302b2d91f2b45ae16c5db7}{CAN\+\_\+\+F8\+R1\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf1306a969e63813c78f15304cfeef9d}{CAN\+\_\+\+F8\+R1\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedc0e0cbb432679fb469888559cd8ba0}{CAN\+\_\+\+F9\+R1\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga930a17d830cb9a95a79531dac2220785}{CAN\+\_\+\+F9\+R1\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedc0e0cbb432679fb469888559cd8ba0}{CAN\+\_\+\+F9\+R1\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga311d13b8b6763e76d9c889e49c7f5254}{CAN\+\_\+\+F9\+R1\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8671eac978ebea75e6345adbcdf78026}{CAN\+\_\+\+F9\+R1\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga311d13b8b6763e76d9c889e49c7f5254}{CAN\+\_\+\+F9\+R1\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac66033af8f1d5f936090a464ef6af680}{CAN\+\_\+\+F9\+R1\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee3585fb5ee4081dffeb2a2dda1ce72f}{CAN\+\_\+\+F9\+R1\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac66033af8f1d5f936090a464ef6af680}{CAN\+\_\+\+F9\+R1\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bfd9933c0a4fb97ece209b9fcdfa794}{CAN\+\_\+\+F9\+R1\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga807e831fafa69e9df65618de855ea186}{CAN\+\_\+\+F9\+R1\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bfd9933c0a4fb97ece209b9fcdfa794}{CAN\+\_\+\+F9\+R1\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga362251d468d76c64459afc82f84acd06}{CAN\+\_\+\+F9\+R1\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddce646e28626a508b2f98c4f35148b3}{CAN\+\_\+\+F9\+R1\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga362251d468d76c64459afc82f84acd06}{CAN\+\_\+\+F9\+R1\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9af391a698294bbcfd73e13d7bc3d45f}{CAN\+\_\+\+F9\+R1\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ea72662e0243714ace5c0b48e7912f6}{CAN\+\_\+\+F9\+R1\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9af391a698294bbcfd73e13d7bc3d45f}{CAN\+\_\+\+F9\+R1\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf73980f9d3a6a660ab4b0742b849827}{CAN\+\_\+\+F9\+R1\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b08ddbc0bed91c6a1933e6485ded5e2}{CAN\+\_\+\+F9\+R1\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf73980f9d3a6a660ab4b0742b849827}{CAN\+\_\+\+F9\+R1\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93cc25aaf5401c7a3e16cb4609ee0e07}{CAN\+\_\+\+F9\+R1\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae21fd9c8c790d4bc229c7ccb6d99dd36}{CAN\+\_\+\+F9\+R1\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93cc25aaf5401c7a3e16cb4609ee0e07}{CAN\+\_\+\+F9\+R1\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba01d797a4d055fe0a1af549c3fb4734}{CAN\+\_\+\+F9\+R1\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf1a8f02576caccfddc12f2ead734762}{CAN\+\_\+\+F9\+R1\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba01d797a4d055fe0a1af549c3fb4734}{CAN\+\_\+\+F9\+R1\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2e7a7ac6a91de762e00f6ccbde5c982}{CAN\+\_\+\+F9\+R1\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80a2594aaa275fd88225927e7115085b}{CAN\+\_\+\+F9\+R1\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2e7a7ac6a91de762e00f6ccbde5c982}{CAN\+\_\+\+F9\+R1\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd756a032170c40a6e99e78c1c52eb95}{CAN\+\_\+\+F9\+R1\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3db445a3214057317d84269116c9a3de}{CAN\+\_\+\+F9\+R1\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd756a032170c40a6e99e78c1c52eb95}{CAN\+\_\+\+F9\+R1\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7239e8ffb07b9aea8013fec8dded9153}{CAN\+\_\+\+F9\+R1\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf09c1d038af593122315a878c15f608}{CAN\+\_\+\+F9\+R1\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7239e8ffb07b9aea8013fec8dded9153}{CAN\+\_\+\+F9\+R1\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7fdb5f76ff7140ead344e774d2a7624}{CAN\+\_\+\+F9\+R1\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12b2a29143ddf47eb1eddf76f9289cb9}{CAN\+\_\+\+F9\+R1\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7fdb5f76ff7140ead344e774d2a7624}{CAN\+\_\+\+F9\+R1\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga156dc983e417d37a94dd165f5d3d2f93}{CAN\+\_\+\+F9\+R1\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga691bc907b71c30dffdf246c95240ac9b}{CAN\+\_\+\+F9\+R1\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga156dc983e417d37a94dd165f5d3d2f93}{CAN\+\_\+\+F9\+R1\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga396a55b76a656a8592faa6c6910dbb40}{CAN\+\_\+\+F9\+R1\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8669ceaa46f5aecada88accedfb4dbb}{CAN\+\_\+\+F9\+R1\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga396a55b76a656a8592faa6c6910dbb40}{CAN\+\_\+\+F9\+R1\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd456c2656ca51201b43ed9831d24d4d}{CAN\+\_\+\+F9\+R1\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35e8769a1e21c4cf3714667e07201804}{CAN\+\_\+\+F9\+R1\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd456c2656ca51201b43ed9831d24d4d}{CAN\+\_\+\+F9\+R1\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fc59d106067ea2d6a18fd5f08ba2767}{CAN\+\_\+\+F9\+R1\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7060a1863aa5b08ce8469001d46c630}{CAN\+\_\+\+F9\+R1\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fc59d106067ea2d6a18fd5f08ba2767}{CAN\+\_\+\+F9\+R1\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4ff327faa1fe85083a3ef4f071e86e9}{CAN\+\_\+\+F9\+R1\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf015fb7231bd315f82948019dcfc725}{CAN\+\_\+\+F9\+R1\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4ff327faa1fe85083a3ef4f071e86e9}{CAN\+\_\+\+F9\+R1\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1580585e09b20a6bc206c033139649a6}{CAN\+\_\+\+F9\+R1\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02c06b01abb3414394747a7cf8eac888}{CAN\+\_\+\+F9\+R1\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1580585e09b20a6bc206c033139649a6}{CAN\+\_\+\+F9\+R1\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa356b4a420c19ac07bfa409d55e53adc}{CAN\+\_\+\+F9\+R1\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99a1a20417252e33a4817c0530745239}{CAN\+\_\+\+F9\+R1\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa356b4a420c19ac07bfa409d55e53adc}{CAN\+\_\+\+F9\+R1\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f43ec3ddec319e7dfbda3b44c7c2df4}{CAN\+\_\+\+F9\+R1\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09c0f503e2ef85b3b6332ccbca7b0251}{CAN\+\_\+\+F9\+R1\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f43ec3ddec319e7dfbda3b44c7c2df4}{CAN\+\_\+\+F9\+R1\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a5361a1933b142476427e60fc3f9c72}{CAN\+\_\+\+F9\+R1\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacab12d06dee3d6dad5fd7c56c23c70d1}{CAN\+\_\+\+F9\+R1\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a5361a1933b142476427e60fc3f9c72}{CAN\+\_\+\+F9\+R1\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55a508f12177632ba51a7ddc551ed9e2}{CAN\+\_\+\+F9\+R1\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c72a8d17db1de69086f19579b169c04}{CAN\+\_\+\+F9\+R1\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55a508f12177632ba51a7ddc551ed9e2}{CAN\+\_\+\+F9\+R1\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65ef341230d8345ce5e8176674f9f745}{CAN\+\_\+\+F9\+R1\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bb3ba674ec6c82ed108f6c0bfb2f854}{CAN\+\_\+\+F9\+R1\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65ef341230d8345ce5e8176674f9f745}{CAN\+\_\+\+F9\+R1\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga309068d091fa9bd5abd28c709efb96c8}{CAN\+\_\+\+F9\+R1\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba13bd7fa1e4c2eaef3de31d933cbc10}{CAN\+\_\+\+F9\+R1\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga309068d091fa9bd5abd28c709efb96c8}{CAN\+\_\+\+F9\+R1\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac97a1bd116fc0f32a29c4c3006d0330d}{CAN\+\_\+\+F9\+R1\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa72247fe16d8f777c26726063fa43536}{CAN\+\_\+\+F9\+R1\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac97a1bd116fc0f32a29c4c3006d0330d}{CAN\+\_\+\+F9\+R1\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ed19ac97bbe1e8d109a31af97ac183c}{CAN\+\_\+\+F9\+R1\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32d7c1678449ff8f4e4b6f548ba85be4}{CAN\+\_\+\+F9\+R1\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ed19ac97bbe1e8d109a31af97ac183c}{CAN\+\_\+\+F9\+R1\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bfa05da1393f001376725caac1a5cb1}{CAN\+\_\+\+F9\+R1\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga678d4a0a39b379db5c2e0285782c686f}{CAN\+\_\+\+F9\+R1\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bfa05da1393f001376725caac1a5cb1}{CAN\+\_\+\+F9\+R1\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab301858f2e91edd141441ebf4be606b}{CAN\+\_\+\+F9\+R1\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6033aa5f4d140dc48ddb4a777583163c}{CAN\+\_\+\+F9\+R1\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab301858f2e91edd141441ebf4be606b}{CAN\+\_\+\+F9\+R1\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac23f3b612ef426adf60238083766f4a8}{CAN\+\_\+\+F9\+R1\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fda159c684d7361094da1883473b544}{CAN\+\_\+\+F9\+R1\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac23f3b612ef426adf60238083766f4a8}{CAN\+\_\+\+F9\+R1\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0799e2743ca085ddc2d3557c81d4fb5a}{CAN\+\_\+\+F9\+R1\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83cf4080564c51a0123b97840576c0ab}{CAN\+\_\+\+F9\+R1\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0799e2743ca085ddc2d3557c81d4fb5a}{CAN\+\_\+\+F9\+R1\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac69d0815a7cd9bf18de74375fea92676}{CAN\+\_\+\+F9\+R1\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga127c155bc5c5236f04cfdcf96ff66cc5}{CAN\+\_\+\+F9\+R1\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac69d0815a7cd9bf18de74375fea92676}{CAN\+\_\+\+F9\+R1\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a05b74c330bf04f1f6f3ae982306f57}{CAN\+\_\+\+F10\+R1\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d5b5b7bc147da430d9c8fbe03679ca3}{CAN\+\_\+\+F10\+R1\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a05b74c330bf04f1f6f3ae982306f57}{CAN\+\_\+\+F10\+R1\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc10e15c593cf151539aaf626131cd6}{CAN\+\_\+\+F10\+R1\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ed7be0180fd7096f10cfde27261ecc9}{CAN\+\_\+\+F10\+R1\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc10e15c593cf151539aaf626131cd6}{CAN\+\_\+\+F10\+R1\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cc815403ff9f3643971ecd50b8e1c0a}{CAN\+\_\+\+F10\+R1\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad099442eb6b71912a81d1f6fccbaec0a}{CAN\+\_\+\+F10\+R1\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cc815403ff9f3643971ecd50b8e1c0a}{CAN\+\_\+\+F10\+R1\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc1db4c0b25f68a6bd3c6cbb2d2c82ee}{CAN\+\_\+\+F10\+R1\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4024c53b7b0cec550baed99ae92e3465}{CAN\+\_\+\+F10\+R1\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc1db4c0b25f68a6bd3c6cbb2d2c82ee}{CAN\+\_\+\+F10\+R1\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad91329ef7b3229b4f06f31c8fbaa8507}{CAN\+\_\+\+F10\+R1\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1859eaac9ae1220c752218e5ad526179}{CAN\+\_\+\+F10\+R1\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad91329ef7b3229b4f06f31c8fbaa8507}{CAN\+\_\+\+F10\+R1\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf7af08619a0d22a111e253c1059024d}{CAN\+\_\+\+F10\+R1\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5683dc25f0aae9a802a5f57c88bec856}{CAN\+\_\+\+F10\+R1\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf7af08619a0d22a111e253c1059024d}{CAN\+\_\+\+F10\+R1\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fcb5577636b7acc70f13f92cbfa3f9a}{CAN\+\_\+\+F10\+R1\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae83dd9ce8a2c7917e278ce4755f8f43e}{CAN\+\_\+\+F10\+R1\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fcb5577636b7acc70f13f92cbfa3f9a}{CAN\+\_\+\+F10\+R1\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga557466eedc11bcfb78333511b3465921}{CAN\+\_\+\+F10\+R1\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93ad070c9f5abca3c9b9095e3a13db9c}{CAN\+\_\+\+F10\+R1\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga557466eedc11bcfb78333511b3465921}{CAN\+\_\+\+F10\+R1\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga451e0f30e41e5216fb223e52bdadce7a}{CAN\+\_\+\+F10\+R1\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd32db3ffec3536cd842e17c34c210d9}{CAN\+\_\+\+F10\+R1\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga451e0f30e41e5216fb223e52bdadce7a}{CAN\+\_\+\+F10\+R1\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga434ad62e086a866ca425960236216d34}{CAN\+\_\+\+F10\+R1\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85673ce7a92ae8ca9a13ed2fb5574a76}{CAN\+\_\+\+F10\+R1\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga434ad62e086a866ca425960236216d34}{CAN\+\_\+\+F10\+R1\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga159afb7939de25a56d4a7c72e3669b8c}{CAN\+\_\+\+F10\+R1\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d525825fe4bfc1d4ffccc21ab89a3fa}{CAN\+\_\+\+F10\+R1\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga159afb7939de25a56d4a7c72e3669b8c}{CAN\+\_\+\+F10\+R1\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa37f47760352e40a33327441fa44917a}{CAN\+\_\+\+F10\+R1\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33336e283eeee9b77f1f289d77f2304e}{CAN\+\_\+\+F10\+R1\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa37f47760352e40a33327441fa44917a}{CAN\+\_\+\+F10\+R1\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6456e18d6659ec3437ab1b5c84b60681}{CAN\+\_\+\+F10\+R1\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf74ee01e72b3de69d6e8fcc092f7461}{CAN\+\_\+\+F10\+R1\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6456e18d6659ec3437ab1b5c84b60681}{CAN\+\_\+\+F10\+R1\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f0b809ab8b05e662982533d29d34196}{CAN\+\_\+\+F10\+R1\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ee416ff22b47bb289bab34afbc74f19}{CAN\+\_\+\+F10\+R1\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f0b809ab8b05e662982533d29d34196}{CAN\+\_\+\+F10\+R1\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1553e078a11eeb8d8ea8c0e0448b4d0}{CAN\+\_\+\+F10\+R1\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97a8d8586c64910b0f6c09fef44c4ea7}{CAN\+\_\+\+F10\+R1\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1553e078a11eeb8d8ea8c0e0448b4d0}{CAN\+\_\+\+F10\+R1\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga372ca9243e9a38085b93d717f05b885a}{CAN\+\_\+\+F10\+R1\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e8e43adc56ba1e593b97e062c79075}{CAN\+\_\+\+F10\+R1\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga372ca9243e9a38085b93d717f05b885a}{CAN\+\_\+\+F10\+R1\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90ecfd894be7f8a4d1eb0cbfe995f7a8}{CAN\+\_\+\+F10\+R1\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa64a0b16c073b51cb5e90b94c638fd95}{CAN\+\_\+\+F10\+R1\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90ecfd894be7f8a4d1eb0cbfe995f7a8}{CAN\+\_\+\+F10\+R1\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d4bfbfb134e99de69fe63974eae0eba}{CAN\+\_\+\+F10\+R1\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65f5cc396cfcf3bad71a71326e64f7d9}{CAN\+\_\+\+F10\+R1\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d4bfbfb134e99de69fe63974eae0eba}{CAN\+\_\+\+F10\+R1\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59843c48e4723e0d3cb389b8dc31e95a}{CAN\+\_\+\+F10\+R1\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga424940f535aa9a1520e25df53673d01f}{CAN\+\_\+\+F10\+R1\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59843c48e4723e0d3cb389b8dc31e95a}{CAN\+\_\+\+F10\+R1\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga028e9c16a75cfe1a4209db5761793d65}{CAN\+\_\+\+F10\+R1\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga166a4035770c58147d583c3dc571d10a}{CAN\+\_\+\+F10\+R1\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga028e9c16a75cfe1a4209db5761793d65}{CAN\+\_\+\+F10\+R1\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d3e3967b90e93cdf5d2dff50ccd6467}{CAN\+\_\+\+F10\+R1\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga302214ece439e8913b47949bd07d118a}{CAN\+\_\+\+F10\+R1\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d3e3967b90e93cdf5d2dff50ccd6467}{CAN\+\_\+\+F10\+R1\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f7d08dc1418dc7260c85dcd41c3f2f7}{CAN\+\_\+\+F10\+R1\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9abe6ae1dcb2bd140e7e28d37fd8abb}{CAN\+\_\+\+F10\+R1\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f7d08dc1418dc7260c85dcd41c3f2f7}{CAN\+\_\+\+F10\+R1\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33f696dbd8db5370eb9701e521227e2e}{CAN\+\_\+\+F10\+R1\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99063956b41c4dcf6c78cc29305b1cd1}{CAN\+\_\+\+F10\+R1\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33f696dbd8db5370eb9701e521227e2e}{CAN\+\_\+\+F10\+R1\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4b78077f4a9d949debb3c345fcc8203}{CAN\+\_\+\+F10\+R1\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81ae64786c3a83bdd21cf72c560c7c1e}{CAN\+\_\+\+F10\+R1\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4b78077f4a9d949debb3c345fcc8203}{CAN\+\_\+\+F10\+R1\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadaa800d4dbab113869136419067683b7}{CAN\+\_\+\+F10\+R1\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f9083faf8395701c892814694b45d2c}{CAN\+\_\+\+F10\+R1\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadaa800d4dbab113869136419067683b7}{CAN\+\_\+\+F10\+R1\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2755b753aff086d43feba71cc367da2}{CAN\+\_\+\+F10\+R1\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeb6942affe306b407940fdf01534e4a}{CAN\+\_\+\+F10\+R1\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2755b753aff086d43feba71cc367da2}{CAN\+\_\+\+F10\+R1\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea7c4b309760f303d4bbd9ef507673d9}{CAN\+\_\+\+F10\+R1\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4ee946a9614316f666852bc266c1f7}{CAN\+\_\+\+F10\+R1\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea7c4b309760f303d4bbd9ef507673d9}{CAN\+\_\+\+F10\+R1\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga713459bb360bab56e68cd562bcc86992}{CAN\+\_\+\+F10\+R1\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99153cddc8fc7e846fcc44383936541f}{CAN\+\_\+\+F10\+R1\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga713459bb360bab56e68cd562bcc86992}{CAN\+\_\+\+F10\+R1\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga904044b84be51c67151570af41280109}{CAN\+\_\+\+F10\+R1\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e2ba1740577246368e60d94fd3d7c69}{CAN\+\_\+\+F10\+R1\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga904044b84be51c67151570af41280109}{CAN\+\_\+\+F10\+R1\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb9254a4f5e458db48b99024ee4dcf28}{CAN\+\_\+\+F10\+R1\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca062686821fba26a0e5e5b0a6c5b855}{CAN\+\_\+\+F10\+R1\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb9254a4f5e458db48b99024ee4dcf28}{CAN\+\_\+\+F10\+R1\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc17c37afd6e8048e5561cc76204de98}{CAN\+\_\+\+F10\+R1\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8981f420ef4c8fe1976a09f27a9c13f1}{CAN\+\_\+\+F10\+R1\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc17c37afd6e8048e5561cc76204de98}{CAN\+\_\+\+F10\+R1\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0010aac3ddd9cb356328c22fcab2fd9}{CAN\+\_\+\+F10\+R1\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0424bf38917058b166a8bfd861d22b40}{CAN\+\_\+\+F10\+R1\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0010aac3ddd9cb356328c22fcab2fd9}{CAN\+\_\+\+F10\+R1\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29cf61e4385aa30fbdff533d51bdd612}{CAN\+\_\+\+F11\+R1\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad059cc9b2fe5634b9330b44c37dadf06}{CAN\+\_\+\+F11\+R1\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29cf61e4385aa30fbdff533d51bdd612}{CAN\+\_\+\+F11\+R1\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4ad3f7a5ffa1fd9136447924950ea6}{CAN\+\_\+\+F11\+R1\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad74b116cda63fcd1a662c4de835616e7}{CAN\+\_\+\+F11\+R1\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4ad3f7a5ffa1fd9136447924950ea6}{CAN\+\_\+\+F11\+R1\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5614e1e331777400a4903b74f3398d1c}{CAN\+\_\+\+F11\+R1\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e05bb0c2a5bdcebb974f7dd409724bc}{CAN\+\_\+\+F11\+R1\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5614e1e331777400a4903b74f3398d1c}{CAN\+\_\+\+F11\+R1\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cf6f2e8167bd44d1f02ff8de4574d4d}{CAN\+\_\+\+F11\+R1\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17242aed4365034dc660ef9e8b9f1bf}{CAN\+\_\+\+F11\+R1\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cf6f2e8167bd44d1f02ff8de4574d4d}{CAN\+\_\+\+F11\+R1\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ab99e31bdf86aaad8ba7d6ad75ba7dc}{CAN\+\_\+\+F11\+R1\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga450dbed19882423d70ed7606aada2453}{CAN\+\_\+\+F11\+R1\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ab99e31bdf86aaad8ba7d6ad75ba7dc}{CAN\+\_\+\+F11\+R1\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga554f40a4480434bf6e3633e52d45e6bd}{CAN\+\_\+\+F11\+R1\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7ace73f2d3db1e2a1e55257d210fa04}{CAN\+\_\+\+F11\+R1\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga554f40a4480434bf6e3633e52d45e6bd}{CAN\+\_\+\+F11\+R1\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aed14b088705fde497369d39675369e}{CAN\+\_\+\+F11\+R1\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1459d395a3b08a948c3f5002e0914516}{CAN\+\_\+\+F11\+R1\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aed14b088705fde497369d39675369e}{CAN\+\_\+\+F11\+R1\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8580e565ee4bc7966aa7c515d6fab446}{CAN\+\_\+\+F11\+R1\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30fc2236c2a18b7cb6e493fad36d8efe}{CAN\+\_\+\+F11\+R1\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8580e565ee4bc7966aa7c515d6fab446}{CAN\+\_\+\+F11\+R1\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga639a8dc5a46ee8b2a380ac7978fb0672}{CAN\+\_\+\+F11\+R1\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74ab4a6f6b5a751acda410e0c39b87af}{CAN\+\_\+\+F11\+R1\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga639a8dc5a46ee8b2a380ac7978fb0672}{CAN\+\_\+\+F11\+R1\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cd49481651b80f8fdcf08efd0e07f8c}{CAN\+\_\+\+F11\+R1\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e69f7001534264fd027371fa188ac52}{CAN\+\_\+\+F11\+R1\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cd49481651b80f8fdcf08efd0e07f8c}{CAN\+\_\+\+F11\+R1\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7cb55bd09dade7046aa52361411fb68}{CAN\+\_\+\+F11\+R1\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e858dd29f741910c8ed8c512cae81b1}{CAN\+\_\+\+F11\+R1\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7cb55bd09dade7046aa52361411fb68}{CAN\+\_\+\+F11\+R1\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6235ef02d18d862d4018aa9d3f2612bd}{CAN\+\_\+\+F11\+R1\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6ba167c6cd5bc080065430e24c3a866}{CAN\+\_\+\+F11\+R1\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6235ef02d18d862d4018aa9d3f2612bd}{CAN\+\_\+\+F11\+R1\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga488ce892527f6e05b74c72d3540e86e9}{CAN\+\_\+\+F11\+R1\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4629ab1e8632c82f3fb2648a574963b1}{CAN\+\_\+\+F11\+R1\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga488ce892527f6e05b74c72d3540e86e9}{CAN\+\_\+\+F11\+R1\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34726d941ba918d973035cdfd4956f22}{CAN\+\_\+\+F11\+R1\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga833c408a165cc4ac87a242c08d4ba9b9}{CAN\+\_\+\+F11\+R1\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34726d941ba918d973035cdfd4956f22}{CAN\+\_\+\+F11\+R1\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a261d1beaaa14ef8021eaa305b4cdf6}{CAN\+\_\+\+F11\+R1\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfecd6bbe1a15cd341942d1840b476cc}{CAN\+\_\+\+F11\+R1\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a261d1beaaa14ef8021eaa305b4cdf6}{CAN\+\_\+\+F11\+R1\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddc324a22f00abfe9bcf15478238eeda}{CAN\+\_\+\+F11\+R1\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf50e1747d1d9369b7b22c5d591ae82b9}{CAN\+\_\+\+F11\+R1\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddc324a22f00abfe9bcf15478238eeda}{CAN\+\_\+\+F11\+R1\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67cc7cf7f00a9e32c2bd48dcd4941eeb}{CAN\+\_\+\+F11\+R1\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga603d63333a621594a15696cb03f59eeb}{CAN\+\_\+\+F11\+R1\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67cc7cf7f00a9e32c2bd48dcd4941eeb}{CAN\+\_\+\+F11\+R1\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5442d8600f85b1f2efb8cd2a0a9ec764}{CAN\+\_\+\+F11\+R1\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb361a00177e6aa2ee19aa5a2d1781aa}{CAN\+\_\+\+F11\+R1\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5442d8600f85b1f2efb8cd2a0a9ec764}{CAN\+\_\+\+F11\+R1\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga882ce3ab193542e376fb5f6d4f497a46}{CAN\+\_\+\+F11\+R1\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf111110e0f5dbda31962f7732e3480c7}{CAN\+\_\+\+F11\+R1\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga882ce3ab193542e376fb5f6d4f497a46}{CAN\+\_\+\+F11\+R1\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d345cf87d73bed1e41d1fdd1da16378}{CAN\+\_\+\+F11\+R1\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf2c4828b07b2b315d27b382818de285}{CAN\+\_\+\+F11\+R1\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d345cf87d73bed1e41d1fdd1da16378}{CAN\+\_\+\+F11\+R1\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7955a656970b266f1398cdfc4bdb6cb}{CAN\+\_\+\+F11\+R1\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5afa52941bb68a03ec9804b817d5a90e}{CAN\+\_\+\+F11\+R1\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7955a656970b266f1398cdfc4bdb6cb}{CAN\+\_\+\+F11\+R1\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a5b2c12419c4cff708970be601ad3e2}{CAN\+\_\+\+F11\+R1\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac042471dbcb1a32ce161f38a144ac5aa}{CAN\+\_\+\+F11\+R1\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a5b2c12419c4cff708970be601ad3e2}{CAN\+\_\+\+F11\+R1\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ad2a3cd3442663331b96444d1ed798e}{CAN\+\_\+\+F11\+R1\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac46f233c9692cb2a2e246daf6547a38}{CAN\+\_\+\+F11\+R1\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ad2a3cd3442663331b96444d1ed798e}{CAN\+\_\+\+F11\+R1\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0869365b6223739ccb3b62cfadd9f1db}{CAN\+\_\+\+F11\+R1\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8b379e3832482f2b18f01713d3338d5}{CAN\+\_\+\+F11\+R1\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0869365b6223739ccb3b62cfadd9f1db}{CAN\+\_\+\+F11\+R1\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ed24f7ad9ae64b130e3e2ce65cf5d04}{CAN\+\_\+\+F11\+R1\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60eabd8db9ec6b439d60dbc2374ce84d}{CAN\+\_\+\+F11\+R1\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ed24f7ad9ae64b130e3e2ce65cf5d04}{CAN\+\_\+\+F11\+R1\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c2fdd934f06f41139da93cf271c9e5b}{CAN\+\_\+\+F11\+R1\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga351a183cfab10d3daab415c85cc16203}{CAN\+\_\+\+F11\+R1\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c2fdd934f06f41139da93cf271c9e5b}{CAN\+\_\+\+F11\+R1\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga547f899b4aaa6323c75dc4660cc6dd4e}{CAN\+\_\+\+F11\+R1\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb854a85c7a575a45cdade37efb4edee}{CAN\+\_\+\+F11\+R1\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga547f899b4aaa6323c75dc4660cc6dd4e}{CAN\+\_\+\+F11\+R1\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5499db54e781ed6a09c987857d851e4b}{CAN\+\_\+\+F11\+R1\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga131776c359f81500d3d2a97535d7e718}{CAN\+\_\+\+F11\+R1\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5499db54e781ed6a09c987857d851e4b}{CAN\+\_\+\+F11\+R1\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80b8ed435fa7866580be0ec7cfada3ce}{CAN\+\_\+\+F11\+R1\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga680d7e4c7ebc431a8c72c00e9f110563}{CAN\+\_\+\+F11\+R1\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80b8ed435fa7866580be0ec7cfada3ce}{CAN\+\_\+\+F11\+R1\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fa11c1e2e43d9234f768ca5f3db3521}{CAN\+\_\+\+F11\+R1\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c1fa00ee18804c169541d18995dc3c1}{CAN\+\_\+\+F11\+R1\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fa11c1e2e43d9234f768ca5f3db3521}{CAN\+\_\+\+F11\+R1\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga665b624ef9be8a7b67fd0d0c8a2cc28d}{CAN\+\_\+\+F11\+R1\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec35d8d1097816c5ef8e28ff61469669}{CAN\+\_\+\+F11\+R1\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga665b624ef9be8a7b67fd0d0c8a2cc28d}{CAN\+\_\+\+F11\+R1\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb79224e74be4064c186c1fd8f430b3f}{CAN\+\_\+\+F11\+R1\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96180b8c64aabd33f016fb97ba152f07}{CAN\+\_\+\+F11\+R1\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb79224e74be4064c186c1fd8f430b3f}{CAN\+\_\+\+F11\+R1\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga493ad4f71737d83380a81e3df1fafca6}{CAN\+\_\+\+F12\+R1\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccbe3637fb55f28496ca7f692a69f6ca}{CAN\+\_\+\+F12\+R1\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga493ad4f71737d83380a81e3df1fafca6}{CAN\+\_\+\+F12\+R1\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a4cc96e515fe07094a824e27ad4d925}{CAN\+\_\+\+F12\+R1\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae625d21947ae82cc3509b06363ad0635}{CAN\+\_\+\+F12\+R1\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a4cc96e515fe07094a824e27ad4d925}{CAN\+\_\+\+F12\+R1\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c8d6c0e2c177e40ff60568beffac86b}{CAN\+\_\+\+F12\+R1\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9de7cc313f2b6b16a564b13b1bc30157}{CAN\+\_\+\+F12\+R1\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c8d6c0e2c177e40ff60568beffac86b}{CAN\+\_\+\+F12\+R1\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34c79794004930e3de57c8417f7c5d6d}{CAN\+\_\+\+F12\+R1\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac039cc1ce2281cf10be62cbc44748f5f}{CAN\+\_\+\+F12\+R1\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34c79794004930e3de57c8417f7c5d6d}{CAN\+\_\+\+F12\+R1\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93b358c5c72ac735e4c7c802287f9903}{CAN\+\_\+\+F12\+R1\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc3a35b6f6b3a46c176398ec322fd6fb}{CAN\+\_\+\+F12\+R1\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93b358c5c72ac735e4c7c802287f9903}{CAN\+\_\+\+F12\+R1\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cc058f703f84921bf889c9ce3c000d0}{CAN\+\_\+\+F12\+R1\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d005c10fe75169336104c3155294000}{CAN\+\_\+\+F12\+R1\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cc058f703f84921bf889c9ce3c000d0}{CAN\+\_\+\+F12\+R1\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86849d0bdcd7b03a0770c9fb4e1c0cf8}{CAN\+\_\+\+F12\+R1\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51256bfed734a95da3e7880e279432bf}{CAN\+\_\+\+F12\+R1\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86849d0bdcd7b03a0770c9fb4e1c0cf8}{CAN\+\_\+\+F12\+R1\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd7e08cb6960016b6a352bd8353733dd}{CAN\+\_\+\+F12\+R1\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c967f124b03968372d801e1393fa209}{CAN\+\_\+\+F12\+R1\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd7e08cb6960016b6a352bd8353733dd}{CAN\+\_\+\+F12\+R1\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad138ae340d080c7b69b9dfe0814234f6}{CAN\+\_\+\+F12\+R1\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga592f9953deeb56888144c72060d04e24}{CAN\+\_\+\+F12\+R1\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad138ae340d080c7b69b9dfe0814234f6}{CAN\+\_\+\+F12\+R1\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb0713b2abf45e4c66dfc0c2f4aa902c}{CAN\+\_\+\+F12\+R1\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d1613eac2aaeafda711cf3308ccd44c}{CAN\+\_\+\+F12\+R1\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb0713b2abf45e4c66dfc0c2f4aa902c}{CAN\+\_\+\+F12\+R1\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3becedeec4964364eb6a6ca51af6c7a7}{CAN\+\_\+\+F12\+R1\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b8594ab0c5d9124accd2d6ca85cf4bd}{CAN\+\_\+\+F12\+R1\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3becedeec4964364eb6a6ca51af6c7a7}{CAN\+\_\+\+F12\+R1\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ab33464326b0107849ae73eb2d74649}{CAN\+\_\+\+F12\+R1\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4025ed76892f23e5a63d0d8ac6a2be5f}{CAN\+\_\+\+F12\+R1\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ab33464326b0107849ae73eb2d74649}{CAN\+\_\+\+F12\+R1\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac55c96f63d9cb2115cf779e2108cd2c2}{CAN\+\_\+\+F12\+R1\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e2e318cc14828c118bd40d982922e14}{CAN\+\_\+\+F12\+R1\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac55c96f63d9cb2115cf779e2108cd2c2}{CAN\+\_\+\+F12\+R1\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6754922701ae479453231e3082f5995}{CAN\+\_\+\+F12\+R1\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e0ff698b5e9f3f99a421166611b041d}{CAN\+\_\+\+F12\+R1\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6754922701ae479453231e3082f5995}{CAN\+\_\+\+F12\+R1\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40af5057b396387a1162d0091b2d826e}{CAN\+\_\+\+F12\+R1\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b0666538a7646ddc0fcd882a261f5d9}{CAN\+\_\+\+F12\+R1\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40af5057b396387a1162d0091b2d826e}{CAN\+\_\+\+F12\+R1\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4a4f362ed99f3b71078c88c720f7603}{CAN\+\_\+\+F12\+R1\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga846d84b3d53e305b093198379f442528}{CAN\+\_\+\+F12\+R1\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4a4f362ed99f3b71078c88c720f7603}{CAN\+\_\+\+F12\+R1\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44038ad11ff535489420a521d43090cd}{CAN\+\_\+\+F12\+R1\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7940c0898c2ef1d9f829bf1b6b5fcf3}{CAN\+\_\+\+F12\+R1\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44038ad11ff535489420a521d43090cd}{CAN\+\_\+\+F12\+R1\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1462a6bf5fd7f197bf4fc6b40f3531e}{CAN\+\_\+\+F12\+R1\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bdc7bd4dbad1f8e3bb622343bd7c522}{CAN\+\_\+\+F12\+R1\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1462a6bf5fd7f197bf4fc6b40f3531e}{CAN\+\_\+\+F12\+R1\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ded4d9316004285d4c49d62eb48cce6}{CAN\+\_\+\+F12\+R1\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c870a6fbae41b4f1c6d66ab690789d6}{CAN\+\_\+\+F12\+R1\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ded4d9316004285d4c49d62eb48cce6}{CAN\+\_\+\+F12\+R1\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38b5a9bb84c7973eb3aee9bcc751a402}{CAN\+\_\+\+F12\+R1\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09e179b38460e47b81616c46a5f356f8}{CAN\+\_\+\+F12\+R1\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38b5a9bb84c7973eb3aee9bcc751a402}{CAN\+\_\+\+F12\+R1\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33e4aaef17496cf40db364d4c7ead7d5}{CAN\+\_\+\+F12\+R1\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad42e298d4d97c98cc5149bc552a598fa}{CAN\+\_\+\+F12\+R1\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33e4aaef17496cf40db364d4c7ead7d5}{CAN\+\_\+\+F12\+R1\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga776befd35d22caa64a1754b75134f2a6}{CAN\+\_\+\+F12\+R1\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga318e2a6ae62d5172dcdb45e011d5e0c4}{CAN\+\_\+\+F12\+R1\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga776befd35d22caa64a1754b75134f2a6}{CAN\+\_\+\+F12\+R1\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d5b00cf1faf748d52633ee2a1989b49}{CAN\+\_\+\+F12\+R1\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90e95cb0020289335acd5d7f4b62a880}{CAN\+\_\+\+F12\+R1\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d5b00cf1faf748d52633ee2a1989b49}{CAN\+\_\+\+F12\+R1\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa9c58f403ed9bfc19a23aff1960065e}{CAN\+\_\+\+F12\+R1\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e2720e18fdff00c9fb75d5136e485dc}{CAN\+\_\+\+F12\+R1\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa9c58f403ed9bfc19a23aff1960065e}{CAN\+\_\+\+F12\+R1\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7efaf0ba941dc22a8a322e75d6495237}{CAN\+\_\+\+F12\+R1\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4a87123ae5ff76992162152fbb4c92a}{CAN\+\_\+\+F12\+R1\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7efaf0ba941dc22a8a322e75d6495237}{CAN\+\_\+\+F12\+R1\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga495bdfd934bc40aeabfcb0454e47a2c7}{CAN\+\_\+\+F12\+R1\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9582717e16455f97c7dff65f7beadd6e}{CAN\+\_\+\+F12\+R1\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga495bdfd934bc40aeabfcb0454e47a2c7}{CAN\+\_\+\+F12\+R1\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26edbc0aad33ae916a2c765f8a463023}{CAN\+\_\+\+F12\+R1\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf15e362beb5a3b733c08c8c2ab81efcb}{CAN\+\_\+\+F12\+R1\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26edbc0aad33ae916a2c765f8a463023}{CAN\+\_\+\+F12\+R1\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb051023923964df52386c58e0ee26ed}{CAN\+\_\+\+F12\+R1\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d600a7a39c7069c216db511d3a5d866}{CAN\+\_\+\+F12\+R1\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb051023923964df52386c58e0ee26ed}{CAN\+\_\+\+F12\+R1\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e1bbde0fef2e2dab933da257a3afd66}{CAN\+\_\+\+F12\+R1\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9a6addc248c6db2118d1ce6e049d331}{CAN\+\_\+\+F12\+R1\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e1bbde0fef2e2dab933da257a3afd66}{CAN\+\_\+\+F12\+R1\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d988431331cf581558317c045e1117b}{CAN\+\_\+\+F12\+R1\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31d3a46845cd9ca6670472aae2aa2ebe}{CAN\+\_\+\+F12\+R1\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d988431331cf581558317c045e1117b}{CAN\+\_\+\+F12\+R1\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03b733b7cb7755ebe4678bf011a490f5}{CAN\+\_\+\+F12\+R1\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa06596dcbb545fbeea2ec20f629d9555}{CAN\+\_\+\+F12\+R1\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03b733b7cb7755ebe4678bf011a490f5}{CAN\+\_\+\+F12\+R1\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47ce05849eef3967db74c9dcab8d936e}{CAN\+\_\+\+F12\+R1\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac441b11b1be9b3608b9a09c2b8069722}{CAN\+\_\+\+F12\+R1\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47ce05849eef3967db74c9dcab8d936e}{CAN\+\_\+\+F12\+R1\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0775804606cd66638da3f6ba1b3b493}{CAN\+\_\+\+F13\+R1\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa20d063950ad122a1965527a17d93c37}{CAN\+\_\+\+F13\+R1\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0775804606cd66638da3f6ba1b3b493}{CAN\+\_\+\+F13\+R1\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5af825390c54a3a65aac39d6a998ca48}{CAN\+\_\+\+F13\+R1\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf60decd61c8a8dc9e4342de8ad67ea76}{CAN\+\_\+\+F13\+R1\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5af825390c54a3a65aac39d6a998ca48}{CAN\+\_\+\+F13\+R1\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34ca97bf95c63ac91fe0bbf664f96c5a}{CAN\+\_\+\+F13\+R1\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7863b3af06385d0e9037c57a5d2091e2}{CAN\+\_\+\+F13\+R1\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34ca97bf95c63ac91fe0bbf664f96c5a}{CAN\+\_\+\+F13\+R1\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf217b9312083ea4fee7d1e808d6abb84}{CAN\+\_\+\+F13\+R1\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga043282b30813ce88dbdb320936ff6aca}{CAN\+\_\+\+F13\+R1\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf217b9312083ea4fee7d1e808d6abb84}{CAN\+\_\+\+F13\+R1\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga325e27d4b7557c9da7685eaaefdd9bbe}{CAN\+\_\+\+F13\+R1\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bbc9e9866f20d9d2f3cea1c6777c673}{CAN\+\_\+\+F13\+R1\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga325e27d4b7557c9da7685eaaefdd9bbe}{CAN\+\_\+\+F13\+R1\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53dda4ae54ad09328863f96688745173}{CAN\+\_\+\+F13\+R1\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga885b36e017b013ab6deedd91d9ac2c66}{CAN\+\_\+\+F13\+R1\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53dda4ae54ad09328863f96688745173}{CAN\+\_\+\+F13\+R1\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae396c50fbe96dbdd418620ffd2fa5b4}{CAN\+\_\+\+F13\+R1\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa389b53582e5cacf326fff4512626d68}{CAN\+\_\+\+F13\+R1\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae396c50fbe96dbdd418620ffd2fa5b4}{CAN\+\_\+\+F13\+R1\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0a54488273ee23a74dfe0a0deca7d7d}{CAN\+\_\+\+F13\+R1\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad09b75feeda08b16962db7da6a32dc9b}{CAN\+\_\+\+F13\+R1\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0a54488273ee23a74dfe0a0deca7d7d}{CAN\+\_\+\+F13\+R1\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8c2421189d009e0b2630cf53f0caaf1}{CAN\+\_\+\+F13\+R1\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba75675c019979882ecd8c6ef82d7a4}{CAN\+\_\+\+F13\+R1\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8c2421189d009e0b2630cf53f0caaf1}{CAN\+\_\+\+F13\+R1\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa365ae887f59e0e1684a5ed96fb50042}{CAN\+\_\+\+F13\+R1\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac579473f666edec0e0fcce278b642a9d}{CAN\+\_\+\+F13\+R1\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa365ae887f59e0e1684a5ed96fb50042}{CAN\+\_\+\+F13\+R1\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2439f107e699d239c00b630979ba87e1}{CAN\+\_\+\+F13\+R1\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14640c225c434428ef1870f462eb9bbd}{CAN\+\_\+\+F13\+R1\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2439f107e699d239c00b630979ba87e1}{CAN\+\_\+\+F13\+R1\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9103107051eb07e5ae903489b76eb2c4}{CAN\+\_\+\+F13\+R1\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d8c9f5879cc4e31fe2e63f82febbc69}{CAN\+\_\+\+F13\+R1\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9103107051eb07e5ae903489b76eb2c4}{CAN\+\_\+\+F13\+R1\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dabd107a2de9ccd6461da5926e4d4e4}{CAN\+\_\+\+F13\+R1\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e0e3cfe033bb34f62312cfe47d1b84a}{CAN\+\_\+\+F13\+R1\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dabd107a2de9ccd6461da5926e4d4e4}{CAN\+\_\+\+F13\+R1\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1db0ef6756bc958994e6fc702ce75b81}{CAN\+\_\+\+F13\+R1\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93d91a28c1ffca3f72f10e0b44040791}{CAN\+\_\+\+F13\+R1\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1db0ef6756bc958994e6fc702ce75b81}{CAN\+\_\+\+F13\+R1\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1412e4fcd6edb251cf356694de9f3f42}{CAN\+\_\+\+F13\+R1\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga355b438a5abccec89e13bdd00206b36f}{CAN\+\_\+\+F13\+R1\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1412e4fcd6edb251cf356694de9f3f42}{CAN\+\_\+\+F13\+R1\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cc8b54a2836661fdd482c004556cba1}{CAN\+\_\+\+F13\+R1\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89b23d147d2c040eb2317633b3ef46da}{CAN\+\_\+\+F13\+R1\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cc8b54a2836661fdd482c004556cba1}{CAN\+\_\+\+F13\+R1\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d570ecd25032c69017c3c117f0aebdf}{CAN\+\_\+\+F13\+R1\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81d184cd46306fe24b46087a90e8f8f2}{CAN\+\_\+\+F13\+R1\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d570ecd25032c69017c3c117f0aebdf}{CAN\+\_\+\+F13\+R1\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef2321a184dc8aa13baef70a5cb6193f}{CAN\+\_\+\+F13\+R1\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga151a0e903046edc92bddcd0ef4a23449}{CAN\+\_\+\+F13\+R1\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef2321a184dc8aa13baef70a5cb6193f}{CAN\+\_\+\+F13\+R1\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae27c24ba203819e140dfddb8bc05c473}{CAN\+\_\+\+F13\+R1\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e95e6d0d060fb2cfdf31e1b5fdfe3de}{CAN\+\_\+\+F13\+R1\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae27c24ba203819e140dfddb8bc05c473}{CAN\+\_\+\+F13\+R1\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga471095d382cce78017304b5db76f7a04}{CAN\+\_\+\+F13\+R1\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e0fb1cf032c57f954dd2679a05f8115}{CAN\+\_\+\+F13\+R1\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga471095d382cce78017304b5db76f7a04}{CAN\+\_\+\+F13\+R1\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c097cf8909e3cc7825d9500a891be52}{CAN\+\_\+\+F13\+R1\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb775bb1ded6a8f55f2a0849bec2eeac}{CAN\+\_\+\+F13\+R1\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c097cf8909e3cc7825d9500a891be52}{CAN\+\_\+\+F13\+R1\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3523d0b622d476255e22d07d76831a75}{CAN\+\_\+\+F13\+R1\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8743dfb60255d98911ea66605efd3b2f}{CAN\+\_\+\+F13\+R1\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3523d0b622d476255e22d07d76831a75}{CAN\+\_\+\+F13\+R1\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae50e71fdf75fcc3e59b95b855d3bf30a}{CAN\+\_\+\+F13\+R1\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54b067c38f3be3ad6041ea12fec15700}{CAN\+\_\+\+F13\+R1\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae50e71fdf75fcc3e59b95b855d3bf30a}{CAN\+\_\+\+F13\+R1\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45b6b1f5126bfa15739a086d6734cfd5}{CAN\+\_\+\+F13\+R1\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00fe1942d9a8767a76f139bd74eafea0}{CAN\+\_\+\+F13\+R1\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45b6b1f5126bfa15739a086d6734cfd5}{CAN\+\_\+\+F13\+R1\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga710ae584f88078c05820eede3729b65c}{CAN\+\_\+\+F13\+R1\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05db1c0a2e6e051d616b59f386dc7b1e}{CAN\+\_\+\+F13\+R1\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga710ae584f88078c05820eede3729b65c}{CAN\+\_\+\+F13\+R1\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f2580d7250fa56c7a1e25f9d282c942}{CAN\+\_\+\+F13\+R1\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66dd0da9fd8ef27b30f1ad56a9982caf}{CAN\+\_\+\+F13\+R1\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f2580d7250fa56c7a1e25f9d282c942}{CAN\+\_\+\+F13\+R1\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdd8f8b38bc3d56b97c8909c7dbb7560}{CAN\+\_\+\+F13\+R1\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3b8381bc6ce5ab107cc1a92e565387a}{CAN\+\_\+\+F13\+R1\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdd8f8b38bc3d56b97c8909c7dbb7560}{CAN\+\_\+\+F13\+R1\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc69c07f91f2c9d6b85c3f26532fad1f}{CAN\+\_\+\+F13\+R1\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91c99de5ae099ecdee50ebd62e552df5}{CAN\+\_\+\+F13\+R1\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc69c07f91f2c9d6b85c3f26532fad1f}{CAN\+\_\+\+F13\+R1\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dd7a2e1000f7df336489982291d76d8}{CAN\+\_\+\+F13\+R1\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83713f9e2c3c90f001ab378d9ca1f488}{CAN\+\_\+\+F13\+R1\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dd7a2e1000f7df336489982291d76d8}{CAN\+\_\+\+F13\+R1\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ed837627ac02698016cdf0439782fec}{CAN\+\_\+\+F13\+R1\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga050fb1e9555d0d24f81682e194677684}{CAN\+\_\+\+F13\+R1\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ed837627ac02698016cdf0439782fec}{CAN\+\_\+\+F13\+R1\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e7f63726fd4dffa870717dbf3079be8}{CAN\+\_\+\+F13\+R1\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga761164856a25bc246396c7c82fdeb447}{CAN\+\_\+\+F13\+R1\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e7f63726fd4dffa870717dbf3079be8}{CAN\+\_\+\+F13\+R1\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad950a42557716b1e66d0e675d4ed0388}{CAN\+\_\+\+F13\+R1\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a750d71e94876d2f6e73a0e8b7217b2}{CAN\+\_\+\+F13\+R1\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad950a42557716b1e66d0e675d4ed0388}{CAN\+\_\+\+F13\+R1\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa061083b9a300dcb531acbb0ca426943}{CAN\+\_\+\+F0\+R2\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34282ddec559ecea4b613f2430334237}{CAN\+\_\+\+F0\+R2\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa061083b9a300dcb531acbb0ca426943}{CAN\+\_\+\+F0\+R2\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95c94101334ccda880f2c3a2e9e35803}{CAN\+\_\+\+F0\+R2\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f23fc3814e0eb6af35c01e22c5dc6a7}{CAN\+\_\+\+F0\+R2\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95c94101334ccda880f2c3a2e9e35803}{CAN\+\_\+\+F0\+R2\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81d454ef34d31e40aeecb2da25e5004d}{CAN\+\_\+\+F0\+R2\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82ee32b6ec44d763b4364fa032d3439c}{CAN\+\_\+\+F0\+R2\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81d454ef34d31e40aeecb2da25e5004d}{CAN\+\_\+\+F0\+R2\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga526563dd72eb6023c8c6b70ed3eef49f}{CAN\+\_\+\+F0\+R2\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7867b1d377088c63cdcc615932101997}{CAN\+\_\+\+F0\+R2\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga526563dd72eb6023c8c6b70ed3eef49f}{CAN\+\_\+\+F0\+R2\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e2ad8285cf2dbc13f19cde26aa841ee}{CAN\+\_\+\+F0\+R2\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37fc5c9115eb669f1ac493b1c7296250}{CAN\+\_\+\+F0\+R2\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e2ad8285cf2dbc13f19cde26aa841ee}{CAN\+\_\+\+F0\+R2\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae572f8b4bb3bfa4dca31b1d4b189c277}{CAN\+\_\+\+F0\+R2\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae04b27aad09a3027f20a4eb48884c463}{CAN\+\_\+\+F0\+R2\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae572f8b4bb3bfa4dca31b1d4b189c277}{CAN\+\_\+\+F0\+R2\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d86d510a3fa0f7bb396b2535ff7412f}{CAN\+\_\+\+F0\+R2\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae58d87c9513c11593041c3d43b955e8b}{CAN\+\_\+\+F0\+R2\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d86d510a3fa0f7bb396b2535ff7412f}{CAN\+\_\+\+F0\+R2\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga931a307d0830015fa4494ed6a34e3fb5}{CAN\+\_\+\+F0\+R2\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03a6328d408b8015bb472c76f96a4dd8}{CAN\+\_\+\+F0\+R2\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga931a307d0830015fa4494ed6a34e3fb5}{CAN\+\_\+\+F0\+R2\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f123f65007d2d150da67e5114b8354f}{CAN\+\_\+\+F0\+R2\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92fd1acf48665f966b670a0457456deb}{CAN\+\_\+\+F0\+R2\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f123f65007d2d150da67e5114b8354f}{CAN\+\_\+\+F0\+R2\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31eeb8ac004bb1a829c442474a019b05}{CAN\+\_\+\+F0\+R2\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa853cff5493c4e857b7bb1ad28678ed4}{CAN\+\_\+\+F0\+R2\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31eeb8ac004bb1a829c442474a019b05}{CAN\+\_\+\+F0\+R2\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb8eae7e6372cafdfbb97cee0d3a5906}{CAN\+\_\+\+F0\+R2\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa43bba65dd777c71e07130fde3fa6216}{CAN\+\_\+\+F0\+R2\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb8eae7e6372cafdfbb97cee0d3a5906}{CAN\+\_\+\+F0\+R2\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15c19ccbf1f927445c99e0075e4743f4}{CAN\+\_\+\+F0\+R2\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9077b9c35c6721d2a0e090a42af0eaaf}{CAN\+\_\+\+F0\+R2\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15c19ccbf1f927445c99e0075e4743f4}{CAN\+\_\+\+F0\+R2\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec6f3f414927987a2409f6a4fcee1950}{CAN\+\_\+\+F0\+R2\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23af8df7d4e843a6e196b1542421ef45}{CAN\+\_\+\+F0\+R2\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec6f3f414927987a2409f6a4fcee1950}{CAN\+\_\+\+F0\+R2\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f965255e5ae450386165052ebc91266}{CAN\+\_\+\+F0\+R2\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fe7776af3adce7d203aeb16d55d86d4}{CAN\+\_\+\+F0\+R2\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f965255e5ae450386165052ebc91266}{CAN\+\_\+\+F0\+R2\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga541cda96227f171eeaef984ec3f3bfde}{CAN\+\_\+\+F0\+R2\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81168efb90a776e44a96d1fe5e3b88c3}{CAN\+\_\+\+F0\+R2\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga541cda96227f171eeaef984ec3f3bfde}{CAN\+\_\+\+F0\+R2\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ec4acee70dd0bad3bcfb650e47f99b5}{CAN\+\_\+\+F0\+R2\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9708e7cde70a19e8e8fa33291e1b9d5}{CAN\+\_\+\+F0\+R2\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ec4acee70dd0bad3bcfb650e47f99b5}{CAN\+\_\+\+F0\+R2\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae046a3f26c0161e3c40dc1bc568db3b}{CAN\+\_\+\+F0\+R2\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2f2154c3030cebcfc3f1e4aed74fbf1}{CAN\+\_\+\+F0\+R2\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae046a3f26c0161e3c40dc1bc568db3b}{CAN\+\_\+\+F0\+R2\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06f28b2b9fdaaba93dd8268b5567a8ad}{CAN\+\_\+\+F0\+R2\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae87c14b75911aa0a9d0349d02d342711}{CAN\+\_\+\+F0\+R2\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06f28b2b9fdaaba93dd8268b5567a8ad}{CAN\+\_\+\+F0\+R2\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga134eae58ad5e99cc09201e3f806390b2}{CAN\+\_\+\+F0\+R2\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fd7859cfc05300f68b175f520ddc31e}{CAN\+\_\+\+F0\+R2\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga134eae58ad5e99cc09201e3f806390b2}{CAN\+\_\+\+F0\+R2\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2288da969d823cf883f0a11d0e66db51}{CAN\+\_\+\+F0\+R2\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaea36db8fcada46357137efeea256457}{CAN\+\_\+\+F0\+R2\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2288da969d823cf883f0a11d0e66db51}{CAN\+\_\+\+F0\+R2\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e695a429859e9c143330c5cf6ad3229}{CAN\+\_\+\+F0\+R2\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57872dcfea1f8a56170640842edf9c1a}{CAN\+\_\+\+F0\+R2\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e695a429859e9c143330c5cf6ad3229}{CAN\+\_\+\+F0\+R2\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b4a66ffe52286fd25f6bb36fa2e6f21}{CAN\+\_\+\+F0\+R2\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc01e7f26d0e85da93ca78d0d71a4fed}{CAN\+\_\+\+F0\+R2\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b4a66ffe52286fd25f6bb36fa2e6f21}{CAN\+\_\+\+F0\+R2\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d02ac9f9a07b7c47059c84a2b0782ee}{CAN\+\_\+\+F0\+R2\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07d8c3c8c3eb3c97b5979388c548e2fc}{CAN\+\_\+\+F0\+R2\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d02ac9f9a07b7c47059c84a2b0782ee}{CAN\+\_\+\+F0\+R2\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cd190536d4b825b086f682b40886f7f}{CAN\+\_\+\+F0\+R2\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade31bd75624afeaef9b5ab45a5057db9}{CAN\+\_\+\+F0\+R2\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cd190536d4b825b086f682b40886f7f}{CAN\+\_\+\+F0\+R2\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49d6929299df0a13244f0e7958eb711a}{CAN\+\_\+\+F0\+R2\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa78ff8fcfe0f14655aaf94ecc92d7532}{CAN\+\_\+\+F0\+R2\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49d6929299df0a13244f0e7958eb711a}{CAN\+\_\+\+F0\+R2\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf6e6acb5b23357732909d4bec0eb95e}{CAN\+\_\+\+F0\+R2\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad577ebd9a8cedd1b8b13d5a41d2fbab}{CAN\+\_\+\+F0\+R2\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf6e6acb5b23357732909d4bec0eb95e}{CAN\+\_\+\+F0\+R2\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0c77950c4ec1c45ab5c4c2936186d36}{CAN\+\_\+\+F0\+R2\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab814105bcd2a2c636c26197b21ead2b0}{CAN\+\_\+\+F0\+R2\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0c77950c4ec1c45ab5c4c2936186d36}{CAN\+\_\+\+F0\+R2\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47a37ea3a0bc9d4232ee89f18782ff53}{CAN\+\_\+\+F0\+R2\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea82daeaa71ecddb187613df9517e51c}{CAN\+\_\+\+F0\+R2\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47a37ea3a0bc9d4232ee89f18782ff53}{CAN\+\_\+\+F0\+R2\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfb99d019f1abf788685338176fa8595}{CAN\+\_\+\+F0\+R2\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef5036edf5bd310e5e06f3ea5cb818a2}{CAN\+\_\+\+F0\+R2\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfb99d019f1abf788685338176fa8595}{CAN\+\_\+\+F0\+R2\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga875a0587956149206e0df84242e5c38a}{CAN\+\_\+\+F0\+R2\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0c2db96ddbcfa1b838c283e20ca554b}{CAN\+\_\+\+F0\+R2\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga875a0587956149206e0df84242e5c38a}{CAN\+\_\+\+F0\+R2\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ee59bc46345bde430c9ecf20c8df7a2}{CAN\+\_\+\+F0\+R2\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5afb46a2d4ccb3f28e8579b26e2b2e2e}{CAN\+\_\+\+F0\+R2\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ee59bc46345bde430c9ecf20c8df7a2}{CAN\+\_\+\+F0\+R2\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90f146c0436009e8b77597db4f06dc88}{CAN\+\_\+\+F0\+R2\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ace83e798931f35c123507e1ef59fbb}{CAN\+\_\+\+F0\+R2\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90f146c0436009e8b77597db4f06dc88}{CAN\+\_\+\+F0\+R2\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac37390e12fa87a072599d57c581f82b1}{CAN\+\_\+\+F1\+R2\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ea3c5d8ab8962d9cd0e2b067167d3d4}{CAN\+\_\+\+F1\+R2\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac37390e12fa87a072599d57c581f82b1}{CAN\+\_\+\+F1\+R2\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f4652769a8b81aefaa5acbaddc83e47}{CAN\+\_\+\+F1\+R2\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfa5449488e7330d8f11f75fcf3e75cd}{CAN\+\_\+\+F1\+R2\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f4652769a8b81aefaa5acbaddc83e47}{CAN\+\_\+\+F1\+R2\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga550988821dc17b71e58d745367d552fb}{CAN\+\_\+\+F1\+R2\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe49a3e224459f1bd9b3279ebfa8803b}{CAN\+\_\+\+F1\+R2\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga550988821dc17b71e58d745367d552fb}{CAN\+\_\+\+F1\+R2\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad52c7978074227730285d698cdcb15c7}{CAN\+\_\+\+F1\+R2\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77cf2217ec29e2043bada827249dedd5}{CAN\+\_\+\+F1\+R2\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad52c7978074227730285d698cdcb15c7}{CAN\+\_\+\+F1\+R2\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab404d9e8cd80526beb5b83ea62236c40}{CAN\+\_\+\+F1\+R2\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf35643f0148ed0f93e3ba52e95a4cf6b}{CAN\+\_\+\+F1\+R2\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab404d9e8cd80526beb5b83ea62236c40}{CAN\+\_\+\+F1\+R2\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3210b70ca25333f077035c8178683b3c}{CAN\+\_\+\+F1\+R2\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae08798adabd9cc0fb2b07eaff6444878}{CAN\+\_\+\+F1\+R2\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3210b70ca25333f077035c8178683b3c}{CAN\+\_\+\+F1\+R2\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab840206e4408eeadf35ca5ce492121b7}{CAN\+\_\+\+F1\+R2\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06659c9a418d7f4a8729d87bc397be23}{CAN\+\_\+\+F1\+R2\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab840206e4408eeadf35ca5ce492121b7}{CAN\+\_\+\+F1\+R2\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93f9f5471e1a8abd2ca55fe5a4cf120f}{CAN\+\_\+\+F1\+R2\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36bb9ca8dadd6714052f8d31cb01cb7b}{CAN\+\_\+\+F1\+R2\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93f9f5471e1a8abd2ca55fe5a4cf120f}{CAN\+\_\+\+F1\+R2\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade520b46b08abd462743828dfdb211e1}{CAN\+\_\+\+F1\+R2\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d400044261146be3deb722d9cf3d5c1}{CAN\+\_\+\+F1\+R2\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade520b46b08abd462743828dfdb211e1}{CAN\+\_\+\+F1\+R2\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28e355feec329b328d200ea79a3c4e73}{CAN\+\_\+\+F1\+R2\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3e5769ea8faaed16c6cb2ce979d28a9}{CAN\+\_\+\+F1\+R2\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28e355feec329b328d200ea79a3c4e73}{CAN\+\_\+\+F1\+R2\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4fa9a6d11d4066ce8cbed7772e5c4c1}{CAN\+\_\+\+F1\+R2\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga915236a6b5081c2c30bd4d49144bc463}{CAN\+\_\+\+F1\+R2\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4fa9a6d11d4066ce8cbed7772e5c4c1}{CAN\+\_\+\+F1\+R2\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1aef88c920add1bcec693ba43f890cf}{CAN\+\_\+\+F1\+R2\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf1aa2e62d4eede199196f81795d309c}{CAN\+\_\+\+F1\+R2\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1aef88c920add1bcec693ba43f890cf}{CAN\+\_\+\+F1\+R2\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4486004019a70c1c41822611cfbc24a7}{CAN\+\_\+\+F1\+R2\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7db0ae3dcaab35e4c496c8a800b5c994}{CAN\+\_\+\+F1\+R2\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4486004019a70c1c41822611cfbc24a7}{CAN\+\_\+\+F1\+R2\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32ef2954ebc503eaf6c44eb4ec9a593e}{CAN\+\_\+\+F1\+R2\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02cdb71c56a5d9994ecd2dee668c7184}{CAN\+\_\+\+F1\+R2\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32ef2954ebc503eaf6c44eb4ec9a593e}{CAN\+\_\+\+F1\+R2\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace28daab139f94dc2ed7e388fd1b9b59}{CAN\+\_\+\+F1\+R2\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac66691ca840db6c861460d311a942a87}{CAN\+\_\+\+F1\+R2\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace28daab139f94dc2ed7e388fd1b9b59}{CAN\+\_\+\+F1\+R2\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbb0a0b5dd87d593fc1cf8b9269bf365}{CAN\+\_\+\+F1\+R2\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcdd57022e26859db1f81f2df08c8725}{CAN\+\_\+\+F1\+R2\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbb0a0b5dd87d593fc1cf8b9269bf365}{CAN\+\_\+\+F1\+R2\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga427c05edd87c70fb5bfede3ece583106}{CAN\+\_\+\+F1\+R2\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga211795b36769a0b87044f0d82a7a72b1}{CAN\+\_\+\+F1\+R2\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga427c05edd87c70fb5bfede3ece583106}{CAN\+\_\+\+F1\+R2\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e7423c9dd0740125ba2dc7a9068c449}{CAN\+\_\+\+F1\+R2\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc8c427731f33c76fad0873bb29a4b4c}{CAN\+\_\+\+F1\+R2\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e7423c9dd0740125ba2dc7a9068c449}{CAN\+\_\+\+F1\+R2\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcea3b8cd42bcc687c67e62a0ccf7471}{CAN\+\_\+\+F1\+R2\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10a3e6be9968b8007562e7afe6b3b342}{CAN\+\_\+\+F1\+R2\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcea3b8cd42bcc687c67e62a0ccf7471}{CAN\+\_\+\+F1\+R2\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3e119637508ebc998e04873befdea02}{CAN\+\_\+\+F1\+R2\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aac6ab4bd4cdeecbe621adf1d11b95a}{CAN\+\_\+\+F1\+R2\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3e119637508ebc998e04873befdea02}{CAN\+\_\+\+F1\+R2\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6adb312018dfbe719072be0d6444b62a}{CAN\+\_\+\+F1\+R2\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30140ced3da0d0a526c4f4f5881987c1}{CAN\+\_\+\+F1\+R2\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6adb312018dfbe719072be0d6444b62a}{CAN\+\_\+\+F1\+R2\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23a75816e8e01c5c9a90d7b2afa4716f}{CAN\+\_\+\+F1\+R2\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49f36aec2e851ed18c5a382a0708bbcb}{CAN\+\_\+\+F1\+R2\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23a75816e8e01c5c9a90d7b2afa4716f}{CAN\+\_\+\+F1\+R2\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace263ed2b1dcb26232c8be718c733490}{CAN\+\_\+\+F1\+R2\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99ccab06a8a97616a2fc3e026f36351d}{CAN\+\_\+\+F1\+R2\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace263ed2b1dcb26232c8be718c733490}{CAN\+\_\+\+F1\+R2\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15089c114f7120bd834ecddd74795989}{CAN\+\_\+\+F1\+R2\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa408889ff6478d6558d4c53c9114bde}{CAN\+\_\+\+F1\+R2\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15089c114f7120bd834ecddd74795989}{CAN\+\_\+\+F1\+R2\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga256936e5e1dc313a5846bcdb38746940}{CAN\+\_\+\+F1\+R2\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga032dd8dc11aa9013cc0e824e31932951}{CAN\+\_\+\+F1\+R2\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga256936e5e1dc313a5846bcdb38746940}{CAN\+\_\+\+F1\+R2\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8861d429f3e5a4cf24015dd24d1035a2}{CAN\+\_\+\+F1\+R2\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76f29020524ec6403a40de4e260a2ea8}{CAN\+\_\+\+F1\+R2\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8861d429f3e5a4cf24015dd24d1035a2}{CAN\+\_\+\+F1\+R2\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaca03affd919dc4618d7e47f545714fe}{CAN\+\_\+\+F1\+R2\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bb51cd27fea671be51a59ce7a83008e}{CAN\+\_\+\+F1\+R2\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaca03affd919dc4618d7e47f545714fe}{CAN\+\_\+\+F1\+R2\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4685d281238d461eb78b7f846411f6f3}{CAN\+\_\+\+F1\+R2\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga085c38b511aa4895b6c939a06070c916}{CAN\+\_\+\+F1\+R2\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4685d281238d461eb78b7f846411f6f3}{CAN\+\_\+\+F1\+R2\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a6e9dc7e9d061ce75e04aceae3cfd6b}{CAN\+\_\+\+F1\+R2\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe299378c771da8d7d8e72a6f6e41f7f}{CAN\+\_\+\+F1\+R2\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a6e9dc7e9d061ce75e04aceae3cfd6b}{CAN\+\_\+\+F1\+R2\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fee7c49b899c8af5ae4b60d47461ea2}{CAN\+\_\+\+F1\+R2\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabc8bef79b09bcfcb0df6ba467ed906b}{CAN\+\_\+\+F1\+R2\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fee7c49b899c8af5ae4b60d47461ea2}{CAN\+\_\+\+F1\+R2\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab87ec718cd11264085752c85b44e6ef3}{CAN\+\_\+\+F1\+R2\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc4aba2c95f27229987d9eb4cda9890c}{CAN\+\_\+\+F1\+R2\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab87ec718cd11264085752c85b44e6ef3}{CAN\+\_\+\+F1\+R2\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cebad85393ecc2a9214f9788b77c676}{CAN\+\_\+\+F1\+R2\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21cbfc217d67062d265753964c871065}{CAN\+\_\+\+F1\+R2\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cebad85393ecc2a9214f9788b77c676}{CAN\+\_\+\+F1\+R2\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4399948716780ec8c4dd96270469843}{CAN\+\_\+\+F2\+R2\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36964e4bf6aa10467b3d95781da56814}{CAN\+\_\+\+F2\+R2\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4399948716780ec8c4dd96270469843}{CAN\+\_\+\+F2\+R2\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad77d91c1c72f554e0e99650a3f47e737}{CAN\+\_\+\+F2\+R2\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d0541eb1a4f8ae0afe429ac0757de6a}{CAN\+\_\+\+F2\+R2\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad77d91c1c72f554e0e99650a3f47e737}{CAN\+\_\+\+F2\+R2\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96dff14e0209cd48bf0c29dc53ede26b}{CAN\+\_\+\+F2\+R2\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14fd5aff8767df509b396190ddf7fa28}{CAN\+\_\+\+F2\+R2\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96dff14e0209cd48bf0c29dc53ede26b}{CAN\+\_\+\+F2\+R2\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f3b7ec530ba7d4f3effd0c42ab49ca9}{CAN\+\_\+\+F2\+R2\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7283e2a71983078144fa9a8e5ae563a9}{CAN\+\_\+\+F2\+R2\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f3b7ec530ba7d4f3effd0c42ab49ca9}{CAN\+\_\+\+F2\+R2\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbcaf819adc61da902e94fc549c5eca7}{CAN\+\_\+\+F2\+R2\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeba1324d32b084c477a0ece7b904a4cd}{CAN\+\_\+\+F2\+R2\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbcaf819adc61da902e94fc549c5eca7}{CAN\+\_\+\+F2\+R2\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb028302ad008b6326533727d4fb75b0}{CAN\+\_\+\+F2\+R2\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a367cf9f2f7e604e9f5e30b5ed30779}{CAN\+\_\+\+F2\+R2\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb028302ad008b6326533727d4fb75b0}{CAN\+\_\+\+F2\+R2\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d23fc25f4bfb50a6f590e31e11c4838}{CAN\+\_\+\+F2\+R2\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b92ac9785e2f7c890130e9b7d792c79}{CAN\+\_\+\+F2\+R2\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d23fc25f4bfb50a6f590e31e11c4838}{CAN\+\_\+\+F2\+R2\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42c27ede1b3c0ad55b1d3ceeb774abbd}{CAN\+\_\+\+F2\+R2\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac969a33d20353d5cd7fb317f5fa71138}{CAN\+\_\+\+F2\+R2\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42c27ede1b3c0ad55b1d3ceeb774abbd}{CAN\+\_\+\+F2\+R2\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaace122156ecd18b6abea1a5f23e1cfce}{CAN\+\_\+\+F2\+R2\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeaac84fa5eec0173c531e9940327f86}{CAN\+\_\+\+F2\+R2\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaace122156ecd18b6abea1a5f23e1cfce}{CAN\+\_\+\+F2\+R2\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95a5442d9fc437bc2acdf878279cf7c6}{CAN\+\_\+\+F2\+R2\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga532413ea309fa031e65397a5b31ac92c}{CAN\+\_\+\+F2\+R2\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95a5442d9fc437bc2acdf878279cf7c6}{CAN\+\_\+\+F2\+R2\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebf3a00b21dc2a665b2e8e7b99cefaae}{CAN\+\_\+\+F2\+R2\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga360e02860472400a9000ef2fc8ba7bb1}{CAN\+\_\+\+F2\+R2\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebf3a00b21dc2a665b2e8e7b99cefaae}{CAN\+\_\+\+F2\+R2\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb77bebe0b062fe55efc6304cf8840b4}{CAN\+\_\+\+F2\+R2\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c917a5b5e1a010229caaa5b3a41d7a6}{CAN\+\_\+\+F2\+R2\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb77bebe0b062fe55efc6304cf8840b4}{CAN\+\_\+\+F2\+R2\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04dd0cb91d888b98351e33516a4547e1}{CAN\+\_\+\+F2\+R2\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0956873246e63b41c0a640bc8d117319}{CAN\+\_\+\+F2\+R2\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04dd0cb91d888b98351e33516a4547e1}{CAN\+\_\+\+F2\+R2\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f6af8fc2890a6b457435f0ab29908e4}{CAN\+\_\+\+F2\+R2\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53202218de27d073d577c27427fe0cbe}{CAN\+\_\+\+F2\+R2\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f6af8fc2890a6b457435f0ab29908e4}{CAN\+\_\+\+F2\+R2\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7f01b289ae8ae3eecedd8a29ddc1eb1}{CAN\+\_\+\+F2\+R2\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga960a1ffd4b153168494d91df69e30742}{CAN\+\_\+\+F2\+R2\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7f01b289ae8ae3eecedd8a29ddc1eb1}{CAN\+\_\+\+F2\+R2\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c79b4445a4d0eb87b2121d58c73d9bc}{CAN\+\_\+\+F2\+R2\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc81e9ab9ab926d1ca30c5b6060a126b}{CAN\+\_\+\+F2\+R2\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c79b4445a4d0eb87b2121d58c73d9bc}{CAN\+\_\+\+F2\+R2\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae7788f7206aca6e83ba0cd081af5b2}{CAN\+\_\+\+F2\+R2\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5f9a5279398454a3a2493b3e1783f52}{CAN\+\_\+\+F2\+R2\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae7788f7206aca6e83ba0cd081af5b2}{CAN\+\_\+\+F2\+R2\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0d302da92dc7ff48bfb3935a739c56f}{CAN\+\_\+\+F2\+R2\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0275ec7527a223a33289118f9e0a2edd}{CAN\+\_\+\+F2\+R2\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0d302da92dc7ff48bfb3935a739c56f}{CAN\+\_\+\+F2\+R2\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ee8abd5207088cb6f59a3fd5af3b89a}{CAN\+\_\+\+F2\+R2\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34028a240868ca7dd365ce98e31e84ca}{CAN\+\_\+\+F2\+R2\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ee8abd5207088cb6f59a3fd5af3b89a}{CAN\+\_\+\+F2\+R2\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6ad53d41a895d341e102901c2e4113b}{CAN\+\_\+\+F2\+R2\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga807cfa122b6c74d85fdab233dd9ed502}{CAN\+\_\+\+F2\+R2\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6ad53d41a895d341e102901c2e4113b}{CAN\+\_\+\+F2\+R2\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6b747f768a440c5e8fe08febc1d0683}{CAN\+\_\+\+F2\+R2\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1187f1ab7514c90af34b44eff80858fa}{CAN\+\_\+\+F2\+R2\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6b747f768a440c5e8fe08febc1d0683}{CAN\+\_\+\+F2\+R2\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc046157f775cb1a2c5b2b90aa15d745}{CAN\+\_\+\+F2\+R2\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacecb18e779a44989b724901f6c2af84f}{CAN\+\_\+\+F2\+R2\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc046157f775cb1a2c5b2b90aa15d745}{CAN\+\_\+\+F2\+R2\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23fdd1fa55e6729712aad51a2ce62834}{CAN\+\_\+\+F2\+R2\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f2a6017895d8d139dcbc3d0e6e69e69}{CAN\+\_\+\+F2\+R2\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23fdd1fa55e6729712aad51a2ce62834}{CAN\+\_\+\+F2\+R2\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4508040a17ba6d514e9c5db40131a196}{CAN\+\_\+\+F2\+R2\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaceff2f283cbd4935ec5d45ceaa18efe0}{CAN\+\_\+\+F2\+R2\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4508040a17ba6d514e9c5db40131a196}{CAN\+\_\+\+F2\+R2\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae17fde946459dc3fc90da9e8809d6d05}{CAN\+\_\+\+F2\+R2\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3086667a209f91ed6d6b496b83111044}{CAN\+\_\+\+F2\+R2\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae17fde946459dc3fc90da9e8809d6d05}{CAN\+\_\+\+F2\+R2\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03da1089ea38abbe1093471a67a971fa}{CAN\+\_\+\+F2\+R2\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c8c7b240bb0dd2a3ec8b6c4c25af7ba}{CAN\+\_\+\+F2\+R2\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03da1089ea38abbe1093471a67a971fa}{CAN\+\_\+\+F2\+R2\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacef46477e39c33367b4cc071c1e3fc69}{CAN\+\_\+\+F2\+R2\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51498379a1e3b81a83bf8d164c4f7e5e}{CAN\+\_\+\+F2\+R2\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacef46477e39c33367b4cc071c1e3fc69}{CAN\+\_\+\+F2\+R2\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga833458f427d74480b7a400ace687432e}{CAN\+\_\+\+F2\+R2\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1f78e7c530a3ef26d44b9353fa9ee36}{CAN\+\_\+\+F2\+R2\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga833458f427d74480b7a400ace687432e}{CAN\+\_\+\+F2\+R2\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc909d367700acef6e2bf8954fcbed1c}{CAN\+\_\+\+F2\+R2\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e30d0e50fca346ca8cb427a6c85f9dc}{CAN\+\_\+\+F2\+R2\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc909d367700acef6e2bf8954fcbed1c}{CAN\+\_\+\+F2\+R2\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac030b2a517b48686820ece2c433e2f13}{CAN\+\_\+\+F2\+R2\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77586d252cad5a0a866b1d9deb6835ba}{CAN\+\_\+\+F2\+R2\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac030b2a517b48686820ece2c433e2f13}{CAN\+\_\+\+F2\+R2\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fbf050f9c8c01df6dd11938eb663221}{CAN\+\_\+\+F2\+R2\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a10903e507b35b7425b3ae98a8c6800}{CAN\+\_\+\+F2\+R2\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fbf050f9c8c01df6dd11938eb663221}{CAN\+\_\+\+F2\+R2\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38b5f7d56afc77679c64cc8559c9637c}{CAN\+\_\+\+F2\+R2\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac34bca92730b6f7cd0de8af1a2d0014f}{CAN\+\_\+\+F2\+R2\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38b5f7d56afc77679c64cc8559c9637c}{CAN\+\_\+\+F2\+R2\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa00bc043a80895a2364fdb9e51b3c110}{CAN\+\_\+\+F3\+R2\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46730b7e64aa771087b6c9d5deb273e1}{CAN\+\_\+\+F3\+R2\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa00bc043a80895a2364fdb9e51b3c110}{CAN\+\_\+\+F3\+R2\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f4626256cd6e806d02f8ddd1abc6d6}{CAN\+\_\+\+F3\+R2\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb12b61624912b90382a4ad95281e7f4}{CAN\+\_\+\+F3\+R2\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f4626256cd6e806d02f8ddd1abc6d6}{CAN\+\_\+\+F3\+R2\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d2e95083cd9cba8a5e1dea50a2647b5}{CAN\+\_\+\+F3\+R2\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6621759dddc575c01f5bbaab43d1f04e}{CAN\+\_\+\+F3\+R2\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d2e95083cd9cba8a5e1dea50a2647b5}{CAN\+\_\+\+F3\+R2\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1586ad1b9e7dc5ea9060b11c91c64df}{CAN\+\_\+\+F3\+R2\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29d052fc2597171767d8cf5d72388ad5}{CAN\+\_\+\+F3\+R2\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1586ad1b9e7dc5ea9060b11c91c64df}{CAN\+\_\+\+F3\+R2\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e602cc571c125a4b0a37ef41a35944b}{CAN\+\_\+\+F3\+R2\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga731e9949d77054ba176340652083ad46}{CAN\+\_\+\+F3\+R2\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e602cc571c125a4b0a37ef41a35944b}{CAN\+\_\+\+F3\+R2\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb8c785ed06bbd1d49756b36134e7acb}{CAN\+\_\+\+F3\+R2\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93c52f51fe9eefe7f0cf094522a592b6}{CAN\+\_\+\+F3\+R2\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb8c785ed06bbd1d49756b36134e7acb}{CAN\+\_\+\+F3\+R2\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf8497045acac1d2e6704dcefa92d3b0}{CAN\+\_\+\+F3\+R2\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad675c2d3f72d8bc42e0f3088ddbcc3c9}{CAN\+\_\+\+F3\+R2\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf8497045acac1d2e6704dcefa92d3b0}{CAN\+\_\+\+F3\+R2\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga655169f5704760518f05c635259c7177}{CAN\+\_\+\+F3\+R2\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1734cf6a5a72d403cd043eb704246c85}{CAN\+\_\+\+F3\+R2\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga655169f5704760518f05c635259c7177}{CAN\+\_\+\+F3\+R2\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafad82eee295a8a2858712b7a8e78b2a0}{CAN\+\_\+\+F3\+R2\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97d82554ce38567e44cd87ed99175928}{CAN\+\_\+\+F3\+R2\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafad82eee295a8a2858712b7a8e78b2a0}{CAN\+\_\+\+F3\+R2\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13711889ff55a6b01f7141db5f702c7a}{CAN\+\_\+\+F3\+R2\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga505f85fadba4397e6d9a241bbc9229bc}{CAN\+\_\+\+F3\+R2\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13711889ff55a6b01f7141db5f702c7a}{CAN\+\_\+\+F3\+R2\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbdde33568809be7611190d6b1b81012}{CAN\+\_\+\+F3\+R2\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb635843951fb42ffeb776d8564d7e14}{CAN\+\_\+\+F3\+R2\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbdde33568809be7611190d6b1b81012}{CAN\+\_\+\+F3\+R2\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaed31d50f1d71f70a49a880e2c743663}{CAN\+\_\+\+F3\+R2\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5db557239646008004286de15847ced4}{CAN\+\_\+\+F3\+R2\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaed31d50f1d71f70a49a880e2c743663}{CAN\+\_\+\+F3\+R2\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66fcb0196d04b5e606b1c4a2287a3f36}{CAN\+\_\+\+F3\+R2\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga118b2044dae4c93c66aaa4f28c5b695c}{CAN\+\_\+\+F3\+R2\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66fcb0196d04b5e606b1c4a2287a3f36}{CAN\+\_\+\+F3\+R2\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7c0fc4c6e615f3274c846c5f63319bb}{CAN\+\_\+\+F3\+R2\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c041a2b8162a8055a1894d0a0b3d682}{CAN\+\_\+\+F3\+R2\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7c0fc4c6e615f3274c846c5f63319bb}{CAN\+\_\+\+F3\+R2\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7318a2aa45622bb3ff2067b295c89839}{CAN\+\_\+\+F3\+R2\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb6e0947fcb7594d12dcbca38d60c9f8}{CAN\+\_\+\+F3\+R2\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7318a2aa45622bb3ff2067b295c89839}{CAN\+\_\+\+F3\+R2\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdf5ab40d21a35f3bd2330139043b4c6}{CAN\+\_\+\+F3\+R2\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dae8addc6fa59e824e1a67fc8c91ddd}{CAN\+\_\+\+F3\+R2\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdf5ab40d21a35f3bd2330139043b4c6}{CAN\+\_\+\+F3\+R2\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae505ba19e3d139a3e51aa661927c2f79}{CAN\+\_\+\+F3\+R2\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga992795c5e0b3b8a8c5d4d6e9eceb7366}{CAN\+\_\+\+F3\+R2\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae505ba19e3d139a3e51aa661927c2f79}{CAN\+\_\+\+F3\+R2\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45fcd762f60b60e56fe4bd937ac7950b}{CAN\+\_\+\+F3\+R2\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1637eff70416eb85d5d2a54e1f5d412e}{CAN\+\_\+\+F3\+R2\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45fcd762f60b60e56fe4bd937ac7950b}{CAN\+\_\+\+F3\+R2\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga347cadef74e15229097c45f255cdeb8e}{CAN\+\_\+\+F3\+R2\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bbfdfa29b84ea60e67d41f775c6ffc6}{CAN\+\_\+\+F3\+R2\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga347cadef74e15229097c45f255cdeb8e}{CAN\+\_\+\+F3\+R2\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31404c72668cd4b409b16a1335a73dae}{CAN\+\_\+\+F3\+R2\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga827747e8cc66e4dcd22498c59e45c776}{CAN\+\_\+\+F3\+R2\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31404c72668cd4b409b16a1335a73dae}{CAN\+\_\+\+F3\+R2\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd69af5b3822a2a480bb9041a8011074}{CAN\+\_\+\+F3\+R2\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe0bb6919615ec6311e8c39f62bca618}{CAN\+\_\+\+F3\+R2\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd69af5b3822a2a480bb9041a8011074}{CAN\+\_\+\+F3\+R2\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab102b108170e7865f895d7ca6c40f12e}{CAN\+\_\+\+F3\+R2\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c3e4716d3e52ec99451a942dceb59de}{CAN\+\_\+\+F3\+R2\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab102b108170e7865f895d7ca6c40f12e}{CAN\+\_\+\+F3\+R2\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22a42411bd3d2c7a7dc3e41bd40777ae}{CAN\+\_\+\+F3\+R2\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffefb44a948d36dcd94248f63aa68d2b}{CAN\+\_\+\+F3\+R2\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22a42411bd3d2c7a7dc3e41bd40777ae}{CAN\+\_\+\+F3\+R2\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5cae3507194258095f48d348f1307b0}{CAN\+\_\+\+F3\+R2\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79ce25d44a38f520b4a93384d6f5ac40}{CAN\+\_\+\+F3\+R2\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5cae3507194258095f48d348f1307b0}{CAN\+\_\+\+F3\+R2\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9218c367ef6f00e60b093f3f23a7a0b9}{CAN\+\_\+\+F3\+R2\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fe1ced752dc811f9418181275c8c3fe}{CAN\+\_\+\+F3\+R2\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9218c367ef6f00e60b093f3f23a7a0b9}{CAN\+\_\+\+F3\+R2\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f46cde0b8517ab5b9625a614ea3d922}{CAN\+\_\+\+F3\+R2\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fb2f469246193f6fc9e4ade42192d28}{CAN\+\_\+\+F3\+R2\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f46cde0b8517ab5b9625a614ea3d922}{CAN\+\_\+\+F3\+R2\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab13acbfad9a6174945e4b814d2b3e5a8}{CAN\+\_\+\+F3\+R2\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae85be7f7d7a9ddb8a60edb30d2a5727}{CAN\+\_\+\+F3\+R2\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab13acbfad9a6174945e4b814d2b3e5a8}{CAN\+\_\+\+F3\+R2\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb6f5115c365c1103bfb0c2e447de450}{CAN\+\_\+\+F3\+R2\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga850c21b26100c68b9cb57608c0249543}{CAN\+\_\+\+F3\+R2\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb6f5115c365c1103bfb0c2e447de450}{CAN\+\_\+\+F3\+R2\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga969752803fe126111b3cd5149859c94e}{CAN\+\_\+\+F3\+R2\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82ec6ad2ad1b6115496adcb3e66fae25}{CAN\+\_\+\+F3\+R2\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga969752803fe126111b3cd5149859c94e}{CAN\+\_\+\+F3\+R2\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83e06415202aa98552793b9fa28ee9a7}{CAN\+\_\+\+F3\+R2\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fa34cc998edfdd1b3db93395ee6500}{CAN\+\_\+\+F3\+R2\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83e06415202aa98552793b9fa28ee9a7}{CAN\+\_\+\+F3\+R2\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga367133e3ee7501aef9513944565cea6f}{CAN\+\_\+\+F3\+R2\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f4fea5ecec28e7f47647067b75cb24e}{CAN\+\_\+\+F3\+R2\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga367133e3ee7501aef9513944565cea6f}{CAN\+\_\+\+F3\+R2\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga994e84701ba2b7c21cdc7392a46e9d80}{CAN\+\_\+\+F3\+R2\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58a154f4d0cb787f23429b3f7cf70fd6}{CAN\+\_\+\+F3\+R2\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga994e84701ba2b7c21cdc7392a46e9d80}{CAN\+\_\+\+F3\+R2\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f9048515e8f37041f6aff9999aff569}{CAN\+\_\+\+F4\+R2\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97250d3eed2504846f39c50dce71c9d0}{CAN\+\_\+\+F4\+R2\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f9048515e8f37041f6aff9999aff569}{CAN\+\_\+\+F4\+R2\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63b07509549c3a1b2559040dd01c9a0e}{CAN\+\_\+\+F4\+R2\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga145e11678ee6062df5164894ad8f80b1}{CAN\+\_\+\+F4\+R2\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63b07509549c3a1b2559040dd01c9a0e}{CAN\+\_\+\+F4\+R2\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f84ea90801ae445733a36c8f10ec608}{CAN\+\_\+\+F4\+R2\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d19193baf5412ec2e38822d062196b8}{CAN\+\_\+\+F4\+R2\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f84ea90801ae445733a36c8f10ec608}{CAN\+\_\+\+F4\+R2\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c4fe680c0484c7757d15d939a50e8b1}{CAN\+\_\+\+F4\+R2\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94b8b1428b640932aced6446f8b41f83}{CAN\+\_\+\+F4\+R2\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c4fe680c0484c7757d15d939a50e8b1}{CAN\+\_\+\+F4\+R2\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91056080450f8e5f68b3120ed7b609fb}{CAN\+\_\+\+F4\+R2\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93164ec00412eb5eed168e8a30557f25}{CAN\+\_\+\+F4\+R2\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91056080450f8e5f68b3120ed7b609fb}{CAN\+\_\+\+F4\+R2\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96484b04cb3e058e3f70b722713990dc}{CAN\+\_\+\+F4\+R2\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04e44c5a14e44c20f3b81044a915db13}{CAN\+\_\+\+F4\+R2\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96484b04cb3e058e3f70b722713990dc}{CAN\+\_\+\+F4\+R2\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacde7359de773b8b427dddca91f99a3c2}{CAN\+\_\+\+F4\+R2\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37e57dec99c33f462a2dbb6273df2f57}{CAN\+\_\+\+F4\+R2\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacde7359de773b8b427dddca91f99a3c2}{CAN\+\_\+\+F4\+R2\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87bfab19292dba8c2e7c6f6d366f1490}{CAN\+\_\+\+F4\+R2\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6c7d3ec0375e356192583142f7fccca}{CAN\+\_\+\+F4\+R2\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87bfab19292dba8c2e7c6f6d366f1490}{CAN\+\_\+\+F4\+R2\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad82667269e283535191eb3439f4ad6a2}{CAN\+\_\+\+F4\+R2\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad33f7d788aea161826a86bc2c5567450}{CAN\+\_\+\+F4\+R2\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad82667269e283535191eb3439f4ad6a2}{CAN\+\_\+\+F4\+R2\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae060ee50f1193b9e8a2b2ad84789eed7}{CAN\+\_\+\+F4\+R2\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab998448b0bd20ff6384c26ad9e6baaf}{CAN\+\_\+\+F4\+R2\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae060ee50f1193b9e8a2b2ad84789eed7}{CAN\+\_\+\+F4\+R2\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3152ad433d216935b86e5014dd69626e}{CAN\+\_\+\+F4\+R2\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8794112fcbb0dca0c7d0316ac8725e8}{CAN\+\_\+\+F4\+R2\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3152ad433d216935b86e5014dd69626e}{CAN\+\_\+\+F4\+R2\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabc14b1315fea6d9b3948d9f00f07de7}{CAN\+\_\+\+F4\+R2\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d22e782a9ca087f99ab9f53b2626aed}{CAN\+\_\+\+F4\+R2\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabc14b1315fea6d9b3948d9f00f07de7}{CAN\+\_\+\+F4\+R2\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8d1eae74bfd099a0512f44a4bd928c9}{CAN\+\_\+\+F4\+R2\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa8d5c2635a62bdfa6e3a5a12b127fc8}{CAN\+\_\+\+F4\+R2\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8d1eae74bfd099a0512f44a4bd928c9}{CAN\+\_\+\+F4\+R2\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad9d3c7bbf0cf276350b00a04b43c37}{CAN\+\_\+\+F4\+R2\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad491689799985f0c8f17b270cd8873c4}{CAN\+\_\+\+F4\+R2\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad9d3c7bbf0cf276350b00a04b43c37}{CAN\+\_\+\+F4\+R2\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31079d3271fc34363eed112cb9a3ed23}{CAN\+\_\+\+F4\+R2\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1b80d40d87204de4687735de852f47f}{CAN\+\_\+\+F4\+R2\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31079d3271fc34363eed112cb9a3ed23}{CAN\+\_\+\+F4\+R2\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd57e61b87f3e1e9632ad2075732fa5a}{CAN\+\_\+\+F4\+R2\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0994b341ba8a73b950f01d83d012780d}{CAN\+\_\+\+F4\+R2\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd57e61b87f3e1e9632ad2075732fa5a}{CAN\+\_\+\+F4\+R2\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac24f6b4c83f05dfbd05e15c128ad6fbf}{CAN\+\_\+\+F4\+R2\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ae8b77d791ba7403618989a77e62922}{CAN\+\_\+\+F4\+R2\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac24f6b4c83f05dfbd05e15c128ad6fbf}{CAN\+\_\+\+F4\+R2\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga973be88ab5b27952acbdb24e0b817d78}{CAN\+\_\+\+F4\+R2\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc116988117a7e7fabc722855351d257}{CAN\+\_\+\+F4\+R2\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga973be88ab5b27952acbdb24e0b817d78}{CAN\+\_\+\+F4\+R2\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf85749ab4396b250aac41526571cecf3}{CAN\+\_\+\+F4\+R2\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07b1fc6ee0dc4cc892d69ed496b59007}{CAN\+\_\+\+F4\+R2\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf85749ab4396b250aac41526571cecf3}{CAN\+\_\+\+F4\+R2\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab74002038e0de0bebc00117c89343be6}{CAN\+\_\+\+F4\+R2\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa58785812f0d3e73a657426b81f0b78b}{CAN\+\_\+\+F4\+R2\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab74002038e0de0bebc00117c89343be6}{CAN\+\_\+\+F4\+R2\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga814015c75ef6ae829af165ba84aa7692}{CAN\+\_\+\+F4\+R2\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga363da353073d7ee6421cf171688ef52b}{CAN\+\_\+\+F4\+R2\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga814015c75ef6ae829af165ba84aa7692}{CAN\+\_\+\+F4\+R2\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7d83298755e6833a20617ab15f8712d}{CAN\+\_\+\+F4\+R2\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f22695359aa9a1b07763aef44a9a1c4}{CAN\+\_\+\+F4\+R2\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7d83298755e6833a20617ab15f8712d}{CAN\+\_\+\+F4\+R2\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac94ecf7d43f6a018320c3d25bc9b46c2}{CAN\+\_\+\+F4\+R2\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0f8c1ef382225198407474f2b7fa073}{CAN\+\_\+\+F4\+R2\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac94ecf7d43f6a018320c3d25bc9b46c2}{CAN\+\_\+\+F4\+R2\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55e657b91bf8789bccd4f52b8f865b2d}{CAN\+\_\+\+F4\+R2\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9476c54044db3182ee789e9df1d1aa19}{CAN\+\_\+\+F4\+R2\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55e657b91bf8789bccd4f52b8f865b2d}{CAN\+\_\+\+F4\+R2\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1696522c0eecd85f864be345e40a29ea}{CAN\+\_\+\+F4\+R2\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73158a3669d2ef96db84e4f196d040bf}{CAN\+\_\+\+F4\+R2\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1696522c0eecd85f864be345e40a29ea}{CAN\+\_\+\+F4\+R2\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92bfc25c457c753a6e6635781a348471}{CAN\+\_\+\+F4\+R2\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17d36fcf8e08c76597a7b2c05e831f98}{CAN\+\_\+\+F4\+R2\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92bfc25c457c753a6e6635781a348471}{CAN\+\_\+\+F4\+R2\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03b9b82299251b22f45b8ead71dc2675}{CAN\+\_\+\+F4\+R2\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa683635426f418ead45032c25e0179ee}{CAN\+\_\+\+F4\+R2\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03b9b82299251b22f45b8ead71dc2675}{CAN\+\_\+\+F4\+R2\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9295be11108120ae840e8c0f12f0ed5}{CAN\+\_\+\+F4\+R2\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23c77145ea84805a785b49c0a7f31774}{CAN\+\_\+\+F4\+R2\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9295be11108120ae840e8c0f12f0ed5}{CAN\+\_\+\+F4\+R2\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9d7545d55253cd33e9bc8a186692071}{CAN\+\_\+\+F4\+R2\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18492e954ec07174a1b140104062f941}{CAN\+\_\+\+F4\+R2\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9d7545d55253cd33e9bc8a186692071}{CAN\+\_\+\+F4\+R2\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9db3158da58bb55ec0b8e038214bf57c}{CAN\+\_\+\+F4\+R2\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf94626a8450c20e241ad6298660ec23}{CAN\+\_\+\+F4\+R2\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9db3158da58bb55ec0b8e038214bf57c}{CAN\+\_\+\+F4\+R2\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga172377c09e98ed68359ffe7bb49f556c}{CAN\+\_\+\+F4\+R2\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d7da9aa234705aff3ddc9845b1589d4}{CAN\+\_\+\+F4\+R2\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga172377c09e98ed68359ffe7bb49f556c}{CAN\+\_\+\+F4\+R2\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a9da9f03b531cb1019a2a401e9177d6}{CAN\+\_\+\+F4\+R2\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70293ff8a71e353d84a3da134eb427d9}{CAN\+\_\+\+F4\+R2\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a9da9f03b531cb1019a2a401e9177d6}{CAN\+\_\+\+F4\+R2\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab01f1756425341377c80a011da4cfcb1}{CAN\+\_\+\+F5\+R2\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17b264aaa84a3c6ab5a35014eb5dfb09}{CAN\+\_\+\+F5\+R2\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab01f1756425341377c80a011da4cfcb1}{CAN\+\_\+\+F5\+R2\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa669537bb8f8adf60f0d40d76f5d9fb9}{CAN\+\_\+\+F5\+R2\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa871f5bc692996efc8c1bad1d08b43c5}{CAN\+\_\+\+F5\+R2\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa669537bb8f8adf60f0d40d76f5d9fb9}{CAN\+\_\+\+F5\+R2\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa81eadbcd56cc52d9c0b7435ba5b40e9}{CAN\+\_\+\+F5\+R2\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf44a72156023a5889a1c22d77e188e2e}{CAN\+\_\+\+F5\+R2\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa81eadbcd56cc52d9c0b7435ba5b40e9}{CAN\+\_\+\+F5\+R2\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4271ce693ee149054334055f32083514}{CAN\+\_\+\+F5\+R2\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d8828885a79299bc65c2011f71240e2}{CAN\+\_\+\+F5\+R2\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4271ce693ee149054334055f32083514}{CAN\+\_\+\+F5\+R2\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4dd49575e4657b373fd5cdc67067e0d}{CAN\+\_\+\+F5\+R2\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfa978108927c827e3021499a20d0372}{CAN\+\_\+\+F5\+R2\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4dd49575e4657b373fd5cdc67067e0d}{CAN\+\_\+\+F5\+R2\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac14329fcf8b7c680e02b7967e8cb98ea}{CAN\+\_\+\+F5\+R2\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3b3c48011935170a9bd120b724030fe}{CAN\+\_\+\+F5\+R2\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac14329fcf8b7c680e02b7967e8cb98ea}{CAN\+\_\+\+F5\+R2\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga119d967c2b9dff5291f892ed55650722}{CAN\+\_\+\+F5\+R2\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56cf7f6d0bf48847f3d8f72777774e58}{CAN\+\_\+\+F5\+R2\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga119d967c2b9dff5291f892ed55650722}{CAN\+\_\+\+F5\+R2\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae72af802de3283727835678b4d783b7e}{CAN\+\_\+\+F5\+R2\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cb8a5551d90c8d79b09b4d82f3f59c2}{CAN\+\_\+\+F5\+R2\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae72af802de3283727835678b4d783b7e}{CAN\+\_\+\+F5\+R2\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa770d4e9ecd17918854fc97a3d96bdfd}{CAN\+\_\+\+F5\+R2\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga423b7b77bfd5dd6791f1b1dd16e9807a}{CAN\+\_\+\+F5\+R2\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa770d4e9ecd17918854fc97a3d96bdfd}{CAN\+\_\+\+F5\+R2\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4d4e4451476d46716de06cef008beb1}{CAN\+\_\+\+F5\+R2\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c50420a128a70341e63ad23b0bedba5}{CAN\+\_\+\+F5\+R2\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4d4e4451476d46716de06cef008beb1}{CAN\+\_\+\+F5\+R2\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga860f7fadc560b00fe1878226c9a847be}{CAN\+\_\+\+F5\+R2\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga392844657c800d2e16e7916ed5fb9891}{CAN\+\_\+\+F5\+R2\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga860f7fadc560b00fe1878226c9a847be}{CAN\+\_\+\+F5\+R2\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3cf1650e026cc5bb83c111dc8e9ce5e}{CAN\+\_\+\+F5\+R2\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb35a3bbc447c46929643115490e250d}{CAN\+\_\+\+F5\+R2\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3cf1650e026cc5bb83c111dc8e9ce5e}{CAN\+\_\+\+F5\+R2\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed02925c42bc722b25c350bc00ec815f}{CAN\+\_\+\+F5\+R2\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga974bae58f9819eee0377d709c985bcbe}{CAN\+\_\+\+F5\+R2\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed02925c42bc722b25c350bc00ec815f}{CAN\+\_\+\+F5\+R2\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6a2dbe8f45f7a844a2dd0dcf07786d6}{CAN\+\_\+\+F5\+R2\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2823bb25e138cc52d11b154456947ab7}{CAN\+\_\+\+F5\+R2\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6a2dbe8f45f7a844a2dd0dcf07786d6}{CAN\+\_\+\+F5\+R2\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6d471b7cf1edcabeba6eb8af6a2ca83}{CAN\+\_\+\+F5\+R2\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98cf223bdcc1a106f7573b57f836f9ed}{CAN\+\_\+\+F5\+R2\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6d471b7cf1edcabeba6eb8af6a2ca83}{CAN\+\_\+\+F5\+R2\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3dde50a6686b9be1d26d3d855e85f7c}{CAN\+\_\+\+F5\+R2\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26bfd14720495dd180f1524f2fdb3743}{CAN\+\_\+\+F5\+R2\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3dde50a6686b9be1d26d3d855e85f7c}{CAN\+\_\+\+F5\+R2\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ee326307cb31cf3cc82c36765a14f5f}{CAN\+\_\+\+F5\+R2\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b457c721dc855d05b2f353c22a83a7}{CAN\+\_\+\+F5\+R2\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ee326307cb31cf3cc82c36765a14f5f}{CAN\+\_\+\+F5\+R2\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4d64f35fb861a436083a675a4d55087}{CAN\+\_\+\+F5\+R2\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bc89534aaf3f810a2151b04b0086717}{CAN\+\_\+\+F5\+R2\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4d64f35fb861a436083a675a4d55087}{CAN\+\_\+\+F5\+R2\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae05e7364c82e1f610e927785ec039d6a}{CAN\+\_\+\+F5\+R2\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga070940536728fad3c0e5336926131b4b}{CAN\+\_\+\+F5\+R2\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae05e7364c82e1f610e927785ec039d6a}{CAN\+\_\+\+F5\+R2\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac707fb2bec18e9152234fc5c58b5cbc9}{CAN\+\_\+\+F5\+R2\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddf2e4aa8107150a86d37ce03a0e1c0e}{CAN\+\_\+\+F5\+R2\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac707fb2bec18e9152234fc5c58b5cbc9}{CAN\+\_\+\+F5\+R2\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga543013c958dcfd0719772fcea3ec7442}{CAN\+\_\+\+F5\+R2\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1788704faad47f1d45017df41a35f053}{CAN\+\_\+\+F5\+R2\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga543013c958dcfd0719772fcea3ec7442}{CAN\+\_\+\+F5\+R2\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab64136662c15ae221d5a0c1a5dd54b08}{CAN\+\_\+\+F5\+R2\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11c4aeffb6646643c412e19e6f5cc015}{CAN\+\_\+\+F5\+R2\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab64136662c15ae221d5a0c1a5dd54b08}{CAN\+\_\+\+F5\+R2\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61b1a77cc46c59213948b974f622090d}{CAN\+\_\+\+F5\+R2\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef348c2d37f96f5e5324368f90c80d42}{CAN\+\_\+\+F5\+R2\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61b1a77cc46c59213948b974f622090d}{CAN\+\_\+\+F5\+R2\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99c053ca550685ca82a4068cb35dcf1e}{CAN\+\_\+\+F5\+R2\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga398d842cfcb2d441d999e1407fc54f83}{CAN\+\_\+\+F5\+R2\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99c053ca550685ca82a4068cb35dcf1e}{CAN\+\_\+\+F5\+R2\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95a78f8f2aa15cad8513b89355533e9c}{CAN\+\_\+\+F5\+R2\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6575f8d4d154e2e8342b3f88352a9d52}{CAN\+\_\+\+F5\+R2\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95a78f8f2aa15cad8513b89355533e9c}{CAN\+\_\+\+F5\+R2\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga008957461f388566b56639ecbc17cebb}{CAN\+\_\+\+F5\+R2\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9e6ad77b1d8ac7303e920658aceb354}{CAN\+\_\+\+F5\+R2\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga008957461f388566b56639ecbc17cebb}{CAN\+\_\+\+F5\+R2\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga933f9591f9dd20f70ba06053f261fac2}{CAN\+\_\+\+F5\+R2\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga911ade78e30d1a037d35dda5eb7cbd4b}{CAN\+\_\+\+F5\+R2\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga933f9591f9dd20f70ba06053f261fac2}{CAN\+\_\+\+F5\+R2\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb9d77aef830c128d7c7582c5b05799b}{CAN\+\_\+\+F5\+R2\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49542b9334bc4917e25d6808c78787d1}{CAN\+\_\+\+F5\+R2\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb9d77aef830c128d7c7582c5b05799b}{CAN\+\_\+\+F5\+R2\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28c9aaa77d535cf3323afecae54f2014}{CAN\+\_\+\+F5\+R2\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga255da64f4a66ff888f6633d6e51658c6}{CAN\+\_\+\+F5\+R2\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28c9aaa77d535cf3323afecae54f2014}{CAN\+\_\+\+F5\+R2\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3a0ff1fd4b5ea4e84e5ef7c11553ac6}{CAN\+\_\+\+F5\+R2\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8335d23f9fd156f40dc7fd63ba6783cb}{CAN\+\_\+\+F5\+R2\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3a0ff1fd4b5ea4e84e5ef7c11553ac6}{CAN\+\_\+\+F5\+R2\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3d4abd59ef329e2a4cdacd80450b71e}{CAN\+\_\+\+F5\+R2\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf81786b7519b39f705729de2c55e4faa}{CAN\+\_\+\+F5\+R2\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3d4abd59ef329e2a4cdacd80450b71e}{CAN\+\_\+\+F5\+R2\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga872287cb1dc75d841a74fef1df7d04c4}{CAN\+\_\+\+F5\+R2\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f7122b0ad8cb4fc1797d0dbecbb4a05}{CAN\+\_\+\+F5\+R2\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga872287cb1dc75d841a74fef1df7d04c4}{CAN\+\_\+\+F5\+R2\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f57610bbf8a5efd029417aae54d4bbb}{CAN\+\_\+\+F6\+R2\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71ad6452660daed3d6c436533a25efc2}{CAN\+\_\+\+F6\+R2\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f57610bbf8a5efd029417aae54d4bbb}{CAN\+\_\+\+F6\+R2\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b30db0682c6a7847de91680b2532808}{CAN\+\_\+\+F6\+R2\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9e24abd8d2f0775661415b6565f4f6d}{CAN\+\_\+\+F6\+R2\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b30db0682c6a7847de91680b2532808}{CAN\+\_\+\+F6\+R2\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa901630470057df2e214f14994a714aa}{CAN\+\_\+\+F6\+R2\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6dc3f6ce4dde435743aadbe17cc78b9}{CAN\+\_\+\+F6\+R2\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa901630470057df2e214f14994a714aa}{CAN\+\_\+\+F6\+R2\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0d1bbfb93db519a92310ca7074289e7}{CAN\+\_\+\+F6\+R2\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1f5163490dffe1f4d7c635458359c2f}{CAN\+\_\+\+F6\+R2\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0d1bbfb93db519a92310ca7074289e7}{CAN\+\_\+\+F6\+R2\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga747c01d82b012765a96bf20ae2d1e614}{CAN\+\_\+\+F6\+R2\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89e9191d214d05f4d90fbcd38daa73e1}{CAN\+\_\+\+F6\+R2\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga747c01d82b012765a96bf20ae2d1e614}{CAN\+\_\+\+F6\+R2\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga731205c17b0265b0aed17e7335d665f1}{CAN\+\_\+\+F6\+R2\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97d29588281c546d98e09760cc5ef593}{CAN\+\_\+\+F6\+R2\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga731205c17b0265b0aed17e7335d665f1}{CAN\+\_\+\+F6\+R2\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab107baf898c53eca495a0cec40383c4a}{CAN\+\_\+\+F6\+R2\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53f5717aca9932255049b133661765bf}{CAN\+\_\+\+F6\+R2\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab107baf898c53eca495a0cec40383c4a}{CAN\+\_\+\+F6\+R2\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacec3cbdfadb57b83f4a10629f5ff93a6}{CAN\+\_\+\+F6\+R2\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ec93958e936379d891bc3450dba3d1d}{CAN\+\_\+\+F6\+R2\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacec3cbdfadb57b83f4a10629f5ff93a6}{CAN\+\_\+\+F6\+R2\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecb8cf6a22127fde7bbef7da331362fa}{CAN\+\_\+\+F6\+R2\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f97c7eb9d6e69d589db38d745ae321c}{CAN\+\_\+\+F6\+R2\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecb8cf6a22127fde7bbef7da331362fa}{CAN\+\_\+\+F6\+R2\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1625345e2205b59ee47e4522833a023f}{CAN\+\_\+\+F6\+R2\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga372ebb5d42d147d41688f7c0fcf467d2}{CAN\+\_\+\+F6\+R2\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1625345e2205b59ee47e4522833a023f}{CAN\+\_\+\+F6\+R2\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6ee3ac5a1ecd2c3e5a1805bbcfe6611}{CAN\+\_\+\+F6\+R2\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47baa2c9c05c7c422a49994b8f80016f}{CAN\+\_\+\+F6\+R2\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6ee3ac5a1ecd2c3e5a1805bbcfe6611}{CAN\+\_\+\+F6\+R2\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacbaa9f91a1fc5474ecf6e149dbd309d}{CAN\+\_\+\+F6\+R2\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55d7665b118e98586c2a9b1900ce7292}{CAN\+\_\+\+F6\+R2\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacbaa9f91a1fc5474ecf6e149dbd309d}{CAN\+\_\+\+F6\+R2\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7899cda2b27c9f78f33a3050f975a22}{CAN\+\_\+\+F6\+R2\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5095a203d07244e75dd6deca125b4468}{CAN\+\_\+\+F6\+R2\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7899cda2b27c9f78f33a3050f975a22}{CAN\+\_\+\+F6\+R2\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae07a6c5c781e5f858d27a824a3228ad6}{CAN\+\_\+\+F6\+R2\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga533dbb10e8fce9aa6ec23573fb49c339}{CAN\+\_\+\+F6\+R2\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae07a6c5c781e5f858d27a824a3228ad6}{CAN\+\_\+\+F6\+R2\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada5ad2ab34322414451520650bf405b8}{CAN\+\_\+\+F6\+R2\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b95be922291e534609302c0c833f1f7}{CAN\+\_\+\+F6\+R2\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada5ad2ab34322414451520650bf405b8}{CAN\+\_\+\+F6\+R2\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8109424b373ae93010f98f0c7ad80e5c}{CAN\+\_\+\+F6\+R2\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17301d50c7b6ad30ffc05ee2c63f6171}{CAN\+\_\+\+F6\+R2\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8109424b373ae93010f98f0c7ad80e5c}{CAN\+\_\+\+F6\+R2\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5a59865040cac5815a6a4099e72e0e4}{CAN\+\_\+\+F6\+R2\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf23dfb03247544122ed01472b8a31b4d}{CAN\+\_\+\+F6\+R2\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5a59865040cac5815a6a4099e72e0e4}{CAN\+\_\+\+F6\+R2\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd1ca2f91f8ea1af952b18ebd27dc725}{CAN\+\_\+\+F6\+R2\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf8d35fbfa677fc446da68f4043b633e}{CAN\+\_\+\+F6\+R2\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd1ca2f91f8ea1af952b18ebd27dc725}{CAN\+\_\+\+F6\+R2\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3c4bcd69ad9af4bd97c63269e95278a}{CAN\+\_\+\+F6\+R2\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c81a1972ec8d87421c6113bb9747c3e}{CAN\+\_\+\+F6\+R2\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3c4bcd69ad9af4bd97c63269e95278a}{CAN\+\_\+\+F6\+R2\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b19c8600e4c828eab5759dae7cf2fc5}{CAN\+\_\+\+F6\+R2\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11ea1bd4bae8b27a5fd73d210eb83d39}{CAN\+\_\+\+F6\+R2\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b19c8600e4c828eab5759dae7cf2fc5}{CAN\+\_\+\+F6\+R2\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21e7a0134b94773f327e99d20877707b}{CAN\+\_\+\+F6\+R2\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c48dcd1ac5e23827813ed695bdff0d1}{CAN\+\_\+\+F6\+R2\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21e7a0134b94773f327e99d20877707b}{CAN\+\_\+\+F6\+R2\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga049c4c90a51a7370af5575dd2ce43b25}{CAN\+\_\+\+F6\+R2\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd115d29d9f0a8fddc13a32c013af26b}{CAN\+\_\+\+F6\+R2\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga049c4c90a51a7370af5575dd2ce43b25}{CAN\+\_\+\+F6\+R2\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70456f1faf630198eb6a6aa9d014465b}{CAN\+\_\+\+F6\+R2\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3f116b2e31dd40bcdd6617fee83907e}{CAN\+\_\+\+F6\+R2\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70456f1faf630198eb6a6aa9d014465b}{CAN\+\_\+\+F6\+R2\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1523937cea2319fb9c692056b8599861}{CAN\+\_\+\+F6\+R2\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga090da76d2d9379dbfc54f7c3fcf69fe4}{CAN\+\_\+\+F6\+R2\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1523937cea2319fb9c692056b8599861}{CAN\+\_\+\+F6\+R2\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b080d0ae18594e56bc64fa67e298d6d}{CAN\+\_\+\+F6\+R2\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9c8a59a8065400f4a75be49a78e2a9e}{CAN\+\_\+\+F6\+R2\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b080d0ae18594e56bc64fa67e298d6d}{CAN\+\_\+\+F6\+R2\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb8abbda99bc68f0dcfe984ee985bd5d}{CAN\+\_\+\+F6\+R2\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3854a1a11c72e64d3c4722494f463421}{CAN\+\_\+\+F6\+R2\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb8abbda99bc68f0dcfe984ee985bd5d}{CAN\+\_\+\+F6\+R2\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5cf38e7dad669f04679189c848749f3}{CAN\+\_\+\+F6\+R2\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b5ceb9d7ae0c6e34490b8d8659919c9}{CAN\+\_\+\+F6\+R2\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5cf38e7dad669f04679189c848749f3}{CAN\+\_\+\+F6\+R2\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga607397b46ace68583b5b13f6d6f23cb7}{CAN\+\_\+\+F6\+R2\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac01a4accedd624ceccf8f8976a043177}{CAN\+\_\+\+F6\+R2\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga607397b46ace68583b5b13f6d6f23cb7}{CAN\+\_\+\+F6\+R2\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed265f9447716d0d3bc7dad1a295630c}{CAN\+\_\+\+F6\+R2\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc2d754207055a5a87696eb1bb7d8cae}{CAN\+\_\+\+F6\+R2\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed265f9447716d0d3bc7dad1a295630c}{CAN\+\_\+\+F6\+R2\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61e13bb0d4c0c6e131e3989c5a5d88b0}{CAN\+\_\+\+F6\+R2\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga471631ee112af3bde77d848c22d743ef}{CAN\+\_\+\+F6\+R2\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61e13bb0d4c0c6e131e3989c5a5d88b0}{CAN\+\_\+\+F6\+R2\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ef6901cea91b3ea9b40c0d40980f554}{CAN\+\_\+\+F6\+R2\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9574ec7dddcea6b80368778c01f62598}{CAN\+\_\+\+F6\+R2\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ef6901cea91b3ea9b40c0d40980f554}{CAN\+\_\+\+F6\+R2\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf6098323e8ea2d82b3dd9b355977d6b}{CAN\+\_\+\+F6\+R2\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64bcb159347ad8e2a2609ce89ed030df}{CAN\+\_\+\+F6\+R2\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf6098323e8ea2d82b3dd9b355977d6b}{CAN\+\_\+\+F6\+R2\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7e6ac71d87a53fb60da7f7d7bb4a31c}{CAN\+\_\+\+F7\+R2\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec0803330590bf9aba9d09342034b2c1}{CAN\+\_\+\+F7\+R2\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7e6ac71d87a53fb60da7f7d7bb4a31c}{CAN\+\_\+\+F7\+R2\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac046be844d45ddd93b750c2b3fdeffb5}{CAN\+\_\+\+F7\+R2\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c633d4cbfdf79f09ae1df5e75c98439}{CAN\+\_\+\+F7\+R2\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac046be844d45ddd93b750c2b3fdeffb5}{CAN\+\_\+\+F7\+R2\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae222910542a55154e8b02affd43c1bb1}{CAN\+\_\+\+F7\+R2\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31a0c4ece8b73760ad295344b8558ddb}{CAN\+\_\+\+F7\+R2\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae222910542a55154e8b02affd43c1bb1}{CAN\+\_\+\+F7\+R2\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf47bc62b248184ab11796b147fd12fa4}{CAN\+\_\+\+F7\+R2\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe2fc15309540b87538ea3e8460d8d11}{CAN\+\_\+\+F7\+R2\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf47bc62b248184ab11796b147fd12fa4}{CAN\+\_\+\+F7\+R2\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6532dbd923dbc1ae43394d64065b01f9}{CAN\+\_\+\+F7\+R2\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac81d4c021f4579021ddf9485472a84f5}{CAN\+\_\+\+F7\+R2\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6532dbd923dbc1ae43394d64065b01f9}{CAN\+\_\+\+F7\+R2\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga791664168f6ee37eea4331bf0f17f878}{CAN\+\_\+\+F7\+R2\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dd6a00bb403a3e19e66c68f5ee308e2}{CAN\+\_\+\+F7\+R2\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga791664168f6ee37eea4331bf0f17f878}{CAN\+\_\+\+F7\+R2\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f12b37158633c7274a01feacbf342c6}{CAN\+\_\+\+F7\+R2\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b5eaf37458d0426fd7f847775fd41e9}{CAN\+\_\+\+F7\+R2\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f12b37158633c7274a01feacbf342c6}{CAN\+\_\+\+F7\+R2\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae323bdff49096a4afee6dec3d9d9aebd}{CAN\+\_\+\+F7\+R2\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga780440ce173cde12fd117b519419424c}{CAN\+\_\+\+F7\+R2\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae323bdff49096a4afee6dec3d9d9aebd}{CAN\+\_\+\+F7\+R2\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ec8c5b0a88b30a17f9afb284bcc95c1}{CAN\+\_\+\+F7\+R2\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99ae0e27d14b42fef4551d83ee88b4ac}{CAN\+\_\+\+F7\+R2\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ec8c5b0a88b30a17f9afb284bcc95c1}{CAN\+\_\+\+F7\+R2\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf18ed7d215a3e4a3ebbca297626877c}{CAN\+\_\+\+F7\+R2\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace90c0624446480421fac233739413dc}{CAN\+\_\+\+F7\+R2\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf18ed7d215a3e4a3ebbca297626877c}{CAN\+\_\+\+F7\+R2\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81766a9d745aeadd4ba0a34d3ded18e7}{CAN\+\_\+\+F7\+R2\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae60d566699df87580584ed496681562}{CAN\+\_\+\+F7\+R2\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81766a9d745aeadd4ba0a34d3ded18e7}{CAN\+\_\+\+F7\+R2\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33730db505f710ba327f8c6c1f04da4f}{CAN\+\_\+\+F7\+R2\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6325b37cc369b92b2334e482dbe3bf06}{CAN\+\_\+\+F7\+R2\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33730db505f710ba327f8c6c1f04da4f}{CAN\+\_\+\+F7\+R2\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02c278c9bfd9314c34ac6da260c08403}{CAN\+\_\+\+F7\+R2\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace846d293ac11d535ee2aad17cf099bc}{CAN\+\_\+\+F7\+R2\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02c278c9bfd9314c34ac6da260c08403}{CAN\+\_\+\+F7\+R2\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40fec0160eec943f81f05ad9d48ce9b2}{CAN\+\_\+\+F7\+R2\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91b26397a75fc4c0124e84903d31221e}{CAN\+\_\+\+F7\+R2\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40fec0160eec943f81f05ad9d48ce9b2}{CAN\+\_\+\+F7\+R2\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga906faed52246a867bbe9675b588c2fe0}{CAN\+\_\+\+F7\+R2\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada2e01c05c216ba6ff4756d043297c0e}{CAN\+\_\+\+F7\+R2\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga906faed52246a867bbe9675b588c2fe0}{CAN\+\_\+\+F7\+R2\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf54c82654d230ba010300b9b879f606}{CAN\+\_\+\+F7\+R2\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeef08aa6565ff24bd9863b4b8a9c2ff5}{CAN\+\_\+\+F7\+R2\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf54c82654d230ba010300b9b879f606}{CAN\+\_\+\+F7\+R2\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac23ba211219c2ece524f3867e2b1cc4e}{CAN\+\_\+\+F7\+R2\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16c3ccb033b9541b57c338b9737f18dd}{CAN\+\_\+\+F7\+R2\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac23ba211219c2ece524f3867e2b1cc4e}{CAN\+\_\+\+F7\+R2\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga714ba087c8c662749a5e1db9f82af81d}{CAN\+\_\+\+F7\+R2\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad898ca382f57efb1842884d46217245c}{CAN\+\_\+\+F7\+R2\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga714ba087c8c662749a5e1db9f82af81d}{CAN\+\_\+\+F7\+R2\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga228a38b1060b3ff498d35aed4e128917}{CAN\+\_\+\+F7\+R2\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf419938e132cc1a0bf59a6c058e2c7c5}{CAN\+\_\+\+F7\+R2\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga228a38b1060b3ff498d35aed4e128917}{CAN\+\_\+\+F7\+R2\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4893f06f2a927a5e1a38e9faf3edb90}{CAN\+\_\+\+F7\+R2\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae991abb6f2e64443be7e39633f192aba}{CAN\+\_\+\+F7\+R2\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4893f06f2a927a5e1a38e9faf3edb90}{CAN\+\_\+\+F7\+R2\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9074bda7aca4edf2e11e8125a57cbc5a}{CAN\+\_\+\+F7\+R2\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3738a42e2767c928de21a2f784ce6bce}{CAN\+\_\+\+F7\+R2\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9074bda7aca4edf2e11e8125a57cbc5a}{CAN\+\_\+\+F7\+R2\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8dacdf1e167c8a3f7509e4ddf5757e1}{CAN\+\_\+\+F7\+R2\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5cb252582e6b7bd706b37447f71d6cd}{CAN\+\_\+\+F7\+R2\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8dacdf1e167c8a3f7509e4ddf5757e1}{CAN\+\_\+\+F7\+R2\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad37f85aab2fa384e5d0643b17eae8440}{CAN\+\_\+\+F7\+R2\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae616e53b9d961571eea4ff2df31f8399}{CAN\+\_\+\+F7\+R2\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad37f85aab2fa384e5d0643b17eae8440}{CAN\+\_\+\+F7\+R2\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad01aed48c87877406fcd8a0da994b8b6}{CAN\+\_\+\+F7\+R2\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2049c9bb27af3cde01334b1901aa417}{CAN\+\_\+\+F7\+R2\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad01aed48c87877406fcd8a0da994b8b6}{CAN\+\_\+\+F7\+R2\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3274b8fc32c7104c1ae6015fe725c63b}{CAN\+\_\+\+F7\+R2\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e69c2fd32e2c523c9e939df825fc605}{CAN\+\_\+\+F7\+R2\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3274b8fc32c7104c1ae6015fe725c63b}{CAN\+\_\+\+F7\+R2\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ee9ad1b18fe010798526b61b23773b7}{CAN\+\_\+\+F7\+R2\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga659cc84b9186e279c37e88b94e1c9829}{CAN\+\_\+\+F7\+R2\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ee9ad1b18fe010798526b61b23773b7}{CAN\+\_\+\+F7\+R2\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga649a2979cf8c968b94a82ade9eb7aa77}{CAN\+\_\+\+F7\+R2\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43c9da5ad4c2d261858f73b779cc3dae}{CAN\+\_\+\+F7\+R2\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga649a2979cf8c968b94a82ade9eb7aa77}{CAN\+\_\+\+F7\+R2\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga005b8dfa3d1f6eb19c33deed337fab12}{CAN\+\_\+\+F7\+R2\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a1ea8d66ada6cea7268fba151c00d91}{CAN\+\_\+\+F7\+R2\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga005b8dfa3d1f6eb19c33deed337fab12}{CAN\+\_\+\+F7\+R2\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadaa906c94d6d83a7a5c1d8645e814fa3}{CAN\+\_\+\+F7\+R2\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbd6032652515423412ad73b8a004bbb}{CAN\+\_\+\+F7\+R2\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadaa906c94d6d83a7a5c1d8645e814fa3}{CAN\+\_\+\+F7\+R2\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd1f2f87a2de3ef977b9f042559110f7}{CAN\+\_\+\+F7\+R2\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a991a0bb5a81748b091d6b96c59fc37}{CAN\+\_\+\+F7\+R2\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd1f2f87a2de3ef977b9f042559110f7}{CAN\+\_\+\+F7\+R2\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac67c413d3294aa6762edf76c05352d13}{CAN\+\_\+\+F7\+R2\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedae5e816af0dd734311bf44be7571f2}{CAN\+\_\+\+F7\+R2\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac67c413d3294aa6762edf76c05352d13}{CAN\+\_\+\+F7\+R2\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d0df32a1bad3f616506614c53de9a18}{CAN\+\_\+\+F7\+R2\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f88a239b8a39ff3343b1cfe70b06139}{CAN\+\_\+\+F7\+R2\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d0df32a1bad3f616506614c53de9a18}{CAN\+\_\+\+F7\+R2\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a5424a898996971be642271b0cb305d}{CAN\+\_\+\+F8\+R2\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cfe399fb494ff6ab1d5b91258c42764}{CAN\+\_\+\+F8\+R2\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a5424a898996971be642271b0cb305d}{CAN\+\_\+\+F8\+R2\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4bdeb68c24f386e0181eb04937cf109}{CAN\+\_\+\+F8\+R2\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ca04b514b4d6a3b19619932513b8953}{CAN\+\_\+\+F8\+R2\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4bdeb68c24f386e0181eb04937cf109}{CAN\+\_\+\+F8\+R2\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad180babb8dfebb2d725c57d12ee6c434}{CAN\+\_\+\+F8\+R2\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4c3c099bf7db702b7bf5f71cddaaec2}{CAN\+\_\+\+F8\+R2\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad180babb8dfebb2d725c57d12ee6c434}{CAN\+\_\+\+F8\+R2\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b411230765103ce07b48d181683a8ff}{CAN\+\_\+\+F8\+R2\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1e53037e7f7171d8a7358590f0e7420}{CAN\+\_\+\+F8\+R2\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b411230765103ce07b48d181683a8ff}{CAN\+\_\+\+F8\+R2\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f5f223e200cbe85d62785c1c1411780}{CAN\+\_\+\+F8\+R2\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51e2af45725e06538c4d09ad07296316}{CAN\+\_\+\+F8\+R2\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f5f223e200cbe85d62785c1c1411780}{CAN\+\_\+\+F8\+R2\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga715b276f569abd0659cef3d6041ca97f}{CAN\+\_\+\+F8\+R2\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ee5e9d68190f0d41a5b8603d1933922}{CAN\+\_\+\+F8\+R2\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga715b276f569abd0659cef3d6041ca97f}{CAN\+\_\+\+F8\+R2\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bc83f8b713c699af6c4a058d97a0212}{CAN\+\_\+\+F8\+R2\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66c636150cfad43a32652dba3ded8383}{CAN\+\_\+\+F8\+R2\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bc83f8b713c699af6c4a058d97a0212}{CAN\+\_\+\+F8\+R2\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b34be24a3201f24c3c5fb3e4518496a}{CAN\+\_\+\+F8\+R2\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fc81a4ee32f76ce3a6fdbb3fc49425c}{CAN\+\_\+\+F8\+R2\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b34be24a3201f24c3c5fb3e4518496a}{CAN\+\_\+\+F8\+R2\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga246521830f06fc6e78fa76e3460c0c90}{CAN\+\_\+\+F8\+R2\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68a36336242e8259c779f1c8f4544737}{CAN\+\_\+\+F8\+R2\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga246521830f06fc6e78fa76e3460c0c90}{CAN\+\_\+\+F8\+R2\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga109bccb45d80c850a1753d91810b17e6}{CAN\+\_\+\+F8\+R2\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0014717b3c4c65afb7542308980803d}{CAN\+\_\+\+F8\+R2\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga109bccb45d80c850a1753d91810b17e6}{CAN\+\_\+\+F8\+R2\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4781d01da4573f59d5bf3d87e3f55c3}{CAN\+\_\+\+F8\+R2\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga315a7e30b95c05db01b7f56f4d825e62}{CAN\+\_\+\+F8\+R2\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4781d01da4573f59d5bf3d87e3f55c3}{CAN\+\_\+\+F8\+R2\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34eab8d93d53237b1f29ca2989602250}{CAN\+\_\+\+F8\+R2\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga353aad2279bf6b72bd861f6c79253635}{CAN\+\_\+\+F8\+R2\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34eab8d93d53237b1f29ca2989602250}{CAN\+\_\+\+F8\+R2\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee44ebdb7cb153d4776813386c72d379}{CAN\+\_\+\+F8\+R2\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25193c4b44d05db08ba40f0e0f2c45e1}{CAN\+\_\+\+F8\+R2\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee44ebdb7cb153d4776813386c72d379}{CAN\+\_\+\+F8\+R2\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a533bc42a75cb20b6d2225af3259335}{CAN\+\_\+\+F8\+R2\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4469bfc90525f84d9d04d3a4996997e6}{CAN\+\_\+\+F8\+R2\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a533bc42a75cb20b6d2225af3259335}{CAN\+\_\+\+F8\+R2\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5d8dd791898a26610ad5c99e04c7b85}{CAN\+\_\+\+F8\+R2\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b17ebf3dd1e53d8417f955ebcf743b3}{CAN\+\_\+\+F8\+R2\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5d8dd791898a26610ad5c99e04c7b85}{CAN\+\_\+\+F8\+R2\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9a10d9b3c535b4c04f30d1976a74003}{CAN\+\_\+\+F8\+R2\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6db6c2262434fc76213a441d8ce2edf1}{CAN\+\_\+\+F8\+R2\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9a10d9b3c535b4c04f30d1976a74003}{CAN\+\_\+\+F8\+R2\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79a44278629e098fdeefef5c6e699a21}{CAN\+\_\+\+F8\+R2\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a1e1e9aa84af36845402d19236c1214}{CAN\+\_\+\+F8\+R2\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79a44278629e098fdeefef5c6e699a21}{CAN\+\_\+\+F8\+R2\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga743f3fc9128154a5e10a49378b39dde0}{CAN\+\_\+\+F8\+R2\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0a9ee665444a6b42e98e0f988d1ba7a}{CAN\+\_\+\+F8\+R2\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga743f3fc9128154a5e10a49378b39dde0}{CAN\+\_\+\+F8\+R2\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6355102db61d562b19aea995401360f5}{CAN\+\_\+\+F8\+R2\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16cde37565a3d3ec3a8c41013df6f6f1}{CAN\+\_\+\+F8\+R2\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6355102db61d562b19aea995401360f5}{CAN\+\_\+\+F8\+R2\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fd103af2e8859f67477580800625162}{CAN\+\_\+\+F8\+R2\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57ca000fea3be225ddf5f295437b6e36}{CAN\+\_\+\+F8\+R2\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fd103af2e8859f67477580800625162}{CAN\+\_\+\+F8\+R2\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac32a8af72eea61e6976bb97fdff7fe51}{CAN\+\_\+\+F8\+R2\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad60ee9ebdce23be6d2adca113ca918e8}{CAN\+\_\+\+F8\+R2\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac32a8af72eea61e6976bb97fdff7fe51}{CAN\+\_\+\+F8\+R2\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47bb6e52fcfdf43778db13faf53a6591}{CAN\+\_\+\+F8\+R2\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae186c9794783eb47b460532801afe43a}{CAN\+\_\+\+F8\+R2\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47bb6e52fcfdf43778db13faf53a6591}{CAN\+\_\+\+F8\+R2\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d5d496538d2bf3157c80523c0c5fb45}{CAN\+\_\+\+F8\+R2\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga106a5e5b8ae8d683fcec85b076688f34}{CAN\+\_\+\+F8\+R2\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d5d496538d2bf3157c80523c0c5fb45}{CAN\+\_\+\+F8\+R2\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa768932cd5eef5a2ee54bfe8a0ac41ea}{CAN\+\_\+\+F8\+R2\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1643a77c219a9b2706f438c5123bccc8}{CAN\+\_\+\+F8\+R2\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa768932cd5eef5a2ee54bfe8a0ac41ea}{CAN\+\_\+\+F8\+R2\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0989578ce3e5a1a533853538f3b649ff}{CAN\+\_\+\+F8\+R2\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab21aa6ed09bed09347e07dbcbd0e9e93}{CAN\+\_\+\+F8\+R2\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0989578ce3e5a1a533853538f3b649ff}{CAN\+\_\+\+F8\+R2\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5a4af539b9ed1e260226c5a2f4c8242}{CAN\+\_\+\+F8\+R2\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8267e4cdc484abd75634469f9b255c5}{CAN\+\_\+\+F8\+R2\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5a4af539b9ed1e260226c5a2f4c8242}{CAN\+\_\+\+F8\+R2\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d064f4e04559c8ceeb38759b0332381}{CAN\+\_\+\+F8\+R2\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga697d286473e81666c91f28e853aab4ad}{CAN\+\_\+\+F8\+R2\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d064f4e04559c8ceeb38759b0332381}{CAN\+\_\+\+F8\+R2\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11bcaf39d0176157117636c373492ded}{CAN\+\_\+\+F8\+R2\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga295c26638700a849ee3c6504caf6ceab}{CAN\+\_\+\+F8\+R2\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11bcaf39d0176157117636c373492ded}{CAN\+\_\+\+F8\+R2\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b60416465405bc628ede32f1ca22221}{CAN\+\_\+\+F8\+R2\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f8469008983b405bfc5855258f4f6e6}{CAN\+\_\+\+F8\+R2\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b60416465405bc628ede32f1ca22221}{CAN\+\_\+\+F8\+R2\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae62518d43230d7fe0907da3068092020}{CAN\+\_\+\+F8\+R2\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad18d894a75ebe73c0185d905cfb81dbf}{CAN\+\_\+\+F8\+R2\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae62518d43230d7fe0907da3068092020}{CAN\+\_\+\+F8\+R2\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1cd28b7dd676bb4df664b0f4c886dba}{CAN\+\_\+\+F8\+R2\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccdf92a69572b56641ddd2967c034a7a}{CAN\+\_\+\+F8\+R2\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1cd28b7dd676bb4df664b0f4c886dba}{CAN\+\_\+\+F8\+R2\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cdbb1cd26bdd6c1690ac3b208a27898}{CAN\+\_\+\+F8\+R2\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0636c9c9fd84e5e8d12e78f236f2a56c}{CAN\+\_\+\+F8\+R2\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cdbb1cd26bdd6c1690ac3b208a27898}{CAN\+\_\+\+F8\+R2\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47309fd6134f2abe4e3b1b496093d9be}{CAN\+\_\+\+F9\+R2\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1209cec0d1199b7f74bb2e2b1cca424}{CAN\+\_\+\+F9\+R2\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47309fd6134f2abe4e3b1b496093d9be}{CAN\+\_\+\+F9\+R2\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfe55444ba47900acdea02a8e64db98b}{CAN\+\_\+\+F9\+R2\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fd983be0f74b7f183261f21cd2f6910}{CAN\+\_\+\+F9\+R2\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfe55444ba47900acdea02a8e64db98b}{CAN\+\_\+\+F9\+R2\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e3aeaa699aed8591a458dbdb8fd3358}{CAN\+\_\+\+F9\+R2\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e363da951c1191e733a8bc603cda3f5}{CAN\+\_\+\+F9\+R2\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e3aeaa699aed8591a458dbdb8fd3358}{CAN\+\_\+\+F9\+R2\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9bf0ad567bc6a89528616adb3d30cc0}{CAN\+\_\+\+F9\+R2\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabab5a59d405ae1684853988e95ab9844}{CAN\+\_\+\+F9\+R2\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9bf0ad567bc6a89528616adb3d30cc0}{CAN\+\_\+\+F9\+R2\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5010d303de1ed187fcf3d663cc5b7b3a}{CAN\+\_\+\+F9\+R2\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b5b46878001f43618c726b3429e4b50}{CAN\+\_\+\+F9\+R2\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5010d303de1ed187fcf3d663cc5b7b3a}{CAN\+\_\+\+F9\+R2\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga596e424fe2e4186174d148aeef611074}{CAN\+\_\+\+F9\+R2\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga582895a48cfeb8d7ecf6c9757ba0aa39}{CAN\+\_\+\+F9\+R2\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga596e424fe2e4186174d148aeef611074}{CAN\+\_\+\+F9\+R2\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga652ee4940983c9766b517598ad270e1f}{CAN\+\_\+\+F9\+R2\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe18a44ac1a9c4cf2a6e94bb946af17f}{CAN\+\_\+\+F9\+R2\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga652ee4940983c9766b517598ad270e1f}{CAN\+\_\+\+F9\+R2\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed416d6141752c65110daae0c617859a}{CAN\+\_\+\+F9\+R2\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae497ffa0ef246a52e57a394fa57e616d}{CAN\+\_\+\+F9\+R2\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed416d6141752c65110daae0c617859a}{CAN\+\_\+\+F9\+R2\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad301a470b47c85751c573fc3579d91a9}{CAN\+\_\+\+F9\+R2\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4eedc431183ceae7240d11afc05bacfa}{CAN\+\_\+\+F9\+R2\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad301a470b47c85751c573fc3579d91a9}{CAN\+\_\+\+F9\+R2\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa912a018c3cc0adcbeacd61b6e5871a6}{CAN\+\_\+\+F9\+R2\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71d1294050a77f52ecd4b00568cd7477}{CAN\+\_\+\+F9\+R2\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa912a018c3cc0adcbeacd61b6e5871a6}{CAN\+\_\+\+F9\+R2\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0f169b5d13d9d6d69d89d99c8451ebd}{CAN\+\_\+\+F9\+R2\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5adc0ffeba391461d887f5d176a9b5bd}{CAN\+\_\+\+F9\+R2\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0f169b5d13d9d6d69d89d99c8451ebd}{CAN\+\_\+\+F9\+R2\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b87e7eba6f9fbe4a1e390599703e4ea}{CAN\+\_\+\+F9\+R2\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989f1dea5a35e78b08649ac699955563}{CAN\+\_\+\+F9\+R2\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b87e7eba6f9fbe4a1e390599703e4ea}{CAN\+\_\+\+F9\+R2\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b961aa158542f370fd755e37e3ebbf7}{CAN\+\_\+\+F9\+R2\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b71e1b7db02ef8c5853534921b33aee}{CAN\+\_\+\+F9\+R2\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b961aa158542f370fd755e37e3ebbf7}{CAN\+\_\+\+F9\+R2\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01e88250b1d9d44f23df2ddc46397574}{CAN\+\_\+\+F9\+R2\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48cff2713910823bbf9c8aeb399d6695}{CAN\+\_\+\+F9\+R2\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01e88250b1d9d44f23df2ddc46397574}{CAN\+\_\+\+F9\+R2\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2659b21a47fe2b7475163ef583622c7}{CAN\+\_\+\+F9\+R2\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e0057c4eb0f7238d2ec98ae0702ff3}{CAN\+\_\+\+F9\+R2\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2659b21a47fe2b7475163ef583622c7}{CAN\+\_\+\+F9\+R2\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga034e40bc2fcebd32d4d77b2b38c68dda}{CAN\+\_\+\+F9\+R2\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc16f71c9ee3bc56be17f7488c1df807}{CAN\+\_\+\+F9\+R2\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga034e40bc2fcebd32d4d77b2b38c68dda}{CAN\+\_\+\+F9\+R2\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacae78b5a3198b22b6590676496caa801}{CAN\+\_\+\+F9\+R2\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3909a33262113171b7d4dc11fcf8c3b1}{CAN\+\_\+\+F9\+R2\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacae78b5a3198b22b6590676496caa801}{CAN\+\_\+\+F9\+R2\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30db50cc21514e923c0bf91374491e91}{CAN\+\_\+\+F9\+R2\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cead3f8d10075aa34c9446859356e2d}{CAN\+\_\+\+F9\+R2\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30db50cc21514e923c0bf91374491e91}{CAN\+\_\+\+F9\+R2\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac07c3cc02fa2a02058063f3fed95f97c}{CAN\+\_\+\+F9\+R2\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7730d43a2cf07a1568ed738a4f69692}{CAN\+\_\+\+F9\+R2\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac07c3cc02fa2a02058063f3fed95f97c}{CAN\+\_\+\+F9\+R2\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga280fd7273494894b41cf8b3e05a94423}{CAN\+\_\+\+F9\+R2\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b2f5ba8403cbd679694cf9665e2690f}{CAN\+\_\+\+F9\+R2\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga280fd7273494894b41cf8b3e05a94423}{CAN\+\_\+\+F9\+R2\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ebf7e69a5cbb23be0d72df90d938455}{CAN\+\_\+\+F9\+R2\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca5a17ed59696ed0572b80767c4bef81}{CAN\+\_\+\+F9\+R2\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ebf7e69a5cbb23be0d72df90d938455}{CAN\+\_\+\+F9\+R2\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29e80a00a8a175f05ccec5b2465f707f}{CAN\+\_\+\+F9\+R2\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac318672024cefb98843d473cbb2d46b2}{CAN\+\_\+\+F9\+R2\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29e80a00a8a175f05ccec5b2465f707f}{CAN\+\_\+\+F9\+R2\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae2e762f3d91189614712c5f708c13ec}{CAN\+\_\+\+F9\+R2\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3523d55c8cf0a308fea4837b00f89abb}{CAN\+\_\+\+F9\+R2\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae2e762f3d91189614712c5f708c13ec}{CAN\+\_\+\+F9\+R2\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6411880c098bbbe9e746ae660f1d3643}{CAN\+\_\+\+F9\+R2\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21d8d812323030dd39f417318c36b8dc}{CAN\+\_\+\+F9\+R2\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6411880c098bbbe9e746ae660f1d3643}{CAN\+\_\+\+F9\+R2\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9112971db909b1bf0bd272c687ca44ba}{CAN\+\_\+\+F9\+R2\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga065bba6dde8a5b81b42c2618204bf0be}{CAN\+\_\+\+F9\+R2\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9112971db909b1bf0bd272c687ca44ba}{CAN\+\_\+\+F9\+R2\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a276cb2e015ee7b075eec7a16686ac3}{CAN\+\_\+\+F9\+R2\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade5290535026c192f7e94a4cb98e48b4}{CAN\+\_\+\+F9\+R2\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a276cb2e015ee7b075eec7a16686ac3}{CAN\+\_\+\+F9\+R2\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga664cbbe2443064efe7fb3129550c226b}{CAN\+\_\+\+F9\+R2\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac7e7544d60c3084da344ee20ab6a760}{CAN\+\_\+\+F9\+R2\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga664cbbe2443064efe7fb3129550c226b}{CAN\+\_\+\+F9\+R2\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21473aad3bbd0a024b0e714c9bbf4e47}{CAN\+\_\+\+F9\+R2\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae965845f1e45d1f45831be60829e63bc}{CAN\+\_\+\+F9\+R2\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21473aad3bbd0a024b0e714c9bbf4e47}{CAN\+\_\+\+F9\+R2\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23124d9ac50f080e32aebae3449ee1a0}{CAN\+\_\+\+F9\+R2\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63bbecf009bf6bd61dc9e8fe0603da73}{CAN\+\_\+\+F9\+R2\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23124d9ac50f080e32aebae3449ee1a0}{CAN\+\_\+\+F9\+R2\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c149f89a9b7f6a847fc01fe55304dd2}{CAN\+\_\+\+F9\+R2\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga834cf606ef4b69b0c459b8cb9e836a9b}{CAN\+\_\+\+F9\+R2\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c149f89a9b7f6a847fc01fe55304dd2}{CAN\+\_\+\+F9\+R2\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76d278d95612c8049d4ade5a1a30fabe}{CAN\+\_\+\+F9\+R2\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c833e07b7a842ba7425291f628c9a11}{CAN\+\_\+\+F9\+R2\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76d278d95612c8049d4ade5a1a30fabe}{CAN\+\_\+\+F9\+R2\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3863b24c5580c3f1dcf4dcfccb08796f}{CAN\+\_\+\+F9\+R2\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18ef7c7bae75406a267e6a333c549a9f}{CAN\+\_\+\+F9\+R2\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3863b24c5580c3f1dcf4dcfccb08796f}{CAN\+\_\+\+F9\+R2\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac774a841f16adc00aaa2ec9fc7e19fcb}{CAN\+\_\+\+F10\+R2\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga616898121d5befed0eb5ab61492872f2}{CAN\+\_\+\+F10\+R2\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac774a841f16adc00aaa2ec9fc7e19fcb}{CAN\+\_\+\+F10\+R2\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a4ed750a26abda88304eac5be92b6a5}{CAN\+\_\+\+F10\+R2\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa24b6ba1e723098e55e4affc793558c5}{CAN\+\_\+\+F10\+R2\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a4ed750a26abda88304eac5be92b6a5}{CAN\+\_\+\+F10\+R2\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf87f405ddb1abb90958df292c6fc0a4a}{CAN\+\_\+\+F10\+R2\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b7fc9db4e77e216f37bf088d7b7703c}{CAN\+\_\+\+F10\+R2\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf87f405ddb1abb90958df292c6fc0a4a}{CAN\+\_\+\+F10\+R2\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fd1293748da16cb1139224b528082c4}{CAN\+\_\+\+F10\+R2\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2348cdfff622628147e2c1df0a35363c}{CAN\+\_\+\+F10\+R2\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fd1293748da16cb1139224b528082c4}{CAN\+\_\+\+F10\+R2\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga445fedfbaf84b454483c73e6b72bedfe}{CAN\+\_\+\+F10\+R2\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebde0ea1e0aaf38fdcf1584e9c9b2063}{CAN\+\_\+\+F10\+R2\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga445fedfbaf84b454483c73e6b72bedfe}{CAN\+\_\+\+F10\+R2\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26b37e77455ba2d98eee41464c2fe039}{CAN\+\_\+\+F10\+R2\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b5b32b71c86c6dc7040b3044be61af7}{CAN\+\_\+\+F10\+R2\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26b37e77455ba2d98eee41464c2fe039}{CAN\+\_\+\+F10\+R2\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42f57e8c16bb81bb9291c5ebb4a04b1a}{CAN\+\_\+\+F10\+R2\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9df7daa799c7c73d9a56de5f92285aca}{CAN\+\_\+\+F10\+R2\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42f57e8c16bb81bb9291c5ebb4a04b1a}{CAN\+\_\+\+F10\+R2\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6d86237a0fff09a8f49360d47f28d05}{CAN\+\_\+\+F10\+R2\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed755173b9d4375b40d73cab90396adc}{CAN\+\_\+\+F10\+R2\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6d86237a0fff09a8f49360d47f28d05}{CAN\+\_\+\+F10\+R2\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad459c18ab4e613bb142e5c1f78691bb8}{CAN\+\_\+\+F10\+R2\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a8d08fea6e7307f6d1d602e113a6d27}{CAN\+\_\+\+F10\+R2\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad459c18ab4e613bb142e5c1f78691bb8}{CAN\+\_\+\+F10\+R2\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5ac6067a7226de096a846276a7770e9}{CAN\+\_\+\+F10\+R2\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6aecdda55a484aa0e96c89f5d0f42aba}{CAN\+\_\+\+F10\+R2\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5ac6067a7226de096a846276a7770e9}{CAN\+\_\+\+F10\+R2\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bb490d175c5c7ea273dc5a2ed089028}{CAN\+\_\+\+F10\+R2\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4da658bf0a044b327c5efcc592e0ebe1}{CAN\+\_\+\+F10\+R2\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bb490d175c5c7ea273dc5a2ed089028}{CAN\+\_\+\+F10\+R2\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga898eafb1c345981f1feaa3e1750f7c32}{CAN\+\_\+\+F10\+R2\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6ec91db97da763ae1da98ef3a3f7fea}{CAN\+\_\+\+F10\+R2\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga898eafb1c345981f1feaa3e1750f7c32}{CAN\+\_\+\+F10\+R2\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0d87b23898f43c4c310c9e9098e78b9}{CAN\+\_\+\+F10\+R2\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62bba82d177602a29448acf481a7f691}{CAN\+\_\+\+F10\+R2\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0d87b23898f43c4c310c9e9098e78b9}{CAN\+\_\+\+F10\+R2\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7044a16f8b7a80cfaeaca7c1c8b244f}{CAN\+\_\+\+F10\+R2\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ce79aa37f7a175695fb910f986b7d81}{CAN\+\_\+\+F10\+R2\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7044a16f8b7a80cfaeaca7c1c8b244f}{CAN\+\_\+\+F10\+R2\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccaaa620579ebfb8e1d78f1c3a0960c8}{CAN\+\_\+\+F10\+R2\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf31488587e33ea32b60a5c21f3e3aff}{CAN\+\_\+\+F10\+R2\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccaaa620579ebfb8e1d78f1c3a0960c8}{CAN\+\_\+\+F10\+R2\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad44ba649751e52a75f36d5279ae51668}{CAN\+\_\+\+F10\+R2\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8c7c289c07afb023bb3eedfe4d5a9b1}{CAN\+\_\+\+F10\+R2\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad44ba649751e52a75f36d5279ae51668}{CAN\+\_\+\+F10\+R2\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b8427af5b1aa6b8275902848c766a6a}{CAN\+\_\+\+F10\+R2\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74258ab493246fefc21ddc475dcfda4a}{CAN\+\_\+\+F10\+R2\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b8427af5b1aa6b8275902848c766a6a}{CAN\+\_\+\+F10\+R2\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bc510b54127fe09c9fc93d265f197fd}{CAN\+\_\+\+F10\+R2\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcf9f2daaa27f340a8cd4e64533f5caf}{CAN\+\_\+\+F10\+R2\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bc510b54127fe09c9fc93d265f197fd}{CAN\+\_\+\+F10\+R2\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15818be97fc1df403386e5fa3791f02f}{CAN\+\_\+\+F10\+R2\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b8ad53931f4cb3bebb3f557d8686066}{CAN\+\_\+\+F10\+R2\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15818be97fc1df403386e5fa3791f02f}{CAN\+\_\+\+F10\+R2\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdc7ed5a571a970931be36e0883c9821}{CAN\+\_\+\+F10\+R2\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f0b00c508bddf59fd290091e738a340}{CAN\+\_\+\+F10\+R2\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdc7ed5a571a970931be36e0883c9821}{CAN\+\_\+\+F10\+R2\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31df60197cdd2e5914c14a7dd75e026b}{CAN\+\_\+\+F10\+R2\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb9db852d4bf1332f748a0cfc0063364}{CAN\+\_\+\+F10\+R2\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31df60197cdd2e5914c14a7dd75e026b}{CAN\+\_\+\+F10\+R2\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19dd43ea7d9942f810f2d93169ff5ca6}{CAN\+\_\+\+F10\+R2\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga616164fcd20341e4eed5b10a8fd2837c}{CAN\+\_\+\+F10\+R2\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19dd43ea7d9942f810f2d93169ff5ca6}{CAN\+\_\+\+F10\+R2\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace06a38396f56ff90887b648c8683acc}{CAN\+\_\+\+F10\+R2\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae70893925ea53547e9ce780c0480587b}{CAN\+\_\+\+F10\+R2\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace06a38396f56ff90887b648c8683acc}{CAN\+\_\+\+F10\+R2\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2806783fb4a13314098d247596f8ac9c}{CAN\+\_\+\+F10\+R2\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed74e80c74c6c5e12d26abbc0d923787}{CAN\+\_\+\+F10\+R2\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2806783fb4a13314098d247596f8ac9c}{CAN\+\_\+\+F10\+R2\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad57d7ec2281a4b5a7ecd3db7a80110ba}{CAN\+\_\+\+F10\+R2\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecb5b90d073107f3c5612379aaffa7ce}{CAN\+\_\+\+F10\+R2\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad57d7ec2281a4b5a7ecd3db7a80110ba}{CAN\+\_\+\+F10\+R2\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b18d4f50852e67f214d2c885ab1d96b}{CAN\+\_\+\+F10\+R2\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga678702522f87f63edfcad21194be3c53}{CAN\+\_\+\+F10\+R2\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b18d4f50852e67f214d2c885ab1d96b}{CAN\+\_\+\+F10\+R2\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac022d750541154d1c25ae0b342ff3c8d}{CAN\+\_\+\+F10\+R2\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4523c34e7f333636fade643b895b8f5}{CAN\+\_\+\+F10\+R2\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac022d750541154d1c25ae0b342ff3c8d}{CAN\+\_\+\+F10\+R2\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga441739ed3bdd065bee7417d50afc96ab}{CAN\+\_\+\+F10\+R2\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf0e55fcb496970abe8fea481561f886}{CAN\+\_\+\+F10\+R2\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga441739ed3bdd065bee7417d50afc96ab}{CAN\+\_\+\+F10\+R2\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga906bacdcf21c6bffaa9d45fa6746f80e}{CAN\+\_\+\+F10\+R2\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e4683223d46d60897b2c46b02addec5}{CAN\+\_\+\+F10\+R2\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga906bacdcf21c6bffaa9d45fa6746f80e}{CAN\+\_\+\+F10\+R2\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe8c560adab03768e49cad994a71cccb}{CAN\+\_\+\+F10\+R2\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6df50371abf968f0638faf7e0bf76cc8}{CAN\+\_\+\+F10\+R2\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe8c560adab03768e49cad994a71cccb}{CAN\+\_\+\+F10\+R2\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d7ed61987ecdd8236e5236edc35946f}{CAN\+\_\+\+F10\+R2\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab294aa73a3fdfc60672b206bd57a1e08}{CAN\+\_\+\+F10\+R2\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d7ed61987ecdd8236e5236edc35946f}{CAN\+\_\+\+F10\+R2\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6278728b6cc74ad7d4bc41d6014839f3}{CAN\+\_\+\+F10\+R2\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2de1906dc4119b37b29bbe25e3e6dbe0}{CAN\+\_\+\+F10\+R2\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6278728b6cc74ad7d4bc41d6014839f3}{CAN\+\_\+\+F10\+R2\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga756b9a7f35ddb243019a737cc9c5d4aa}{CAN\+\_\+\+F11\+R2\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacad6560088b586891d446952bbd8fbbe}{CAN\+\_\+\+F11\+R2\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga756b9a7f35ddb243019a737cc9c5d4aa}{CAN\+\_\+\+F11\+R2\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73175a30063e3781dd1b5ee2b9ff5c7c}{CAN\+\_\+\+F11\+R2\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac81bc667cb0c63aa0448f6e0eb1d105d}{CAN\+\_\+\+F11\+R2\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73175a30063e3781dd1b5ee2b9ff5c7c}{CAN\+\_\+\+F11\+R2\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43042d452e6efb4e24fecc0ef71f0b53}{CAN\+\_\+\+F11\+R2\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dab8868637d6d6fb707b6a37a5989b5}{CAN\+\_\+\+F11\+R2\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43042d452e6efb4e24fecc0ef71f0b53}{CAN\+\_\+\+F11\+R2\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga603a033a522647ec072b27204f411c27}{CAN\+\_\+\+F11\+R2\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga559246cfa4658a5adaa282e4a3b35dd5}{CAN\+\_\+\+F11\+R2\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga603a033a522647ec072b27204f411c27}{CAN\+\_\+\+F11\+R2\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7f3cc6f8734688ffd55f0eae6d8a3e1}{CAN\+\_\+\+F11\+R2\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga499aebdfc0c14b9c399698e28fde3e50}{CAN\+\_\+\+F11\+R2\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7f3cc6f8734688ffd55f0eae6d8a3e1}{CAN\+\_\+\+F11\+R2\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga100d5a8929cac40dc2d8d6bfaf2effb0}{CAN\+\_\+\+F11\+R2\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1613d097fe5b7107ff36f97a9263bd38}{CAN\+\_\+\+F11\+R2\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga100d5a8929cac40dc2d8d6bfaf2effb0}{CAN\+\_\+\+F11\+R2\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2541f8510aa2f59dd2b2cfbf1bc99c1}{CAN\+\_\+\+F11\+R2\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9db1830185822d66619059a644d86ffe}{CAN\+\_\+\+F11\+R2\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2541f8510aa2f59dd2b2cfbf1bc99c1}{CAN\+\_\+\+F11\+R2\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2739365d7644847c2b2e9424b5361782}{CAN\+\_\+\+F11\+R2\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab35bedade0c9f71455abfbbac2edee14}{CAN\+\_\+\+F11\+R2\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2739365d7644847c2b2e9424b5361782}{CAN\+\_\+\+F11\+R2\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7159e2db436359c52f6db1dda067a7c2}{CAN\+\_\+\+F11\+R2\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac79ac007ffed536eedddffdd2615c5f7}{CAN\+\_\+\+F11\+R2\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7159e2db436359c52f6db1dda067a7c2}{CAN\+\_\+\+F11\+R2\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2d8d29dcf8047b47275915562036f6e}{CAN\+\_\+\+F11\+R2\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5900c2273c405ce35b9bd52b189c102}{CAN\+\_\+\+F11\+R2\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2d8d29dcf8047b47275915562036f6e}{CAN\+\_\+\+F11\+R2\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d867bbf2aeec0751fb8d9bc028a3e20}{CAN\+\_\+\+F11\+R2\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dad5ea347a6a928997a0a1c149369ce}{CAN\+\_\+\+F11\+R2\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d867bbf2aeec0751fb8d9bc028a3e20}{CAN\+\_\+\+F11\+R2\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f02c0270c8560877a6849dc3ec12734}{CAN\+\_\+\+F11\+R2\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9285109080a523012f27b3bdbabc6949}{CAN\+\_\+\+F11\+R2\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f02c0270c8560877a6849dc3ec12734}{CAN\+\_\+\+F11\+R2\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f27deb61d7cecd98a3707baeee44c33}{CAN\+\_\+\+F11\+R2\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65cdf759738f8b0cb8c4c3231453aad8}{CAN\+\_\+\+F11\+R2\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f27deb61d7cecd98a3707baeee44c33}{CAN\+\_\+\+F11\+R2\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e89abf41152c9c443eec298c3c4ee0a}{CAN\+\_\+\+F11\+R2\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24a40efa6debcdcfef0f7ab6d8b3eb04}{CAN\+\_\+\+F11\+R2\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e89abf41152c9c443eec298c3c4ee0a}{CAN\+\_\+\+F11\+R2\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf385990b78e0ad2903adf8ca5d31592d}{CAN\+\_\+\+F11\+R2\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa923634a3432436c4c84e65be1fd39d6}{CAN\+\_\+\+F11\+R2\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf385990b78e0ad2903adf8ca5d31592d}{CAN\+\_\+\+F11\+R2\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac617eb6a2c9da89608e9a1fd20bedb05}{CAN\+\_\+\+F11\+R2\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65bae4ee01f83fe051acee8ee4c8a10e}{CAN\+\_\+\+F11\+R2\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac617eb6a2c9da89608e9a1fd20bedb05}{CAN\+\_\+\+F11\+R2\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f7a12de16318eca8c069f7a4a107ba4}{CAN\+\_\+\+F11\+R2\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b6762f3642ce7a06fff58270ac9f53f}{CAN\+\_\+\+F11\+R2\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f7a12de16318eca8c069f7a4a107ba4}{CAN\+\_\+\+F11\+R2\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6194082f1b79eacc5490d6c4571f2993}{CAN\+\_\+\+F11\+R2\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69c7d6a41708543278980035b64bd31b}{CAN\+\_\+\+F11\+R2\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6194082f1b79eacc5490d6c4571f2993}{CAN\+\_\+\+F11\+R2\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga578e9b0b0fc78522d232926aa5a474b4}{CAN\+\_\+\+F11\+R2\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88d6d67020cbc5a4d5f0b7c5dc488aa6}{CAN\+\_\+\+F11\+R2\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga578e9b0b0fc78522d232926aa5a474b4}{CAN\+\_\+\+F11\+R2\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aa7935ffacb2eb500c03e6f297c9abf}{CAN\+\_\+\+F11\+R2\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07f4a8d606f2063be35b52e1fc5e4b58}{CAN\+\_\+\+F11\+R2\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aa7935ffacb2eb500c03e6f297c9abf}{CAN\+\_\+\+F11\+R2\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecca1f88d1ccfd94c942c1dba195f566}{CAN\+\_\+\+F11\+R2\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58c6e5b0076c31b7bee1c9aea94e11fb}{CAN\+\_\+\+F11\+R2\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecca1f88d1ccfd94c942c1dba195f566}{CAN\+\_\+\+F11\+R2\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26b076a8a45e423f12d66b72888a62c1}{CAN\+\_\+\+F11\+R2\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93bf815d462dc3a40725f73e107e11f5}{CAN\+\_\+\+F11\+R2\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26b076a8a45e423f12d66b72888a62c1}{CAN\+\_\+\+F11\+R2\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69a3601ecccef7d68dceacf69694f57c}{CAN\+\_\+\+F11\+R2\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeebe934727476f5fde11c888c424c417}{CAN\+\_\+\+F11\+R2\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69a3601ecccef7d68dceacf69694f57c}{CAN\+\_\+\+F11\+R2\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9acb53490837c29f03538f37e92ab7b0}{CAN\+\_\+\+F11\+R2\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8324877e56a61c15119f2ebf929894cc}{CAN\+\_\+\+F11\+R2\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9acb53490837c29f03538f37e92ab7b0}{CAN\+\_\+\+F11\+R2\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54d08ee868e97a722b5e25b145581435}{CAN\+\_\+\+F11\+R2\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfd994c36da11529ac494df973b5759c}{CAN\+\_\+\+F11\+R2\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54d08ee868e97a722b5e25b145581435}{CAN\+\_\+\+F11\+R2\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e9aaac92b7b5c524dfd488651f66d1b}{CAN\+\_\+\+F11\+R2\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f3e9d272b625f7d6269057aee5d7761}{CAN\+\_\+\+F11\+R2\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e9aaac92b7b5c524dfd488651f66d1b}{CAN\+\_\+\+F11\+R2\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga769efd27c8d450433589d3a59e4b49b7}{CAN\+\_\+\+F11\+R2\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5da4d794a9797d14536197679b7b2b14}{CAN\+\_\+\+F11\+R2\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga769efd27c8d450433589d3a59e4b49b7}{CAN\+\_\+\+F11\+R2\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38daca04f9249b41d451122bfcb63b2d}{CAN\+\_\+\+F11\+R2\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9b9a815f36e7c2929f4313ca424c83a}{CAN\+\_\+\+F11\+R2\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38daca04f9249b41d451122bfcb63b2d}{CAN\+\_\+\+F11\+R2\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb214fcb4208a4d5db09465c5260d5e4}{CAN\+\_\+\+F11\+R2\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf162471f4c070d13fa409d44467373fc}{CAN\+\_\+\+F11\+R2\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb214fcb4208a4d5db09465c5260d5e4}{CAN\+\_\+\+F11\+R2\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10d6ff5e482dc1d88d0f39a0e2329427}{CAN\+\_\+\+F11\+R2\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c301fd37e3fa27d3bd28a1f3f553e77}{CAN\+\_\+\+F11\+R2\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10d6ff5e482dc1d88d0f39a0e2329427}{CAN\+\_\+\+F11\+R2\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7be4778f941b5287fcc39a5ce3724e71}{CAN\+\_\+\+F11\+R2\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bdc4ba1d0e44ba4d7a03cfd3197b687}{CAN\+\_\+\+F11\+R2\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7be4778f941b5287fcc39a5ce3724e71}{CAN\+\_\+\+F11\+R2\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f08f45859f87d045ab080dd511302bd}{CAN\+\_\+\+F11\+R2\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6525c1ff364a229c9ea1b353b11be8c3}{CAN\+\_\+\+F11\+R2\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f08f45859f87d045ab080dd511302bd}{CAN\+\_\+\+F11\+R2\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8707c57f295a01f74ba15708f138c27}{CAN\+\_\+\+F12\+R2\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5fd095552b3108c685514e78e43e52d}{CAN\+\_\+\+F12\+R2\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8707c57f295a01f74ba15708f138c27}{CAN\+\_\+\+F12\+R2\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c445b90087e01550b4d69a41d01920b}{CAN\+\_\+\+F12\+R2\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga450e88e19b2e478e73cbc5eef74a72d2}{CAN\+\_\+\+F12\+R2\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c445b90087e01550b4d69a41d01920b}{CAN\+\_\+\+F12\+R2\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae07ef8899e2a3d28d760dfd1ecc26534}{CAN\+\_\+\+F12\+R2\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17875db304b98c38e627f7d7db339136}{CAN\+\_\+\+F12\+R2\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae07ef8899e2a3d28d760dfd1ecc26534}{CAN\+\_\+\+F12\+R2\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5918b1d48e5c6e30363e5f5274428f6f}{CAN\+\_\+\+F12\+R2\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2960fee8bc56574e1b51975da7d2f041}{CAN\+\_\+\+F12\+R2\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5918b1d48e5c6e30363e5f5274428f6f}{CAN\+\_\+\+F12\+R2\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7278ef3ee9707ed890c9fe0e6100898e}{CAN\+\_\+\+F12\+R2\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b3b6f518fae0cb1123aa187138d90b6}{CAN\+\_\+\+F12\+R2\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7278ef3ee9707ed890c9fe0e6100898e}{CAN\+\_\+\+F12\+R2\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9db42645316b7d12f6761201dde5266e}{CAN\+\_\+\+F12\+R2\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39cedc414fa80ef987825daf32e11ac4}{CAN\+\_\+\+F12\+R2\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9db42645316b7d12f6761201dde5266e}{CAN\+\_\+\+F12\+R2\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga105d22692de0996a549d7381117a9343}{CAN\+\_\+\+F12\+R2\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10aa07474c2e7cf7f2845d0d2b2bd383}{CAN\+\_\+\+F12\+R2\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga105d22692de0996a549d7381117a9343}{CAN\+\_\+\+F12\+R2\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ef9a09cde9defbbef26f0fdb18e2eab}{CAN\+\_\+\+F12\+R2\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga227ef5f36f6e03969cd952d62a3bc0a9}{CAN\+\_\+\+F12\+R2\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ef9a09cde9defbbef26f0fdb18e2eab}{CAN\+\_\+\+F12\+R2\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga997778eae60bd7c86e4ac5f512cf37d1}{CAN\+\_\+\+F12\+R2\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a946c991cee617b322ff9a372af3512}{CAN\+\_\+\+F12\+R2\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga997778eae60bd7c86e4ac5f512cf37d1}{CAN\+\_\+\+F12\+R2\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d597dd76bca430d66ce6cdc1dab0039}{CAN\+\_\+\+F12\+R2\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0ab582743e96fcd36662a9434b875bd}{CAN\+\_\+\+F12\+R2\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d597dd76bca430d66ce6cdc1dab0039}{CAN\+\_\+\+F12\+R2\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2fe14171ea2823a2cc42bd77f8285f5}{CAN\+\_\+\+F12\+R2\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga854c2b7108e33d263cc8269648f8bbbe}{CAN\+\_\+\+F12\+R2\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2fe14171ea2823a2cc42bd77f8285f5}{CAN\+\_\+\+F12\+R2\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf995048a494eef63803ad6d1ee208669}{CAN\+\_\+\+F12\+R2\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ed3de0039e458bac5530d08c2e9af51}{CAN\+\_\+\+F12\+R2\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf995048a494eef63803ad6d1ee208669}{CAN\+\_\+\+F12\+R2\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b1c705252d4dda9fc1e08a83bf44014}{CAN\+\_\+\+F12\+R2\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadad0db6fe916794156f773e98b524b07}{CAN\+\_\+\+F12\+R2\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b1c705252d4dda9fc1e08a83bf44014}{CAN\+\_\+\+F12\+R2\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a5720bd6028451390e7e09643a959eb}{CAN\+\_\+\+F12\+R2\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7a50bd0de8b4e85d9e90c1f48ef7bc8}{CAN\+\_\+\+F12\+R2\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a5720bd6028451390e7e09643a959eb}{CAN\+\_\+\+F12\+R2\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac46f9e9d46f1bebfa7abcb094e87536}{CAN\+\_\+\+F12\+R2\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c5558cc37c62c5570a5e2716e30ed99}{CAN\+\_\+\+F12\+R2\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac46f9e9d46f1bebfa7abcb094e87536}{CAN\+\_\+\+F12\+R2\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1114ed600ca719c7df01b6e0ebd1b46e}{CAN\+\_\+\+F12\+R2\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fa511d56f90a2ee10e44e56e378f7ed}{CAN\+\_\+\+F12\+R2\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1114ed600ca719c7df01b6e0ebd1b46e}{CAN\+\_\+\+F12\+R2\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94b484b519e43973af447f5f39fa9ea6}{CAN\+\_\+\+F12\+R2\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77ae08ea078773a1aecbf74e89dc2a5d}{CAN\+\_\+\+F12\+R2\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94b484b519e43973af447f5f39fa9ea6}{CAN\+\_\+\+F12\+R2\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a2460e4afab4b8dc064ffc0342f4d9d}{CAN\+\_\+\+F12\+R2\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a94ac3d4ba5c16a98fc04144ae3bb86}{CAN\+\_\+\+F12\+R2\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a2460e4afab4b8dc064ffc0342f4d9d}{CAN\+\_\+\+F12\+R2\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae63f4ec2056e1d8cee09e7582dd0cc4f}{CAN\+\_\+\+F12\+R2\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9070c9b9eec5dea6b5c4cdbaa1d5918}{CAN\+\_\+\+F12\+R2\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae63f4ec2056e1d8cee09e7582dd0cc4f}{CAN\+\_\+\+F12\+R2\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17513f0a12a63dd49ef869f7f69c89b0}{CAN\+\_\+\+F12\+R2\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga758cacc8b96577bb3663da1fae36040b}{CAN\+\_\+\+F12\+R2\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17513f0a12a63dd49ef869f7f69c89b0}{CAN\+\_\+\+F12\+R2\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98344bb2606581ffe2826c660c129f8b}{CAN\+\_\+\+F12\+R2\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80db4704807d6df4aaee2eebfcf5210a}{CAN\+\_\+\+F12\+R2\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98344bb2606581ffe2826c660c129f8b}{CAN\+\_\+\+F12\+R2\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27369d641bde06fff00068460db1fad7}{CAN\+\_\+\+F12\+R2\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3d3fb3a9b4b6b90139024bef933bc3d}{CAN\+\_\+\+F12\+R2\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27369d641bde06fff00068460db1fad7}{CAN\+\_\+\+F12\+R2\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0293d477ec5d1c58228b05da05d5ab9a}{CAN\+\_\+\+F12\+R2\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24e87973f51235e81195d84f78489cb0}{CAN\+\_\+\+F12\+R2\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0293d477ec5d1c58228b05da05d5ab9a}{CAN\+\_\+\+F12\+R2\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bb02cff06985ebc935cd0c71033e309}{CAN\+\_\+\+F12\+R2\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e917f2a362569d86a75a34eddce636c}{CAN\+\_\+\+F12\+R2\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bb02cff06985ebc935cd0c71033e309}{CAN\+\_\+\+F12\+R2\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5942038c40cb69a4523cf59d41addaf}{CAN\+\_\+\+F12\+R2\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6e5f2c5de8981fbfc152926fc8fb057}{CAN\+\_\+\+F12\+R2\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5942038c40cb69a4523cf59d41addaf}{CAN\+\_\+\+F12\+R2\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab77c232170c49225690370bd7b94cc34}{CAN\+\_\+\+F12\+R2\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaad1149501e8f926a247aa532405c0b9}{CAN\+\_\+\+F12\+R2\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab77c232170c49225690370bd7b94cc34}{CAN\+\_\+\+F12\+R2\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga051ec82cb86668c1907e9091bf7db162}{CAN\+\_\+\+F12\+R2\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53538969afd7e43cc7fed4c400ab6f5a}{CAN\+\_\+\+F12\+R2\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga051ec82cb86668c1907e9091bf7db162}{CAN\+\_\+\+F12\+R2\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1eb6cc6be0e68041cb7e72b9ef73e22}{CAN\+\_\+\+F12\+R2\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74e04fa5d17a7cc7687c0ca40dd571ce}{CAN\+\_\+\+F12\+R2\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1eb6cc6be0e68041cb7e72b9ef73e22}{CAN\+\_\+\+F12\+R2\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c63cc29f569c165a9b93cb0cb2d7557}{CAN\+\_\+\+F12\+R2\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc1d97354c1649fa5ddc46f4271297d9}{CAN\+\_\+\+F12\+R2\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c63cc29f569c165a9b93cb0cb2d7557}{CAN\+\_\+\+F12\+R2\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa58b7118e577b7ea51f92ed3d6a86a56}{CAN\+\_\+\+F12\+R2\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71b870003e469dcb24979e835a2f81a4}{CAN\+\_\+\+F12\+R2\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa58b7118e577b7ea51f92ed3d6a86a56}{CAN\+\_\+\+F12\+R2\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fe16c8a9c44110d181e931e96458cee}{CAN\+\_\+\+F12\+R2\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2894b732a9683d32620fb90b06ba9f62}{CAN\+\_\+\+F12\+R2\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fe16c8a9c44110d181e931e96458cee}{CAN\+\_\+\+F12\+R2\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga677ce6a45ad5da29fbe4b3674294c356}{CAN\+\_\+\+F12\+R2\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab11cddebcb4e1ab70b7222a999d0c58a}{CAN\+\_\+\+F12\+R2\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga677ce6a45ad5da29fbe4b3674294c356}{CAN\+\_\+\+F12\+R2\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5829958d09421fd61fcf0b77d51d2da9}{CAN\+\_\+\+F13\+R2\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b6865be0c757b49a250a537d73ae85e}{CAN\+\_\+\+F13\+R2\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5829958d09421fd61fcf0b77d51d2da9}{CAN\+\_\+\+F13\+R2\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d158b5eebb1632e54e5be5d97c8ac26}{CAN\+\_\+\+F13\+R2\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18df9b2fd549b8991fdd9f8f94e7cbb}{CAN\+\_\+\+F13\+R2\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d158b5eebb1632e54e5be5d97c8ac26}{CAN\+\_\+\+F13\+R2\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4433c9b9f1466001eaf2305aa5abcf88}{CAN\+\_\+\+F13\+R2\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga034e8f5b7675ce34eb2792531c7e174d}{CAN\+\_\+\+F13\+R2\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4433c9b9f1466001eaf2305aa5abcf88}{CAN\+\_\+\+F13\+R2\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab05ac64cc9be63004a672f439a7ab70}{CAN\+\_\+\+F13\+R2\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf19767c0892dffb6eff8c5a3b0e254f5}{CAN\+\_\+\+F13\+R2\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab05ac64cc9be63004a672f439a7ab70}{CAN\+\_\+\+F13\+R2\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b936b6b027a2936ab21bd3f46c830aa}{CAN\+\_\+\+F13\+R2\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad03b0ab4d686a1ad858f1ba4b679fff9}{CAN\+\_\+\+F13\+R2\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b936b6b027a2936ab21bd3f46c830aa}{CAN\+\_\+\+F13\+R2\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff4ab0ef27b2b9cc09019b73f3cffed1}{CAN\+\_\+\+F13\+R2\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e37522978ae2e88c27f5604c5517d42}{CAN\+\_\+\+F13\+R2\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff4ab0ef27b2b9cc09019b73f3cffed1}{CAN\+\_\+\+F13\+R2\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf96e3c22df9a1af249c91056375c24dc}{CAN\+\_\+\+F13\+R2\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bf6fff2ca4adf6e093a13b2db77adbb}{CAN\+\_\+\+F13\+R2\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf96e3c22df9a1af249c91056375c24dc}{CAN\+\_\+\+F13\+R2\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d3accaea73cb0bb14c61c8327adff66}{CAN\+\_\+\+F13\+R2\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabca970c306c9c9b576ef3424f686f324}{CAN\+\_\+\+F13\+R2\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d3accaea73cb0bb14c61c8327adff66}{CAN\+\_\+\+F13\+R2\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5134cad65b0825f53f4f4e78f0c8e11c}{CAN\+\_\+\+F13\+R2\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae44e1d120c773c9dc26f418acf3cb6de}{CAN\+\_\+\+F13\+R2\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5134cad65b0825f53f4f4e78f0c8e11c}{CAN\+\_\+\+F13\+R2\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf13c3a79fcb1bc2bb884dcda8e10ffd0}{CAN\+\_\+\+F13\+R2\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga891d1d97e1a57c4cfa1a714b61b083eb}{CAN\+\_\+\+F13\+R2\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf13c3a79fcb1bc2bb884dcda8e10ffd0}{CAN\+\_\+\+F13\+R2\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ad8207a0741ab38136b3b5c3b1d3d91}{CAN\+\_\+\+F13\+R2\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb4be9c1da46b251c43c0aafe7b04497}{CAN\+\_\+\+F13\+R2\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ad8207a0741ab38136b3b5c3b1d3d91}{CAN\+\_\+\+F13\+R2\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga001860328be3ee22113d0c10f4d3cf23}{CAN\+\_\+\+F13\+R2\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47f5215de00574378a489f90eb11eff4}{CAN\+\_\+\+F13\+R2\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga001860328be3ee22113d0c10f4d3cf23}{CAN\+\_\+\+F13\+R2\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd232459994d381a778abd4aa43bbb70}{CAN\+\_\+\+F13\+R2\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3bbd5350aeb18966e2a40e2dc4223e3}{CAN\+\_\+\+F13\+R2\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd232459994d381a778abd4aa43bbb70}{CAN\+\_\+\+F13\+R2\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga078d3a3cfba178ef1d8b0499e04326e1}{CAN\+\_\+\+F13\+R2\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2d97199e363dd56cd9a455aec75ef1c}{CAN\+\_\+\+F13\+R2\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga078d3a3cfba178ef1d8b0499e04326e1}{CAN\+\_\+\+F13\+R2\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47b3e370df1a4ec6f8a69cd648a823cb}{CAN\+\_\+\+F13\+R2\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0731f4e60125130bebf88d33fd4ae3ca}{CAN\+\_\+\+F13\+R2\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47b3e370df1a4ec6f8a69cd648a823cb}{CAN\+\_\+\+F13\+R2\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga760672a8bb29f0054fbef52bc3b71c0a}{CAN\+\_\+\+F13\+R2\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1683c0cc3b3143a919f4dd59243eba9f}{CAN\+\_\+\+F13\+R2\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga760672a8bb29f0054fbef52bc3b71c0a}{CAN\+\_\+\+F13\+R2\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ce486f2da389ec7cf80e6d102b7bc56}{CAN\+\_\+\+F13\+R2\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2ed74a0929c6d397c14f49f114f13bf}{CAN\+\_\+\+F13\+R2\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ce486f2da389ec7cf80e6d102b7bc56}{CAN\+\_\+\+F13\+R2\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d552599612053845141e0db3c89ca86}{CAN\+\_\+\+F13\+R2\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafde6cdff22bf29d31b5be1b309fe4dde}{CAN\+\_\+\+F13\+R2\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d552599612053845141e0db3c89ca86}{CAN\+\_\+\+F13\+R2\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34fcf71e30ba700e1b975c6273a99de5}{CAN\+\_\+\+F13\+R2\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb873fa1c32fbf6c5a2f3be93ba2f2e6}{CAN\+\_\+\+F13\+R2\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34fcf71e30ba700e1b975c6273a99de5}{CAN\+\_\+\+F13\+R2\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5b5c1ede34327d024575f334f3895b7}{CAN\+\_\+\+F13\+R2\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf82a4dfd4d3c7a13232479be997ed1f9}{CAN\+\_\+\+F13\+R2\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5b5c1ede34327d024575f334f3895b7}{CAN\+\_\+\+F13\+R2\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae823f61c39d0a97b05947308792e122}{CAN\+\_\+\+F13\+R2\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7bf4384e44f002392339a71bc9c912c}{CAN\+\_\+\+F13\+R2\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae823f61c39d0a97b05947308792e122}{CAN\+\_\+\+F13\+R2\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabea7b7f481ba0bc31d2909460e0bc54e}{CAN\+\_\+\+F13\+R2\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7023986be02dd8f736e04e658844061}{CAN\+\_\+\+F13\+R2\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabea7b7f481ba0bc31d2909460e0bc54e}{CAN\+\_\+\+F13\+R2\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66fb2f382a4967515fa63a8454131fb9}{CAN\+\_\+\+F13\+R2\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd059121f2a882342a409ebef8a96999}{CAN\+\_\+\+F13\+R2\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66fb2f382a4967515fa63a8454131fb9}{CAN\+\_\+\+F13\+R2\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bee64a9c633df1a34f5435406103085}{CAN\+\_\+\+F13\+R2\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ef57f88bf1e6e34b0096013278926c0}{CAN\+\_\+\+F13\+R2\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bee64a9c633df1a34f5435406103085}{CAN\+\_\+\+F13\+R2\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b4176f0f14ef22173c436763a6c483e}{CAN\+\_\+\+F13\+R2\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4847de9f5b54fc5ce00e0fba69564d2d}{CAN\+\_\+\+F13\+R2\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b4176f0f14ef22173c436763a6c483e}{CAN\+\_\+\+F13\+R2\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad55a497a172eeaeb711d04f5cc81f411}{CAN\+\_\+\+F13\+R2\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c415fa87c556bd8a4fc0f680d25f160}{CAN\+\_\+\+F13\+R2\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad55a497a172eeaeb711d04f5cc81f411}{CAN\+\_\+\+F13\+R2\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga117bfac3184445e41ca1709495cd1603}{CAN\+\_\+\+F13\+R2\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20487222c41a08fe68b9ce58dfd52fff}{CAN\+\_\+\+F13\+R2\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga117bfac3184445e41ca1709495cd1603}{CAN\+\_\+\+F13\+R2\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2716a8a28de7a05f7f448d6b581928fe}{CAN\+\_\+\+F13\+R2\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0d5ca021778a6e84fd3c0ad8981255d}{CAN\+\_\+\+F13\+R2\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2716a8a28de7a05f7f448d6b581928fe}{CAN\+\_\+\+F13\+R2\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf9c86580fedab6d11c0e935e787fd31}{CAN\+\_\+\+F13\+R2\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f0c8c09be20a14f29ab46d53dd712ba}{CAN\+\_\+\+F13\+R2\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf9c86580fedab6d11c0e935e787fd31}{CAN\+\_\+\+F13\+R2\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabed854c540fda686a9c51d21cf45cff3}{CAN\+\_\+\+F13\+R2\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26161b84a5fc507f959b620c8e380703}{CAN\+\_\+\+F13\+R2\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabed854c540fda686a9c51d21cf45cff3}{CAN\+\_\+\+F13\+R2\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga812a202cba22a21b94811b815cc57611}{CAN\+\_\+\+F13\+R2\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e753550a0a8547c7f64346e22925012}{CAN\+\_\+\+F13\+R2\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga812a202cba22a21b94811b815cc57611}{CAN\+\_\+\+F13\+R2\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6eceafce3dabadee19db4afd0e0884d6}{CAN\+\_\+\+F13\+R2\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga305ac04b1c5198a4f82c78c570ce7f97}{CAN\+\_\+\+F13\+R2\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6eceafce3dabadee19db4afd0e0884d6}{CAN\+\_\+\+F13\+R2\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CRC\+\_\+\+DR\+\_\+\+DR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd43c14689d281daa4e9a32bf8ec89e1}{CRC\+\_\+\+DR\+\_\+\+DR\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ CRC\+\_\+\+DR\+\_\+\+DR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bf4701d3b15924e657942ce3caa4105}{CRC\+\_\+\+DR\+\_\+\+DR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd43c14689d281daa4e9a32bf8ec89e1}{CRC\+\_\+\+DR\+\_\+\+DR\+\_\+\+Msk}}
\item 
\#define {\bfseries CRC\+\_\+\+IDR\+\_\+\+IDR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga306789258d5416a44e545aa2ad6b2f7a}{CRC\+\_\+\+IDR\+\_\+\+IDR\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CRC\+\_\+\+IDR\+\_\+\+IDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9a0feb3cf1d8c5871e663ca4a174cc0}{CRC\+\_\+\+IDR\+\_\+\+IDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga306789258d5416a44e545aa2ad6b2f7a}{CRC\+\_\+\+IDR\+\_\+\+IDR\+\_\+\+Msk}}
\item 
\#define {\bfseries CRC\+\_\+\+CR\+\_\+\+RESET\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04d46dadb6b31660c4ef0af2b00053f5}{CRC\+\_\+\+CR\+\_\+\+RESET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CRC\+\_\+\+CR\+\_\+\+RESET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d57481fb891a0964b40f721354c56d7}{CRC\+\_\+\+CR\+\_\+\+RESET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04d46dadb6b31660c4ef0af2b00053f5}{CRC\+\_\+\+CR\+\_\+\+RESET\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88aaf7e89ddcd648227fd514315c9838}{DAC\+\_\+\+CHANNEL2\+\_\+\+SUPPORT}}
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+EN1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4462abe77801be4a752c73aa2ff9a70}{DAC\+\_\+\+CR\+\_\+\+EN1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+EN1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd8cedbb3dda03d56ac0ba92d2d9cefd}{DAC\+\_\+\+CR\+\_\+\+EN1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4462abe77801be4a752c73aa2ff9a70}{DAC\+\_\+\+CR\+\_\+\+EN1\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+BOFF1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4cba0a69210b9ccb8566cfb83196e6f}{DAC\+\_\+\+CR\+\_\+\+BOFF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+BOFF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b1e2b83ae1ab889cb1e34a99746c9d8}{DAC\+\_\+\+CR\+\_\+\+BOFF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4cba0a69210b9ccb8566cfb83196e6f}{DAC\+\_\+\+CR\+\_\+\+BOFF1\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+TEN1\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1be7eb4a830047b463d611c2c813f437}{DAC\+\_\+\+CR\+\_\+\+TEN1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+TEN1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga998aa4fd791ea2f4626df6ddc8fc7109}{DAC\+\_\+\+CR\+\_\+\+TEN1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1be7eb4a830047b463d611c2c813f437}{DAC\+\_\+\+CR\+\_\+\+TEN1\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca56925c2b1f9c7662c850146bec7bd}{DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+\+Msk}}~(0x7\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf951c1a57a1a19e356df57d908f09c6c}{DAC\+\_\+\+CR\+\_\+\+TSEL1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca56925c2b1f9c7662c850146bec7bd}{DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dfa13ec123c583136e24b7890add45b}{DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+0}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga265e32c4fc43310acdf3ebea01376766}{DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+1}}~(0x2\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa625d7638422e90a616ac93edd4bf408}{DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+2}}~(0x4\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+\+Pos)
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d85e9d75f265088a37b911f573e7dd3}{DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+\+Msk}}~(0x3\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90491f31219d07175629eecdcdc9271e}{DAC\+\_\+\+CR\+\_\+\+WAVE1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d85e9d75f265088a37b911f573e7dd3}{DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0871e6466e3a7378103c431832ae525a}{DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+0}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48e167ae02d2ad5bc9fd30c2f8ea5b37}{DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+1}}~(0x2\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+\+Pos)
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f4fc31ff760aaa38ad85da8c4f1918a}{DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+\+Msk}}~(0x\+FUL $<$$<$ DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bcf611b2f0b975513325895bf16e085}{DAC\+\_\+\+CR\+\_\+\+MAMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f4fc31ff760aaa38ad85da8c4f1918a}{DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4225dcce22b440fcd3a8ad96c5f2baec}{DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+0}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cc15817842cb7992d449c448684f68d}{DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+1}}~(0x2\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fefef1d798a2685b03e44bd9fdac06b}{DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+2}}~(0x4\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdc83b4feb742c632ba66f55d102432b}{DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+3}}~(0x8\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+\+Pos)
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+DMAEN1\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6509ff097fb987e9f1c592d6d5869356}{DAC\+\_\+\+CR\+\_\+\+DMAEN1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+DMAEN1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga995c19d8c8de9ee09057ec6151154e17}{DAC\+\_\+\+CR\+\_\+\+DMAEN1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6509ff097fb987e9f1c592d6d5869356}{DAC\+\_\+\+CR\+\_\+\+DMAEN1\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+DMAUDRIE1\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ad8aa68545055eac63ab43cc5d3da91}{DAC\+\_\+\+CR\+\_\+\+DMAUDRIE1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+DMAUDRIE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbb0585e1053abf18cd129ad76a66bea}{DAC\+\_\+\+CR\+\_\+\+DMAUDRIE1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ad8aa68545055eac63ab43cc5d3da91}{DAC\+\_\+\+CR\+\_\+\+DMAUDRIE1\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+EN2\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84b276403310ffa2407b8c57996456e7}{DAC\+\_\+\+CR\+\_\+\+EN2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+EN2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa65db2420e02fc6813842f57134d898f}{DAC\+\_\+\+CR\+\_\+\+EN2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84b276403310ffa2407b8c57996456e7}{DAC\+\_\+\+CR\+\_\+\+EN2\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+BOFF2\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga088fea2fa6ece1301af6818b836469f3}{DAC\+\_\+\+CR\+\_\+\+BOFF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+BOFF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd6f660a5f15262beca06b9098a559e9}{DAC\+\_\+\+CR\+\_\+\+BOFF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga088fea2fa6ece1301af6818b836469f3}{DAC\+\_\+\+CR\+\_\+\+BOFF2\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+TEN2\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac16d129b7793ddcfef47bd642478d1df}{DAC\+\_\+\+CR\+\_\+\+TEN2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+TEN2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8fc527f6ddb787123da09d2085b772f}{DAC\+\_\+\+CR\+\_\+\+TEN2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac16d129b7793ddcfef47bd642478d1df}{DAC\+\_\+\+CR\+\_\+\+TEN2\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c9339a1dc175b09378d1168ab514333}{DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+\+Msk}}~(0x7\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73b4d0ccff78f7c3862903e7b0e66302}{DAC\+\_\+\+CR\+\_\+\+TSEL2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c9339a1dc175b09378d1168ab514333}{DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9753b87f31e7106ecf77b2f01a99b237}{DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+0}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac79323a6c81bfa5c8239b23cd3db737a}{DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+1}}~(0x2\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ad3da8a9c5fe9566d8ffe38916caaff}{DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+2}}~(0x4\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+\+Pos)
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+WAVE2\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0420dd10713d50b05ab6c477ab502893}{DAC\+\_\+\+CR\+\_\+\+WAVE2\+\_\+\+Msk}}~(0x3\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+WAVE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf24e48cf288db4a4643057dd09e3a7b}{DAC\+\_\+\+CR\+\_\+\+WAVE2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0420dd10713d50b05ab6c477ab502893}{DAC\+\_\+\+CR\+\_\+\+WAVE2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55d97d8bcbfdd72d5aeb9e9fbc0d592d}{DAC\+\_\+\+CR\+\_\+\+WAVE2\+\_\+0}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+WAVE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4798bf254010b442b4ac4288c2f1b65f}{DAC\+\_\+\+CR\+\_\+\+WAVE2\+\_\+1}}~(0x2\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+WAVE2\+\_\+\+Pos)
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace1bce6cad4004ab884396a1d73a1725}{DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+\+Msk}}~(0x\+FUL $<$$<$ DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cf03fe2359cb0f11c33f793c2e92bdd}{DAC\+\_\+\+CR\+\_\+\+MAMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace1bce6cad4004ab884396a1d73a1725}{DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8d952192721dbdcea8d707d43096454}{DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+0}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga860032e8196838cd36a655c1749139d6}{DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+1}}~(0x2\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2147ffa3282e9ff22475e5d6040f269e}{DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+2}}~(0x4\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0fe77a2029873111cbe723a5cba9c57}{DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+3}}~(0x8\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+\+Pos)
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+DMAEN2\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa85027944d9eddc64c42ee2ed98611f4}{DAC\+\_\+\+CR\+\_\+\+DMAEN2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+DMAEN2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f905c2ac89f976df6c4beffdde58b53}{DAC\+\_\+\+CR\+\_\+\+DMAEN2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa85027944d9eddc64c42ee2ed98611f4}{DAC\+\_\+\+CR\+\_\+\+DMAEN2\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+DMAUDRIE2\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga239ab4f68c1a74d0e9423bbf6c98c5da}{DAC\+\_\+\+CR\+\_\+\+DMAUDRIE2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+DMAUDRIE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga803e3bae78ced744b93aa76615303e15}{DAC\+\_\+\+CR\+\_\+\+DMAUDRIE2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga239ab4f68c1a74d0e9423bbf6c98c5da}{DAC\+\_\+\+CR\+\_\+\+DMAUDRIE2\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga819696c72cca7dd861aa7a3d9081e425}{DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga970ef02dffaceb35ff1dd7aceb67acdd}{DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga819696c72cca7dd861aa7a3d9081e425}{DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG1\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG2\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga107859f1c6bd2dc30bf632941121bb05}{DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0e53585b505d21f5c457476bd5a18f8}{DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga107859f1c6bd2dc30bf632941121bb05}{DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG2\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DHR12\+R1\+\_\+\+DACC1\+DHR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga203fee3fe672b7468231c91ce8a55e4b}{DAC\+\_\+\+DHR12\+R1\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DHR12\+R1\+\_\+\+DACC1\+DHR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5295b5cb7f5d71ed2e8a310deb00013d}{DAC\+\_\+\+DHR12\+R1\+\_\+\+DACC1\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga203fee3fe672b7468231c91ce8a55e4b}{DAC\+\_\+\+DHR12\+R1\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DHR12\+L1\+\_\+\+DACC1\+DHR\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga065dab2c8181ab7e3ff6cb43a86400c4}{DAC\+\_\+\+DHR12\+L1\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DHR12\+L1\+\_\+\+DACC1\+DHR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d34667f8f4b753689c8c936c28471c5}{DAC\+\_\+\+DHR12\+L1\+\_\+\+DACC1\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga065dab2c8181ab7e3ff6cb43a86400c4}{DAC\+\_\+\+DHR12\+L1\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DHR8\+R1\+\_\+\+DACC1\+DHR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacde0062be02bb512e2bdc5ee84b4f17f}{DAC\+\_\+\+DHR8\+R1\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DAC\+\_\+\+DHR8\+R1\+\_\+\+DACC1\+DHR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1fc9f022fe4a08f67c51646177b26cb}{DAC\+\_\+\+DHR8\+R1\+\_\+\+DACC1\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacde0062be02bb512e2bdc5ee84b4f17f}{DAC\+\_\+\+DHR8\+R1\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DHR12\+R2\+\_\+\+DACC2\+DHR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3cf4f31c9248dc74d00b813c1f2b2e0}{DAC\+\_\+\+DHR12\+R2\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DHR12\+R2\+\_\+\+DACC2\+DHR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7506e369b37d55826042b540b10e44c7}{DAC\+\_\+\+DHR12\+R2\+\_\+\+DACC2\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3cf4f31c9248dc74d00b813c1f2b2e0}{DAC\+\_\+\+DHR12\+R2\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DHR12\+L2\+\_\+\+DACC2\+DHR\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40a67db51971c777b7ee75c4da5bc8e8}{DAC\+\_\+\+DHR12\+L2\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DHR12\+L2\+\_\+\+DACC2\+DHR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f66bd794202221e1a55547673b7abab}{DAC\+\_\+\+DHR12\+L2\+\_\+\+DACC2\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40a67db51971c777b7ee75c4da5bc8e8}{DAC\+\_\+\+DHR12\+L2\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DHR8\+R2\+\_\+\+DACC2\+DHR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf3e9e86edc54f83e02d2a0d3f486658}{DAC\+\_\+\+DHR8\+R2\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DAC\+\_\+\+DHR8\+R2\+\_\+\+DACC2\+DHR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7da94dc053e6637efb9ccb57b7ae481c}{DAC\+\_\+\+DHR8\+R2\+\_\+\+DACC2\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf3e9e86edc54f83e02d2a0d3f486658}{DAC\+\_\+\+DHR8\+R2\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC1\+DHR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cf050c1d3f7c651b461b463c8ae659e}{DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC1\+DHR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca45719f3d365c9495bdcf6364ae59f8}{DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC1\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cf050c1d3f7c651b461b463c8ae659e}{DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC2\+DHR\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0ae28d5d855fd8fe53de3d5fc2ee437}{DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC2\+DHR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3edd68db1697af93027e05f6b764c540}{DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC2\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0ae28d5d855fd8fe53de3d5fc2ee437}{DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC1\+DHR\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbf9e7bb591e9c954f648ce36f5f9f90}{DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC1\+DHR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga203db656bfef6fedee17b99fb77b1bdd}{DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC1\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbf9e7bb591e9c954f648ce36f5f9f90}{DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC2\+DHR\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c6a0375af61a42378851c55436f0e23}{DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC2\+DHR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8421d613b182aab8d6c58592bcda6c17}{DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC2\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c6a0375af61a42378851c55436f0e23}{DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC1\+DHR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1b85c14a79ef230c7771336ab683678}{DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC1\+DHR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9aee01ad181fa5b541864ed62907d70d}{DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC1\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1b85c14a79ef230c7771336ab683678}{DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC2\+DHR\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3520456f0013e51d3d2c3694d86488b6}{DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC2\+DHR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae31631eaac76ebecb059918c351ef3c9}{DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC2\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3520456f0013e51d3d2c3694d86488b6}{DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DOR1\+\_\+\+DACC1\+DOR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae11b4b811ab6ba4e981ee60318f7d1a4}{DAC\+\_\+\+DOR1\+\_\+\+DACC1\+DOR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DOR1\+\_\+\+DACC1\+DOR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b4192938e039dc25a7df8fcc5f3932a}{DAC\+\_\+\+DOR1\+\_\+\+DACC1\+DOR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae11b4b811ab6ba4e981ee60318f7d1a4}{DAC\+\_\+\+DOR1\+\_\+\+DACC1\+DOR\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DOR2\+\_\+\+DACC2\+DOR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a6d4d4b3b48221d195a3acb51ad6fbe}{DAC\+\_\+\+DOR2\+\_\+\+DACC2\+DOR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DOR2\+\_\+\+DACC2\+DOR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaaa39c1e82279918918b072fd56db04}{DAC\+\_\+\+DOR2\+\_\+\+DACC2\+DOR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a6d4d4b3b48221d195a3acb51ad6fbe}{DAC\+\_\+\+DOR2\+\_\+\+DACC2\+DOR\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+SR\+\_\+\+DMAUDR1\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75ded00bd7866ed6e38c52beb4854d64}{DAC\+\_\+\+SR\+\_\+\+DMAUDR1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+SR\+\_\+\+DMAUDR1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d2048d6b521fb0946dc8c4e577a49c0}{DAC\+\_\+\+SR\+\_\+\+DMAUDR1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75ded00bd7866ed6e38c52beb4854d64}{DAC\+\_\+\+SR\+\_\+\+DMAUDR1\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+SR\+\_\+\+DMAUDR2\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccadc59668f44b530b866ebcce6f0c74}{DAC\+\_\+\+SR\+\_\+\+DMAUDR2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+SR\+\_\+\+DMAUDR2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf16e48ab85d9261c5b599c56b14aea5d}{DAC\+\_\+\+SR\+\_\+\+DMAUDR2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccadc59668f44b530b866ebcce6f0c74}{DAC\+\_\+\+SR\+\_\+\+DMAUDR2\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+CR\+\_\+\+CAPTURE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15f2c325d001c3d3d5a1939106584fb3}{DCMI\+\_\+\+CR\+\_\+\+CAPTURE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DCMI\+\_\+\+CR\+\_\+\+CAPTURE\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+CR\+\_\+\+CAPTURE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15f2c325d001c3d3d5a1939106584fb3}{DCMI\+\_\+\+CR\+\_\+\+CAPTURE\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+CR\+\_\+\+CM\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9213d50a3270e1e2df73b73a97300b0}{DCMI\+\_\+\+CR\+\_\+\+CM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DCMI\+\_\+\+CR\+\_\+\+CM\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+CR\+\_\+\+CM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9213d50a3270e1e2df73b73a97300b0}{DCMI\+\_\+\+CR\+\_\+\+CM\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+CR\+\_\+\+CROP\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45cccbefdbcefa8f1b4effbd30e4fd57}{DCMI\+\_\+\+CR\+\_\+\+CROP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DCMI\+\_\+\+CR\+\_\+\+CROP\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+CR\+\_\+\+CROP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45cccbefdbcefa8f1b4effbd30e4fd57}{DCMI\+\_\+\+CR\+\_\+\+CROP\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+CR\+\_\+\+JPEG\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef4bc80edc936ebf381a4c2149a9aa9c}{DCMI\+\_\+\+CR\+\_\+\+JPEG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DCMI\+\_\+\+CR\+\_\+\+JPEG\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+CR\+\_\+\+JPEG}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef4bc80edc936ebf381a4c2149a9aa9c}{DCMI\+\_\+\+CR\+\_\+\+JPEG\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+CR\+\_\+\+ESS\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd4f4d68488cc78decac4e7fe8838655}{DCMI\+\_\+\+CR\+\_\+\+ESS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DCMI\+\_\+\+CR\+\_\+\+ESS\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+CR\+\_\+\+ESS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd4f4d68488cc78decac4e7fe8838655}{DCMI\+\_\+\+CR\+\_\+\+ESS\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+CR\+\_\+\+PCKPOL\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09ec8d81a49c61ae9fd02cc5de658f8c}{DCMI\+\_\+\+CR\+\_\+\+PCKPOL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DCMI\+\_\+\+CR\+\_\+\+PCKPOL\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+CR\+\_\+\+PCKPOL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09ec8d81a49c61ae9fd02cc5de658f8c}{DCMI\+\_\+\+CR\+\_\+\+PCKPOL\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+CR\+\_\+\+HSPOL\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c027a03833f80bfddbf2205d092769e}{DCMI\+\_\+\+CR\+\_\+\+HSPOL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DCMI\+\_\+\+CR\+\_\+\+HSPOL\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+CR\+\_\+\+HSPOL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c027a03833f80bfddbf2205d092769e}{DCMI\+\_\+\+CR\+\_\+\+HSPOL\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+CR\+\_\+\+VSPOL\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3ac7d448956eaddaa8f416598662089}{DCMI\+\_\+\+CR\+\_\+\+VSPOL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DCMI\+\_\+\+CR\+\_\+\+VSPOL\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+CR\+\_\+\+VSPOL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3ac7d448956eaddaa8f416598662089}{DCMI\+\_\+\+CR\+\_\+\+VSPOL\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+CR\+\_\+\+FCRC\+\_\+0}~0x00000100U
\item 
\#define {\bfseries DCMI\+\_\+\+CR\+\_\+\+FCRC\+\_\+1}~0x00000200U
\item 
\#define {\bfseries DCMI\+\_\+\+CR\+\_\+\+EDM\+\_\+0}~0x00000400U
\item 
\#define {\bfseries DCMI\+\_\+\+CR\+\_\+\+EDM\+\_\+1}~0x00000800U
\item 
\#define {\bfseries DCMI\+\_\+\+CR\+\_\+\+CRE\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3810273d9f0eeae0f5b8e3d3b5a14b3a}{DCMI\+\_\+\+CR\+\_\+\+CRE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DCMI\+\_\+\+CR\+\_\+\+CRE\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+CR\+\_\+\+CRE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3810273d9f0eeae0f5b8e3d3b5a14b3a}{DCMI\+\_\+\+CR\+\_\+\+CRE\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+CR\+\_\+\+ENABLE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38f1b2217a7ae182f5cb6739fd28c0cc}{DCMI\+\_\+\+CR\+\_\+\+ENABLE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DCMI\+\_\+\+CR\+\_\+\+ENABLE\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+CR\+\_\+\+ENABLE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38f1b2217a7ae182f5cb6739fd28c0cc}{DCMI\+\_\+\+CR\+\_\+\+ENABLE\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+SR\+\_\+\+HSYNC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52a8a170e5bc418b043e712c65852121}{DCMI\+\_\+\+SR\+\_\+\+HSYNC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DCMI\+\_\+\+SR\+\_\+\+HSYNC\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+SR\+\_\+\+HSYNC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52a8a170e5bc418b043e712c65852121}{DCMI\+\_\+\+SR\+\_\+\+HSYNC\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+SR\+\_\+\+VSYNC\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae563614237e37f375f3a0cea5d01d272}{DCMI\+\_\+\+SR\+\_\+\+VSYNC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DCMI\+\_\+\+SR\+\_\+\+VSYNC\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+SR\+\_\+\+VSYNC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae563614237e37f375f3a0cea5d01d272}{DCMI\+\_\+\+SR\+\_\+\+VSYNC\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+SR\+\_\+\+FNE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad19357d2286c9647ce0fce32c8b0578c}{DCMI\+\_\+\+SR\+\_\+\+FNE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DCMI\+\_\+\+SR\+\_\+\+FNE\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+SR\+\_\+\+FNE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad19357d2286c9647ce0fce32c8b0578c}{DCMI\+\_\+\+SR\+\_\+\+FNE\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+RIS\+\_\+\+FRAME\+\_\+\+RIS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28f7059f0838e9089197abd09dbb1773}{DCMI\+\_\+\+RIS\+\_\+\+FRAME\+\_\+\+RIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DCMI\+\_\+\+RIS\+\_\+\+FRAME\+\_\+\+RIS\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+RIS\+\_\+\+FRAME\+\_\+\+RIS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28f7059f0838e9089197abd09dbb1773}{DCMI\+\_\+\+RIS\+\_\+\+FRAME\+\_\+\+RIS\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+RIS\+\_\+\+OVR\+\_\+\+RIS\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bf3ee23039b601106d1d91e9acced53}{DCMI\+\_\+\+RIS\+\_\+\+OVR\+\_\+\+RIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DCMI\+\_\+\+RIS\+\_\+\+OVR\+\_\+\+RIS\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+RIS\+\_\+\+OVR\+\_\+\+RIS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bf3ee23039b601106d1d91e9acced53}{DCMI\+\_\+\+RIS\+\_\+\+OVR\+\_\+\+RIS\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+RIS\+\_\+\+ERR\+\_\+\+RIS\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92f212d4ebfc932e28a9a190f96e1861}{DCMI\+\_\+\+RIS\+\_\+\+ERR\+\_\+\+RIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DCMI\+\_\+\+RIS\+\_\+\+ERR\+\_\+\+RIS\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+RIS\+\_\+\+ERR\+\_\+\+RIS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92f212d4ebfc932e28a9a190f96e1861}{DCMI\+\_\+\+RIS\+\_\+\+ERR\+\_\+\+RIS\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+RIS\+\_\+\+VSYNC\+\_\+\+RIS\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf2902c19b9063c83d8e269f83428a6d}{DCMI\+\_\+\+RIS\+\_\+\+VSYNC\+\_\+\+RIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DCMI\+\_\+\+RIS\+\_\+\+VSYNC\+\_\+\+RIS\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+RIS\+\_\+\+VSYNC\+\_\+\+RIS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf2902c19b9063c83d8e269f83428a6d}{DCMI\+\_\+\+RIS\+\_\+\+VSYNC\+\_\+\+RIS\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+RIS\+\_\+\+LINE\+\_\+\+RIS\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga143c2c95deb861fb392953a15b99c174}{DCMI\+\_\+\+RIS\+\_\+\+LINE\+\_\+\+RIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DCMI\+\_\+\+RIS\+\_\+\+LINE\+\_\+\+RIS\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+RIS\+\_\+\+LINE\+\_\+\+RIS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga143c2c95deb861fb392953a15b99c174}{DCMI\+\_\+\+RIS\+\_\+\+LINE\+\_\+\+RIS\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+RISR\+\_\+\+FRAME\+\_\+\+RIS}~DCMI\+\_\+\+RIS\+\_\+\+FRAME\+\_\+\+RIS
\item 
\#define {\bfseries DCMI\+\_\+\+RISR\+\_\+\+OVR\+\_\+\+RIS}~DCMI\+\_\+\+RIS\+\_\+\+OVR\+\_\+\+RIS
\item 
\#define {\bfseries DCMI\+\_\+\+RISR\+\_\+\+ERR\+\_\+\+RIS}~DCMI\+\_\+\+RIS\+\_\+\+ERR\+\_\+\+RIS
\item 
\#define {\bfseries DCMI\+\_\+\+RISR\+\_\+\+VSYNC\+\_\+\+RIS}~DCMI\+\_\+\+RIS\+\_\+\+VSYNC\+\_\+\+RIS
\item 
\#define {\bfseries DCMI\+\_\+\+RISR\+\_\+\+LINE\+\_\+\+RIS}~DCMI\+\_\+\+RIS\+\_\+\+LINE\+\_\+\+RIS
\item 
\#define {\bfseries DCMI\+\_\+\+RISR\+\_\+\+OVF\+\_\+\+RIS}~DCMI\+\_\+\+RIS\+\_\+\+OVR\+\_\+\+RIS
\item 
\#define {\bfseries DCMI\+\_\+\+IER\+\_\+\+FRAME\+\_\+\+IE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f620e3f5ac8a334cda95e761e7e410b}{DCMI\+\_\+\+IER\+\_\+\+FRAME\+\_\+\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DCMI\+\_\+\+IER\+\_\+\+FRAME\+\_\+\+IE\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+IER\+\_\+\+FRAME\+\_\+\+IE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f620e3f5ac8a334cda95e761e7e410b}{DCMI\+\_\+\+IER\+\_\+\+FRAME\+\_\+\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+IER\+\_\+\+OVR\+\_\+\+IE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b10a920924f2a6b2fbc3a29e1dfab62}{DCMI\+\_\+\+IER\+\_\+\+OVR\+\_\+\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DCMI\+\_\+\+IER\+\_\+\+OVR\+\_\+\+IE\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+IER\+\_\+\+OVR\+\_\+\+IE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b10a920924f2a6b2fbc3a29e1dfab62}{DCMI\+\_\+\+IER\+\_\+\+OVR\+\_\+\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+IER\+\_\+\+ERR\+\_\+\+IE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fdbc46256c696cc52602dbb3c275090}{DCMI\+\_\+\+IER\+\_\+\+ERR\+\_\+\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DCMI\+\_\+\+IER\+\_\+\+ERR\+\_\+\+IE\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+IER\+\_\+\+ERR\+\_\+\+IE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fdbc46256c696cc52602dbb3c275090}{DCMI\+\_\+\+IER\+\_\+\+ERR\+\_\+\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+IER\+\_\+\+VSYNC\+\_\+\+IE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8df43e41d5ffd5f74e8ab0e892a5eb9}{DCMI\+\_\+\+IER\+\_\+\+VSYNC\+\_\+\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DCMI\+\_\+\+IER\+\_\+\+VSYNC\+\_\+\+IE\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+IER\+\_\+\+VSYNC\+\_\+\+IE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8df43e41d5ffd5f74e8ab0e892a5eb9}{DCMI\+\_\+\+IER\+\_\+\+VSYNC\+\_\+\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+IER\+\_\+\+LINE\+\_\+\+IE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61b024ef7c45524af9a733769c453ee4}{DCMI\+\_\+\+IER\+\_\+\+LINE\+\_\+\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DCMI\+\_\+\+IER\+\_\+\+LINE\+\_\+\+IE\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+IER\+\_\+\+LINE\+\_\+\+IE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61b024ef7c45524af9a733769c453ee4}{DCMI\+\_\+\+IER\+\_\+\+LINE\+\_\+\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+IER\+\_\+\+OVF\+\_\+\+IE}~DCMI\+\_\+\+IER\+\_\+\+OVR\+\_\+\+IE
\item 
\#define {\bfseries DCMI\+\_\+\+MIS\+\_\+\+FRAME\+\_\+\+MIS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bccb72ae32d9e1af338767329728ecf}{DCMI\+\_\+\+MIS\+\_\+\+FRAME\+\_\+\+MIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DCMI\+\_\+\+MIS\+\_\+\+FRAME\+\_\+\+MIS\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+MIS\+\_\+\+FRAME\+\_\+\+MIS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bccb72ae32d9e1af338767329728ecf}{DCMI\+\_\+\+MIS\+\_\+\+FRAME\+\_\+\+MIS\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+MIS\+\_\+\+OVR\+\_\+\+MIS\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56960bc01ad1ed046aab7db0fc2d0a5e}{DCMI\+\_\+\+MIS\+\_\+\+OVR\+\_\+\+MIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DCMI\+\_\+\+MIS\+\_\+\+OVR\+\_\+\+MIS\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+MIS\+\_\+\+OVR\+\_\+\+MIS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56960bc01ad1ed046aab7db0fc2d0a5e}{DCMI\+\_\+\+MIS\+\_\+\+OVR\+\_\+\+MIS\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+MIS\+\_\+\+ERR\+\_\+\+MIS\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae49e11fcd9d6e779c0f03fb206ba50dd}{DCMI\+\_\+\+MIS\+\_\+\+ERR\+\_\+\+MIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DCMI\+\_\+\+MIS\+\_\+\+ERR\+\_\+\+MIS\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+MIS\+\_\+\+ERR\+\_\+\+MIS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae49e11fcd9d6e779c0f03fb206ba50dd}{DCMI\+\_\+\+MIS\+\_\+\+ERR\+\_\+\+MIS\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+MIS\+\_\+\+VSYNC\+\_\+\+MIS\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4ff5663b22aac5464b75cb3514f262e}{DCMI\+\_\+\+MIS\+\_\+\+VSYNC\+\_\+\+MIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DCMI\+\_\+\+MIS\+\_\+\+VSYNC\+\_\+\+MIS\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+MIS\+\_\+\+VSYNC\+\_\+\+MIS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4ff5663b22aac5464b75cb3514f262e}{DCMI\+\_\+\+MIS\+\_\+\+VSYNC\+\_\+\+MIS\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+MIS\+\_\+\+LINE\+\_\+\+MIS\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06dbeaf099a326aa55f1ea65dd821af4}{DCMI\+\_\+\+MIS\+\_\+\+LINE\+\_\+\+MIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DCMI\+\_\+\+MIS\+\_\+\+LINE\+\_\+\+MIS\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+MIS\+\_\+\+LINE\+\_\+\+MIS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06dbeaf099a326aa55f1ea65dd821af4}{DCMI\+\_\+\+MIS\+\_\+\+LINE\+\_\+\+MIS\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+MISR\+\_\+\+FRAME\+\_\+\+MIS}~DCMI\+\_\+\+MIS\+\_\+\+FRAME\+\_\+\+MIS
\item 
\#define {\bfseries DCMI\+\_\+\+MISR\+\_\+\+OVF\+\_\+\+MIS}~DCMI\+\_\+\+MIS\+\_\+\+OVR\+\_\+\+MIS
\item 
\#define {\bfseries DCMI\+\_\+\+MISR\+\_\+\+ERR\+\_\+\+MIS}~DCMI\+\_\+\+MIS\+\_\+\+ERR\+\_\+\+MIS
\item 
\#define {\bfseries DCMI\+\_\+\+MISR\+\_\+\+VSYNC\+\_\+\+MIS}~DCMI\+\_\+\+MIS\+\_\+\+VSYNC\+\_\+\+MIS
\item 
\#define {\bfseries DCMI\+\_\+\+MISR\+\_\+\+LINE\+\_\+\+MIS}~DCMI\+\_\+\+MIS\+\_\+\+LINE\+\_\+\+MIS
\item 
\#define {\bfseries DCMI\+\_\+\+ICR\+\_\+\+FRAME\+\_\+\+ISC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bc8bd2a6b5de3b723915ab6fbfc9603}{DCMI\+\_\+\+ICR\+\_\+\+FRAME\+\_\+\+ISC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DCMI\+\_\+\+ICR\+\_\+\+FRAME\+\_\+\+ISC\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+ICR\+\_\+\+FRAME\+\_\+\+ISC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bc8bd2a6b5de3b723915ab6fbfc9603}{DCMI\+\_\+\+ICR\+\_\+\+FRAME\+\_\+\+ISC\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+ICR\+\_\+\+OVR\+\_\+\+ISC\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63ef3349d85e073e5a212e523ad1ac50}{DCMI\+\_\+\+ICR\+\_\+\+OVR\+\_\+\+ISC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DCMI\+\_\+\+ICR\+\_\+\+OVR\+\_\+\+ISC\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+ICR\+\_\+\+OVR\+\_\+\+ISC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63ef3349d85e073e5a212e523ad1ac50}{DCMI\+\_\+\+ICR\+\_\+\+OVR\+\_\+\+ISC\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+ICR\+\_\+\+ERR\+\_\+\+ISC\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab819f4eb028d0bce638a7fc5aac68e1e}{DCMI\+\_\+\+ICR\+\_\+\+ERR\+\_\+\+ISC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DCMI\+\_\+\+ICR\+\_\+\+ERR\+\_\+\+ISC\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+ICR\+\_\+\+ERR\+\_\+\+ISC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab819f4eb028d0bce638a7fc5aac68e1e}{DCMI\+\_\+\+ICR\+\_\+\+ERR\+\_\+\+ISC\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+ICR\+\_\+\+VSYNC\+\_\+\+ISC\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f7f889d6c3a2e1f6300618333b54b78}{DCMI\+\_\+\+ICR\+\_\+\+VSYNC\+\_\+\+ISC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DCMI\+\_\+\+ICR\+\_\+\+VSYNC\+\_\+\+ISC\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+ICR\+\_\+\+VSYNC\+\_\+\+ISC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f7f889d6c3a2e1f6300618333b54b78}{DCMI\+\_\+\+ICR\+\_\+\+VSYNC\+\_\+\+ISC\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+ICR\+\_\+\+LINE\+\_\+\+ISC\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdca5913b4eae2aeb02469e77434d557}{DCMI\+\_\+\+ICR\+\_\+\+LINE\+\_\+\+ISC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DCMI\+\_\+\+ICR\+\_\+\+LINE\+\_\+\+ISC\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+ICR\+\_\+\+LINE\+\_\+\+ISC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdca5913b4eae2aeb02469e77434d557}{DCMI\+\_\+\+ICR\+\_\+\+LINE\+\_\+\+ISC\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+ICR\+\_\+\+OVF\+\_\+\+ISC}~DCMI\+\_\+\+ICR\+\_\+\+OVR\+\_\+\+ISC
\item 
\#define {\bfseries DCMI\+\_\+\+ESCR\+\_\+\+FSC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ce58bb8ea8ca57dc51016be5eadb2d6}{DCMI\+\_\+\+ESCR\+\_\+\+FSC\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DCMI\+\_\+\+ESCR\+\_\+\+FSC\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+ESCR\+\_\+\+FSC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ce58bb8ea8ca57dc51016be5eadb2d6}{DCMI\+\_\+\+ESCR\+\_\+\+FSC\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+ESCR\+\_\+\+LSC\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70700ed96c539f193ff3dde57c41e414}{DCMI\+\_\+\+ESCR\+\_\+\+LSC\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DCMI\+\_\+\+ESCR\+\_\+\+LSC\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+ESCR\+\_\+\+LSC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70700ed96c539f193ff3dde57c41e414}{DCMI\+\_\+\+ESCR\+\_\+\+LSC\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+ESCR\+\_\+\+LEC\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab48737db683e9eb6c654fb009eccd7be}{DCMI\+\_\+\+ESCR\+\_\+\+LEC\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DCMI\+\_\+\+ESCR\+\_\+\+LEC\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+ESCR\+\_\+\+LEC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab48737db683e9eb6c654fb009eccd7be}{DCMI\+\_\+\+ESCR\+\_\+\+LEC\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+ESCR\+\_\+\+FEC\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79ae393fc1fb2182bdf482cc4a1f5ff3}{DCMI\+\_\+\+ESCR\+\_\+\+FEC\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DCMI\+\_\+\+ESCR\+\_\+\+FEC\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+ESCR\+\_\+\+FEC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79ae393fc1fb2182bdf482cc4a1f5ff3}{DCMI\+\_\+\+ESCR\+\_\+\+FEC\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+ESUR\+\_\+\+FSU\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga036205fd064f7ac796af221a5c01d719}{DCMI\+\_\+\+ESUR\+\_\+\+FSU\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DCMI\+\_\+\+ESUR\+\_\+\+FSU\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+ESUR\+\_\+\+FSU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga036205fd064f7ac796af221a5c01d719}{DCMI\+\_\+\+ESUR\+\_\+\+FSU\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+ESUR\+\_\+\+LSU\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28f623ee4d63d33aa7ffba98e4eb56d2}{DCMI\+\_\+\+ESUR\+\_\+\+LSU\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DCMI\+\_\+\+ESUR\+\_\+\+LSU\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+ESUR\+\_\+\+LSU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28f623ee4d63d33aa7ffba98e4eb56d2}{DCMI\+\_\+\+ESUR\+\_\+\+LSU\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+ESUR\+\_\+\+LEU\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa57fa1027141af3c9cbca28d364bfff6}{DCMI\+\_\+\+ESUR\+\_\+\+LEU\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DCMI\+\_\+\+ESUR\+\_\+\+LEU\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+ESUR\+\_\+\+LEU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa57fa1027141af3c9cbca28d364bfff6}{DCMI\+\_\+\+ESUR\+\_\+\+LEU\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+ESUR\+\_\+\+FEU\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9324fdd6bc3877df9bc3bdc2adecb6c}{DCMI\+\_\+\+ESUR\+\_\+\+FEU\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DCMI\+\_\+\+ESUR\+\_\+\+FEU\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+ESUR\+\_\+\+FEU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9324fdd6bc3877df9bc3bdc2adecb6c}{DCMI\+\_\+\+ESUR\+\_\+\+FEU\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+CWSTRT\+\_\+\+HOFFCNT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0fae460ad5a360aada91b734fa3ba57}{DCMI\+\_\+\+CWSTRT\+\_\+\+HOFFCNT\+\_\+\+Msk}}~(0x3\+FFFUL $<$$<$ DCMI\+\_\+\+CWSTRT\+\_\+\+HOFFCNT\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+CWSTRT\+\_\+\+HOFFCNT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0fae460ad5a360aada91b734fa3ba57}{DCMI\+\_\+\+CWSTRT\+\_\+\+HOFFCNT\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+CWSTRT\+\_\+\+VST\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1652ad176cc9fbdcec26e5ee24e1f90}{DCMI\+\_\+\+CWSTRT\+\_\+\+VST\+\_\+\+Msk}}~(0x1\+FFFUL $<$$<$ DCMI\+\_\+\+CWSTRT\+\_\+\+VST\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+CWSTRT\+\_\+\+VST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1652ad176cc9fbdcec26e5ee24e1f90}{DCMI\+\_\+\+CWSTRT\+\_\+\+VST\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+CWSIZE\+\_\+\+CAPCNT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad530930a69892f9cd7ad4ff52a92b133}{DCMI\+\_\+\+CWSIZE\+\_\+\+CAPCNT\+\_\+\+Msk}}~(0x3\+FFFUL $<$$<$ DCMI\+\_\+\+CWSIZE\+\_\+\+CAPCNT\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+CWSIZE\+\_\+\+CAPCNT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad530930a69892f9cd7ad4ff52a92b133}{DCMI\+\_\+\+CWSIZE\+\_\+\+CAPCNT\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+CWSIZE\+\_\+\+VLINE\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga628637bf9713da908eca5a53e0f42d4b}{DCMI\+\_\+\+CWSIZE\+\_\+\+VLINE\+\_\+\+Msk}}~(0x3\+FFFUL $<$$<$ DCMI\+\_\+\+CWSIZE\+\_\+\+VLINE\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+CWSIZE\+\_\+\+VLINE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga628637bf9713da908eca5a53e0f42d4b}{DCMI\+\_\+\+CWSIZE\+\_\+\+VLINE\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+DR\+\_\+\+BYTE0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07c270f5e6d112768db06c11b2cc6e56}{DCMI\+\_\+\+DR\+\_\+\+BYTE0\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DCMI\+\_\+\+DR\+\_\+\+BYTE0\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+DR\+\_\+\+BYTE0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07c270f5e6d112768db06c11b2cc6e56}{DCMI\+\_\+\+DR\+\_\+\+BYTE0\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+DR\+\_\+\+BYTE1\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab17364d3900caed76aecc643774c54bc}{DCMI\+\_\+\+DR\+\_\+\+BYTE1\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DCMI\+\_\+\+DR\+\_\+\+BYTE1\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+DR\+\_\+\+BYTE1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab17364d3900caed76aecc643774c54bc}{DCMI\+\_\+\+DR\+\_\+\+BYTE1\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+DR\+\_\+\+BYTE2\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ee34bf9dabcdca52c0cbf44f25d9c5a}{DCMI\+\_\+\+DR\+\_\+\+BYTE2\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DCMI\+\_\+\+DR\+\_\+\+BYTE2\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+DR\+\_\+\+BYTE2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ee34bf9dabcdca52c0cbf44f25d9c5a}{DCMI\+\_\+\+DR\+\_\+\+BYTE2\+\_\+\+Msk}}
\item 
\#define {\bfseries DCMI\+\_\+\+DR\+\_\+\+BYTE3\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa294b6ac2643ebf5c1492257ad79f45d}{DCMI\+\_\+\+DR\+\_\+\+BYTE3\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DCMI\+\_\+\+DR\+\_\+\+BYTE3\+\_\+\+Pos)
\item 
\#define {\bfseries DCMI\+\_\+\+DR\+\_\+\+BYTE3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa294b6ac2643ebf5c1492257ad79f45d}{DCMI\+\_\+\+DR\+\_\+\+BYTE3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+CHSEL\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27c7e607fbf7db7b5515bacbb9070346}{DMA\+\_\+\+Sx\+CR\+\_\+\+CHSEL\+\_\+\+Msk}}~(0x7\+UL $<$$<$ DMA\+\_\+\+Sx\+CR\+\_\+\+CHSEL\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+CHSEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27c7e607fbf7db7b5515bacbb9070346}{DMA\+\_\+\+Sx\+CR\+\_\+\+CHSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17d34dad5c7bdb97fdcadaebfed80d90}{DMA\+\_\+\+Sx\+CR\+\_\+\+CHSEL\+\_\+0}}~(0x1\+UL $<$$<$ DMA\+\_\+\+Sx\+CR\+\_\+\+CHSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa59d7ef4d7e0895f18ca4ef1210edae}{DMA\+\_\+\+Sx\+CR\+\_\+\+CHSEL\+\_\+1}}~(0x2\+UL $<$$<$ DMA\+\_\+\+Sx\+CR\+\_\+\+CHSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae001e60d3fd84c18bb5e2f96b695af38}{DMA\+\_\+\+Sx\+CR\+\_\+\+CHSEL\+\_\+2}}~(0x4\+UL $<$$<$ DMA\+\_\+\+Sx\+CR\+\_\+\+CHSEL\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+MBURST\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa451942408f8a368a57eb9c45e43e7c8}{DMA\+\_\+\+Sx\+CR\+\_\+\+MBURST\+\_\+\+Msk}}~(0x3\+UL $<$$<$ DMA\+\_\+\+Sx\+CR\+\_\+\+MBURST\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+MBURST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa451942408f8a368a57eb9c45e43e7c8}{DMA\+\_\+\+Sx\+CR\+\_\+\+MBURST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e3931a8f14ffe008b8717e1b3232fca}{DMA\+\_\+\+Sx\+CR\+\_\+\+MBURST\+\_\+0}}~(0x1\+UL $<$$<$ DMA\+\_\+\+Sx\+CR\+\_\+\+MBURST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf28eac7212392083bbf1b3d475022b74}{DMA\+\_\+\+Sx\+CR\+\_\+\+MBURST\+\_\+1}}~(0x2\+UL $<$$<$ DMA\+\_\+\+Sx\+CR\+\_\+\+MBURST\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+PBURST\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0522a557e1c258b7973e76da59cb7bbb}{DMA\+\_\+\+Sx\+CR\+\_\+\+PBURST\+\_\+\+Msk}}~(0x3\+UL $<$$<$ DMA\+\_\+\+Sx\+CR\+\_\+\+PBURST\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+PBURST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0522a557e1c258b7973e76da59cb7bbb}{DMA\+\_\+\+Sx\+CR\+\_\+\+PBURST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf0eee1ad1788868a194f95107057a16}{DMA\+\_\+\+Sx\+CR\+\_\+\+PBURST\+\_\+0}}~(0x1\+UL $<$$<$ DMA\+\_\+\+Sx\+CR\+\_\+\+PBURST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga061207b2c654a0dd62e40187c9557eda}{DMA\+\_\+\+Sx\+CR\+\_\+\+PBURST\+\_\+1}}~(0x2\+UL $<$$<$ DMA\+\_\+\+Sx\+CR\+\_\+\+PBURST\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+CT\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3ef149321f19c6fdda5eea2d622b78e}{DMA\+\_\+\+Sx\+CR\+\_\+\+CT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+Sx\+CR\+\_\+\+CT\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+CT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3ef149321f19c6fdda5eea2d622b78e}{DMA\+\_\+\+Sx\+CR\+\_\+\+CT\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+DBM\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga460b7d274a9e54d2ddabddc9832425b4}{DMA\+\_\+\+Sx\+CR\+\_\+\+DBM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+Sx\+CR\+\_\+\+DBM\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+DBM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga460b7d274a9e54d2ddabddc9832425b4}{DMA\+\_\+\+Sx\+CR\+\_\+\+DBM\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+PL\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dc66d05a0b6c646926e155f584c2164}{DMA\+\_\+\+Sx\+CR\+\_\+\+PL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ DMA\+\_\+\+Sx\+CR\+\_\+\+PL\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+PL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dc66d05a0b6c646926e155f584c2164}{DMA\+\_\+\+Sx\+CR\+\_\+\+PL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b1b2f7bd6f0af932ff0fb7df9336b6}{DMA\+\_\+\+Sx\+CR\+\_\+\+PL\+\_\+0}}~(0x1\+UL $<$$<$ DMA\+\_\+\+Sx\+CR\+\_\+\+PL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81817adc8c0ee54dea0f67a1a9e8eb77}{DMA\+\_\+\+Sx\+CR\+\_\+\+PL\+\_\+1}}~(0x2\+UL $<$$<$ DMA\+\_\+\+Sx\+CR\+\_\+\+PL\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+PINCOS\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78df7ff746fecc4afaa5e980f11de4d6}{DMA\+\_\+\+Sx\+CR\+\_\+\+PINCOS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+Sx\+CR\+\_\+\+PINCOS\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+PINCOS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78df7ff746fecc4afaa5e980f11de4d6}{DMA\+\_\+\+Sx\+CR\+\_\+\+PINCOS\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+MSIZE\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga769dd95d6aa84f0bc0080891094cd5bd}{DMA\+\_\+\+Sx\+CR\+\_\+\+MSIZE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ DMA\+\_\+\+Sx\+CR\+\_\+\+MSIZE\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+MSIZE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga769dd95d6aa84f0bc0080891094cd5bd}{DMA\+\_\+\+Sx\+CR\+\_\+\+MSIZE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39adb60b3394b61366691b45b8c2b80f}{DMA\+\_\+\+Sx\+CR\+\_\+\+MSIZE\+\_\+0}}~(0x1\+UL $<$$<$ DMA\+\_\+\+Sx\+CR\+\_\+\+MSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5c2ef08ab52de52b4e1fd785f60e263}{DMA\+\_\+\+Sx\+CR\+\_\+\+MSIZE\+\_\+1}}~(0x2\+UL $<$$<$ DMA\+\_\+\+Sx\+CR\+\_\+\+MSIZE\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+PSIZE\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ddb21769dcff3c41c4bb61e66d8459a}{DMA\+\_\+\+Sx\+CR\+\_\+\+PSIZE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ DMA\+\_\+\+Sx\+CR\+\_\+\+PSIZE\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+PSIZE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ddb21769dcff3c41c4bb61e66d8459a}{DMA\+\_\+\+Sx\+CR\+\_\+\+PSIZE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab05cf3e3f7c9edae5c70d59b3b75b14f}{DMA\+\_\+\+Sx\+CR\+\_\+\+PSIZE\+\_\+0}}~(0x1\+UL $<$$<$ DMA\+\_\+\+Sx\+CR\+\_\+\+PSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f376d0900380a3045cbeadd6a037302}{DMA\+\_\+\+Sx\+CR\+\_\+\+PSIZE\+\_\+1}}~(0x2\+UL $<$$<$ DMA\+\_\+\+Sx\+CR\+\_\+\+PSIZE\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+MINC\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b9b94c796c25b6dac673c711f74eb48}{DMA\+\_\+\+Sx\+CR\+\_\+\+MINC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+Sx\+CR\+\_\+\+MINC\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+MINC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b9b94c796c25b6dac673c711f74eb48}{DMA\+\_\+\+Sx\+CR\+\_\+\+MINC\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+PINC\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0829e862db027069781244f9820113ab}{DMA\+\_\+\+Sx\+CR\+\_\+\+PINC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+Sx\+CR\+\_\+\+PINC\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+PINC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0829e862db027069781244f9820113ab}{DMA\+\_\+\+Sx\+CR\+\_\+\+PINC\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+CIRC\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga873f1581fb2b88c20d6621143a5751ac}{DMA\+\_\+\+Sx\+CR\+\_\+\+CIRC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+Sx\+CR\+\_\+\+CIRC\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+CIRC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga873f1581fb2b88c20d6621143a5751ac}{DMA\+\_\+\+Sx\+CR\+\_\+\+CIRC\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+DIR\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6c4f77554490fc06ecbd63e0e81a696}{DMA\+\_\+\+Sx\+CR\+\_\+\+DIR\+\_\+\+Msk}}~(0x3\+UL $<$$<$ DMA\+\_\+\+Sx\+CR\+\_\+\+DIR\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+DIR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6c4f77554490fc06ecbd63e0e81a696}{DMA\+\_\+\+Sx\+CR\+\_\+\+DIR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadca9547536f3d2f76577275964b4875e}{DMA\+\_\+\+Sx\+CR\+\_\+\+DIR\+\_\+0}}~(0x1\+UL $<$$<$ DMA\+\_\+\+Sx\+CR\+\_\+\+DIR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac52c8d6ecad03bfe531867fa7457f2ae}{DMA\+\_\+\+Sx\+CR\+\_\+\+DIR\+\_\+1}}~(0x2\+UL $<$$<$ DMA\+\_\+\+Sx\+CR\+\_\+\+DIR\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+PFCTRL\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab67e3396d4689bc81191afda92e1864c}{DMA\+\_\+\+Sx\+CR\+\_\+\+PFCTRL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+Sx\+CR\+\_\+\+PFCTRL\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+PFCTRL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab67e3396d4689bc81191afda92e1864c}{DMA\+\_\+\+Sx\+CR\+\_\+\+PFCTRL\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+TCIE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86e6592b451e33103e1d6d119046a5e3}{DMA\+\_\+\+Sx\+CR\+\_\+\+TCIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+Sx\+CR\+\_\+\+TCIE\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+TCIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86e6592b451e33103e1d6d119046a5e3}{DMA\+\_\+\+Sx\+CR\+\_\+\+TCIE\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+HTIE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b2b5b47a0da93f112effd85edf7e27b}{DMA\+\_\+\+Sx\+CR\+\_\+\+HTIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+Sx\+CR\+\_\+\+HTIE\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+HTIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b2b5b47a0da93f112effd85edf7e27b}{DMA\+\_\+\+Sx\+CR\+\_\+\+HTIE\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+TEIE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e7331240fc8545d3dba92568b243039}{DMA\+\_\+\+Sx\+CR\+\_\+\+TEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+Sx\+CR\+\_\+\+TEIE\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+TEIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e7331240fc8545d3dba92568b243039}{DMA\+\_\+\+Sx\+CR\+\_\+\+TEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+DMEIE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga640f196b45fc4e81ac468cbc3503148b}{DMA\+\_\+\+Sx\+CR\+\_\+\+DMEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+Sx\+CR\+\_\+\+DMEIE\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+DMEIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga640f196b45fc4e81ac468cbc3503148b}{DMA\+\_\+\+Sx\+CR\+\_\+\+DMEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+EN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga038999913cf4b5608f4b06bde0f5b6f1}{DMA\+\_\+\+Sx\+CR\+\_\+\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+Sx\+CR\+\_\+\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga038999913cf4b5608f4b06bde0f5b6f1}{DMA\+\_\+\+Sx\+CR\+\_\+\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+ACK\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae03b6c12b1fc9d635ce6abac4b15006e}{DMA\+\_\+\+Sx\+CR\+\_\+\+ACK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+Sx\+CR\+\_\+\+ACK\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+CR\+\_\+\+ACK}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae03b6c12b1fc9d635ce6abac4b15006e}{DMA\+\_\+\+Sx\+CR\+\_\+\+ACK\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9525ced3fadc78d4d5bb8234d226a52}{DMA\+\_\+\+Sx\+NDT\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+NDT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9525ced3fadc78d4d5bb8234d226a52}{DMA\+\_\+\+Sx\+NDT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ae52f0e22e621d60861143ca6027852}{DMA\+\_\+\+Sx\+NDT\+\_\+0}}~(0x0001\+UL $<$$<$ DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c4223f0a871ccfee403988befa42d94}{DMA\+\_\+\+Sx\+NDT\+\_\+1}}~(0x0002\+UL $<$$<$ DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4766cc41262f7b530351ecc5939fc222}{DMA\+\_\+\+Sx\+NDT\+\_\+2}}~(0x0004\+UL $<$$<$ DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa43d96546fce4a436e4478a99ac0394}{DMA\+\_\+\+Sx\+NDT\+\_\+3}}~(0x0008\+UL $<$$<$ DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81412c27b9d192be6c8c251b3a750e3c}{DMA\+\_\+\+Sx\+NDT\+\_\+4}}~(0x0010\+UL $<$$<$ DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeff6beaa117fca4b6d1bbd87de34f674}{DMA\+\_\+\+Sx\+NDT\+\_\+5}}~(0x0020\+UL $<$$<$ DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7533a77655a960f82d08edfd2f4bf7ee}{DMA\+\_\+\+Sx\+NDT\+\_\+6}}~(0x0040\+UL $<$$<$ DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b2791b19fcf8586ffd28204bab2f2b4}{DMA\+\_\+\+Sx\+NDT\+\_\+7}}~(0x0080\+UL $<$$<$ DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6d77fc0aa9e027fc906f70f8e6a4aca}{DMA\+\_\+\+Sx\+NDT\+\_\+8}}~(0x0100\+UL $<$$<$ DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b4f096ed9b7f778e5b6beec36ca9698}{DMA\+\_\+\+Sx\+NDT\+\_\+9}}~(0x0200\+UL $<$$<$ DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64a0c2548db60b344bbbda72b53089ca}{DMA\+\_\+\+Sx\+NDT\+\_\+10}}~(0x0400\+UL $<$$<$ DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e37fe0da3a0c2e6ac94f999c8455187}{DMA\+\_\+\+Sx\+NDT\+\_\+11}}~(0x0800\+UL $<$$<$ DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa27c8ece8e904ef16ea45be9f7733103}{DMA\+\_\+\+Sx\+NDT\+\_\+12}}~(0x1000\+UL $<$$<$ DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f320a375482fe097d3f1579925013bb}{DMA\+\_\+\+Sx\+NDT\+\_\+13}}~(0x2000\+UL $<$$<$ DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8882d292259d683b075bf6c4e009b3ae}{DMA\+\_\+\+Sx\+NDT\+\_\+14}}~(0x4000\+UL $<$$<$ DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga386a1a2048a470bed80654cd548dea65}{DMA\+\_\+\+Sx\+NDT\+\_\+15}}~(0x8000\+UL $<$$<$ DMA\+\_\+\+Sx\+NDT\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+FCR\+\_\+\+FEIE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadff36ebec91293d8106a40bbf580be00}{DMA\+\_\+\+Sx\+FCR\+\_\+\+FEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+Sx\+FCR\+\_\+\+FEIE\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+FCR\+\_\+\+FEIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadff36ebec91293d8106a40bbf580be00}{DMA\+\_\+\+Sx\+FCR\+\_\+\+FEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+FCR\+\_\+\+FS\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46ecd57c9b56be53a38263c02d25c50f}{DMA\+\_\+\+Sx\+FCR\+\_\+\+FS\+\_\+\+Msk}}~(0x7\+UL $<$$<$ DMA\+\_\+\+Sx\+FCR\+\_\+\+FS\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+FCR\+\_\+\+FS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46ecd57c9b56be53a38263c02d25c50f}{DMA\+\_\+\+Sx\+FCR\+\_\+\+FS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccf0cb1a99fb8265535b15fc6a428060}{DMA\+\_\+\+Sx\+FCR\+\_\+\+FS\+\_\+0}}~(0x1\+UL $<$$<$ DMA\+\_\+\+Sx\+FCR\+\_\+\+FS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b5dd8e40fe393762866522caa0ab842}{DMA\+\_\+\+Sx\+FCR\+\_\+\+FS\+\_\+1}}~(0x2\+UL $<$$<$ DMA\+\_\+\+Sx\+FCR\+\_\+\+FS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51558a53d17a6deeed3937c15787361c}{DMA\+\_\+\+Sx\+FCR\+\_\+\+FS\+\_\+2}}~(0x4\+UL $<$$<$ DMA\+\_\+\+Sx\+FCR\+\_\+\+FS\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+FCR\+\_\+\+DMDIS\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadedd400be2f182737e484d52be6b80c1}{DMA\+\_\+\+Sx\+FCR\+\_\+\+DMDIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+Sx\+FCR\+\_\+\+DMDIS\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+FCR\+\_\+\+DMDIS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadedd400be2f182737e484d52be6b80c1}{DMA\+\_\+\+Sx\+FCR\+\_\+\+DMDIS\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+FCR\+\_\+\+FTH\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e436952c24ada5a0c553043092285e7}{DMA\+\_\+\+Sx\+FCR\+\_\+\+FTH\+\_\+\+Msk}}~(0x3\+UL $<$$<$ DMA\+\_\+\+Sx\+FCR\+\_\+\+FTH\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+FCR\+\_\+\+FTH}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e436952c24ada5a0c553043092285e7}{DMA\+\_\+\+Sx\+FCR\+\_\+\+FTH\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63716e11d34bca95927671055aa63fe8}{DMA\+\_\+\+Sx\+FCR\+\_\+\+FTH\+\_\+0}}~(0x1\+UL $<$$<$ DMA\+\_\+\+Sx\+FCR\+\_\+\+FTH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3d780fc1222a183071c73e62a0524a1}{DMA\+\_\+\+Sx\+FCR\+\_\+\+FTH\+\_\+1}}~(0x2\+UL $<$$<$ DMA\+\_\+\+Sx\+FCR\+\_\+\+FTH\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+TCIF3\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fcbb22f764dbcd84f9f7679ba140fd8}{DMA\+\_\+\+LISR\+\_\+\+TCIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LISR\+\_\+\+TCIF3\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+TCIF3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fcbb22f764dbcd84f9f7679ba140fd8}{DMA\+\_\+\+LISR\+\_\+\+TCIF3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+HTIF3\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga202e6ae73e145494851e4c40f5c2eb2e}{DMA\+\_\+\+LISR\+\_\+\+HTIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LISR\+\_\+\+HTIF3\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+HTIF3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga202e6ae73e145494851e4c40f5c2eb2e}{DMA\+\_\+\+LISR\+\_\+\+HTIF3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+TEIF3\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga770b6645dff14ef5d2950aff2995ec72}{DMA\+\_\+\+LISR\+\_\+\+TEIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LISR\+\_\+\+TEIF3\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+TEIF3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga770b6645dff14ef5d2950aff2995ec72}{DMA\+\_\+\+LISR\+\_\+\+TEIF3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+DMEIF3\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4331e1ec530a0dc0cbee400d5950b3a}{DMA\+\_\+\+LISR\+\_\+\+DMEIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LISR\+\_\+\+DMEIF3\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+DMEIF3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4331e1ec530a0dc0cbee400d5950b3a}{DMA\+\_\+\+LISR\+\_\+\+DMEIF3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+FEIF3\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46bd312d438cb54d4b68b189cf120fd1}{DMA\+\_\+\+LISR\+\_\+\+FEIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LISR\+\_\+\+FEIF3\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+FEIF3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46bd312d438cb54d4b68b189cf120fd1}{DMA\+\_\+\+LISR\+\_\+\+FEIF3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+TCIF2\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae271580139c8f7d241532d0c833afe06}{DMA\+\_\+\+LISR\+\_\+\+TCIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LISR\+\_\+\+TCIF2\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+TCIF2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae271580139c8f7d241532d0c833afe06}{DMA\+\_\+\+LISR\+\_\+\+TCIF2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+HTIF2\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83c87fe2679a6130003dd72b363e9c53}{DMA\+\_\+\+LISR\+\_\+\+HTIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LISR\+\_\+\+HTIF2\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+HTIF2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83c87fe2679a6130003dd72b363e9c53}{DMA\+\_\+\+LISR\+\_\+\+HTIF2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+TEIF2\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64f9f609e2612044dd911f853c401ce9}{DMA\+\_\+\+LISR\+\_\+\+TEIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LISR\+\_\+\+TEIF2\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+TEIF2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64f9f609e2612044dd911f853c401ce9}{DMA\+\_\+\+LISR\+\_\+\+TEIF2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+DMEIF2\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f7a3d352057475b51e9627d497bf8d5}{DMA\+\_\+\+LISR\+\_\+\+DMEIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LISR\+\_\+\+DMEIF2\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+DMEIF2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f7a3d352057475b51e9627d497bf8d5}{DMA\+\_\+\+LISR\+\_\+\+DMEIF2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+FEIF2\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d4c97aa0bf50b5ff36e271bde6b2285}{DMA\+\_\+\+LISR\+\_\+\+FEIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LISR\+\_\+\+FEIF2\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+FEIF2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d4c97aa0bf50b5ff36e271bde6b2285}{DMA\+\_\+\+LISR\+\_\+\+FEIF2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+TCIF1\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga338a63d76a175d0ef90bd5469232cc69}{DMA\+\_\+\+LISR\+\_\+\+TCIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LISR\+\_\+\+TCIF1\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+TCIF1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga338a63d76a175d0ef90bd5469232cc69}{DMA\+\_\+\+LISR\+\_\+\+TCIF1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+HTIF1\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c9343cd010bd919a13bf32f9a8d998f}{DMA\+\_\+\+LISR\+\_\+\+HTIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LISR\+\_\+\+HTIF1\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+HTIF1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c9343cd010bd919a13bf32f9a8d998f}{DMA\+\_\+\+LISR\+\_\+\+HTIF1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+TEIF1\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga014420a4087c5f7fa521536fed95a57b}{DMA\+\_\+\+LISR\+\_\+\+TEIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LISR\+\_\+\+TEIF1\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+TEIF1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga014420a4087c5f7fa521536fed95a57b}{DMA\+\_\+\+LISR\+\_\+\+TEIF1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+DMEIF1\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71ddcdc61bbf235161b59b2fa356fa3b}{DMA\+\_\+\+LISR\+\_\+\+DMEIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LISR\+\_\+\+DMEIF1\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+DMEIF1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71ddcdc61bbf235161b59b2fa356fa3b}{DMA\+\_\+\+LISR\+\_\+\+DMEIF1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+FEIF1\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa932a51d97ae0952a1cf37b876ac9cbc}{DMA\+\_\+\+LISR\+\_\+\+FEIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LISR\+\_\+\+FEIF1\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+FEIF1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa932a51d97ae0952a1cf37b876ac9cbc}{DMA\+\_\+\+LISR\+\_\+\+FEIF1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+TCIF0\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0a6dc2ab51b3f572bf7dba9ee25354b}{DMA\+\_\+\+LISR\+\_\+\+TCIF0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LISR\+\_\+\+TCIF0\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+TCIF0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0a6dc2ab51b3f572bf7dba9ee25354b}{DMA\+\_\+\+LISR\+\_\+\+TCIF0\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+HTIF0\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c5a05c426a6fc95eee5f6b387139293}{DMA\+\_\+\+LISR\+\_\+\+HTIF0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LISR\+\_\+\+HTIF0\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+HTIF0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c5a05c426a6fc95eee5f6b387139293}{DMA\+\_\+\+LISR\+\_\+\+HTIF0\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+TEIF0\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8213385927a3d6b07c3e035b331fead4}{DMA\+\_\+\+LISR\+\_\+\+TEIF0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LISR\+\_\+\+TEIF0\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+TEIF0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8213385927a3d6b07c3e035b331fead4}{DMA\+\_\+\+LISR\+\_\+\+TEIF0\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+DMEIF0\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66347e1824698903c1533784c2413f84}{DMA\+\_\+\+LISR\+\_\+\+DMEIF0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LISR\+\_\+\+DMEIF0\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+DMEIF0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66347e1824698903c1533784c2413f84}{DMA\+\_\+\+LISR\+\_\+\+DMEIF0\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+FEIF0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4ecaf3690c72bee4bd08746779615dd}{DMA\+\_\+\+LISR\+\_\+\+FEIF0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LISR\+\_\+\+FEIF0\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+LISR\+\_\+\+FEIF0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4ecaf3690c72bee4bd08746779615dd}{DMA\+\_\+\+LISR\+\_\+\+FEIF0\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+TCIF7\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cecdf83cc7589761412e00b3d71e657}{DMA\+\_\+\+HISR\+\_\+\+TCIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HISR\+\_\+\+TCIF7\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+TCIF7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cecdf83cc7589761412e00b3d71e657}{DMA\+\_\+\+HISR\+\_\+\+TCIF7\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+HTIF7\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32a223400ca195866f036f2a3cdf2029}{DMA\+\_\+\+HISR\+\_\+\+HTIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HISR\+\_\+\+HTIF7\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+HTIF7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32a223400ca195866f036f2a3cdf2029}{DMA\+\_\+\+HISR\+\_\+\+HTIF7\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+TEIF7\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2754f465bbced1dec2e45bbb8fc9a3c4}{DMA\+\_\+\+HISR\+\_\+\+TEIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HISR\+\_\+\+TEIF7\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+TEIF7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2754f465bbced1dec2e45bbb8fc9a3c4}{DMA\+\_\+\+HISR\+\_\+\+TEIF7\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+DMEIF7\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c027560b6bf31fb7926439500c32d6c}{DMA\+\_\+\+HISR\+\_\+\+DMEIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HISR\+\_\+\+DMEIF7\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+DMEIF7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c027560b6bf31fb7926439500c32d6c}{DMA\+\_\+\+HISR\+\_\+\+DMEIF7\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+FEIF7\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fe1e3a74167419160edbbc759ca3789}{DMA\+\_\+\+HISR\+\_\+\+FEIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HISR\+\_\+\+FEIF7\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+FEIF7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fe1e3a74167419160edbbc759ca3789}{DMA\+\_\+\+HISR\+\_\+\+FEIF7\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+TCIF6\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8504bd4d44054ecc0974a59578f6f6ce}{DMA\+\_\+\+HISR\+\_\+\+TCIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HISR\+\_\+\+TCIF6\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+TCIF6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8504bd4d44054ecc0974a59578f6f6ce}{DMA\+\_\+\+HISR\+\_\+\+TCIF6\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+HTIF6\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga722b24166ff10769a7f325a6bda26272}{DMA\+\_\+\+HISR\+\_\+\+HTIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HISR\+\_\+\+HTIF6\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+HTIF6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga722b24166ff10769a7f325a6bda26272}{DMA\+\_\+\+HISR\+\_\+\+HTIF6\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+TEIF6\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6d3a65ce374edd183b14be4f40356e2}{DMA\+\_\+\+HISR\+\_\+\+TEIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HISR\+\_\+\+TEIF6\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+TEIF6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6d3a65ce374edd183b14be4f40356e2}{DMA\+\_\+\+HISR\+\_\+\+TEIF6\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+DMEIF6\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga903b58a651a1aaf08e3058d9aefb2e76}{DMA\+\_\+\+HISR\+\_\+\+DMEIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HISR\+\_\+\+DMEIF6\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+DMEIF6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga903b58a651a1aaf08e3058d9aefb2e76}{DMA\+\_\+\+HISR\+\_\+\+DMEIF6\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+FEIF6\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1736288bfd961d56e8571bdc91bd65b}{DMA\+\_\+\+HISR\+\_\+\+FEIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HISR\+\_\+\+FEIF6\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+FEIF6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1736288bfd961d56e8571bdc91bd65b}{DMA\+\_\+\+HISR\+\_\+\+FEIF6\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+TCIF5\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57c25c3b163cfb7c292d5ebce785a2b7}{DMA\+\_\+\+HISR\+\_\+\+TCIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HISR\+\_\+\+TCIF5\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+TCIF5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57c25c3b163cfb7c292d5ebce785a2b7}{DMA\+\_\+\+HISR\+\_\+\+TCIF5\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+HTIF5\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad021f5ec7b128f0493f3f0989ad154ce}{DMA\+\_\+\+HISR\+\_\+\+HTIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HISR\+\_\+\+HTIF5\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+HTIF5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad021f5ec7b128f0493f3f0989ad154ce}{DMA\+\_\+\+HISR\+\_\+\+HTIF5\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+TEIF5\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga706c81ee1877cd6f10dd96fd1668d0f8}{DMA\+\_\+\+HISR\+\_\+\+TEIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HISR\+\_\+\+TEIF5\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+TEIF5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga706c81ee1877cd6f10dd96fd1668d0f8}{DMA\+\_\+\+HISR\+\_\+\+TEIF5\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+DMEIF5\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae170cce8a55fc679cc5a50b1b947969d}{DMA\+\_\+\+HISR\+\_\+\+DMEIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HISR\+\_\+\+DMEIF5\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+DMEIF5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae170cce8a55fc679cc5a50b1b947969d}{DMA\+\_\+\+HISR\+\_\+\+DMEIF5\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+FEIF5\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bc4fff852e4fcf19079f79234caf9ae}{DMA\+\_\+\+HISR\+\_\+\+FEIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HISR\+\_\+\+FEIF5\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+FEIF5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bc4fff852e4fcf19079f79234caf9ae}{DMA\+\_\+\+HISR\+\_\+\+FEIF5\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+TCIF4\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0436cbb07d44b1049a8c9ff1e5438c48}{DMA\+\_\+\+HISR\+\_\+\+TCIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HISR\+\_\+\+TCIF4\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+TCIF4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0436cbb07d44b1049a8c9ff1e5438c48}{DMA\+\_\+\+HISR\+\_\+\+TCIF4\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+HTIF4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6117628ef3e354f4e6ce4ac3656bcd70}{DMA\+\_\+\+HISR\+\_\+\+HTIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HISR\+\_\+\+HTIF4\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+HTIF4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6117628ef3e354f4e6ce4ac3656bcd70}{DMA\+\_\+\+HISR\+\_\+\+HTIF4\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+TEIF4\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac851827ca11788591231f3d29f4ecc1c}{DMA\+\_\+\+HISR\+\_\+\+TEIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HISR\+\_\+\+TEIF4\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+TEIF4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac851827ca11788591231f3d29f4ecc1c}{DMA\+\_\+\+HISR\+\_\+\+TEIF4\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+DMEIF4\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3bcb3c175f9e00b37de22d0d5cc041d}{DMA\+\_\+\+HISR\+\_\+\+DMEIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HISR\+\_\+\+DMEIF4\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+DMEIF4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3bcb3c175f9e00b37de22d0d5cc041d}{DMA\+\_\+\+HISR\+\_\+\+DMEIF4\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+FEIF4\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dd4eb12e7b05343a0bddd0dd413ba4c}{DMA\+\_\+\+HISR\+\_\+\+FEIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HISR\+\_\+\+FEIF4\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+HISR\+\_\+\+FEIF4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dd4eb12e7b05343a0bddd0dd413ba4c}{DMA\+\_\+\+HISR\+\_\+\+FEIF4\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CTCIF3\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ae2b6bed517a5d5f1f39e8fdd5ff18a}{DMA\+\_\+\+LIFCR\+\_\+\+CTCIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LIFCR\+\_\+\+CTCIF3\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CTCIF3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ae2b6bed517a5d5f1f39e8fdd5ff18a}{DMA\+\_\+\+LIFCR\+\_\+\+CTCIF3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CHTIF3\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36f893f7c820962403289cc0f05e58bd}{DMA\+\_\+\+LIFCR\+\_\+\+CHTIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LIFCR\+\_\+\+CHTIF3\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CHTIF3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36f893f7c820962403289cc0f05e58bd}{DMA\+\_\+\+LIFCR\+\_\+\+CHTIF3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CTEIF3\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeab970135917ddac9a49e5c5d246188}{DMA\+\_\+\+LIFCR\+\_\+\+CTEIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LIFCR\+\_\+\+CTEIF3\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CTEIF3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeab970135917ddac9a49e5c5d246188}{DMA\+\_\+\+LIFCR\+\_\+\+CTEIF3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF3\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87881333fb961788c6b31d08a9705cc5}{DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF3\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87881333fb961788c6b31d08a9705cc5}{DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CFEIF3\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1733762b49e7da8c32a4d27044966872}{DMA\+\_\+\+LIFCR\+\_\+\+CFEIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LIFCR\+\_\+\+CFEIF3\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CFEIF3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1733762b49e7da8c32a4d27044966872}{DMA\+\_\+\+LIFCR\+\_\+\+CFEIF3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CTCIF2\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19e090383d9196956fa52d732415263d}{DMA\+\_\+\+LIFCR\+\_\+\+CTCIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LIFCR\+\_\+\+CTCIF2\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CTCIF2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19e090383d9196956fa52d732415263d}{DMA\+\_\+\+LIFCR\+\_\+\+CTCIF2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CHTIF2\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac756f07e62c4b7f720924d67b42b9af7}{DMA\+\_\+\+LIFCR\+\_\+\+CHTIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LIFCR\+\_\+\+CHTIF2\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CHTIF2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac756f07e62c4b7f720924d67b42b9af7}{DMA\+\_\+\+LIFCR\+\_\+\+CHTIF2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CTEIF2\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27d209fe8a4bec205b32f36435895a3a}{DMA\+\_\+\+LIFCR\+\_\+\+CTEIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LIFCR\+\_\+\+CTEIF2\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CTEIF2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27d209fe8a4bec205b32f36435895a3a}{DMA\+\_\+\+LIFCR\+\_\+\+CTEIF2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF2\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacac8f0e26e7170255fb9d9fd31b1ccbe}{DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF2\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacac8f0e26e7170255fb9d9fd31b1ccbe}{DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CFEIF2\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga117212472340bb8a793f05a4dcb98f03}{DMA\+\_\+\+LIFCR\+\_\+\+CFEIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LIFCR\+\_\+\+CFEIF2\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CFEIF2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga117212472340bb8a793f05a4dcb98f03}{DMA\+\_\+\+LIFCR\+\_\+\+CFEIF2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CTCIF1\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81fc3bbc2471af2fc722698c394b5595}{DMA\+\_\+\+LIFCR\+\_\+\+CTCIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LIFCR\+\_\+\+CTCIF1\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CTCIF1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81fc3bbc2471af2fc722698c394b5595}{DMA\+\_\+\+LIFCR\+\_\+\+CTCIF1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CHTIF1\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c3edca2d07701c0b50a844454593d54}{DMA\+\_\+\+LIFCR\+\_\+\+CHTIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LIFCR\+\_\+\+CHTIF1\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CHTIF1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c3edca2d07701c0b50a844454593d54}{DMA\+\_\+\+LIFCR\+\_\+\+CHTIF1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CTEIF1\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf08b5acf028d011d3ccf519066f4e58e}{DMA\+\_\+\+LIFCR\+\_\+\+CTEIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LIFCR\+\_\+\+CTEIF1\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CTEIF1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf08b5acf028d011d3ccf519066f4e58e}{DMA\+\_\+\+LIFCR\+\_\+\+CTEIF1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF1\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d5941929a8582fdaf1e413063b56728}{DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF1\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d5941929a8582fdaf1e413063b56728}{DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CFEIF1\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0809a566feea19caa99820c0beb7593a}{DMA\+\_\+\+LIFCR\+\_\+\+CFEIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LIFCR\+\_\+\+CFEIF1\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CFEIF1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0809a566feea19caa99820c0beb7593a}{DMA\+\_\+\+LIFCR\+\_\+\+CFEIF1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CTCIF0\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a99e08422f2f1ab8858824e873f0a5d}{DMA\+\_\+\+LIFCR\+\_\+\+CTCIF0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LIFCR\+\_\+\+CTCIF0\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CTCIF0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a99e08422f2f1ab8858824e873f0a5d}{DMA\+\_\+\+LIFCR\+\_\+\+CTCIF0\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CHTIF0\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca0f3b2beb4ae475024f013bfbe7813e}{DMA\+\_\+\+LIFCR\+\_\+\+CHTIF0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LIFCR\+\_\+\+CHTIF0\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CHTIF0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca0f3b2beb4ae475024f013bfbe7813e}{DMA\+\_\+\+LIFCR\+\_\+\+CHTIF0\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CTEIF0\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e2bd6764a2c823750659f82e6ab82e4}{DMA\+\_\+\+LIFCR\+\_\+\+CTEIF0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LIFCR\+\_\+\+CTEIF0\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CTEIF0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e2bd6764a2c823750659f82e6ab82e4}{DMA\+\_\+\+LIFCR\+\_\+\+CTEIF0\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF0\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad09384dd4e933d5ae8490599f09b60f}{DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF0\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad09384dd4e933d5ae8490599f09b60f}{DMA\+\_\+\+LIFCR\+\_\+\+CDMEIF0\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CFEIF0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5e3b1026a57f00f382879e844835e95}{DMA\+\_\+\+LIFCR\+\_\+\+CFEIF0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+LIFCR\+\_\+\+CFEIF0\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+LIFCR\+\_\+\+CFEIF0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5e3b1026a57f00f382879e844835e95}{DMA\+\_\+\+LIFCR\+\_\+\+CFEIF0\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CTCIF7\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade1f557e9a94cd3841f22f0955ab2a43}{DMA\+\_\+\+HIFCR\+\_\+\+CTCIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HIFCR\+\_\+\+CTCIF7\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CTCIF7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade1f557e9a94cd3841f22f0955ab2a43}{DMA\+\_\+\+HIFCR\+\_\+\+CTCIF7\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CHTIF7\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga256a0e76673c186a39f9f717af2e2287}{DMA\+\_\+\+HIFCR\+\_\+\+CHTIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HIFCR\+\_\+\+CHTIF7\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CHTIF7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga256a0e76673c186a39f9f717af2e2287}{DMA\+\_\+\+HIFCR\+\_\+\+CHTIF7\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CTEIF7\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08c1daec30b9644c55db577867afe491}{DMA\+\_\+\+HIFCR\+\_\+\+CTEIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HIFCR\+\_\+\+CTEIF7\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CTEIF7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08c1daec30b9644c55db577867afe491}{DMA\+\_\+\+HIFCR\+\_\+\+CTEIF7\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF7\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb5c753438fac42cee45e0e9a34fab6c}{DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF7\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb5c753438fac42cee45e0e9a34fab6c}{DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF7\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CFEIF7\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga962da3b48acc29b53beae6ae483f5331}{DMA\+\_\+\+HIFCR\+\_\+\+CFEIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HIFCR\+\_\+\+CFEIF7\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CFEIF7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga962da3b48acc29b53beae6ae483f5331}{DMA\+\_\+\+HIFCR\+\_\+\+CFEIF7\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CTCIF6\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8367ef52cfc4bb3dd4e1bbf8c01fc189}{DMA\+\_\+\+HIFCR\+\_\+\+CTCIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HIFCR\+\_\+\+CTCIF6\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CTCIF6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8367ef52cfc4bb3dd4e1bbf8c01fc189}{DMA\+\_\+\+HIFCR\+\_\+\+CTCIF6\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CHTIF6\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6464e076a7b905e1b4a73e367fb4488e}{DMA\+\_\+\+HIFCR\+\_\+\+CHTIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HIFCR\+\_\+\+CHTIF6\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CHTIF6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6464e076a7b905e1b4a73e367fb4488e}{DMA\+\_\+\+HIFCR\+\_\+\+CHTIF6\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CTEIF6\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4328c04dd38fc2360b7333d6e22d8f73}{DMA\+\_\+\+HIFCR\+\_\+\+CTEIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HIFCR\+\_\+\+CTEIF6\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CTEIF6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4328c04dd38fc2360b7333d6e22d8f73}{DMA\+\_\+\+HIFCR\+\_\+\+CTEIF6\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF6\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga798be301c7de50d3015965037a8ec2bd}{DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF6\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga798be301c7de50d3015965037a8ec2bd}{DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF6\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CFEIF6\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4bb45a54e669718435808019bd2b9fb}{DMA\+\_\+\+HIFCR\+\_\+\+CFEIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HIFCR\+\_\+\+CFEIF6\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CFEIF6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4bb45a54e669718435808019bd2b9fb}{DMA\+\_\+\+HIFCR\+\_\+\+CFEIF6\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CTCIF5\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bec2f8ae9244ef971aed8aa9253f7fe}{DMA\+\_\+\+HIFCR\+\_\+\+CTCIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HIFCR\+\_\+\+CTCIF5\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CTCIF5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bec2f8ae9244ef971aed8aa9253f7fe}{DMA\+\_\+\+HIFCR\+\_\+\+CTCIF5\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CHTIF5\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1ff3abfbb813d2e7c030d9b16786d00}{DMA\+\_\+\+HIFCR\+\_\+\+CHTIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HIFCR\+\_\+\+CHTIF5\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CHTIF5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1ff3abfbb813d2e7c030d9b16786d00}{DMA\+\_\+\+HIFCR\+\_\+\+CHTIF5\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CTEIF5\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca104c26dd5e9190434023a88d0dc4ac}{DMA\+\_\+\+HIFCR\+\_\+\+CTEIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HIFCR\+\_\+\+CTEIF5\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CTEIF5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca104c26dd5e9190434023a88d0dc4ac}{DMA\+\_\+\+HIFCR\+\_\+\+CTEIF5\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF5\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b99d7b4f3c6346ccafa79d425ee6873}{DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF5\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b99d7b4f3c6346ccafa79d425ee6873}{DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF5\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CFEIF5\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab48755800a0d03cf51f6c69848c6e1ce}{DMA\+\_\+\+HIFCR\+\_\+\+CFEIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HIFCR\+\_\+\+CFEIF5\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CFEIF5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab48755800a0d03cf51f6c69848c6e1ce}{DMA\+\_\+\+HIFCR\+\_\+\+CFEIF5\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CTCIF4\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae02d30716d6c3e975c13073ae65f69e5}{DMA\+\_\+\+HIFCR\+\_\+\+CTCIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HIFCR\+\_\+\+CTCIF4\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CTCIF4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae02d30716d6c3e975c13073ae65f69e5}{DMA\+\_\+\+HIFCR\+\_\+\+CTCIF4\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CHTIF4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa1aa9781098072d161c20890c3d1918}{DMA\+\_\+\+HIFCR\+\_\+\+CHTIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HIFCR\+\_\+\+CHTIF4\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CHTIF4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa1aa9781098072d161c20890c3d1918}{DMA\+\_\+\+HIFCR\+\_\+\+CHTIF4\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CTEIF4\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aa004e3db2fb6845a6678bd30d9a604}{DMA\+\_\+\+HIFCR\+\_\+\+CTEIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HIFCR\+\_\+\+CTEIF4\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CTEIF4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aa004e3db2fb6845a6678bd30d9a604}{DMA\+\_\+\+HIFCR\+\_\+\+CTEIF4\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF4\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c5757329dbf0633cbe2ff33591b7f2d}{DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF4\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c5757329dbf0633cbe2ff33591b7f2d}{DMA\+\_\+\+HIFCR\+\_\+\+CDMEIF4\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CFEIF4\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd6d4a4e8764fa0406a1c9dd1bc4535f}{DMA\+\_\+\+HIFCR\+\_\+\+CFEIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+HIFCR\+\_\+\+CFEIF4\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+HIFCR\+\_\+\+CFEIF4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd6d4a4e8764fa0406a1c9dd1bc4535f}{DMA\+\_\+\+HIFCR\+\_\+\+CFEIF4\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+PAR\+\_\+\+PA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19727ba46d26c121b0133381ceb4b521}{DMA\+\_\+\+Sx\+PAR\+\_\+\+PA\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ DMA\+\_\+\+Sx\+PAR\+\_\+\+PA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05ea0d30f566ad469a7794e088b93ecf}{DMA\+\_\+\+Sx\+PAR\+\_\+\+PA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19727ba46d26c121b0133381ceb4b521}{DMA\+\_\+\+Sx\+PAR\+\_\+\+PA\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+M0\+AR\+\_\+\+M0\+A\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9675f5a5f6306fe441e0ee395b055d36}{DMA\+\_\+\+Sx\+M0\+AR\+\_\+\+M0\+A\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ DMA\+\_\+\+Sx\+M0\+AR\+\_\+\+M0\+A\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad87688b73616d4ff9503421a820f1cf}{DMA\+\_\+\+Sx\+M0\+AR\+\_\+\+M0A}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9675f5a5f6306fe441e0ee395b055d36}{DMA\+\_\+\+Sx\+M0\+AR\+\_\+\+M0\+A\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+Sx\+M1\+AR\+\_\+\+M1\+A\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73d1e5bcfadadcb890897b907225cd73}{DMA\+\_\+\+Sx\+M1\+AR\+\_\+\+M1\+A\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ DMA\+\_\+\+Sx\+M1\+AR\+\_\+\+M1\+A\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae057bfb6e5d7b553b668a050fcdb152d}{DMA\+\_\+\+Sx\+M1\+AR\+\_\+\+M1A}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73d1e5bcfadadcb890897b907225cd73}{DMA\+\_\+\+Sx\+M1\+AR\+\_\+\+M1\+A\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf1117a400c80d740d3dbb7fbea0f8ce}{EXTI\+\_\+\+IMR\+\_\+\+MR0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad03b2ba6cde99065627fccabd54ac097}{EXTI\+\_\+\+IMR\+\_\+\+MR0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf1117a400c80d740d3dbb7fbea0f8ce}{EXTI\+\_\+\+IMR\+\_\+\+MR0\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacadc6566dd71406d2d516785c4b776bd}{EXTI\+\_\+\+IMR\+\_\+\+MR1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf3f9a86c620149893db38c83f8ba58}{EXTI\+\_\+\+IMR\+\_\+\+MR1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacadc6566dd71406d2d516785c4b776bd}{EXTI\+\_\+\+IMR\+\_\+\+MR1\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga183b9b9663a6aeec66f0238abbbf282f}{EXTI\+\_\+\+IMR\+\_\+\+MR2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71604d1c29973c5e2bf69c8e94e89f67}{EXTI\+\_\+\+IMR\+\_\+\+MR2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga183b9b9663a6aeec66f0238abbbf282f}{EXTI\+\_\+\+IMR\+\_\+\+MR2\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f6badc25c27d6185c0e560454384a90}{EXTI\+\_\+\+IMR\+\_\+\+MR3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5edd42f9b2129c18cfa3c3598dcd1134}{EXTI\+\_\+\+IMR\+\_\+\+MR3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f6badc25c27d6185c0e560454384a90}{EXTI\+\_\+\+IMR\+\_\+\+MR3\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64dbc3def48abe258dd1e1ecce481086}{EXTI\+\_\+\+IMR\+\_\+\+MR4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23e920ad334439cd2ad4d683054914e3}{EXTI\+\_\+\+IMR\+\_\+\+MR4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64dbc3def48abe258dd1e1ecce481086}{EXTI\+\_\+\+IMR\+\_\+\+MR4\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18ca0d16b43ed78d36f52dd5ab0c21c2}{EXTI\+\_\+\+IMR\+\_\+\+MR5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5}{EXTI\+\_\+\+IMR\+\_\+\+MR5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18ca0d16b43ed78d36f52dd5ab0c21c2}{EXTI\+\_\+\+IMR\+\_\+\+MR5\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dcc5b70b0a599e944d99f53ac071e1a}{EXTI\+\_\+\+IMR\+\_\+\+MR6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5533c8ec796e3bbc9dc4474376056e06}{EXTI\+\_\+\+IMR\+\_\+\+MR6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dcc5b70b0a599e944d99f53ac071e1a}{EXTI\+\_\+\+IMR\+\_\+\+MR6\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae41e117f93d5e426758ee40bd7d45755}{EXTI\+\_\+\+IMR\+\_\+\+MR7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab620165d3fea1c564fcf1016805a1a8e}{EXTI\+\_\+\+IMR\+\_\+\+MR7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae41e117f93d5e426758ee40bd7d45755}{EXTI\+\_\+\+IMR\+\_\+\+MR7\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02a618dd052d47d30cadf578ee58e416}{EXTI\+\_\+\+IMR\+\_\+\+MR8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88e8b274e4398fdcb1c68da2b6320d5b}{EXTI\+\_\+\+IMR\+\_\+\+MR8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02a618dd052d47d30cadf578ee58e416}{EXTI\+\_\+\+IMR\+\_\+\+MR8\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7433c8c28acd006d4a71e803f6d95de3}{EXTI\+\_\+\+IMR\+\_\+\+MR9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4d177dcf33bb9a34f8590ec509746e8}{EXTI\+\_\+\+IMR\+\_\+\+MR9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7433c8c28acd006d4a71e803f6d95de3}{EXTI\+\_\+\+IMR\+\_\+\+MR9\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga530c1c2659363a1edaba4af52c7e6a7d}{EXTI\+\_\+\+IMR\+\_\+\+MR10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fd7db9a1ce82c152ca7bc6fddf31366}{EXTI\+\_\+\+IMR\+\_\+\+MR10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga530c1c2659363a1edaba4af52c7e6a7d}{EXTI\+\_\+\+IMR\+\_\+\+MR10\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25a00372781fec24bbabb7d2aeca82bd}{EXTI\+\_\+\+IMR\+\_\+\+MR11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68cfe8fe938fcb0fc6925bf493ccfaa7}{EXTI\+\_\+\+IMR\+\_\+\+MR11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25a00372781fec24bbabb7d2aeca82bd}{EXTI\+\_\+\+IMR\+\_\+\+MR11\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c26fd0b40d6d66aec7cc5fff86f6720}{EXTI\+\_\+\+IMR\+\_\+\+MR12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad21caf923d2083fb106852493667c16e}{EXTI\+\_\+\+IMR\+\_\+\+MR12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c26fd0b40d6d66aec7cc5fff86f6720}{EXTI\+\_\+\+IMR\+\_\+\+MR12\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf4095ebf9c75696a62d7bead70cc5cc}{EXTI\+\_\+\+IMR\+\_\+\+MR13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e1938a063c48d7d6504cb32f7965c0e}{EXTI\+\_\+\+IMR\+\_\+\+MR13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf4095ebf9c75696a62d7bead70cc5cc}{EXTI\+\_\+\+IMR\+\_\+\+MR13\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga052609a42da3b6c6895f006e50c12ab6}{EXTI\+\_\+\+IMR\+\_\+\+MR14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8827cee06670f256bc8f6301bea9cab}{EXTI\+\_\+\+IMR\+\_\+\+MR14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga052609a42da3b6c6895f006e50c12ab6}{EXTI\+\_\+\+IMR\+\_\+\+MR14\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27011a5c7488ed0273c821804ef6a27b}{EXTI\+\_\+\+IMR\+\_\+\+MR15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88d9990be7f8f9e530a9f930a365fa44}{EXTI\+\_\+\+IMR\+\_\+\+MR15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27011a5c7488ed0273c821804ef6a27b}{EXTI\+\_\+\+IMR\+\_\+\+MR15\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga155179198c3735dd1e35baf733f1542e}{EXTI\+\_\+\+IMR\+\_\+\+MR16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7419f78ed9044bdd237b452ef49e1b7f}{EXTI\+\_\+\+IMR\+\_\+\+MR16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga155179198c3735dd1e35baf733f1542e}{EXTI\+\_\+\+IMR\+\_\+\+MR16\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6eb3bf08d4a51133e62dd719f2e48b8}{EXTI\+\_\+\+IMR\+\_\+\+MR17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4489fa85d1552b8f40faed93483a5d35}{EXTI\+\_\+\+IMR\+\_\+\+MR17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6eb3bf08d4a51133e62dd719f2e48b8}{EXTI\+\_\+\+IMR\+\_\+\+MR17\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52a2709f4f9d2ccb8d63c36958517b26}{EXTI\+\_\+\+IMR\+\_\+\+MR18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05e16f2cda40cca58a45458cc44d510f}{EXTI\+\_\+\+IMR\+\_\+\+MR18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52a2709f4f9d2ccb8d63c36958517b26}{EXTI\+\_\+\+IMR\+\_\+\+MR18\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab55fbb64891a3120b3d5c53984abe6ca}{EXTI\+\_\+\+IMR\+\_\+\+MR19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad47f7a023cbba165dfb95845d3c8c55c}{EXTI\+\_\+\+IMR\+\_\+\+MR19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab55fbb64891a3120b3d5c53984abe6ca}{EXTI\+\_\+\+IMR\+\_\+\+MR19\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e9bb3e1445d27d46816b0be57cbfbbd}{EXTI\+\_\+\+IMR\+\_\+\+MR20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aee679baf5820e1666b60e48a64cafa}{EXTI\+\_\+\+IMR\+\_\+\+MR20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e9bb3e1445d27d46816b0be57cbfbbd}{EXTI\+\_\+\+IMR\+\_\+\+MR20\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae66e025fa607e21af5498613c7ec7ebf}{EXTI\+\_\+\+IMR\+\_\+\+MR21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cc7e64c45d273ca7396ac1e0ce38c36}{EXTI\+\_\+\+IMR\+\_\+\+MR21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae66e025fa607e21af5498613c7ec7ebf}{EXTI\+\_\+\+IMR\+\_\+\+MR21\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+MR22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20c62ffabf9a216bc5d682fc0f1ad5f6}{EXTI\+\_\+\+IMR\+\_\+\+MR22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+MR22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2aec84941d816be18a1607b6ee25acb1}{EXTI\+\_\+\+IMR\+\_\+\+MR22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20c62ffabf9a216bc5d682fc0f1ad5f6}{EXTI\+\_\+\+IMR\+\_\+\+MR22\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad03b2ba6cde99065627fccabd54ac097}{EXTI\+\_\+\+IMR\+\_\+\+MR0}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf3f9a86c620149893db38c83f8ba58}{EXTI\+\_\+\+IMR\+\_\+\+MR1}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71604d1c29973c5e2bf69c8e94e89f67}{EXTI\+\_\+\+IMR\+\_\+\+MR2}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5edd42f9b2129c18cfa3c3598dcd1134}{EXTI\+\_\+\+IMR\+\_\+\+MR3}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23e920ad334439cd2ad4d683054914e3}{EXTI\+\_\+\+IMR\+\_\+\+MR4}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5}{EXTI\+\_\+\+IMR\+\_\+\+MR5}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5533c8ec796e3bbc9dc4474376056e06}{EXTI\+\_\+\+IMR\+\_\+\+MR6}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab620165d3fea1c564fcf1016805a1a8e}{EXTI\+\_\+\+IMR\+\_\+\+MR7}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88e8b274e4398fdcb1c68da2b6320d5b}{EXTI\+\_\+\+IMR\+\_\+\+MR8}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM9}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4d177dcf33bb9a34f8590ec509746e8}{EXTI\+\_\+\+IMR\+\_\+\+MR9}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM10}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fd7db9a1ce82c152ca7bc6fddf31366}{EXTI\+\_\+\+IMR\+\_\+\+MR10}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM11}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68cfe8fe938fcb0fc6925bf493ccfaa7}{EXTI\+\_\+\+IMR\+\_\+\+MR11}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM12}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad21caf923d2083fb106852493667c16e}{EXTI\+\_\+\+IMR\+\_\+\+MR12}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM13}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e1938a063c48d7d6504cb32f7965c0e}{EXTI\+\_\+\+IMR\+\_\+\+MR13}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM14}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8827cee06670f256bc8f6301bea9cab}{EXTI\+\_\+\+IMR\+\_\+\+MR14}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM15}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88d9990be7f8f9e530a9f930a365fa44}{EXTI\+\_\+\+IMR\+\_\+\+MR15}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM16}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7419f78ed9044bdd237b452ef49e1b7f}{EXTI\+\_\+\+IMR\+\_\+\+MR16}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM17}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4489fa85d1552b8f40faed93483a5d35}{EXTI\+\_\+\+IMR\+\_\+\+MR17}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM18}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05e16f2cda40cca58a45458cc44d510f}{EXTI\+\_\+\+IMR\+\_\+\+MR18}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM19}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad47f7a023cbba165dfb95845d3c8c55c}{EXTI\+\_\+\+IMR\+\_\+\+MR19}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM20}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aee679baf5820e1666b60e48a64cafa}{EXTI\+\_\+\+IMR\+\_\+\+MR20}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM21}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cc7e64c45d273ca7396ac1e0ce38c36}{EXTI\+\_\+\+IMR\+\_\+\+MR21}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM22}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2aec84941d816be18a1607b6ee25acb1}{EXTI\+\_\+\+IMR\+\_\+\+MR22}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR\+\_\+\+IM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06eeb49b799d40a72140618195e6a55d}{EXTI\+\_\+\+IMR\+\_\+\+IM\+\_\+\+Msk}}~(0x7\+FFFFFUL $<$$<$ EXTI\+\_\+\+IMR\+\_\+\+IM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4f23236f2d0bb9ed886556064714c50}{EXTI\+\_\+\+IMR\+\_\+\+IM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06eeb49b799d40a72140618195e6a55d}{EXTI\+\_\+\+IMR\+\_\+\+IM\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga016c23b6c1164758878753e14201fdbc}{EXTI\+\_\+\+EMR\+\_\+\+MR0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga515c0dc6d2472e06a89e4bb19725e8f3}{EXTI\+\_\+\+EMR\+\_\+\+MR0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga016c23b6c1164758878753e14201fdbc}{EXTI\+\_\+\+EMR\+\_\+\+MR0\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa419f81a443fd7eac16ac340c971dc63}{EXTI\+\_\+\+EMR\+\_\+\+MR1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d88e7c10e5985fa425ea7ab4fe4c3e5}{EXTI\+\_\+\+EMR\+\_\+\+MR1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa419f81a443fd7eac16ac340c971dc63}{EXTI\+\_\+\+EMR\+\_\+\+MR1\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga546cba14a3e8a8172d5652e670ac9ed3}{EXTI\+\_\+\+EMR\+\_\+\+MR2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga460d5d4c0b53bcc04d5804e1204ded21}{EXTI\+\_\+\+EMR\+\_\+\+MR2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga546cba14a3e8a8172d5652e670ac9ed3}{EXTI\+\_\+\+EMR\+\_\+\+MR2\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14290334e49a34a93a3ce229bd5ecf74}{EXTI\+\_\+\+EMR\+\_\+\+MR3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73944983ce5a6bde9dc172b4f483898c}{EXTI\+\_\+\+EMR\+\_\+\+MR3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14290334e49a34a93a3ce229bd5ecf74}{EXTI\+\_\+\+EMR\+\_\+\+MR3\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga478ee1f30cf0d4ef71d512507fcb9cb7}{EXTI\+\_\+\+EMR\+\_\+\+MR4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab80f809ead83e747677a31c80c6aae03}{EXTI\+\_\+\+EMR\+\_\+\+MR4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga478ee1f30cf0d4ef71d512507fcb9cb7}{EXTI\+\_\+\+EMR\+\_\+\+MR4\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e60a767b0307626c3cd4cbd01d10304}{EXTI\+\_\+\+EMR\+\_\+\+MR5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65976f75b703f740dea3562ba3b8db59}{EXTI\+\_\+\+EMR\+\_\+\+MR5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e60a767b0307626c3cd4cbd01d10304}{EXTI\+\_\+\+EMR\+\_\+\+MR5\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ca40f93d86d921adecd19479b7ab5c6}{EXTI\+\_\+\+EMR\+\_\+\+MR6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea480bd932cd1fa0904f5eb1caee9a12}{EXTI\+\_\+\+EMR\+\_\+\+MR6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ca40f93d86d921adecd19479b7ab5c6}{EXTI\+\_\+\+EMR\+\_\+\+MR6\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace6755a5d4b361648f0b2c76a0b32282}{EXTI\+\_\+\+EMR\+\_\+\+MR7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbb27ff8664928994ef96f87052d14be}{EXTI\+\_\+\+EMR\+\_\+\+MR7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace6755a5d4b361648f0b2c76a0b32282}{EXTI\+\_\+\+EMR\+\_\+\+MR7\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00700896523030015c081b6caa3b72b5}{EXTI\+\_\+\+EMR\+\_\+\+MR8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ed4b371da871ffd0cc12ee00147282f}{EXTI\+\_\+\+EMR\+\_\+\+MR8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00700896523030015c081b6caa3b72b5}{EXTI\+\_\+\+EMR\+\_\+\+MR8\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47c54d6a078dcc8b9aec22e327785fdd}{EXTI\+\_\+\+EMR\+\_\+\+MR9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga109af342179fff1fccfdde582834867a}{EXTI\+\_\+\+EMR\+\_\+\+MR9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47c54d6a078dcc8b9aec22e327785fdd}{EXTI\+\_\+\+EMR\+\_\+\+MR9\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ef7af204b6807cb09f10a11f774889e}{EXTI\+\_\+\+EMR\+\_\+\+MR10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf342d34ed1b8e4aa916bf49e30c2a234}{EXTI\+\_\+\+EMR\+\_\+\+MR10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ef7af204b6807cb09f10a11f774889e}{EXTI\+\_\+\+EMR\+\_\+\+MR10\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb1a0c32eb56c845232f07d6e1498633}{EXTI\+\_\+\+EMR\+\_\+\+MR11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ec516af1de770c82c3c9c458cbc0172}{EXTI\+\_\+\+EMR\+\_\+\+MR11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb1a0c32eb56c845232f07d6e1498633}{EXTI\+\_\+\+EMR\+\_\+\+MR11\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga988ba6ff638ee9d2bc8a2dec8ef8ea32}{EXTI\+\_\+\+EMR\+\_\+\+MR12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15732553e5b0de9f58180a0b024d4cad}{EXTI\+\_\+\+EMR\+\_\+\+MR12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga988ba6ff638ee9d2bc8a2dec8ef8ea32}{EXTI\+\_\+\+EMR\+\_\+\+MR12\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06991d09dc3fd7373da2375b7e196452}{EXTI\+\_\+\+EMR\+\_\+\+MR13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fd2ec6472e46869956acb28f5e1b55f}{EXTI\+\_\+\+EMR\+\_\+\+MR13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06991d09dc3fd7373da2375b7e196452}{EXTI\+\_\+\+EMR\+\_\+\+MR13\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56cd35406916f89cc00f5c4c153f7f3b}{EXTI\+\_\+\+EMR\+\_\+\+MR14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecf5890ea71eea034ec1cd9e96284f89}{EXTI\+\_\+\+EMR\+\_\+\+MR14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56cd35406916f89cc00f5c4c153f7f3b}{EXTI\+\_\+\+EMR\+\_\+\+MR14\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa1778406979e6566a10b085f1146a28}{EXTI\+\_\+\+EMR\+\_\+\+MR15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a7bacc32351a36aefcd5614abc76ae3}{EXTI\+\_\+\+EMR\+\_\+\+MR15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa1778406979e6566a10b085f1146a28}{EXTI\+\_\+\+EMR\+\_\+\+MR15\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cb43eaaa268ddc9d407c5edcfb05ff4}{EXTI\+\_\+\+EMR\+\_\+\+MR16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34b1a6934265da759bc061f73d5d1374}{EXTI\+\_\+\+EMR\+\_\+\+MR16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cb43eaaa268ddc9d407c5edcfb05ff4}{EXTI\+\_\+\+EMR\+\_\+\+MR16\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga889175528233c464f6c0a5f8a901a06d}{EXTI\+\_\+\+EMR\+\_\+\+MR17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a30aa20cf475eecf7e15171e83035e4}{EXTI\+\_\+\+EMR\+\_\+\+MR17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga889175528233c464f6c0a5f8a901a06d}{EXTI\+\_\+\+EMR\+\_\+\+MR17\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e6e89686fa4e8fe58365b684331f398}{EXTI\+\_\+\+EMR\+\_\+\+MR18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25eee729b57b4c78a0613c184fc539e5}{EXTI\+\_\+\+EMR\+\_\+\+MR18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e6e89686fa4e8fe58365b684331f398}{EXTI\+\_\+\+EMR\+\_\+\+MR18\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga514f26dc55f8e37ec8ac8bef9dfcadd4}{EXTI\+\_\+\+EMR\+\_\+\+MR19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeababa85e5ebe6aa93d011d83fd7994}{EXTI\+\_\+\+EMR\+\_\+\+MR19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga514f26dc55f8e37ec8ac8bef9dfcadd4}{EXTI\+\_\+\+EMR\+\_\+\+MR19\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae190c58438ea386748cb39b06fc2d62c}{EXTI\+\_\+\+EMR\+\_\+\+MR20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga047743f042d00f058dd8cf199c92fbfa}{EXTI\+\_\+\+EMR\+\_\+\+MR20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae190c58438ea386748cb39b06fc2d62c}{EXTI\+\_\+\+EMR\+\_\+\+MR20\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga525d06c52556b824cbf29d85a8925532}{EXTI\+\_\+\+EMR\+\_\+\+MR21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga935956e41524c1f96d208f63a699377a}{EXTI\+\_\+\+EMR\+\_\+\+MR21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga525d06c52556b824cbf29d85a8925532}{EXTI\+\_\+\+EMR\+\_\+\+MR21\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+MR22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c121c40bb976f66094ced0a851419a}{EXTI\+\_\+\+EMR\+\_\+\+MR22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR\+\_\+\+MR22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fbc202d80be3899d867a0b74abad813}{EXTI\+\_\+\+EMR\+\_\+\+MR22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c121c40bb976f66094ced0a851419a}{EXTI\+\_\+\+EMR\+\_\+\+MR22\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga515c0dc6d2472e06a89e4bb19725e8f3}{EXTI\+\_\+\+EMR\+\_\+\+MR0}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d88e7c10e5985fa425ea7ab4fe4c3e5}{EXTI\+\_\+\+EMR\+\_\+\+MR1}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga460d5d4c0b53bcc04d5804e1204ded21}{EXTI\+\_\+\+EMR\+\_\+\+MR2}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73944983ce5a6bde9dc172b4f483898c}{EXTI\+\_\+\+EMR\+\_\+\+MR3}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab80f809ead83e747677a31c80c6aae03}{EXTI\+\_\+\+EMR\+\_\+\+MR4}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65976f75b703f740dea3562ba3b8db59}{EXTI\+\_\+\+EMR\+\_\+\+MR5}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea480bd932cd1fa0904f5eb1caee9a12}{EXTI\+\_\+\+EMR\+\_\+\+MR6}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbb27ff8664928994ef96f87052d14be}{EXTI\+\_\+\+EMR\+\_\+\+MR7}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ed4b371da871ffd0cc12ee00147282f}{EXTI\+\_\+\+EMR\+\_\+\+MR8}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM9}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga109af342179fff1fccfdde582834867a}{EXTI\+\_\+\+EMR\+\_\+\+MR9}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM10}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf342d34ed1b8e4aa916bf49e30c2a234}{EXTI\+\_\+\+EMR\+\_\+\+MR10}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM11}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ec516af1de770c82c3c9c458cbc0172}{EXTI\+\_\+\+EMR\+\_\+\+MR11}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM12}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15732553e5b0de9f58180a0b024d4cad}{EXTI\+\_\+\+EMR\+\_\+\+MR12}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM13}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fd2ec6472e46869956acb28f5e1b55f}{EXTI\+\_\+\+EMR\+\_\+\+MR13}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM14}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecf5890ea71eea034ec1cd9e96284f89}{EXTI\+\_\+\+EMR\+\_\+\+MR14}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM15}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a7bacc32351a36aefcd5614abc76ae3}{EXTI\+\_\+\+EMR\+\_\+\+MR15}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM16}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34b1a6934265da759bc061f73d5d1374}{EXTI\+\_\+\+EMR\+\_\+\+MR16}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM17}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a30aa20cf475eecf7e15171e83035e4}{EXTI\+\_\+\+EMR\+\_\+\+MR17}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM18}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25eee729b57b4c78a0613c184fc539e5}{EXTI\+\_\+\+EMR\+\_\+\+MR18}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM19}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeababa85e5ebe6aa93d011d83fd7994}{EXTI\+\_\+\+EMR\+\_\+\+MR19}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM20}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga047743f042d00f058dd8cf199c92fbfa}{EXTI\+\_\+\+EMR\+\_\+\+MR20}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM21}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga935956e41524c1f96d208f63a699377a}{EXTI\+\_\+\+EMR\+\_\+\+MR21}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR\+\_\+\+EM22}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fbc202d80be3899d867a0b74abad813}{EXTI\+\_\+\+EMR\+\_\+\+MR22}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b3f74a67ed2871290e5cee5ec27e487}{EXTI\+\_\+\+RTSR\+\_\+\+TR0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb1823a87cd797a6066681a3256cecc6}{EXTI\+\_\+\+RTSR\+\_\+\+TR0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b3f74a67ed2871290e5cee5ec27e487}{EXTI\+\_\+\+RTSR\+\_\+\+TR0\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57ba4871b93492e5e8c846f2833f9da1}{EXTI\+\_\+\+RTSR\+\_\+\+TR1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c42cc3763c52d1061b32219fc441566}{EXTI\+\_\+\+RTSR\+\_\+\+TR1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57ba4871b93492e5e8c846f2833f9da1}{EXTI\+\_\+\+RTSR\+\_\+\+TR1\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbecd9a805326155030f357bc2d70046}{EXTI\+\_\+\+RTSR\+\_\+\+TR2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c073b519f09b130e4ab4039823e290c}{EXTI\+\_\+\+RTSR\+\_\+\+TR2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbecd9a805326155030f357bc2d70046}{EXTI\+\_\+\+RTSR\+\_\+\+TR2\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga560d856b177ddb7b90e101caf3ce66be}{EXTI\+\_\+\+RTSR\+\_\+\+TR3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga090f295579a774c215585a55e5066b11}{EXTI\+\_\+\+RTSR\+\_\+\+TR3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga560d856b177ddb7b90e101caf3ce66be}{EXTI\+\_\+\+RTSR\+\_\+\+TR3\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga795eff3140a1d0c0e1fcfc03b2fa5860}{EXTI\+\_\+\+RTSR\+\_\+\+TR4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabce4722e99e3f44d40bfb6afb63444cc}{EXTI\+\_\+\+RTSR\+\_\+\+TR4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga795eff3140a1d0c0e1fcfc03b2fa5860}{EXTI\+\_\+\+RTSR\+\_\+\+TR4\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65a7c4c35c85b3e922e1df8447dd8e6d}{EXTI\+\_\+\+RTSR\+\_\+\+TR5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac57b970ebc88f7bb015119ece9dd32de}{EXTI\+\_\+\+RTSR\+\_\+\+TR5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65a7c4c35c85b3e922e1df8447dd8e6d}{EXTI\+\_\+\+RTSR\+\_\+\+TR5\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85d1a629b7cde96375b82803c46cfcb4}{EXTI\+\_\+\+RTSR\+\_\+\+TR6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc2212ce653d34cf48446ae0a68bed6}{EXTI\+\_\+\+RTSR\+\_\+\+TR6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85d1a629b7cde96375b82803c46cfcb4}{EXTI\+\_\+\+RTSR\+\_\+\+TR6\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbc9d6a9f75fdff045e4806edad97b47}{EXTI\+\_\+\+RTSR\+\_\+\+TR7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad380a0bc59524f4a0846a0b91d3c65c1}{EXTI\+\_\+\+RTSR\+\_\+\+TR7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbc9d6a9f75fdff045e4806edad97b47}{EXTI\+\_\+\+RTSR\+\_\+\+TR7\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16c3b77b33079caf74151ade9fbc3b82}{EXTI\+\_\+\+RTSR\+\_\+\+TR8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26cd6a5115b0bbe113f39545bff1ee39}{EXTI\+\_\+\+RTSR\+\_\+\+TR8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16c3b77b33079caf74151ade9fbc3b82}{EXTI\+\_\+\+RTSR\+\_\+\+TR8\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga394b28a010f7937178112dd11c7edf7b}{EXTI\+\_\+\+RTSR\+\_\+\+TR9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3127246b2db3571b00c6af2453941d17}{EXTI\+\_\+\+RTSR\+\_\+\+TR9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga394b28a010f7937178112dd11c7edf7b}{EXTI\+\_\+\+RTSR\+\_\+\+TR9\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12717df4fef207dd689f240bbb23cedf}{EXTI\+\_\+\+RTSR\+\_\+\+TR10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa29df7ddbd067889992eb60ecddce0e4}{EXTI\+\_\+\+RTSR\+\_\+\+TR10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12717df4fef207dd689f240bbb23cedf}{EXTI\+\_\+\+RTSR\+\_\+\+TR10\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36a3f679be0d89926b127c4b293111e2}{EXTI\+\_\+\+RTSR\+\_\+\+TR11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cf7a92cdb61b3f8cf6eec9513317ab7}{EXTI\+\_\+\+RTSR\+\_\+\+TR11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36a3f679be0d89926b127c4b293111e2}{EXTI\+\_\+\+RTSR\+\_\+\+TR11\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4507125ae8a435b97fe643f73e6492e}{EXTI\+\_\+\+RTSR\+\_\+\+TR12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0423be12bfb13f34eec9656d6d274e04}{EXTI\+\_\+\+RTSR\+\_\+\+TR12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4507125ae8a435b97fe643f73e6492e}{EXTI\+\_\+\+RTSR\+\_\+\+TR12\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga799f99b4edc9604b38ab1f12e0cf9cae}{EXTI\+\_\+\+RTSR\+\_\+\+TR13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d5ef451fd76dc0fa9c76d7c520d8f12}{EXTI\+\_\+\+RTSR\+\_\+\+TR13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga799f99b4edc9604b38ab1f12e0cf9cae}{EXTI\+\_\+\+RTSR\+\_\+\+TR13\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42533490cce0d8d3ff55a2d6ad8c24ee}{EXTI\+\_\+\+RTSR\+\_\+\+TR14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95b0d883fa0fbc49105bda5596463cda}{EXTI\+\_\+\+RTSR\+\_\+\+TR14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42533490cce0d8d3ff55a2d6ad8c24ee}{EXTI\+\_\+\+RTSR\+\_\+\+TR14\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ffbcdf64f7de2427560316706ddc8c1}{EXTI\+\_\+\+RTSR\+\_\+\+TR15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fe54b09102a18676829c0bafb0aead2}{EXTI\+\_\+\+RTSR\+\_\+\+TR15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ffbcdf64f7de2427560316706ddc8c1}{EXTI\+\_\+\+RTSR\+\_\+\+TR15\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad883a3a53902664492c684a6dd435d33}{EXTI\+\_\+\+RTSR\+\_\+\+TR16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8e4fb52990f0fa3fb9bed5b74f1a589}{EXTI\+\_\+\+RTSR\+\_\+\+TR16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad883a3a53902664492c684a6dd435d33}{EXTI\+\_\+\+RTSR\+\_\+\+TR16\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42283a804716a4de1910afd032b87681}{EXTI\+\_\+\+RTSR\+\_\+\+TR17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0a8fcb63516a4ed0d91b556f696f806}{EXTI\+\_\+\+RTSR\+\_\+\+TR17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42283a804716a4de1910afd032b87681}{EXTI\+\_\+\+RTSR\+\_\+\+TR17\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga708076360f04650ae4bfdd6695caa617}{EXTI\+\_\+\+RTSR\+\_\+\+TR18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca4223b8c4bc8726ac96ec64837f7b62}{EXTI\+\_\+\+RTSR\+\_\+\+TR18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga708076360f04650ae4bfdd6695caa617}{EXTI\+\_\+\+RTSR\+\_\+\+TR18\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab40d59af38c6adbe9621b8ab68dbdbe}{EXTI\+\_\+\+RTSR\+\_\+\+TR19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40a722b0c36e832f619b2136f1510b3e}{EXTI\+\_\+\+RTSR\+\_\+\+TR19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab40d59af38c6adbe9621b8ab68dbdbe}{EXTI\+\_\+\+RTSR\+\_\+\+TR19\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3497416ddbe940f3f87bdbe94dcb423}{EXTI\+\_\+\+RTSR\+\_\+\+TR20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga076319b89121213ea97b4767182b17bd}{EXTI\+\_\+\+RTSR\+\_\+\+TR20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3497416ddbe940f3f87bdbe94dcb423}{EXTI\+\_\+\+RTSR\+\_\+\+TR20\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0acfd045c5ef66801c4f70a7a529a210}{EXTI\+\_\+\+RTSR\+\_\+\+TR21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b1fd6472c3739cb5d21ba25bb6f745d}{EXTI\+\_\+\+RTSR\+\_\+\+TR21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0acfd045c5ef66801c4f70a7a529a210}{EXTI\+\_\+\+RTSR\+\_\+\+TR21\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR\+\_\+\+TR22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcf74a99ed3d1bc23d06f4e6d634b46f}{EXTI\+\_\+\+RTSR\+\_\+\+TR22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR\+\_\+\+TR22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca577c5c1742e043ed5e0a2ffcc88f82}{EXTI\+\_\+\+RTSR\+\_\+\+TR22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcf74a99ed3d1bc23d06f4e6d634b46f}{EXTI\+\_\+\+RTSR\+\_\+\+TR22\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fd5afa140faff4e562142dc289387cc}{EXTI\+\_\+\+FTSR\+\_\+\+TR0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfb6fa5ae3fcaf08aec6d86c3bfefa4c}{EXTI\+\_\+\+FTSR\+\_\+\+TR0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fd5afa140faff4e562142dc289387cc}{EXTI\+\_\+\+FTSR\+\_\+\+TR0\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01090491a062f3b8b4a80b0b66690ce8}{EXTI\+\_\+\+FTSR\+\_\+\+TR1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac287be3bd3bad84aed48603dbe8bd4ed}{EXTI\+\_\+\+FTSR\+\_\+\+TR1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01090491a062f3b8b4a80b0b66690ce8}{EXTI\+\_\+\+FTSR\+\_\+\+TR1\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71bfd75475e3d65a3bee0a4ccd41e0e3}{EXTI\+\_\+\+FTSR\+\_\+\+TR2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c4503803cbe1933cd35519cfc809041}{EXTI\+\_\+\+FTSR\+\_\+\+TR2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71bfd75475e3d65a3bee0a4ccd41e0e3}{EXTI\+\_\+\+FTSR\+\_\+\+TR2\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71b35fe3af253035fe6c7a8702ef8e5e}{EXTI\+\_\+\+FTSR\+\_\+\+TR3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23593d2b8a9ec0147bab28765af30e1f}{EXTI\+\_\+\+FTSR\+\_\+\+TR3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71b35fe3af253035fe6c7a8702ef8e5e}{EXTI\+\_\+\+FTSR\+\_\+\+TR3\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabecb16c1706cb6cad8ec0a8e06ac2475}{EXTI\+\_\+\+FTSR\+\_\+\+TR4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa77211bfa8f4d77cf373296954dad6b2}{EXTI\+\_\+\+FTSR\+\_\+\+TR4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabecb16c1706cb6cad8ec0a8e06ac2475}{EXTI\+\_\+\+FTSR\+\_\+\+TR4\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeffba32b6b0854a232493dc2e2634d4}{EXTI\+\_\+\+FTSR\+\_\+\+TR5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga903f9b080c5971dd5d7935e5b87886e2}{EXTI\+\_\+\+FTSR\+\_\+\+TR5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeffba32b6b0854a232493dc2e2634d4}{EXTI\+\_\+\+FTSR\+\_\+\+TR5\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6590e0e011792337a19831a0ea2df2c}{EXTI\+\_\+\+FTSR\+\_\+\+TR6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8527cce22f69e02a08ed67a67f8e5ca}{EXTI\+\_\+\+FTSR\+\_\+\+TR6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6590e0e011792337a19831a0ea2df2c}{EXTI\+\_\+\+FTSR\+\_\+\+TR6\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d1347ed594a5d5bb5e0a69f31cbfb20}{EXTI\+\_\+\+FTSR\+\_\+\+TR7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf408315e497b902922a9bf40a4c6f567}{EXTI\+\_\+\+FTSR\+\_\+\+TR7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d1347ed594a5d5bb5e0a69f31cbfb20}{EXTI\+\_\+\+FTSR\+\_\+\+TR7\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0b6b9ab34a5724cebedd0ccbf1ad65e}{EXTI\+\_\+\+FTSR\+\_\+\+TR8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00f1bded4d121e21116627b8e80784fc}{EXTI\+\_\+\+FTSR\+\_\+\+TR8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0b6b9ab34a5724cebedd0ccbf1ad65e}{EXTI\+\_\+\+FTSR\+\_\+\+TR8\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga898047db88343aeac8c05f39c4bc63e0}{EXTI\+\_\+\+FTSR\+\_\+\+TR9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89f0c4de2b6acb75302d206b697f83ef}{EXTI\+\_\+\+FTSR\+\_\+\+TR9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga898047db88343aeac8c05f39c4bc63e0}{EXTI\+\_\+\+FTSR\+\_\+\+TR9\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e6991a6c2f7e8fd99992d7623a31093}{EXTI\+\_\+\+FTSR\+\_\+\+TR10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9a2b80699a213f0d2b03658f21ad643}{EXTI\+\_\+\+FTSR\+\_\+\+TR10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e6991a6c2f7e8fd99992d7623a31093}{EXTI\+\_\+\+FTSR\+\_\+\+TR10\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac985e7db4d6a853c4411544878fd0551}{EXTI\+\_\+\+FTSR\+\_\+\+TR11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c74d4d520406a14c517784cdd5fc6ef}{EXTI\+\_\+\+FTSR\+\_\+\+TR11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac985e7db4d6a853c4411544878fd0551}{EXTI\+\_\+\+FTSR\+\_\+\+TR11\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f1c99fa4436d7a5fad4632366db4462}{EXTI\+\_\+\+FTSR\+\_\+\+TR12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3992511ec1785bdf107873b139d74245}{EXTI\+\_\+\+FTSR\+\_\+\+TR12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f1c99fa4436d7a5fad4632366db4462}{EXTI\+\_\+\+FTSR\+\_\+\+TR12\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89275d329ff466aee9a8b226376eb9b7}{EXTI\+\_\+\+FTSR\+\_\+\+TR13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0714519a1edcba4695f92f1bba70e825}{EXTI\+\_\+\+FTSR\+\_\+\+TR13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89275d329ff466aee9a8b226376eb9b7}{EXTI\+\_\+\+FTSR\+\_\+\+TR13\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e2e56c2bfea3a94e5bc8905b5008dd0}{EXTI\+\_\+\+FTSR\+\_\+\+TR14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b92577e64a95ef2069f1a56176d35ff}{EXTI\+\_\+\+FTSR\+\_\+\+TR14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e2e56c2bfea3a94e5bc8905b5008dd0}{EXTI\+\_\+\+FTSR\+\_\+\+TR14\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b78c01259464833376dbc4755fefc21}{EXTI\+\_\+\+FTSR\+\_\+\+TR15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a6cc515f13ffe1a3620d06fa08addc7}{EXTI\+\_\+\+FTSR\+\_\+\+TR15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b78c01259464833376dbc4755fefc21}{EXTI\+\_\+\+FTSR\+\_\+\+TR15\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad43c9167b3d4af750254db5efaf97aa4}{EXTI\+\_\+\+FTSR\+\_\+\+TR16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1b4b850094ccc48790a1e4616ceebd2}{EXTI\+\_\+\+FTSR\+\_\+\+TR16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad43c9167b3d4af750254db5efaf97aa4}{EXTI\+\_\+\+FTSR\+\_\+\+TR16\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3170e25ad439045d2372d1e052cea88c}{EXTI\+\_\+\+FTSR\+\_\+\+TR17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga009e618c9563b3a8dcaec493006115c7}{EXTI\+\_\+\+FTSR\+\_\+\+TR17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3170e25ad439045d2372d1e052cea88c}{EXTI\+\_\+\+FTSR\+\_\+\+TR17\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac793e138d33f0b8106662bb5783b0eaf}{EXTI\+\_\+\+FTSR\+\_\+\+TR18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga405285cdc474ee20085b17ef1f61517e}{EXTI\+\_\+\+FTSR\+\_\+\+TR18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac793e138d33f0b8106662bb5783b0eaf}{EXTI\+\_\+\+FTSR\+\_\+\+TR18\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1a59ec9892e009f734e6c7703af85c4}{EXTI\+\_\+\+FTSR\+\_\+\+TR19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1277527e2fa727fdec2dcc7a300ea1af}{EXTI\+\_\+\+FTSR\+\_\+\+TR19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1a59ec9892e009f734e6c7703af85c4}{EXTI\+\_\+\+FTSR\+\_\+\+TR19\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f627753cee5eab2cc5111bc5698fd36}{EXTI\+\_\+\+FTSR\+\_\+\+TR20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae185289c161b407cdcd5ca185aca5477}{EXTI\+\_\+\+FTSR\+\_\+\+TR20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f627753cee5eab2cc5111bc5698fd36}{EXTI\+\_\+\+FTSR\+\_\+\+TR20\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bb39db3d5a47c3e7baf4240b5738064}{EXTI\+\_\+\+FTSR\+\_\+\+TR21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04957f9a7aa38bc50d6ac9340697a826}{EXTI\+\_\+\+FTSR\+\_\+\+TR21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bb39db3d5a47c3e7baf4240b5738064}{EXTI\+\_\+\+FTSR\+\_\+\+TR21\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR\+\_\+\+TR22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf39fdb81f4c5e0e4a566369b17b1a88a}{EXTI\+\_\+\+FTSR\+\_\+\+TR22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR\+\_\+\+TR22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7931f3a5864584bc80de7ab3455517e}{EXTI\+\_\+\+FTSR\+\_\+\+TR22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf39fdb81f4c5e0e4a566369b17b1a88a}{EXTI\+\_\+\+FTSR\+\_\+\+TR22\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaded47468bc0aade2a8c36333d64a3fc7}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6df16d2e8010a2897888a4acf19cee3}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaded47468bc0aade2a8c36333d64a3fc7}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER0\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43b28416d9efdd9464c175f594ff0490}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb0c3fa5a03204d743ae92ff925421ae}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43b28416d9efdd9464c175f594ff0490}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER1\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga701fc135a83a7a43ca6a977fa51087e1}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bea1dbaf71e830dd357135524166f4c}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga701fc135a83a7a43ca6a977fa51087e1}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER2\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1adab50a513d2ffc1c7ec8c245bb4ce}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37395ac6729647ab5ee1fa4ca086c08a}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1adab50a513d2ffc1c7ec8c245bb4ce}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER3\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cb85edd29e2bbdbb0ec3021c8f80e72}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab051808f7a1ed9aaf43a3df90fc6a575}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cb85edd29e2bbdbb0ec3021c8f80e72}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER4\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9bb6ac1da4531f229770893e8803226}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5b4ace22acacac13ce106b2063a3977}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9bb6ac1da4531f229770893e8803226}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER5\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga820d4fc8485a8c681dd9deddccf85c64}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ad0142288597993852e4cf350f61ed}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga820d4fc8485a8c681dd9deddccf85c64}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER6\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac444748417965f0a263e4a3f99c81c22}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdf8eab3e32cc03ca71f519a9111e28f}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac444748417965f0a263e4a3f99c81c22}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER7\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga584d2b8877c26e45231b2194baba055a}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e83a373926804449d500b115e9090ce}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga584d2b8877c26e45231b2194baba055a}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER8\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b275083074cfd7a32fc9af85b56509b}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab102aa929ffe463ffe9f2db651704a61}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b275083074cfd7a32fc9af85b56509b}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER9\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64deb2466771c956d1e912ea09166925}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9d8691936b6cd80ff8e18c0bfe271d7}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64deb2466771c956d1e912ea09166925}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER10\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaace4933cca50b04988d34d48c7b659c3}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ab9fea9935608ec8ee7fb1e1ae049e7}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaace4933cca50b04988d34d48c7b659c3}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER11\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d4daf940040b81b93f70afed1ec62e1}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d67869db50c848f57633ebf00566539}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d4daf940040b81b93f70afed1ec62e1}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER12\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa747f781753f3db0d1731ce24ad4ddd}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga930a1d03fe3c32bd65a336ccee418826}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa747f781753f3db0d1731ce24ad4ddd}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER13\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga405d264956ba9e06788545e2ad87413e}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5d645db667cd63d1a9b91963c543a4b}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga405d264956ba9e06788545e2ad87413e}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER14\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga677582734fb712a69ae2d6fb3a3329b6}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b9e64d5a1779371fa4678713ab18e08}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga677582734fb712a69ae2d6fb3a3329b6}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER15\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c201ce487fab3e1b835a718ee9f11bf}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55b528743b11f4ab93ae97ee2e639b5b}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c201ce487fab3e1b835a718ee9f11bf}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER16\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46bf902143efb4e89c7e20de1ed4f108}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0da944251419887af3a87c86080fb455}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46bf902143efb4e89c7e20de1ed4f108}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER17\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9db116e94a090f461d8551591f829002}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab07aefbb7a8a18c9338b49d3b10ff068}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9db116e94a090f461d8551591f829002}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER18\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fddcdc43381e5daa122589d1a769c41}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab7c48ac5522385cdb1d7882985f909b}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fddcdc43381e5daa122589d1a769c41}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER19\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed39df1c85fd5856af03e80a5f42e445}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac71bf967ecd31eaa57ba4064877a75b}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed39df1c85fd5856af03e80a5f42e445}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER20\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab53e7b09746e33f833ad4143bfeb4977}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23b409de4bca55f1f16cd309e58e88e6}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab53e7b09746e33f833ad4143bfeb4977}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER21\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER\+\_\+\+SWIER22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf58cca6423fc2497df3e6a9ff5942ff3}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER\+\_\+\+SWIER22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6bd7759b8d48c722f05ea3d2e64fc02}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf58cca6423fc2497df3e6a9ff5942ff3}{EXTI\+\_\+\+SWIER\+\_\+\+SWIER22\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e52c51a9d888231a788288e42bb8596}{EXTI\+\_\+\+PR\+\_\+\+PR0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6da1c8a465606de1f90a74d369fbf25a}{EXTI\+\_\+\+PR\+\_\+\+PR0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e52c51a9d888231a788288e42bb8596}{EXTI\+\_\+\+PR\+\_\+\+PR0\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0ea95730ba8514076cc76945a01d850}{EXTI\+\_\+\+PR\+\_\+\+PR1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b9b5f97edeccf442998a65b19e77f25}{EXTI\+\_\+\+PR\+\_\+\+PR1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0ea95730ba8514076cc76945a01d850}{EXTI\+\_\+\+PR\+\_\+\+PR1\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa105697635cbab9ccf5f96efc9feec0d}{EXTI\+\_\+\+PR\+\_\+\+PR2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga085d2105381752a0aadc9be5a93ea665}{EXTI\+\_\+\+PR\+\_\+\+PR2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa105697635cbab9ccf5f96efc9feec0d}{EXTI\+\_\+\+PR\+\_\+\+PR2\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbe8a3ee648b4cf47f51e435b8644cee}{EXTI\+\_\+\+PR\+\_\+\+PR3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga064dab3e0d5689b92125713100555ce0}{EXTI\+\_\+\+PR\+\_\+\+PR3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbe8a3ee648b4cf47f51e435b8644cee}{EXTI\+\_\+\+PR\+\_\+\+PR3\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9465307df267001826deb47a946dab61}{EXTI\+\_\+\+PR\+\_\+\+PR4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14f73b3693b3353a006d360cb8fd2ddc}{EXTI\+\_\+\+PR\+\_\+\+PR4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9465307df267001826deb47a946dab61}{EXTI\+\_\+\+PR\+\_\+\+PR4\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b096f7d09eed26b05531f8b0dbe239c}{EXTI\+\_\+\+PR\+\_\+\+PR5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga319e167fa6e112061997d9a8d79f02f8}{EXTI\+\_\+\+PR\+\_\+\+PR5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b096f7d09eed26b05531f8b0dbe239c}{EXTI\+\_\+\+PR\+\_\+\+PR5\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae216f090307338513e0c48b792ff4380}{EXTI\+\_\+\+PR\+\_\+\+PR6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6f47cd1f602692258985784ed5e8e76}{EXTI\+\_\+\+PR\+\_\+\+PR6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae216f090307338513e0c48b792ff4380}{EXTI\+\_\+\+PR\+\_\+\+PR6\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81bf1c350de28d01e9d252a2a7907a1c}{EXTI\+\_\+\+PR\+\_\+\+PR7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17ea7e3fb89e98fd6a232f453fcff9e}{EXTI\+\_\+\+PR\+\_\+\+PR7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81bf1c350de28d01e9d252a2a7907a1c}{EXTI\+\_\+\+PR\+\_\+\+PR7\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf15f6df00912ea82ed99154c1824543}{EXTI\+\_\+\+PR\+\_\+\+PR8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa82e0dcb4961a32a9b7ebdf30493156d}{EXTI\+\_\+\+PR\+\_\+\+PR8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf15f6df00912ea82ed99154c1824543}{EXTI\+\_\+\+PR\+\_\+\+PR8\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5c48dd0cba2bfc3f1cbae965d145019}{EXTI\+\_\+\+PR\+\_\+\+PR9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fcc64f03d79af531febc077f45c48eb}{EXTI\+\_\+\+PR\+\_\+\+PR9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5c48dd0cba2bfc3f1cbae965d145019}{EXTI\+\_\+\+PR\+\_\+\+PR9\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19900075592fba3fc4a6641c5a44a4b4}{EXTI\+\_\+\+PR\+\_\+\+PR10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ef8e9c691b95763007ed228e98fa108}{EXTI\+\_\+\+PR\+\_\+\+PR10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19900075592fba3fc4a6641c5a44a4b4}{EXTI\+\_\+\+PR\+\_\+\+PR10\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80e7dba5b45bb3fa090607a33ea4b4b7}{EXTI\+\_\+\+PR\+\_\+\+PR11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga144f1a41abb7b87a1619c15ba5fb548b}{EXTI\+\_\+\+PR\+\_\+\+PR11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80e7dba5b45bb3fa090607a33ea4b4b7}{EXTI\+\_\+\+PR\+\_\+\+PR11\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a607029be3ca6159090afbf66b84d88}{EXTI\+\_\+\+PR\+\_\+\+PR12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1a68025056b8c84bb13635af5e2a07c}{EXTI\+\_\+\+PR\+\_\+\+PR12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a607029be3ca6159090afbf66b84d88}{EXTI\+\_\+\+PR\+\_\+\+PR12\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46b3cd3e008be5d766a085378dbde61e}{EXTI\+\_\+\+PR\+\_\+\+PR13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3471c79d5b19813785387504a1a5f0c4}{EXTI\+\_\+\+PR\+\_\+\+PR13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46b3cd3e008be5d766a085378dbde61e}{EXTI\+\_\+\+PR\+\_\+\+PR13\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga845983f32b8eccfafede2ece6a9371a1}{EXTI\+\_\+\+PR\+\_\+\+PR14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5396ec2dbbee9d7585224fa12273598}{EXTI\+\_\+\+PR\+\_\+\+PR14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga845983f32b8eccfafede2ece6a9371a1}{EXTI\+\_\+\+PR\+\_\+\+PR14\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac665a7df31dbb829ee5e8c92b35d1e94}{EXTI\+\_\+\+PR\+\_\+\+PR15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga149f9d9d6c1aab867734b59db1117c41}{EXTI\+\_\+\+PR\+\_\+\+PR15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac665a7df31dbb829ee5e8c92b35d1e94}{EXTI\+\_\+\+PR\+\_\+\+PR15\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1577079526c7f1959e2e0c6c3dd8a4e4}{EXTI\+\_\+\+PR\+\_\+\+PR16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa47e5b07d5a407198e09f05262f18bba}{EXTI\+\_\+\+PR\+\_\+\+PR16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1577079526c7f1959e2e0c6c3dd8a4e4}{EXTI\+\_\+\+PR\+\_\+\+PR16\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60b0021b076cb2e50a546abdc74ff497}{EXTI\+\_\+\+PR\+\_\+\+PR17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbc7d82eb61e2adf0a955ef0cc97690f}{EXTI\+\_\+\+PR\+\_\+\+PR17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60b0021b076cb2e50a546abdc74ff497}{EXTI\+\_\+\+PR\+\_\+\+PR17\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09184330e3d3e7839d58dec6b07c284a}{EXTI\+\_\+\+PR\+\_\+\+PR18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga541810a93fbf4cdd9b39f2717f37240d}{EXTI\+\_\+\+PR\+\_\+\+PR18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09184330e3d3e7839d58dec6b07c284a}{EXTI\+\_\+\+PR\+\_\+\+PR18\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2b3167c29bb083e4c0e025846069a78}{EXTI\+\_\+\+PR\+\_\+\+PR19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41e43af631a30492e09e5fd5c50f47f5}{EXTI\+\_\+\+PR\+\_\+\+PR19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2b3167c29bb083e4c0e025846069a78}{EXTI\+\_\+\+PR\+\_\+\+PR19\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac02bf4106a2d978a81fc825c808eace4}{EXTI\+\_\+\+PR\+\_\+\+PR20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39358e6261a245eba447dfc1a1842e32}{EXTI\+\_\+\+PR\+\_\+\+PR20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac02bf4106a2d978a81fc825c808eace4}{EXTI\+\_\+\+PR\+\_\+\+PR20\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe3b7c51abb06113eb6b53ca2c963fba}{EXTI\+\_\+\+PR\+\_\+\+PR21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac14b609a68b5c4cb4a20fb24e34954df}{EXTI\+\_\+\+PR\+\_\+\+PR21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe3b7c51abb06113eb6b53ca2c963fba}{EXTI\+\_\+\+PR\+\_\+\+PR21\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR\+\_\+\+PR22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa13b7a89ed2d6deef9017757d311e52a}{EXTI\+\_\+\+PR\+\_\+\+PR22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR\+\_\+\+PR22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8199f21c468deeb2685865c26770ac07}{EXTI\+\_\+\+PR\+\_\+\+PR22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa13b7a89ed2d6deef9017757d311e52a}{EXTI\+\_\+\+PR\+\_\+\+PR22\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdcd07c55bf5197e31d5ad9ab61747a3}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+\+Msk}}~(0x7\+UL $<$$<$ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+LATENCY}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdcd07c55bf5197e31d5ad9ab61747a3}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+0\+WS}~0x00000000U
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+1\+WS}~0x00000001U
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+2\+WS}~0x00000002U
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+3\+WS}~0x00000003U
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+4\+WS}~0x00000004U
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+5\+WS}~0x00000005U
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+6\+WS}~0x00000006U
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+7\+WS}~0x00000007U
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+PRFTEN\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga727504c465ce30a499631159bc419179}{FLASH\+\_\+\+ACR\+\_\+\+PRFTEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+ACR\+\_\+\+PRFTEN\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+PRFTEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga727504c465ce30a499631159bc419179}{FLASH\+\_\+\+ACR\+\_\+\+PRFTEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+ICEN\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95b43999203bce2ccdea6eba1f9925b9}{FLASH\+\_\+\+ACR\+\_\+\+ICEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+ACR\+\_\+\+ICEN\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+ICEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95b43999203bce2ccdea6eba1f9925b9}{FLASH\+\_\+\+ACR\+\_\+\+ICEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+DCEN\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4d8386ca0c38a2a5546714a068e63d5}{FLASH\+\_\+\+ACR\+\_\+\+DCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+ACR\+\_\+\+DCEN\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+DCEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4d8386ca0c38a2a5546714a068e63d5}{FLASH\+\_\+\+ACR\+\_\+\+DCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+ICRST\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga009d7ec202f2ec4e6322d6051731dcea}{FLASH\+\_\+\+ACR\+\_\+\+ICRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+ACR\+\_\+\+ICRST\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+ICRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga009d7ec202f2ec4e6322d6051731dcea}{FLASH\+\_\+\+ACR\+\_\+\+ICRST\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+DCRST\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab292276bf617270acde9e91828cbaede}{FLASH\+\_\+\+ACR\+\_\+\+DCRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+ACR\+\_\+\+DCRST\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+DCRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab292276bf617270acde9e91828cbaede}{FLASH\+\_\+\+ACR\+\_\+\+DCRST\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+EOP\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga386f68b5d2c3622b29811577932360ed}{FLASH\+\_\+\+SR\+\_\+\+EOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+SR\+\_\+\+EOP\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+EOP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga386f68b5d2c3622b29811577932360ed}{FLASH\+\_\+\+SR\+\_\+\+EOP\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+OPERR\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dc6b83794dbfe429f2f2e78f3806962}{FLASH\+\_\+\+SR\+\_\+\+OPERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+SR\+\_\+\+OPERR\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+OPERR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dc6b83794dbfe429f2f2e78f3806962}{FLASH\+\_\+\+SR\+\_\+\+OPERR\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+WRPERR\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65a2ec1cfe4fece014bacf2c1332e659}{FLASH\+\_\+\+SR\+\_\+\+WRPERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+SR\+\_\+\+WRPERR\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+WRPERR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65a2ec1cfe4fece014bacf2c1332e659}{FLASH\+\_\+\+SR\+\_\+\+WRPERR\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+PGAERR\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga433ad5d791f6ffcb202165a0131d00de}{FLASH\+\_\+\+SR\+\_\+\+PGAERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+SR\+\_\+\+PGAERR\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+PGAERR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga433ad5d791f6ffcb202165a0131d00de}{FLASH\+\_\+\+SR\+\_\+\+PGAERR\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+PGPERR\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6caf6ab98ec1dd59205297dcf582c945}{FLASH\+\_\+\+SR\+\_\+\+PGPERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+SR\+\_\+\+PGPERR\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+PGPERR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6caf6ab98ec1dd59205297dcf582c945}{FLASH\+\_\+\+SR\+\_\+\+PGPERR\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+PGSERR\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf315476e1c4d69765908a72e0d1946be}{FLASH\+\_\+\+SR\+\_\+\+PGSERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+SR\+\_\+\+PGSERR\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+PGSERR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf315476e1c4d69765908a72e0d1946be}{FLASH\+\_\+\+SR\+\_\+\+PGSERR\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3564806c8fbd6e0b6ddde539c3e37045}{FLASH\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+BSY}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3564806c8fbd6e0b6ddde539c3e37045}{FLASH\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+PG\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bc468bdb6b58e9db0f91752dea96b1a}{FLASH\+\_\+\+CR\+\_\+\+PG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+PG\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+PG}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bc468bdb6b58e9db0f91752dea96b1a}{FLASH\+\_\+\+CR\+\_\+\+PG\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+SER\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6479f79813e55ff738208840dd3abfeb}{FLASH\+\_\+\+CR\+\_\+\+SER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+SER\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+SER}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6479f79813e55ff738208840dd3abfeb}{FLASH\+\_\+\+CR\+\_\+\+SER\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+MER\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f1b8b67a6173c11f950347f09e63888}{FLASH\+\_\+\+CR\+\_\+\+MER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+MER\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+MER}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f1b8b67a6173c11f950347f09e63888}{FLASH\+\_\+\+CR\+\_\+\+MER\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67d162f1700e851ee1f94a541f761c7d}{FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+\+Msk}}~(0x0\+FUL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+SNB}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67d162f1700e851ee1f94a541f761c7d}{FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9937f2386c7127f9855f68e2ec121448}{FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+0}}~(0x01\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa70c4abfe231ffeab3f34a97c171427b}{FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+1}}~(0x02\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23c44361d3aaf062fc6b288b1d44b988}{FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+2}}~(0x04\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga417708b5b7aabfe219fb671f2955af31}{FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+3}}~(0x08\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+SNB\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+PSIZE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f6b8486e155b78a7617fe046bade831}{FLASH\+\_\+\+CR\+\_\+\+PSIZE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+PSIZE\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+PSIZE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f6b8486e155b78a7617fe046bade831}{FLASH\+\_\+\+CR\+\_\+\+PSIZE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadbc673f47f1ed33ca4144e9eee91ad6}{FLASH\+\_\+\+CR\+\_\+\+PSIZE\+\_\+0}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+PSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga196dca8b265486bf05782e6bbe81d854}{FLASH\+\_\+\+CR\+\_\+\+PSIZE\+\_\+1}}~(0x2\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+PSIZE\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+STRT\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ce773f84ec7782c408a8d9cef09f496}{FLASH\+\_\+\+CR\+\_\+\+STRT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+STRT\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+STRT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ce773f84ec7782c408a8d9cef09f496}{FLASH\+\_\+\+CR\+\_\+\+STRT\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+EOPIE\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0866e1ddcbf0e7a895ca9a4794db4bd}{FLASH\+\_\+\+CR\+\_\+\+EOPIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+EOPIE\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+EOPIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0866e1ddcbf0e7a895ca9a4794db4bd}{FLASH\+\_\+\+CR\+\_\+\+EOPIE\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+ERRIE\+\_\+\+Pos}~(25U)
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+ERRIE\+\_\+\+Msk}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+ERRIE\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+ERRIE}~FLASH\+\_\+\+CR\+\_\+\+ERRIE\+\_\+\+Msk
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+LOCK\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7954a2bc4dd25495e8c164454817a966}{FLASH\+\_\+\+CR\+\_\+\+LOCK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+LOCK\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+LOCK}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7954a2bc4dd25495e8c164454817a966}{FLASH\+\_\+\+CR\+\_\+\+LOCK\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OPTCR\+\_\+\+OPTLOCK\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4fb506626a51c8b29c864573f6c2835}{FLASH\+\_\+\+OPTCR\+\_\+\+OPTLOCK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OPTCR\+\_\+\+OPTLOCK\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTCR\+\_\+\+OPTLOCK}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4fb506626a51c8b29c864573f6c2835}{FLASH\+\_\+\+OPTCR\+\_\+\+OPTLOCK\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OPTCR\+\_\+\+OPTSTRT\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf93699ed3b5dc9bb83833f2bf1610b11}{FLASH\+\_\+\+OPTCR\+\_\+\+OPTSTRT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OPTCR\+\_\+\+OPTSTRT\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTCR\+\_\+\+OPTSTRT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf93699ed3b5dc9bb83833f2bf1610b11}{FLASH\+\_\+\+OPTCR\+\_\+\+OPTSTRT\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OPTCR\+\_\+\+BOR\+\_\+\+LEV\+\_\+0}~0x00000004U
\item 
\#define {\bfseries FLASH\+\_\+\+OPTCR\+\_\+\+BOR\+\_\+\+LEV\+\_\+1}~0x00000008U
\item 
\#define {\bfseries FLASH\+\_\+\+OPTCR\+\_\+\+BOR\+\_\+\+LEV\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bbb4145b4e60c9aba5a41b52ca7de42}{FLASH\+\_\+\+OPTCR\+\_\+\+BOR\+\_\+\+LEV\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FLASH\+\_\+\+OPTCR\+\_\+\+BOR\+\_\+\+LEV\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTCR\+\_\+\+BOR\+\_\+\+LEV}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bbb4145b4e60c9aba5a41b52ca7de42}{FLASH\+\_\+\+OPTCR\+\_\+\+BOR\+\_\+\+LEV\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OPTCR\+\_\+\+WDG\+\_\+\+SW\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a820fdb171a46fddcc020aa769a7b87}{FLASH\+\_\+\+OPTCR\+\_\+\+WDG\+\_\+\+SW\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OPTCR\+\_\+\+WDG\+\_\+\+SW\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTCR\+\_\+\+WDG\+\_\+\+SW}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a820fdb171a46fddcc020aa769a7b87}{FLASH\+\_\+\+OPTCR\+\_\+\+WDG\+\_\+\+SW\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OPTCR\+\_\+n\+RST\+\_\+\+STOP\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga203b0fae4100b7cb942d38ab22459793}{FLASH\+\_\+\+OPTCR\+\_\+n\+RST\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OPTCR\+\_\+n\+RST\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTCR\+\_\+n\+RST\+\_\+\+STOP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga203b0fae4100b7cb942d38ab22459793}{FLASH\+\_\+\+OPTCR\+\_\+n\+RST\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OPTCR\+\_\+n\+RST\+\_\+\+STDBY\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02c3e4e48e88b93407109e671e8aaf0e}{FLASH\+\_\+\+OPTCR\+\_\+n\+RST\+\_\+\+STDBY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OPTCR\+\_\+n\+RST\+\_\+\+STDBY\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTCR\+\_\+n\+RST\+\_\+\+STDBY}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02c3e4e48e88b93407109e671e8aaf0e}{FLASH\+\_\+\+OPTCR\+\_\+n\+RST\+\_\+\+STDBY\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bc4c590daea652ce57f3a44a6a67d84}{FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTCR\+\_\+\+RDP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bc4c590daea652ce57f3a44a6a67d84}{FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd79ca0fb8dd121074f40b83b2313d12}{FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+0}}~(0x01\+UL $<$$<$ FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga935fe4b6ea955b3dc26110f19e894e60}{FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+1}}~(0x02\+UL $<$$<$ FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02ba844244e374fe8105a7cad59ad523}{FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+2}}~(0x04\+UL $<$$<$ FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga844d4d62b7de476c90dd5f971f5e9041}{FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+3}}~(0x08\+UL $<$$<$ FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73bffe5ebb8d12020ebf3f2875f4a709}{FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+4}}~(0x10\+UL $<$$<$ FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67fef54b7b6c44afcc50e4f20ba461fd}{FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+5}}~(0x20\+UL $<$$<$ FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18946cdea0f463f1e5386f42986f7e67}{FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+6}}~(0x40\+UL $<$$<$ FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad00a8584a84d18d76e147e4873740b4d}{FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+7}}~(0x80\+UL $<$$<$ FLASH\+\_\+\+OPTCR\+\_\+\+RDP\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae33aa677769879cad328db0ee92829df}{FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTCR\+\_\+n\+WRP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae33aa677769879cad328db0ee92829df}{FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+0}~0x00010000U
\item 
\#define {\bfseries FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+1}~0x00020000U
\item 
\#define {\bfseries FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+2}~0x00040000U
\item 
\#define {\bfseries FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+3}~0x00080000U
\item 
\#define {\bfseries FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+4}~0x00100000U
\item 
\#define {\bfseries FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+5}~0x00200000U
\item 
\#define {\bfseries FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+6}~0x00400000U
\item 
\#define {\bfseries FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+7}~0x00800000U
\item 
\#define {\bfseries FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+8}~0x01000000U
\item 
\#define {\bfseries FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+9}~0x02000000U
\item 
\#define {\bfseries FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+10}~0x04000000U
\item 
\#define {\bfseries FLASH\+\_\+\+OPTCR\+\_\+n\+WRP\+\_\+11}~0x08000000U
\item 
\#define {\bfseries FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga584b3c849783bc64b9fde5f4f15090b6}{FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga584b3c849783bc64b9fde5f4f15090b6}{FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8704f7d9b4f2ed666a36fd524200393}{FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+0}}~(0x001\+UL $<$$<$ FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dbe2ea161a6b8f8f9410097b56e7f37}{FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+1}}~(0x002\+UL $<$$<$ FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95055e7aee08960157182164896ab53e}{FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+2}}~(0x004\+UL $<$$<$ FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga215ec5e70d6f8e9bcfc23e808720b7b5}{FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+3}}~(0x008\+UL $<$$<$ FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga552186f19bc88ebbceb4b20fd17fa15c}{FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+4}}~(0x010\+UL $<$$<$ FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4370733a7b56759492f1af72272d086}{FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+5}}~(0x020\+UL $<$$<$ FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeecb61b8efdc36c40fce01e4cd1d5907}{FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+6}}~(0x040\+UL $<$$<$ FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e3446bcd7be06c230bc6cbceadae5cf}{FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+7}}~(0x080\+UL $<$$<$ FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97aac6b31d856505401e3bef486df10f}{FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+8}}~(0x100\+UL $<$$<$ FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ab067bd8ab9645c93e6acf3b839dd8d}{FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+9}}~(0x200\+UL $<$$<$ FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf08f9db2b0ca30861faac54b6df672e}{FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+10}}~(0x400\+UL $<$$<$ FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga244656eb3ca465d38aba14e92f8c5870}{FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+11}}~(0x800\+UL $<$$<$ FLASH\+\_\+\+OPTCR1\+\_\+n\+WRP\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+SOP\+\_\+\+Pos}~FLASH\+\_\+\+SR\+\_\+\+OPERR\+\_\+\+Pos
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+SOP\+\_\+\+Msk}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dc6b83794dbfe429f2f2e78f3806962}{FLASH\+\_\+\+SR\+\_\+\+OPERR\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+SOP}~FLASH\+\_\+\+SR\+\_\+\+OPERR
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+BYTE0\+\_\+\+ADDRESS\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e53f8ca7c06552c5383884a01908a58}{FLASH\+\_\+\+ACR\+\_\+\+BYTE0\+\_\+\+ADDRESS\+\_\+\+Msk}}~(0x10008\+FUL $<$$<$ FLASH\+\_\+\+ACR\+\_\+\+BYTE0\+\_\+\+ADDRESS\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+BYTE0\+\_\+\+ADDRESS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e53f8ca7c06552c5383884a01908a58}{FLASH\+\_\+\+ACR\+\_\+\+BYTE0\+\_\+\+ADDRESS\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+BYTE2\+\_\+\+ADDRESS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bb60f05f974d5fa62cea9de4dc907d1}{FLASH\+\_\+\+ACR\+\_\+\+BYTE2\+\_\+\+ADDRESS\+\_\+\+Msk}}~(0x40023\+C03\+UL $<$$<$ FLASH\+\_\+\+ACR\+\_\+\+BYTE2\+\_\+\+ADDRESS\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+BYTE2\+\_\+\+ADDRESS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bb60f05f974d5fa62cea9de4dc907d1}{FLASH\+\_\+\+ACR\+\_\+\+BYTE2\+\_\+\+ADDRESS\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+BCR1\+\_\+\+MBKEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fb54a74314811fa88d317a79004527c}{FSMC\+\_\+\+BCR1\+\_\+\+MBKEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BCR1\+\_\+\+MBKEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad154cab86ce34cebfe1f76e5c2f78e61}{FSMC\+\_\+\+BCR1\+\_\+\+MBKEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fb54a74314811fa88d317a79004527c}{FSMC\+\_\+\+BCR1\+\_\+\+MBKEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+BCR1\+\_\+\+MUXEN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1346d0cf99bad4d9863fd777d1930d6c}{FSMC\+\_\+\+BCR1\+\_\+\+MUXEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BCR1\+\_\+\+MUXEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28dd9f93d8687cdc08745df9fcc38e89}{FSMC\+\_\+\+BCR1\+\_\+\+MUXEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1346d0cf99bad4d9863fd777d1930d6c}{FSMC\+\_\+\+BCR1\+\_\+\+MUXEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+BCR1\+\_\+\+MTYP\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76cf34bfdd2f5d9a7959fee17050319f}{FSMC\+\_\+\+BCR1\+\_\+\+MTYP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FSMC\+\_\+\+BCR1\+\_\+\+MTYP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bab7a47703902d187502ac765ebb05d}{FSMC\+\_\+\+BCR1\+\_\+\+MTYP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76cf34bfdd2f5d9a7959fee17050319f}{FSMC\+\_\+\+BCR1\+\_\+\+MTYP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29b921567bd5a422c51f9a0f426ac3f6}{FSMC\+\_\+\+BCR1\+\_\+\+MTYP\+\_\+0}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BCR1\+\_\+\+MTYP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fe2fd14b3c0d88aecfb9cf5b44995a0}{FSMC\+\_\+\+BCR1\+\_\+\+MTYP\+\_\+1}}~(0x2\+UL $<$$<$ FSMC\+\_\+\+BCR1\+\_\+\+MTYP\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+BCR1\+\_\+\+MWID\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e42eb74853897be5a39fe4e8549d166}{FSMC\+\_\+\+BCR1\+\_\+\+MWID\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FSMC\+\_\+\+BCR1\+\_\+\+MWID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa12297787a0580fedbd5244f0caa0a76}{FSMC\+\_\+\+BCR1\+\_\+\+MWID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e42eb74853897be5a39fe4e8549d166}{FSMC\+\_\+\+BCR1\+\_\+\+MWID\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a6fe3b4b28a31c4bbf26a838695fd0c}{FSMC\+\_\+\+BCR1\+\_\+\+MWID\+\_\+0}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BCR1\+\_\+\+MWID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65592a6a20efa6aed5b59fe1eba508d8}{FSMC\+\_\+\+BCR1\+\_\+\+MWID\+\_\+1}}~(0x2\+UL $<$$<$ FSMC\+\_\+\+BCR1\+\_\+\+MWID\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+BCR1\+\_\+\+FACCEN\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5822754c7aa0947d0b6623d884438f0e}{FSMC\+\_\+\+BCR1\+\_\+\+FACCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BCR1\+\_\+\+FACCEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14aaca2a8bccab73c7726cf73ee9be16}{FSMC\+\_\+\+BCR1\+\_\+\+FACCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5822754c7aa0947d0b6623d884438f0e}{FSMC\+\_\+\+BCR1\+\_\+\+FACCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+BCR1\+\_\+\+BURSTEN\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga093941fc5df6f3d174d23a4863be87c3}{FSMC\+\_\+\+BCR1\+\_\+\+BURSTEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BCR1\+\_\+\+BURSTEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94857a0177ae12f1172da65d8708ae97}{FSMC\+\_\+\+BCR1\+\_\+\+BURSTEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga093941fc5df6f3d174d23a4863be87c3}{FSMC\+\_\+\+BCR1\+\_\+\+BURSTEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+BCR1\+\_\+\+WAITPOL\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66ec261e040de2455880252747ec2954}{FSMC\+\_\+\+BCR1\+\_\+\+WAITPOL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BCR1\+\_\+\+WAITPOL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57dbc565fbc7d8ec20fda7ef0da30df4}{FSMC\+\_\+\+BCR1\+\_\+\+WAITPOL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66ec261e040de2455880252747ec2954}{FSMC\+\_\+\+BCR1\+\_\+\+WAITPOL\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+BCR1\+\_\+\+WRAPMOD\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae07f435df040041ae6b196ebc57e5038}{FSMC\+\_\+\+BCR1\+\_\+\+WRAPMOD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BCR1\+\_\+\+WRAPMOD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad215e95feee8339393bd93a2bcea11f1}{FSMC\+\_\+\+BCR1\+\_\+\+WRAPMOD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae07f435df040041ae6b196ebc57e5038}{FSMC\+\_\+\+BCR1\+\_\+\+WRAPMOD\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+BCR1\+\_\+\+WAITCFG\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacccfccbca149c2df3ec50918bcb5822e}{FSMC\+\_\+\+BCR1\+\_\+\+WAITCFG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BCR1\+\_\+\+WAITCFG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga141a337e3f1479e79d62b567ba685bcf}{FSMC\+\_\+\+BCR1\+\_\+\+WAITCFG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacccfccbca149c2df3ec50918bcb5822e}{FSMC\+\_\+\+BCR1\+\_\+\+WAITCFG\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+BCR1\+\_\+\+WREN\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d6049a6f86dcc5df8daaaa481e6927d}{FSMC\+\_\+\+BCR1\+\_\+\+WREN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BCR1\+\_\+\+WREN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7349a91da7ba38277a068f4e8eea314}{FSMC\+\_\+\+BCR1\+\_\+\+WREN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d6049a6f86dcc5df8daaaa481e6927d}{FSMC\+\_\+\+BCR1\+\_\+\+WREN\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+BCR1\+\_\+\+WAITEN\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga423ede6efc2a21e6a832faf9154df8a0}{FSMC\+\_\+\+BCR1\+\_\+\+WAITEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BCR1\+\_\+\+WAITEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe4611a02a4fa635b66d5b5e52328fc5}{FSMC\+\_\+\+BCR1\+\_\+\+WAITEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga423ede6efc2a21e6a832faf9154df8a0}{FSMC\+\_\+\+BCR1\+\_\+\+WAITEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+BCR1\+\_\+\+EXTMOD\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59c8fad26fdda8528641ccde63012333}{FSMC\+\_\+\+BCR1\+\_\+\+EXTMOD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BCR1\+\_\+\+EXTMOD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7936ff74a1cfba880a9b5bc943dc8661}{FSMC\+\_\+\+BCR1\+\_\+\+EXTMOD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59c8fad26fdda8528641ccde63012333}{FSMC\+\_\+\+BCR1\+\_\+\+EXTMOD\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+BCR1\+\_\+\+ASYNCWAIT\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2587d2fc09a87653afa500cc77ce010}{FSMC\+\_\+\+BCR1\+\_\+\+ASYNCWAIT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BCR1\+\_\+\+ASYNCWAIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5673d96c0fb27c7faed335e05ad41c1}{FSMC\+\_\+\+BCR1\+\_\+\+ASYNCWAIT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2587d2fc09a87653afa500cc77ce010}{FSMC\+\_\+\+BCR1\+\_\+\+ASYNCWAIT\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+BCR1\+\_\+\+CPSIZE\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10293af49314e88488ceb0d3e0faa53a}{FSMC\+\_\+\+BCR1\+\_\+\+CPSIZE\+\_\+\+Msk}}~(0x7\+UL $<$$<$ FSMC\+\_\+\+BCR1\+\_\+\+CPSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga192791b6dc4c25e4992b07f098006a4e}{FSMC\+\_\+\+BCR1\+\_\+\+CPSIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10293af49314e88488ceb0d3e0faa53a}{FSMC\+\_\+\+BCR1\+\_\+\+CPSIZE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90f6d13b70b5cadaf0325336ffa204c2}{FSMC\+\_\+\+BCR1\+\_\+\+CPSIZE\+\_\+0}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BCR1\+\_\+\+CPSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23f9cde76aa0df2b76bec396614542d2}{FSMC\+\_\+\+BCR1\+\_\+\+CPSIZE\+\_\+1}}~(0x2\+UL $<$$<$ FSMC\+\_\+\+BCR1\+\_\+\+CPSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b7e96850fe4f75e4ad878696ef94356}{FSMC\+\_\+\+BCR1\+\_\+\+CPSIZE\+\_\+2}}~(0x4\+UL $<$$<$ FSMC\+\_\+\+BCR1\+\_\+\+CPSIZE\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+BCR1\+\_\+\+CBURSTRW\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56ae50002811cf51dce4cb26da2a18bb}{FSMC\+\_\+\+BCR1\+\_\+\+CBURSTRW\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BCR1\+\_\+\+CBURSTRW\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga015672f5aa2132a55e316f5b7a577174}{FSMC\+\_\+\+BCR1\+\_\+\+CBURSTRW}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56ae50002811cf51dce4cb26da2a18bb}{FSMC\+\_\+\+BCR1\+\_\+\+CBURSTRW\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+BCR2\+\_\+\+MBKEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6ef33bf632e3d9fbe345050be4f322a}{FSMC\+\_\+\+BCR2\+\_\+\+MBKEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BCR2\+\_\+\+MBKEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9c99df3c6cebc68f6695ad7bc13f717}{FSMC\+\_\+\+BCR2\+\_\+\+MBKEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6ef33bf632e3d9fbe345050be4f322a}{FSMC\+\_\+\+BCR2\+\_\+\+MBKEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+BCR2\+\_\+\+MUXEN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bf9eb6b6bdd6af3179dddcaabca890a}{FSMC\+\_\+\+BCR2\+\_\+\+MUXEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BCR2\+\_\+\+MUXEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f65c4348ab55c12695730bde8be8986}{FSMC\+\_\+\+BCR2\+\_\+\+MUXEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bf9eb6b6bdd6af3179dddcaabca890a}{FSMC\+\_\+\+BCR2\+\_\+\+MUXEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+BCR2\+\_\+\+MTYP\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga166ddafe3e417b6bb11f233e4e2dedf3}{FSMC\+\_\+\+BCR2\+\_\+\+MTYP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FSMC\+\_\+\+BCR2\+\_\+\+MTYP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdf82247710aaeff72fb37113bff3daf}{FSMC\+\_\+\+BCR2\+\_\+\+MTYP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga166ddafe3e417b6bb11f233e4e2dedf3}{FSMC\+\_\+\+BCR2\+\_\+\+MTYP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac595e1e3045aad0b379367f47bf10a84}{FSMC\+\_\+\+BCR2\+\_\+\+MTYP\+\_\+0}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BCR2\+\_\+\+MTYP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b9e5b00171ea739ba67a627a2484f47}{FSMC\+\_\+\+BCR2\+\_\+\+MTYP\+\_\+1}}~(0x2\+UL $<$$<$ FSMC\+\_\+\+BCR2\+\_\+\+MTYP\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+BCR2\+\_\+\+MWID\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a1f1c8878a8d8a6680537bf0c5ae926}{FSMC\+\_\+\+BCR2\+\_\+\+MWID\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FSMC\+\_\+\+BCR2\+\_\+\+MWID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4099746e30f71a98ea71d1048a5d028a}{FSMC\+\_\+\+BCR2\+\_\+\+MWID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a1f1c8878a8d8a6680537bf0c5ae926}{FSMC\+\_\+\+BCR2\+\_\+\+MWID\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8501d3ce728f6a074061294a9e5a54cf}{FSMC\+\_\+\+BCR2\+\_\+\+MWID\+\_\+0}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BCR2\+\_\+\+MWID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74276c5828d545cf4b2db2d568c60627}{FSMC\+\_\+\+BCR2\+\_\+\+MWID\+\_\+1}}~(0x2\+UL $<$$<$ FSMC\+\_\+\+BCR2\+\_\+\+MWID\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+BCR2\+\_\+\+FACCEN\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga182a7aed98f38419b4d55f4e746ddb78}{FSMC\+\_\+\+BCR2\+\_\+\+FACCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BCR2\+\_\+\+FACCEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a4e1ad30533ab54b45987cab30d51a0}{FSMC\+\_\+\+BCR2\+\_\+\+FACCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga182a7aed98f38419b4d55f4e746ddb78}{FSMC\+\_\+\+BCR2\+\_\+\+FACCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+BCR2\+\_\+\+BURSTEN\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04ef7898a3300a0e437e98e0f3e266e3}{FSMC\+\_\+\+BCR2\+\_\+\+BURSTEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BCR2\+\_\+\+BURSTEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d8202b9b40d3912a6294fe2a0e28ebf}{FSMC\+\_\+\+BCR2\+\_\+\+BURSTEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04ef7898a3300a0e437e98e0f3e266e3}{FSMC\+\_\+\+BCR2\+\_\+\+BURSTEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+BCR2\+\_\+\+WAITPOL\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga363eda93ed7acbb8f0d18a3a291730c7}{FSMC\+\_\+\+BCR2\+\_\+\+WAITPOL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BCR2\+\_\+\+WAITPOL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0f59e7aa2664f9c767ce22bec369698}{FSMC\+\_\+\+BCR2\+\_\+\+WAITPOL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga363eda93ed7acbb8f0d18a3a291730c7}{FSMC\+\_\+\+BCR2\+\_\+\+WAITPOL\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+BCR2\+\_\+\+WRAPMOD\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3424ec4e7bd6b62133ca3427cc80293c}{FSMC\+\_\+\+BCR2\+\_\+\+WRAPMOD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BCR2\+\_\+\+WRAPMOD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e93e4e902a636d4d75a1fd7e884afea}{FSMC\+\_\+\+BCR2\+\_\+\+WRAPMOD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3424ec4e7bd6b62133ca3427cc80293c}{FSMC\+\_\+\+BCR2\+\_\+\+WRAPMOD\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+BCR2\+\_\+\+WAITCFG\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0200789ac85e6c5e1e481c3df1446e18}{FSMC\+\_\+\+BCR2\+\_\+\+WAITCFG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BCR2\+\_\+\+WAITCFG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5141640b4dcb78a524740b681819f9f1}{FSMC\+\_\+\+BCR2\+\_\+\+WAITCFG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0200789ac85e6c5e1e481c3df1446e18}{FSMC\+\_\+\+BCR2\+\_\+\+WAITCFG\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+BCR2\+\_\+\+WREN\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33a8ad888dead565af3852d70b3ad6b9}{FSMC\+\_\+\+BCR2\+\_\+\+WREN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BCR2\+\_\+\+WREN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad446f2fcb7909b80a8c1731141be5186}{FSMC\+\_\+\+BCR2\+\_\+\+WREN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33a8ad888dead565af3852d70b3ad6b9}{FSMC\+\_\+\+BCR2\+\_\+\+WREN\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+BCR2\+\_\+\+WAITEN\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c82d9bdf8bfef070bc96dcfe7e3d8d}{FSMC\+\_\+\+BCR2\+\_\+\+WAITEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BCR2\+\_\+\+WAITEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad015d2aa1c58b48681f35a4f92eaf7f7}{FSMC\+\_\+\+BCR2\+\_\+\+WAITEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c82d9bdf8bfef070bc96dcfe7e3d8d}{FSMC\+\_\+\+BCR2\+\_\+\+WAITEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+BCR2\+\_\+\+EXTMOD\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0d624c95c3930043d2561545ecfd5a5}{FSMC\+\_\+\+BCR2\+\_\+\+EXTMOD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BCR2\+\_\+\+EXTMOD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76d3e5d899ba2399d3318da577d58ac6}{FSMC\+\_\+\+BCR2\+\_\+\+EXTMOD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0d624c95c3930043d2561545ecfd5a5}{FSMC\+\_\+\+BCR2\+\_\+\+EXTMOD\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+BCR2\+\_\+\+ASYNCWAIT\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5afee4a8591dcaaa4161fbb6ca509c68}{FSMC\+\_\+\+BCR2\+\_\+\+ASYNCWAIT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BCR2\+\_\+\+ASYNCWAIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad45d1b552ba61ccbb1dc4ebfc556285a}{FSMC\+\_\+\+BCR2\+\_\+\+ASYNCWAIT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5afee4a8591dcaaa4161fbb6ca509c68}{FSMC\+\_\+\+BCR2\+\_\+\+ASYNCWAIT\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+BCR2\+\_\+\+CPSIZE\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga379d9cd3ddb5ad5c73a6aaecd6a39842}{FSMC\+\_\+\+BCR2\+\_\+\+CPSIZE\+\_\+\+Msk}}~(0x7\+UL $<$$<$ FSMC\+\_\+\+BCR2\+\_\+\+CPSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4546f80f34121d6700fbb8389f69854a}{FSMC\+\_\+\+BCR2\+\_\+\+CPSIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga379d9cd3ddb5ad5c73a6aaecd6a39842}{FSMC\+\_\+\+BCR2\+\_\+\+CPSIZE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bd12d2e7ea6f99a6fb5c2519d3f7a48}{FSMC\+\_\+\+BCR2\+\_\+\+CPSIZE\+\_\+0}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BCR2\+\_\+\+CPSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2db6a0901e5f500c9c907a8fa2304c4d}{FSMC\+\_\+\+BCR2\+\_\+\+CPSIZE\+\_\+1}}~(0x2\+UL $<$$<$ FSMC\+\_\+\+BCR2\+\_\+\+CPSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga983f7ba781deff462208b000d0749d42}{FSMC\+\_\+\+BCR2\+\_\+\+CPSIZE\+\_\+2}}~(0x4\+UL $<$$<$ FSMC\+\_\+\+BCR2\+\_\+\+CPSIZE\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+BCR2\+\_\+\+CBURSTRW\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga354accac428f799c4156a56f43d81c5e}{FSMC\+\_\+\+BCR2\+\_\+\+CBURSTRW\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BCR2\+\_\+\+CBURSTRW\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae64b1874f1ab83a1d0224cb66e504dff}{FSMC\+\_\+\+BCR2\+\_\+\+CBURSTRW}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga354accac428f799c4156a56f43d81c5e}{FSMC\+\_\+\+BCR2\+\_\+\+CBURSTRW\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+BCR3\+\_\+\+MBKEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga969d8a0800e499c8cfaae30766673baf}{FSMC\+\_\+\+BCR3\+\_\+\+MBKEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BCR3\+\_\+\+MBKEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d7810ad338086a1ec9b15f339ed6f4d}{FSMC\+\_\+\+BCR3\+\_\+\+MBKEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga969d8a0800e499c8cfaae30766673baf}{FSMC\+\_\+\+BCR3\+\_\+\+MBKEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+BCR3\+\_\+\+MUXEN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade598d66e7b6ff96d1cc42e78566291b}{FSMC\+\_\+\+BCR3\+\_\+\+MUXEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BCR3\+\_\+\+MUXEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadaae648c8591e7650cba828910638d3d}{FSMC\+\_\+\+BCR3\+\_\+\+MUXEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade598d66e7b6ff96d1cc42e78566291b}{FSMC\+\_\+\+BCR3\+\_\+\+MUXEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+BCR3\+\_\+\+MTYP\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga988d00e68c4a63b1fc0b575bd9297db2}{FSMC\+\_\+\+BCR3\+\_\+\+MTYP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FSMC\+\_\+\+BCR3\+\_\+\+MTYP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga319fb6069b651eb947b4d0ba3c9f6196}{FSMC\+\_\+\+BCR3\+\_\+\+MTYP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga988d00e68c4a63b1fc0b575bd9297db2}{FSMC\+\_\+\+BCR3\+\_\+\+MTYP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf33b80510e653dd32de2ae1ec1a1dfb5}{FSMC\+\_\+\+BCR3\+\_\+\+MTYP\+\_\+0}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BCR3\+\_\+\+MTYP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a038553e3a30df4b6e331cad504069b}{FSMC\+\_\+\+BCR3\+\_\+\+MTYP\+\_\+1}}~(0x2\+UL $<$$<$ FSMC\+\_\+\+BCR3\+\_\+\+MTYP\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+BCR3\+\_\+\+MWID\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cd430671ae5969640d73b758ffdf612}{FSMC\+\_\+\+BCR3\+\_\+\+MWID\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FSMC\+\_\+\+BCR3\+\_\+\+MWID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51097cfe8d4263a30d292e7e9dc73cd2}{FSMC\+\_\+\+BCR3\+\_\+\+MWID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cd430671ae5969640d73b758ffdf612}{FSMC\+\_\+\+BCR3\+\_\+\+MWID\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga373b764c1a4104300eb587aa4510c1f1}{FSMC\+\_\+\+BCR3\+\_\+\+MWID\+\_\+0}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BCR3\+\_\+\+MWID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43c7292c185269cc11d986f3ae0ceb24}{FSMC\+\_\+\+BCR3\+\_\+\+MWID\+\_\+1}}~(0x2\+UL $<$$<$ FSMC\+\_\+\+BCR3\+\_\+\+MWID\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+BCR3\+\_\+\+FACCEN\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38db506ff5f00d90249a3a8521df490b}{FSMC\+\_\+\+BCR3\+\_\+\+FACCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BCR3\+\_\+\+FACCEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga380c39b95426ac9a18c70e3f56016c81}{FSMC\+\_\+\+BCR3\+\_\+\+FACCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38db506ff5f00d90249a3a8521df490b}{FSMC\+\_\+\+BCR3\+\_\+\+FACCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+BCR3\+\_\+\+BURSTEN\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga633d9f36439fa9f12c12c2a46152624b}{FSMC\+\_\+\+BCR3\+\_\+\+BURSTEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BCR3\+\_\+\+BURSTEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9badf60f5caa010e041d66d40af596a}{FSMC\+\_\+\+BCR3\+\_\+\+BURSTEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga633d9f36439fa9f12c12c2a46152624b}{FSMC\+\_\+\+BCR3\+\_\+\+BURSTEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+BCR3\+\_\+\+WAITPOL\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76308f3761147bead10be8690363ba75}{FSMC\+\_\+\+BCR3\+\_\+\+WAITPOL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BCR3\+\_\+\+WAITPOL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbca3d0aa315f3e9bc6bacf244bdb747}{FSMC\+\_\+\+BCR3\+\_\+\+WAITPOL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76308f3761147bead10be8690363ba75}{FSMC\+\_\+\+BCR3\+\_\+\+WAITPOL\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+BCR3\+\_\+\+WRAPMOD\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae03d16e63e73b02834d26f33cc91dc64}{FSMC\+\_\+\+BCR3\+\_\+\+WRAPMOD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BCR3\+\_\+\+WRAPMOD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44fc6e205695d39b63c0f5b18c3cd214}{FSMC\+\_\+\+BCR3\+\_\+\+WRAPMOD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae03d16e63e73b02834d26f33cc91dc64}{FSMC\+\_\+\+BCR3\+\_\+\+WRAPMOD\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+BCR3\+\_\+\+WAITCFG\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86ce7ee19c1952a2cd3a7dd07988d404}{FSMC\+\_\+\+BCR3\+\_\+\+WAITCFG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BCR3\+\_\+\+WAITCFG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab845515c37adae28d0e1452596cca7ea}{FSMC\+\_\+\+BCR3\+\_\+\+WAITCFG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86ce7ee19c1952a2cd3a7dd07988d404}{FSMC\+\_\+\+BCR3\+\_\+\+WAITCFG\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+BCR3\+\_\+\+WREN\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe425cfa93902161f696ee0d9b26e9c5}{FSMC\+\_\+\+BCR3\+\_\+\+WREN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BCR3\+\_\+\+WREN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22c9b0145aa62cafd915a4c7da1931b5}{FSMC\+\_\+\+BCR3\+\_\+\+WREN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe425cfa93902161f696ee0d9b26e9c5}{FSMC\+\_\+\+BCR3\+\_\+\+WREN\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+BCR3\+\_\+\+WAITEN\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga955ff9500147df62bd5e71fd46ab399c}{FSMC\+\_\+\+BCR3\+\_\+\+WAITEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BCR3\+\_\+\+WAITEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9665b36b791862c464f07ad49dea315c}{FSMC\+\_\+\+BCR3\+\_\+\+WAITEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga955ff9500147df62bd5e71fd46ab399c}{FSMC\+\_\+\+BCR3\+\_\+\+WAITEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+BCR3\+\_\+\+EXTMOD\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f660417a9ec23815a2d362dea91b1e3}{FSMC\+\_\+\+BCR3\+\_\+\+EXTMOD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BCR3\+\_\+\+EXTMOD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ab23550b17dca7ede57f8b5ef05f2e7}{FSMC\+\_\+\+BCR3\+\_\+\+EXTMOD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f660417a9ec23815a2d362dea91b1e3}{FSMC\+\_\+\+BCR3\+\_\+\+EXTMOD\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+BCR3\+\_\+\+ASYNCWAIT\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84c1483478667f1f1121b1b53aaf5bbc}{FSMC\+\_\+\+BCR3\+\_\+\+ASYNCWAIT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BCR3\+\_\+\+ASYNCWAIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e16fb6b68a8adb7722871ccdd2d9a44}{FSMC\+\_\+\+BCR3\+\_\+\+ASYNCWAIT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84c1483478667f1f1121b1b53aaf5bbc}{FSMC\+\_\+\+BCR3\+\_\+\+ASYNCWAIT\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+BCR3\+\_\+\+CPSIZE\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31e584400d48bf2a9f09b16d93e9aab4}{FSMC\+\_\+\+BCR3\+\_\+\+CPSIZE\+\_\+\+Msk}}~(0x7\+UL $<$$<$ FSMC\+\_\+\+BCR3\+\_\+\+CPSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49e7953ee4991f90a96c3b6a72315731}{FSMC\+\_\+\+BCR3\+\_\+\+CPSIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31e584400d48bf2a9f09b16d93e9aab4}{FSMC\+\_\+\+BCR3\+\_\+\+CPSIZE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbe607c14de8dfcce9919fecba70f4b4}{FSMC\+\_\+\+BCR3\+\_\+\+CPSIZE\+\_\+0}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BCR3\+\_\+\+CPSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6790c025341fd005cee64fb8a4a231d8}{FSMC\+\_\+\+BCR3\+\_\+\+CPSIZE\+\_\+1}}~(0x2\+UL $<$$<$ FSMC\+\_\+\+BCR3\+\_\+\+CPSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad77d43cb841e9374c76e93ea443630ad}{FSMC\+\_\+\+BCR3\+\_\+\+CPSIZE\+\_\+2}}~(0x4\+UL $<$$<$ FSMC\+\_\+\+BCR3\+\_\+\+CPSIZE\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+BCR3\+\_\+\+CBURSTRW\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad14301188370a35a883fbd2c29fbfab7}{FSMC\+\_\+\+BCR3\+\_\+\+CBURSTRW\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BCR3\+\_\+\+CBURSTRW\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70c6da37696af84767f82efd0df3a7da}{FSMC\+\_\+\+BCR3\+\_\+\+CBURSTRW}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad14301188370a35a883fbd2c29fbfab7}{FSMC\+\_\+\+BCR3\+\_\+\+CBURSTRW\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+BCR4\+\_\+\+MBKEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b3f9e5b69de79c42b203113832b8767}{FSMC\+\_\+\+BCR4\+\_\+\+MBKEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BCR4\+\_\+\+MBKEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a1ea2c2967cda7ef1597c4fb1a9dd9a}{FSMC\+\_\+\+BCR4\+\_\+\+MBKEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b3f9e5b69de79c42b203113832b8767}{FSMC\+\_\+\+BCR4\+\_\+\+MBKEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+BCR4\+\_\+\+MUXEN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1556380a7357a40ef14a0e064adb39ef}{FSMC\+\_\+\+BCR4\+\_\+\+MUXEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BCR4\+\_\+\+MUXEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92d644d34b59762d0b48f7784d3aed4b}{FSMC\+\_\+\+BCR4\+\_\+\+MUXEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1556380a7357a40ef14a0e064adb39ef}{FSMC\+\_\+\+BCR4\+\_\+\+MUXEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+BCR4\+\_\+\+MTYP\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f4900e19f018d5deee5bbbd8605ccc9}{FSMC\+\_\+\+BCR4\+\_\+\+MTYP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FSMC\+\_\+\+BCR4\+\_\+\+MTYP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f9bf2c236b772e76174aff4388a1b6f}{FSMC\+\_\+\+BCR4\+\_\+\+MTYP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f4900e19f018d5deee5bbbd8605ccc9}{FSMC\+\_\+\+BCR4\+\_\+\+MTYP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66d358ec27a34fe13131d852b950643e}{FSMC\+\_\+\+BCR4\+\_\+\+MTYP\+\_\+0}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BCR4\+\_\+\+MTYP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac5abffefdc124215182346aba701183}{FSMC\+\_\+\+BCR4\+\_\+\+MTYP\+\_\+1}}~(0x2\+UL $<$$<$ FSMC\+\_\+\+BCR4\+\_\+\+MTYP\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+BCR4\+\_\+\+MWID\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad01b905b7a139494a1577694bb6401f}{FSMC\+\_\+\+BCR4\+\_\+\+MWID\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FSMC\+\_\+\+BCR4\+\_\+\+MWID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c4ce32ca454c42344cfe73f71abd274}{FSMC\+\_\+\+BCR4\+\_\+\+MWID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad01b905b7a139494a1577694bb6401f}{FSMC\+\_\+\+BCR4\+\_\+\+MWID\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c8f397cfb1f07421abeaf3060f7a329}{FSMC\+\_\+\+BCR4\+\_\+\+MWID\+\_\+0}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BCR4\+\_\+\+MWID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5cd3a31190eb0cea8a72b55d8369970}{FSMC\+\_\+\+BCR4\+\_\+\+MWID\+\_\+1}}~(0x2\+UL $<$$<$ FSMC\+\_\+\+BCR4\+\_\+\+MWID\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+BCR4\+\_\+\+FACCEN\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga887e51078b00ac24b3ac8a5ff1d2290c}{FSMC\+\_\+\+BCR4\+\_\+\+FACCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BCR4\+\_\+\+FACCEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf769d7958a8c610ccca912600e61f30}{FSMC\+\_\+\+BCR4\+\_\+\+FACCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga887e51078b00ac24b3ac8a5ff1d2290c}{FSMC\+\_\+\+BCR4\+\_\+\+FACCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+BCR4\+\_\+\+BURSTEN\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0adae69dfd0ea81a4e50501b4e71dcf1}{FSMC\+\_\+\+BCR4\+\_\+\+BURSTEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BCR4\+\_\+\+BURSTEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c6ffdcee5dc3de1402bd8b644d6ecf4}{FSMC\+\_\+\+BCR4\+\_\+\+BURSTEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0adae69dfd0ea81a4e50501b4e71dcf1}{FSMC\+\_\+\+BCR4\+\_\+\+BURSTEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+BCR4\+\_\+\+WAITPOL\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf12e7172887f85904c50033b9d8b78fd}{FSMC\+\_\+\+BCR4\+\_\+\+WAITPOL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BCR4\+\_\+\+WAITPOL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga485976f8857949064d060374031cad3d}{FSMC\+\_\+\+BCR4\+\_\+\+WAITPOL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf12e7172887f85904c50033b9d8b78fd}{FSMC\+\_\+\+BCR4\+\_\+\+WAITPOL\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+BCR4\+\_\+\+WRAPMOD\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6f39d62a63c9708594f0d9819d3ad2a}{FSMC\+\_\+\+BCR4\+\_\+\+WRAPMOD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BCR4\+\_\+\+WRAPMOD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa35333cfffc35c7948ee0aa0e5672c3c}{FSMC\+\_\+\+BCR4\+\_\+\+WRAPMOD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6f39d62a63c9708594f0d9819d3ad2a}{FSMC\+\_\+\+BCR4\+\_\+\+WRAPMOD\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+BCR4\+\_\+\+WAITCFG\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fe8c8ee1b76354cdd74bb024e2b036d}{FSMC\+\_\+\+BCR4\+\_\+\+WAITCFG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BCR4\+\_\+\+WAITCFG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11c35ab0ee9ee23a5352218b4b84a258}{FSMC\+\_\+\+BCR4\+\_\+\+WAITCFG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fe8c8ee1b76354cdd74bb024e2b036d}{FSMC\+\_\+\+BCR4\+\_\+\+WAITCFG\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+BCR4\+\_\+\+WREN\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3879a08367749ad58d7f17708998f28}{FSMC\+\_\+\+BCR4\+\_\+\+WREN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BCR4\+\_\+\+WREN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf2eef4eb8e6bb99cace5145b6ad09ee}{FSMC\+\_\+\+BCR4\+\_\+\+WREN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3879a08367749ad58d7f17708998f28}{FSMC\+\_\+\+BCR4\+\_\+\+WREN\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+BCR4\+\_\+\+WAITEN\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55ba3588b86b81122eb8da69f0593741}{FSMC\+\_\+\+BCR4\+\_\+\+WAITEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BCR4\+\_\+\+WAITEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga458727d27c2bc7cede05f6537bfc1bd8}{FSMC\+\_\+\+BCR4\+\_\+\+WAITEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55ba3588b86b81122eb8da69f0593741}{FSMC\+\_\+\+BCR4\+\_\+\+WAITEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+BCR4\+\_\+\+EXTMOD\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8d523e6b38ea3647b831b65a596faca}{FSMC\+\_\+\+BCR4\+\_\+\+EXTMOD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BCR4\+\_\+\+EXTMOD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6794966a05855913923294f5c2ab69ed}{FSMC\+\_\+\+BCR4\+\_\+\+EXTMOD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8d523e6b38ea3647b831b65a596faca}{FSMC\+\_\+\+BCR4\+\_\+\+EXTMOD\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+BCR4\+\_\+\+ASYNCWAIT\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga486c5a22b57dba36a2010257c92514ca}{FSMC\+\_\+\+BCR4\+\_\+\+ASYNCWAIT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BCR4\+\_\+\+ASYNCWAIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga158eeaca2258bc25beae918d01e01dd8}{FSMC\+\_\+\+BCR4\+\_\+\+ASYNCWAIT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga486c5a22b57dba36a2010257c92514ca}{FSMC\+\_\+\+BCR4\+\_\+\+ASYNCWAIT\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+BCR4\+\_\+\+CPSIZE\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a79495e98a82e6895d4b51c66b9af59}{FSMC\+\_\+\+BCR4\+\_\+\+CPSIZE\+\_\+\+Msk}}~(0x7\+UL $<$$<$ FSMC\+\_\+\+BCR4\+\_\+\+CPSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad40c68c7a7806c531d78af3ba712f0cd}{FSMC\+\_\+\+BCR4\+\_\+\+CPSIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a79495e98a82e6895d4b51c66b9af59}{FSMC\+\_\+\+BCR4\+\_\+\+CPSIZE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga801fee8ca2fcd5c881f95fa7eb319160}{FSMC\+\_\+\+BCR4\+\_\+\+CPSIZE\+\_\+0}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BCR4\+\_\+\+CPSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7615f0150d36affdecdb05bdff084020}{FSMC\+\_\+\+BCR4\+\_\+\+CPSIZE\+\_\+1}}~(0x2\+UL $<$$<$ FSMC\+\_\+\+BCR4\+\_\+\+CPSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59bdb0695f948fa7369451fc38380c12}{FSMC\+\_\+\+BCR4\+\_\+\+CPSIZE\+\_\+2}}~(0x4\+UL $<$$<$ FSMC\+\_\+\+BCR4\+\_\+\+CPSIZE\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+BCR4\+\_\+\+CBURSTRW\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e8b3d5023ae64207d965b9d26816b72}{FSMC\+\_\+\+BCR4\+\_\+\+CBURSTRW\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BCR4\+\_\+\+CBURSTRW\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19293300b8230e38afa1c16c526b3f29}{FSMC\+\_\+\+BCR4\+\_\+\+CBURSTRW}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e8b3d5023ae64207d965b9d26816b72}{FSMC\+\_\+\+BCR4\+\_\+\+CBURSTRW\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+BTR1\+\_\+\+ADDSET\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b91cf869f5ab06c40ad7620ae59ffa8}{FSMC\+\_\+\+BTR1\+\_\+\+ADDSET\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FSMC\+\_\+\+BTR1\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab457e5d3a33d80db3ad070b1cf57669a}{FSMC\+\_\+\+BTR1\+\_\+\+ADDSET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b91cf869f5ab06c40ad7620ae59ffa8}{FSMC\+\_\+\+BTR1\+\_\+\+ADDSET\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae29ca17c63df62cc12c06e6cfa3429e3}{FSMC\+\_\+\+BTR1\+\_\+\+ADDSET\+\_\+0}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BTR1\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefb98ce348ba665f122e44ddc0390b45}{FSMC\+\_\+\+BTR1\+\_\+\+ADDSET\+\_\+1}}~(0x2\+UL $<$$<$ FSMC\+\_\+\+BTR1\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5e5c5b00c91aca1cc266622d3f30bf0}{FSMC\+\_\+\+BTR1\+\_\+\+ADDSET\+\_\+2}}~(0x4\+UL $<$$<$ FSMC\+\_\+\+BTR1\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f0105afe671cd62730cf879072c80f3}{FSMC\+\_\+\+BTR1\+\_\+\+ADDSET\+\_\+3}}~(0x8\+UL $<$$<$ FSMC\+\_\+\+BTR1\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+BTR1\+\_\+\+ADDHLD\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d1abafea7ca6c3eecc720b4e9e15b3e}{FSMC\+\_\+\+BTR1\+\_\+\+ADDHLD\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FSMC\+\_\+\+BTR1\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc4a3860c48a62ff0290622e1937072d}{FSMC\+\_\+\+BTR1\+\_\+\+ADDHLD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d1abafea7ca6c3eecc720b4e9e15b3e}{FSMC\+\_\+\+BTR1\+\_\+\+ADDHLD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga222a16d5a1a8deebaf39a96d94d3c3f0}{FSMC\+\_\+\+BTR1\+\_\+\+ADDHLD\+\_\+0}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BTR1\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ad1f9164644c4ff4c6ae5a655478abc}{FSMC\+\_\+\+BTR1\+\_\+\+ADDHLD\+\_\+1}}~(0x2\+UL $<$$<$ FSMC\+\_\+\+BTR1\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f9d68df0fd84b77342a565e9faad929}{FSMC\+\_\+\+BTR1\+\_\+\+ADDHLD\+\_\+2}}~(0x4\+UL $<$$<$ FSMC\+\_\+\+BTR1\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e88e45163e76f529b5a94937526f45c}{FSMC\+\_\+\+BTR1\+\_\+\+ADDHLD\+\_\+3}}~(0x8\+UL $<$$<$ FSMC\+\_\+\+BTR1\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+BTR1\+\_\+\+DATAST\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0a503b09190898423d53534300bf397}{FSMC\+\_\+\+BTR1\+\_\+\+DATAST\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FSMC\+\_\+\+BTR1\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae39175370a991b500962fd084230e389}{FSMC\+\_\+\+BTR1\+\_\+\+DATAST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0a503b09190898423d53534300bf397}{FSMC\+\_\+\+BTR1\+\_\+\+DATAST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4488a428f33d96263a00a30af42b849b}{FSMC\+\_\+\+BTR1\+\_\+\+DATAST\+\_\+0}}~(0x01\+UL $<$$<$ FSMC\+\_\+\+BTR1\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad53bd6a1decfafdb420a37453b3b5545}{FSMC\+\_\+\+BTR1\+\_\+\+DATAST\+\_\+1}}~(0x02\+UL $<$$<$ FSMC\+\_\+\+BTR1\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacce8f6cf5a9ba24943b3e762bde00aee}{FSMC\+\_\+\+BTR1\+\_\+\+DATAST\+\_\+2}}~(0x04\+UL $<$$<$ FSMC\+\_\+\+BTR1\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99638cc2cbe0dead029c201e5f30c3a8}{FSMC\+\_\+\+BTR1\+\_\+\+DATAST\+\_\+3}}~(0x08\+UL $<$$<$ FSMC\+\_\+\+BTR1\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46c64dd27460218f4398f84f8a1eb050}{FSMC\+\_\+\+BTR1\+\_\+\+DATAST\+\_\+4}}~(0x10\+UL $<$$<$ FSMC\+\_\+\+BTR1\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d19491b3e729c6aac0fea41cc62b695}{FSMC\+\_\+\+BTR1\+\_\+\+DATAST\+\_\+5}}~(0x20\+UL $<$$<$ FSMC\+\_\+\+BTR1\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50c28cb325d28369d1a9ef764c63887b}{FSMC\+\_\+\+BTR1\+\_\+\+DATAST\+\_\+6}}~(0x40\+UL $<$$<$ FSMC\+\_\+\+BTR1\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f54453aa732f52cbb5a1562d2eddd23}{FSMC\+\_\+\+BTR1\+\_\+\+DATAST\+\_\+7}}~(0x80\+UL $<$$<$ FSMC\+\_\+\+BTR1\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+BTR1\+\_\+\+BUSTURN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedd0e3c6b2b476a6e6c0578a2bdf3d5d}{FSMC\+\_\+\+BTR1\+\_\+\+BUSTURN\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FSMC\+\_\+\+BTR1\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ec9346bbaf845f1dffe33c4a625c0ac}{FSMC\+\_\+\+BTR1\+\_\+\+BUSTURN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedd0e3c6b2b476a6e6c0578a2bdf3d5d}{FSMC\+\_\+\+BTR1\+\_\+\+BUSTURN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c1578a85c4f2cef9e034c7b5da6d454}{FSMC\+\_\+\+BTR1\+\_\+\+BUSTURN\+\_\+0}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BTR1\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf873cbfe4827496215eb08bb33ae4784}{FSMC\+\_\+\+BTR1\+\_\+\+BUSTURN\+\_\+1}}~(0x2\+UL $<$$<$ FSMC\+\_\+\+BTR1\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad768d3ff0a5159e552663c9489b977f6}{FSMC\+\_\+\+BTR1\+\_\+\+BUSTURN\+\_\+2}}~(0x4\+UL $<$$<$ FSMC\+\_\+\+BTR1\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3ecfd25fb64efb3745ee96b2877a017}{FSMC\+\_\+\+BTR1\+\_\+\+BUSTURN\+\_\+3}}~(0x8\+UL $<$$<$ FSMC\+\_\+\+BTR1\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+BTR1\+\_\+\+CLKDIV\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c720b329720574b2c8d30c072f78716}{FSMC\+\_\+\+BTR1\+\_\+\+CLKDIV\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FSMC\+\_\+\+BTR1\+\_\+\+CLKDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7c4dbd43df84559e30a9c332b265ad5}{FSMC\+\_\+\+BTR1\+\_\+\+CLKDIV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c720b329720574b2c8d30c072f78716}{FSMC\+\_\+\+BTR1\+\_\+\+CLKDIV\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe9c9e09de00afad666ace28c608032f}{FSMC\+\_\+\+BTR1\+\_\+\+CLKDIV\+\_\+0}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BTR1\+\_\+\+CLKDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafffebd7a0cf6e6d80b65804c2c50ce62}{FSMC\+\_\+\+BTR1\+\_\+\+CLKDIV\+\_\+1}}~(0x2\+UL $<$$<$ FSMC\+\_\+\+BTR1\+\_\+\+CLKDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43afa754305cc1a7ff3075cdd4309990}{FSMC\+\_\+\+BTR1\+\_\+\+CLKDIV\+\_\+2}}~(0x4\+UL $<$$<$ FSMC\+\_\+\+BTR1\+\_\+\+CLKDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68a146aec5d723a84945ae6da6c0692f}{FSMC\+\_\+\+BTR1\+\_\+\+CLKDIV\+\_\+3}}~(0x8\+UL $<$$<$ FSMC\+\_\+\+BTR1\+\_\+\+CLKDIV\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+BTR1\+\_\+\+DATLAT\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19c7f2d933e94d7f60c22027558f2a23}{FSMC\+\_\+\+BTR1\+\_\+\+DATLAT\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FSMC\+\_\+\+BTR1\+\_\+\+DATLAT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ef6dcccdb11a1b094966be0c019124b}{FSMC\+\_\+\+BTR1\+\_\+\+DATLAT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19c7f2d933e94d7f60c22027558f2a23}{FSMC\+\_\+\+BTR1\+\_\+\+DATLAT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2d832593697ba108d99a97e4fdfd159}{FSMC\+\_\+\+BTR1\+\_\+\+DATLAT\+\_\+0}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BTR1\+\_\+\+DATLAT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a7e4efc546c1c9d16c750a4542e1c55}{FSMC\+\_\+\+BTR1\+\_\+\+DATLAT\+\_\+1}}~(0x2\+UL $<$$<$ FSMC\+\_\+\+BTR1\+\_\+\+DATLAT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22e7d41e0f94ab896c6eea199eb0aef1}{FSMC\+\_\+\+BTR1\+\_\+\+DATLAT\+\_\+2}}~(0x4\+UL $<$$<$ FSMC\+\_\+\+BTR1\+\_\+\+DATLAT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b42f22fc488e0ed0d06832118773123}{FSMC\+\_\+\+BTR1\+\_\+\+DATLAT\+\_\+3}}~(0x8\+UL $<$$<$ FSMC\+\_\+\+BTR1\+\_\+\+DATLAT\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+BTR1\+\_\+\+ACCMOD\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97f35ab9565eeb82324ab5015237cdbd}{FSMC\+\_\+\+BTR1\+\_\+\+ACCMOD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FSMC\+\_\+\+BTR1\+\_\+\+ACCMOD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga027548b6b5971a2c56558932c956fa4c}{FSMC\+\_\+\+BTR1\+\_\+\+ACCMOD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97f35ab9565eeb82324ab5015237cdbd}{FSMC\+\_\+\+BTR1\+\_\+\+ACCMOD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf77aa4936dc4f35d1b426d147c643c80}{FSMC\+\_\+\+BTR1\+\_\+\+ACCMOD\+\_\+0}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BTR1\+\_\+\+ACCMOD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b336cf3ae23cfda19895927b63af558}{FSMC\+\_\+\+BTR1\+\_\+\+ACCMOD\+\_\+1}}~(0x2\+UL $<$$<$ FSMC\+\_\+\+BTR1\+\_\+\+ACCMOD\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+BTR2\+\_\+\+ADDSET\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga903bf76eee82e88b1cefc9d1ed1aa4c7}{FSMC\+\_\+\+BTR2\+\_\+\+ADDSET\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FSMC\+\_\+\+BTR2\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23697810b99730ddf52834a5066c1ba5}{FSMC\+\_\+\+BTR2\+\_\+\+ADDSET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga903bf76eee82e88b1cefc9d1ed1aa4c7}{FSMC\+\_\+\+BTR2\+\_\+\+ADDSET\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga827398dc098f2d08bb77a04b2e7d6ba3}{FSMC\+\_\+\+BTR2\+\_\+\+ADDSET\+\_\+0}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BTR2\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b40f47f2db0db78de6fe2df58b5d591}{FSMC\+\_\+\+BTR2\+\_\+\+ADDSET\+\_\+1}}~(0x2\+UL $<$$<$ FSMC\+\_\+\+BTR2\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga558185a28aeedbb098890348a041a74d}{FSMC\+\_\+\+BTR2\+\_\+\+ADDSET\+\_\+2}}~(0x4\+UL $<$$<$ FSMC\+\_\+\+BTR2\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbd4d42459a990825b61962d9118cd7b}{FSMC\+\_\+\+BTR2\+\_\+\+ADDSET\+\_\+3}}~(0x8\+UL $<$$<$ FSMC\+\_\+\+BTR2\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+BTR2\+\_\+\+ADDHLD\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe23e10bb28cb59dced9d9db5a4106db}{FSMC\+\_\+\+BTR2\+\_\+\+ADDHLD\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FSMC\+\_\+\+BTR2\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac37c974d0260ba1dbd1acaf6fceb425c}{FSMC\+\_\+\+BTR2\+\_\+\+ADDHLD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe23e10bb28cb59dced9d9db5a4106db}{FSMC\+\_\+\+BTR2\+\_\+\+ADDHLD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbf56fc3a549d1e68d56e1587123bd27}{FSMC\+\_\+\+BTR2\+\_\+\+ADDHLD\+\_\+0}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BTR2\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b7d19f02444ce8b3286d44258c6caef}{FSMC\+\_\+\+BTR2\+\_\+\+ADDHLD\+\_\+1}}~(0x2\+UL $<$$<$ FSMC\+\_\+\+BTR2\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e9433e15e301d5d3f0dd6b73c9db2f7}{FSMC\+\_\+\+BTR2\+\_\+\+ADDHLD\+\_\+2}}~(0x4\+UL $<$$<$ FSMC\+\_\+\+BTR2\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc538e46145ed4947194f3ad63e211b7}{FSMC\+\_\+\+BTR2\+\_\+\+ADDHLD\+\_\+3}}~(0x8\+UL $<$$<$ FSMC\+\_\+\+BTR2\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+BTR2\+\_\+\+DATAST\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35f2c0de6b8e42c44f1006a29507ce07}{FSMC\+\_\+\+BTR2\+\_\+\+DATAST\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FSMC\+\_\+\+BTR2\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe1d3fe096ea53ea073b78bd6ddbff58}{FSMC\+\_\+\+BTR2\+\_\+\+DATAST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35f2c0de6b8e42c44f1006a29507ce07}{FSMC\+\_\+\+BTR2\+\_\+\+DATAST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa066dab45a22ebd3a7102b92dcd251bd}{FSMC\+\_\+\+BTR2\+\_\+\+DATAST\+\_\+0}}~(0x01\+UL $<$$<$ FSMC\+\_\+\+BTR2\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68c15ca5fdd13efb5499f0e86bd5bc88}{FSMC\+\_\+\+BTR2\+\_\+\+DATAST\+\_\+1}}~(0x02\+UL $<$$<$ FSMC\+\_\+\+BTR2\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36cfe553d431ca6976f0d36c73045836}{FSMC\+\_\+\+BTR2\+\_\+\+DATAST\+\_\+2}}~(0x04\+UL $<$$<$ FSMC\+\_\+\+BTR2\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga874499b29d2b72a75265f16a2d8ed834}{FSMC\+\_\+\+BTR2\+\_\+\+DATAST\+\_\+3}}~(0x08\+UL $<$$<$ FSMC\+\_\+\+BTR2\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4856fb97d7d04d612f24d7267e6c9b76}{FSMC\+\_\+\+BTR2\+\_\+\+DATAST\+\_\+4}}~(0x10\+UL $<$$<$ FSMC\+\_\+\+BTR2\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb50ada649984a8bde5535cc3163344c}{FSMC\+\_\+\+BTR2\+\_\+\+DATAST\+\_\+5}}~(0x20\+UL $<$$<$ FSMC\+\_\+\+BTR2\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac4784549001168b5ab21a93852100d0}{FSMC\+\_\+\+BTR2\+\_\+\+DATAST\+\_\+6}}~(0x40\+UL $<$$<$ FSMC\+\_\+\+BTR2\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bdd6994cb33a10447cbce5c563746da}{FSMC\+\_\+\+BTR2\+\_\+\+DATAST\+\_\+7}}~(0x80\+UL $<$$<$ FSMC\+\_\+\+BTR2\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+BTR2\+\_\+\+BUSTURN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92af3fcfa317680d6fc598faa951d8e9}{FSMC\+\_\+\+BTR2\+\_\+\+BUSTURN\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FSMC\+\_\+\+BTR2\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ae7c94522af51d2f96a0fa715dfa9b0}{FSMC\+\_\+\+BTR2\+\_\+\+BUSTURN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92af3fcfa317680d6fc598faa951d8e9}{FSMC\+\_\+\+BTR2\+\_\+\+BUSTURN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2617a99e5eab8b31ff168557f93852a3}{FSMC\+\_\+\+BTR2\+\_\+\+BUSTURN\+\_\+0}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BTR2\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83871fa5cde9d72ec840d29d43aa2e57}{FSMC\+\_\+\+BTR2\+\_\+\+BUSTURN\+\_\+1}}~(0x2\+UL $<$$<$ FSMC\+\_\+\+BTR2\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacada2902f8612df1e5ac6e224bcf8d3c}{FSMC\+\_\+\+BTR2\+\_\+\+BUSTURN\+\_\+2}}~(0x4\+UL $<$$<$ FSMC\+\_\+\+BTR2\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66ad543195f36fdb3efdf7550381f982}{FSMC\+\_\+\+BTR2\+\_\+\+BUSTURN\+\_\+3}}~(0x8\+UL $<$$<$ FSMC\+\_\+\+BTR2\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+BTR2\+\_\+\+CLKDIV\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe9c74d5bceaaa34ce11040cff130c7c}{FSMC\+\_\+\+BTR2\+\_\+\+CLKDIV\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FSMC\+\_\+\+BTR2\+\_\+\+CLKDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37fdb25c494cf314cb680f84c5e0a503}{FSMC\+\_\+\+BTR2\+\_\+\+CLKDIV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe9c74d5bceaaa34ce11040cff130c7c}{FSMC\+\_\+\+BTR2\+\_\+\+CLKDIV\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ac8729c8ac330f6ade93a6a15a4ba70}{FSMC\+\_\+\+BTR2\+\_\+\+CLKDIV\+\_\+0}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BTR2\+\_\+\+CLKDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31920e8bf2d83ad3c2849f8e942bb6e4}{FSMC\+\_\+\+BTR2\+\_\+\+CLKDIV\+\_\+1}}~(0x2\+UL $<$$<$ FSMC\+\_\+\+BTR2\+\_\+\+CLKDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5ba3172687049c687e3a38ec08d6c5a}{FSMC\+\_\+\+BTR2\+\_\+\+CLKDIV\+\_\+2}}~(0x4\+UL $<$$<$ FSMC\+\_\+\+BTR2\+\_\+\+CLKDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga453c2a90dc3340596c9d34672cede6a0}{FSMC\+\_\+\+BTR2\+\_\+\+CLKDIV\+\_\+3}}~(0x8\+UL $<$$<$ FSMC\+\_\+\+BTR2\+\_\+\+CLKDIV\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+BTR2\+\_\+\+DATLAT\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3518166716c8654e8c0ad881bf0d2c66}{FSMC\+\_\+\+BTR2\+\_\+\+DATLAT\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FSMC\+\_\+\+BTR2\+\_\+\+DATLAT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3247db1653b31df0c34ab7898400bb5}{FSMC\+\_\+\+BTR2\+\_\+\+DATLAT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3518166716c8654e8c0ad881bf0d2c66}{FSMC\+\_\+\+BTR2\+\_\+\+DATLAT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0510047c932d2833f6cbe0a4a5d7b9b5}{FSMC\+\_\+\+BTR2\+\_\+\+DATLAT\+\_\+0}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BTR2\+\_\+\+DATLAT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e1852b706b3c719c0eab8ef863b39e0}{FSMC\+\_\+\+BTR2\+\_\+\+DATLAT\+\_\+1}}~(0x2\+UL $<$$<$ FSMC\+\_\+\+BTR2\+\_\+\+DATLAT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ace24f50d1c51c978af55d47c13c0e9}{FSMC\+\_\+\+BTR2\+\_\+\+DATLAT\+\_\+2}}~(0x4\+UL $<$$<$ FSMC\+\_\+\+BTR2\+\_\+\+DATLAT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99389b63c4dee3c54aa1de36a4119add}{FSMC\+\_\+\+BTR2\+\_\+\+DATLAT\+\_\+3}}~(0x8\+UL $<$$<$ FSMC\+\_\+\+BTR2\+\_\+\+DATLAT\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+BTR2\+\_\+\+ACCMOD\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad11258e9138b98bf6387167f0a2645f9}{FSMC\+\_\+\+BTR2\+\_\+\+ACCMOD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FSMC\+\_\+\+BTR2\+\_\+\+ACCMOD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07b93600977cde6e31a9464f87606043}{FSMC\+\_\+\+BTR2\+\_\+\+ACCMOD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad11258e9138b98bf6387167f0a2645f9}{FSMC\+\_\+\+BTR2\+\_\+\+ACCMOD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9383d89d5e557a166f6b8290892b89b3}{FSMC\+\_\+\+BTR2\+\_\+\+ACCMOD\+\_\+0}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BTR2\+\_\+\+ACCMOD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad200e1dc2d1835e3dc0fa8f0483eb2c0}{FSMC\+\_\+\+BTR2\+\_\+\+ACCMOD\+\_\+1}}~(0x2\+UL $<$$<$ FSMC\+\_\+\+BTR2\+\_\+\+ACCMOD\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+BTR3\+\_\+\+ADDSET\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a2fd577c6b176ec1d1ed35f4230ea74}{FSMC\+\_\+\+BTR3\+\_\+\+ADDSET\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FSMC\+\_\+\+BTR3\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3e55daf436a25fadae7384611aa0f89}{FSMC\+\_\+\+BTR3\+\_\+\+ADDSET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a2fd577c6b176ec1d1ed35f4230ea74}{FSMC\+\_\+\+BTR3\+\_\+\+ADDSET\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6a21211dd7a3445e944af0fe1a4b600}{FSMC\+\_\+\+BTR3\+\_\+\+ADDSET\+\_\+0}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BTR3\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51c23d36fa8e7e38048d94830bf0f74f}{FSMC\+\_\+\+BTR3\+\_\+\+ADDSET\+\_\+1}}~(0x2\+UL $<$$<$ FSMC\+\_\+\+BTR3\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93be4171cb7d0b66d8d4d12e61b07b88}{FSMC\+\_\+\+BTR3\+\_\+\+ADDSET\+\_\+2}}~(0x4\+UL $<$$<$ FSMC\+\_\+\+BTR3\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab01cf0b1c88857669d10fee8d7ba4d85}{FSMC\+\_\+\+BTR3\+\_\+\+ADDSET\+\_\+3}}~(0x8\+UL $<$$<$ FSMC\+\_\+\+BTR3\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+BTR3\+\_\+\+ADDHLD\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bf5884c4cc7c453908e3ac5272244b7}{FSMC\+\_\+\+BTR3\+\_\+\+ADDHLD\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FSMC\+\_\+\+BTR3\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7833ee760b2400e6fb483b1d83cbdff3}{FSMC\+\_\+\+BTR3\+\_\+\+ADDHLD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bf5884c4cc7c453908e3ac5272244b7}{FSMC\+\_\+\+BTR3\+\_\+\+ADDHLD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad417ccae1c4018d0ff5c76c942aeb2ca}{FSMC\+\_\+\+BTR3\+\_\+\+ADDHLD\+\_\+0}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BTR3\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60d0ae6af13ef088367cef06c7f207d3}{FSMC\+\_\+\+BTR3\+\_\+\+ADDHLD\+\_\+1}}~(0x2\+UL $<$$<$ FSMC\+\_\+\+BTR3\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac029aaed48e2a3e2eedf767fe0ce0b92}{FSMC\+\_\+\+BTR3\+\_\+\+ADDHLD\+\_\+2}}~(0x4\+UL $<$$<$ FSMC\+\_\+\+BTR3\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b6aab5907bc42e140ca5a4d60fcd64c}{FSMC\+\_\+\+BTR3\+\_\+\+ADDHLD\+\_\+3}}~(0x8\+UL $<$$<$ FSMC\+\_\+\+BTR3\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+BTR3\+\_\+\+DATAST\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf38dfdbab53cbef7b90eb2503114f121}{FSMC\+\_\+\+BTR3\+\_\+\+DATAST\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FSMC\+\_\+\+BTR3\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e9ac671a510ee06e86c41d7876ffe10}{FSMC\+\_\+\+BTR3\+\_\+\+DATAST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf38dfdbab53cbef7b90eb2503114f121}{FSMC\+\_\+\+BTR3\+\_\+\+DATAST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65fe87d29c1a4ee0b08014ed8e0423e1}{FSMC\+\_\+\+BTR3\+\_\+\+DATAST\+\_\+0}}~(0x01\+UL $<$$<$ FSMC\+\_\+\+BTR3\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad33e3df5c80255cb5e11ba427e9c224f}{FSMC\+\_\+\+BTR3\+\_\+\+DATAST\+\_\+1}}~(0x02\+UL $<$$<$ FSMC\+\_\+\+BTR3\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a31f070e41c6785ebc606d4f25d103a}{FSMC\+\_\+\+BTR3\+\_\+\+DATAST\+\_\+2}}~(0x04\+UL $<$$<$ FSMC\+\_\+\+BTR3\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad220fbd264261a37eac09d4f6c0b79a2}{FSMC\+\_\+\+BTR3\+\_\+\+DATAST\+\_\+3}}~(0x08\+UL $<$$<$ FSMC\+\_\+\+BTR3\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab78ca925e07c24a308b1e603ed42aae1}{FSMC\+\_\+\+BTR3\+\_\+\+DATAST\+\_\+4}}~(0x10\+UL $<$$<$ FSMC\+\_\+\+BTR3\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b61775591ffb8faef03a13435fd98b8}{FSMC\+\_\+\+BTR3\+\_\+\+DATAST\+\_\+5}}~(0x20\+UL $<$$<$ FSMC\+\_\+\+BTR3\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d58607a3de993f0f7227a14b81ab56c}{FSMC\+\_\+\+BTR3\+\_\+\+DATAST\+\_\+6}}~(0x40\+UL $<$$<$ FSMC\+\_\+\+BTR3\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10dc7226824fa6ad00380417b3ba095d}{FSMC\+\_\+\+BTR3\+\_\+\+DATAST\+\_\+7}}~(0x80\+UL $<$$<$ FSMC\+\_\+\+BTR3\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+BTR3\+\_\+\+BUSTURN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a87c9110d709faefbf2d08ee49ca874}{FSMC\+\_\+\+BTR3\+\_\+\+BUSTURN\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FSMC\+\_\+\+BTR3\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8a3ad9f940c6942682d8d97b1eb0ca4}{FSMC\+\_\+\+BTR3\+\_\+\+BUSTURN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a87c9110d709faefbf2d08ee49ca874}{FSMC\+\_\+\+BTR3\+\_\+\+BUSTURN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga739f2db66e52626aa9a5ee02c11d7a34}{FSMC\+\_\+\+BTR3\+\_\+\+BUSTURN\+\_\+0}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BTR3\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e4c4102ea6e6cf2082e78168edfc18e}{FSMC\+\_\+\+BTR3\+\_\+\+BUSTURN\+\_\+1}}~(0x2\+UL $<$$<$ FSMC\+\_\+\+BTR3\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5eab2601ae3cd040bf44feb3e70c459}{FSMC\+\_\+\+BTR3\+\_\+\+BUSTURN\+\_\+2}}~(0x4\+UL $<$$<$ FSMC\+\_\+\+BTR3\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf61e23804e0fa3ca45f851ca98de371}{FSMC\+\_\+\+BTR3\+\_\+\+BUSTURN\+\_\+3}}~(0x8\+UL $<$$<$ FSMC\+\_\+\+BTR3\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+BTR3\+\_\+\+CLKDIV\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga050d3fd57381342b9c5d1153623e5d64}{FSMC\+\_\+\+BTR3\+\_\+\+CLKDIV\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FSMC\+\_\+\+BTR3\+\_\+\+CLKDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47a8d8e279c50995143ecf4124580703}{FSMC\+\_\+\+BTR3\+\_\+\+CLKDIV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga050d3fd57381342b9c5d1153623e5d64}{FSMC\+\_\+\+BTR3\+\_\+\+CLKDIV\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd9c93b0ee64856981394a63d6a3a964}{FSMC\+\_\+\+BTR3\+\_\+\+CLKDIV\+\_\+0}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BTR3\+\_\+\+CLKDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98fa7611b4ae197ab25cdf1cae9f8ee1}{FSMC\+\_\+\+BTR3\+\_\+\+CLKDIV\+\_\+1}}~(0x2\+UL $<$$<$ FSMC\+\_\+\+BTR3\+\_\+\+CLKDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf806c044b2a3d1417acc79907dcaef4b}{FSMC\+\_\+\+BTR3\+\_\+\+CLKDIV\+\_\+2}}~(0x4\+UL $<$$<$ FSMC\+\_\+\+BTR3\+\_\+\+CLKDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9bf0683d046f9bcfb0d55a065ae69ab}{FSMC\+\_\+\+BTR3\+\_\+\+CLKDIV\+\_\+3}}~(0x8\+UL $<$$<$ FSMC\+\_\+\+BTR3\+\_\+\+CLKDIV\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+BTR3\+\_\+\+DATLAT\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e8b7682eb997746f807814f4d41ca6b}{FSMC\+\_\+\+BTR3\+\_\+\+DATLAT\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FSMC\+\_\+\+BTR3\+\_\+\+DATLAT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa88a80458ddd56b0dfa7cf3599b986dd}{FSMC\+\_\+\+BTR3\+\_\+\+DATLAT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e8b7682eb997746f807814f4d41ca6b}{FSMC\+\_\+\+BTR3\+\_\+\+DATLAT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga655083fdb0e563b9a4d6ea589194ba02}{FSMC\+\_\+\+BTR3\+\_\+\+DATLAT\+\_\+0}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BTR3\+\_\+\+DATLAT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga486280713c8f07d7033bce4e74825130}{FSMC\+\_\+\+BTR3\+\_\+\+DATLAT\+\_\+1}}~(0x2\+UL $<$$<$ FSMC\+\_\+\+BTR3\+\_\+\+DATLAT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8314e30c84dccd983de04fdeeb57c360}{FSMC\+\_\+\+BTR3\+\_\+\+DATLAT\+\_\+2}}~(0x4\+UL $<$$<$ FSMC\+\_\+\+BTR3\+\_\+\+DATLAT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7e7da5269a2dac164c9d1d01da2bc28}{FSMC\+\_\+\+BTR3\+\_\+\+DATLAT\+\_\+3}}~(0x8\+UL $<$$<$ FSMC\+\_\+\+BTR3\+\_\+\+DATLAT\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+BTR3\+\_\+\+ACCMOD\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02766e5c7ca9549655ea80d68267062e}{FSMC\+\_\+\+BTR3\+\_\+\+ACCMOD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FSMC\+\_\+\+BTR3\+\_\+\+ACCMOD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56c8f213e437ceed2140f2c16a0416cd}{FSMC\+\_\+\+BTR3\+\_\+\+ACCMOD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02766e5c7ca9549655ea80d68267062e}{FSMC\+\_\+\+BTR3\+\_\+\+ACCMOD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d50e71940995d42c5f9fadcb7cd61f2}{FSMC\+\_\+\+BTR3\+\_\+\+ACCMOD\+\_\+0}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BTR3\+\_\+\+ACCMOD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8bbfd5e08b73d1c5de53ee0ff0ddb9a}{FSMC\+\_\+\+BTR3\+\_\+\+ACCMOD\+\_\+1}}~(0x2\+UL $<$$<$ FSMC\+\_\+\+BTR3\+\_\+\+ACCMOD\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+BTR4\+\_\+\+ADDSET\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ffb05b35bc25ca9f5f8629e241482c2}{FSMC\+\_\+\+BTR4\+\_\+\+ADDSET\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FSMC\+\_\+\+BTR4\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab44cc2146b4cf6bc8f43292512fd8cf8}{FSMC\+\_\+\+BTR4\+\_\+\+ADDSET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ffb05b35bc25ca9f5f8629e241482c2}{FSMC\+\_\+\+BTR4\+\_\+\+ADDSET\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0ee1ab3716b0ab1a4e7b51234af7c63}{FSMC\+\_\+\+BTR4\+\_\+\+ADDSET\+\_\+0}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BTR4\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd427c001c5b17a3e083c81f6b228a50}{FSMC\+\_\+\+BTR4\+\_\+\+ADDSET\+\_\+1}}~(0x2\+UL $<$$<$ FSMC\+\_\+\+BTR4\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae722fdaa69bfb7622aa80c82e3772949}{FSMC\+\_\+\+BTR4\+\_\+\+ADDSET\+\_\+2}}~(0x4\+UL $<$$<$ FSMC\+\_\+\+BTR4\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f8ab4a1c7fe6e7dc2b093add88c274e}{FSMC\+\_\+\+BTR4\+\_\+\+ADDSET\+\_\+3}}~(0x8\+UL $<$$<$ FSMC\+\_\+\+BTR4\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+BTR4\+\_\+\+ADDHLD\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaabb5da557aa89d3f786f2bae2fb3bf0}{FSMC\+\_\+\+BTR4\+\_\+\+ADDHLD\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FSMC\+\_\+\+BTR4\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e52ae9a5d59507bdf9f4f9da19444ed}{FSMC\+\_\+\+BTR4\+\_\+\+ADDHLD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaabb5da557aa89d3f786f2bae2fb3bf0}{FSMC\+\_\+\+BTR4\+\_\+\+ADDHLD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf6200f13c3eed1e9646750897a987a2}{FSMC\+\_\+\+BTR4\+\_\+\+ADDHLD\+\_\+0}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BTR4\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0803bc2ad60138e0eef53a53ca5bf537}{FSMC\+\_\+\+BTR4\+\_\+\+ADDHLD\+\_\+1}}~(0x2\+UL $<$$<$ FSMC\+\_\+\+BTR4\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga893711250b9d3ea2e5e48ca53d1e0147}{FSMC\+\_\+\+BTR4\+\_\+\+ADDHLD\+\_\+2}}~(0x4\+UL $<$$<$ FSMC\+\_\+\+BTR4\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75c73d4bb0ddcac383ca610a604d95b3}{FSMC\+\_\+\+BTR4\+\_\+\+ADDHLD\+\_\+3}}~(0x8\+UL $<$$<$ FSMC\+\_\+\+BTR4\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+BTR4\+\_\+\+DATAST\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab99647a6ac8c924ad739bc5cc7244c01}{FSMC\+\_\+\+BTR4\+\_\+\+DATAST\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FSMC\+\_\+\+BTR4\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c28625ee031527a29f7cb7db1bb97cf}{FSMC\+\_\+\+BTR4\+\_\+\+DATAST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab99647a6ac8c924ad739bc5cc7244c01}{FSMC\+\_\+\+BTR4\+\_\+\+DATAST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdb0212604c6c58c9524adc7931e2897}{FSMC\+\_\+\+BTR4\+\_\+\+DATAST\+\_\+0}}~(0x01\+UL $<$$<$ FSMC\+\_\+\+BTR4\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2353d753ca5532703b4f822b7d2a7382}{FSMC\+\_\+\+BTR4\+\_\+\+DATAST\+\_\+1}}~(0x02\+UL $<$$<$ FSMC\+\_\+\+BTR4\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d82a6f3fcf69d6b96968118db7b8216}{FSMC\+\_\+\+BTR4\+\_\+\+DATAST\+\_\+2}}~(0x04\+UL $<$$<$ FSMC\+\_\+\+BTR4\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e0860f92bb204c4b5902d3e34b8b30a}{FSMC\+\_\+\+BTR4\+\_\+\+DATAST\+\_\+3}}~(0x08\+UL $<$$<$ FSMC\+\_\+\+BTR4\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d6f871ca941d2beed194d2fc5190183}{FSMC\+\_\+\+BTR4\+\_\+\+DATAST\+\_\+4}}~(0x10\+UL $<$$<$ FSMC\+\_\+\+BTR4\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa798a7170769793b25d5cc37e9eff679}{FSMC\+\_\+\+BTR4\+\_\+\+DATAST\+\_\+5}}~(0x20\+UL $<$$<$ FSMC\+\_\+\+BTR4\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4c89f39ac5a74bdd3fc406da173fe79}{FSMC\+\_\+\+BTR4\+\_\+\+DATAST\+\_\+6}}~(0x40\+UL $<$$<$ FSMC\+\_\+\+BTR4\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga633b76f7fce6507cf044dcb3d82a0d8d}{FSMC\+\_\+\+BTR4\+\_\+\+DATAST\+\_\+7}}~(0x80\+UL $<$$<$ FSMC\+\_\+\+BTR4\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+BTR4\+\_\+\+BUSTURN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa72c6ff1ec6f4fb7dee9a109ddc9835f}{FSMC\+\_\+\+BTR4\+\_\+\+BUSTURN\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FSMC\+\_\+\+BTR4\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga207a9eedfc1b244c393be3c34ea60a15}{FSMC\+\_\+\+BTR4\+\_\+\+BUSTURN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa72c6ff1ec6f4fb7dee9a109ddc9835f}{FSMC\+\_\+\+BTR4\+\_\+\+BUSTURN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dec1fa50fca6639be7179d445aacfe4}{FSMC\+\_\+\+BTR4\+\_\+\+BUSTURN\+\_\+0}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BTR4\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1db211382068251dc5cfe44a175e639}{FSMC\+\_\+\+BTR4\+\_\+\+BUSTURN\+\_\+1}}~(0x2\+UL $<$$<$ FSMC\+\_\+\+BTR4\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5391a8c2a1e8cd6abb81fa5b2836464}{FSMC\+\_\+\+BTR4\+\_\+\+BUSTURN\+\_\+2}}~(0x4\+UL $<$$<$ FSMC\+\_\+\+BTR4\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbfd74790a1e25339151de440e3a93e5}{FSMC\+\_\+\+BTR4\+\_\+\+BUSTURN\+\_\+3}}~(0x8\+UL $<$$<$ FSMC\+\_\+\+BTR4\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+BTR4\+\_\+\+CLKDIV\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20d19a8021d7c397928886a751546a0f}{FSMC\+\_\+\+BTR4\+\_\+\+CLKDIV\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FSMC\+\_\+\+BTR4\+\_\+\+CLKDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ac39964e3792653e454538407b11504}{FSMC\+\_\+\+BTR4\+\_\+\+CLKDIV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20d19a8021d7c397928886a751546a0f}{FSMC\+\_\+\+BTR4\+\_\+\+CLKDIV\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacee394c98ac568fe1d6df61c887ed53}{FSMC\+\_\+\+BTR4\+\_\+\+CLKDIV\+\_\+0}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BTR4\+\_\+\+CLKDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c7cd1d1a4954d494bd107400925f86f}{FSMC\+\_\+\+BTR4\+\_\+\+CLKDIV\+\_\+1}}~(0x2\+UL $<$$<$ FSMC\+\_\+\+BTR4\+\_\+\+CLKDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93b0ab3235ffacca24e6b285460c5dd3}{FSMC\+\_\+\+BTR4\+\_\+\+CLKDIV\+\_\+2}}~(0x4\+UL $<$$<$ FSMC\+\_\+\+BTR4\+\_\+\+CLKDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga931463443390c5a706303e87a538d1ce}{FSMC\+\_\+\+BTR4\+\_\+\+CLKDIV\+\_\+3}}~(0x8\+UL $<$$<$ FSMC\+\_\+\+BTR4\+\_\+\+CLKDIV\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+BTR4\+\_\+\+DATLAT\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga737ae8e9d7fbf9906256a03e24d498aa}{FSMC\+\_\+\+BTR4\+\_\+\+DATLAT\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FSMC\+\_\+\+BTR4\+\_\+\+DATLAT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa53cb7c299e794915d3aba803374adca}{FSMC\+\_\+\+BTR4\+\_\+\+DATLAT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga737ae8e9d7fbf9906256a03e24d498aa}{FSMC\+\_\+\+BTR4\+\_\+\+DATLAT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2315f17d1cd7dd9da1b0ee2f7e4ea29}{FSMC\+\_\+\+BTR4\+\_\+\+DATLAT\+\_\+0}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BTR4\+\_\+\+DATLAT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga808a7d758e6ca75c573d08ee92228745}{FSMC\+\_\+\+BTR4\+\_\+\+DATLAT\+\_\+1}}~(0x2\+UL $<$$<$ FSMC\+\_\+\+BTR4\+\_\+\+DATLAT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac376a62779292d64bfac24d572b743e9}{FSMC\+\_\+\+BTR4\+\_\+\+DATLAT\+\_\+2}}~(0x4\+UL $<$$<$ FSMC\+\_\+\+BTR4\+\_\+\+DATLAT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfc558894dcb263451dbac13f48fffe1}{FSMC\+\_\+\+BTR4\+\_\+\+DATLAT\+\_\+3}}~(0x8\+UL $<$$<$ FSMC\+\_\+\+BTR4\+\_\+\+DATLAT\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+BTR4\+\_\+\+ACCMOD\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37535c8d3cc7d4388312e6640d513f6a}{FSMC\+\_\+\+BTR4\+\_\+\+ACCMOD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FSMC\+\_\+\+BTR4\+\_\+\+ACCMOD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbf731d99007936586f9e15f17c3c771}{FSMC\+\_\+\+BTR4\+\_\+\+ACCMOD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37535c8d3cc7d4388312e6640d513f6a}{FSMC\+\_\+\+BTR4\+\_\+\+ACCMOD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e69759ab89b16573bafd2f6ded95bfb}{FSMC\+\_\+\+BTR4\+\_\+\+ACCMOD\+\_\+0}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BTR4\+\_\+\+ACCMOD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e486b11f6af0f566f8843a5c95c6a6c}{FSMC\+\_\+\+BTR4\+\_\+\+ACCMOD\+\_\+1}}~(0x2\+UL $<$$<$ FSMC\+\_\+\+BTR4\+\_\+\+ACCMOD\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+BWTR1\+\_\+\+ADDSET\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga513a9612a5c7c61086b2f85d83e2653f}{FSMC\+\_\+\+BWTR1\+\_\+\+ADDSET\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FSMC\+\_\+\+BWTR1\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aa5ee153cb4bf79f0d4ae2c47f365c4}{FSMC\+\_\+\+BWTR1\+\_\+\+ADDSET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga513a9612a5c7c61086b2f85d83e2653f}{FSMC\+\_\+\+BWTR1\+\_\+\+ADDSET\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacb80aeedb6d0d9cb09e7b4d3ff8b541}{FSMC\+\_\+\+BWTR1\+\_\+\+ADDSET\+\_\+0}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BWTR1\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20dbbdff1e2f1d57727dabbc4b03c840}{FSMC\+\_\+\+BWTR1\+\_\+\+ADDSET\+\_\+1}}~(0x2\+UL $<$$<$ FSMC\+\_\+\+BWTR1\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga411f0d164c26dda8132ff22856757470}{FSMC\+\_\+\+BWTR1\+\_\+\+ADDSET\+\_\+2}}~(0x4\+UL $<$$<$ FSMC\+\_\+\+BWTR1\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e2bc67999e8d2b63771fa223ffa8e4d}{FSMC\+\_\+\+BWTR1\+\_\+\+ADDSET\+\_\+3}}~(0x8\+UL $<$$<$ FSMC\+\_\+\+BWTR1\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+BWTR1\+\_\+\+ADDHLD\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4772c530938b9f655bb0a807b9cd0f9d}{FSMC\+\_\+\+BWTR1\+\_\+\+ADDHLD\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FSMC\+\_\+\+BWTR1\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa3d8ff62f87ab6aeb5170dd67de15cf}{FSMC\+\_\+\+BWTR1\+\_\+\+ADDHLD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4772c530938b9f655bb0a807b9cd0f9d}{FSMC\+\_\+\+BWTR1\+\_\+\+ADDHLD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e24880c23375636d7504d42077a400a}{FSMC\+\_\+\+BWTR1\+\_\+\+ADDHLD\+\_\+0}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BWTR1\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb90dec93198b1d3077feb5fe508f004}{FSMC\+\_\+\+BWTR1\+\_\+\+ADDHLD\+\_\+1}}~(0x2\+UL $<$$<$ FSMC\+\_\+\+BWTR1\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26ef7d6cd5ec547a349462e4f31963b6}{FSMC\+\_\+\+BWTR1\+\_\+\+ADDHLD\+\_\+2}}~(0x4\+UL $<$$<$ FSMC\+\_\+\+BWTR1\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4a961ecd844e14a90d1b2f6c5d59196}{FSMC\+\_\+\+BWTR1\+\_\+\+ADDHLD\+\_\+3}}~(0x8\+UL $<$$<$ FSMC\+\_\+\+BWTR1\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+BWTR1\+\_\+\+DATAST\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3de71f2a794f4e7a5e3135c715f644cc}{FSMC\+\_\+\+BWTR1\+\_\+\+DATAST\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FSMC\+\_\+\+BWTR1\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee2641a6f415d03df324667662bd3dcf}{FSMC\+\_\+\+BWTR1\+\_\+\+DATAST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3de71f2a794f4e7a5e3135c715f644cc}{FSMC\+\_\+\+BWTR1\+\_\+\+DATAST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga162800452847dd98d27a4078370518b2}{FSMC\+\_\+\+BWTR1\+\_\+\+DATAST\+\_\+0}}~(0x01\+UL $<$$<$ FSMC\+\_\+\+BWTR1\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16476bfbbcb9726c1fbc593d3568a514}{FSMC\+\_\+\+BWTR1\+\_\+\+DATAST\+\_\+1}}~(0x02\+UL $<$$<$ FSMC\+\_\+\+BWTR1\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga623de376d9f5189d73068d0865a5049e}{FSMC\+\_\+\+BWTR1\+\_\+\+DATAST\+\_\+2}}~(0x04\+UL $<$$<$ FSMC\+\_\+\+BWTR1\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade0627f53e3df25fdaa973db6159bd70}{FSMC\+\_\+\+BWTR1\+\_\+\+DATAST\+\_\+3}}~(0x08\+UL $<$$<$ FSMC\+\_\+\+BWTR1\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39b5d7ddf6673ff23684c147c192f61b}{FSMC\+\_\+\+BWTR1\+\_\+\+DATAST\+\_\+4}}~(0x10\+UL $<$$<$ FSMC\+\_\+\+BWTR1\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga211042c480c7d87941b584a591f7d0ab}{FSMC\+\_\+\+BWTR1\+\_\+\+DATAST\+\_\+5}}~(0x20\+UL $<$$<$ FSMC\+\_\+\+BWTR1\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62232d4ec2bbbf375cfa555f947345fa}{FSMC\+\_\+\+BWTR1\+\_\+\+DATAST\+\_\+6}}~(0x40\+UL $<$$<$ FSMC\+\_\+\+BWTR1\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7768908f2843432c6e4a4eb8e5153539}{FSMC\+\_\+\+BWTR1\+\_\+\+DATAST\+\_\+7}}~(0x80\+UL $<$$<$ FSMC\+\_\+\+BWTR1\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+BWTR1\+\_\+\+BUSTURN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60c9f9abbf9f8110e9d7d5b729932af0}{FSMC\+\_\+\+BWTR1\+\_\+\+BUSTURN\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FSMC\+\_\+\+BWTR1\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01289633ae20e7face5cb85cc031b532}{FSMC\+\_\+\+BWTR1\+\_\+\+BUSTURN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60c9f9abbf9f8110e9d7d5b729932af0}{FSMC\+\_\+\+BWTR1\+\_\+\+BUSTURN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98fad3a30bdcb37dadcf7a443798e202}{FSMC\+\_\+\+BWTR1\+\_\+\+BUSTURN\+\_\+0}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BWTR1\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c0dc053a9639673abb045e1d50756fa}{FSMC\+\_\+\+BWTR1\+\_\+\+BUSTURN\+\_\+1}}~(0x2\+UL $<$$<$ FSMC\+\_\+\+BWTR1\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafafcc625222c5be36a617572881d6704}{FSMC\+\_\+\+BWTR1\+\_\+\+BUSTURN\+\_\+2}}~(0x4\+UL $<$$<$ FSMC\+\_\+\+BWTR1\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd830ff4d12444139479977ee13c730b}{FSMC\+\_\+\+BWTR1\+\_\+\+BUSTURN\+\_\+3}}~(0x8\+UL $<$$<$ FSMC\+\_\+\+BWTR1\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+BWTR1\+\_\+\+ACCMOD\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb84768b1b7f99be132fd7fabf109710}{FSMC\+\_\+\+BWTR1\+\_\+\+ACCMOD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FSMC\+\_\+\+BWTR1\+\_\+\+ACCMOD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa676b8e4f48602c27ea8edab61ce5db0}{FSMC\+\_\+\+BWTR1\+\_\+\+ACCMOD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb84768b1b7f99be132fd7fabf109710}{FSMC\+\_\+\+BWTR1\+\_\+\+ACCMOD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae87cae14e6bb4403b420fc9e4084d6e2}{FSMC\+\_\+\+BWTR1\+\_\+\+ACCMOD\+\_\+0}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BWTR1\+\_\+\+ACCMOD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0cddde5db2e0bb09f1c8938afd6ac98}{FSMC\+\_\+\+BWTR1\+\_\+\+ACCMOD\+\_\+1}}~(0x2\+UL $<$$<$ FSMC\+\_\+\+BWTR1\+\_\+\+ACCMOD\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+BWTR2\+\_\+\+ADDSET\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga124ca65a19ddd2bf11faba48c98f3e84}{FSMC\+\_\+\+BWTR2\+\_\+\+ADDSET\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FSMC\+\_\+\+BWTR2\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b6553bd9ad305aa42341e08b1736260}{FSMC\+\_\+\+BWTR2\+\_\+\+ADDSET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga124ca65a19ddd2bf11faba48c98f3e84}{FSMC\+\_\+\+BWTR2\+\_\+\+ADDSET\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga593fe1987e8c6052cdb992e629f1d059}{FSMC\+\_\+\+BWTR2\+\_\+\+ADDSET\+\_\+0}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BWTR2\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dc23a2314a44b6ad9f293716f0c8a11}{FSMC\+\_\+\+BWTR2\+\_\+\+ADDSET\+\_\+1}}~(0x2\+UL $<$$<$ FSMC\+\_\+\+BWTR2\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e9c799b36f45cad86a3f98d262baa6d}{FSMC\+\_\+\+BWTR2\+\_\+\+ADDSET\+\_\+2}}~(0x4\+UL $<$$<$ FSMC\+\_\+\+BWTR2\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95abc246eb528275d894346c0665e930}{FSMC\+\_\+\+BWTR2\+\_\+\+ADDSET\+\_\+3}}~(0x8\+UL $<$$<$ FSMC\+\_\+\+BWTR2\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+BWTR2\+\_\+\+ADDHLD\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a432338fb1c54a6d09a5646556dc1a0}{FSMC\+\_\+\+BWTR2\+\_\+\+ADDHLD\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FSMC\+\_\+\+BWTR2\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae879db1879650f99b1c75635884bda17}{FSMC\+\_\+\+BWTR2\+\_\+\+ADDHLD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a432338fb1c54a6d09a5646556dc1a0}{FSMC\+\_\+\+BWTR2\+\_\+\+ADDHLD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5826c5d5c544cd59210c071358fb8e9}{FSMC\+\_\+\+BWTR2\+\_\+\+ADDHLD\+\_\+0}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BWTR2\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga258acf47f7706a1cd0b0a914e63cbe17}{FSMC\+\_\+\+BWTR2\+\_\+\+ADDHLD\+\_\+1}}~(0x2\+UL $<$$<$ FSMC\+\_\+\+BWTR2\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39f1a9ccc80d1218935936539a000b84}{FSMC\+\_\+\+BWTR2\+\_\+\+ADDHLD\+\_\+2}}~(0x4\+UL $<$$<$ FSMC\+\_\+\+BWTR2\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81de376a21fc25a7e1c31db341dfcd3f}{FSMC\+\_\+\+BWTR2\+\_\+\+ADDHLD\+\_\+3}}~(0x8\+UL $<$$<$ FSMC\+\_\+\+BWTR2\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+BWTR2\+\_\+\+DATAST\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a8e67d5ff1e02c745ce4db92a251e7f}{FSMC\+\_\+\+BWTR2\+\_\+\+DATAST\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FSMC\+\_\+\+BWTR2\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab280652524006fbb3820597112136f14}{FSMC\+\_\+\+BWTR2\+\_\+\+DATAST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a8e67d5ff1e02c745ce4db92a251e7f}{FSMC\+\_\+\+BWTR2\+\_\+\+DATAST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a0f0466162848135313296ebf44890}{FSMC\+\_\+\+BWTR2\+\_\+\+DATAST\+\_\+0}}~(0x01\+UL $<$$<$ FSMC\+\_\+\+BWTR2\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51e43e17e99141c9009c779cc359323a}{FSMC\+\_\+\+BWTR2\+\_\+\+DATAST\+\_\+1}}~(0x02\+UL $<$$<$ FSMC\+\_\+\+BWTR2\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f8791c2a33f740f905d45e3754e3353}{FSMC\+\_\+\+BWTR2\+\_\+\+DATAST\+\_\+2}}~(0x04\+UL $<$$<$ FSMC\+\_\+\+BWTR2\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a2a5797dd14b5b89581c5fb08872fae}{FSMC\+\_\+\+BWTR2\+\_\+\+DATAST\+\_\+3}}~(0x08\+UL $<$$<$ FSMC\+\_\+\+BWTR2\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59727cc45244014c0837b63b79787ef8}{FSMC\+\_\+\+BWTR2\+\_\+\+DATAST\+\_\+4}}~(0x10\+UL $<$$<$ FSMC\+\_\+\+BWTR2\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7bb34356cc805ef2354194307e4119c}{FSMC\+\_\+\+BWTR2\+\_\+\+DATAST\+\_\+5}}~(0x20\+UL $<$$<$ FSMC\+\_\+\+BWTR2\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga348a18f1a4b0c5463a8692a9f12464a9}{FSMC\+\_\+\+BWTR2\+\_\+\+DATAST\+\_\+6}}~(0x40\+UL $<$$<$ FSMC\+\_\+\+BWTR2\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6497892b70d765d6f54b43351140d9c8}{FSMC\+\_\+\+BWTR2\+\_\+\+DATAST\+\_\+7}}~(0x80\+UL $<$$<$ FSMC\+\_\+\+BWTR2\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+BWTR2\+\_\+\+BUSTURN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02edb530ab2bf59ff2d2c1339177dc5b}{FSMC\+\_\+\+BWTR2\+\_\+\+BUSTURN\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FSMC\+\_\+\+BWTR2\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46c9ba35109d12ff41e5d40f16911546}{FSMC\+\_\+\+BWTR2\+\_\+\+BUSTURN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02edb530ab2bf59ff2d2c1339177dc5b}{FSMC\+\_\+\+BWTR2\+\_\+\+BUSTURN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2e0a32552e1d57efa9ecacb5121a685}{FSMC\+\_\+\+BWTR2\+\_\+\+BUSTURN\+\_\+0}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BWTR2\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec6ea37fe04083cee9202e3b814095cd}{FSMC\+\_\+\+BWTR2\+\_\+\+BUSTURN\+\_\+1}}~(0x2\+UL $<$$<$ FSMC\+\_\+\+BWTR2\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff765b875a7e16a849d6019e1af147f0}{FSMC\+\_\+\+BWTR2\+\_\+\+BUSTURN\+\_\+2}}~(0x4\+UL $<$$<$ FSMC\+\_\+\+BWTR2\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a0684d050236cdf6c0a1b6e99c523fd}{FSMC\+\_\+\+BWTR2\+\_\+\+BUSTURN\+\_\+3}}~(0x8\+UL $<$$<$ FSMC\+\_\+\+BWTR2\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+BWTR2\+\_\+\+ACCMOD\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cebbf681a61a82429105f62eff22230}{FSMC\+\_\+\+BWTR2\+\_\+\+ACCMOD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FSMC\+\_\+\+BWTR2\+\_\+\+ACCMOD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga320be3e2e266dc25bd02e10787b2ba0d}{FSMC\+\_\+\+BWTR2\+\_\+\+ACCMOD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cebbf681a61a82429105f62eff22230}{FSMC\+\_\+\+BWTR2\+\_\+\+ACCMOD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabe5419d99a7ad4d4eb761c82077d958}{FSMC\+\_\+\+BWTR2\+\_\+\+ACCMOD\+\_\+0}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BWTR2\+\_\+\+ACCMOD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6cdd284ad94abfef0f24fcb813b4558}{FSMC\+\_\+\+BWTR2\+\_\+\+ACCMOD\+\_\+1}}~(0x2\+UL $<$$<$ FSMC\+\_\+\+BWTR2\+\_\+\+ACCMOD\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+BWTR3\+\_\+\+ADDSET\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcc45a7e8a398c8932cd545fb3ed10a6}{FSMC\+\_\+\+BWTR3\+\_\+\+ADDSET\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FSMC\+\_\+\+BWTR3\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga455ba53d0f18173b0694d71757a084ff}{FSMC\+\_\+\+BWTR3\+\_\+\+ADDSET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcc45a7e8a398c8932cd545fb3ed10a6}{FSMC\+\_\+\+BWTR3\+\_\+\+ADDSET\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dddd5ba924b56867c9cb39484ef498d}{FSMC\+\_\+\+BWTR3\+\_\+\+ADDSET\+\_\+0}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BWTR3\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd242d768da1f9ab4304e91e5dabb5a9}{FSMC\+\_\+\+BWTR3\+\_\+\+ADDSET\+\_\+1}}~(0x2\+UL $<$$<$ FSMC\+\_\+\+BWTR3\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef99967dc66814cf5d732365c40daebb}{FSMC\+\_\+\+BWTR3\+\_\+\+ADDSET\+\_\+2}}~(0x4\+UL $<$$<$ FSMC\+\_\+\+BWTR3\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga471ebb2d47fb951340df6ba22b40a788}{FSMC\+\_\+\+BWTR3\+\_\+\+ADDSET\+\_\+3}}~(0x8\+UL $<$$<$ FSMC\+\_\+\+BWTR3\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+BWTR3\+\_\+\+ADDHLD\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1025758662868a34da456a8f3c9600dd}{FSMC\+\_\+\+BWTR3\+\_\+\+ADDHLD\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FSMC\+\_\+\+BWTR3\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3d031a0d71677932a68639ba88bd13e}{FSMC\+\_\+\+BWTR3\+\_\+\+ADDHLD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1025758662868a34da456a8f3c9600dd}{FSMC\+\_\+\+BWTR3\+\_\+\+ADDHLD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b3948c407a5a4be6a21cccad0a8d12d}{FSMC\+\_\+\+BWTR3\+\_\+\+ADDHLD\+\_\+0}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BWTR3\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea21d05228f7771c6306726af5da5a4a}{FSMC\+\_\+\+BWTR3\+\_\+\+ADDHLD\+\_\+1}}~(0x2\+UL $<$$<$ FSMC\+\_\+\+BWTR3\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa574b3a1efe581d195789dcc8bba01f8}{FSMC\+\_\+\+BWTR3\+\_\+\+ADDHLD\+\_\+2}}~(0x4\+UL $<$$<$ FSMC\+\_\+\+BWTR3\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae8216cf865785468af58dbce0002a7c}{FSMC\+\_\+\+BWTR3\+\_\+\+ADDHLD\+\_\+3}}~(0x8\+UL $<$$<$ FSMC\+\_\+\+BWTR3\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+BWTR3\+\_\+\+DATAST\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51d5ed2f485b7b92825e4677e11e095a}{FSMC\+\_\+\+BWTR3\+\_\+\+DATAST\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FSMC\+\_\+\+BWTR3\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae93d9fee8a67491918526019b439a00f}{FSMC\+\_\+\+BWTR3\+\_\+\+DATAST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51d5ed2f485b7b92825e4677e11e095a}{FSMC\+\_\+\+BWTR3\+\_\+\+DATAST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1ec40c6360faeb133cb224a6789bb51}{FSMC\+\_\+\+BWTR3\+\_\+\+DATAST\+\_\+0}}~(0x01\+UL $<$$<$ FSMC\+\_\+\+BWTR3\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaf23316e44d731620f0cbde29ae9a93}{FSMC\+\_\+\+BWTR3\+\_\+\+DATAST\+\_\+1}}~(0x02\+UL $<$$<$ FSMC\+\_\+\+BWTR3\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31686e755ef0f98078d96c08891cf8f4}{FSMC\+\_\+\+BWTR3\+\_\+\+DATAST\+\_\+2}}~(0x04\+UL $<$$<$ FSMC\+\_\+\+BWTR3\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a291f74abf021a7fe66ce8afd714c39}{FSMC\+\_\+\+BWTR3\+\_\+\+DATAST\+\_\+3}}~(0x08\+UL $<$$<$ FSMC\+\_\+\+BWTR3\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd5b6e11c52314eb07772d72353002fa}{FSMC\+\_\+\+BWTR3\+\_\+\+DATAST\+\_\+4}}~(0x10\+UL $<$$<$ FSMC\+\_\+\+BWTR3\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga590322c15eb3fb579edec41fd4a86ea5}{FSMC\+\_\+\+BWTR3\+\_\+\+DATAST\+\_\+5}}~(0x20\+UL $<$$<$ FSMC\+\_\+\+BWTR3\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aec6604821cd38fafbceeaf81556d63}{FSMC\+\_\+\+BWTR3\+\_\+\+DATAST\+\_\+6}}~(0x40\+UL $<$$<$ FSMC\+\_\+\+BWTR3\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79e7035f0bb60e6082f699ee98d2ffc2}{FSMC\+\_\+\+BWTR3\+\_\+\+DATAST\+\_\+7}}~(0x80\+UL $<$$<$ FSMC\+\_\+\+BWTR3\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+BWTR3\+\_\+\+BUSTURN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4922c75c6b3c2baf134ad5119a97a098}{FSMC\+\_\+\+BWTR3\+\_\+\+BUSTURN\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FSMC\+\_\+\+BWTR3\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga333004366913e1c938f2efb57c259c39}{FSMC\+\_\+\+BWTR3\+\_\+\+BUSTURN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4922c75c6b3c2baf134ad5119a97a098}{FSMC\+\_\+\+BWTR3\+\_\+\+BUSTURN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga966a4bb7d0878efc320d50457c26749d}{FSMC\+\_\+\+BWTR3\+\_\+\+BUSTURN\+\_\+0}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BWTR3\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44b560ff9aaa44e2f4a18ac548c8d65e}{FSMC\+\_\+\+BWTR3\+\_\+\+BUSTURN\+\_\+1}}~(0x2\+UL $<$$<$ FSMC\+\_\+\+BWTR3\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89448c3668da87fe261d575166325f3d}{FSMC\+\_\+\+BWTR3\+\_\+\+BUSTURN\+\_\+2}}~(0x4\+UL $<$$<$ FSMC\+\_\+\+BWTR3\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86e615ef161c836eb338cc410f474cf6}{FSMC\+\_\+\+BWTR3\+\_\+\+BUSTURN\+\_\+3}}~(0x8\+UL $<$$<$ FSMC\+\_\+\+BWTR3\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+BWTR3\+\_\+\+ACCMOD\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcc2c37152b55b3c8c5e178778567261}{FSMC\+\_\+\+BWTR3\+\_\+\+ACCMOD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FSMC\+\_\+\+BWTR3\+\_\+\+ACCMOD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa32a792c0c93d854a90bfbc36fa1329b}{FSMC\+\_\+\+BWTR3\+\_\+\+ACCMOD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcc2c37152b55b3c8c5e178778567261}{FSMC\+\_\+\+BWTR3\+\_\+\+ACCMOD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64d4e414ea73b47e07364e1a121af6a4}{FSMC\+\_\+\+BWTR3\+\_\+\+ACCMOD\+\_\+0}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BWTR3\+\_\+\+ACCMOD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada733b2bda718299345fd0191b25b49f}{FSMC\+\_\+\+BWTR3\+\_\+\+ACCMOD\+\_\+1}}~(0x2\+UL $<$$<$ FSMC\+\_\+\+BWTR3\+\_\+\+ACCMOD\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+BWTR4\+\_\+\+ADDSET\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac9acf4808b842bc735479c137aceb01}{FSMC\+\_\+\+BWTR4\+\_\+\+ADDSET\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FSMC\+\_\+\+BWTR4\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8c3c14faf87768beced4e297edc7bfd}{FSMC\+\_\+\+BWTR4\+\_\+\+ADDSET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac9acf4808b842bc735479c137aceb01}{FSMC\+\_\+\+BWTR4\+\_\+\+ADDSET\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65ba73495f6192e409cc00f3e26e27e0}{FSMC\+\_\+\+BWTR4\+\_\+\+ADDSET\+\_\+0}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BWTR4\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cc9fa3c1ceae0724f5005bb1e101775}{FSMC\+\_\+\+BWTR4\+\_\+\+ADDSET\+\_\+1}}~(0x2\+UL $<$$<$ FSMC\+\_\+\+BWTR4\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2007941f4869504bfef23edbcc18bfa}{FSMC\+\_\+\+BWTR4\+\_\+\+ADDSET\+\_\+2}}~(0x4\+UL $<$$<$ FSMC\+\_\+\+BWTR4\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcde23639f64241d95b02f5b950ef3cc}{FSMC\+\_\+\+BWTR4\+\_\+\+ADDSET\+\_\+3}}~(0x8\+UL $<$$<$ FSMC\+\_\+\+BWTR4\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+BWTR4\+\_\+\+ADDHLD\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7cf1485c80e4326e49ab8dc889e5537}{FSMC\+\_\+\+BWTR4\+\_\+\+ADDHLD\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FSMC\+\_\+\+BWTR4\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafe1198e70d843c883260d354b7ce7b5}{FSMC\+\_\+\+BWTR4\+\_\+\+ADDHLD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7cf1485c80e4326e49ab8dc889e5537}{FSMC\+\_\+\+BWTR4\+\_\+\+ADDHLD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac62786f538820baa3f0f8edb17ef1b74}{FSMC\+\_\+\+BWTR4\+\_\+\+ADDHLD\+\_\+0}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BWTR4\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa69aa2d9cafe8f952721c88083c8a94e}{FSMC\+\_\+\+BWTR4\+\_\+\+ADDHLD\+\_\+1}}~(0x2\+UL $<$$<$ FSMC\+\_\+\+BWTR4\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c6d991498c385991b461832fb093399}{FSMC\+\_\+\+BWTR4\+\_\+\+ADDHLD\+\_\+2}}~(0x4\+UL $<$$<$ FSMC\+\_\+\+BWTR4\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac744bdeb5b9ae048b1fa1a07ce9ce9d1}{FSMC\+\_\+\+BWTR4\+\_\+\+ADDHLD\+\_\+3}}~(0x8\+UL $<$$<$ FSMC\+\_\+\+BWTR4\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+BWTR4\+\_\+\+DATAST\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae370408fcf34c2db09d389102c249b1e}{FSMC\+\_\+\+BWTR4\+\_\+\+DATAST\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FSMC\+\_\+\+BWTR4\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6656c89aac87fc226c0e80f8f753abeb}{FSMC\+\_\+\+BWTR4\+\_\+\+DATAST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae370408fcf34c2db09d389102c249b1e}{FSMC\+\_\+\+BWTR4\+\_\+\+DATAST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5636aaec144530e1c46e819b62c95f09}{FSMC\+\_\+\+BWTR4\+\_\+\+DATAST\+\_\+0}}~0x00000100U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19eb9fccff444a00caf75b9d20a143ed}{FSMC\+\_\+\+BWTR4\+\_\+\+DATAST\+\_\+1}}~0x00000200U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa40f9fa60ddb69fdcdcdface743f2c26}{FSMC\+\_\+\+BWTR4\+\_\+\+DATAST\+\_\+2}}~0x00000400U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa173c5ff9a7d316cd67897f8e36dbf5}{FSMC\+\_\+\+BWTR4\+\_\+\+DATAST\+\_\+3}}~0x00000800U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c8dde48be5fa0ea0e920d72e7b43ad0}{FSMC\+\_\+\+BWTR4\+\_\+\+DATAST\+\_\+4}}~0x00001000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ff7e92fad8d55c205ee1225868c54a4}{FSMC\+\_\+\+BWTR4\+\_\+\+DATAST\+\_\+5}}~0x00002000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dbfd952e906c67ec6bb813d220638f9}{FSMC\+\_\+\+BWTR4\+\_\+\+DATAST\+\_\+6}}~0x00004000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67a7e379e49efcdb4a42ed45eb20c620}{FSMC\+\_\+\+BWTR4\+\_\+\+DATAST\+\_\+7}}~0x00008000U
\item 
\#define {\bfseries FSMC\+\_\+\+BWTR4\+\_\+\+BUSTURN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga152a5383e408f7ec2e000fcf40f335df}{FSMC\+\_\+\+BWTR4\+\_\+\+BUSTURN\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FSMC\+\_\+\+BWTR4\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2251ad4a30e8fd743b5ee0cf1f64b479}{FSMC\+\_\+\+BWTR4\+\_\+\+BUSTURN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga152a5383e408f7ec2e000fcf40f335df}{FSMC\+\_\+\+BWTR4\+\_\+\+BUSTURN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc959ee76e0bf42eca48b4cc8ddb5bf6}{FSMC\+\_\+\+BWTR4\+\_\+\+BUSTURN\+\_\+0}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BWTR4\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e77325faba8acb512b97a5bfac186df}{FSMC\+\_\+\+BWTR4\+\_\+\+BUSTURN\+\_\+1}}~(0x2\+UL $<$$<$ FSMC\+\_\+\+BWTR4\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc92938093fc0c4da4b3e82b0ac0f440}{FSMC\+\_\+\+BWTR4\+\_\+\+BUSTURN\+\_\+2}}~(0x4\+UL $<$$<$ FSMC\+\_\+\+BWTR4\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c239a600bcaa8addc11ef97c5c6248c}{FSMC\+\_\+\+BWTR4\+\_\+\+BUSTURN\+\_\+3}}~(0x8\+UL $<$$<$ FSMC\+\_\+\+BWTR4\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+BWTR4\+\_\+\+ACCMOD\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9daae3a3b8aaafa7afc2069debd8d14}{FSMC\+\_\+\+BWTR4\+\_\+\+ACCMOD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FSMC\+\_\+\+BWTR4\+\_\+\+ACCMOD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d13f46a945d5daf6ec339781d3926a9}{FSMC\+\_\+\+BWTR4\+\_\+\+ACCMOD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9daae3a3b8aaafa7afc2069debd8d14}{FSMC\+\_\+\+BWTR4\+\_\+\+ACCMOD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e30f51c68b4ac4f9efee2cd5a45943c}{FSMC\+\_\+\+BWTR4\+\_\+\+ACCMOD\+\_\+0}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+BWTR4\+\_\+\+ACCMOD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7ba26fb09f035addbe1e4c3b0d093c9}{FSMC\+\_\+\+BWTR4\+\_\+\+ACCMOD\+\_\+1}}~(0x2\+UL $<$$<$ FSMC\+\_\+\+BWTR4\+\_\+\+ACCMOD\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+PCR2\+\_\+\+PWAITEN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga427ff4cc50d76345ee3d8885f7f09863}{FSMC\+\_\+\+PCR2\+\_\+\+PWAITEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+PCR2\+\_\+\+PWAITEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26f3ae80c9bbede6929c20004804476d}{FSMC\+\_\+\+PCR2\+\_\+\+PWAITEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga427ff4cc50d76345ee3d8885f7f09863}{FSMC\+\_\+\+PCR2\+\_\+\+PWAITEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+PCR2\+\_\+\+PBKEN\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23ca7d9404f38c74f54c617779417247}{FSMC\+\_\+\+PCR2\+\_\+\+PBKEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+PCR2\+\_\+\+PBKEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a2bfd8de14f8c726439ba8f494b38a1}{FSMC\+\_\+\+PCR2\+\_\+\+PBKEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23ca7d9404f38c74f54c617779417247}{FSMC\+\_\+\+PCR2\+\_\+\+PBKEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+PCR2\+\_\+\+PTYP\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcf702c34178ab9c91c1e5e31c5b6b8f}{FSMC\+\_\+\+PCR2\+\_\+\+PTYP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+PCR2\+\_\+\+PTYP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga175ab8f61bbc0bb5692fb62691db1ce3}{FSMC\+\_\+\+PCR2\+\_\+\+PTYP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcf702c34178ab9c91c1e5e31c5b6b8f}{FSMC\+\_\+\+PCR2\+\_\+\+PTYP\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+PCR2\+\_\+\+PWID\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaeb0bbbb281a4cc378e1ac5c0af401b}{FSMC\+\_\+\+PCR2\+\_\+\+PWID\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FSMC\+\_\+\+PCR2\+\_\+\+PWID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga656155275dc1c2f690687d07717e017a}{FSMC\+\_\+\+PCR2\+\_\+\+PWID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaeb0bbbb281a4cc378e1ac5c0af401b}{FSMC\+\_\+\+PCR2\+\_\+\+PWID\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae36f67be67a473c318fa937246c6de17}{FSMC\+\_\+\+PCR2\+\_\+\+PWID\+\_\+0}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+PCR2\+\_\+\+PWID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6180d3899a37f7e518b1e4b8bf935baa}{FSMC\+\_\+\+PCR2\+\_\+\+PWID\+\_\+1}}~(0x2\+UL $<$$<$ FSMC\+\_\+\+PCR2\+\_\+\+PWID\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+PCR2\+\_\+\+ECCEN\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga050ab1ee23d46eb34ed79f22bde35200}{FSMC\+\_\+\+PCR2\+\_\+\+ECCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+PCR2\+\_\+\+ECCEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa528d578aec8bc0f77a2550d4e48438}{FSMC\+\_\+\+PCR2\+\_\+\+ECCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga050ab1ee23d46eb34ed79f22bde35200}{FSMC\+\_\+\+PCR2\+\_\+\+ECCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+PCR2\+\_\+\+TCLR\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f526b241c14b7292561799c4e824e76}{FSMC\+\_\+\+PCR2\+\_\+\+TCLR\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FSMC\+\_\+\+PCR2\+\_\+\+TCLR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f2c6c5ed8cd459a0822c35ea9e6800}{FSMC\+\_\+\+PCR2\+\_\+\+TCLR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f526b241c14b7292561799c4e824e76}{FSMC\+\_\+\+PCR2\+\_\+\+TCLR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1edc7eec1b5a76a851175e5a7caa6c5c}{FSMC\+\_\+\+PCR2\+\_\+\+TCLR\+\_\+0}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+PCR2\+\_\+\+TCLR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8baae9949bd0f294a698721da24808f}{FSMC\+\_\+\+PCR2\+\_\+\+TCLR\+\_\+1}}~(0x2\+UL $<$$<$ FSMC\+\_\+\+PCR2\+\_\+\+TCLR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01ba36d067efffcfe5ecea3af1411675}{FSMC\+\_\+\+PCR2\+\_\+\+TCLR\+\_\+2}}~(0x4\+UL $<$$<$ FSMC\+\_\+\+PCR2\+\_\+\+TCLR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4999b81ed8783cca5f3b25500183ff9a}{FSMC\+\_\+\+PCR2\+\_\+\+TCLR\+\_\+3}}~(0x8\+UL $<$$<$ FSMC\+\_\+\+PCR2\+\_\+\+TCLR\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+PCR2\+\_\+\+TAR\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb912af6630ca178d706e72bfeafe4e5}{FSMC\+\_\+\+PCR2\+\_\+\+TAR\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FSMC\+\_\+\+PCR2\+\_\+\+TAR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6513b62e23afdbadc4b25697378a0f2}{FSMC\+\_\+\+PCR2\+\_\+\+TAR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb912af6630ca178d706e72bfeafe4e5}{FSMC\+\_\+\+PCR2\+\_\+\+TAR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd7e456c24f5978e8cb1078c633f0d23}{FSMC\+\_\+\+PCR2\+\_\+\+TAR\+\_\+0}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+PCR2\+\_\+\+TAR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f0b2191750ab21af10f009e1a97ca13}{FSMC\+\_\+\+PCR2\+\_\+\+TAR\+\_\+1}}~(0x2\+UL $<$$<$ FSMC\+\_\+\+PCR2\+\_\+\+TAR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3de27b9eb559156b7ed87407206b7a17}{FSMC\+\_\+\+PCR2\+\_\+\+TAR\+\_\+2}}~(0x4\+UL $<$$<$ FSMC\+\_\+\+PCR2\+\_\+\+TAR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c70f852bb8809e8ea4800a7dd616266}{FSMC\+\_\+\+PCR2\+\_\+\+TAR\+\_\+3}}~(0x8\+UL $<$$<$ FSMC\+\_\+\+PCR2\+\_\+\+TAR\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+PCR2\+\_\+\+ECCPS\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga481ae62d08b68ae47e76399a3db6f343}{FSMC\+\_\+\+PCR2\+\_\+\+ECCPS\+\_\+\+Msk}}~(0x7\+UL $<$$<$ FSMC\+\_\+\+PCR2\+\_\+\+ECCPS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2adbc7b4149193452b69bc55a968cd1}{FSMC\+\_\+\+PCR2\+\_\+\+ECCPS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga481ae62d08b68ae47e76399a3db6f343}{FSMC\+\_\+\+PCR2\+\_\+\+ECCPS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0e06e76b0dd7cc1f6b765b4c3ecfacb}{FSMC\+\_\+\+PCR2\+\_\+\+ECCPS\+\_\+0}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+PCR2\+\_\+\+ECCPS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b947299d05921085b531f12db860f41}{FSMC\+\_\+\+PCR2\+\_\+\+ECCPS\+\_\+1}}~(0x2\+UL $<$$<$ FSMC\+\_\+\+PCR2\+\_\+\+ECCPS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga199db72eae8707aba0b22ff18bd8bcd0}{FSMC\+\_\+\+PCR2\+\_\+\+ECCPS\+\_\+2}}~(0x4\+UL $<$$<$ FSMC\+\_\+\+PCR2\+\_\+\+ECCPS\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+PCR3\+\_\+\+PWAITEN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a95cabc9c10687663e8d26706a5a012}{FSMC\+\_\+\+PCR3\+\_\+\+PWAITEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+PCR3\+\_\+\+PWAITEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae3f15324eb8692ddf3f294f358b1d8c}{FSMC\+\_\+\+PCR3\+\_\+\+PWAITEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a95cabc9c10687663e8d26706a5a012}{FSMC\+\_\+\+PCR3\+\_\+\+PWAITEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+PCR3\+\_\+\+PBKEN\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad82453ed7e868ba250086608f62fc27c}{FSMC\+\_\+\+PCR3\+\_\+\+PBKEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+PCR3\+\_\+\+PBKEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac1334587ebb2f313078aab2c2f76cf7}{FSMC\+\_\+\+PCR3\+\_\+\+PBKEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad82453ed7e868ba250086608f62fc27c}{FSMC\+\_\+\+PCR3\+\_\+\+PBKEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+PCR3\+\_\+\+PTYP\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga698eaa08d2ec1dedfceb558efe404a83}{FSMC\+\_\+\+PCR3\+\_\+\+PTYP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+PCR3\+\_\+\+PTYP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade562589d0572ba223d2f6df265fe5b8}{FSMC\+\_\+\+PCR3\+\_\+\+PTYP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga698eaa08d2ec1dedfceb558efe404a83}{FSMC\+\_\+\+PCR3\+\_\+\+PTYP\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+PCR3\+\_\+\+PWID\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga292dbafb10a606fcee46e2ed5a6465fc}{FSMC\+\_\+\+PCR3\+\_\+\+PWID\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FSMC\+\_\+\+PCR3\+\_\+\+PWID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6f9b4e4449f105aa9bd3630f0466b9f}{FSMC\+\_\+\+PCR3\+\_\+\+PWID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga292dbafb10a606fcee46e2ed5a6465fc}{FSMC\+\_\+\+PCR3\+\_\+\+PWID\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae07191f4d5e3c3ec38b271b30cd1ee07}{FSMC\+\_\+\+PCR3\+\_\+\+PWID\+\_\+0}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+PCR3\+\_\+\+PWID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8819a742324c0523f3dc6b8959bcdd5}{FSMC\+\_\+\+PCR3\+\_\+\+PWID\+\_\+1}}~(0x2\+UL $<$$<$ FSMC\+\_\+\+PCR3\+\_\+\+PWID\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+PCR3\+\_\+\+ECCEN\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62b7f1f808fa00fda792439b9c0f10df}{FSMC\+\_\+\+PCR3\+\_\+\+ECCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+PCR3\+\_\+\+ECCEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga723c4c8c3b97cd1ce18c3b5c888e5b4e}{FSMC\+\_\+\+PCR3\+\_\+\+ECCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62b7f1f808fa00fda792439b9c0f10df}{FSMC\+\_\+\+PCR3\+\_\+\+ECCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+PCR3\+\_\+\+TCLR\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf9f398e720fdb04a1c5cdecc91cd857}{FSMC\+\_\+\+PCR3\+\_\+\+TCLR\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FSMC\+\_\+\+PCR3\+\_\+\+TCLR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga478e4371d8baf2a0b2675b3113edb071}{FSMC\+\_\+\+PCR3\+\_\+\+TCLR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf9f398e720fdb04a1c5cdecc91cd857}{FSMC\+\_\+\+PCR3\+\_\+\+TCLR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadedb0d10b5b53656dc152b9264faffbd}{FSMC\+\_\+\+PCR3\+\_\+\+TCLR\+\_\+0}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+PCR3\+\_\+\+TCLR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5536285f03b1732aed999d20c0e25aa}{FSMC\+\_\+\+PCR3\+\_\+\+TCLR\+\_\+1}}~(0x2\+UL $<$$<$ FSMC\+\_\+\+PCR3\+\_\+\+TCLR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7d40ba9c0f0da58948ee2cc546b634c}{FSMC\+\_\+\+PCR3\+\_\+\+TCLR\+\_\+2}}~(0x4\+UL $<$$<$ FSMC\+\_\+\+PCR3\+\_\+\+TCLR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63f96a640afa85d7521b05458f590a19}{FSMC\+\_\+\+PCR3\+\_\+\+TCLR\+\_\+3}}~(0x8\+UL $<$$<$ FSMC\+\_\+\+PCR3\+\_\+\+TCLR\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+PCR3\+\_\+\+TAR\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba49396ea8498e090556ab597f1a4964}{FSMC\+\_\+\+PCR3\+\_\+\+TAR\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FSMC\+\_\+\+PCR3\+\_\+\+TAR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga199c4b0e690f0da0de46e372183da642}{FSMC\+\_\+\+PCR3\+\_\+\+TAR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba49396ea8498e090556ab597f1a4964}{FSMC\+\_\+\+PCR3\+\_\+\+TAR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada0f17bcc683a5a6249348a63004e225}{FSMC\+\_\+\+PCR3\+\_\+\+TAR\+\_\+0}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+PCR3\+\_\+\+TAR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4afb373f6f1cb1bedd653d8ea1dca78}{FSMC\+\_\+\+PCR3\+\_\+\+TAR\+\_\+1}}~(0x2\+UL $<$$<$ FSMC\+\_\+\+PCR3\+\_\+\+TAR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga597698c6059f70f61310456e83353738}{FSMC\+\_\+\+PCR3\+\_\+\+TAR\+\_\+2}}~(0x4\+UL $<$$<$ FSMC\+\_\+\+PCR3\+\_\+\+TAR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bd7aaf7ffcad9f4477ac4f2927a0912}{FSMC\+\_\+\+PCR3\+\_\+\+TAR\+\_\+3}}~(0x8\+UL $<$$<$ FSMC\+\_\+\+PCR3\+\_\+\+TAR\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+PCR3\+\_\+\+ECCPS\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5c4fa241bbfe5cce0debcb6ad2052ce}{FSMC\+\_\+\+PCR3\+\_\+\+ECCPS\+\_\+\+Msk}}~(0x7\+UL $<$$<$ FSMC\+\_\+\+PCR3\+\_\+\+ECCPS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8d92853ca6f97f72682c2f53f686998}{FSMC\+\_\+\+PCR3\+\_\+\+ECCPS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5c4fa241bbfe5cce0debcb6ad2052ce}{FSMC\+\_\+\+PCR3\+\_\+\+ECCPS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga506daa911151e1b9de3ed2b5030d1a5a}{FSMC\+\_\+\+PCR3\+\_\+\+ECCPS\+\_\+0}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+PCR3\+\_\+\+ECCPS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6403c557bd93b5297fa7fbbf8dc49cc9}{FSMC\+\_\+\+PCR3\+\_\+\+ECCPS\+\_\+1}}~(0x2\+UL $<$$<$ FSMC\+\_\+\+PCR3\+\_\+\+ECCPS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf041e921fb9af07e9c709d79bbfaec89}{FSMC\+\_\+\+PCR3\+\_\+\+ECCPS\+\_\+2}}~(0x4\+UL $<$$<$ FSMC\+\_\+\+PCR3\+\_\+\+ECCPS\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+PCR4\+\_\+\+PWAITEN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8766498d3b50a9c490695d777713d492}{FSMC\+\_\+\+PCR4\+\_\+\+PWAITEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+PCR4\+\_\+\+PWAITEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab07ce7c785eb296a615b2c50415de21b}{FSMC\+\_\+\+PCR4\+\_\+\+PWAITEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8766498d3b50a9c490695d777713d492}{FSMC\+\_\+\+PCR4\+\_\+\+PWAITEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+PCR4\+\_\+\+PBKEN\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36baaaa99b92a8eb95f34e111e7b1129}{FSMC\+\_\+\+PCR4\+\_\+\+PBKEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+PCR4\+\_\+\+PBKEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f4a72bae5da27f8da23c13a54fe9622}{FSMC\+\_\+\+PCR4\+\_\+\+PBKEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36baaaa99b92a8eb95f34e111e7b1129}{FSMC\+\_\+\+PCR4\+\_\+\+PBKEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+PCR4\+\_\+\+PTYP\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3a1ef73cc660cb04c99fc409bfc75b7}{FSMC\+\_\+\+PCR4\+\_\+\+PTYP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+PCR4\+\_\+\+PTYP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe2d6f4e9bdef35436d521ebbdca5e40}{FSMC\+\_\+\+PCR4\+\_\+\+PTYP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3a1ef73cc660cb04c99fc409bfc75b7}{FSMC\+\_\+\+PCR4\+\_\+\+PTYP\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+PCR4\+\_\+\+PWID\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga487f41300b79f8833d468b64195315f9}{FSMC\+\_\+\+PCR4\+\_\+\+PWID\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FSMC\+\_\+\+PCR4\+\_\+\+PWID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9486b2b7346570ecc5715f1d551c168a}{FSMC\+\_\+\+PCR4\+\_\+\+PWID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga487f41300b79f8833d468b64195315f9}{FSMC\+\_\+\+PCR4\+\_\+\+PWID\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0995cb320e6293ea435df275ce67359f}{FSMC\+\_\+\+PCR4\+\_\+\+PWID\+\_\+0}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+PCR4\+\_\+\+PWID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b6be32b3844a299a2c92089e81e27e9}{FSMC\+\_\+\+PCR4\+\_\+\+PWID\+\_\+1}}~(0x2\+UL $<$$<$ FSMC\+\_\+\+PCR4\+\_\+\+PWID\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+PCR4\+\_\+\+ECCEN\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bee93c8682a87840c8b437c174eb13b}{FSMC\+\_\+\+PCR4\+\_\+\+ECCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+PCR4\+\_\+\+ECCEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga646509f8bebb0d662c730ed4cabe741f}{FSMC\+\_\+\+PCR4\+\_\+\+ECCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bee93c8682a87840c8b437c174eb13b}{FSMC\+\_\+\+PCR4\+\_\+\+ECCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+PCR4\+\_\+\+TCLR\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9971f1f3806a65aee5a5993f687c582}{FSMC\+\_\+\+PCR4\+\_\+\+TCLR\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FSMC\+\_\+\+PCR4\+\_\+\+TCLR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c7164974019263cacbc7dda2fc14126}{FSMC\+\_\+\+PCR4\+\_\+\+TCLR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9971f1f3806a65aee5a5993f687c582}{FSMC\+\_\+\+PCR4\+\_\+\+TCLR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dd78ad0c755190a69b37ebac75a11dd}{FSMC\+\_\+\+PCR4\+\_\+\+TCLR\+\_\+0}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+PCR4\+\_\+\+TCLR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0ea2e2287999d3c7d6583aab492514d}{FSMC\+\_\+\+PCR4\+\_\+\+TCLR\+\_\+1}}~(0x2\+UL $<$$<$ FSMC\+\_\+\+PCR4\+\_\+\+TCLR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34dd56ee892fc187e105e4d820ce3b9a}{FSMC\+\_\+\+PCR4\+\_\+\+TCLR\+\_\+2}}~(0x4\+UL $<$$<$ FSMC\+\_\+\+PCR4\+\_\+\+TCLR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0eb8dc60a469cfa96b3b3b7fad25ac92}{FSMC\+\_\+\+PCR4\+\_\+\+TCLR\+\_\+3}}~(0x8\+UL $<$$<$ FSMC\+\_\+\+PCR4\+\_\+\+TCLR\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+PCR4\+\_\+\+TAR\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77f6431c476681f6a4e72f807eba2e41}{FSMC\+\_\+\+PCR4\+\_\+\+TAR\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FSMC\+\_\+\+PCR4\+\_\+\+TAR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c583f305906f19b15ce3dc177fa21bd}{FSMC\+\_\+\+PCR4\+\_\+\+TAR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77f6431c476681f6a4e72f807eba2e41}{FSMC\+\_\+\+PCR4\+\_\+\+TAR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62fe4ede4c658b788596e8ea6f325c9f}{FSMC\+\_\+\+PCR4\+\_\+\+TAR\+\_\+0}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+PCR4\+\_\+\+TAR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a9958cbf815ac97c3500a46aaf573f5}{FSMC\+\_\+\+PCR4\+\_\+\+TAR\+\_\+1}}~(0x2\+UL $<$$<$ FSMC\+\_\+\+PCR4\+\_\+\+TAR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga669e16ecd48c92f65bd66f2da63fe53f}{FSMC\+\_\+\+PCR4\+\_\+\+TAR\+\_\+2}}~(0x4\+UL $<$$<$ FSMC\+\_\+\+PCR4\+\_\+\+TAR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad298ef64d36721696517ed0d4ac12d32}{FSMC\+\_\+\+PCR4\+\_\+\+TAR\+\_\+3}}~(0x8\+UL $<$$<$ FSMC\+\_\+\+PCR4\+\_\+\+TAR\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+PCR4\+\_\+\+ECCPS\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07b5adc339bceccfa581082c73978949}{FSMC\+\_\+\+PCR4\+\_\+\+ECCPS\+\_\+\+Msk}}~(0x7\+UL $<$$<$ FSMC\+\_\+\+PCR4\+\_\+\+ECCPS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2308baba97f307b8beb6239702471038}{FSMC\+\_\+\+PCR4\+\_\+\+ECCPS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07b5adc339bceccfa581082c73978949}{FSMC\+\_\+\+PCR4\+\_\+\+ECCPS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76514698225c0734c1e9be46b6dbd298}{FSMC\+\_\+\+PCR4\+\_\+\+ECCPS\+\_\+0}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+PCR4\+\_\+\+ECCPS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c43076003bbf01f95765125e19ab94d}{FSMC\+\_\+\+PCR4\+\_\+\+ECCPS\+\_\+1}}~(0x2\+UL $<$$<$ FSMC\+\_\+\+PCR4\+\_\+\+ECCPS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4ba96304e6618d4eb7672cdc3bd8f01}{FSMC\+\_\+\+PCR4\+\_\+\+ECCPS\+\_\+2}}~(0x4\+UL $<$$<$ FSMC\+\_\+\+PCR4\+\_\+\+ECCPS\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+SR2\+\_\+\+IRS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad134a6cdb6d9df958be6f45ea4f952a7}{FSMC\+\_\+\+SR2\+\_\+\+IRS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+SR2\+\_\+\+IRS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19f1b90b2da89b68aa754d0a89d60de9}{FSMC\+\_\+\+SR2\+\_\+\+IRS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad134a6cdb6d9df958be6f45ea4f952a7}{FSMC\+\_\+\+SR2\+\_\+\+IRS\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+SR2\+\_\+\+ILS\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88ea643e2a899e222e2c9166f0b47af9}{FSMC\+\_\+\+SR2\+\_\+\+ILS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+SR2\+\_\+\+ILS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga664d6e1440c12e76dfa34f716af85ed1}{FSMC\+\_\+\+SR2\+\_\+\+ILS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88ea643e2a899e222e2c9166f0b47af9}{FSMC\+\_\+\+SR2\+\_\+\+ILS\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+SR2\+\_\+\+IFS\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga892a452cb80f67fc2c5f4a0ff775ff5b}{FSMC\+\_\+\+SR2\+\_\+\+IFS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+SR2\+\_\+\+IFS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6492ad6afe175283d07de38978936dc}{FSMC\+\_\+\+SR2\+\_\+\+IFS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga892a452cb80f67fc2c5f4a0ff775ff5b}{FSMC\+\_\+\+SR2\+\_\+\+IFS\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+SR2\+\_\+\+IREN\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99bc457a07a274821c92d025bee142b2}{FSMC\+\_\+\+SR2\+\_\+\+IREN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+SR2\+\_\+\+IREN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3216bd665a118239e6ef0b58ec5e8a8e}{FSMC\+\_\+\+SR2\+\_\+\+IREN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99bc457a07a274821c92d025bee142b2}{FSMC\+\_\+\+SR2\+\_\+\+IREN\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+SR2\+\_\+\+ILEN\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae59b87df9b2b879f3c6228b44f8e67ec}{FSMC\+\_\+\+SR2\+\_\+\+ILEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+SR2\+\_\+\+ILEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e9df0edd35d0ad6a35ff3a3b045b47c}{FSMC\+\_\+\+SR2\+\_\+\+ILEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae59b87df9b2b879f3c6228b44f8e67ec}{FSMC\+\_\+\+SR2\+\_\+\+ILEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+SR2\+\_\+\+IFEN\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b3607ef98ac617609731f96d63a6d8c}{FSMC\+\_\+\+SR2\+\_\+\+IFEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+SR2\+\_\+\+IFEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga755c088c58b27f79108675f56ea9d196}{FSMC\+\_\+\+SR2\+\_\+\+IFEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b3607ef98ac617609731f96d63a6d8c}{FSMC\+\_\+\+SR2\+\_\+\+IFEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+SR2\+\_\+\+FEMPT\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa95bc00b8c686ad2b0078d28b0f4830}{FSMC\+\_\+\+SR2\+\_\+\+FEMPT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+SR2\+\_\+\+FEMPT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ae2e544a4a515303f49815cdbd5ebbb}{FSMC\+\_\+\+SR2\+\_\+\+FEMPT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa95bc00b8c686ad2b0078d28b0f4830}{FSMC\+\_\+\+SR2\+\_\+\+FEMPT\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+SR3\+\_\+\+IRS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38a4f74813da2200db8d8f7254742593}{FSMC\+\_\+\+SR3\+\_\+\+IRS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+SR3\+\_\+\+IRS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad929e4a8c1fdb49ee6f690121336afea}{FSMC\+\_\+\+SR3\+\_\+\+IRS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38a4f74813da2200db8d8f7254742593}{FSMC\+\_\+\+SR3\+\_\+\+IRS\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+SR3\+\_\+\+ILS\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90c83ca70c1030e39babd809c181301b}{FSMC\+\_\+\+SR3\+\_\+\+ILS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+SR3\+\_\+\+ILS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9803b4ab5b8cce213a80abc11c751d21}{FSMC\+\_\+\+SR3\+\_\+\+ILS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90c83ca70c1030e39babd809c181301b}{FSMC\+\_\+\+SR3\+\_\+\+ILS\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+SR3\+\_\+\+IFS\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a6b22553c9ad5a974bb1e8288932a54}{FSMC\+\_\+\+SR3\+\_\+\+IFS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+SR3\+\_\+\+IFS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafadff6b6f9e6430ada2f56bc9921dd7d}{FSMC\+\_\+\+SR3\+\_\+\+IFS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a6b22553c9ad5a974bb1e8288932a54}{FSMC\+\_\+\+SR3\+\_\+\+IFS\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+SR3\+\_\+\+IREN\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b1cab2aa1407a79d66c5c85029ea815}{FSMC\+\_\+\+SR3\+\_\+\+IREN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+SR3\+\_\+\+IREN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12baad15533ecbc57db95ea4939bc782}{FSMC\+\_\+\+SR3\+\_\+\+IREN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b1cab2aa1407a79d66c5c85029ea815}{FSMC\+\_\+\+SR3\+\_\+\+IREN\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+SR3\+\_\+\+ILEN\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafec67196217e783676f157212cfc7976}{FSMC\+\_\+\+SR3\+\_\+\+ILEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+SR3\+\_\+\+ILEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86ac8f1f9f99c81a26fb54b597b57f12}{FSMC\+\_\+\+SR3\+\_\+\+ILEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafec67196217e783676f157212cfc7976}{FSMC\+\_\+\+SR3\+\_\+\+ILEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+SR3\+\_\+\+IFEN\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65588f7ae2e908af340e5ff1bfb18671}{FSMC\+\_\+\+SR3\+\_\+\+IFEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+SR3\+\_\+\+IFEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7355e5368013759dbfabfec8b609ca8}{FSMC\+\_\+\+SR3\+\_\+\+IFEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65588f7ae2e908af340e5ff1bfb18671}{FSMC\+\_\+\+SR3\+\_\+\+IFEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+SR3\+\_\+\+FEMPT\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6436500aea203033a62f7ddcbad814a3}{FSMC\+\_\+\+SR3\+\_\+\+FEMPT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+SR3\+\_\+\+FEMPT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga230562cf231dc79cd9354933b39ae7de}{FSMC\+\_\+\+SR3\+\_\+\+FEMPT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6436500aea203033a62f7ddcbad814a3}{FSMC\+\_\+\+SR3\+\_\+\+FEMPT\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+SR4\+\_\+\+IRS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga359dc66df56e053e76cf0c8d8b1228f3}{FSMC\+\_\+\+SR4\+\_\+\+IRS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+SR4\+\_\+\+IRS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga163f7143d51b516af0d46b142222957f}{FSMC\+\_\+\+SR4\+\_\+\+IRS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga359dc66df56e053e76cf0c8d8b1228f3}{FSMC\+\_\+\+SR4\+\_\+\+IRS\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+SR4\+\_\+\+ILS\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9f640a57868933823d67ed24baae3cd}{FSMC\+\_\+\+SR4\+\_\+\+ILS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+SR4\+\_\+\+ILS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e19feccd1553911d08be673c4af72ad}{FSMC\+\_\+\+SR4\+\_\+\+ILS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9f640a57868933823d67ed24baae3cd}{FSMC\+\_\+\+SR4\+\_\+\+ILS\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+SR4\+\_\+\+IFS\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38930113868c959a3661b7296be4f3b4}{FSMC\+\_\+\+SR4\+\_\+\+IFS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+SR4\+\_\+\+IFS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1e7d71b32a0b70d772fbdc85f7053fc}{FSMC\+\_\+\+SR4\+\_\+\+IFS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38930113868c959a3661b7296be4f3b4}{FSMC\+\_\+\+SR4\+\_\+\+IFS\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+SR4\+\_\+\+IREN\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7026294e98de80663d4530e07ae1777c}{FSMC\+\_\+\+SR4\+\_\+\+IREN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+SR4\+\_\+\+IREN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f5f17d22e07bb6674cbd68740b9708a}{FSMC\+\_\+\+SR4\+\_\+\+IREN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7026294e98de80663d4530e07ae1777c}{FSMC\+\_\+\+SR4\+\_\+\+IREN\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+SR4\+\_\+\+ILEN\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d2d4242df3e464630c5723bf8ce62f9}{FSMC\+\_\+\+SR4\+\_\+\+ILEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+SR4\+\_\+\+ILEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9b8d7c7b68723a4ef01843d547d95bc}{FSMC\+\_\+\+SR4\+\_\+\+ILEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d2d4242df3e464630c5723bf8ce62f9}{FSMC\+\_\+\+SR4\+\_\+\+ILEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+SR4\+\_\+\+IFEN\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf050b0a4e3500f081929ef8893f3a01c}{FSMC\+\_\+\+SR4\+\_\+\+IFEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+SR4\+\_\+\+IFEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf97394e42be634cb441204f6bfffb504}{FSMC\+\_\+\+SR4\+\_\+\+IFEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf050b0a4e3500f081929ef8893f3a01c}{FSMC\+\_\+\+SR4\+\_\+\+IFEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+SR4\+\_\+\+FEMPT\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad85d7dabbc8635c7fbcf55e18c1b38c7}{FSMC\+\_\+\+SR4\+\_\+\+FEMPT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FSMC\+\_\+\+SR4\+\_\+\+FEMPT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae7081cdf26e75bccfac1b6a29c04124}{FSMC\+\_\+\+SR4\+\_\+\+FEMPT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad85d7dabbc8635c7fbcf55e18c1b38c7}{FSMC\+\_\+\+SR4\+\_\+\+FEMPT\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b57a52f74837d3aa9b7731a1a33159b}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50a34195ddb7ab7aebc2acac39b27536}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b57a52f74837d3aa9b7731a1a33159b}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga529858550113070878ce680da0a6bf7d}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+0}}~(0x01\+UL $<$$<$ FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28517c1f5aeded21b3f0326247b0bbe1}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+1}}~(0x02\+UL $<$$<$ FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f59339df091ad8a00d75c32b335b711}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+2}}~(0x04\+UL $<$$<$ FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7715c089272c9709e8f94590b46be609}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+3}}~(0x08\+UL $<$$<$ FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31a0e44106c1ec87375054be15b1cb84}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+4}}~(0x10\+UL $<$$<$ FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga221edf50060c5dad91de3c0b877fdbfc}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+5}}~(0x20\+UL $<$$<$ FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dc6beefe3ea22a84dbc44fd30843778}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+6}}~(0x40\+UL $<$$<$ FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae14181cbd85100c2b3b104525c42ee6c}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+7}}~(0x80\+UL $<$$<$ FSMC\+\_\+\+PMEM2\+\_\+\+MEMSET2\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90343ef2f0e0433265e721aeba552f3f}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7affee760cfe5d04a58bda9cd7fc5f72}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90343ef2f0e0433265e721aeba552f3f}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ee1c7f3347678dff204e6ac8c6eaf4f}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+0}}~(0x01\+UL $<$$<$ FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56de464fa3f895e75f0ec2ff3f9e1e1e}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+1}}~(0x02\+UL $<$$<$ FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga922a823292054746923fb13b8f4c1b5c}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+2}}~(0x04\+UL $<$$<$ FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44f9c0141f457b0ef0ff42c1645d7337}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+3}}~(0x08\+UL $<$$<$ FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d15645ffe422f3e35cc03efd93361cb}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+4}}~(0x10\+UL $<$$<$ FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga640d5866b22b11924b7e4c9bfc608624}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+5}}~(0x20\+UL $<$$<$ FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51d69f501306eae03db719cb52065b3c}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+6}}~(0x40\+UL $<$$<$ FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga127b0e01d15f1007cfa67247a99da26f}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+7}}~(0x80\+UL $<$$<$ FSMC\+\_\+\+PMEM2\+\_\+\+MEMWAIT2\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f1e5661bbb15ad918a6e2f7d09fcfe6}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad2c79ef9df8b619e93c15b506f4fd7d}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f1e5661bbb15ad918a6e2f7d09fcfe6}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd16a720c69fcac1f6b798cf6f9bbb7e}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+0}}~(0x01\+UL $<$$<$ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4630e2bdb842914d0f7b53d4ed610122}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+1}}~(0x02\+UL $<$$<$ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf699fd414971d0c52159c21652f5e58}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+2}}~(0x04\+UL $<$$<$ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3e1f50389b82f8737a12ef6d1683c4f}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+3}}~(0x08\+UL $<$$<$ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00c7b1a8cbcbcbcc0495ebd7c877ca9e}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+4}}~(0x10\+UL $<$$<$ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cd7c5637824522c2bd0f2cd165ca218}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+5}}~(0x20\+UL $<$$<$ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52ee3806d174025ab98d6c9148f17ae2}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+6}}~(0x40\+UL $<$$<$ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1afae5788b827aebc3df92c74754b38}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+7}}~(0x80\+UL $<$$<$ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHOLD2\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6155f1c3280ce295a8c90bb5e3dfba9}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a7783e155a688bf79e68ebf570421c4}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6155f1c3280ce295a8c90bb5e3dfba9}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bb51ecefa94c1ab3b91c7a14705b8c8}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+0}}~(0x01\+UL $<$$<$ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c0d8bf861d9918763b7391d4ad287b0}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+1}}~(0x02\+UL $<$$<$ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebd6a4457fa0ac4f1b98fdc58bef9999}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+2}}~(0x04\+UL $<$$<$ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaded9a6b1b516fa2595988c84c5465f9b}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+3}}~(0x08\+UL $<$$<$ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9b1831fb25422c7a126a7d029223394}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+4}}~(0x10\+UL $<$$<$ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae828a4dde56e15f78ab156feeb329af9}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+5}}~(0x20\+UL $<$$<$ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf5464a2e8aeec6eb06c58283168ef97}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+6}}~(0x40\+UL $<$$<$ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c5ca1880a516478e1b8f1142066c004}{FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+7}}~(0x80\+UL $<$$<$ FSMC\+\_\+\+PMEM2\+\_\+\+MEMHIZ2\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa58775ce9ebda0e97d4bf481c7bd53e}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf69ac574f9be3c11ada1e2dc4c3abe4f}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa58775ce9ebda0e97d4bf481c7bd53e}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee68bc7ff3e4cf11c2ca826541858c6a}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+0}}~(0x01\+UL $<$$<$ FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa10132605ec4a4be1ab48ee6b36080e}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+1}}~(0x02\+UL $<$$<$ FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd867b06de7c7a49244b6a35570d2cd2}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+2}}~(0x04\+UL $<$$<$ FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga292a8826723614aa2504a376f4a2e5d5}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+3}}~(0x08\+UL $<$$<$ FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98703fee6465ba580b052ef76f2c63f2}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+4}}~(0x10\+UL $<$$<$ FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaea28a64fc9a7e0df35826b4ec372361}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+5}}~(0x20\+UL $<$$<$ FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea51bbe866574be10bdc1d2d16bb9810}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+6}}~(0x40\+UL $<$$<$ FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga702eeb8c3930ea564af728cc3bb9044b}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+7}}~(0x80\+UL $<$$<$ FSMC\+\_\+\+PMEM3\+\_\+\+MEMSET3\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57e03075040da97e636158721615ca93}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4243cb8b53a10143621872c0d0ed318b}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57e03075040da97e636158721615ca93}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d8aad77f584d1c380b6d04d4984ac5}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+0}}~(0x01\+UL $<$$<$ FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacf4638838e3cf2dfa076ef795596967}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+1}}~(0x02\+UL $<$$<$ FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1c65a1027062f3fff04dfdd24c33e64}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+2}}~(0x04\+UL $<$$<$ FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae23146168ddc8e06defd6e75390dde1d}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+3}}~(0x08\+UL $<$$<$ FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79640d63c03f94bd4f38859c46bad820}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+4}}~(0x10\+UL $<$$<$ FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d36841fa1730bbbc825278cffd623f3}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+5}}~(0x20\+UL $<$$<$ FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bd34f98ee23b7a58ac63cd195c00d70}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+6}}~(0x40\+UL $<$$<$ FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f485579592b7fdf2e480523ee220418}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+7}}~(0x80\+UL $<$$<$ FSMC\+\_\+\+PMEM3\+\_\+\+MEMWAIT3\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dba6050327dc9b2282e64e8236e6725}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8ef1e0f4db1e2792b0939f9058a149b}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dba6050327dc9b2282e64e8236e6725}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1abd4698bb45c784b23b8d431eb90f1}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+0}}~(0x01\+UL $<$$<$ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a93e71d784bdb1cd115805feac42d6b}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+1}}~(0x02\+UL $<$$<$ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20a5443b5236e71b8dfe0620abffbd68}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+2}}~(0x04\+UL $<$$<$ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b330eabb266b26cf6aa93b12bfe7b38}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+3}}~(0x08\+UL $<$$<$ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6d1864268bb87124d127d92e8db54dc}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+4}}~(0x10\+UL $<$$<$ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8968569a91c0b5d6c456074ddfc98aa3}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+5}}~(0x20\+UL $<$$<$ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf40967f9e19b41e2692b7fe1177b8629}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+6}}~(0x40\+UL $<$$<$ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0da29e1e300e47aebb0bd47bf5f0563}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+7}}~(0x80\+UL $<$$<$ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHOLD3\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dfe7b65ecc252eca58b04156dbd4c32}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a77d54c66589f233792d30fc83e7f12}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dfe7b65ecc252eca58b04156dbd4c32}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d8453ab8a7488ff13c681154bfd293c}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+0}}~(0x01\+UL $<$$<$ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf023951ad4fd31a691cc26fc3c27ec46}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+1}}~(0x02\+UL $<$$<$ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf8d790834161e0224c878cd8eab190e}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+2}}~(0x04\+UL $<$$<$ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26daeb039123824e2de5fdd64cb3a1ff}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+3}}~(0x08\+UL $<$$<$ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd06d96e44933ce665b2af8c2a4098e4}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+4}}~(0x10\+UL $<$$<$ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef1254b2e2251da2b30aa297d1d0a1f8}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+5}}~(0x20\+UL $<$$<$ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf33c72c5ab0747d587a801835cf1a897}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+6}}~(0x40\+UL $<$$<$ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7304d0d28edd32a70be474e656fbf8e}{FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+7}}~(0x80\+UL $<$$<$ FSMC\+\_\+\+PMEM3\+\_\+\+MEMHIZ3\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6506768173e0734a59f62d527f3f0a4}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b5cb5385ce2cef772ee4493c25617aa}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6506768173e0734a59f62d527f3f0a4}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6df1a1190522593b71da113c7ea8cfab}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+0}}~(0x01\+UL $<$$<$ FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fa76a9c077f40e973df8fe6903c69c4}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+1}}~(0x02\+UL $<$$<$ FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03ddc1ecb61313593976bf70aec06e9f}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+2}}~(0x04\+UL $<$$<$ FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4280253a6049c7739c6b70a6d7940998}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+3}}~(0x08\+UL $<$$<$ FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga153d7b557dc40b797f93bf5593808279}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+4}}~(0x10\+UL $<$$<$ FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc8fc6eadc2e952227c121b6d6114834}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+5}}~(0x20\+UL $<$$<$ FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecce633b6da6db82000f1d39dc23bb3b}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+6}}~(0x40\+UL $<$$<$ FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04c68698ff6f47551244ae5a26893059}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+7}}~(0x80\+UL $<$$<$ FSMC\+\_\+\+PMEM4\+\_\+\+MEMSET4\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb6d7917d078c6ccdc62cd80e9578513}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9673f81abf15ad70d09520db9ddfc58d}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb6d7917d078c6ccdc62cd80e9578513}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c88b294c963e5be76da4bf3048af411}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+0}}~(0x01\+UL $<$$<$ FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24d45891fa0a503d81f68f62f5fd18e5}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+1}}~(0x02\+UL $<$$<$ FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1fa35a7722b6339a7cef85b5be2280d}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+2}}~(0x04\+UL $<$$<$ FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga929f7f1066e3f2d69c72126615d06cb0}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+3}}~(0x08\+UL $<$$<$ FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5282e3d9205f778b67ef00c27beb2918}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+4}}~(0x10\+UL $<$$<$ FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eed44a0b89a9f14b08c4ab2578ca5cc}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+5}}~(0x20\+UL $<$$<$ FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2429913d3b7993dfda75413f0a72bf4}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+6}}~(0x40\+UL $<$$<$ FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga247eb296ad16d1c7f2ebea0ca85619f9}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+7}}~(0x80\+UL $<$$<$ FSMC\+\_\+\+PMEM4\+\_\+\+MEMWAIT4\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0cf6a3b9e83d5785668a232f179922b}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5028f0c2a642b7faedf602f0b2c0d64c}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0cf6a3b9e83d5785668a232f179922b}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf07eef15a372886fda3182f49e2e912e}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+0}}~(0x01\+UL $<$$<$ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa05a691ca81b6fe6df07adb1c5142597}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+1}}~(0x02\+UL $<$$<$ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafd4f50c33f4ec69e878983fb6065c73}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+2}}~(0x04\+UL $<$$<$ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3cf67d6699d41fc042aed2be6d6aef0}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+3}}~(0x08\+UL $<$$<$ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga963acb8aef1a1e3f7f369421a3f9bfd9}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+4}}~(0x10\+UL $<$$<$ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3ca8c6eb5fde2be7d38bde8aedb5522}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+5}}~(0x20\+UL $<$$<$ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0352f9aa02c4037d690b516d7385d27}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+6}}~(0x40\+UL $<$$<$ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga880aa86c933687f7565b7ab79776923e}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+7}}~(0x80\+UL $<$$<$ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHOLD4\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa99cb02c3b57623c92d17f68b44f84a4}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b194500112e61e5dd41ded843bb08c6}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa99cb02c3b57623c92d17f68b44f84a4}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9298e847d13d24cbe87a3c477af9f02c}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+0}}~(0x01\+UL $<$$<$ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga591eb0822bbb91c4ba12f80d35424c4c}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+1}}~(0x02\+UL $<$$<$ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6db858408154b3694bb1fdc995f7e069}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+2}}~(0x04\+UL $<$$<$ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e38ef7ec628928bea867de00af9b206}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+3}}~(0x08\+UL $<$$<$ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81a86c24f41bd5363793953df972d941}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+4}}~(0x10\+UL $<$$<$ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08a6ec2df1aa20cfcfacaed7e60417a0}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+5}}~(0x20\+UL $<$$<$ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga443fff9e0a661cce0d3fe96886eceb0b}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+6}}~(0x40\+UL $<$$<$ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90cf92af2475f9f7cadbb9553225260d}{FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+7}}~(0x80\+UL $<$$<$ FSMC\+\_\+\+PMEM4\+\_\+\+MEMHIZ4\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc4ae266a174a451c7eff4c6e82a08d6}{FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab6cd1418de73ee3b214be589912e45f}{FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc4ae266a174a451c7eff4c6e82a08d6}{FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab4718770edfb1b9b96df7410a58f79b}{FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+0}}~(0x01\+UL $<$$<$ FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cde8c8360b22a3fb63615b4274653c9}{FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+1}}~(0x02\+UL $<$$<$ FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae80034b8760da9dd1faaf7e326b6002a}{FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+2}}~(0x04\+UL $<$$<$ FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11924ff951b3e939d2d20807901a82bf}{FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+3}}~(0x08\+UL $<$$<$ FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1b81efbb998d5e86685075396fd83b0}{FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+4}}~(0x10\+UL $<$$<$ FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e89896b03049ad636484b44c7ecd670}{FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+5}}~(0x20\+UL $<$$<$ FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac751391f5acb1f3229ca65a3424d316d}{FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+6}}~(0x40\+UL $<$$<$ FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb0f3115642332e5aef5cfa1b6b719d8}{FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+7}}~(0x80\+UL $<$$<$ FSMC\+\_\+\+PATT2\+\_\+\+ATTSET2\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91b82eb626e2249b2365749e2ddd5b82}{FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fda97184969b04e909ac97d31da48e6}{FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91b82eb626e2249b2365749e2ddd5b82}{FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf43a2874230fbe9b87f9495a736b9363}{FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+0}}~(0x01\+UL $<$$<$ FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad30fbb45343ced8deb9bbc062dba46b}{FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+1}}~(0x02\+UL $<$$<$ FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae78c7794f66cd2063464ab2e6ef2bd07}{FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+2}}~(0x04\+UL $<$$<$ FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82c2de9009c75560a342122937b25853}{FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+3}}~(0x08\+UL $<$$<$ FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae80b6a2fc197435f6b50b4ba035fb5fe}{FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+4}}~(0x10\+UL $<$$<$ FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac924773c5fcbee73186600247618d10b}{FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+5}}~(0x20\+UL $<$$<$ FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70b22c0b9a32e473f0eb56952ba58d95}{FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+6}}~(0x40\+UL $<$$<$ FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ade8feb15ddcef159ccf3ff55fb0c24}{FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+7}}~(0x80\+UL $<$$<$ FSMC\+\_\+\+PATT2\+\_\+\+ATTWAIT2\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga836b8150e0ee69c3acc4e1330ad8c9f2}{FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad007c3c6fbef432a5e6bb08bd6e0b1ce}{FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga836b8150e0ee69c3acc4e1330ad8c9f2}{FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b5e19eb38592e84b9c0f3f57df51892}{FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+0}}~(0x01\+UL $<$$<$ FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13dface112bf1300689a4f00ba31abac}{FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+1}}~(0x02\+UL $<$$<$ FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea0e1b34ac27f20c85db0f96eaeff994}{FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+2}}~(0x04\+UL $<$$<$ FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1582860673c5e72f9441095d5af7b8ad}{FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+3}}~(0x08\+UL $<$$<$ FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdd679f3b80617291639cafcdd8f77d1}{FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+4}}~(0x10\+UL $<$$<$ FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34e89cd935ec26279bc9876d9dd07b07}{FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+5}}~(0x20\+UL $<$$<$ FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12c42d6d5746ef8d763d36b04f6e4644}{FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+6}}~(0x40\+UL $<$$<$ FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93558ba1372a3709316b4734160b3874}{FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+7}}~(0x80\+UL $<$$<$ FSMC\+\_\+\+PATT2\+\_\+\+ATTHOLD2\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68a00587d76421282a4c27b05ab794e4}{FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2726cd505612675158551fd9eed763f}{FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68a00587d76421282a4c27b05ab794e4}{FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1ff9b8faa8372116ca931826d18a9c7}{FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+0}}~(0x01\+UL $<$$<$ FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac4081b55783073164985488c9d4d6b8}{FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+1}}~(0x02\+UL $<$$<$ FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3cc10b4217452bae11c69ed9f6f1844}{FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+2}}~(0x04\+UL $<$$<$ FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93e2929a1bcde578f374bbebaa9482d1}{FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+3}}~(0x08\+UL $<$$<$ FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac536419b5ef258fa3f9140387e2f134f}{FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+4}}~(0x10\+UL $<$$<$ FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5deab3153671ff06832dd651372f9ca7}{FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+5}}~(0x20\+UL $<$$<$ FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga047723a357976aca5bdf6575327986d2}{FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+6}}~(0x40\+UL $<$$<$ FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga859a5af02e12a11e7548085e9e186547}{FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+7}}~(0x80\+UL $<$$<$ FSMC\+\_\+\+PATT2\+\_\+\+ATTHIZ2\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ea2296ea7aafbc8aadd589669dfb638}{FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0487c57e948411f16c3a35927e60dd5}{FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ea2296ea7aafbc8aadd589669dfb638}{FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e68a5b1bb5996422eac084d586359d4}{FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+0}}~(0x01\+UL $<$$<$ FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d8bd09ad36ab8cae67f87cb930ea428}{FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+1}}~(0x02\+UL $<$$<$ FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29b9389601899ce2731c612ad05d9a96}{FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+2}}~(0x04\+UL $<$$<$ FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97893656a7b65ec5420382de0b264a11}{FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+3}}~(0x08\+UL $<$$<$ FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a6993a1cc304b9300bdc365c2827d43}{FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+4}}~(0x10\+UL $<$$<$ FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cf65f61ce823183c3866607cab6bd09}{FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+5}}~(0x20\+UL $<$$<$ FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2d5a3dd16094a6279766692694aa16b}{FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+6}}~(0x40\+UL $<$$<$ FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7668853b7956cdb13fd73ed10faf4526}{FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+7}}~(0x80\+UL $<$$<$ FSMC\+\_\+\+PATT3\+\_\+\+ATTSET3\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93f4da8f79e8595a22f0089aa1a3085b}{FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8aaf4c77a663cab07ac6c365a271599}{FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93f4da8f79e8595a22f0089aa1a3085b}{FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5c5500a07e7885de5c372c55f147836}{FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+0}}~(0x01\+UL $<$$<$ FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddddbd0a403b2aeefcfdb28a7da56bf0}{FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+1}}~(0x02\+UL $<$$<$ FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac34cbe7e282e1074e6c4b9645e48db2f}{FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+2}}~(0x04\+UL $<$$<$ FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga771f2a5acde98a9760eb8a1338f416a3}{FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+3}}~(0x08\+UL $<$$<$ FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bcc944836a379b2b878d5129ff94ddb}{FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+4}}~(0x10\+UL $<$$<$ FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf722482193ca6a1bf90f17af567e019}{FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+5}}~(0x20\+UL $<$$<$ FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2cc3ce135f309f7574f0c3d1a0ffe88}{FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+6}}~(0x40\+UL $<$$<$ FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa66342cc1db5dcad99153b5a2f22140e}{FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+7}}~(0x80\+UL $<$$<$ FSMC\+\_\+\+PATT3\+\_\+\+ATTWAIT3\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cd55c17fa5ff544f7d19482034dd6de}{FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3a2e634d0f5e3c9716c0910e1efda60}{FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cd55c17fa5ff544f7d19482034dd6de}{FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad34a9f1b84d670c4132c56fa30ca26f0}{FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+0}}~(0x01\+UL $<$$<$ FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b2ed392d654694fc330c6721bed5728}{FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+1}}~(0x02\+UL $<$$<$ FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga679d3ea50788981dac810ec62bc372f0}{FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+2}}~(0x04\+UL $<$$<$ FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75d74cf52f238826e87d3a3c27b52acc}{FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+3}}~(0x08\+UL $<$$<$ FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8d656d40279e1655a6682dcc2762e92}{FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+4}}~(0x10\+UL $<$$<$ FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafee75f2fcf37e20e983732f258f85371}{FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+5}}~(0x20\+UL $<$$<$ FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga777b93e1e3c802ede605644d3ff3bba7}{FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+6}}~(0x40\+UL $<$$<$ FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39acada8d54a7a14d3838d042397bd74}{FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+7}}~(0x80\+UL $<$$<$ FSMC\+\_\+\+PATT3\+\_\+\+ATTHOLD3\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbbd7b49755e0e7052d77f774d72ca18}{FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea9d34b131aa7db353eef060ca37788c}{FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbbd7b49755e0e7052d77f774d72ca18}{FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bc6736af23f6f033568e0085cd19964}{FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+0}}~(0x01\+UL $<$$<$ FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41270d0ae8670f39b886b49e47e8195b}{FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+1}}~(0x02\+UL $<$$<$ FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga988ec453492aafacf205895c5398caf2}{FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+2}}~(0x04\+UL $<$$<$ FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48885375147c060687bbccc6a234ce39}{FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+3}}~(0x08\+UL $<$$<$ FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ea193881223470d7b6a6ca3e3474a84}{FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+4}}~(0x10\+UL $<$$<$ FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ab1f4cb68cfb8717d2b29e3a84987b1}{FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+5}}~(0x20\+UL $<$$<$ FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44fd348b342ec248b821123f3310f475}{FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+6}}~(0x40\+UL $<$$<$ FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ff1a3acc9bbab229000d48845ea1863}{FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+7}}~(0x80\+UL $<$$<$ FSMC\+\_\+\+PATT3\+\_\+\+ATTHIZ3\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8ee09881a3a83d040c49e7ec91e16f8}{FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f4d8fb0d47b4a3fddf55c2532dd3159}{FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8ee09881a3a83d040c49e7ec91e16f8}{FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dac8bcf03610eb2d43b557f4d81532a}{FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+0}}~(0x01\+UL $<$$<$ FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac2576c2a95871cbf9babd0778372571}{FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+1}}~(0x02\+UL $<$$<$ FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88e760bbe9714ac07f381de3af0abc36}{FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+2}}~(0x04\+UL $<$$<$ FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b472fd4848733a921998f0305b5bc02}{FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+3}}~(0x08\+UL $<$$<$ FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7d0c69190a0d78fedc875c3dc6b9037}{FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+4}}~(0x10\+UL $<$$<$ FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga168c6f16be9721a5ea0e31230bd1939b}{FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+5}}~(0x20\+UL $<$$<$ FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72fe744c036b2acc4fff8733ac48b0ae}{FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+6}}~(0x40\+UL $<$$<$ FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4529b17de7cb4eeeff25496620978adc}{FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+7}}~(0x80\+UL $<$$<$ FSMC\+\_\+\+PATT4\+\_\+\+ATTSET4\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9b0b756ec9357585c52037f88e87c00}{FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01edeaedc31867997a188fa89cab2ec0}{FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9b0b756ec9357585c52037f88e87c00}{FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5da7db34cd23f3126f224a0b845a66a8}{FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+0}}~(0x01\+UL $<$$<$ FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14644aa2ed55afe2094015d74843a994}{FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+1}}~(0x02\+UL $<$$<$ FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1023d5ae8fab70e7fdfbaff4ed46657}{FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+2}}~(0x04\+UL $<$$<$ FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga906c9684ffcd8f0f9222cbfd0e21885a}{FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+3}}~(0x08\+UL $<$$<$ FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8d341a7448f645a2f849e591515f020}{FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+4}}~(0x10\+UL $<$$<$ FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf278272c5fdaa8fa7c84e1c095690632}{FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+5}}~(0x20\+UL $<$$<$ FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3126347e126717a761af0b6e44b9d72d}{FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+6}}~(0x40\+UL $<$$<$ FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34afb78710ca450ac7065f0bc263075c}{FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+7}}~(0x80\+UL $<$$<$ FSMC\+\_\+\+PATT4\+\_\+\+ATTWAIT4\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0108d421a275b527d8cb978b6d9685ce}{FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bf06c395d55c775b4fbe202bac517a6}{FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0108d421a275b527d8cb978b6d9685ce}{FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5c97b102bd1f2b61dcfb793c0d61d66}{FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+0}}~(0x01\+UL $<$$<$ FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga738c8d87ebcdff68725a54ff7f39675d}{FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+1}}~(0x02\+UL $<$$<$ FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d9610198e4710ca394e3aeb32aa229f}{FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+2}}~(0x04\+UL $<$$<$ FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd14059e9f658f37b3a1f18786395717}{FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+3}}~(0x08\+UL $<$$<$ FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a39fa40e2d4990097e31b47ad85283a}{FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+4}}~(0x10\+UL $<$$<$ FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga239e412f20305d58416f10a79e253a87}{FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+5}}~(0x20\+UL $<$$<$ FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff1aac62acdf71077ee4a9e8e9e6d2d6}{FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+6}}~(0x40\+UL $<$$<$ FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga836fd2ad42b0c9f6d0eb651589d04123}{FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+7}}~(0x80\+UL $<$$<$ FSMC\+\_\+\+PATT4\+\_\+\+ATTHOLD4\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac10548dc39d989f970e3397287096126}{FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35948e4e9e5ce9d674e9e70ca2aeafe3}{FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac10548dc39d989f970e3397287096126}{FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b746d7b655f6379af4dd4d5ba842492}{FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+0}}~(0x01\+UL $<$$<$ FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2dd87929111fc0c888dd7c311f8eba3}{FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+1}}~(0x02\+UL $<$$<$ FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga353c0709e22a06998f05b908a597f525}{FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+2}}~(0x04\+UL $<$$<$ FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa777a5d42ac1e36044d7b18ffdd61a21}{FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+3}}~(0x08\+UL $<$$<$ FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65c1778d08bfe2a40961f6acf023b9d4}{FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+4}}~(0x10\+UL $<$$<$ FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadb7001986c9a4c28052b46657ad7a7e}{FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+5}}~(0x20\+UL $<$$<$ FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa11a8d896354bd1c6645ac096db8e065}{FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+6}}~(0x40\+UL $<$$<$ FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a054f48705ec3fef0686c576f414f29}{FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+7}}~(0x80\+UL $<$$<$ FSMC\+\_\+\+PATT4\+\_\+\+ATTHIZ4\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3358c18b8b82cd13305ec60101187b5c}{FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf14b77f09f496a1325b5384eef54dd4a}{FSMC\+\_\+\+PIO4\+\_\+\+IOSET4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3358c18b8b82cd13305ec60101187b5c}{FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29c07a816f3065ae0c9287b6e3e0e967}{FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+0}}~(0x01\+UL $<$$<$ FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac31898a52e172935f354819c50d3ef8d}{FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+1}}~(0x02\+UL $<$$<$ FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf35797347825725faef495c676269927}{FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+2}}~(0x04\+UL $<$$<$ FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae45109e3dcc3c3a15efd13eddffdd8c9}{FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+3}}~(0x08\+UL $<$$<$ FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga349e3a58f832fbc9de16955521355c29}{FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+4}}~(0x10\+UL $<$$<$ FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3304545838a6e20742b0203e0cb023a}{FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+5}}~(0x20\+UL $<$$<$ FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga800ab779078734ca86eedb6c9e77bc57}{FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+6}}~(0x40\+UL $<$$<$ FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e29b066726c486c6503d417d18904b1}{FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+7}}~(0x80\+UL $<$$<$ FSMC\+\_\+\+PIO4\+\_\+\+IOSET4\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4594c1e3df3d2345bf1207cab2de430}{FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga035a0645caab3851714123302dd0af1c}{FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4594c1e3df3d2345bf1207cab2de430}{FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb868a5bf3d33997c782f296440cabf7}{FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+0}}~(0x01\+UL $<$$<$ FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa48c96fedf31c6ab444828d60e471da}{FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+1}}~(0x02\+UL $<$$<$ FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga342e42235a123ea11544b1a230b07a75}{FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+2}}~(0x04\+UL $<$$<$ FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c012d7c41f51516580766d6ac36d82f}{FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+3}}~(0x08\+UL $<$$<$ FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5331b528505a31a2b39deca7a5ddba02}{FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+4}}~(0x10\+UL $<$$<$ FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabbfbc377efde5170ac484795a0a4215}{FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+5}}~(0x20\+UL $<$$<$ FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0be64ff24a6ccb7eef471ad2ad0e283b}{FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+6}}~(0x40\+UL $<$$<$ FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e3fc1b8cfa57116c0521cafd7e733cc}{FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+7}}~(0x80\+UL $<$$<$ FSMC\+\_\+\+PIO4\+\_\+\+IOWAIT4\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cfbf79cf550a6d25af660a9b78ae382}{FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab55064df0d9fab8a072da6baa7b85878}{FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cfbf79cf550a6d25af660a9b78ae382}{FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc1a288b385fcf83bfa95da479d387a4}{FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+0}}~(0x01\+UL $<$$<$ FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga402d7221ee27ce71d1b8bb18539d8307}{FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+1}}~(0x02\+UL $<$$<$ FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga274c5b835ec95c97c4f1c6ebbf72a096}{FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+2}}~(0x04\+UL $<$$<$ FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga519b9b4ae5b136769278eb98eb10c3a6}{FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+3}}~(0x08\+UL $<$$<$ FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2d013be2823d9ea9b81f8f76331c11d}{FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+4}}~(0x10\+UL $<$$<$ FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a14c965f1ff993e0976aaefe638e2f6}{FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+5}}~(0x20\+UL $<$$<$ FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49411f21445032ad8eaca19e89d204bc}{FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+6}}~(0x40\+UL $<$$<$ FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga323dcc3be986d57d14b794cca0038953}{FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+7}}~(0x80\+UL $<$$<$ FSMC\+\_\+\+PIO4\+\_\+\+IOHOLD4\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b36d517941428d62268b10e8058abf4}{FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cce93379430df64fd697ad772bc477d}{FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b36d517941428d62268b10e8058abf4}{FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf3b5c59e3eb4e259ddb722b1e536e5c}{FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+0}}~(0x01\+UL $<$$<$ FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e8c66264d4ec7b69de613cb528cfee2}{FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+1}}~(0x02\+UL $<$$<$ FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab943b8acd274a8892e691ffab36a6a21}{FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+2}}~(0x04\+UL $<$$<$ FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4184c40fd57a850605ac12c73553b6ba}{FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+3}}~(0x08\+UL $<$$<$ FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f966bdf26f7fa0f52076438219df7ee}{FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+4}}~(0x10\+UL $<$$<$ FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ba68883e73a331543a2990a76d1e91a}{FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+5}}~(0x20\+UL $<$$<$ FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b2c084a1dfbf7fb7bd922faa48bad8a}{FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+6}}~(0x40\+UL $<$$<$ FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc8aef29e6eaecd3ff2c13bae143b8b4}{FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+7}}~(0x80\+UL $<$$<$ FSMC\+\_\+\+PIO4\+\_\+\+IOHIZ4\+\_\+\+Pos)
\item 
\#define {\bfseries FSMC\+\_\+\+ECCR2\+\_\+\+ECC2\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga263cd31cea7c03124b24b94bec2ba751}{FSMC\+\_\+\+ECCR2\+\_\+\+ECC2\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ FSMC\+\_\+\+ECCR2\+\_\+\+ECC2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43da355ad2eb7d974488a02921b1b2ba}{FSMC\+\_\+\+ECCR2\+\_\+\+ECC2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga263cd31cea7c03124b24b94bec2ba751}{FSMC\+\_\+\+ECCR2\+\_\+\+ECC2\+\_\+\+Msk}}
\item 
\#define {\bfseries FSMC\+\_\+\+ECCR3\+\_\+\+ECC3\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8f7ec32f0cb28be8c241bf487fdc8c3}{FSMC\+\_\+\+ECCR3\+\_\+\+ECC3\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ FSMC\+\_\+\+ECCR3\+\_\+\+ECC3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga798b288a17d84edc99ff1f5f81cf70be}{FSMC\+\_\+\+ECCR3\+\_\+\+ECC3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8f7ec32f0cb28be8c241bf487fdc8c3}{FSMC\+\_\+\+ECCR3\+\_\+\+ECC3\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44c7a73f891cc60cb11c8dc122fde9bd}{GPIO\+\_\+\+MODER\+\_\+\+MODER0\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODER0\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44c7a73f891cc60cb11c8dc122fde9bd}{GPIO\+\_\+\+MODER\+\_\+\+MODER0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9547fc54057db093f9ee4b846fcc4723}{GPIO\+\_\+\+MODER\+\_\+\+MODER0\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODER0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e77a3bc750fe2ea8e06da301c65d6ef}{GPIO\+\_\+\+MODER\+\_\+\+MODER0\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODER0\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER1\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b96dc64bbedb58b5a6fdcc3c97eab1d}{GPIO\+\_\+\+MODER\+\_\+\+MODER1\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODER1\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b96dc64bbedb58b5a6fdcc3c97eab1d}{GPIO\+\_\+\+MODER\+\_\+\+MODER1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d85123ad7c77e052b542f2df47a1371}{GPIO\+\_\+\+MODER\+\_\+\+MODER1\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODER1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9f16759689b9ac61d9c68842ac49746}{GPIO\+\_\+\+MODER\+\_\+\+MODER1\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODER1\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER2\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6c01a65d00f6b648984e34f71ce0b83}{GPIO\+\_\+\+MODER\+\_\+\+MODER2\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODER2\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6c01a65d00f6b648984e34f71ce0b83}{GPIO\+\_\+\+MODER\+\_\+\+MODER2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06e9f9713b7a822784cd2c0fa79dcff0}{GPIO\+\_\+\+MODER\+\_\+\+MODER2\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODER2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97f7959265384b2621288c8340990665}{GPIO\+\_\+\+MODER\+\_\+\+MODER2\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODER2\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER3\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga053851b8f1df3d358a7b07fe8f720a25}{GPIO\+\_\+\+MODER\+\_\+\+MODER3\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODER3\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga053851b8f1df3d358a7b07fe8f720a25}{GPIO\+\_\+\+MODER\+\_\+\+MODER3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aeeac804c07e25aeff31bebf3a639f6}{GPIO\+\_\+\+MODER\+\_\+\+MODER3\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODER3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc09e4958f306ddcb6107942504b45e0}{GPIO\+\_\+\+MODER\+\_\+\+MODER3\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODER3\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER4\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0678135cc7fb1e00fe0de880d822fde5}{GPIO\+\_\+\+MODER\+\_\+\+MODER4\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODER4\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0678135cc7fb1e00fe0de880d822fde5}{GPIO\+\_\+\+MODER\+\_\+\+MODER4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67276f1aa615d1af388fef7232483795}{GPIO\+\_\+\+MODER\+\_\+\+MODER4\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODER4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5203150980865199911d58af22f49567}{GPIO\+\_\+\+MODER\+\_\+\+MODER4\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODER4\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER5\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f1827fce38f560f895e4486f1aacaac}{GPIO\+\_\+\+MODER\+\_\+\+MODER5\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODER5\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f1827fce38f560f895e4486f1aacaac}{GPIO\+\_\+\+MODER\+\_\+\+MODER5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62665be9bddb711eedf99c85e37bb5ad}{GPIO\+\_\+\+MODER\+\_\+\+MODER5\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODER5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5096355e22b25bd4e6324399d5764630}{GPIO\+\_\+\+MODER\+\_\+\+MODER5\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODER5\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER6\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83a6d2a5dbd3f6f8447e0082c0e8d6ab}{GPIO\+\_\+\+MODER\+\_\+\+MODER6\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODER6\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83a6d2a5dbd3f6f8447e0082c0e8d6ab}{GPIO\+\_\+\+MODER\+\_\+\+MODER6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf45f41af21a000ab66da5b99b998deb3}{GPIO\+\_\+\+MODER\+\_\+\+MODER6\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODER6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41dfd1f39fe849fe3707ebf2ac0d8371}{GPIO\+\_\+\+MODER\+\_\+\+MODER6\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODER6\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER7\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae685da5b1c5c085e69be64ecf0b65ec5}{GPIO\+\_\+\+MODER\+\_\+\+MODER7\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODER7\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae685da5b1c5c085e69be64ecf0b65ec5}{GPIO\+\_\+\+MODER\+\_\+\+MODER7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga585ab6cb29e3763ab8c1e997c55f2b43}{GPIO\+\_\+\+MODER\+\_\+\+MODER7\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODER7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b5cca014fc55f64cdbbb42ea0515e05}{GPIO\+\_\+\+MODER\+\_\+\+MODER7\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODER7\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER8\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaddfeb2d4f139bd00fdcd2ce538f2087}{GPIO\+\_\+\+MODER\+\_\+\+MODER8\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODER8\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaddfeb2d4f139bd00fdcd2ce538f2087}{GPIO\+\_\+\+MODER\+\_\+\+MODER8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cdb8e55aa223af568ae12d316a22f8d}{GPIO\+\_\+\+MODER\+\_\+\+MODER8\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODER8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0729411ccd74a91cdd0f23adada25782}{GPIO\+\_\+\+MODER\+\_\+\+MODER8\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODER8\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER9\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdcb7c58d623c51ababeb5917430132b}{GPIO\+\_\+\+MODER\+\_\+\+MODER9\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODER9\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER9}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdcb7c58d623c51ababeb5917430132b}{GPIO\+\_\+\+MODER\+\_\+\+MODER9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea7c7ec787b1ee1ae7e0b4da216eb418}{GPIO\+\_\+\+MODER\+\_\+\+MODER9\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODER9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5cd33689071b7af70ece64a371645df}{GPIO\+\_\+\+MODER\+\_\+\+MODER9\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODER9\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER10\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9af602f158627d6d61a2fcf7149a6178}{GPIO\+\_\+\+MODER\+\_\+\+MODER10\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODER10\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER10}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9af602f158627d6d61a2fcf7149a6178}{GPIO\+\_\+\+MODER\+\_\+\+MODER10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f4d2b18e57e7b2f600e4f5d9b17bd95}{GPIO\+\_\+\+MODER\+\_\+\+MODER10\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODER10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dcae08e0f7afc002658a4ef4a764dc4}{GPIO\+\_\+\+MODER\+\_\+\+MODER10\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODER10\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER11\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82a8fa719e9f98d2a7b4fd00ad41927d}{GPIO\+\_\+\+MODER\+\_\+\+MODER11\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODER11\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER11}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82a8fa719e9f98d2a7b4fd00ad41927d}{GPIO\+\_\+\+MODER\+\_\+\+MODER11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4082cd576f50cd2687e45557b70d458}{GPIO\+\_\+\+MODER\+\_\+\+MODER11\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODER11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b2f611ae75f3441bad03866550f6263}{GPIO\+\_\+\+MODER\+\_\+\+MODER11\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODER11\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER12\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd6d6390219a23c8420cc152901ca9bd}{GPIO\+\_\+\+MODER\+\_\+\+MODER12\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODER12\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER12}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd6d6390219a23c8420cc152901ca9bd}{GPIO\+\_\+\+MODER\+\_\+\+MODER12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa89cd8ed328ed0116cbf51810fcd8788}{GPIO\+\_\+\+MODER\+\_\+\+MODER12\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODER12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74f91bdd676e477e4c19d30d3ea5c4c8}{GPIO\+\_\+\+MODER\+\_\+\+MODER12\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODER12\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER13\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae7344fb7e360c013ae484a7b3ce06e}{GPIO\+\_\+\+MODER\+\_\+\+MODER13\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODER13\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER13}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae7344fb7e360c013ae484a7b3ce06e}{GPIO\+\_\+\+MODER\+\_\+\+MODER13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc01e2e6cf45e8ec27d3a66ff36c2cfa}{GPIO\+\_\+\+MODER\+\_\+\+MODER13\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODER13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71a30088f5475ae8774404ae7d41872e}{GPIO\+\_\+\+MODER\+\_\+\+MODER13\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODER13\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER14\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fd4d1526a36e0838bc8c9bab621aba0}{GPIO\+\_\+\+MODER\+\_\+\+MODER14\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODER14\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER14}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fd4d1526a36e0838bc8c9bab621aba0}{GPIO\+\_\+\+MODER\+\_\+\+MODER14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad295063c22bd981239bc1b26f2e7f9c0}{GPIO\+\_\+\+MODER\+\_\+\+MODER14\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODER14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ff3a914796db9625d86996b6f6f5288}{GPIO\+\_\+\+MODER\+\_\+\+MODER14\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODER14\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER15\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97ba0885b9dda0bec8202305bf9cf0ad}{GPIO\+\_\+\+MODER\+\_\+\+MODER15\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODER15\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER15}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97ba0885b9dda0bec8202305bf9cf0ad}{GPIO\+\_\+\+MODER\+\_\+\+MODER15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c4b7f270eb99d851b84b9917fe49564}{GPIO\+\_\+\+MODER\+\_\+\+MODER15\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODER15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9297c041f5f74aec73e6f4dd89ad819c}{GPIO\+\_\+\+MODER\+\_\+\+MODER15\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODER15\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+\+Pos}~GPIO\+\_\+\+MODER\+\_\+\+MODER0\+\_\+\+Pos
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+\+Msk}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44c7a73f891cc60cb11c8dc122fde9bd}{GPIO\+\_\+\+MODER\+\_\+\+MODER0\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE0}~GPIO\+\_\+\+MODER\+\_\+\+MODER0
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9547fc54057db093f9ee4b846fcc4723}{GPIO\+\_\+\+MODER\+\_\+\+MODER0\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e77a3bc750fe2ea8e06da301c65d6ef}{GPIO\+\_\+\+MODER\+\_\+\+MODER0\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+\+Pos}~GPIO\+\_\+\+MODER\+\_\+\+MODER1\+\_\+\+Pos
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+\+Msk}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b96dc64bbedb58b5a6fdcc3c97eab1d}{GPIO\+\_\+\+MODER\+\_\+\+MODER1\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE1}~GPIO\+\_\+\+MODER\+\_\+\+MODER1
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d85123ad7c77e052b542f2df47a1371}{GPIO\+\_\+\+MODER\+\_\+\+MODER1\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9f16759689b9ac61d9c68842ac49746}{GPIO\+\_\+\+MODER\+\_\+\+MODER1\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+\+Pos}~GPIO\+\_\+\+MODER\+\_\+\+MODER2\+\_\+\+Pos
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+\+Msk}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6c01a65d00f6b648984e34f71ce0b83}{GPIO\+\_\+\+MODER\+\_\+\+MODER2\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE2}~GPIO\+\_\+\+MODER\+\_\+\+MODER2
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06e9f9713b7a822784cd2c0fa79dcff0}{GPIO\+\_\+\+MODER\+\_\+\+MODER2\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97f7959265384b2621288c8340990665}{GPIO\+\_\+\+MODER\+\_\+\+MODER2\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+\+Pos}~GPIO\+\_\+\+MODER\+\_\+\+MODER3\+\_\+\+Pos
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+\+Msk}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga053851b8f1df3d358a7b07fe8f720a25}{GPIO\+\_\+\+MODER\+\_\+\+MODER3\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE3}~GPIO\+\_\+\+MODER\+\_\+\+MODER3
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aeeac804c07e25aeff31bebf3a639f6}{GPIO\+\_\+\+MODER\+\_\+\+MODER3\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc09e4958f306ddcb6107942504b45e0}{GPIO\+\_\+\+MODER\+\_\+\+MODER3\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+\+Pos}~GPIO\+\_\+\+MODER\+\_\+\+MODER4\+\_\+\+Pos
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+\+Msk}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0678135cc7fb1e00fe0de880d822fde5}{GPIO\+\_\+\+MODER\+\_\+\+MODER4\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE4}~GPIO\+\_\+\+MODER\+\_\+\+MODER4
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67276f1aa615d1af388fef7232483795}{GPIO\+\_\+\+MODER\+\_\+\+MODER4\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5203150980865199911d58af22f49567}{GPIO\+\_\+\+MODER\+\_\+\+MODER4\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+\+Pos}~GPIO\+\_\+\+MODER\+\_\+\+MODER5\+\_\+\+Pos
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+\+Msk}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f1827fce38f560f895e4486f1aacaac}{GPIO\+\_\+\+MODER\+\_\+\+MODER5\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE5}~GPIO\+\_\+\+MODER\+\_\+\+MODER5
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62665be9bddb711eedf99c85e37bb5ad}{GPIO\+\_\+\+MODER\+\_\+\+MODER5\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5096355e22b25bd4e6324399d5764630}{GPIO\+\_\+\+MODER\+\_\+\+MODER5\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+\+Pos}~GPIO\+\_\+\+MODER\+\_\+\+MODER6\+\_\+\+Pos
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+\+Msk}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83a6d2a5dbd3f6f8447e0082c0e8d6ab}{GPIO\+\_\+\+MODER\+\_\+\+MODER6\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE6}~GPIO\+\_\+\+MODER\+\_\+\+MODER6
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf45f41af21a000ab66da5b99b998deb3}{GPIO\+\_\+\+MODER\+\_\+\+MODER6\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41dfd1f39fe849fe3707ebf2ac0d8371}{GPIO\+\_\+\+MODER\+\_\+\+MODER6\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+\+Pos}~GPIO\+\_\+\+MODER\+\_\+\+MODER7\+\_\+\+Pos
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+\+Msk}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae685da5b1c5c085e69be64ecf0b65ec5}{GPIO\+\_\+\+MODER\+\_\+\+MODER7\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE7}~GPIO\+\_\+\+MODER\+\_\+\+MODER7
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga585ab6cb29e3763ab8c1e997c55f2b43}{GPIO\+\_\+\+MODER\+\_\+\+MODER7\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b5cca014fc55f64cdbbb42ea0515e05}{GPIO\+\_\+\+MODER\+\_\+\+MODER7\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+\+Pos}~GPIO\+\_\+\+MODER\+\_\+\+MODER8\+\_\+\+Pos
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+\+Msk}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaddfeb2d4f139bd00fdcd2ce538f2087}{GPIO\+\_\+\+MODER\+\_\+\+MODER8\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE8}~GPIO\+\_\+\+MODER\+\_\+\+MODER8
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cdb8e55aa223af568ae12d316a22f8d}{GPIO\+\_\+\+MODER\+\_\+\+MODER8\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0729411ccd74a91cdd0f23adada25782}{GPIO\+\_\+\+MODER\+\_\+\+MODER8\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+\+Pos}~GPIO\+\_\+\+MODER\+\_\+\+MODER9\+\_\+\+Pos
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+\+Msk}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdcb7c58d623c51ababeb5917430132b}{GPIO\+\_\+\+MODER\+\_\+\+MODER9\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE9}~GPIO\+\_\+\+MODER\+\_\+\+MODER9
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea7c7ec787b1ee1ae7e0b4da216eb418}{GPIO\+\_\+\+MODER\+\_\+\+MODER9\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5cd33689071b7af70ece64a371645df}{GPIO\+\_\+\+MODER\+\_\+\+MODER9\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+\+Pos}~GPIO\+\_\+\+MODER\+\_\+\+MODER10\+\_\+\+Pos
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+\+Msk}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9af602f158627d6d61a2fcf7149a6178}{GPIO\+\_\+\+MODER\+\_\+\+MODER10\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE10}~GPIO\+\_\+\+MODER\+\_\+\+MODER10
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f4d2b18e57e7b2f600e4f5d9b17bd95}{GPIO\+\_\+\+MODER\+\_\+\+MODER10\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dcae08e0f7afc002658a4ef4a764dc4}{GPIO\+\_\+\+MODER\+\_\+\+MODER10\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+\+Pos}~GPIO\+\_\+\+MODER\+\_\+\+MODER11\+\_\+\+Pos
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+\+Msk}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82a8fa719e9f98d2a7b4fd00ad41927d}{GPIO\+\_\+\+MODER\+\_\+\+MODER11\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE11}~GPIO\+\_\+\+MODER\+\_\+\+MODER11
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4082cd576f50cd2687e45557b70d458}{GPIO\+\_\+\+MODER\+\_\+\+MODER11\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b2f611ae75f3441bad03866550f6263}{GPIO\+\_\+\+MODER\+\_\+\+MODER11\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+\+Pos}~GPIO\+\_\+\+MODER\+\_\+\+MODER12\+\_\+\+Pos
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+\+Msk}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd6d6390219a23c8420cc152901ca9bd}{GPIO\+\_\+\+MODER\+\_\+\+MODER12\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE12}~GPIO\+\_\+\+MODER\+\_\+\+MODER12
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa89cd8ed328ed0116cbf51810fcd8788}{GPIO\+\_\+\+MODER\+\_\+\+MODER12\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74f91bdd676e477e4c19d30d3ea5c4c8}{GPIO\+\_\+\+MODER\+\_\+\+MODER12\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+\+Pos}~GPIO\+\_\+\+MODER\+\_\+\+MODER13\+\_\+\+Pos
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+\+Msk}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae7344fb7e360c013ae484a7b3ce06e}{GPIO\+\_\+\+MODER\+\_\+\+MODER13\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE13}~GPIO\+\_\+\+MODER\+\_\+\+MODER13
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc01e2e6cf45e8ec27d3a66ff36c2cfa}{GPIO\+\_\+\+MODER\+\_\+\+MODER13\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71a30088f5475ae8774404ae7d41872e}{GPIO\+\_\+\+MODER\+\_\+\+MODER13\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+\+Pos}~GPIO\+\_\+\+MODER\+\_\+\+MODER14\+\_\+\+Pos
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+\+Msk}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fd4d1526a36e0838bc8c9bab621aba0}{GPIO\+\_\+\+MODER\+\_\+\+MODER14\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE14}~GPIO\+\_\+\+MODER\+\_\+\+MODER14
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad295063c22bd981239bc1b26f2e7f9c0}{GPIO\+\_\+\+MODER\+\_\+\+MODER14\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ff3a914796db9625d86996b6f6f5288}{GPIO\+\_\+\+MODER\+\_\+\+MODER14\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+\+Pos}~GPIO\+\_\+\+MODER\+\_\+\+MODER15\+\_\+\+Pos
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+\+Msk}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97ba0885b9dda0bec8202305bf9cf0ad}{GPIO\+\_\+\+MODER\+\_\+\+MODER15\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE15}~GPIO\+\_\+\+MODER\+\_\+\+MODER15
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c4b7f270eb99d851b84b9917fe49564}{GPIO\+\_\+\+MODER\+\_\+\+MODER15\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9297c041f5f74aec73e6f4dd89ad819c}{GPIO\+\_\+\+MODER\+\_\+\+MODER15\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dbf22f662367e7f4033c6ef85f69162}{GPIO\+\_\+\+OTYPER\+\_\+\+OT0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT0\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dbf22f662367e7f4033c6ef85f69162}{GPIO\+\_\+\+OTYPER\+\_\+\+OT0\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d6d2752a99a69a1ed6fde751477f65e}{GPIO\+\_\+\+OTYPER\+\_\+\+OT1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT1\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d6d2752a99a69a1ed6fde751477f65e}{GPIO\+\_\+\+OTYPER\+\_\+\+OT1\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90c1021a385b3e3ad84b5c3f55dcd2bd}{GPIO\+\_\+\+OTYPER\+\_\+\+OT2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT2\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90c1021a385b3e3ad84b5c3f55dcd2bd}{GPIO\+\_\+\+OTYPER\+\_\+\+OT2\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac467eaf271fc0abc674a0f1657b754b9}{GPIO\+\_\+\+OTYPER\+\_\+\+OT3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT3\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac467eaf271fc0abc674a0f1657b754b9}{GPIO\+\_\+\+OTYPER\+\_\+\+OT3\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab826bfea8ea3e5500900e31d24603a3f}{GPIO\+\_\+\+OTYPER\+\_\+\+OT4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT4\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab826bfea8ea3e5500900e31d24603a3f}{GPIO\+\_\+\+OTYPER\+\_\+\+OT4\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa41f6d81f21b5d4c984d318c3d5ea5fc}{GPIO\+\_\+\+OTYPER\+\_\+\+OT5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT5\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa41f6d81f21b5d4c984d318c3d5ea5fc}{GPIO\+\_\+\+OTYPER\+\_\+\+OT5\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf04845f8e00f58279129c9d7cbc40340}{GPIO\+\_\+\+OTYPER\+\_\+\+OT6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT6\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf04845f8e00f58279129c9d7cbc40340}{GPIO\+\_\+\+OTYPER\+\_\+\+OT6\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c4371991d169bbce9043ef03eebc3e7}{GPIO\+\_\+\+OTYPER\+\_\+\+OT7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT7\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c4371991d169bbce9043ef03eebc3e7}{GPIO\+\_\+\+OTYPER\+\_\+\+OT7\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88986ea0ef6829d98ea063355ed574bd}{GPIO\+\_\+\+OTYPER\+\_\+\+OT8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT8\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88986ea0ef6829d98ea063355ed574bd}{GPIO\+\_\+\+OTYPER\+\_\+\+OT8\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23374263ed146dfa55de5e09a9984520}{GPIO\+\_\+\+OTYPER\+\_\+\+OT9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT9\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT9}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23374263ed146dfa55de5e09a9984520}{GPIO\+\_\+\+OTYPER\+\_\+\+OT9\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga108993b457894e46ee48421cf847d6b6}{GPIO\+\_\+\+OTYPER\+\_\+\+OT10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT10\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT10}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga108993b457894e46ee48421cf847d6b6}{GPIO\+\_\+\+OTYPER\+\_\+\+OT10\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f833cf9e36cd48b282a838ee5d4d269}{GPIO\+\_\+\+OTYPER\+\_\+\+OT11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT11\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT11}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f833cf9e36cd48b282a838ee5d4d269}{GPIO\+\_\+\+OTYPER\+\_\+\+OT11\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac138e0a10703e6da87ff724a9e8314e6}{GPIO\+\_\+\+OTYPER\+\_\+\+OT12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT12\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT12}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac138e0a10703e6da87ff724a9e8314e6}{GPIO\+\_\+\+OTYPER\+\_\+\+OT12\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc65a535136ed14fbaba9d5557d766a9}{GPIO\+\_\+\+OTYPER\+\_\+\+OT13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT13\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT13}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc65a535136ed14fbaba9d5557d766a9}{GPIO\+\_\+\+OTYPER\+\_\+\+OT13\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7a50883c2c1f5f71ffed16b182b4690}{GPIO\+\_\+\+OTYPER\+\_\+\+OT14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT14\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT14}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7a50883c2c1f5f71ffed16b182b4690}{GPIO\+\_\+\+OTYPER\+\_\+\+OT14\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe5d4eaffe4617f72cc460127fc20cf5}{GPIO\+\_\+\+OTYPER\+\_\+\+OT15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT15\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT15}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe5d4eaffe4617f72cc460127fc20cf5}{GPIO\+\_\+\+OTYPER\+\_\+\+OT15\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+0}~GPIO\+\_\+\+OTYPER\+\_\+\+OT0
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+1}~GPIO\+\_\+\+OTYPER\+\_\+\+OT1
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+2}~GPIO\+\_\+\+OTYPER\+\_\+\+OT2
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+3}~GPIO\+\_\+\+OTYPER\+\_\+\+OT3
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+4}~GPIO\+\_\+\+OTYPER\+\_\+\+OT4
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+5}~GPIO\+\_\+\+OTYPER\+\_\+\+OT5
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+6}~GPIO\+\_\+\+OTYPER\+\_\+\+OT6
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+7}~GPIO\+\_\+\+OTYPER\+\_\+\+OT7
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+8}~GPIO\+\_\+\+OTYPER\+\_\+\+OT8
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+9}~GPIO\+\_\+\+OTYPER\+\_\+\+OT9
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+10}~GPIO\+\_\+\+OTYPER\+\_\+\+OT10
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+11}~GPIO\+\_\+\+OTYPER\+\_\+\+OT11
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+12}~GPIO\+\_\+\+OTYPER\+\_\+\+OT12
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+13}~GPIO\+\_\+\+OTYPER\+\_\+\+OT13
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+14}~GPIO\+\_\+\+OTYPER\+\_\+\+OT14
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+15}~GPIO\+\_\+\+OTYPER\+\_\+\+OT15
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab411afa3d01185fcac7de1834855b03b}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab411afa3d01185fcac7de1834855b03b}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae999b23bc1e7f750599e3919db67bba7}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa211d91a2e8fa199d4d1c64e20c2283c}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga788188c5bf4669f2b316aa0c6b723e9e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga788188c5bf4669f2b316aa0c6b723e9e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08097ab565c4771df00762e15e93642c}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cb2eaafcac4ea42ea17c030512fd59d}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a287b69df598692ea5425ac903ee934}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a287b69df598692ea5425ac903ee934}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e96818c186656af3af439dcfa16528b}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2548db9b2371c3502f92f75566344141}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1932d5de59094f3b77d1c38c3363e022}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1932d5de59094f3b77d1c38c3363e022}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2d54448afbd578a80e745bf88141f15}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7445a434c85d73f0343f07e4b1abd2e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91182962d406df7459584b8cb9646e9e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91182962d406df7459584b8cb9646e9e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bc92d4bc48eb29f15eeda3b4f2b7729}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1074b9afc9555d005eed1283990ee2e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fe5071dcf994ca5836756cd44c7df76}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fe5071dcf994ca5836756cd44c7df76}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51db6938ff53112b1546ea2955c6bec8}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33507bcb6d4a5f11748cd0f81483e900}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f07ebb84c0aa6967ca9057d75f3d5cc}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f07ebb84c0aa6967ca9057d75f3d5cc}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab28c483d24d4f8aefdf89578af2a66a5}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2d7d80ccb16466efc06dc08334539fe}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab238b715009a8081e4299a04464f8fba}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab238b715009a8081e4299a04464f8fba}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga241f032a5afcf9fbaf7a03ca6756dae3}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55510fcf6f51a1badbd0507b0174ca82}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b220cadf1c6f35a7a5ee9141b353361}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b220cadf1c6f35a7a5ee9141b353361}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9cc347eada649f592544fe46a60d61f}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga001e0393d3563dce9de7822581d99f74}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf713561b3fe73574b8566e54dbb7da}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf713561b3fe73574b8566e54dbb7da}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c3d503027ce61ba59f5362579c8c75}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cf1f4b8620e0003ea2ee281c4d1a86e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7aa2187e9c9634216889077d878c85ae}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7aa2187e9c9634216889077d878c85ae}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4af74162b730df90c198dd5375c93db}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac42c58e1c4f708bb1702b980d7335481}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffc4df43b3ca66616ef75c75d828031f}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffc4df43b3ca66616ef75c75d828031f}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac1765e06791c8f44a8ab2771ce6e3e0}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad48d309936025096bfc6cb30fa37464c}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga941e03858f17e677f54ee229faacdeaa}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga941e03858f17e677f54ee229faacdeaa}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga227ef84ae7d0d0ed7f2e01c26804ad0b}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42e694529900596202d4cdd7ba188427}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga087816fdc310c1d74fa885b608c620c9}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga087816fdc310c1d74fa885b608c620c9}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27d214e42ae822601fe8469c5310337d}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2ce26af8af11b3592c5e70fddf24a1a}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fb875fe73210c3a4e1c269e030a357b}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fb875fe73210c3a4e1c269e030a357b}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf32f167e31bfe8d231d99369cad3a932}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e7a469a29270897c6a7f44e94fca1f2}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45c126130830699c993c2d790c31f5e6}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45c126130830699c993c2d790c31f5e6}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4114c96c51d3cee45535ff5265b47b2}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01afd6d3720d359e6b8c76d03e6c5eb9}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR0}~GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR0\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae999b23bc1e7f750599e3919db67bba7}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR0\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa211d91a2e8fa199d4d1c64e20c2283c}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR1}~GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR1\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08097ab565c4771df00762e15e93642c}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR1\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cb2eaafcac4ea42ea17c030512fd59d}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR2}~GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR2\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e96818c186656af3af439dcfa16528b}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR2\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2548db9b2371c3502f92f75566344141}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR3}~GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR3\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2d54448afbd578a80e745bf88141f15}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR3\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7445a434c85d73f0343f07e4b1abd2e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR4}~GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR4\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bc92d4bc48eb29f15eeda3b4f2b7729}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR4\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1074b9afc9555d005eed1283990ee2e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR5}~GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR5\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51db6938ff53112b1546ea2955c6bec8}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR5\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33507bcb6d4a5f11748cd0f81483e900}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR6}~GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR6\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab28c483d24d4f8aefdf89578af2a66a5}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR6\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2d7d80ccb16466efc06dc08334539fe}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR7}~GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR7\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga241f032a5afcf9fbaf7a03ca6756dae3}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR7\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55510fcf6f51a1badbd0507b0174ca82}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR8}~GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR8\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9cc347eada649f592544fe46a60d61f}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR8\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga001e0393d3563dce9de7822581d99f74}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR9}~GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR9\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c3d503027ce61ba59f5362579c8c75}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR9\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cf1f4b8620e0003ea2ee281c4d1a86e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR10}~GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR10\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4af74162b730df90c198dd5375c93db}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR10\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac42c58e1c4f708bb1702b980d7335481}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR11}~GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR11\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac1765e06791c8f44a8ab2771ce6e3e0}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR11\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad48d309936025096bfc6cb30fa37464c}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR12}~GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR12\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga227ef84ae7d0d0ed7f2e01c26804ad0b}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR12\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42e694529900596202d4cdd7ba188427}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR13}~GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR13\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27d214e42ae822601fe8469c5310337d}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR13\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2ce26af8af11b3592c5e70fddf24a1a}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR14}~GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR14\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf32f167e31bfe8d231d99369cad3a932}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR14\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e7a469a29270897c6a7f44e94fca1f2}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR15}~GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR15\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4114c96c51d3cee45535ff5265b47b2}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR15\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01afd6d3720d359e6b8c76d03e6c5eb9}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0be0e927e30b38360486e4d57854c20}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0be0e927e30b38360486e4d57854c20}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ecb6eae6b933d78446834bf320cc235}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d8177954b7806374d1cbba3bbbfe034}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac529eb9b34ed26a9fb436c230cbad882}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac529eb9b34ed26a9fb436c230cbad882}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6512d7fee2b400279ebd0843a5e481c}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb010cc75a60effd883969c35611f5c8}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa71a5ea0b0b124a1af187ef2160b412a}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa71a5ea0b0b124a1af187ef2160b412a}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga044bf572e114a7746127135a3f38caef}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06efd822240e0026cb83e661b88a9e3c}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fbaf3b066dac1e0986a5b68ce30b0d3}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fbaf3b066dac1e0986a5b68ce30b0d3}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f885f83700f6710d75e8a23135e4449}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga713dc2ffd7e76239f05399299043538a}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f0de7c586465d6dfb0e50d1194271cf}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f0de7c586465d6dfb0e50d1194271cf}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa25af0133be08cc46bd64d19913f090c}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac699c89b1b15ad635a1a1109cbe2963e}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dca8d52990a63a4185d8185d3100222}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dca8d52990a63a4185d8185d3100222}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31e7a8da20fb184d4bca472726c98058}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c3f4ba96ad50d3d5230fa8fb89f637d}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga841c8e128f84ac7451f431d24a222072}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga841c8e128f84ac7451f431d24a222072}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6aa2ea03e1632d3dfe812911bfd97f0b}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b5d490177e16ae30cd5264012feaa87}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga268436f429d673b3b39ea443656997ad}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga268436f429d673b3b39ea443656997ad}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2954be6ab54a7d922b2d0f9e5d173f4}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb959dd401c4890303c5c7fd962bcc08}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga750db53344fb2cc3fb432ff0d7faa85c}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga750db53344fb2cc3fb432ff0d7faa85c}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga430de706497b304d9821b50b3a51ac49}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9a687c70a3cd5ef5ccef3a13e431b89}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae60c0e898107eed9a832cc445d00e8f8}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae60c0e898107eed9a832cc445d00e8f8}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b6a86ea34af6c236caa23893d34e6d2}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07fb1faf433996b633d49c8307ce9bb2}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94f8b1bfa375b95aa586d4e657d810c1}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94f8b1bfa375b95aa586d4e657d810c1}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71dc18b0db03b06216a30e15bb08c81f}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga955fdb4da04d3702e3566d5068d9fd0a}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd0f388b7d8039e4b3d8dd573bc8f429}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd0f388b7d8039e4b3d8dd573bc8f429}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5acc6eda43958a03426815a0db4a494b}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2666e7ba5f50abf8502ba8e0f0f57430}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30a14d0a21b413ff9c5ff1efdec903bc}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30a14d0a21b413ff9c5ff1efdec903bc}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabac3dea5943de3917f93772936539e74}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90f8b6c555a779ed1bef06e7ab1a0600}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadebe9101a2f2de81d563e9e982c186cd}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadebe9101a2f2de81d563e9e982c186cd}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4f37903148418084e6059041ac2d3c8}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4dd950825a4c5bb9e89e44f4398f050}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7e0dc8ebc4e7c81e65265cae3b23aa4}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7e0dc8ebc4e7c81e65265cae3b23aa4}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2312d606bfcd3b62e9885d7d7b316b39}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88f904affe99bf7a5045c1c3704d1146}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae63e9b1d8c9e5f92cbb3f8ad67304f67}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae63e9b1d8c9e5f92cbb3f8ad67304f67}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39538a30aef08d4bbf9ce88ee22d1b46}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24352127803f5fbe718ff22e7a1062b4}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR0}~GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR0\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ecb6eae6b933d78446834bf320cc235}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR0\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d8177954b7806374d1cbba3bbbfe034}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR1}~GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR1\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6512d7fee2b400279ebd0843a5e481c}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR1\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb010cc75a60effd883969c35611f5c8}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR2}~GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR2\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga044bf572e114a7746127135a3f38caef}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR2\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06efd822240e0026cb83e661b88a9e3c}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR3}~GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR3\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f885f83700f6710d75e8a23135e4449}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR3\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga713dc2ffd7e76239f05399299043538a}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR4}~GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR4\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa25af0133be08cc46bd64d19913f090c}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR4\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac699c89b1b15ad635a1a1109cbe2963e}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR5}~GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR5\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31e7a8da20fb184d4bca472726c98058}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR5\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c3f4ba96ad50d3d5230fa8fb89f637d}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR6}~GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR6\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6aa2ea03e1632d3dfe812911bfd97f0b}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR6\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b5d490177e16ae30cd5264012feaa87}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR7}~GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR7\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2954be6ab54a7d922b2d0f9e5d173f4}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR7\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb959dd401c4890303c5c7fd962bcc08}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR8}~GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR8\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga430de706497b304d9821b50b3a51ac49}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR8\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9a687c70a3cd5ef5ccef3a13e431b89}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR9}~GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR9\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b6a86ea34af6c236caa23893d34e6d2}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR9\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07fb1faf433996b633d49c8307ce9bb2}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR10}~GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR10\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71dc18b0db03b06216a30e15bb08c81f}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR10\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga955fdb4da04d3702e3566d5068d9fd0a}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR11}~GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR11\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5acc6eda43958a03426815a0db4a494b}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR11\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2666e7ba5f50abf8502ba8e0f0f57430}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR12}~GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR12\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabac3dea5943de3917f93772936539e74}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR12\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90f8b6c555a779ed1bef06e7ab1a0600}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR13}~GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR13\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4f37903148418084e6059041ac2d3c8}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR13\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4dd950825a4c5bb9e89e44f4398f050}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR14}~GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR14\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2312d606bfcd3b62e9885d7d7b316b39}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR14\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88f904affe99bf7a5045c1c3704d1146}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR15}~GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR15\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39538a30aef08d4bbf9ce88ee22d1b46}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR15\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24352127803f5fbe718ff22e7a1062b4}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fe6424f42570902856737fb45f7d321}{GPIO\+\_\+\+IDR\+\_\+\+ID0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID0\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fe6424f42570902856737fb45f7d321}{GPIO\+\_\+\+IDR\+\_\+\+ID0\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00dbb77370754ad461600ed3cf418dba}{GPIO\+\_\+\+IDR\+\_\+\+ID1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID1\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00dbb77370754ad461600ed3cf418dba}{GPIO\+\_\+\+IDR\+\_\+\+ID1\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b48dad5247c404dda274ab5e5fde340}{GPIO\+\_\+\+IDR\+\_\+\+ID2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID2\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b48dad5247c404dda274ab5e5fde340}{GPIO\+\_\+\+IDR\+\_\+\+ID2\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ca640e7db8f27244ae9515a58910ae3}{GPIO\+\_\+\+IDR\+\_\+\+ID3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID3\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ca640e7db8f27244ae9515a58910ae3}{GPIO\+\_\+\+IDR\+\_\+\+ID3\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1d6c2b8346744bc456ea65d4365c207}{GPIO\+\_\+\+IDR\+\_\+\+ID4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID4\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1d6c2b8346744bc456ea65d4365c207}{GPIO\+\_\+\+IDR\+\_\+\+ID4\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b44907427286bcb72189dbef6fc0148}{GPIO\+\_\+\+IDR\+\_\+\+ID5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID5\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b44907427286bcb72189dbef6fc0148}{GPIO\+\_\+\+IDR\+\_\+\+ID5\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb18ccf8bb22161f83ad929a18d4c4aa}{GPIO\+\_\+\+IDR\+\_\+\+ID6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID6\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb18ccf8bb22161f83ad929a18d4c4aa}{GPIO\+\_\+\+IDR\+\_\+\+ID6\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45c9835db5c12b661eae0c5a0a69af5a}{GPIO\+\_\+\+IDR\+\_\+\+ID7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID7\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45c9835db5c12b661eae0c5a0a69af5a}{GPIO\+\_\+\+IDR\+\_\+\+ID7\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08a268c98dea54059f48bbda7edd8e74}{GPIO\+\_\+\+IDR\+\_\+\+ID8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID8\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08a268c98dea54059f48bbda7edd8e74}{GPIO\+\_\+\+IDR\+\_\+\+ID8\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dad9a902a8200c53d60ba02de858315}{GPIO\+\_\+\+IDR\+\_\+\+ID9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID9\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID9}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dad9a902a8200c53d60ba02de858315}{GPIO\+\_\+\+IDR\+\_\+\+ID9\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa33d3d411ebb4a1009e148df02d2ac54}{GPIO\+\_\+\+IDR\+\_\+\+ID10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID10\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID10}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa33d3d411ebb4a1009e148df02d2ac54}{GPIO\+\_\+\+IDR\+\_\+\+ID10\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad068577edb9af03083fcd0f4de0f8758}{GPIO\+\_\+\+IDR\+\_\+\+ID11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID11\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID11}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad068577edb9af03083fcd0f4de0f8758}{GPIO\+\_\+\+IDR\+\_\+\+ID11\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04a2965de2040e7c131ca5ab24a6724c}{GPIO\+\_\+\+IDR\+\_\+\+ID12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID12\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID12}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04a2965de2040e7c131ca5ab24a6724c}{GPIO\+\_\+\+IDR\+\_\+\+ID12\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38255de273b95c94e29c1bdaa637579e}{GPIO\+\_\+\+IDR\+\_\+\+ID13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID13\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID13}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38255de273b95c94e29c1bdaa637579e}{GPIO\+\_\+\+IDR\+\_\+\+ID13\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacba67a5c308fb3b335dcd8979625b1b3}{GPIO\+\_\+\+IDR\+\_\+\+ID14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID14\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID14}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacba67a5c308fb3b335dcd8979625b1b3}{GPIO\+\_\+\+IDR\+\_\+\+ID14\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18c156b5eb9356ecd1ba66c96864d5a5}{GPIO\+\_\+\+IDR\+\_\+\+ID15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID15\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID15}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18c156b5eb9356ecd1ba66c96864d5a5}{GPIO\+\_\+\+IDR\+\_\+\+ID15\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+0}~GPIO\+\_\+\+IDR\+\_\+\+ID0
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+1}~GPIO\+\_\+\+IDR\+\_\+\+ID1
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+2}~GPIO\+\_\+\+IDR\+\_\+\+ID2
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+3}~GPIO\+\_\+\+IDR\+\_\+\+ID3
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+4}~GPIO\+\_\+\+IDR\+\_\+\+ID4
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+5}~GPIO\+\_\+\+IDR\+\_\+\+ID5
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+6}~GPIO\+\_\+\+IDR\+\_\+\+ID6
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+7}~GPIO\+\_\+\+IDR\+\_\+\+ID7
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+8}~GPIO\+\_\+\+IDR\+\_\+\+ID8
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+9}~GPIO\+\_\+\+IDR\+\_\+\+ID9
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+10}~GPIO\+\_\+\+IDR\+\_\+\+ID10
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+11}~GPIO\+\_\+\+IDR\+\_\+\+ID11
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+12}~GPIO\+\_\+\+IDR\+\_\+\+ID12
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+13}~GPIO\+\_\+\+IDR\+\_\+\+ID13
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+14}~GPIO\+\_\+\+IDR\+\_\+\+ID14
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+15}~GPIO\+\_\+\+IDR\+\_\+\+ID15
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c08637123e42a30fbf4e9e49feb650f}{GPIO\+\_\+\+ODR\+\_\+\+OD0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD0\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c08637123e42a30fbf4e9e49feb650f}{GPIO\+\_\+\+ODR\+\_\+\+OD0\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga284902fc92059f740dc599945071d767}{GPIO\+\_\+\+ODR\+\_\+\+OD1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD1\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga284902fc92059f740dc599945071d767}{GPIO\+\_\+\+ODR\+\_\+\+OD1\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b7c3794b7948875eea27a4b09bac063}{GPIO\+\_\+\+ODR\+\_\+\+OD2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD2\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b7c3794b7948875eea27a4b09bac063}{GPIO\+\_\+\+ODR\+\_\+\+OD2\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b3312000af1016c233b04590b8c054c}{GPIO\+\_\+\+ODR\+\_\+\+OD3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD3\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b3312000af1016c233b04590b8c054c}{GPIO\+\_\+\+ODR\+\_\+\+OD3\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab27b415dc46e3832b021eb0d697f1b13}{GPIO\+\_\+\+ODR\+\_\+\+OD4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD4\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab27b415dc46e3832b021eb0d697f1b13}{GPIO\+\_\+\+ODR\+\_\+\+OD4\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga530c4cdcbeb559b2f990a237b4765631}{GPIO\+\_\+\+ODR\+\_\+\+OD5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD5\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga530c4cdcbeb559b2f990a237b4765631}{GPIO\+\_\+\+ODR\+\_\+\+OD5\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga965661d93777219b16fee1d210831622}{GPIO\+\_\+\+ODR\+\_\+\+OD6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD6\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga965661d93777219b16fee1d210831622}{GPIO\+\_\+\+ODR\+\_\+\+OD6\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad697f4e743a67aad8ad37560a176ed25}{GPIO\+\_\+\+ODR\+\_\+\+OD7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD7\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad697f4e743a67aad8ad37560a176ed25}{GPIO\+\_\+\+ODR\+\_\+\+OD7\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacad5442c3f20d25fdb0b24d78d1eab5b}{GPIO\+\_\+\+ODR\+\_\+\+OD8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD8\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacad5442c3f20d25fdb0b24d78d1eab5b}{GPIO\+\_\+\+ODR\+\_\+\+OD8\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga871215a04902f7abbc8e4753aa523d87}{GPIO\+\_\+\+ODR\+\_\+\+OD9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD9\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD9}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga871215a04902f7abbc8e4753aa523d87}{GPIO\+\_\+\+ODR\+\_\+\+OD9\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5e3aca353a76254fd8d02debede2fae}{GPIO\+\_\+\+ODR\+\_\+\+OD10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD10\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD10}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5e3aca353a76254fd8d02debede2fae}{GPIO\+\_\+\+ODR\+\_\+\+OD10\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5432eff2238e4c6adf1f5c5cda9a797d}{GPIO\+\_\+\+ODR\+\_\+\+OD11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD11\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD11}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5432eff2238e4c6adf1f5c5cda9a797d}{GPIO\+\_\+\+ODR\+\_\+\+OD11\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae85ad24a6fcfac506e330e0f896b1e23}{GPIO\+\_\+\+ODR\+\_\+\+OD12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD12\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD12}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae85ad24a6fcfac506e330e0f896b1e23}{GPIO\+\_\+\+ODR\+\_\+\+OD12\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93481785eb62b6669b8aceb1907b8e13}{GPIO\+\_\+\+ODR\+\_\+\+OD13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD13\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD13}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93481785eb62b6669b8aceb1907b8e13}{GPIO\+\_\+\+ODR\+\_\+\+OD13\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf028b3836cb425dab56d38dd1df17062}{GPIO\+\_\+\+ODR\+\_\+\+OD14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD14\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD14}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf028b3836cb425dab56d38dd1df17062}{GPIO\+\_\+\+ODR\+\_\+\+OD14\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26a07f39cf1e55d17f56df37cd875288}{GPIO\+\_\+\+ODR\+\_\+\+OD15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD15\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD15}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26a07f39cf1e55d17f56df37cd875288}{GPIO\+\_\+\+ODR\+\_\+\+OD15\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+0}~GPIO\+\_\+\+ODR\+\_\+\+OD0
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+1}~GPIO\+\_\+\+ODR\+\_\+\+OD1
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+2}~GPIO\+\_\+\+ODR\+\_\+\+OD2
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+3}~GPIO\+\_\+\+ODR\+\_\+\+OD3
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+4}~GPIO\+\_\+\+ODR\+\_\+\+OD4
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+5}~GPIO\+\_\+\+ODR\+\_\+\+OD5
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+6}~GPIO\+\_\+\+ODR\+\_\+\+OD6
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+7}~GPIO\+\_\+\+ODR\+\_\+\+OD7
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+8}~GPIO\+\_\+\+ODR\+\_\+\+OD8
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+9}~GPIO\+\_\+\+ODR\+\_\+\+OD9
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+10}~GPIO\+\_\+\+ODR\+\_\+\+OD10
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+11}~GPIO\+\_\+\+ODR\+\_\+\+OD11
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+12}~GPIO\+\_\+\+ODR\+\_\+\+OD12
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+13}~GPIO\+\_\+\+ODR\+\_\+\+OD13
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+14}~GPIO\+\_\+\+ODR\+\_\+\+OD14
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+15}~GPIO\+\_\+\+ODR\+\_\+\+OD15
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga758aadb3c036759a162542216f98fcbc}{GPIO\+\_\+\+BSRR\+\_\+\+BS0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS0\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga758aadb3c036759a162542216f98fcbc}{GPIO\+\_\+\+BSRR\+\_\+\+BS0\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga875bc62855425da548fa2f68d3be0f49}{GPIO\+\_\+\+BSRR\+\_\+\+BS1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS1\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga875bc62855425da548fa2f68d3be0f49}{GPIO\+\_\+\+BSRR\+\_\+\+BS1\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0d718587115b4b07190c9ade21789ac}{GPIO\+\_\+\+BSRR\+\_\+\+BS2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS2\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0d718587115b4b07190c9ade21789ac}{GPIO\+\_\+\+BSRR\+\_\+\+BS2\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d8114b4db83d01096d0337750d3099}{GPIO\+\_\+\+BSRR\+\_\+\+BS3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS3\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d8114b4db83d01096d0337750d3099}{GPIO\+\_\+\+BSRR\+\_\+\+BS3\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0331d270ba3fe6bad1f3353ed09194bf}{GPIO\+\_\+\+BSRR\+\_\+\+BS4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS4\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0331d270ba3fe6bad1f3353ed09194bf}{GPIO\+\_\+\+BSRR\+\_\+\+BS4\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga502f44e296cddc2c4099ab7e7e9b11d8}{GPIO\+\_\+\+BSRR\+\_\+\+BS5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS5\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga502f44e296cddc2c4099ab7e7e9b11d8}{GPIO\+\_\+\+BSRR\+\_\+\+BS5\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d6a22635cfd41987e341af34b87a63}{GPIO\+\_\+\+BSRR\+\_\+\+BS6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS6\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d6a22635cfd41987e341af34b87a63}{GPIO\+\_\+\+BSRR\+\_\+\+BS6\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga635b08b445669748e8fadbcb0d2481e6}{GPIO\+\_\+\+BSRR\+\_\+\+BS7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS7\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga635b08b445669748e8fadbcb0d2481e6}{GPIO\+\_\+\+BSRR\+\_\+\+BS7\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga765d016146d30e6112499598959a948a}{GPIO\+\_\+\+BSRR\+\_\+\+BS8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS8\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga765d016146d30e6112499598959a948a}{GPIO\+\_\+\+BSRR\+\_\+\+BS8\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e1f12d75678bb5d295b8f77d5db15a0}{GPIO\+\_\+\+BSRR\+\_\+\+BS9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS9\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS9}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e1f12d75678bb5d295b8f77d5db15a0}{GPIO\+\_\+\+BSRR\+\_\+\+BS9\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a8f9979581623c5ee8a3b16be563cd1}{GPIO\+\_\+\+BSRR\+\_\+\+BS10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS10\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS10}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a8f9979581623c5ee8a3b16be563cd1}{GPIO\+\_\+\+BSRR\+\_\+\+BS10\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d224601eb9ec2476451efe136693769}{GPIO\+\_\+\+BSRR\+\_\+\+BS11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS11\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS11}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d224601eb9ec2476451efe136693769}{GPIO\+\_\+\+BSRR\+\_\+\+BS11\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cc01661d2dec2e9dd4b02528e271393}{GPIO\+\_\+\+BSRR\+\_\+\+BS12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS12\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS12}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cc01661d2dec2e9dd4b02528e271393}{GPIO\+\_\+\+BSRR\+\_\+\+BS12\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed57c94725261a35387ef04c9675cdbe}{GPIO\+\_\+\+BSRR\+\_\+\+BS13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS13\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS13}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed57c94725261a35387ef04c9675cdbe}{GPIO\+\_\+\+BSRR\+\_\+\+BS13\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaaedec226989e8048f5cbde2de6c1c5}{GPIO\+\_\+\+BSRR\+\_\+\+BS14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS14\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS14}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaaedec226989e8048f5cbde2de6c1c5}{GPIO\+\_\+\+BSRR\+\_\+\+BS14\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab40b26153e5c50ae45ebc6deb06cc0fb}{GPIO\+\_\+\+BSRR\+\_\+\+BS15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS15\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS15}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab40b26153e5c50ae45ebc6deb06cc0fb}{GPIO\+\_\+\+BSRR\+\_\+\+BS15\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR0\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6ca69cbc7e23bf313dda10288ce21f5}{GPIO\+\_\+\+BSRR\+\_\+\+BR0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR0\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6ca69cbc7e23bf313dda10288ce21f5}{GPIO\+\_\+\+BSRR\+\_\+\+BR0\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR1\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9890be2a151b0b31119eba03b36b9df}{GPIO\+\_\+\+BSRR\+\_\+\+BR1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR1\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9890be2a151b0b31119eba03b36b9df}{GPIO\+\_\+\+BSRR\+\_\+\+BR1\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR2\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca8d1db9b985749bcdcc4f83d80e25b1}{GPIO\+\_\+\+BSRR\+\_\+\+BR2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR2\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca8d1db9b985749bcdcc4f83d80e25b1}{GPIO\+\_\+\+BSRR\+\_\+\+BR2\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR3\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7045c8361aeed94f72ed591c604d1f1}{GPIO\+\_\+\+BSRR\+\_\+\+BR3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR3\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7045c8361aeed94f72ed591c604d1f1}{GPIO\+\_\+\+BSRR\+\_\+\+BR3\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR4\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94341de3b04731a0df5c530c572dad7f}{GPIO\+\_\+\+BSRR\+\_\+\+BR4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR4\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94341de3b04731a0df5c530c572dad7f}{GPIO\+\_\+\+BSRR\+\_\+\+BR4\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR5\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d366ba8f09d9211e25c5e76b56a91af}{GPIO\+\_\+\+BSRR\+\_\+\+BR5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR5\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d366ba8f09d9211e25c5e76b56a91af}{GPIO\+\_\+\+BSRR\+\_\+\+BR5\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR6\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga354a942cded8f779316613b5a73b71ad}{GPIO\+\_\+\+BSRR\+\_\+\+BR6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR6\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga354a942cded8f779316613b5a73b71ad}{GPIO\+\_\+\+BSRR\+\_\+\+BR6\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR7\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b90d1d54ad1a0def096663cfe9cbd74}{GPIO\+\_\+\+BSRR\+\_\+\+BR7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR7\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b90d1d54ad1a0def096663cfe9cbd74}{GPIO\+\_\+\+BSRR\+\_\+\+BR7\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR8\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5460b708647c1a9f742c0ff0d5bcb17b}{GPIO\+\_\+\+BSRR\+\_\+\+BR8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR8\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5460b708647c1a9f742c0ff0d5bcb17b}{GPIO\+\_\+\+BSRR\+\_\+\+BR8\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR9\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aa6d3943ec6a8d96dd855f436ab8e19}{GPIO\+\_\+\+BSRR\+\_\+\+BR9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR9\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR9}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aa6d3943ec6a8d96dd855f436ab8e19}{GPIO\+\_\+\+BSRR\+\_\+\+BR9\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR10\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3f93f6e94ae0d842e5b0cda9ba6a1cd}{GPIO\+\_\+\+BSRR\+\_\+\+BR10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR10\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR10}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3f93f6e94ae0d842e5b0cda9ba6a1cd}{GPIO\+\_\+\+BSRR\+\_\+\+BR10\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR11\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f483f67fbc5614c010aa147e9ce6b3f}{GPIO\+\_\+\+BSRR\+\_\+\+BR11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR11\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR11}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f483f67fbc5614c010aa147e9ce6b3f}{GPIO\+\_\+\+BSRR\+\_\+\+BR11\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR12\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa10f5ee9aeb2eefb25fd195e472c0de8}{GPIO\+\_\+\+BSRR\+\_\+\+BR12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR12\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR12}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa10f5ee9aeb2eefb25fd195e472c0de8}{GPIO\+\_\+\+BSRR\+\_\+\+BR12\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR13\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d000805bb6f4ad68ec73159df771422}{GPIO\+\_\+\+BSRR\+\_\+\+BR13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR13\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR13}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d000805bb6f4ad68ec73159df771422}{GPIO\+\_\+\+BSRR\+\_\+\+BR13\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR14\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ad1816ec382b6ef6e952cef1408933f}{GPIO\+\_\+\+BSRR\+\_\+\+BR14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR14\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR14}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ad1816ec382b6ef6e952cef1408933f}{GPIO\+\_\+\+BSRR\+\_\+\+BR14\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR15\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8c00dff452eea9a285e36a81c5abd79}{GPIO\+\_\+\+BSRR\+\_\+\+BR15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR15\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR15}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8c00dff452eea9a285e36a81c5abd79}{GPIO\+\_\+\+BSRR\+\_\+\+BR15\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+0}~GPIO\+\_\+\+BSRR\+\_\+\+BS0
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+1}~GPIO\+\_\+\+BSRR\+\_\+\+BS1
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+2}~GPIO\+\_\+\+BSRR\+\_\+\+BS2
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+3}~GPIO\+\_\+\+BSRR\+\_\+\+BS3
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+4}~GPIO\+\_\+\+BSRR\+\_\+\+BS4
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+5}~GPIO\+\_\+\+BSRR\+\_\+\+BS5
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+6}~GPIO\+\_\+\+BSRR\+\_\+\+BS6
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+7}~GPIO\+\_\+\+BSRR\+\_\+\+BS7
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+8}~GPIO\+\_\+\+BSRR\+\_\+\+BS8
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+9}~GPIO\+\_\+\+BSRR\+\_\+\+BS9
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+10}~GPIO\+\_\+\+BSRR\+\_\+\+BS10
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+11}~GPIO\+\_\+\+BSRR\+\_\+\+BS11
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+12}~GPIO\+\_\+\+BSRR\+\_\+\+BS12
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+13}~GPIO\+\_\+\+BSRR\+\_\+\+BS13
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+14}~GPIO\+\_\+\+BSRR\+\_\+\+BS14
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+15}~GPIO\+\_\+\+BSRR\+\_\+\+BS15
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+0}~GPIO\+\_\+\+BSRR\+\_\+\+BR0
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+1}~GPIO\+\_\+\+BSRR\+\_\+\+BR1
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+2}~GPIO\+\_\+\+BSRR\+\_\+\+BR2
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+3}~GPIO\+\_\+\+BSRR\+\_\+\+BR3
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+4}~GPIO\+\_\+\+BSRR\+\_\+\+BR4
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+5}~GPIO\+\_\+\+BSRR\+\_\+\+BR5
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+6}~GPIO\+\_\+\+BSRR\+\_\+\+BR6
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+7}~GPIO\+\_\+\+BSRR\+\_\+\+BR7
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+8}~GPIO\+\_\+\+BSRR\+\_\+\+BR8
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+9}~GPIO\+\_\+\+BSRR\+\_\+\+BR9
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+10}~GPIO\+\_\+\+BSRR\+\_\+\+BR10
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+11}~GPIO\+\_\+\+BSRR\+\_\+\+BR11
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+12}~GPIO\+\_\+\+BSRR\+\_\+\+BR12
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+13}~GPIO\+\_\+\+BSRR\+\_\+\+BR13
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+14}~GPIO\+\_\+\+BSRR\+\_\+\+BR14
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+15}~GPIO\+\_\+\+BSRR\+\_\+\+BR15
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR0}~GPIO\+\_\+\+BSRR\+\_\+\+BR0
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR0\+\_\+\+Pos}~GPIO\+\_\+\+BSRR\+\_\+\+BR0\+\_\+\+Pos
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR0\+\_\+\+Msk}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6ca69cbc7e23bf313dda10288ce21f5}{GPIO\+\_\+\+BSRR\+\_\+\+BR0\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR1}~GPIO\+\_\+\+BSRR\+\_\+\+BR1
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR1\+\_\+\+Pos}~GPIO\+\_\+\+BSRR\+\_\+\+BR1\+\_\+\+Pos
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR1\+\_\+\+Msk}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9890be2a151b0b31119eba03b36b9df}{GPIO\+\_\+\+BSRR\+\_\+\+BR1\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR2}~GPIO\+\_\+\+BSRR\+\_\+\+BR2
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR2\+\_\+\+Pos}~GPIO\+\_\+\+BSRR\+\_\+\+BR2\+\_\+\+Pos
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR2\+\_\+\+Msk}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca8d1db9b985749bcdcc4f83d80e25b1}{GPIO\+\_\+\+BSRR\+\_\+\+BR2\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR3}~GPIO\+\_\+\+BSRR\+\_\+\+BR3
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR3\+\_\+\+Pos}~GPIO\+\_\+\+BSRR\+\_\+\+BR3\+\_\+\+Pos
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR3\+\_\+\+Msk}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7045c8361aeed94f72ed591c604d1f1}{GPIO\+\_\+\+BSRR\+\_\+\+BR3\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR4}~GPIO\+\_\+\+BSRR\+\_\+\+BR4
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR4\+\_\+\+Pos}~GPIO\+\_\+\+BSRR\+\_\+\+BR4\+\_\+\+Pos
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR4\+\_\+\+Msk}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94341de3b04731a0df5c530c572dad7f}{GPIO\+\_\+\+BSRR\+\_\+\+BR4\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR5}~GPIO\+\_\+\+BSRR\+\_\+\+BR5
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR5\+\_\+\+Pos}~GPIO\+\_\+\+BSRR\+\_\+\+BR5\+\_\+\+Pos
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR5\+\_\+\+Msk}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d366ba8f09d9211e25c5e76b56a91af}{GPIO\+\_\+\+BSRR\+\_\+\+BR5\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR6}~GPIO\+\_\+\+BSRR\+\_\+\+BR6
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR6\+\_\+\+Pos}~GPIO\+\_\+\+BSRR\+\_\+\+BR6\+\_\+\+Pos
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR6\+\_\+\+Msk}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga354a942cded8f779316613b5a73b71ad}{GPIO\+\_\+\+BSRR\+\_\+\+BR6\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR7}~GPIO\+\_\+\+BSRR\+\_\+\+BR7
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR7\+\_\+\+Pos}~GPIO\+\_\+\+BSRR\+\_\+\+BR7\+\_\+\+Pos
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR7\+\_\+\+Msk}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b90d1d54ad1a0def096663cfe9cbd74}{GPIO\+\_\+\+BSRR\+\_\+\+BR7\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR8}~GPIO\+\_\+\+BSRR\+\_\+\+BR8
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR8\+\_\+\+Pos}~GPIO\+\_\+\+BSRR\+\_\+\+BR8\+\_\+\+Pos
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR8\+\_\+\+Msk}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5460b708647c1a9f742c0ff0d5bcb17b}{GPIO\+\_\+\+BSRR\+\_\+\+BR8\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR9}~GPIO\+\_\+\+BSRR\+\_\+\+BR9
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR9\+\_\+\+Pos}~GPIO\+\_\+\+BSRR\+\_\+\+BR9\+\_\+\+Pos
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR9\+\_\+\+Msk}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aa6d3943ec6a8d96dd855f436ab8e19}{GPIO\+\_\+\+BSRR\+\_\+\+BR9\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR10}~GPIO\+\_\+\+BSRR\+\_\+\+BR10
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR10\+\_\+\+Pos}~GPIO\+\_\+\+BSRR\+\_\+\+BR10\+\_\+\+Pos
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR10\+\_\+\+Msk}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3f93f6e94ae0d842e5b0cda9ba6a1cd}{GPIO\+\_\+\+BSRR\+\_\+\+BR10\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR11}~GPIO\+\_\+\+BSRR\+\_\+\+BR11
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR11\+\_\+\+Pos}~GPIO\+\_\+\+BSRR\+\_\+\+BR11\+\_\+\+Pos
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR11\+\_\+\+Msk}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f483f67fbc5614c010aa147e9ce6b3f}{GPIO\+\_\+\+BSRR\+\_\+\+BR11\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR12}~GPIO\+\_\+\+BSRR\+\_\+\+BR12
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR12\+\_\+\+Pos}~GPIO\+\_\+\+BSRR\+\_\+\+BR12\+\_\+\+Pos
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR12\+\_\+\+Msk}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa10f5ee9aeb2eefb25fd195e472c0de8}{GPIO\+\_\+\+BSRR\+\_\+\+BR12\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR13}~GPIO\+\_\+\+BSRR\+\_\+\+BR13
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR13\+\_\+\+Pos}~GPIO\+\_\+\+BSRR\+\_\+\+BR13\+\_\+\+Pos
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR13\+\_\+\+Msk}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d000805bb6f4ad68ec73159df771422}{GPIO\+\_\+\+BSRR\+\_\+\+BR13\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR14}~GPIO\+\_\+\+BSRR\+\_\+\+BR14
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR14\+\_\+\+Pos}~GPIO\+\_\+\+BSRR\+\_\+\+BR14\+\_\+\+Pos
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR14\+\_\+\+Msk}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ad1816ec382b6ef6e952cef1408933f}{GPIO\+\_\+\+BSRR\+\_\+\+BR14\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR15}~GPIO\+\_\+\+BSRR\+\_\+\+BR15
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR15\+\_\+\+Pos}~GPIO\+\_\+\+BSRR\+\_\+\+BR15\+\_\+\+Pos
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR15\+\_\+\+Msk}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8c00dff452eea9a285e36a81c5abd79}{GPIO\+\_\+\+BSRR\+\_\+\+BR15\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b01ced29f1324ec2711a784f35504dd}{GPIO\+\_\+\+LCKR\+\_\+\+LCK0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK0\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b01ced29f1324ec2711a784f35504dd}{GPIO\+\_\+\+LCKR\+\_\+\+LCK0\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4780ec15743062227ad0808efb16d633}{GPIO\+\_\+\+LCKR\+\_\+\+LCK1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK1\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4780ec15743062227ad0808efb16d633}{GPIO\+\_\+\+LCKR\+\_\+\+LCK1\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc8315e9687b2a21a55a2abe39d42fdf}{GPIO\+\_\+\+LCKR\+\_\+\+LCK2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK2\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc8315e9687b2a21a55a2abe39d42fdf}{GPIO\+\_\+\+LCKR\+\_\+\+LCK2\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f2a02d88e51b603d4b80078ccf691e0}{GPIO\+\_\+\+LCKR\+\_\+\+LCK3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK3\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f2a02d88e51b603d4b80078ccf691e0}{GPIO\+\_\+\+LCKR\+\_\+\+LCK3\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6c6dff29eb48ca0a5f6da2bc0bf3639}{GPIO\+\_\+\+LCKR\+\_\+\+LCK4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK4\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6c6dff29eb48ca0a5f6da2bc0bf3639}{GPIO\+\_\+\+LCKR\+\_\+\+LCK4\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc6ac7aca22480f300049102d2b1c4be}{GPIO\+\_\+\+LCKR\+\_\+\+LCK5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK5\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc6ac7aca22480f300049102d2b1c4be}{GPIO\+\_\+\+LCKR\+\_\+\+LCK5\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga083a590c26723e38ae5d7fd77e23809c}{GPIO\+\_\+\+LCKR\+\_\+\+LCK6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK6\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga083a590c26723e38ae5d7fd77e23809c}{GPIO\+\_\+\+LCKR\+\_\+\+LCK6\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b322ee1833e0c7d369127406b5ea90e}{GPIO\+\_\+\+LCKR\+\_\+\+LCK7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK7\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b322ee1833e0c7d369127406b5ea90e}{GPIO\+\_\+\+LCKR\+\_\+\+LCK7\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0e44a9155de4980cdb0f8c4d3afc43e}{GPIO\+\_\+\+LCKR\+\_\+\+LCK8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK8\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0e44a9155de4980cdb0f8c4d3afc43e}{GPIO\+\_\+\+LCKR\+\_\+\+LCK8\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga551c1ad8749c8ddb6785c06c1461338f}{GPIO\+\_\+\+LCKR\+\_\+\+LCK9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK9\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK9}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga551c1ad8749c8ddb6785c06c1461338f}{GPIO\+\_\+\+LCKR\+\_\+\+LCK9\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1373c9d71b76f466fd817823e64e7aae}{GPIO\+\_\+\+LCKR\+\_\+\+LCK10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK10\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK10}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1373c9d71b76f466fd817823e64e7aae}{GPIO\+\_\+\+LCKR\+\_\+\+LCK10\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aea84ab5cf33a4b62cdb3af4a819bde}{GPIO\+\_\+\+LCKR\+\_\+\+LCK11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK11\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK11}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aea84ab5cf33a4b62cdb3af4a819bde}{GPIO\+\_\+\+LCKR\+\_\+\+LCK11\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf21271b45020769396b2980a02a4c309}{GPIO\+\_\+\+LCKR\+\_\+\+LCK12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK12\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK12}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf21271b45020769396b2980a02a4c309}{GPIO\+\_\+\+LCKR\+\_\+\+LCK12\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64171a6f566fed1f9ea7418d6a00871c}{GPIO\+\_\+\+LCKR\+\_\+\+LCK13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK13\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK13}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64171a6f566fed1f9ea7418d6a00871c}{GPIO\+\_\+\+LCKR\+\_\+\+LCK13\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac42b591ea761bd0ee23287ff8d508714}{GPIO\+\_\+\+LCKR\+\_\+\+LCK14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK14\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK14}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac42b591ea761bd0ee23287ff8d508714}{GPIO\+\_\+\+LCKR\+\_\+\+LCK14\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3841ea86b5a8200485ab90c2c6511cec}{GPIO\+\_\+\+LCKR\+\_\+\+LCK15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK15\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK15}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3841ea86b5a8200485ab90c2c6511cec}{GPIO\+\_\+\+LCKR\+\_\+\+LCK15\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCKK\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9312bf35ddbae593f8e94b3ea7dce9b5}{GPIO\+\_\+\+LCKR\+\_\+\+LCKK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCKK\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCKK}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9312bf35ddbae593f8e94b3ea7dce9b5}{GPIO\+\_\+\+LCKR\+\_\+\+LCKK\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga214860438ba3256833543e2f5018922f}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Msk}}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga214860438ba3256833543e2f5018922f}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d64770b98ab6db5eee36068d6e0c45a}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabf16f4a3f9458d9576accc1695bed4a}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab872e44f9df01f18e4f78cee45d5cf43}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+2}}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a83a0eb943535ea970419f7bb87fa52}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+3}}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aac45598b88539da585e098fc93d68b}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Msk}}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aac45598b88539da585e098fc93d68b}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6834a1a64ce4c42bd71cdb0bc685f06}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4f1e8fe3cf48f2dcdd6cd96c88b5754}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac38c620ad920142f38db8ef78674df56}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+2}}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ee3c6fd5280247ff5cb1e4c139ab85d}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+3}}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga729f1e6b663a55ce7f5cfbe1c71489a4}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Msk}}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga729f1e6b663a55ce7f5cfbe1c71489a4}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga566eef02569b14ba89745698e4c7f4cb}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99704f0bd6543a391b934faae9f86c0e}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e90655a95edd288bda4552137310e7c}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+2}}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a2b8fe31b1620d99caaa0d5b00214fc}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+3}}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf34ee7b30defbcad60d167a279a8c17d}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Msk}}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf34ee7b30defbcad60d167a279a8c17d}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0eb39bec095e2b4661141b20c1bd80d}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97101a6c182091257d9a86f38bbf8015}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf97dd08bfd9439ae9a8be2aae31572ab}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+2}}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga640b17198ae3a4dca834c93941bb459e}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+3}}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47cfab1b5c3a37414bc4a6ac2cbd746a}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Msk}}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47cfab1b5c3a37414bc4a6ac2cbd746a}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga958dcb0150574251c77490397469d443}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89f30587f699e9b28347b41b1752d846}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeb379dcb35516d7744e8a7467aa9ddf}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+2}}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c7a684490eaf01f5e1bd29f89bebfb8}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+3}}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf514d5f0c3456e2f7fc6d82f2b392051}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Msk}}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf514d5f0c3456e2f7fc6d82f2b392051}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fba4a0c264295148200fdbea3645efb}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf532421a6d6665eb9dd82752aa71bda6}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga600caf3a081a223a0c9bbd22c1d65fd7}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+2}}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cf281224f66730f522948ce2f16a9dc}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+3}}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb4e272e9b14944740fbe643542f0ade}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Msk}}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb4e272e9b14944740fbe643542f0ade}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4eb2b4e77d1338ae80e889bb7f98159}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87ae4b89cf40e01fc3d0c1cca38db1de}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace077c57cb72736ef5dca98052403b72}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+2}}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b1fee857fd7d1b412ed64b1c6572280}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+3}}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3248acbb1bea59926db7edb98a245b0}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Msk}}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3248acbb1bea59926db7edb98a245b0}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35641566dd5e2c3483d8ac494ff9e50d}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a155fcc736492a694dac6b25c803f85}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31a4fdc80b155797db598779ae7a242f}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+2}}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac11328845c720331b1d6a12003b3f4d3}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+3}}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFRL0}~GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFRL0\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d64770b98ab6db5eee36068d6e0c45a}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFRL0\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabf16f4a3f9458d9576accc1695bed4a}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFRL0\+\_\+2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab872e44f9df01f18e4f78cee45d5cf43}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+2}}
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFRL0\+\_\+3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a83a0eb943535ea970419f7bb87fa52}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+3}}
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFRL1}~GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFRL1\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6834a1a64ce4c42bd71cdb0bc685f06}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFRL1\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4f1e8fe3cf48f2dcdd6cd96c88b5754}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFRL1\+\_\+2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac38c620ad920142f38db8ef78674df56}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+2}}
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFRL1\+\_\+3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ee3c6fd5280247ff5cb1e4c139ab85d}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+3}}
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFRL2}~GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFRL2\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga566eef02569b14ba89745698e4c7f4cb}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFRL2\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99704f0bd6543a391b934faae9f86c0e}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFRL2\+\_\+2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e90655a95edd288bda4552137310e7c}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+2}}
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFRL2\+\_\+3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a2b8fe31b1620d99caaa0d5b00214fc}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+3}}
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFRL3}~GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFRL3\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0eb39bec095e2b4661141b20c1bd80d}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFRL3\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97101a6c182091257d9a86f38bbf8015}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFRL3\+\_\+2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf97dd08bfd9439ae9a8be2aae31572ab}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+2}}
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFRL3\+\_\+3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga640b17198ae3a4dca834c93941bb459e}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+3}}
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFRL4}~GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFRL4\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga958dcb0150574251c77490397469d443}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFRL4\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89f30587f699e9b28347b41b1752d846}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFRL4\+\_\+2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeb379dcb35516d7744e8a7467aa9ddf}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+2}}
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFRL4\+\_\+3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c7a684490eaf01f5e1bd29f89bebfb8}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+3}}
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFRL5}~GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFRL5\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fba4a0c264295148200fdbea3645efb}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFRL5\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf532421a6d6665eb9dd82752aa71bda6}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFRL5\+\_\+2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga600caf3a081a223a0c9bbd22c1d65fd7}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+2}}
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFRL5\+\_\+3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cf281224f66730f522948ce2f16a9dc}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+3}}
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFRL6}~GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFRL6\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4eb2b4e77d1338ae80e889bb7f98159}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFRL6\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87ae4b89cf40e01fc3d0c1cca38db1de}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFRL6\+\_\+2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace077c57cb72736ef5dca98052403b72}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+2}}
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFRL6\+\_\+3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b1fee857fd7d1b412ed64b1c6572280}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+3}}
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFRL7}~GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFRL7\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35641566dd5e2c3483d8ac494ff9e50d}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFRL7\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a155fcc736492a694dac6b25c803f85}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFRL7\+\_\+2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31a4fdc80b155797db598779ae7a242f}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+2}}
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFRL7\+\_\+3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac11328845c720331b1d6a12003b3f4d3}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+3}}
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5be819e7ca1f69e2d5f6d63aaee056c2}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Msk}}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5be819e7ca1f69e2d5f6d63aaee056c2}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72cc5ca956395dbb409019f45601727d}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23cb04d03ed3fc80a827dd4fcd092e92}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0d2ccbadd52c0de148593218c735ed3}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+2}}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd9fc9adc13e5e90df54b8885522f98e}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+3}}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb779906c49372a9c0d7c8eaf7face71}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Msk}}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb779906c49372a9c0d7c8eaf7face71}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44f61f3cb607268196179fa0a28b051e}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6093967302f540000072f05d3e64bf6f}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d91556fe4f170bbd818e6d88f5bc56}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+2}}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab68b3750a95f3627dea9867fb5cf4689}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+3}}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33b875b9713ed4640e400fcf126cf105}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Msk}}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33b875b9713ed4640e400fcf126cf105}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d9771de8ec013027f8f26d799e7a3fe}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8f7170c263301f7b7c55dcdf1acb832}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0b280a9f8a751dcb4a27cf2e9a73598}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+2}}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc1431b847bccbc8841d8ab9a6aa36e5}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+3}}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76888c8d8080e47339e0fd2e69ab42d8}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Msk}}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76888c8d8080e47339e0fd2e69ab42d8}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga711beadb293e4ef285bb813b2e9feb6d}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ad64e530b4cf96c745f69ac97d23195}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ffb839fbc0a35b148f17363553f6647}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+2}}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga570aa5e92e75568945191853f0196321}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+3}}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae162137694aa110fb89b9afeea1c648f}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Msk}}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae162137694aa110fb89b9afeea1c648f}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffe1b4dcd4e796a2e145df206f35d6ea}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac5933c2c73fec3d2f3c41d32fb64bfa}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ed0f0c148e3c52bf041ab53af1d88bf}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+2}}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbd6cfac7c23742a6e1fe120adfe3183}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+3}}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc533ac377beb113777896f0deb0ef91}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Msk}}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc533ac377beb113777896f0deb0ef91}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab74ce92f856d5f687b069166f211ecaf}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d2985f042e79fb320b402a6e1c425f7}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59cb8d2b8ca336c6c169c0e1a07cb2eb}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+2}}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2ff66c2036fd651e7ae366db237b76c}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+3}}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae997df2b0bb50f310e7fd17df043e8e8}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Msk}}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae997df2b0bb50f310e7fd17df043e8e8}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf5b6ebd9c3a8039b46748dcbd3eda99}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21985995f6f22d63ba1170ee629bcf02}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c98e75f198a3d84038029711c3f299f}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+2}}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41d1c1c7ac6886975bca9cc8ef57c73d}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+3}}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf94ca202e9ee8d766a5ee7794dba95b6}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Msk}}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf94ca202e9ee8d766a5ee7794dba95b6}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga841bd65d5afd409fd7f2bf5f1e859348}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga233f1ae0a856a18e7b706093c80a6274}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadaae51ed82039c62ec075b42a192c861}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+2}}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8699f7ff5369b8c20eaa32cfecbe7daf}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+3}}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFRH0}~GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFRH0\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72cc5ca956395dbb409019f45601727d}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFRH0\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23cb04d03ed3fc80a827dd4fcd092e92}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFRH0\+\_\+2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0d2ccbadd52c0de148593218c735ed3}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+2}}
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFRH0\+\_\+3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd9fc9adc13e5e90df54b8885522f98e}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+3}}
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFRH1}~GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFRH1\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44f61f3cb607268196179fa0a28b051e}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFRH1\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6093967302f540000072f05d3e64bf6f}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFRH1\+\_\+2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d91556fe4f170bbd818e6d88f5bc56}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+2}}
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFRH1\+\_\+3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab68b3750a95f3627dea9867fb5cf4689}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+3}}
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFRH2}~GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFRH2\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d9771de8ec013027f8f26d799e7a3fe}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFRH2\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8f7170c263301f7b7c55dcdf1acb832}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFRH2\+\_\+2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0b280a9f8a751dcb4a27cf2e9a73598}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+2}}
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFRH2\+\_\+3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc1431b847bccbc8841d8ab9a6aa36e5}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+3}}
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFRH3}~GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFRH3\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga711beadb293e4ef285bb813b2e9feb6d}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFRH3\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ad64e530b4cf96c745f69ac97d23195}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFRH3\+\_\+2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ffb839fbc0a35b148f17363553f6647}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+2}}
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFRH3\+\_\+3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga570aa5e92e75568945191853f0196321}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+3}}
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFRH4}~GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFRH4\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffe1b4dcd4e796a2e145df206f35d6ea}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFRH4\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac5933c2c73fec3d2f3c41d32fb64bfa}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFRH4\+\_\+2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ed0f0c148e3c52bf041ab53af1d88bf}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+2}}
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFRH4\+\_\+3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbd6cfac7c23742a6e1fe120adfe3183}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+3}}
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFRH5}~GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFRH5\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab74ce92f856d5f687b069166f211ecaf}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFRH5\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d2985f042e79fb320b402a6e1c425f7}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFRH5\+\_\+2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59cb8d2b8ca336c6c169c0e1a07cb2eb}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+2}}
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFRH5\+\_\+3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2ff66c2036fd651e7ae366db237b76c}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+3}}
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFRH6}~GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFRH6\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf5b6ebd9c3a8039b46748dcbd3eda99}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFRH6\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21985995f6f22d63ba1170ee629bcf02}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFRH6\+\_\+2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c98e75f198a3d84038029711c3f299f}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+2}}
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFRH6\+\_\+3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41d1c1c7ac6886975bca9cc8ef57c73d}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+3}}
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFRH7}~GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFRH7\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga841bd65d5afd409fd7f2bf5f1e859348}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFRH7\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga233f1ae0a856a18e7b706093c80a6274}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFRH7\+\_\+2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadaae51ed82039c62ec075b42a192c861}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+2}}
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFRH7\+\_\+3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8699f7ff5369b8c20eaa32cfecbe7daf}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+3}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+PE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga641d1563a97f92a4c5e20dcdd0756986}{I2\+C\+\_\+\+CR1\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga953b0d38414808db79da116842ed3262}{I2\+C\+\_\+\+CR1\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga641d1563a97f92a4c5e20dcdd0756986}{I2\+C\+\_\+\+CR1\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+SMBUS\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf62afbb725efae2aa5a18c7841cfc51}{I2\+C\+\_\+\+CR1\+\_\+\+SMBUS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+SMBUS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cfee7b020a49bd037fa7cf27c796abc}{I2\+C\+\_\+\+CR1\+\_\+\+SMBUS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf62afbb725efae2aa5a18c7841cfc51}{I2\+C\+\_\+\+CR1\+\_\+\+SMBUS\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+SMBTYPE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67a812813bce3b9996dec37eff310945}{I2\+C\+\_\+\+CR1\+\_\+\+SMBTYPE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+SMBTYPE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga001198ff898802888edf58f56d5371c9}{I2\+C\+\_\+\+CR1\+\_\+\+SMBTYPE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67a812813bce3b9996dec37eff310945}{I2\+C\+\_\+\+CR1\+\_\+\+SMBTYPE\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+ENARP\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga608ec88f391d4617d8d196acf88ae4c3}{I2\+C\+\_\+\+CR1\+\_\+\+ENARP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+ENARP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4598185d9092edfbf943464bcbb342ac}{I2\+C\+\_\+\+CR1\+\_\+\+ENARP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga608ec88f391d4617d8d196acf88ae4c3}{I2\+C\+\_\+\+CR1\+\_\+\+ENARP\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+ENPEC\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga047dbff196b5cc2e0ca679cf09daad7d}{I2\+C\+\_\+\+CR1\+\_\+\+ENPEC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+ENPEC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40d2eb849f9d55e6298035b61e84ca42}{I2\+C\+\_\+\+CR1\+\_\+\+ENPEC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga047dbff196b5cc2e0ca679cf09daad7d}{I2\+C\+\_\+\+CR1\+\_\+\+ENPEC\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+ENGC\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7eff07d7a774d45f0c0b853be70b1a06}{I2\+C\+\_\+\+CR1\+\_\+\+ENGC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+ENGC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d8c219193b11f8507d7b85831d14912}{I2\+C\+\_\+\+CR1\+\_\+\+ENGC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7eff07d7a774d45f0c0b853be70b1a06}{I2\+C\+\_\+\+CR1\+\_\+\+ENGC\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4eb2525f0444cc6320f96cc6c01804}{I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga197aaca79f64e832af3a0a0864c2a08c}{I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4eb2525f0444cc6320f96cc6c01804}{I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+START\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20183fa72a3acfb6eb7cd333569af62b}{I2\+C\+\_\+\+CR1\+\_\+\+START\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+START\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ca7f18dd5bc1130dbefae4ff8736143}{I2\+C\+\_\+\+CR1\+\_\+\+START}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20183fa72a3acfb6eb7cd333569af62b}{I2\+C\+\_\+\+CR1\+\_\+\+START\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+STOP\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac560445dddd085e2ec78b6c38d290893}{I2\+C\+\_\+\+CR1\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace70293f3dfa24d448b600fc58e45223}{I2\+C\+\_\+\+CR1\+\_\+\+STOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac560445dddd085e2ec78b6c38d290893}{I2\+C\+\_\+\+CR1\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+ACK\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga901752f0d8d57314c1bf5841b4d15927}{I2\+C\+\_\+\+CR1\+\_\+\+ACK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+ACK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf933b105259a4bc46a957576adb8d96d}{I2\+C\+\_\+\+CR1\+\_\+\+ACK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga901752f0d8d57314c1bf5841b4d15927}{I2\+C\+\_\+\+CR1\+\_\+\+ACK\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+POS\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44cbb4dfe0bace0e0f63516352cdd686}{I2\+C\+\_\+\+CR1\+\_\+\+POS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+POS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34721958229a5983f2e95dfeaa8e55c3}{I2\+C\+\_\+\+CR1\+\_\+\+POS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44cbb4dfe0bace0e0f63516352cdd686}{I2\+C\+\_\+\+CR1\+\_\+\+POS\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+PEC\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad603ba46a4c90d87755bc21032343a8e}{I2\+C\+\_\+\+CR1\+\_\+\+PEC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+PEC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4d0119253d93a106b5ca704e5020c12}{I2\+C\+\_\+\+CR1\+\_\+\+PEC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad603ba46a4c90d87755bc21032343a8e}{I2\+C\+\_\+\+CR1\+\_\+\+PEC\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+ALERT\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c1f4432707ef457508aa265173d3ce6}{I2\+C\+\_\+\+CR1\+\_\+\+ALERT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+ALERT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56729ccf93c5d9f5b5b05002e3a2323c}{I2\+C\+\_\+\+CR1\+\_\+\+ALERT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c1f4432707ef457508aa265173d3ce6}{I2\+C\+\_\+\+CR1\+\_\+\+ALERT\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+SWRST\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87f58f075ab791157d5a7f73d61ea4a0}{I2\+C\+\_\+\+CR1\+\_\+\+SWRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+SWRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dc661ef13da02e5bcb943f2003d576d}{I2\+C\+\_\+\+CR1\+\_\+\+SWRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87f58f075ab791157d5a7f73d61ea4a0}{I2\+C\+\_\+\+CR1\+\_\+\+SWRST\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga409296c2e8ff17ef7633266fad88d5ea}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga293fbe15ed5fd1fc95915bd6437859e7}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga409296c2e8ff17ef7633266fad88d5ea}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09d944f5260f40a0eb714d41859e0d23}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+0}}~(0x01\+UL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25ab0ef2a7795e3326900b277479d89c}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+1}}~(0x02\+UL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga657af5a02534cc900cbddc260319d845}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+2}}~(0x04\+UL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga655214f8327fd1322998c9d8bffe308d}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+3}}~(0x08\+UL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3382a7262743bc824985af7339449386}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+4}}~(0x10\+UL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3b1a2b777fcf158c9e4264485682a20}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+5}}~(0x20\+UL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+\+Pos)
\item 
\#define {\bfseries I2\+C\+\_\+\+CR2\+\_\+\+ITERREN\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cbb0dde5e57765d211af8595a728029}{I2\+C\+\_\+\+CR2\+\_\+\+ITERREN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+ITERREN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f14ae48e4609c2b3645211234cba974}{I2\+C\+\_\+\+CR2\+\_\+\+ITERREN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cbb0dde5e57765d211af8595a728029}{I2\+C\+\_\+\+CR2\+\_\+\+ITERREN\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR2\+\_\+\+ITEVTEN\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4a4a92cd2663c4e4e690fe5f66a1706}{I2\+C\+\_\+\+CR2\+\_\+\+ITEVTEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+ITEVTEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b1ebaf8173090ec469b055b98e585d2}{I2\+C\+\_\+\+CR2\+\_\+\+ITEVTEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4a4a92cd2663c4e4e690fe5f66a1706}{I2\+C\+\_\+\+CR2\+\_\+\+ITEVTEN\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR2\+\_\+\+ITBUFEN\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga765fa0272f4a94eed64fba9b3cdac713}{I2\+C\+\_\+\+CR2\+\_\+\+ITBUFEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+ITBUFEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2efbe5d96ed0ce447a45a62e8317a68a}{I2\+C\+\_\+\+CR2\+\_\+\+ITBUFEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga765fa0272f4a94eed64fba9b3cdac713}{I2\+C\+\_\+\+CR2\+\_\+\+ITBUFEN\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR2\+\_\+\+DMAEN\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2987290a42860b8700c2dcfb8eaef399}{I2\+C\+\_\+\+CR2\+\_\+\+DMAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+DMAEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb81d5c91486b873bd0bf279a4ffcf69}{I2\+C\+\_\+\+CR2\+\_\+\+DMAEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2987290a42860b8700c2dcfb8eaef399}{I2\+C\+\_\+\+CR2\+\_\+\+DMAEN\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR2\+\_\+\+LAST\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c9c22f3c0a1abb70e0255c765b30382}{I2\+C\+\_\+\+CR2\+\_\+\+LAST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+LAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a0955008cbabbb6b726ba0b4f8da609}{I2\+C\+\_\+\+CR2\+\_\+\+LAST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c9c22f3c0a1abb70e0255c765b30382}{I2\+C\+\_\+\+CR2\+\_\+\+LAST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8250616a993a5f2bb04cd0f116005864}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD1\+\_\+7}}~0x000000\+FEU
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8141dcd63a8429a64d488cc78ef3ec1}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD8\+\_\+9}}~0x00000300U
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR1\+\_\+\+ADD0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga315ebd53e115b321f02d945a5a485356}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+OAR1\+\_\+\+ADD0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b7c20c81f79d17921718412b8fca6d7}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga315ebd53e115b321f02d945a5a485356}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD0\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR1\+\_\+\+ADD1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedbc5009a53817d14a5b61b81abe47eb}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+OAR1\+\_\+\+ADD1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga499a61f0013c5c6fe38b848901f58769}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedbc5009a53817d14a5b61b81abe47eb}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD1\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR1\+\_\+\+ADD2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74d6b1ee8556d79db1f804871576381e}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+OAR1\+\_\+\+ADD2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab44a263e36a7f34d922ff124aebd99c3}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74d6b1ee8556d79db1f804871576381e}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD2\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR1\+\_\+\+ADD3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bd895166f6d0f2b1fe5bdb245495e7c}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+OAR1\+\_\+\+ADD3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9584dca3b1b414a63cf7ba75e557155b}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bd895166f6d0f2b1fe5bdb245495e7c}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD3\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR1\+\_\+\+ADD4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3261bcc4b1d94f2800cc78d26ef6a638}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+OAR1\+\_\+\+ADD4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga110b915b907f4bf29ff03da1f077bd97}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3261bcc4b1d94f2800cc78d26ef6a638}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD4\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR1\+\_\+\+ADD5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga078a30f84550430baa5ea4ce4b424afd}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+OAR1\+\_\+\+ADD5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0856dee2657cf0a04d79084da86988ca}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga078a30f84550430baa5ea4ce4b424afd}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD5\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR1\+\_\+\+ADD6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga708c99b9b7c44311be6a91fa01e2603d}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+OAR1\+\_\+\+ADD6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5507af6154f60125dadc4654f57776ca}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga708c99b9b7c44311be6a91fa01e2603d}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD6\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR1\+\_\+\+ADD7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c9645decd676803bd6a1cb9e5cca0f8}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+OAR1\+\_\+\+ADD7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca710515f0aac5abdac02a630e09097c}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c9645decd676803bd6a1cb9e5cca0f8}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD7\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR1\+\_\+\+ADD8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga484398bbd79662011f8fb6467c127d65}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+OAR1\+\_\+\+ADD8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab945eba8b842a253cc64cce722537264}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga484398bbd79662011f8fb6467c127d65}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD8\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR1\+\_\+\+ADD9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf1cdf0196ac2b11475fbf7078a852a2}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+OAR1\+\_\+\+ADD9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10cf2dfc6b1ed55413be06acca413430}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf1cdf0196ac2b11475fbf7078a852a2}{I2\+C\+\_\+\+OAR1\+\_\+\+ADD9\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR1\+\_\+\+ADDMODE\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga465856ef24302471bd5562be5f4d8418}{I2\+C\+\_\+\+OAR1\+\_\+\+ADDMODE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+OAR1\+\_\+\+ADDMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d8df80cd27313c896e887aae81fa639}{I2\+C\+\_\+\+OAR1\+\_\+\+ADDMODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga465856ef24302471bd5562be5f4d8418}{I2\+C\+\_\+\+OAR1\+\_\+\+ADDMODE\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR2\+\_\+\+ENDUAL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28fa608f2cec586e6bdb98ae510022d9}{I2\+C\+\_\+\+OAR2\+\_\+\+ENDUAL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+OAR2\+\_\+\+ENDUAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab83ed1ee64439cb2734a708445f37e94}{I2\+C\+\_\+\+OAR2\+\_\+\+ENDUAL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28fa608f2cec586e6bdb98ae510022d9}{I2\+C\+\_\+\+OAR2\+\_\+\+ENDUAL\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR2\+\_\+\+ADD2\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18d179042a15bdc94dd4477b990082c5}{I2\+C\+\_\+\+OAR2\+\_\+\+ADD2\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ I2\+C\+\_\+\+OAR2\+\_\+\+ADD2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd3d8fd1de1f16d051efb52dd3d657c4}{I2\+C\+\_\+\+OAR2\+\_\+\+ADD2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18d179042a15bdc94dd4477b990082c5}{I2\+C\+\_\+\+OAR2\+\_\+\+ADD2\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+DR\+\_\+\+DR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b487d8e08e84b2ef59c6de0e92316b1}{I2\+C\+\_\+\+DR\+\_\+\+DR\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ I2\+C\+\_\+\+DR\+\_\+\+DR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac43021a4a7f79672d27c36a469b301d5}{I2\+C\+\_\+\+DR\+\_\+\+DR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b487d8e08e84b2ef59c6de0e92316b1}{I2\+C\+\_\+\+DR\+\_\+\+DR\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+SR1\+\_\+\+SB\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9d2227f20b51eda4af2fb9e9dd4f6df}{I2\+C\+\_\+\+SR1\+\_\+\+SB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+SR1\+\_\+\+SB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6935c920da59d755d0cf834548a70ec4}{I2\+C\+\_\+\+SR1\+\_\+\+SB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9d2227f20b51eda4af2fb9e9dd4f6df}{I2\+C\+\_\+\+SR1\+\_\+\+SB\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+SR1\+\_\+\+ADDR\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387882c1ac38b5af80a88ac6c5c8961f}{I2\+C\+\_\+\+SR1\+\_\+\+ADDR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+SR1\+\_\+\+ADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3db361a4d9dd84b187085a11d933b45d}{I2\+C\+\_\+\+SR1\+\_\+\+ADDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387882c1ac38b5af80a88ac6c5c8961f}{I2\+C\+\_\+\+SR1\+\_\+\+ADDR\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+SR1\+\_\+\+BTF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9da3a67ef386eb3c7fc5be2016a1f0b1}{I2\+C\+\_\+\+SR1\+\_\+\+BTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+SR1\+\_\+\+BTF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb279f85d78cfe5abd3eeb0b40a65ab1}{I2\+C\+\_\+\+SR1\+\_\+\+BTF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9da3a67ef386eb3c7fc5be2016a1f0b1}{I2\+C\+\_\+\+SR1\+\_\+\+BTF\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+SR1\+\_\+\+ADD10\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc01a4be991adeeffbdf18b5767ea30b}{I2\+C\+\_\+\+SR1\+\_\+\+ADD10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+SR1\+\_\+\+ADD10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6faaa55a1e48aa7c1f2b69669901445d}{I2\+C\+\_\+\+SR1\+\_\+\+ADD10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc01a4be991adeeffbdf18b5767ea30b}{I2\+C\+\_\+\+SR1\+\_\+\+ADD10\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+SR1\+\_\+\+STOPF\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1679ebac13f8ad5aad54acd446f70e4}{I2\+C\+\_\+\+SR1\+\_\+\+STOPF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+SR1\+\_\+\+STOPF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafcea4cdbe2f6da31566c897fa893a7c}{I2\+C\+\_\+\+SR1\+\_\+\+STOPF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1679ebac13f8ad5aad54acd446f70e4}{I2\+C\+\_\+\+SR1\+\_\+\+STOPF\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+SR1\+\_\+\+RXNE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf56d0f5cc9b333a2d287baf96e1ca62}{I2\+C\+\_\+\+SR1\+\_\+\+RXNE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+SR1\+\_\+\+RXNE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6ebe33c992611bc2e25bbb01c1441a5}{I2\+C\+\_\+\+SR1\+\_\+\+RXNE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf56d0f5cc9b333a2d287baf96e1ca62}{I2\+C\+\_\+\+SR1\+\_\+\+RXNE\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+SR1\+\_\+\+TXE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga835a04e1e2c43a4462b9b5cd04b2b4ea}{I2\+C\+\_\+\+SR1\+\_\+\+TXE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+SR1\+\_\+\+TXE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdc4da49c163910203255e384591b6f7}{I2\+C\+\_\+\+SR1\+\_\+\+TXE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga835a04e1e2c43a4462b9b5cd04b2b4ea}{I2\+C\+\_\+\+SR1\+\_\+\+TXE\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+SR1\+\_\+\+BERR\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga591f9c02dd6c1b393f295ddd9be5f28d}{I2\+C\+\_\+\+SR1\+\_\+\+BERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+SR1\+\_\+\+BERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d12990c90ab0757dcfea150ea50b227}{I2\+C\+\_\+\+SR1\+\_\+\+BERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga591f9c02dd6c1b393f295ddd9be5f28d}{I2\+C\+\_\+\+SR1\+\_\+\+BERR\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+SR1\+\_\+\+ARLO\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7859c854cc27fefc075eb3a6d67410da}{I2\+C\+\_\+\+SR1\+\_\+\+ARLO\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+SR1\+\_\+\+ARLO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbc52f6ec6172c71d8b026a22c2f69d2}{I2\+C\+\_\+\+SR1\+\_\+\+ARLO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7859c854cc27fefc075eb3a6d67410da}{I2\+C\+\_\+\+SR1\+\_\+\+ARLO\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+SR1\+\_\+\+AF\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae64af2b76c8fc655547f07d0eda3c8d6}{I2\+C\+\_\+\+SR1\+\_\+\+AF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+SR1\+\_\+\+AF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62aa2496d4b3955214a16a7bd998fd88}{I2\+C\+\_\+\+SR1\+\_\+\+AF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae64af2b76c8fc655547f07d0eda3c8d6}{I2\+C\+\_\+\+SR1\+\_\+\+AF\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+SR1\+\_\+\+OVR\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeca6c423a2a9d7495c35517b3cc9a9b8}{I2\+C\+\_\+\+SR1\+\_\+\+OVR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+SR1\+\_\+\+OVR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad42d2435d2e64bf710c701c9b17adfb4}{I2\+C\+\_\+\+SR1\+\_\+\+OVR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeca6c423a2a9d7495c35517b3cc9a9b8}{I2\+C\+\_\+\+SR1\+\_\+\+OVR\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+SR1\+\_\+\+PECERR\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafd640f94fa388e27d4747c5eb8fc938}{I2\+C\+\_\+\+SR1\+\_\+\+PECERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+SR1\+\_\+\+PECERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b2976279024e832e53ad12796a7bb71}{I2\+C\+\_\+\+SR1\+\_\+\+PECERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafd640f94fa388e27d4747c5eb8fc938}{I2\+C\+\_\+\+SR1\+\_\+\+PECERR\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+SR1\+\_\+\+TIMEOUT\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c0209188a2791eddad0c143ac7f9416}{I2\+C\+\_\+\+SR1\+\_\+\+TIMEOUT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+SR1\+\_\+\+TIMEOUT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef3a1e4921d7c509d1b639c67882c4c9}{I2\+C\+\_\+\+SR1\+\_\+\+TIMEOUT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c0209188a2791eddad0c143ac7f9416}{I2\+C\+\_\+\+SR1\+\_\+\+TIMEOUT\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+SR1\+\_\+\+SMBALERT\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga617464b325a3649c9a36ad80386558b6}{I2\+C\+\_\+\+SR1\+\_\+\+SMBALERT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+SR1\+\_\+\+SMBALERT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8df36c38deb8791d0ac3cb5881298c1c}{I2\+C\+\_\+\+SR1\+\_\+\+SMBALERT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga617464b325a3649c9a36ad80386558b6}{I2\+C\+\_\+\+SR1\+\_\+\+SMBALERT\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+SR2\+\_\+\+MSL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad723df35fcda84431aefaace405b62b2}{I2\+C\+\_\+\+SR2\+\_\+\+MSL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+SR2\+\_\+\+MSL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75cc361adf0e72e33d6771ebfa17b52d}{I2\+C\+\_\+\+SR2\+\_\+\+MSL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad723df35fcda84431aefaace405b62b2}{I2\+C\+\_\+\+SR2\+\_\+\+MSL\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+SR2\+\_\+\+BUSY\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43693f4a5b2f232a145eee42f26a1110}{I2\+C\+\_\+\+SR2\+\_\+\+BUSY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+SR2\+\_\+\+BUSY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b1e75a82da73ae2873cff1cd27c3179}{I2\+C\+\_\+\+SR2\+\_\+\+BUSY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43693f4a5b2f232a145eee42f26a1110}{I2\+C\+\_\+\+SR2\+\_\+\+BUSY\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+SR2\+\_\+\+TRA\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga260f5bfa56cd55a6e25ae1585fc1381e}{I2\+C\+\_\+\+SR2\+\_\+\+TRA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+SR2\+\_\+\+TRA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga288b20416b42a79e591aa80d9a690fca}{I2\+C\+\_\+\+SR2\+\_\+\+TRA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga260f5bfa56cd55a6e25ae1585fc1381e}{I2\+C\+\_\+\+SR2\+\_\+\+TRA\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+SR2\+\_\+\+GENCALL\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada42e3c3d8e62bfab1117a382def5383}{I2\+C\+\_\+\+SR2\+\_\+\+GENCALL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+SR2\+\_\+\+GENCALL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3aeb79cbe04f7ec1e3c2615921c4fab}{I2\+C\+\_\+\+SR2\+\_\+\+GENCALL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada42e3c3d8e62bfab1117a382def5383}{I2\+C\+\_\+\+SR2\+\_\+\+GENCALL\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+SR2\+\_\+\+SMBDEFAULT\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa390034d42a7873287b68e9ae3935a26}{I2\+C\+\_\+\+SR2\+\_\+\+SMBDEFAULT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+SR2\+\_\+\+SMBDEFAULT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcf50334903013177a8c6f4e36b8d6fe}{I2\+C\+\_\+\+SR2\+\_\+\+SMBDEFAULT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa390034d42a7873287b68e9ae3935a26}{I2\+C\+\_\+\+SR2\+\_\+\+SMBDEFAULT\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+SR2\+\_\+\+SMBHOST\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bd5daae1a83a7a62584be9f601ec52d}{I2\+C\+\_\+\+SR2\+\_\+\+SMBHOST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+SR2\+\_\+\+SMBHOST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa07cf3e404f9f57e98d1ba3793079c80}{I2\+C\+\_\+\+SR2\+\_\+\+SMBHOST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bd5daae1a83a7a62584be9f601ec52d}{I2\+C\+\_\+\+SR2\+\_\+\+SMBHOST\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+SR2\+\_\+\+DUALF\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga338ddbff50ca2b01dacc4b8e93014f30}{I2\+C\+\_\+\+SR2\+\_\+\+DUALF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+SR2\+\_\+\+DUALF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79a6a21835e06d9bc48009f4269b7798}{I2\+C\+\_\+\+SR2\+\_\+\+DUALF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga338ddbff50ca2b01dacc4b8e93014f30}{I2\+C\+\_\+\+SR2\+\_\+\+DUALF\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+SR2\+\_\+\+PEC\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a9dceb742f98aa0f27e5ae8dc427a88}{I2\+C\+\_\+\+SR2\+\_\+\+PEC\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ I2\+C\+\_\+\+SR2\+\_\+\+PEC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a4fd5d9c9e2593be920d19a5f6ae732}{I2\+C\+\_\+\+SR2\+\_\+\+PEC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a9dceb742f98aa0f27e5ae8dc427a88}{I2\+C\+\_\+\+SR2\+\_\+\+PEC\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CCR\+\_\+\+CCR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3f68b672f4ff2fa9a6ba3e79e9e302b}{I2\+C\+\_\+\+CCR\+\_\+\+CCR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ I2\+C\+\_\+\+CCR\+\_\+\+CCR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de}{I2\+C\+\_\+\+CCR\+\_\+\+CCR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3f68b672f4ff2fa9a6ba3e79e9e302b}{I2\+C\+\_\+\+CCR\+\_\+\+CCR\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CCR\+\_\+\+DUTY\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e91ff511dab94ae774aaa9c3052fbc6}{I2\+C\+\_\+\+CCR\+\_\+\+DUTY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CCR\+\_\+\+DUTY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga851c8a6b598d54c1a805b1632a4078e5}{I2\+C\+\_\+\+CCR\+\_\+\+DUTY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e91ff511dab94ae774aaa9c3052fbc6}{I2\+C\+\_\+\+CCR\+\_\+\+DUTY\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CCR\+\_\+\+FS\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1823d70e520da08c5b40320ed2f8331e}{I2\+C\+\_\+\+CCR\+\_\+\+FS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CCR\+\_\+\+FS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea64e5d7eba609ac9a84964bc0bc2def}{I2\+C\+\_\+\+CCR\+\_\+\+FS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1823d70e520da08c5b40320ed2f8331e}{I2\+C\+\_\+\+CCR\+\_\+\+FS\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+TRISE\+\_\+\+TRISE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a3152b3f16c453126cc1cef41b765fe}{I2\+C\+\_\+\+TRISE\+\_\+\+TRISE\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ I2\+C\+\_\+\+TRISE\+\_\+\+TRISE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff77a39aba630647af62dc7f1a5dc218}{I2\+C\+\_\+\+TRISE\+\_\+\+TRISE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a3152b3f16c453126cc1cef41b765fe}{I2\+C\+\_\+\+TRISE\+\_\+\+TRISE\+\_\+\+Msk}}
\item 
\#define {\bfseries IWDG\+\_\+\+KR\+\_\+\+KEY\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ccb19a688f8e5b1c41626d3718db07e}{IWDG\+\_\+\+KR\+\_\+\+KEY\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ IWDG\+\_\+\+KR\+\_\+\+KEY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga957f7d5f8a0ec1a6956a7f05cfbd97c2}{IWDG\+\_\+\+KR\+\_\+\+KEY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ccb19a688f8e5b1c41626d3718db07e}{IWDG\+\_\+\+KR\+\_\+\+KEY\+\_\+\+Msk}}
\item 
\#define {\bfseries IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75390b0bbc7eb3073a88536fe7f1c5ff}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Msk}}~(0x7\+UL $<$$<$ IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4de39c5672f17d326fceb5adc9adc090}{IWDG\+\_\+\+PR\+\_\+\+PR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75390b0bbc7eb3073a88536fe7f1c5ff}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b727e7882603df1684cbf230520ca76}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+0}}~(0x1\+UL $<$$<$ IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafba2551b90c68d95c736a116224b473e}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+1}}~(0x2\+UL $<$$<$ IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55a1d7fde4e3e724a8644652ba9bb2b9}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+2}}~(0x4\+UL $<$$<$ IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Pos)
\item 
\#define {\bfseries IWDG\+\_\+\+RLR\+\_\+\+RL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga797562ce090da2d4b6576ba3ec62ad12}{IWDG\+\_\+\+RLR\+\_\+\+RL\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ IWDG\+\_\+\+RLR\+\_\+\+RL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87024bbb19f26def4c4c1510b22d3033}{IWDG\+\_\+\+RLR\+\_\+\+RL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga797562ce090da2d4b6576ba3ec62ad12}{IWDG\+\_\+\+RLR\+\_\+\+RL\+\_\+\+Msk}}
\item 
\#define {\bfseries IWDG\+\_\+\+SR\+\_\+\+PVU\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e966837f97df9cde2383682f0234a96}{IWDG\+\_\+\+SR\+\_\+\+PVU\+\_\+\+Msk}}~(0x1\+UL $<$$<$ IWDG\+\_\+\+SR\+\_\+\+PVU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga269bd5618ba773d32275b93be004c554}{IWDG\+\_\+\+SR\+\_\+\+PVU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e966837f97df9cde2383682f0234a96}{IWDG\+\_\+\+SR\+\_\+\+PVU\+\_\+\+Msk}}
\item 
\#define {\bfseries IWDG\+\_\+\+SR\+\_\+\+RVU\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab984dca55296c6bc7aef24d356909c28}{IWDG\+\_\+\+SR\+\_\+\+RVU\+\_\+\+Msk}}~(0x1\+UL $<$$<$ IWDG\+\_\+\+SR\+\_\+\+RVU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadffb8339e556a3b10120b15f0dacc232}{IWDG\+\_\+\+SR\+\_\+\+RVU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab984dca55296c6bc7aef24d356909c28}{IWDG\+\_\+\+SR\+\_\+\+RVU\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR\+\_\+\+LPDS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15a3e5d29f5816a97918b938fe9882d8}{PWR\+\_\+\+CR\+\_\+\+LPDS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR\+\_\+\+LPDS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aeb8d6f2539b0a3a4b851aeba0eea66}{PWR\+\_\+\+CR\+\_\+\+LPDS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15a3e5d29f5816a97918b938fe9882d8}{PWR\+\_\+\+CR\+\_\+\+LPDS\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR\+\_\+\+PDDS\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc8e1dc6252707c24412500e6695fd05}{PWR\+\_\+\+CR\+\_\+\+PDDS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR\+\_\+\+PDDS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c8075e98772470804c9e3fe74984115}{PWR\+\_\+\+CR\+\_\+\+PDDS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc8e1dc6252707c24412500e6695fd05}{PWR\+\_\+\+CR\+\_\+\+PDDS\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR\+\_\+\+CWUF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b3f54b99913b0d6413df2b3d2e4790a}{PWR\+\_\+\+CR\+\_\+\+CWUF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR\+\_\+\+CWUF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3928de64f633b84770b1cfecea702fa7}{PWR\+\_\+\+CR\+\_\+\+CWUF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b3f54b99913b0d6413df2b3d2e4790a}{PWR\+\_\+\+CR\+\_\+\+CWUF\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR\+\_\+\+CSBF\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e25040e042ac06128a8cd5f858d8912}{PWR\+\_\+\+CR\+\_\+\+CSBF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR\+\_\+\+CSBF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab44484cacc35c80cf82eb011d6cbe13a}{PWR\+\_\+\+CR\+\_\+\+CSBF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e25040e042ac06128a8cd5f858d8912}{PWR\+\_\+\+CR\+\_\+\+CSBF\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR\+\_\+\+PVDE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f556d56181a41dc59ba75be574155ad}{PWR\+\_\+\+CR\+\_\+\+PVDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR\+\_\+\+PVDE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05d5c39759e69a294c0ab9bea8f142e5}{PWR\+\_\+\+CR\+\_\+\+PVDE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f556d56181a41dc59ba75be574155ad}{PWR\+\_\+\+CR\+\_\+\+PVDE\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c4e8550b3c0d62156604ce5cdb659a7}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+Msk}}~(0x7\+UL $<$$<$ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac73c24d43953c7598e42acdd4c4e7435}{PWR\+\_\+\+CR\+\_\+\+PLS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c4e8550b3c0d62156604ce5cdb659a7}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacef447510818c468c202e3b4991ea08e}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+0}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcd19d78943514a2f695a39b45594623}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+1}}~(0x2\+UL $<$$<$ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a8986ee557f443d4a8eebf68026bd52}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+2}}~(0x4\+UL $<$$<$ PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb6b904b20d7e4fff958c75748861216}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV0}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15b71263f73f0c4e53ca91fc8d096818}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV1}}~0x00000020U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ea128abc2fc4252b53d09ca2850e69e}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV2}}~0x00000040U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c1782980a2fb12de80058729a74f174}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV3}}~0x00000060U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fe79f097ea6c30a4ccf69ed3e177f85}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV4}}~0x00000080U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga326781d09a07b4d215424fbbae11b7b2}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV5}}~0x000000\+A0U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaff17e9c7fe7d837523b1e9a2f4e9baf}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV6}}~0x000000\+C0U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95e3b301b5470ae94d32c53a9fbdfc8b}{PWR\+\_\+\+CR\+\_\+\+PLS\+\_\+\+LEV7}}~0x000000\+E0U
\item 
\#define {\bfseries PWR\+\_\+\+CR\+\_\+\+DBP\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4dc0f910dd014d87bdb0259f89de5f8}{PWR\+\_\+\+CR\+\_\+\+DBP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR\+\_\+\+DBP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5c65ab845794ef48f09faa2ee44f718}{PWR\+\_\+\+CR\+\_\+\+DBP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4dc0f910dd014d87bdb0259f89de5f8}{PWR\+\_\+\+CR\+\_\+\+DBP\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR\+\_\+\+FPDS\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86e13d0b0eb3f05a11893752cc372677}{PWR\+\_\+\+CR\+\_\+\+FPDS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR\+\_\+\+FPDS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc01f8b6d4bd0294f745fde6d8e57002}{PWR\+\_\+\+CR\+\_\+\+FPDS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86e13d0b0eb3f05a11893752cc372677}{PWR\+\_\+\+CR\+\_\+\+FPDS\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR\+\_\+\+VOS\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e94ecdd78a53924cc35417d24fc974a}{PWR\+\_\+\+CR\+\_\+\+VOS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR\+\_\+\+VOS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc33f1ba4e374e116ffa50f3a503030}{PWR\+\_\+\+CR\+\_\+\+VOS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e94ecdd78a53924cc35417d24fc974a}{PWR\+\_\+\+CR\+\_\+\+VOS\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR\+\_\+\+PMODE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc33f1ba4e374e116ffa50f3a503030}{PWR\+\_\+\+CR\+\_\+\+VOS}}
\item 
\#define {\bfseries PWR\+\_\+\+CSR\+\_\+\+WUF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga506641083e85de1202465b9be1712c24}{PWR\+\_\+\+CSR\+\_\+\+WUF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CSR\+\_\+\+WUF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9465bb7ad9ca936688344e2a077539e6}{PWR\+\_\+\+CSR\+\_\+\+WUF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga506641083e85de1202465b9be1712c24}{PWR\+\_\+\+CSR\+\_\+\+WUF\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CSR\+\_\+\+SBF\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab46cab51c4455b5ab8264684e0ca5783}{PWR\+\_\+\+CSR\+\_\+\+SBF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CSR\+\_\+\+SBF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4fd42f153660593cad6f4fe22ff76bb}{PWR\+\_\+\+CSR\+\_\+\+SBF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab46cab51c4455b5ab8264684e0ca5783}{PWR\+\_\+\+CSR\+\_\+\+SBF\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CSR\+\_\+\+PVDO\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c27c44a96fdf582f2b25d00666a9548}{PWR\+\_\+\+CSR\+\_\+\+PVDO\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CSR\+\_\+\+PVDO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3535ce181895cc00afeb28dcac68d04c}{PWR\+\_\+\+CSR\+\_\+\+PVDO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c27c44a96fdf582f2b25d00666a9548}{PWR\+\_\+\+CSR\+\_\+\+PVDO\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CSR\+\_\+\+BRR\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06752058548d6fbcc57dbc032fdde76d}{PWR\+\_\+\+CSR\+\_\+\+BRR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CSR\+\_\+\+BRR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga939410de980c5bc297ff04bcf30875cc}{PWR\+\_\+\+CSR\+\_\+\+BRR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06752058548d6fbcc57dbc032fdde76d}{PWR\+\_\+\+CSR\+\_\+\+BRR\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CSR\+\_\+\+EWUP\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0b862445449f084acf74d1105f687da}{PWR\+\_\+\+CSR\+\_\+\+EWUP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CSR\+\_\+\+EWUP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ac8c15a08bbee754ea720b0d4a4f580}{PWR\+\_\+\+CSR\+\_\+\+EWUP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0b862445449f084acf74d1105f687da}{PWR\+\_\+\+CSR\+\_\+\+EWUP\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CSR\+\_\+\+BRE\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaed35bfe3de356d9e6def115ef87b9d}{PWR\+\_\+\+CSR\+\_\+\+BRE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CSR\+\_\+\+BRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f99becaceb185431dbf46fb22718d0a}{PWR\+\_\+\+CSR\+\_\+\+BRE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaed35bfe3de356d9e6def115ef87b9d}{PWR\+\_\+\+CSR\+\_\+\+BRE\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CSR\+\_\+\+VOSRDY\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac90d2b7cd8836e014ee405815273ba9}{PWR\+\_\+\+CSR\+\_\+\+VOSRDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CSR\+\_\+\+VOSRDY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4126ed19cce54a5411ff8dd440171695}{PWR\+\_\+\+CSR\+\_\+\+VOSRDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac90d2b7cd8836e014ee405815273ba9}{PWR\+\_\+\+CSR\+\_\+\+VOSRDY\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CSR\+\_\+\+REGRDY}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4126ed19cce54a5411ff8dd440171695}{PWR\+\_\+\+CSR\+\_\+\+VOSRDY}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+HSION\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21adcb31640b6407baff549c0e7d1af0}{RCC\+\_\+\+CR\+\_\+\+HSION\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSION\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+HSION}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21adcb31640b6407baff549c0e7d1af0}{RCC\+\_\+\+CR\+\_\+\+HSION\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+HSIRDY\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55c613573a83b8399c228dca39063947}{RCC\+\_\+\+CR\+\_\+\+HSIRDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSIRDY\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+HSIRDY}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55c613573a83b8399c228dca39063947}{RCC\+\_\+\+CR\+\_\+\+HSIRDY\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47c875ded980268c8d87803fde1d3add}{RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+HSITRIM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47c875ded980268c8d87803fde1d3add}{RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab999bbbc1d365d0100d34eaa9f426eb}{RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+0}}~(0x01\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga569d6a29d774e0f125b0c2b3671fae3c}{RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+1}}~(0x02\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10d80d64137e36f5183f6aa7002de6f5}{RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+2}}~(0x04\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe20245d2d971238dba9ee371a299ba9}{RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+3}}~(0x08\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f9ab2e93a0b9b70d33812bcc5e920c1}{RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+4}}~(0x10\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSITRIM\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b0cd0084e6349428abdb91755f0a3d3}{RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+HSICAL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b0cd0084e6349428abdb91755f0a3d3}{RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7daa7754e54d65916ddc54f37274d3a}{RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+0}}~(0x01\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78054087161dee567cadbb4b4b96fb08}{RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+1}}~(0x02\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0c4bac85beb7de5916897f88150dc3f}{RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+2}}~(0x04\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03f71cd53f075e9d35fcbfe7ed3f6e12}{RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+3}}~(0x08\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf26eb00e1872a3754f200a3c32019e50}{RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+4}}~(0x10\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c5b733061a3c4c6d69a7a15cbcb0b87}{RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+5}}~(0x20\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee2d6b30ee4bf41d2b171adf273a6ee7}{RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+6}}~(0x40\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab42d5e412867df093ec2ea4b8dc2bf29}{RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+7}}~(0x80\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSICAL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+HSEON\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71f5167bea85df0b393de9d3846ea8d1}{RCC\+\_\+\+CR\+\_\+\+HSEON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSEON\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+HSEON}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71f5167bea85df0b393de9d3846ea8d1}{RCC\+\_\+\+CR\+\_\+\+HSEON\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+HSERDY\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga993e8ee50d7049e18ec9ee1e5ddcaa64}{RCC\+\_\+\+CR\+\_\+\+HSERDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSERDY\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+HSERDY}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga993e8ee50d7049e18ec9ee1e5ddcaa64}{RCC\+\_\+\+CR\+\_\+\+HSERDY\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+HSEBYP\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac04d2021b54bf9a1b66578c67a436b45}{RCC\+\_\+\+CR\+\_\+\+HSEBYP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSEBYP\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+HSEBYP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac04d2021b54bf9a1b66578c67a436b45}{RCC\+\_\+\+CR\+\_\+\+HSEBYP\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+CSSON\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf02f4983b7cd9e1b664729cf6abb1f5}{RCC\+\_\+\+CR\+\_\+\+CSSON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+CSSON\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+CSSON}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf02f4983b7cd9e1b664729cf6abb1f5}{RCC\+\_\+\+CR\+\_\+\+CSSON\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+PLLON\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60dd7c471ec3ba4587e0cecdc8238f87}{RCC\+\_\+\+CR\+\_\+\+PLLON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+PLLON\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+PLLON}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60dd7c471ec3ba4587e0cecdc8238f87}{RCC\+\_\+\+CR\+\_\+\+PLLON\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+PLLRDY\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga237ae9216a3ae5c1f6833a52995413df}{RCC\+\_\+\+CR\+\_\+\+PLLRDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+PLLRDY\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+PLLRDY}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga237ae9216a3ae5c1f6833a52995413df}{RCC\+\_\+\+CR\+\_\+\+PLLRDY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac48c0893e590b49fa8079830a0ae8abb}{RCC\+\_\+\+PLLI2\+S\+\_\+\+SUPPORT}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+PLLI2\+SON\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82caf73e368dd6e0af79ffff40c4c158}{RCC\+\_\+\+CR\+\_\+\+PLLI2\+SON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+PLLI2\+SON\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+PLLI2\+SON}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82caf73e368dd6e0af79ffff40c4c158}{RCC\+\_\+\+CR\+\_\+\+PLLI2\+SON\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+PLLI2\+SRDY\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac102f1739d82c9f002f6d107e37c6d63}{RCC\+\_\+\+CR\+\_\+\+PLLI2\+SRDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+PLLI2\+SRDY\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+PLLI2\+SRDY}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac102f1739d82c9f002f6d107e37c6d63}{RCC\+\_\+\+CR\+\_\+\+PLLI2\+SRDY\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04d893187396788d18a3eb1cc7028686}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04d893187396788d18a3eb1cc7028686}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813e3d6b41b4338ae5aea47a2bdbab01}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+0}}~(0x01\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84ae6e7405926717249a9852acda1f10}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+1}}~(0x02\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989f5ea1ac0275a2c15bf09408c8a4c6}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+2}}~(0x04\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cdeab6a08889692656228ab1186e28c}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+3}}~(0x08\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20af5f07ceef21b957db9391fd8bd898}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+4}}~(0x10\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga195dfe1b9b158aa00996867bebd9c225}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+5}}~(0x20\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc41ec903faa2ebee1356f88451a70be}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Msk}}~(0x1\+FFUL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc41ec903faa2ebee1356f88451a70be}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade84dfb497ed82c0cbbc40049ef3da2c}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+0}}~(0x001\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad54b80f8edb3a1f34d390382580edaf3}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+1}}~(0x002\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c165a47d134f31f9dff12d1e6f709f3}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+2}}~(0x004\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b19e3e1f2dbe4c2327ebee7e9647365}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+3}}~(0x008\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb4707942496f45d3cf85acfdeb37475}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+4}}~(0x010\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefb9ac3678faab95ddc7d42b2316b8ab}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+5}}~(0x020\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddfba8f0f4b9b772986a0d214dcced39}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+6}}~(0x040\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0df4b12cec2263d6acec32015035fe54}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+7}}~(0x080\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff473b6dc417ef6fa361017b2f107c06}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+8}}~(0x100\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga944643170311f50335c87c581ee11eca}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga944643170311f50335c87c581ee11eca}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46e5cb0fc1122e12425c26b5ed91bcfd}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba4ddc9eb3b629852127551eeae77f73}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30516f483e85323f76dab980af3be393}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30516f483e85323f76dab980af3be393}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSE\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga858f2c21bc43e423136f370f6c410909}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSE\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga858f2c21bc43e423136f370f6c410909}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSE\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSI}~0x00000000U
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61e97c300a1e833572204b270398158f}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61e97c300a1e833572204b270398158f}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56fe140a22f66d2dd7250bb1f39ab451}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7703def670b8ef3ec634f8f09a56ce00}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45ab5c1d1a26d34915a53de7013f6cf6}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+2}}~(0x4\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga182a9e6e5d5e1c63a1d20daf9b1874b5}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+3}}~(0x8\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf9dd749ab13a3b9d55308e24f60160}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06ad7777386bbf5555ef8b02939197aa}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf9dd749ab13a3b9d55308e24f60160}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0eea5e5f7743a7e8995b8beeb18355c1}{RCC\+\_\+\+CFGR\+\_\+\+SW}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06ad7777386bbf5555ef8b02939197aa}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99f08d86fd41824058a7fdf817f7e2fd}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf9dd749ab13a3b9d55308e24f60160}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72d51cb5d66ee1aa4d2c6f14796a072f}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf9dd749ab13a3b9d55308e24f60160}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbac8bae4f0808b3c3a5185aa10081fb}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+HSI}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb563f217242d969f4355d0818fde705}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+HSE}}~0x00000001U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87389cacb2eaf53730da13a2a33cd487}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+PLL}}~0x00000002U
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef0b6cd7629c047bcc4ac3e88d920e25}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15bf2269500dc97e137315f44aa015c9}{RCC\+\_\+\+CFGR\+\_\+\+SWS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef0b6cd7629c047bcc4ac3e88d920e25}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eae59112c51def51979e31e8695b39f}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad3a5718999d7259f216137a23c2a379}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6764639cf221e1ebc0b5448dcaed590a}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+HSI}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae09a0202f441c1a43e69c62331d50a08}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+HSE}}~0x00000004U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c67e2279804a83ef24438267d9d4a6c}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+PLL}}~0x00000008U
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65804e0ce7ec3204e9a56bb848428460}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe10e66938644ee8054a2426ff23efea}{RCC\+\_\+\+CFGR\+\_\+\+HPRE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65804e0ce7ec3204e9a56bb848428460}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88ece6ca270b3ecf6f63bf20893bc172}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbdd3a02814178ba02b8ebbaccd91599}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadac734bddb507eed4a62a0af4cef74a3}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+2}}~(0x4\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a1180512cc5f3dde7895040a9037286}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+3}}~(0x8\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b7d7f29b09a49c31404fc0d44645c84}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV1}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9eeb5e38e53e79b08a4ac438497ebea}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV2}}~0x00000080U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffe860867ae4b1b6d28473ded1546d91}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV4}}~0x00000090U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca71d6b42bdb83b5ff5320578869a058}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV8}}~0x000000\+A0U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3806da4f1afc9e5be0fca001c8c57815}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV16}}~0x000000\+B0U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1caeba8dc2b4c0bb11be600e983e3370}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV64}}~0x000000\+C0U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga280da821f0da1bec1f4c0e132ddf8eab}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV128}}~0x000000\+D0U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga089930cedd5b2cb201e717438f29d25b}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV256}}~0x000000\+E0U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5088dcbaefc55d4b6693e9b1e595ed0}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV512}}~0x000000\+F0U
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48842716ad7c2280b8ddbac071cdc773}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50b2423a5fea74a47b9eb8ab51869412}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48842716ad7c2280b8ddbac071cdc773}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d37c20686faa340a77021117f5908b7}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad41049f8a28fdced6bb4d9267845ffa2}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fcb524f6ca203ddff1862c124d4f89f}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+2}}~(0x4\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8f6562bb2ecf65055a2f42cbb48ef11}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV1}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf832ad6844c907d9bb37c1536defcb0d}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV2}}~0x00001000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e340725f46e9462d9b02a079b9fa8ae}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV4}}~0x00001400U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ddd6d657837e1971bb86e3bf1c15e72}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV8}}~0x00001800U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c38ba326bde7c7a18c4f7f2aacf823f}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV16}}~0x00001\+C00U
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga489e055e843ee5090c0174bbb9af9a67}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad61bd4f9f345ba41806813b0bfff1311}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga489e055e843ee5090c0174bbb9af9a67}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82ca63155494ed59eb5e34bec1e5f4e9}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdb19c9e76fe8e8a7c991714c92e937f}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9adc802687eab5b6ece99a20793219db}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+2}}~(0x4\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga247aebf1999a38ea07785558d277bb1a}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV1}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99d9c91eaad122460d324a71cc939d1b}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV2}}~0x00008000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4340fc3fc52eca36eb302959fbecb715}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV4}}~0x0000\+A000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga412b382a1134e0ee5614e0f4bcf97552}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV8}}~0x0000\+C000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaece3ee58d4138f7452733bfa1ad37eb9}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV16}}~0x0000\+E000U
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga850304b36d321ade71b90ca011ee5f74}{RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+RTCPRE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga850304b36d321ade71b90ca011ee5f74}{RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga702f887571365eeb42d74b9b9cc6fe0d}{RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+0}}~(0x01\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1191ba4a2e089f9921d77be57394dec4}{RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+1}}~(0x02\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae62885f29418cc83a57964fe631282cb}{RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+2}}~(0x04\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c703b8d9827f58e7ea783c6a9b74e41}{RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+3}}~(0x08\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02b93e5154259a1a201bbb9c9b903c0a}{RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+4}}~(0x10\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+RTCPRE\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCO1\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83b21a49230470856ce978e05fb9c47b}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+MCO1\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCO1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83b21a49230470856ce978e05fb9c47b}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe73b3ad484eeecfa1556021677ecf4a}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+MCO1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c7e8d1da534f052ce835f06227a9b7a}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+MCO1\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+I2\+SSRC\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadaa5cae9d2b4ddc11fbe5a1858ead900}{RCC\+\_\+\+CFGR\+\_\+\+I2\+SSRC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+I2\+SSRC\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+I2\+SSRC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadaa5cae9d2b4ddc11fbe5a1858ead900}{RCC\+\_\+\+CFGR\+\_\+\+I2\+SSRC\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada571dab4e704e380153b6e901b60ba8}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada571dab4e704e380153b6e901b60ba8}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8007a9d6ee3fd88912aaf290746ae0e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf7c1280f61d56b4897f9c876987e092}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11e1d10d1b55e0d88d24212ea2c8ba6e}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+2}}~(0x4\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56af08fd6ae55e0047d84c2e5cb44877}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56af08fd6ae55e0047d84c2e5cb44877}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83dfcd5a1ce89869c82723f7eb9223ed}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e8d7cb746efc7511fa97ddfef2df793}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8773dfae91e6576d490fbee4aa2a639}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE\+\_\+2}}~(0x4\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCO2\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga193bf927828d92f9249975a792c738d5}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+MCO2\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCO2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga193bf927828d92f9249975a792c738d5}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga203156a3f57e2c4498999c7901e0defd}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+MCO2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fdba9682ff474255248f84e6851932a}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+MCO2\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+LSIRDYF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2542dd9dbe634971278d2f4e24c3091}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+LSIRDYF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+LSIRDYF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2542dd9dbe634971278d2f4e24c3091}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+LSERDYF\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58e246b3d87483bf3ca4a55d470acf4f}{RCC\+\_\+\+CIR\+\_\+\+LSERDYF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+LSERDYF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+LSERDYF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58e246b3d87483bf3ca4a55d470acf4f}{RCC\+\_\+\+CIR\+\_\+\+LSERDYF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+HSIRDYF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c72d692b99c4539982fea718b2ba8a6}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+HSIRDYF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+HSIRDYF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c72d692b99c4539982fea718b2ba8a6}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+HSERDYF\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cbcd4b04177bd2420126b0de418de2e}{RCC\+\_\+\+CIR\+\_\+\+HSERDYF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+HSERDYF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+HSERDYF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cbcd4b04177bd2420126b0de418de2e}{RCC\+\_\+\+CIR\+\_\+\+HSERDYF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+PLLRDYF\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88d53f154b50703f3ab18f017b7ace1c}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+PLLRDYF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+PLLRDYF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88d53f154b50703f3ab18f017b7ace1c}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+PLLI2\+SRDYF\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61e88621c6cbc397e6c0872c98f11151}{RCC\+\_\+\+CIR\+\_\+\+PLLI2\+SRDYF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+PLLI2\+SRDYF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+PLLI2\+SRDYF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61e88621c6cbc397e6c0872c98f11151}{RCC\+\_\+\+CIR\+\_\+\+PLLI2\+SRDYF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+CSSF\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8eb3ec455be7a5e4ffbe0abc9e2a77eb}{RCC\+\_\+\+CIR\+\_\+\+CSSF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+CSSF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+CSSF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8eb3ec455be7a5e4ffbe0abc9e2a77eb}{RCC\+\_\+\+CIR\+\_\+\+CSSF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+LSIRDYIE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ba1782e2e14efd1bd9feabf1608fd5a}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+LSIRDYIE\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+LSIRDYIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ba1782e2e14efd1bd9feabf1608fd5a}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+LSERDYIE\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24446323cbae3ab353f248d23655b822}{RCC\+\_\+\+CIR\+\_\+\+LSERDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+LSERDYIE\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+LSERDYIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24446323cbae3ab353f248d23655b822}{RCC\+\_\+\+CIR\+\_\+\+LSERDYIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+HSIRDYIE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7aeb42d0a5ef8e7bac1876e0689814e}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+HSIRDYIE\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+HSIRDYIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7aeb42d0a5ef8e7bac1876e0689814e}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+HSERDYIE\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f6db5519f1bbb1d42ee0f43367e7fd9}{RCC\+\_\+\+CIR\+\_\+\+HSERDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+HSERDYIE\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+HSERDYIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f6db5519f1bbb1d42ee0f43367e7fd9}{RCC\+\_\+\+CIR\+\_\+\+HSERDYIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+PLLRDYIE\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fdb478ae8c7d99d780c78bb68830dd5}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+PLLRDYIE\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+PLLRDYIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fdb478ae8c7d99d780c78bb68830dd5}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+PLLI2\+SRDYIE\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6af4a5b0b017c2dde04fa660950578cc}{RCC\+\_\+\+CIR\+\_\+\+PLLI2\+SRDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+PLLI2\+SRDYIE\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+PLLI2\+SRDYIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6af4a5b0b017c2dde04fa660950578cc}{RCC\+\_\+\+CIR\+\_\+\+PLLI2\+SRDYIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+LSIRDYC\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11edf191b118ca860e0eca011f113ad9}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+LSIRDYC\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+LSIRDYC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11edf191b118ca860e0eca011f113ad9}{RCC\+\_\+\+CIR\+\_\+\+LSIRDYC\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+LSERDYC\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba1367e36a992aae85f9e8f9921e9426}{RCC\+\_\+\+CIR\+\_\+\+LSERDYC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+LSERDYC\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+LSERDYC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba1367e36a992aae85f9e8f9921e9426}{RCC\+\_\+\+CIR\+\_\+\+LSERDYC\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+HSIRDYC\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga657cffa4be41e26f7b5383719dd7781a}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+HSIRDYC\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+HSIRDYC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga657cffa4be41e26f7b5383719dd7781a}{RCC\+\_\+\+CIR\+\_\+\+HSIRDYC\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+HSERDYC\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2211dd40005f6152d0e8258d380a6713}{RCC\+\_\+\+CIR\+\_\+\+HSERDYC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+HSERDYC\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+HSERDYC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2211dd40005f6152d0e8258d380a6713}{RCC\+\_\+\+CIR\+\_\+\+HSERDYC\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+PLLRDYC\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ee90d2a5649fe386ba87eeead64ada1}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+PLLRDYC\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+PLLRDYC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ee90d2a5649fe386ba87eeead64ada1}{RCC\+\_\+\+CIR\+\_\+\+PLLRDYC\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+PLLI2\+SRDYC\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6a1a17873c5e712e9ed47d92fbc99cd}{RCC\+\_\+\+CIR\+\_\+\+PLLI2\+SRDYC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+PLLI2\+SRDYC\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+PLLI2\+SRDYC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6a1a17873c5e712e9ed47d92fbc99cd}{RCC\+\_\+\+CIR\+\_\+\+PLLI2\+SRDYC\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+CSSC\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66a9cf76bbf90f432815527965cb5c3e}{RCC\+\_\+\+CIR\+\_\+\+CSSC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIR\+\_\+\+CSSC\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIR\+\_\+\+CSSC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66a9cf76bbf90f432815527965cb5c3e}{RCC\+\_\+\+CIR\+\_\+\+CSSC\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOARST\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ca733a89ed0ddeb8c6ad7d4df334baf}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOARST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOARST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOARST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ca733a89ed0ddeb8c6ad7d4df334baf}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOARST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOBRST\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70a227671a2b417929ad0959d9e899c8}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOBRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOBRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOBRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70a227671a2b417929ad0959d9e899c8}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOBRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOCRST\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f25d081a1bb38f34f8d11fc32bdc7d7}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOCRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOCRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOCRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f25d081a1bb38f34f8d11fc32bdc7d7}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOCRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIODRST\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45e4b57d9e0d9c72055b51a222d388f5}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIODRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIODRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIODRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45e4b57d9e0d9c72055b51a222d388f5}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIODRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOERST\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2330cc824d6e097fc95f311730778243}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOERST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOERST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOERST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2330cc824d6e097fc95f311730778243}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOERST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOFRST\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5758110647b39258af5b6c4259a59c0}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOFRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOFRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOFRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5758110647b39258af5b6c4259a59c0}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOFRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOGRST\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ca12c8d01be2d47518003a30d836a68}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOGRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOGRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOGRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ca12c8d01be2d47518003a30d836a68}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOGRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOHRST\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6853aabc577ec17d0d7f894e520a693}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOHRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOHRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOHRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6853aabc577ec17d0d7f894e520a693}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOHRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOIRST\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad771106a6653644a43c7d3d572d70220}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOIRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOIRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOIRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad771106a6653644a43c7d3d572d70220}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+GPIOIRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+CRCRST\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf0f9e76b934af78155abddaacf568e4}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+CRCRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+CRCRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+CRCRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf0f9e76b934af78155abddaacf568e4}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+CRCRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA1\+RST\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c336fca84fc656b8412d0a0dab8317e}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA1\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA1\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c336fca84fc656b8412d0a0dab8317e}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA1\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA2\+RST\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5e2d5af9f21f5df26e53863392f46ce}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA2\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA2\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA2\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5e2d5af9f21f5df26e53863392f46ce}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA2\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+ETHMACRST\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c088bbef40582644da68cebbce2c455}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+ETHMACRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+ETHMACRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+ETHMACRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c088bbef40582644da68cebbce2c455}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+ETHMACRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+OTGHRST\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga351abffe0a0e32b6e74378a5e4b82a9e}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+OTGHRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+OTGHRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+OTGHRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga351abffe0a0e32b6e74378a5e4b82a9e}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+OTGHRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+DCMIRST\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad65d3d99d10ccb38170740b9dbc30f0f}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+DCMIRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+DCMIRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+DCMIRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad65d3d99d10ccb38170740b9dbc30f0f}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+DCMIRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+RNGRST\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ac557e9b39e599539fb5cc2a100de60}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+RNGRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+RNGRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+RNGRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ac557e9b39e599539fb5cc2a100de60}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+RNGRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+OTGFSRST\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacba439d5c37535fc904630d55dd8d204}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+OTGFSRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+OTGFSRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+OTGFSRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacba439d5c37535fc904630d55dd8d204}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+OTGFSRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+RSTR\+\_\+\+FSMCRST\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab498285653979d8739b94dcbe1a32048}{RCC\+\_\+\+AHB3\+RSTR\+\_\+\+FSMCRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB3\+RSTR\+\_\+\+FSMCRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+RSTR\+\_\+\+FSMCRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab498285653979d8739b94dcbe1a32048}{RCC\+\_\+\+AHB3\+RSTR\+\_\+\+FSMCRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM2\+RST\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4b0f4bc33ed5d6d5806e5074349bedb}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM2\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM2\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM2\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4b0f4bc33ed5d6d5806e5074349bedb}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM2\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM3\+RST\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f1a098d575d81ac443b3d6f837a09e1}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM3\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM3\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM3\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f1a098d575d81ac443b3d6f837a09e1}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM3\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM4\+RST\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1adc26ee7ca9aeb6316ca372633c95e}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM4\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM4\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM4\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1adc26ee7ca9aeb6316ca372633c95e}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM4\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM5\+RST\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a5cfd79c37096bf00916e7bda1df220}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM5\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM5\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM5\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a5cfd79c37096bf00916e7bda1df220}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM5\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM6\+RST\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f222bd16fca5ae0a0475a83f9a69d0f}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM6\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM6\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM6\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f222bd16fca5ae0a0475a83f9a69d0f}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM6\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM7\+RST\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9af08f1ff685c0027708d909086b748}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM7\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM7\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM7\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9af08f1ff685c0027708d909086b748}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM7\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM12\+RST\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91170571df0e2ed7675a5b3091736507}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM12\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM12\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM12\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91170571df0e2ed7675a5b3091736507}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM12\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM13\+RST\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1b75cafab3889092a34ddfb502c5d6a}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM13\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM13\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM13\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1b75cafab3889092a34ddfb502c5d6a}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM13\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM14\+RST\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1887a28578dd003746b62f95b48d06a}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM14\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM14\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM14\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1887a28578dd003746b62f95b48d06a}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+TIM14\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+WWDGRST\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga919c04abb655aa94b244dcebbf647748}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+WWDGRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR\+\_\+\+WWDGRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+WWDGRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga919c04abb655aa94b244dcebbf647748}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+WWDGRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI2\+RST\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae378c28cf590c56f5487bd92705d6d54}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI2\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI2\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI2\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae378c28cf590c56f5487bd92705d6d54}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI2\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI3\+RST\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0566a08a6cbd33046ff893d7c3b7bf1}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI3\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI3\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI3\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0566a08a6cbd33046ff893d7c3b7bf1}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+SPI3\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART2\+RST\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0beb24842078f8a070ba7f96ca579f43}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART2\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART2\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART2\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0beb24842078f8a070ba7f96ca579f43}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART2\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART3\+RST\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafe9da843ef3eb19c556b8eeed4e56bf}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART3\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART3\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART3\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafe9da843ef3eb19c556b8eeed4e56bf}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+USART3\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART4\+RST\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c84c3ac04f075c4571c4518e9dc6f5d}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART4\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART4\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART4\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c84c3ac04f075c4571c4518e9dc6f5d}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART4\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART5\+RST\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aaecac95d9e201eb6a3ee127881381b}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART5\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART5\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART5\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aaecac95d9e201eb6a3ee127881381b}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+UART5\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C1\+RST\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95fda0adab6e9d4daa6417c17d905214}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C1\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C1\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95fda0adab6e9d4daa6417c17d905214}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C1\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C2\+RST\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga914a46fcb3b028610d9badb471c82bd3}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C2\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C2\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C2\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga914a46fcb3b028610d9badb471c82bd3}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C2\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C3\+RST\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49214147f146965ef75c3bfa906cd3d9}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C3\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C3\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C3\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49214147f146965ef75c3bfa906cd3d9}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+I2\+C3\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+CAN1\+RST\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91aa2d3e18674c6f02c7112da9a2e30c}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+CAN1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR\+\_\+\+CAN1\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+CAN1\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91aa2d3e18674c6f02c7112da9a2e30c}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+CAN1\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+CAN2\+RST\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86dc2776b9926f9335e72b433290bb8a}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+CAN2\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR\+\_\+\+CAN2\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+CAN2\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86dc2776b9926f9335e72b433290bb8a}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+CAN2\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+PWRRST\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe9ed6c6cee6df40b16793fe7479ea7a}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+PWRRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR\+\_\+\+PWRRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+PWRRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe9ed6c6cee6df40b16793fe7479ea7a}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+PWRRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+DACRST\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09759c3881f10d9210653490a651f995}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+DACRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR\+\_\+\+DACRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR\+\_\+\+DACRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09759c3881f10d9210653490a651f995}{RCC\+\_\+\+APB1\+RSTR\+\_\+\+DACRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fc9f88241816d51a87a8b4a537c5a2e}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fc9f88241816d51a87a8b4a537c5a2e}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM8\+RST\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab14242f5f656c5860137bd75f2a0515e}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM8\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM8\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM8\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab14242f5f656c5860137bd75f2a0515e}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM8\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49f18e05ca4a63d5b8fe937eb8613005}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49f18e05ca4a63d5b8fe937eb8613005}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART6\+RST\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63e37e8ac731047e3df29ca5c7e553cc}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART6\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART6\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART6\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63e37e8ac731047e3df29ca5c7e553cc}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART6\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADCRST\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a4836f2cd9be43193d6eb4d19d5dde6}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADCRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADCRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADCRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a4836f2cd9be43193d6eb4d19d5dde6}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+ADCRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+SDIORST\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae67f4f982e0636f1d86be7d4223cdaf1}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SDIORST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SDIORST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+SDIORST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae67f4f982e0636f1d86be7d4223cdaf1}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SDIORST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fb7fb16a3052da4a7d11cbdbe838689}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fb7fb16a3052da4a7d11cbdbe838689}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+SYSCFGRST\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89f656408c45d2f67a99cc1c093d3e45}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SYSCFGRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SYSCFGRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+SYSCFGRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89f656408c45d2f67a99cc1c093d3e45}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SYSCFGRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM9\+RST\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad71d516052c6afded3292ada76c392a2}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM9\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM9\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM9\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad71d516052c6afded3292ada76c392a2}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM9\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM10\+RST\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga077ef7ed92b0241e49f2ecad1a8bd241}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM10\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM10\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM10\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga077ef7ed92b0241e49f2ecad1a8bd241}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM10\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM11\+RST\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ffe8d460fb9abc55ec65d00d39564b3}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM11\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM11\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM11\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ffe8d460fb9abc55ec65d00d39564b3}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM11\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1}~RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOAEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1610c0bcc3f778000c9ffe4ceaaf7a8}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOAEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOAEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1610c0bcc3f778000c9ffe4ceaaf7a8}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOAEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOBEN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79f6e5e212dee1b54f1103aa6c5b63c8}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOBEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOBEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOBEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79f6e5e212dee1b54f1103aa6c5b63c8}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOBEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOCEN\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d7e8d23a1214b25dca4d0838324371b}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOCEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOCEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d7e8d23a1214b25dca4d0838324371b}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIODEN\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5da72a3a599290c99b251cf0e40d579a}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIODEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIODEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIODEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5da72a3a599290c99b251cf0e40d579a}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIODEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOEEN\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574a0ff2d711679c81d62a365efe9b25}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOEEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOEEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOEEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574a0ff2d711679c81d62a365efe9b25}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOEEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOFEN\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac40bd7a86de787e99ecf69881e8d8803}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOFEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOFEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOFEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac40bd7a86de787e99ecf69881e8d8803}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOFEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOGEN\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84f85f90ddfceebacab190e14cf0de75}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOGEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOGEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOGEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84f85f90ddfceebacab190e14cf0de75}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOGEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOHEN\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee11e4e6ddeff9db3ddd22873d1ca8d5}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOHEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOHEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOHEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee11e4e6ddeff9db3ddd22873d1ca8d5}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOHEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOIEN\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d542abb9e4477f575afe1066062ce34}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOIEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOIEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOIEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d542abb9e4477f575afe1066062ce34}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOIEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+CRCEN\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b467a2c6329ecb8ca42c1d9e1116035}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+CRCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+ENR\+\_\+\+CRCEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+CRCEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b467a2c6329ecb8ca42c1d9e1116035}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+CRCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+BKPSRAMEN\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67735d069e447a3cbd8b1cf0ac1e69ca}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+BKPSRAMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+ENR\+\_\+\+BKPSRAMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+BKPSRAMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67735d069e447a3cbd8b1cf0ac1e69ca}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+BKPSRAMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+CCMDATARAMEN\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae56a123a2131232460f2a1d4d7b5fb87}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+CCMDATARAMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+ENR\+\_\+\+CCMDATARAMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+CCMDATARAMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae56a123a2131232460f2a1d4d7b5fb87}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+CCMDATARAMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA1\+EN\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab04b66dc0d69d098db894416722e9871}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA1\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA1\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab04b66dc0d69d098db894416722e9871}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb95b569d5ea1d4c9483fbfd7df37f3a}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb95b569d5ea1d4c9483fbfd7df37f3a}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+ETHMACEN\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7f4087101bf2a82c3ac9ea31ca3504f}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+ETHMACEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+ENR\+\_\+\+ETHMACEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+ETHMACEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7f4087101bf2a82c3ac9ea31ca3504f}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+ETHMACEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+ETHMACTXEN\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7e9fa8c5b341bd2c8e1354ea0452990}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+ETHMACTXEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+ENR\+\_\+\+ETHMACTXEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+ETHMACTXEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7e9fa8c5b341bd2c8e1354ea0452990}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+ETHMACTXEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+ETHMACRXEN\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9872ba78cf86d347267020336489be40}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+ETHMACRXEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+ENR\+\_\+\+ETHMACRXEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+ETHMACRXEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9872ba78cf86d347267020336489be40}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+ETHMACRXEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+ETHMACPTPEN\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41c39ec61603f15cf1916d743f1e3673}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+ETHMACPTPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+ENR\+\_\+\+ETHMACPTPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+ETHMACPTPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41c39ec61603f15cf1916d743f1e3673}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+ETHMACPTPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+OTGHSEN\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44e119c40f74b0caf89d18b8e784d7cd}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+OTGHSEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+ENR\+\_\+\+OTGHSEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+OTGHSEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44e119c40f74b0caf89d18b8e784d7cd}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+OTGHSEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+OTGHSULPIEN\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga162543647ebac3ea7cf992bf229acb56}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+OTGHSULPIEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+ENR\+\_\+\+OTGHSULPIEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+OTGHSULPIEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga162543647ebac3ea7cf992bf229acb56}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+OTGHSULPIEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad47614352bcc5025572abc4277cf28e9}{RCC\+\_\+\+AHB2\+\_\+\+SUPPORT}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+DCMIEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga392371f5ae1fc6417aa8111e46184b17}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+DCMIEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+ENR\+\_\+\+DCMIEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+DCMIEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga392371f5ae1fc6417aa8111e46184b17}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+DCMIEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+RNGEN\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe2170ecd918ffe5d888e76c3dcd5cab}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+RNGEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+ENR\+\_\+\+RNGEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+RNGEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe2170ecd918ffe5d888e76c3dcd5cab}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+RNGEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+OTGFSEN\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c92c5e4271a2a493a92fb41fbc7e3fd}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+OTGFSEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+ENR\+\_\+\+OTGFSEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+OTGFSEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c92c5e4271a2a493a92fb41fbc7e3fd}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+OTGFSEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab59e70532c57e0a7917acac00de9db57}{RCC\+\_\+\+AHB3\+\_\+\+SUPPORT}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+ENR\+\_\+\+FSMCEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga518c0730a8f98a8b8ed6f75f0101f7fb}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+FSMCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB3\+ENR\+\_\+\+FSMCEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+ENR\+\_\+\+FSMCEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga518c0730a8f98a8b8ed6f75f0101f7fb}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+FSMCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM2\+EN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ed542e8a186c731ad3221c61b4aa81a}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM2\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM2\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ed542e8a186c731ad3221c61b4aa81a}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM2\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM3\+EN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39d58d377cd38e5685344b7d9a88ce1c}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM3\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM3\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM3\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39d58d377cd38e5685344b7d9a88ce1c}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM3\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM4\+EN\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef489da1fe7bd776d2fc27eb689fd9c4}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM4\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM4\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM4\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef489da1fe7bd776d2fc27eb689fd9c4}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM4\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM5\+EN\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50e3f7f788191131f045cd40594e5c15}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM5\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM5\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM5\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50e3f7f788191131f045cd40594e5c15}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM5\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM6\+EN\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34240ad1a5f4eb5ed19e7104da631d1e}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM6\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM6\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM6\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34240ad1a5f4eb5ed19e7104da631d1e}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM6\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM7\+EN\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d3160c7aa3480db783e4cc7f50ed721}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM7\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM7\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM7\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d3160c7aa3480db783e4cc7f50ed721}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM7\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM12\+EN\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabca933b42794cadbf3580851e625779e}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM12\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM12\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM12\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabca933b42794cadbf3580851e625779e}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM12\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM13\+EN\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c6f74911cd1852c3a58e969e48013d8}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM13\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM13\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM13\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c6f74911cd1852c3a58e969e48013d8}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM13\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM14\+EN\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecb332ea40285657d968307a8cef8951}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM14\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM14\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM14\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecb332ea40285657d968307a8cef8951}{RCC\+\_\+\+APB1\+ENR\+\_\+\+TIM14\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+WWDGEN\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09ad274a2f953fdb7c7ce0e6d69e8798}{RCC\+\_\+\+APB1\+ENR\+\_\+\+WWDGEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR\+\_\+\+WWDGEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+WWDGEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09ad274a2f953fdb7c7ce0e6d69e8798}{RCC\+\_\+\+APB1\+ENR\+\_\+\+WWDGEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI2\+EN\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fd0ff191b4b6253b499258e4625cc65}{RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI2\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI2\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fd0ff191b4b6253b499258e4625cc65}{RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI2\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI3\+EN\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3852cf58a863e5b0133d5bc84bcede3f}{RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI3\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI3\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI3\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3852cf58a863e5b0133d5bc84bcede3f}{RCC\+\_\+\+APB1\+ENR\+\_\+\+SPI3\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+USART2\+EN\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga510e179108a8914b0830b1ff30951caf}{RCC\+\_\+\+APB1\+ENR\+\_\+\+USART2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR\+\_\+\+USART2\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+USART2\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga510e179108a8914b0830b1ff30951caf}{RCC\+\_\+\+APB1\+ENR\+\_\+\+USART2\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+USART3\+EN\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac98f52fa1ae42a405334a2cc84f993b2}{RCC\+\_\+\+APB1\+ENR\+\_\+\+USART3\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR\+\_\+\+USART3\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+USART3\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac98f52fa1ae42a405334a2cc84f993b2}{RCC\+\_\+\+APB1\+ENR\+\_\+\+USART3\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+UART4\+EN\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33f02158e2eaba91c9cbc6e499aa4471}{RCC\+\_\+\+APB1\+ENR\+\_\+\+UART4\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR\+\_\+\+UART4\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+UART4\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33f02158e2eaba91c9cbc6e499aa4471}{RCC\+\_\+\+APB1\+ENR\+\_\+\+UART4\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+UART5\+EN\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab01815c1b0ced6d002d1b7590e9b8b15}{RCC\+\_\+\+APB1\+ENR\+\_\+\+UART5\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR\+\_\+\+UART5\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+UART5\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab01815c1b0ced6d002d1b7590e9b8b15}{RCC\+\_\+\+APB1\+ENR\+\_\+\+UART5\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C1\+EN\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b2a4e92cb0eba09a147ee9770195eee}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C1\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C1\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b2a4e92cb0eba09a147ee9770195eee}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C2\+EN\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb344f4fbe0d1286860e8c47f73339ce}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C2\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C2\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb344f4fbe0d1286860e8c47f73339ce}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C2\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C3\+EN\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3287ea960eceb4499698cfc8e4ffbf36}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C3\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C3\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C3\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3287ea960eceb4499698cfc8e4ffbf36}{RCC\+\_\+\+APB1\+ENR\+\_\+\+I2\+C3\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+CAN1\+EN\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8adf13f0648b09c215dfd69d3ef933b5}{RCC\+\_\+\+APB1\+ENR\+\_\+\+CAN1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR\+\_\+\+CAN1\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+CAN1\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8adf13f0648b09c215dfd69d3ef933b5}{RCC\+\_\+\+APB1\+ENR\+\_\+\+CAN1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+CAN2\+EN\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bffa56c0080897dc6cbe28ad888f22b}{RCC\+\_\+\+APB1\+ENR\+\_\+\+CAN2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR\+\_\+\+CAN2\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+CAN2\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bffa56c0080897dc6cbe28ad888f22b}{RCC\+\_\+\+APB1\+ENR\+\_\+\+CAN2\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+PWREN\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ba08580eae539419497cdd62c530bad}{RCC\+\_\+\+APB1\+ENR\+\_\+\+PWREN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR\+\_\+\+PWREN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+PWREN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ba08580eae539419497cdd62c530bad}{RCC\+\_\+\+APB1\+ENR\+\_\+\+PWREN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+DACEN\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd51394bb1f7c10cef36c5dd2e19766d}{RCC\+\_\+\+APB1\+ENR\+\_\+\+DACEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR\+\_\+\+DACEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR\+\_\+\+DACEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd51394bb1f7c10cef36c5dd2e19766d}{RCC\+\_\+\+APB1\+ENR\+\_\+\+DACEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1216bf89d48094b55a4abcc859b037fa}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1216bf89d48094b55a4abcc859b037fa}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM8\+EN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace08df04fccb33baccbda0fa4697dc04}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM8\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM8\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM8\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace08df04fccb33baccbda0fa4697dc04}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM8\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a185f9bf1e72599fc7d2e02716ee40b}{RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a185f9bf1e72599fc7d2e02716ee40b}{RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+USART6\+EN\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d196a71620aa24b125657dfdc9c85bf}{RCC\+\_\+\+APB2\+ENR\+\_\+\+USART6\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+USART6\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+USART6\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d196a71620aa24b125657dfdc9c85bf}{RCC\+\_\+\+APB2\+ENR\+\_\+\+USART6\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC1\+EN\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11c50e2378b7a8d15c9a2eb89f561efe}{RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC1\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC1\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11c50e2378b7a8d15c9a2eb89f561efe}{RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC2\+EN\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55e486391860d774ac8613c6848b62de}{RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC2\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC2\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55e486391860d774ac8613c6848b62de}{RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC2\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC3\+EN\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3126f80244d91d2d13c1a40e5f64df0}{RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC3\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC3\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC3\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3126f80244d91d2d13c1a40e5f64df0}{RCC\+\_\+\+APB2\+ENR\+\_\+\+ADC3\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+SDIOEN\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06f570456b6725105e600c0700cdc0bd}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SDIOEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+SDIOEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+SDIOEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06f570456b6725105e600c0700cdc0bd}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SDIOEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefba87e52830d0d82cd94eb11089aa1b}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefba87e52830d0d82cd94eb11089aa1b}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+SYSCFGEN\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga781c030e54df45c8f190c9f03d20f4a5}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SYSCFGEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+SYSCFGEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+SYSCFGEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga781c030e54df45c8f190c9f03d20f4a5}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SYSCFGEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM9\+EN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7973b960b45268bd0160c1f5f21acf2}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM9\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM9\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM9\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7973b960b45268bd0160c1f5f21acf2}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM9\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM10\+EN\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga539dc20498c8b8abdf208bd2b98a46c6}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM10\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM10\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM10\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga539dc20498c8b8abdf208bd2b98a46c6}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM10\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM11\+EN\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5273bcf1abc8db0bf1617c747bab5ec}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM11\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM11\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM11\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5273bcf1abc8db0bf1617c747bab5ec}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM11\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOALPEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab01076ddb6708e4c0ff9d6c4f22fa809}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOALPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOALPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOALPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab01076ddb6708e4c0ff9d6c4f22fa809}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOALPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOBLPEN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad765dcf02bb5f215ff3a77a63c16f746}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOBLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOBLPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOBLPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad765dcf02bb5f215ff3a77a63c16f746}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOBLPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOCLPEN\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26ff370d6adef4823a87bd98c5767a42}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOCLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOCLPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOCLPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26ff370d6adef4823a87bd98c5767a42}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOCLPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIODLPEN\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b81052c9334056e60b2b47e12d8ccef}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIODLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIODLPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIODLPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b81052c9334056e60b2b47e12d8ccef}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIODLPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOELPEN\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga379b06aa2db224e0e6e2812e33e5bc88}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOELPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOELPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOELPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga379b06aa2db224e0e6e2812e33e5bc88}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOELPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOFLPEN\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1d321cff7127cb7bee72a680b40bcaf}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOFLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOFLPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOFLPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1d321cff7127cb7bee72a680b40bcaf}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOFLPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOGLPEN\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8cbc273b51b62d59dbe58f68a330231}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOGLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOGLPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOGLPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8cbc273b51b62d59dbe58f68a330231}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOGLPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOHLPEN\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5420182a12449790d9316927e05bab4b}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOHLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOHLPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOHLPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5420182a12449790d9316927e05bab4b}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOHLPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOILPEN\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga285f894641272c773dac56c0eb5d14cc}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOILPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOILPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOILPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga285f894641272c773dac56c0eb5d14cc}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+GPIOILPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+CRCLPEN\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87b177e8246a207541fbce277d4f48ab}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+CRCLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+CRCLPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+CRCLPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87b177e8246a207541fbce277d4f48ab}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+CRCLPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+FLITFLPEN\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafb7485a44d40e2da16270de53aa8171}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+FLITFLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+FLITFLPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+FLITFLPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafb7485a44d40e2da16270de53aa8171}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+FLITFLPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+SRAM1\+LPEN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3165c825e9a88a606803cd08a85d9dd9}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+SRAM1\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+SRAM1\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+SRAM1\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3165c825e9a88a606803cd08a85d9dd9}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+SRAM1\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+SRAM2\+LPEN\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54ed7528aecee29c5498e649bb9851eb}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+SRAM2\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+SRAM2\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+SRAM2\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54ed7528aecee29c5498e649bb9851eb}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+SRAM2\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+BKPSRAMLPEN\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga192203e1375323694da43336c59f036e}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+BKPSRAMLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+BKPSRAMLPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+BKPSRAMLPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga192203e1375323694da43336c59f036e}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+BKPSRAMLPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA1\+LPEN\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c9b77b3b402f07fd5196bc6ced33032}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA1\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA1\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA1\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c9b77b3b402f07fd5196bc6ced33032}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA1\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA2\+LPEN\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a4daa369b439dbff3744661225897bc}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA2\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA2\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA2\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a4daa369b439dbff3744661225897bc}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+DMA2\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ETHMACLPEN\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1da28307db95580ebba7ee61b0a8f9cb}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ETHMACLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ETHMACLPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ETHMACLPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1da28307db95580ebba7ee61b0a8f9cb}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ETHMACLPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ETHMACTXLPEN\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a38ff160774afae91d03db40b2cfde1}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ETHMACTXLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ETHMACTXLPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ETHMACTXLPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a38ff160774afae91d03db40b2cfde1}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ETHMACTXLPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ETHMACRXLPEN\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga793010bfe42e5e13b9ebed488352b3b3}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ETHMACRXLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ETHMACRXLPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ETHMACRXLPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga793010bfe42e5e13b9ebed488352b3b3}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ETHMACRXLPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ETHMACPTPLPEN\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9db17131964299ee8997a3bd9f4d5544}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ETHMACPTPLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ETHMACPTPLPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ETHMACPTPLPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9db17131964299ee8997a3bd9f4d5544}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+ETHMACPTPLPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+OTGHSLPEN\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf645b65fa1f722e0909ea5768f5e39d1}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+OTGHSLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+OTGHSLPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+OTGHSLPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf645b65fa1f722e0909ea5768f5e39d1}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+OTGHSLPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+OTGHSULPILPEN\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9468c1e5269479e8009174e2dbdfd871}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+OTGHSULPILPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+LPENR\+\_\+\+OTGHSULPILPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+LPENR\+\_\+\+OTGHSULPILPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9468c1e5269479e8009174e2dbdfd871}{RCC\+\_\+\+AHB1\+LPENR\+\_\+\+OTGHSULPILPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+LPENR\+\_\+\+DCMILPEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e9e48b4b6b730a3fc71ecc7bad6f4c7}{RCC\+\_\+\+AHB2\+LPENR\+\_\+\+DCMILPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+LPENR\+\_\+\+DCMILPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+LPENR\+\_\+\+DCMILPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e9e48b4b6b730a3fc71ecc7bad6f4c7}{RCC\+\_\+\+AHB2\+LPENR\+\_\+\+DCMILPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+LPENR\+\_\+\+RNGLPEN\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga082f00df13212bc37c2528b69330a304}{RCC\+\_\+\+AHB2\+LPENR\+\_\+\+RNGLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+LPENR\+\_\+\+RNGLPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+LPENR\+\_\+\+RNGLPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga082f00df13212bc37c2528b69330a304}{RCC\+\_\+\+AHB2\+LPENR\+\_\+\+RNGLPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+LPENR\+\_\+\+OTGFSLPEN\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga235d86e1b22afa92651c1cb0c31660cd}{RCC\+\_\+\+AHB2\+LPENR\+\_\+\+OTGFSLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+LPENR\+\_\+\+OTGFSLPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+LPENR\+\_\+\+OTGFSLPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga235d86e1b22afa92651c1cb0c31660cd}{RCC\+\_\+\+AHB2\+LPENR\+\_\+\+OTGFSLPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+LPENR\+\_\+\+FSMCLPEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d006571ef2ef5c0fb68621fdb5835b7}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+FSMCLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB3\+LPENR\+\_\+\+FSMCLPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+LPENR\+\_\+\+FSMCLPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d006571ef2ef5c0fb68621fdb5835b7}{RCC\+\_\+\+AHB3\+LPENR\+\_\+\+FSMCLPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM2\+LPEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ef88837af2b396c012ec1225a4d8a65}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM2\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM2\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM2\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ef88837af2b396c012ec1225a4d8a65}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM2\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM3\+LPEN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0231e0f1fbb26813e6a67b4e17d2578}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM3\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM3\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM3\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0231e0f1fbb26813e6a67b4e17d2578}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM3\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM4\+LPEN\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a807ed1ed77d84c24ad990e689b1600}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM4\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM4\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM4\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a807ed1ed77d84c24ad990e689b1600}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM4\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM5\+LPEN\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73c7205ba8d0f5e12584ccf932efbc74}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM5\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM5\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM5\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73c7205ba8d0f5e12584ccf932efbc74}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM5\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM6\+LPEN\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec6b200cfb1a2c2d2dd473b4d19213b7}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM6\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM6\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM6\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec6b200cfb1a2c2d2dd473b4d19213b7}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM6\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM7\+LPEN\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e9c974f3ef148d502bb9898a230dd71}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM7\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM7\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM7\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e9c974f3ef148d502bb9898a230dd71}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM7\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM12\+LPEN\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe9cf962cc29a62ff4cc27ac9984f1d1}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM12\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM12\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM12\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe9cf962cc29a62ff4cc27ac9984f1d1}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM12\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM13\+LPEN\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5df15d5e47024a72fe127a81d8a2e3cf}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM13\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM13\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM13\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5df15d5e47024a72fe127a81d8a2e3cf}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM13\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM14\+LPEN\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e28132e6a8eb793e4e21b4334c56ee7}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM14\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM14\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM14\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e28132e6a8eb793e4e21b4334c56ee7}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+TIM14\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LPENR\+\_\+\+WWDGLPEN\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24b3760635c135839bffebcdce62aa90}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+WWDGLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LPENR\+\_\+\+WWDGLPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LPENR\+\_\+\+WWDGLPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24b3760635c135839bffebcdce62aa90}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+WWDGLPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI2\+LPEN\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada9dd21c62e16d73115a855bffc5a98a}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI2\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI2\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI2\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada9dd21c62e16d73115a855bffc5a98a}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI2\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI3\+LPEN\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a00b05657ebd904eb04349ce6625799}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI3\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI3\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI3\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a00b05657ebd904eb04349ce6625799}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+SPI3\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LPENR\+\_\+\+USART2\+LPEN\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaffb3fa84a480055b7b9547cc09ed8cb}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+USART2\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LPENR\+\_\+\+USART2\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LPENR\+\_\+\+USART2\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaffb3fa84a480055b7b9547cc09ed8cb}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+USART2\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LPENR\+\_\+\+USART3\+LPEN\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabeccde78822839765663f2482e0fd3f2}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+USART3\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LPENR\+\_\+\+USART3\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LPENR\+\_\+\+USART3\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabeccde78822839765663f2482e0fd3f2}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+USART3\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LPENR\+\_\+\+UART4\+LPEN\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff134f37108abd0d043c9f62eb250bbc}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+UART4\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LPENR\+\_\+\+UART4\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LPENR\+\_\+\+UART4\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff134f37108abd0d043c9f62eb250bbc}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+UART4\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LPENR\+\_\+\+UART5\+LPEN\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab22aca4251bd69be2f39c31e27344975}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+UART5\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LPENR\+\_\+\+UART5\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LPENR\+\_\+\+UART5\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab22aca4251bd69be2f39c31e27344975}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+UART5\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C1\+LPEN\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1afe0c2a2e36921403357bb10f168790}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C1\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C1\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C1\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1afe0c2a2e36921403357bb10f168790}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C1\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C2\+LPEN\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76e2c1200c865395531d57931327097d}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C2\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C2\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C2\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76e2c1200c865395531d57931327097d}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C2\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C3\+LPEN\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga336e724329c3f2adaba3ed13af63de09}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C3\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C3\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C3\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga336e724329c3f2adaba3ed13af63de09}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+I2\+C3\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LPENR\+\_\+\+CAN1\+LPEN\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b99fe06fe55b8c9df8e192df0caf4fa}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+CAN1\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LPENR\+\_\+\+CAN1\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LPENR\+\_\+\+CAN1\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b99fe06fe55b8c9df8e192df0caf4fa}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+CAN1\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LPENR\+\_\+\+CAN2\+LPEN\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6da195ab0281bf251ae19040f072b8ac}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+CAN2\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LPENR\+\_\+\+CAN2\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LPENR\+\_\+\+CAN2\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6da195ab0281bf251ae19040f072b8ac}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+CAN2\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LPENR\+\_\+\+PWRLPEN\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga653ef9d97213f971b3ace653a8f7f4f0}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+PWRLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LPENR\+\_\+\+PWRLPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LPENR\+\_\+\+PWRLPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga653ef9d97213f971b3ace653a8f7f4f0}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+PWRLPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LPENR\+\_\+\+DACLPEN\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecbfaa2f91227a9bdb7c6dcabddb75c7}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+DACLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+LPENR\+\_\+\+DACLPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+LPENR\+\_\+\+DACLPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecbfaa2f91227a9bdb7c6dcabddb75c7}{RCC\+\_\+\+APB1\+LPENR\+\_\+\+DACLPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM1\+LPEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga858c7e6effbead8e2953c8af89451f05}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM1\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM1\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM1\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga858c7e6effbead8e2953c8af89451f05}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM1\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM8\+LPEN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga193680b82d9cdcefad8ff2ac9e7ed2da}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM8\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM8\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM8\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga193680b82d9cdcefad8ff2ac9e7ed2da}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM8\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART1\+LPEN\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga294b9579075d948ff613d153a7a3c3ca}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART1\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART1\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART1\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga294b9579075d948ff613d153a7a3c3ca}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART1\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART6\+LPEN\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4262d6ef04c2c0ebe14c133021f0ae03}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART6\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART6\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART6\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4262d6ef04c2c0ebe14c133021f0ae03}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+USART6\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC1\+LPEN\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga116ac44e1a83643de5be822458c9f42b}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC1\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC1\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC1\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga116ac44e1a83643de5be822458c9f42b}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC1\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC2\+LPEN\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6de7661abce7e5d9b3d9d47938095b0}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC2\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC2\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC2\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6de7661abce7e5d9b3d9d47938095b0}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC2\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC3\+LPEN\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94f89563dfe984830b279fe3d358ca27}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC3\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC3\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC3\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94f89563dfe984830b279fe3d358ca27}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+ADC3\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+LPENR\+\_\+\+SDIOLPEN\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga407fda261b548cac4ba4f70d13250a0e}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SDIOLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+LPENR\+\_\+\+SDIOLPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+LPENR\+\_\+\+SDIOLPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga407fda261b548cac4ba4f70d13250a0e}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SDIOLPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI1\+LPEN\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3b71e51ae5bffdaf53ceb522f147892}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI1\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI1\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI1\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3b71e51ae5bffdaf53ceb522f147892}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SPI1\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+LPENR\+\_\+\+SYSCFGLPEN\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4d070a25b830752decd55b74a452cda}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SYSCFGLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+LPENR\+\_\+\+SYSCFGLPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+LPENR\+\_\+\+SYSCFGLPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4d070a25b830752decd55b74a452cda}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+SYSCFGLPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM9\+LPEN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3d30a083acde66ba393ef2e7e2d3424}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM9\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM9\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM9\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3d30a083acde66ba393ef2e7e2d3424}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM9\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM10\+LPEN\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8e04154247e0db474da2cc8eccac1f2}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM10\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM10\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM10\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8e04154247e0db474da2cc8eccac1f2}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM10\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM11\+LPEN\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cabf028115d0694b1bba23610d23da8}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM11\+LPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM11\+LPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM11\+LPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cabf028115d0694b1bba23610d23da8}{RCC\+\_\+\+APB2\+LPENR\+\_\+\+TIM11\+LPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+LSEON\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85556465021c4272f4788d52251b29f4}{RCC\+\_\+\+BDCR\+\_\+\+LSEON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+LSEON\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+LSEON}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85556465021c4272f4788d52251b29f4}{RCC\+\_\+\+BDCR\+\_\+\+LSEON\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+LSERDY\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35093bcccacfeda073a2fb815687549c}{RCC\+\_\+\+BDCR\+\_\+\+LSERDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+LSERDY\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+LSERDY}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35093bcccacfeda073a2fb815687549c}{RCC\+\_\+\+BDCR\+\_\+\+LSERDY\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+LSEBYP\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e5eba5220ddabddf14901a8d44abaf2}{RCC\+\_\+\+BDCR\+\_\+\+LSEBYP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+LSEBYP\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+LSEBYP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e5eba5220ddabddf14901a8d44abaf2}{RCC\+\_\+\+BDCR\+\_\+\+LSEBYP\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57377b1880634589201dfe8887287e0e}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+RTCSEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57377b1880634589201dfe8887287e0e}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6701d58e40e4c16e9be49436fcbe23d0}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac4e378027f3293ec520ed6d18c633f4}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+RTCEN\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4b2e482dc6f5c75861f08de8057d1e2}{RCC\+\_\+\+BDCR\+\_\+\+RTCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+RTCEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+RTCEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4b2e482dc6f5c75861f08de8057d1e2}{RCC\+\_\+\+BDCR\+\_\+\+RTCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+BDRST\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a3b3c81018daa0d5b80480a86bc7a17}{RCC\+\_\+\+BDCR\+\_\+\+BDRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+BDRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+BDRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a3b3c81018daa0d5b80480a86bc7a17}{RCC\+\_\+\+BDCR\+\_\+\+BDRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+LSION\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe63b332158f8886948205ff9edcf248}{RCC\+\_\+\+CSR\+\_\+\+LSION\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+LSION\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+LSION}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe63b332158f8886948205ff9edcf248}{RCC\+\_\+\+CSR\+\_\+\+LSION\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+LSIRDY\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49a5c93576efd3e5d284351db6125373}{RCC\+\_\+\+CSR\+\_\+\+LSIRDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+LSIRDY\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+LSIRDY}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49a5c93576efd3e5d284351db6125373}{RCC\+\_\+\+CSR\+\_\+\+LSIRDY\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+RMVF\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82a7f8a2897bcc1313d58389fc18ad4c}{RCC\+\_\+\+CSR\+\_\+\+RMVF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+RMVF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+RMVF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82a7f8a2897bcc1313d58389fc18ad4c}{RCC\+\_\+\+CSR\+\_\+\+RMVF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+BORRSTF\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55345f6a3e5c36cad82d85c3c7c9114c}{RCC\+\_\+\+CSR\+\_\+\+BORRSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+BORRSTF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+BORRSTF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55345f6a3e5c36cad82d85c3c7c9114c}{RCC\+\_\+\+CSR\+\_\+\+BORRSTF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+PINRSTF\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13e888e00c5b2226b70179c6c69b77a6}{RCC\+\_\+\+CSR\+\_\+\+PINRSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+PINRSTF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+PINRSTF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13e888e00c5b2226b70179c6c69b77a6}{RCC\+\_\+\+CSR\+\_\+\+PINRSTF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+PORRSTF\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ea00bd02372ecbc60c5fa71a37dc8dd}{RCC\+\_\+\+CSR\+\_\+\+PORRSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+PORRSTF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+PORRSTF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ea00bd02372ecbc60c5fa71a37dc8dd}{RCC\+\_\+\+CSR\+\_\+\+PORRSTF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+SFTRSTF\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7217efb6cbdb6fbf39721fe496249225}{RCC\+\_\+\+CSR\+\_\+\+SFTRSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+SFTRSTF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+SFTRSTF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7217efb6cbdb6fbf39721fe496249225}{RCC\+\_\+\+CSR\+\_\+\+SFTRSTF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb81cb1777e6e846b6199b64132bcb97}{RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb81cb1777e6e846b6199b64132bcb97}{RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d9afc0a5d27d08ef63dde9f0a39514d}{RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d9afc0a5d27d08ef63dde9f0a39514d}{RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b42e835fb77d45779cdf4d22a0ea22a}{RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b42e835fb77d45779cdf4d22a0ea22a}{RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+PADRSTF}~RCC\+\_\+\+CSR\+\_\+\+PINRSTF
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+WDGRSTF}~RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF
\item 
\#define {\bfseries RCC\+\_\+\+SSCGR\+\_\+\+MODPER\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4446b54ba7ada897a42e3311b946182}{RCC\+\_\+\+SSCGR\+\_\+\+MODPER\+\_\+\+Msk}}~(0x1\+FFFUL $<$$<$ RCC\+\_\+\+SSCGR\+\_\+\+MODPER\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+SSCGR\+\_\+\+MODPER}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4446b54ba7ada897a42e3311b946182}{RCC\+\_\+\+SSCGR\+\_\+\+MODPER\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+SSCGR\+\_\+\+INCSTEP\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea77ceb4a2430c2d297ac24a7ad9303d}{RCC\+\_\+\+SSCGR\+\_\+\+INCSTEP\+\_\+\+Msk}}~(0x7\+FFFUL $<$$<$ RCC\+\_\+\+SSCGR\+\_\+\+INCSTEP\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+SSCGR\+\_\+\+INCSTEP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea77ceb4a2430c2d297ac24a7ad9303d}{RCC\+\_\+\+SSCGR\+\_\+\+INCSTEP\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+SSCGR\+\_\+\+SPREADSEL\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a8dce731d21ecb6c8bcb873023b979b}{RCC\+\_\+\+SSCGR\+\_\+\+SPREADSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+SSCGR\+\_\+\+SPREADSEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+SSCGR\+\_\+\+SPREADSEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a8dce731d21ecb6c8bcb873023b979b}{RCC\+\_\+\+SSCGR\+\_\+\+SPREADSEL\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+SSCGR\+\_\+\+SSCGEN\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77656e179e5741014ea95703f65a4f99}{RCC\+\_\+\+SSCGR\+\_\+\+SSCGEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+SSCGR\+\_\+\+SSCGEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+SSCGR\+\_\+\+SSCGEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77656e179e5741014ea95703f65a4f99}{RCC\+\_\+\+SSCGR\+\_\+\+SSCGEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb8781000aaf194d241cee23a637e95e}{RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+\+Msk}}~(0x1\+FFUL $<$$<$ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb8781000aaf194d241cee23a637e95e}{RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee6ea60de76e294b8ba23d229b2c8a1d}{RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+0}}~(0x001\+UL $<$$<$ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60eec842a298febfaadd7b5f79898b00}{RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+1}}~(0x002\+UL $<$$<$ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2be70f723d8e89b4566a9438a671f49}{RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+2}}~(0x004\+UL $<$$<$ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63743438e947f632c0757a6daf2838af}{RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+3}}~(0x008\+UL $<$$<$ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1f94003cdc00380b298b54c485ca743}{RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+4}}~(0x010\+UL $<$$<$ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03c368d0e6199b212e7c185663dd2aa8}{RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+5}}~(0x020\+UL $<$$<$ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32d9931c3638779af7042d901a01aabf}{RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+6}}~(0x040\+UL $<$$<$ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dc32ee35e426332598db98b5e0b230b}{RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+7}}~(0x080\+UL $<$$<$ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ec1c1bad2b7126f36b2ba26e657e84a}{RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+8}}~(0x100\+UL $<$$<$ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SR\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ab724070f564a647a4a1ef4e46183e}{RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SR\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SR\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ab724070f564a647a4a1ef4e46183e}{RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2b9c8dc6b0e853ace99e16818d55d12}{RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SR\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb49236fe3c41edb56f8ffb8ab505d86}{RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SR\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03e58dd5ac710e271fc6ca9113b7e846}{RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SR\+\_\+2}}~(0x4\+UL $<$$<$ RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+PLLI2\+SR\+\_\+\+Pos)
\item 
\#define {\bfseries RNG\+\_\+\+CR\+\_\+\+RNGEN\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeee66d4dd5c33fa16a98b001dd63bd73}{RNG\+\_\+\+CR\+\_\+\+RNGEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RNG\+\_\+\+CR\+\_\+\+RNGEN\+\_\+\+Pos)
\item 
\#define {\bfseries RNG\+\_\+\+CR\+\_\+\+RNGEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeee66d4dd5c33fa16a98b001dd63bd73}{RNG\+\_\+\+CR\+\_\+\+RNGEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RNG\+\_\+\+CR\+\_\+\+IE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8253017bd1f0d7652f107266ffb0297b}{RNG\+\_\+\+CR\+\_\+\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RNG\+\_\+\+CR\+\_\+\+IE\+\_\+\+Pos)
\item 
\#define {\bfseries RNG\+\_\+\+CR\+\_\+\+IE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8253017bd1f0d7652f107266ffb0297b}{RNG\+\_\+\+CR\+\_\+\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries RNG\+\_\+\+SR\+\_\+\+DRDY\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd19bcfa8894faf2ac5f57d287f00a8b}{RNG\+\_\+\+SR\+\_\+\+DRDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RNG\+\_\+\+SR\+\_\+\+DRDY\+\_\+\+Pos)
\item 
\#define {\bfseries RNG\+\_\+\+SR\+\_\+\+DRDY}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd19bcfa8894faf2ac5f57d287f00a8b}{RNG\+\_\+\+SR\+\_\+\+DRDY\+\_\+\+Msk}}
\item 
\#define {\bfseries RNG\+\_\+\+SR\+\_\+\+CECS\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga699d24eb133814c5be46fe6e588cc093}{RNG\+\_\+\+SR\+\_\+\+CECS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RNG\+\_\+\+SR\+\_\+\+CECS\+\_\+\+Pos)
\item 
\#define {\bfseries RNG\+\_\+\+SR\+\_\+\+CECS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga699d24eb133814c5be46fe6e588cc093}{RNG\+\_\+\+SR\+\_\+\+CECS\+\_\+\+Msk}}
\item 
\#define {\bfseries RNG\+\_\+\+SR\+\_\+\+SECS\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a312837097b7b3c2528e17a2cfc5f7d}{RNG\+\_\+\+SR\+\_\+\+SECS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RNG\+\_\+\+SR\+\_\+\+SECS\+\_\+\+Pos)
\item 
\#define {\bfseries RNG\+\_\+\+SR\+\_\+\+SECS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a312837097b7b3c2528e17a2cfc5f7d}{RNG\+\_\+\+SR\+\_\+\+SECS\+\_\+\+Msk}}
\item 
\#define {\bfseries RNG\+\_\+\+SR\+\_\+\+CEIS\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3efcca0c0381982a8044d09aaa6b6df9}{RNG\+\_\+\+SR\+\_\+\+CEIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RNG\+\_\+\+SR\+\_\+\+CEIS\+\_\+\+Pos)
\item 
\#define {\bfseries RNG\+\_\+\+SR\+\_\+\+CEIS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3efcca0c0381982a8044d09aaa6b6df9}{RNG\+\_\+\+SR\+\_\+\+CEIS\+\_\+\+Msk}}
\item 
\#define {\bfseries RNG\+\_\+\+SR\+\_\+\+SEIS\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d78e80e064c7746b98ed89304aab367}{RNG\+\_\+\+SR\+\_\+\+SEIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RNG\+\_\+\+SR\+\_\+\+SEIS\+\_\+\+Pos)
\item 
\#define {\bfseries RNG\+\_\+\+SR\+\_\+\+SEIS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d78e80e064c7746b98ed89304aab367}{RNG\+\_\+\+SR\+\_\+\+SEIS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c33bacdb5372bad482df029d77a9e5e}{RTC\+\_\+\+TAMPER2\+\_\+\+SUPPORT}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b082d5bb4b8d9801fc7370e813b1b3c}{RTC\+\_\+\+AF2\+\_\+\+SUPPORT}}
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+PM\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa98be62b42b64aa8dee5df4f84ec1679}{RTC\+\_\+\+TR\+\_\+\+PM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+PM\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+PM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa98be62b42b64aa8dee5df4f84ec1679}{RTC\+\_\+\+TR\+\_\+\+PM\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+HT\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3f00fc20610b447daa4b2fcf4730e94}{RTC\+\_\+\+TR\+\_\+\+HT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+HT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+HT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3f00fc20610b447daa4b2fcf4730e94}{RTC\+\_\+\+TR\+\_\+\+HT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c9af54381689d893ba1b11eb33cd866}{RTC\+\_\+\+TR\+\_\+\+HT\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+HT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b3ba2cc471b86d041df3c2a1a9ef121}{RTC\+\_\+\+TR\+\_\+\+HT\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+HT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4be6ca68f00b9467ddad84d37f1b6a63}{RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+HU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4be6ca68f00b9467ddad84d37f1b6a63}{RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddad920d5681960fa702b988ef1f82be}{RTC\+\_\+\+TR\+\_\+\+HU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6206d385d3b3e127b1e63be48f83a63}{RTC\+\_\+\+TR\+\_\+\+HU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e264504542ec2d9b06036e938f7f79d}{RTC\+\_\+\+TR\+\_\+\+HU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40763d3ed48e9f707784bdfd65a9c3ca}{RTC\+\_\+\+TR\+\_\+\+HU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87978332f15306d7db05c3bce2df2c7f}{RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+MNT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87978332f15306d7db05c3bce2df2c7f}{RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga752747aa90bf35bd57b16bffc7294dfc}{RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1837f65a11192dd9b8bf249c31ccef7}{RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f27fb43718df0797664acd2d9c95c1a}{RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8240cd693ae8c3bf069e10ab08f3adcd}{RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+MNU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8240cd693ae8c3bf069e10ab08f3adcd}{RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad91d7700822050a352e53aff372a697b}{RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9c3087e3d4cd490af8334e99467f1dc}{RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac01a9e4b358ea062bf1c66069a28c126}{RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75b76249e63af249061c0c5532a2a4e5}{RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+ST\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3ae841c3e4f90face971c95f1228419}{RTC\+\_\+\+TR\+\_\+\+ST\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+ST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3ae841c3e4f90face971c95f1228419}{RTC\+\_\+\+TR\+\_\+\+ST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0a53dc60816e0790ba69eaff3e87cb0}{RTC\+\_\+\+TR\+\_\+\+ST\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga948beb7166b70f1fa9e9148a8b6bd3f9}{RTC\+\_\+\+TR\+\_\+\+ST\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d5f0413990c26a5cf9a857d10243e9b}{RTC\+\_\+\+TR\+\_\+\+ST\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac65138b7d68cf4db6e391a5e3d31d4a5}{RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+SU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac65138b7d68cf4db6e391a5e3d31d4a5}{RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4132b0e9d72ff72df7e0062a1e081ca3}{RTC\+\_\+\+TR\+\_\+\+SU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6eef03c1de3719d801c970eec53e7500}{RTC\+\_\+\+TR\+\_\+\+SU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbe7e738c8adaaf24f6faca467d6fde2}{RTC\+\_\+\+TR\+\_\+\+SU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab44e19720b6691f63ba4f0c38a1fd7f3}{RTC\+\_\+\+TR\+\_\+\+SU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ad13d2dbed87fd51194b4d7b080f759}{RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+YT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ad13d2dbed87fd51194b4d7b080f759}{RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a733698a85cc8f26d346ec8c61c7937}{RTC\+\_\+\+DR\+\_\+\+YT\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa48c7c9f31a74b6d3b04443ce0414ce9}{RTC\+\_\+\+DR\+\_\+\+YT\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c15cd22daf2ef6f9ea6f7341897a435}{RTC\+\_\+\+DR\+\_\+\+YT\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e7cf7875d489f89d949178e0294d555}{RTC\+\_\+\+DR\+\_\+\+YT\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga261de093e10c99df510d650bea7b65bb}{RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+YU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga261de093e10c99df510d650bea7b65bb}{RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeda03e9857e9009b6212df5f97a5d09f}{RTC\+\_\+\+DR\+\_\+\+YU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb0b5f7684e31cb1665a848b91601249}{RTC\+\_\+\+DR\+\_\+\+YU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01f200469dbc8159adc3b4f25375b601}{RTC\+\_\+\+DR\+\_\+\+YU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga592372ccddc93b10e81ed705c9c0f9bc}{RTC\+\_\+\+DR\+\_\+\+YU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaa60c7147ae02cf5d6e2ee2c87fb5e7}{RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+WDU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaa60c7147ae02cf5d6e2ee2c87fb5e7}{RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30cb803b191670a41aea89a91e53fe61}{RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd26d3601bf8b119af8f96a65a1de60e}{RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77e907e5efced7628e9933e7cfb4cac6}{RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+MT\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5358d94c842b122b8bd260a855afb483}{RTC\+\_\+\+DR\+\_\+\+MT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+MT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+MT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5358d94c842b122b8bd260a855afb483}{RTC\+\_\+\+DR\+\_\+\+MT\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga614964ed52cb7da4ee76a0f3d16e57bb}{RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+MU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga614964ed52cb7da4ee76a0f3d16e57bb}{RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54f64678df9fe08a2afd732c275ae7a0}{RTC\+\_\+\+DR\+\_\+\+MU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7845ded502c4cc9faeeb6215955f6f1}{RTC\+\_\+\+DR\+\_\+\+MU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47a14479cfe6791d300b9a556d158abe}{RTC\+\_\+\+DR\+\_\+\+MU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a420b221dec229c053295c44bcac1b1}{RTC\+\_\+\+DR\+\_\+\+MU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+DT\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47c3834615b1c186a5122c0735e03e09}{RTC\+\_\+\+DR\+\_\+\+DT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+DT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+DT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47c3834615b1c186a5122c0735e03e09}{RTC\+\_\+\+DR\+\_\+\+DT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8823ee9be7a191912aeef8252517b8a6}{RTC\+\_\+\+DR\+\_\+\+DT\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+DT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga546b218e45c1297e39a586204268cf9d}{RTC\+\_\+\+DR\+\_\+\+DT\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+DT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4549c0127eff71ac5e1e3b7ef07bf158}{RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+DU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4549c0127eff71ac5e1e3b7ef07bf158}{RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ffd9b610a0ba3f1caad707ff2fb0a3f}{RTC\+\_\+\+DR\+\_\+\+DU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79b5d9f674be2ecf85c964da6ac0a2a4}{RTC\+\_\+\+DR\+\_\+\+DU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1668f84ec4ddec10f6bcff65983df05b}{RTC\+\_\+\+DR\+\_\+\+DU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad54e249241aebdda778618f35dce9f66}{RTC\+\_\+\+DR\+\_\+\+DU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+COE\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35471924ed2a9a83b6af8bd8e2251f8b}{RTC\+\_\+\+CR\+\_\+\+COE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+COE\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+COE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35471924ed2a9a83b6af8bd8e2251f8b}{RTC\+\_\+\+CR\+\_\+\+COE\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb684c910bd8e726378e0b51732f952f}{RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+OSEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb684c910bd8e726378e0b51732f952f}{RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe506838823e3b172a9ed4a3fec7321a}{RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15fb33aaad62c71bbba2f96652eefb8c}{RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+POL\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga717b2d78f96be49ba9d262f3a0eb09e4}{RTC\+\_\+\+CR\+\_\+\+POL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+POL\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+POL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga717b2d78f96be49ba9d262f3a0eb09e4}{RTC\+\_\+\+CR\+\_\+\+POL\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+COSEL\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8dc824636e99382fcd50b39a6fce8dc}{RTC\+\_\+\+CR\+\_\+\+COSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+COSEL\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+COSEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8dc824636e99382fcd50b39a6fce8dc}{RTC\+\_\+\+CR\+\_\+\+COSEL\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+BKP\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3675c7d64de46ab9f1cf279d7abaffe2}{RTC\+\_\+\+CR\+\_\+\+BKP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+BKP\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+BKP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3675c7d64de46ab9f1cf279d7abaffe2}{RTC\+\_\+\+CR\+\_\+\+BKP\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+SUB1\+H\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62402c843252c70670b4b6c9ffec5880}{RTC\+\_\+\+CR\+\_\+\+SUB1\+H\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+SUB1\+H\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+SUB1H}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62402c843252c70670b4b6c9ffec5880}{RTC\+\_\+\+CR\+\_\+\+SUB1\+H\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+ADD1\+H\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01aac32ee74fbafd54de75ee53bf1417}{RTC\+\_\+\+CR\+\_\+\+ADD1\+H\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+ADD1\+H\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+ADD1H}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01aac32ee74fbafd54de75ee53bf1417}{RTC\+\_\+\+CR\+\_\+\+ADD1\+H\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+TSIE\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b81fdfb0dbd9719e0eee7b39450bb31}{RTC\+\_\+\+CR\+\_\+\+TSIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+TSIE\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+TSIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b81fdfb0dbd9719e0eee7b39450bb31}{RTC\+\_\+\+CR\+\_\+\+TSIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+WUTIE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83d862c5a5e56813b86246d22821ac9b}{RTC\+\_\+\+CR\+\_\+\+WUTIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+WUTIE\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+WUTIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83d862c5a5e56813b86246d22821ac9b}{RTC\+\_\+\+CR\+\_\+\+WUTIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+ALRBIE\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e79f603f18cfbc266cc55162b739260}{RTC\+\_\+\+CR\+\_\+\+ALRBIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+ALRBIE\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+ALRBIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e79f603f18cfbc266cc55162b739260}{RTC\+\_\+\+CR\+\_\+\+ALRBIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+ALRAIE\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0efcbd64f981117d73fe6d631c48f45e}{RTC\+\_\+\+CR\+\_\+\+ALRAIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+ALRAIE\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+ALRAIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0efcbd64f981117d73fe6d631c48f45e}{RTC\+\_\+\+CR\+\_\+\+ALRAIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+TSE\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2675d723ea5e54a4e6a7c7bd975efcc}{RTC\+\_\+\+CR\+\_\+\+TSE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+TSE\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+TSE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2675d723ea5e54a4e6a7c7bd975efcc}{RTC\+\_\+\+CR\+\_\+\+TSE\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+WUTE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5b45d595cd44d31a7f34609b6e7bf1a}{RTC\+\_\+\+CR\+\_\+\+WUTE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+WUTE\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+WUTE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5b45d595cd44d31a7f34609b6e7bf1a}{RTC\+\_\+\+CR\+\_\+\+WUTE\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+ALRBE\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae811bd5a731a4d12d5fabc1c1701e7a}{RTC\+\_\+\+CR\+\_\+\+ALRBE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+ALRBE\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+ALRBE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae811bd5a731a4d12d5fabc1c1701e7a}{RTC\+\_\+\+CR\+\_\+\+ALRBE\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+ALRAE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1adc6f86be463291c228b8a2bd3cfa40}{RTC\+\_\+\+CR\+\_\+\+ALRAE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+ALRAE\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+ALRAE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1adc6f86be463291c228b8a2bd3cfa40}{RTC\+\_\+\+CR\+\_\+\+ALRAE\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+DCE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga005e60bfb5de91f5d9635d1e8e63f6d3}{RTC\+\_\+\+CR\+\_\+\+DCE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+DCE\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+DCE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga005e60bfb5de91f5d9635d1e8e63f6d3}{RTC\+\_\+\+CR\+\_\+\+DCE\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+FMT\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6634873135b509b3a483abcbd1e0f347}{RTC\+\_\+\+CR\+\_\+\+FMT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+FMT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+FMT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6634873135b509b3a483abcbd1e0f347}{RTC\+\_\+\+CR\+\_\+\+FMT\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+BYPSHAD\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93e690c1dc87dff6f36fea71cf6bb57c}{RTC\+\_\+\+CR\+\_\+\+BYPSHAD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+BYPSHAD\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+BYPSHAD}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93e690c1dc87dff6f36fea71cf6bb57c}{RTC\+\_\+\+CR\+\_\+\+BYPSHAD\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+REFCKON\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd611d89bc17e379525602d5ea3a7d54}{RTC\+\_\+\+CR\+\_\+\+REFCKON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+REFCKON\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+REFCKON}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd611d89bc17e379525602d5ea3a7d54}{RTC\+\_\+\+CR\+\_\+\+REFCKON\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+TSEDGE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ea0c6b68ad8797d97693cbc7fe76d8e}{RTC\+\_\+\+CR\+\_\+\+TSEDGE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+TSEDGE\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+TSEDGE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ea0c6b68ad8797d97693cbc7fe76d8e}{RTC\+\_\+\+CR\+\_\+\+TSEDGE\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1961b22823e4f592ac8d1733e079e2a}{RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+WUCKSEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1961b22823e4f592ac8d1733e079e2a}{RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f03056e9aa78c133af90b60af72ba79}{RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga360f7ccf7a89c5091f4affe6d1019215}{RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad247ac722f6900744cdc16f8f45ed923}{RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+BCK}~RTC\+\_\+\+CR\+\_\+\+BKP
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+RECALPF\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ab18f49ac6ab32322ebb58131a456ea}{RTC\+\_\+\+ISR\+\_\+\+RECALPF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ISR\+\_\+\+RECALPF\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+RECALPF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ab18f49ac6ab32322ebb58131a456ea}{RTC\+\_\+\+ISR\+\_\+\+RECALPF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+TAMP1\+F\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84bbb84dba6aef26a16b2410c3a3ec5d}{RTC\+\_\+\+ISR\+\_\+\+TAMP1\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ISR\+\_\+\+TAMP1\+F\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+TAMP1F}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84bbb84dba6aef26a16b2410c3a3ec5d}{RTC\+\_\+\+ISR\+\_\+\+TAMP1\+F\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+TAMP2\+F\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga436cbba9b17ad91735e876596c8a6914}{RTC\+\_\+\+ISR\+\_\+\+TAMP2\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ISR\+\_\+\+TAMP2\+F\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+TAMP2F}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga436cbba9b17ad91735e876596c8a6914}{RTC\+\_\+\+ISR\+\_\+\+TAMP2\+F\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+TSOVF\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a44c6cf950526be3f768c9175e3e62e}{RTC\+\_\+\+ISR\+\_\+\+TSOVF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ISR\+\_\+\+TSOVF\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+TSOVF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a44c6cf950526be3f768c9175e3e62e}{RTC\+\_\+\+ISR\+\_\+\+TSOVF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+TSF\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f5151d79a2761d423ddbc0b6c3cca1f}{RTC\+\_\+\+ISR\+\_\+\+TSF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ISR\+\_\+\+TSF\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+TSF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f5151d79a2761d423ddbc0b6c3cca1f}{RTC\+\_\+\+ISR\+\_\+\+TSF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+WUTF\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53360cc2baf2a2142289493b2a16c372}{RTC\+\_\+\+ISR\+\_\+\+WUTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ISR\+\_\+\+WUTF\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+WUTF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53360cc2baf2a2142289493b2a16c372}{RTC\+\_\+\+ISR\+\_\+\+WUTF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+ALRBF\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac80e30a64a34bd547229f68b76d63a87}{RTC\+\_\+\+ISR\+\_\+\+ALRBF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ISR\+\_\+\+ALRBF\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+ALRBF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac80e30a64a34bd547229f68b76d63a87}{RTC\+\_\+\+ISR\+\_\+\+ALRBF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+ALRAF\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5aeb3a57686a3bca74ebce43559161e}{RTC\+\_\+\+ISR\+\_\+\+ALRAF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ISR\+\_\+\+ALRAF\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+ALRAF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5aeb3a57686a3bca74ebce43559161e}{RTC\+\_\+\+ISR\+\_\+\+ALRAF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+INIT\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5e864e670cc4643c1e65b21da150c74}{RTC\+\_\+\+ISR\+\_\+\+INIT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ISR\+\_\+\+INIT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+INIT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5e864e670cc4643c1e65b21da150c74}{RTC\+\_\+\+ISR\+\_\+\+INIT\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+INITF\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a29ce1f3e261024726679c17f42a9b1}{RTC\+\_\+\+ISR\+\_\+\+INITF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ISR\+\_\+\+INITF\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+INITF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a29ce1f3e261024726679c17f42a9b1}{RTC\+\_\+\+ISR\+\_\+\+INITF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+RSF\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f87ecd7737391a4ff0c236a17dbfd32}{RTC\+\_\+\+ISR\+\_\+\+RSF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ISR\+\_\+\+RSF\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+RSF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f87ecd7737391a4ff0c236a17dbfd32}{RTC\+\_\+\+ISR\+\_\+\+RSF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+INITS\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25131777233cef2dfffdc178667559e4}{RTC\+\_\+\+ISR\+\_\+\+INITS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ISR\+\_\+\+INITS\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+INITS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25131777233cef2dfffdc178667559e4}{RTC\+\_\+\+ISR\+\_\+\+INITS\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+SHPF\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36cc41c7b626c5047f97fac12337395d}{RTC\+\_\+\+ISR\+\_\+\+SHPF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ISR\+\_\+\+SHPF\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+SHPF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36cc41c7b626c5047f97fac12337395d}{RTC\+\_\+\+ISR\+\_\+\+SHPF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+WUTWF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga673f0ff6267142391ca1d37289b305f2}{RTC\+\_\+\+ISR\+\_\+\+WUTWF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ISR\+\_\+\+WUTWF\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+WUTWF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga673f0ff6267142391ca1d37289b305f2}{RTC\+\_\+\+ISR\+\_\+\+WUTWF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+ALRBWF\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cf9f3b0159c2f29749babdc55ef1a1b}{RTC\+\_\+\+ISR\+\_\+\+ALRBWF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ISR\+\_\+\+ALRBWF\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+ALRBWF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cf9f3b0159c2f29749babdc55ef1a1b}{RTC\+\_\+\+ISR\+\_\+\+ALRBWF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+ALRAWF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4d96dae4fdd343fe6e9ebc7c5f7d80d}{RTC\+\_\+\+ISR\+\_\+\+ALRAWF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ISR\+\_\+\+ALRAWF\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+ALRAWF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4d96dae4fdd343fe6e9ebc7c5f7d80d}{RTC\+\_\+\+ISR\+\_\+\+ALRAWF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+A\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f883861bb963a097885c5773f3c0b15}{RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+A\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+A\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+A}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f883861bb963a097885c5773f3c0b15}{RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+A\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+S\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga776acde6c1789c37371eb440492825ab}{RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+S\+\_\+\+Msk}}~(0x7\+FFFUL $<$$<$ RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+S\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+S}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga776acde6c1789c37371eb440492825ab}{RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+S\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+WUTR\+\_\+\+WUT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c2d178daf42c0febdbf67583a83b6a0}{RTC\+\_\+\+WUTR\+\_\+\+WUT\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ RTC\+\_\+\+WUTR\+\_\+\+WUT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+WUTR\+\_\+\+WUT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c2d178daf42c0febdbf67583a83b6a0}{RTC\+\_\+\+WUTR\+\_\+\+WUT\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CALIBR\+\_\+\+DCS\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac975f6abc1ae98deb38d1c523a564431}{RTC\+\_\+\+CALIBR\+\_\+\+DCS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CALIBR\+\_\+\+DCS\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CALIBR\+\_\+\+DCS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac975f6abc1ae98deb38d1c523a564431}{RTC\+\_\+\+CALIBR\+\_\+\+DCS\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CALIBR\+\_\+\+DC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb0820dbde8c1188a5c045e6e264c1f8}{RTC\+\_\+\+CALIBR\+\_\+\+DC\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ RTC\+\_\+\+CALIBR\+\_\+\+DC\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CALIBR\+\_\+\+DC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb0820dbde8c1188a5c045e6e264c1f8}{RTC\+\_\+\+CALIBR\+\_\+\+DC\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+MSK4\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ade8f686276ed4761f3741cd928b500}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+MSK4\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+MSK4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ade8f686276ed4761f3741cd928b500}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK4\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+WDSEL\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccf0424c522933862730917c9c79f81b}{RTC\+\_\+\+ALRMAR\+\_\+\+WDSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+WDSEL\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+WDSEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccf0424c522933862730917c9c79f81b}{RTC\+\_\+\+ALRMAR\+\_\+\+WDSEL\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b864018e7de62c954d6fff34bde926f}{RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+DT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b864018e7de62c954d6fff34bde926f}{RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cb880cece843ba5314120abcf14e9fc}{RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e2e76ce2645d0c9d2587d4172edcd58}{RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f818fa2666247ad93611752020097b1}{RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+DU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f818fa2666247ad93611752020097b1}{RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga687a85ed4e7623bdb60196f706ab62e9}{RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d2ec65de047fdece20083f030cc6cfd}{RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb0050d5e8d64e4f684e325446ea173a}{RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79a55db963d0707fc0ae14bffc51c297}{RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+MSK3\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b72eca3af2788a6df2aab8efdf48c7e}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+MSK3\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+MSK3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b72eca3af2788a6df2aab8efdf48c7e}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK3\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+PM\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ed4ff622a2ac83edfaadc596995c61a}{RTC\+\_\+\+ALRMAR\+\_\+\+PM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+PM\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+PM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ed4ff622a2ac83edfaadc596995c61a}{RTC\+\_\+\+ALRMAR\+\_\+\+PM\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfbc262cd63d3a1c5cdf4937cc57ec37}{RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+HT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfbc262cd63d3a1c5cdf4937cc57ec37}{RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4165b904cdf6bdf4ed6c892d73953453}{RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab50f98903ad0183c52c40375d45d4d77}{RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d3da70f04ca3c7c2f90ee0d0d3c9201}{RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+HU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d3da70f04ca3c7c2f90ee0d0d3c9201}{RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga756c2c137f6d1f89bba95347245b014c}{RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2068b4116fca73a63b1c98f51902acef}{RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7642e83ff425a1fe2695d1100ce7c35}{RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f516916142b3ea6110619e8dc600d2a}{RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+MSK2\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe0fda62acb0b820b859291e4b45e409}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+MSK2\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+MSK2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe0fda62acb0b820b859291e4b45e409}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK2\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac320cc91348b22f3e5c0d6106594c09e}{RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+MNT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac320cc91348b22f3e5c0d6106594c09e}{RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dab36fbc475b7ec4442020f159601c6}{RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6782f11cc7f8edf401dec2ff436d7968}{RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf766f39637efe114b38a1aceb352328d}{RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac05e67cdb4da1882dd5b8f5a8fe51bb2}{RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+MNU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac05e67cdb4da1882dd5b8f5a8fe51bb2}{RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb5ead84647f92b0d1efcf8decb0dd8f}{RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga656311cb5632dbc9b4fb5dd2288a6e66}{RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc164d7ff70842858281cfaff5f29374}{RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e1199b4140613e8a1dbe283dd89c772}{RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+MSK1\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga838b33a3595df6fe68152bb31f812beb}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+MSK1\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+MSK1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga838b33a3595df6fe68152bb31f812beb}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK1\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f558ae0134c82f7f64c31a4d8bb33f0}{RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+ST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f558ae0134c82f7f64c31a4d8bb33f0}{RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae5c1ad41702da26788f5ef52c0d05ca}{RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e771d8055c52a1186d3f47dd567457a}{RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fdfe4a92c7ab0c326dc9f2638318f97}{RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37bf69143ae7921782d1baa390c1c866}{RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+SU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37bf69143ae7921782d1baa390c1c866}{RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf99585af681202a201178f8156dffe}{RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d7edbd0609415ca3a328f8498c4a63c}{RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga485a8c274aa56f705dc1363484d7085f}{RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9d41833996dbd77a0bfbcd9889957a2}{RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+MSK4\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6359d5b79cd667e4f7f093e0d0ee8320}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+MSK4\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+MSK4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6359d5b79cd667e4f7f093e0d0ee8320}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK4\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+WDSEL\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff53d89da5c55043f8d32e800319b0c0}{RTC\+\_\+\+ALRMBR\+\_\+\+WDSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+WDSEL\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+WDSEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff53d89da5c55043f8d32e800319b0c0}{RTC\+\_\+\+ALRMBR\+\_\+\+WDSEL\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf438133a0350e3c1f9e956ea59c165e}{RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+DT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf438133a0350e3c1f9e956ea59c165e}{RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34531fadcc9d2a702b3b7138831fb4c8}{RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabeb8410cfd578e600049846a694dc00d}{RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba5234dbab35f4bcc6b1a49b633c9d83}{RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+DU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba5234dbab35f4bcc6b1a49b633c9d83}{RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9886cb39e9c89c40ddc33c6e7659db5}{RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga121e8284bdc7ebd634f71e5810dc4f85}{RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78b99f99d3666212ab673dbc9f7f3192}{RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8551995a404be9f58511ea22dca71f1a}{RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+MSK3\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a10ef06416ab43ddcc978f7c484fd30}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+MSK3\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+MSK3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a10ef06416ab43ddcc978f7c484fd30}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK3\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+PM\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb73d11c2f8f01d03b143bf0eb50a3c1}{RTC\+\_\+\+ALRMBR\+\_\+\+PM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+PM\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+PM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb73d11c2f8f01d03b143bf0eb50a3c1}{RTC\+\_\+\+ALRMBR\+\_\+\+PM\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1a64e9998a2032590d32d8e93ac89ad}{RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+HT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1a64e9998a2032590d32d8e93ac89ad}{RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbddfb1b1ff41f1b76f5ccfb6eb29362}{RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3219c5b314ca459c8dcb93c140b210cb}{RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16f950667f6001e8b23b88b355cc072a}{RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+HU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16f950667f6001e8b23b88b355cc072a}{RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0223058b7ae0a4ae57a7a7997440385e}{RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a7c34c4e83f374790e3ed27a3e23443}{RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5e6d673134918e74d9a0f06ca4dc479}{RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae538b44aa24031a294442dc47f6849f5}{RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+MSK2\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a678de5920eddb36f8edc45c992aa10}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+MSK2\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+MSK2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a678de5920eddb36f8edc45c992aa10}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK2\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4abe6f205a3aafc2fdd5930b06ca5250}{RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+MNT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4abe6f205a3aafc2fdd5930b06ca5250}{RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1170e6bedeafe4da96568080fe3bbe3}{RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56977652001bc709e4c37fce5647eb40}{RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbdfd2b2b1fc039fe8efdd6df612b220}{RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14ee879ec288fff19824ee589b54972b}{RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+MNU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14ee879ec288fff19824ee589b54972b}{RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93830709da4736a2e8da1cf3a3596dda}{RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9cab4a9df6a1e45e2a3212b357e1bef}{RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga869e14a514b3d140a2dcad669e2ab3e0}{RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec666ddc3d2c205d46d4e1e5bdcf9243}{RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+MSK1\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f741db655cf45b9b6b254c491f3738d}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+MSK1\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+MSK1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f741db655cf45b9b6b254c491f3738d}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK1\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c1a51469b2ad8675eeee8a39ea29ff7}{RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+ST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c1a51469b2ad8675eeee8a39ea29ff7}{RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2514a54011c9ff7b48939e9cbd13f859}{RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6b6e10efeaeac2898a754e2a360fb27}{RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga423e1673ab928b5e43e9fa9b65d2122c}{RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b09e067d4a36bd9c6a85ec3193da6d2}{RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+SU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b09e067d4a36bd9c6a85ec3193da6d2}{RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aa325b93084bf6fdc494842e1f0b652}{RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72ed3dd8ae6a59462a99f8c3d8c316e5}{RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac21f97b7b207139ffb0d1e6ede81bb91}{RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b548175b400ee92c11c2c446d6d129b}{RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+WPR\+\_\+\+KEY\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81983eda15eb251ae9e94a8290450cb1}{RTC\+\_\+\+WPR\+\_\+\+KEY\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ RTC\+\_\+\+WPR\+\_\+\+KEY\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+WPR\+\_\+\+KEY}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81983eda15eb251ae9e94a8290450cb1}{RTC\+\_\+\+WPR\+\_\+\+KEY\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+SSR\+\_\+\+SS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e04530ca01c9863f847c09f51f64304}{RTC\+\_\+\+SSR\+\_\+\+SS\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ RTC\+\_\+\+SSR\+\_\+\+SS\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+SSR\+\_\+\+SS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e04530ca01c9863f847c09f51f64304}{RTC\+\_\+\+SSR\+\_\+\+SS\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+SHIFTR\+\_\+\+SUBFS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58c15ddd7f663060a1e540ded10aab86}{RTC\+\_\+\+SHIFTR\+\_\+\+SUBFS\+\_\+\+Msk}}~(0x7\+FFFUL $<$$<$ RTC\+\_\+\+SHIFTR\+\_\+\+SUBFS\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+SHIFTR\+\_\+\+SUBFS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58c15ddd7f663060a1e540ded10aab86}{RTC\+\_\+\+SHIFTR\+\_\+\+SUBFS\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+SHIFTR\+\_\+\+ADD1\+S\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga145edd31d622a96121168d7f54af1f63}{RTC\+\_\+\+SHIFTR\+\_\+\+ADD1\+S\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+SHIFTR\+\_\+\+ADD1\+S\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+SHIFTR\+\_\+\+ADD1S}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga145edd31d622a96121168d7f54af1f63}{RTC\+\_\+\+SHIFTR\+\_\+\+ADD1\+S\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+PM\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga844125f323c84655caa5d09de90d676a}{RTC\+\_\+\+TSTR\+\_\+\+PM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+PM\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+PM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga844125f323c84655caa5d09de90d676a}{RTC\+\_\+\+TSTR\+\_\+\+PM\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1c592f62a64ad486af67101a02badba}{RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+HT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1c592f62a64ad486af67101a02badba}{RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b682daaa79917786d55c2bf44a80325}{RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a35c1a1f98f2aeb73235d940922f9cf}{RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bd9c8067bccd2967bbbb5cd3bad9375}{RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+HU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bd9c8067bccd2967bbbb5cd3bad9375}{RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a235fd8965c706e7f57327f6e5ce72d}{RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56f2bc31a8d01d7621de40d146b15fb7}{RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d848f11cf3130bb6560d117f97b7da3}{RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga703c813d88b2c9ab350cb0218ff4bbe7}{RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7eefd1e26e643f63b5550cebcfb7a597}{RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+MNT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7eefd1e26e643f63b5550cebcfb7a597}{RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf04bea9e3f4645257b8bd955f3ba80ce}{RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf30459ae8455ad0fb382dd866446c83}{RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga513f78562b18cfc36f52e80be9cb20d5}{RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989ebeea3d902970e5189c667f08dd57}{RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+MNU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989ebeea3d902970e5189c667f08dd57}{RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8ff1f79f2ab33d00a979979d486bc44}{RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga506d192fef16558c9b0b7ed9e1a9147c}{RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga407a93c758b95a1ebf3c41c36fb6f07e}{RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac55cd85d2e58a819637d15f70f7179a0}{RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga653df3d0cdd6c8235762f5152dda55c9}{RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+ST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga653df3d0cdd6c8235762f5152dda55c9}{RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90d733a561ad71ee4c63c4e0a3ed5f32}{RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga807073dc98612721530a79df5b5c265a}{RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee05d278bdd457b4f61d797e45520d13}{RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf868c2dda50075428856aa7551f712c4}{RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+SU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf868c2dda50075428856aa7551f712c4}{RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8990f4d1d493012289778e854c52e97e}{RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab6f4275d2a15e7307363124c03a64a4}{RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5610b3103a8a6653204f4fe7e9ea8587}{RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28790ae937a50ba6fb4aff5a9f5afbcb}{RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9022409e82c29cf18da7efe49032caf}{RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSDR\+\_\+\+WDU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9022409e82c29cf18da7efe49032caf}{RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e9cbf062e41eecacccde522e24452c1}{RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44259df3c6dc88e8168c7dcd5e6abf91}{RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f2add59486679cc53f521c139d72852}{RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSDR\+\_\+\+MT\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab11fc35bffeed3dbfb7f08e75f8319da}{RTC\+\_\+\+TSDR\+\_\+\+MT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+MT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSDR\+\_\+\+MT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab11fc35bffeed3dbfb7f08e75f8319da}{RTC\+\_\+\+TSDR\+\_\+\+MT\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85638fe2912aec33b38fcfc51e97aa2e}{RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSDR\+\_\+\+MU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85638fe2912aec33b38fcfc51e97aa2e}{RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cf9d23d49e121268a25445a7eed2f35}{RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49093134e4ead8b4990e5e1628db0692}{RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7f31eb674f5a67402b6a3eb578b70a5}{RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad67666c54ef1be79a500484a5e755827}{RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4e5fcdf15ef6bff31a9fa1857f88811}{RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSDR\+\_\+\+DT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4e5fcdf15ef6bff31a9fa1857f88811}{RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81e02a917946bddaa027a04538576533}{RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga886739ae0e8c0f6144dbd774c203ed5f}{RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f1e801e7d2a8c93a4ac5272a6037dde}{RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSDR\+\_\+\+DU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f1e801e7d2a8c93a4ac5272a6037dde}{RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08b7eccac0c3cd20a3f3cd8bce1693ad}{RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa43ed53b8109ff32755885127ba987ce}{RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b3d774b7df9cff6e6eecafa7c42a059}{RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga209573a43dd1f21ef569d75593ad03f8}{RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSSSR\+\_\+\+SS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d13c3c83f99d3bdf8fc33ea42b3aecd}{RTC\+\_\+\+TSSSR\+\_\+\+SS\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ RTC\+\_\+\+TSSSR\+\_\+\+SS\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSSSR\+\_\+\+SS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d13c3c83f99d3bdf8fc33ea42b3aecd}{RTC\+\_\+\+TSSSR\+\_\+\+SS\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CALR\+\_\+\+CALP\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5632e54eb1a07b95a3024c2a52665a24}{RTC\+\_\+\+CALR\+\_\+\+CALP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CALR\+\_\+\+CALP\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CALR\+\_\+\+CALP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5632e54eb1a07b95a3024c2a52665a24}{RTC\+\_\+\+CALR\+\_\+\+CALP\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CALR\+\_\+\+CALW8\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4a1d426d16a747f07e8d8cf98c7275e}{RTC\+\_\+\+CALR\+\_\+\+CALW8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CALR\+\_\+\+CALW8\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CALR\+\_\+\+CALW8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4a1d426d16a747f07e8d8cf98c7275e}{RTC\+\_\+\+CALR\+\_\+\+CALW8\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CALR\+\_\+\+CALW16\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa75bb89101a1da73b2d78c1486dbf2e2}{RTC\+\_\+\+CALR\+\_\+\+CALW16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CALR\+\_\+\+CALW16\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CALR\+\_\+\+CALW16}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa75bb89101a1da73b2d78c1486dbf2e2}{RTC\+\_\+\+CALR\+\_\+\+CALW16\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga347a7b8bed29029bd0d8a78ce03268c8}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Msk}}~(0x1\+FFUL $<$$<$ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CALR\+\_\+\+CALM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga347a7b8bed29029bd0d8a78ce03268c8}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeffec95cc4cbbdbc77e907818b8c7ebd}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+0}}~(0x001\+UL $<$$<$ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b908b77786838e5e2e8a1ee2cbbeeff}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+1}}~(0x002\+UL $<$$<$ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad09f14c1ff24a01d51d5b6c0bba220d6}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+2}}~(0x004\+UL $<$$<$ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9146fbef6a53896f3160c89ed651b90}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+3}}~(0x008\+UL $<$$<$ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fe04fc9762d3f680f9145a50898c27b}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+4}}~(0x010\+UL $<$$<$ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc4966c71cab83be4069e0566222d375}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+5}}~(0x020\+UL $<$$<$ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae240b185d0c9c6e314a456627e6e4834}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+6}}~(0x040\+UL $<$$<$ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8880325073e167137366402f15d5683}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+7}}~(0x080\+UL $<$$<$ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8381cc75166acfc4b4c686ad7e5e599a}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+8}}~(0x100\+UL $<$$<$ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TAFCR\+\_\+\+ALARMOUTTYPE\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga070badc7e2d642aeff89371370f5cb7d}{RTC\+\_\+\+TAFCR\+\_\+\+ALARMOUTTYPE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TAFCR\+\_\+\+ALARMOUTTYPE\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TAFCR\+\_\+\+ALARMOUTTYPE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga070badc7e2d642aeff89371370f5cb7d}{RTC\+\_\+\+TAFCR\+\_\+\+ALARMOUTTYPE\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+TAFCR\+\_\+\+TSINSEL\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafffa3d4d97beee57ef7c1b80a20fee7e}{RTC\+\_\+\+TAFCR\+\_\+\+TSINSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TAFCR\+\_\+\+TSINSEL\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TAFCR\+\_\+\+TSINSEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafffa3d4d97beee57ef7c1b80a20fee7e}{RTC\+\_\+\+TAFCR\+\_\+\+TSINSEL\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+TAFCR\+\_\+\+TAMP1\+INSEL\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6032dc793590fd715ea61340429b1848}{RTC\+\_\+\+TAFCR\+\_\+\+TAMP1\+INSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TAFCR\+\_\+\+TAMP1\+INSEL\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TAFCR\+\_\+\+TAMP1\+INSEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6032dc793590fd715ea61340429b1848}{RTC\+\_\+\+TAFCR\+\_\+\+TAMP1\+INSEL\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+TAFCR\+\_\+\+TAMPPUDIS\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaa57d1e8d33a2b5c8ab6aad4ec6fba0}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPPUDIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TAFCR\+\_\+\+TAMPPUDIS\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TAFCR\+\_\+\+TAMPPUDIS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaa57d1e8d33a2b5c8ab6aad4ec6fba0}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPPUDIS\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+TAFCR\+\_\+\+TAMPPRCH\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76638587b6e5989ffe219851a96e4f8f}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPPRCH\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RTC\+\_\+\+TAFCR\+\_\+\+TAMPPRCH\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TAFCR\+\_\+\+TAMPPRCH}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76638587b6e5989ffe219851a96e4f8f}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPPRCH\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae010ed965c1e968cc14f988d50662546}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPPRCH\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TAFCR\+\_\+\+TAMPPRCH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16f0faa59aa4490d696d1fec767aae41}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPPRCH\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TAFCR\+\_\+\+TAMPPRCH\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TAFCR\+\_\+\+TAMPFLT\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf978c259714ae9072766be91c8d982c}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPFLT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RTC\+\_\+\+TAFCR\+\_\+\+TAMPFLT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TAFCR\+\_\+\+TAMPFLT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf978c259714ae9072766be91c8d982c}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPFLT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa356fb5db5ab398728afef0ae39214c4}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPFLT\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TAFCR\+\_\+\+TAMPFLT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga472efa1bd3c9462cbd058d73a7d6525e}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPFLT\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TAFCR\+\_\+\+TAMPFLT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TAFCR\+\_\+\+TAMPFREQ\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e169834a26329219aa2271781756dfb}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPFREQ\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RTC\+\_\+\+TAFCR\+\_\+\+TAMPFREQ\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TAFCR\+\_\+\+TAMPFREQ}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e169834a26329219aa2271781756dfb}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPFREQ\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54e7f69e04759d1b0667e56830a6f2ea}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPFREQ\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TAFCR\+\_\+\+TAMPFREQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb533067640fcf87ad77027ce936e9b7}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPFREQ\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TAFCR\+\_\+\+TAMPFREQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf532e727bfe6c7fc7822d15f9436e1b5}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPFREQ\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+TAFCR\+\_\+\+TAMPFREQ\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TAFCR\+\_\+\+TAMPTS\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga195a1c8285f2826479b6afb75576ac3d}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TAFCR\+\_\+\+TAMPTS\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TAFCR\+\_\+\+TAMPTS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga195a1c8285f2826479b6afb75576ac3d}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPTS\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+TAFCR\+\_\+\+TAMP2\+TRG\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92f7e43c7127ffa0dac5c94233360852}{RTC\+\_\+\+TAFCR\+\_\+\+TAMP2\+TRG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TAFCR\+\_\+\+TAMP2\+TRG\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TAFCR\+\_\+\+TAMP2\+TRG}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92f7e43c7127ffa0dac5c94233360852}{RTC\+\_\+\+TAFCR\+\_\+\+TAMP2\+TRG\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+TAFCR\+\_\+\+TAMP2\+E\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad539217084c83e84eb27ec76eca40152}{RTC\+\_\+\+TAFCR\+\_\+\+TAMP2\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TAFCR\+\_\+\+TAMP2\+E\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TAFCR\+\_\+\+TAMP2E}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad539217084c83e84eb27ec76eca40152}{RTC\+\_\+\+TAFCR\+\_\+\+TAMP2\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+TAFCR\+\_\+\+TAMPIE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga028b4854bd356dc30a8b02ab5ed1eb48}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TAFCR\+\_\+\+TAMPIE\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TAFCR\+\_\+\+TAMPIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga028b4854bd356dc30a8b02ab5ed1eb48}{RTC\+\_\+\+TAFCR\+\_\+\+TAMPIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+TAFCR\+\_\+\+TAMP1\+TRG\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81d7cfb15da3ed9689baa85471ff2f02}{RTC\+\_\+\+TAFCR\+\_\+\+TAMP1\+TRG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TAFCR\+\_\+\+TAMP1\+TRG\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TAFCR\+\_\+\+TAMP1\+TRG}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81d7cfb15da3ed9689baa85471ff2f02}{RTC\+\_\+\+TAFCR\+\_\+\+TAMP1\+TRG\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+TAFCR\+\_\+\+TAMP1\+E\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad775a4255d5762b8871f79826d48e5cb}{RTC\+\_\+\+TAFCR\+\_\+\+TAMP1\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TAFCR\+\_\+\+TAMP1\+E\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TAFCR\+\_\+\+TAMP1E}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad775a4255d5762b8871f79826d48e5cb}{RTC\+\_\+\+TAFCR\+\_\+\+TAMP1\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+TAFCR\+\_\+\+TAMPINSEL}~RTC\+\_\+\+TAFCR\+\_\+\+TAMP1\+INSEL
\item 
\#define {\bfseries RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77d71d0606814b6d20253a645bdb5936}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77d71d0606814b6d20253a645bdb5936}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeebbc0dfc0a20887ef3582feaa5f1c2b}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbdb202f388835593843f480c3b3af57}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95feb5de45a74d7c75c1fc6515c32870}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae94c65876a1baf0984a6f85aa836b8d0}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMASSR\+\_\+\+SS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadba25e1519a8aa3222912425ae4c4229}{RTC\+\_\+\+ALRMASSR\+\_\+\+SS\+\_\+\+Msk}}~(0x7\+FFFUL $<$$<$ RTC\+\_\+\+ALRMASSR\+\_\+\+SS\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMASSR\+\_\+\+SS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadba25e1519a8aa3222912425ae4c4229}{RTC\+\_\+\+ALRMASSR\+\_\+\+SS\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54f65537e9a664f30ca7f3099c6fcc5f}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54f65537e9a664f30ca7f3099c6fcc5f}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4d60185d1ac432b24b0a95e2918902f}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9763a1a382e40cc2ebfa6d84369580df}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga598283f8a8926f0dcb7916a2224f79bc}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf017c71fc7eb34519de3945a028677b}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBSSR\+\_\+\+SS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaea93544826ca1a8e920ffd0f46c2bbe}{RTC\+\_\+\+ALRMBSSR\+\_\+\+SS\+\_\+\+Msk}}~(0x7\+FFFUL $<$$<$ RTC\+\_\+\+ALRMBSSR\+\_\+\+SS\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBSSR\+\_\+\+SS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaea93544826ca1a8e920ffd0f46c2bbe}{RTC\+\_\+\+ALRMBSSR\+\_\+\+SS\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP0\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65152adac13a55042ab984b782cf785b}{RTC\+\_\+\+BKP0\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP0\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP0R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65152adac13a55042ab984b782cf785b}{RTC\+\_\+\+BKP0\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP1\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1232543b3a22da7aac7131e173182686}{RTC\+\_\+\+BKP1\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP1\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP1R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1232543b3a22da7aac7131e173182686}{RTC\+\_\+\+BKP1\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP2\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe778fc6aa04076af499bfe4eef8f5e1}{RTC\+\_\+\+BKP2\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP2\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP2R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe778fc6aa04076af499bfe4eef8f5e1}{RTC\+\_\+\+BKP2\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP3\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e99106bc39a8e81bf48352827d0ddaf}{RTC\+\_\+\+BKP3\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP3\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP3R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e99106bc39a8e81bf48352827d0ddaf}{RTC\+\_\+\+BKP3\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP4\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64613b1fe898ececd40ffe481df742ab}{RTC\+\_\+\+BKP4\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP4\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP4R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64613b1fe898ececd40ffe481df742ab}{RTC\+\_\+\+BKP4\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP5\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2335682b85414d8d53d4fffdfc3bf190}{RTC\+\_\+\+BKP5\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP5\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP5R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2335682b85414d8d53d4fffdfc3bf190}{RTC\+\_\+\+BKP5\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP6\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cca326be267e10381f4d4f9d5951c32}{RTC\+\_\+\+BKP6\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP6\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP6R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cca326be267e10381f4d4f9d5951c32}{RTC\+\_\+\+BKP6\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP7\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3ad5bf67535cba7d3de78d72ae79d79}{RTC\+\_\+\+BKP7\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP7\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP7R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3ad5bf67535cba7d3de78d72ae79d79}{RTC\+\_\+\+BKP7\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP8\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61ae366e9c0ad90225479d0d6d4e1544}{RTC\+\_\+\+BKP8\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP8\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP8R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61ae366e9c0ad90225479d0d6d4e1544}{RTC\+\_\+\+BKP8\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP9\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf039d5e2bf31dc293bd3b84a186bd8c8}{RTC\+\_\+\+BKP9\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP9\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP9R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf039d5e2bf31dc293bd3b84a186bd8c8}{RTC\+\_\+\+BKP9\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP10\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga425836775a344f3d199760028c01b22f}{RTC\+\_\+\+BKP10\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP10\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP10R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga425836775a344f3d199760028c01b22f}{RTC\+\_\+\+BKP10\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP11\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga803ec730ae4020d5b80df83b21990b31}{RTC\+\_\+\+BKP11\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP11\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP11R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga803ec730ae4020d5b80df83b21990b31}{RTC\+\_\+\+BKP11\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP12\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaed050277146eb1c2fa2a8e8eb778888}{RTC\+\_\+\+BKP12\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP12\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP12R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaed050277146eb1c2fa2a8e8eb778888}{RTC\+\_\+\+BKP12\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP13\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f1c04da88aaae10d0bcf45816608b8e}{RTC\+\_\+\+BKP13\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP13\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP13R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f1c04da88aaae10d0bcf45816608b8e}{RTC\+\_\+\+BKP13\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP14\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaceeefc705b2bd138b6ec84bd606dbe86}{RTC\+\_\+\+BKP14\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP14\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP14R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaceeefc705b2bd138b6ec84bd606dbe86}{RTC\+\_\+\+BKP14\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP15\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae55844e319f165ba23ba0b2d5a9ff2ee}{RTC\+\_\+\+BKP15\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP15\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP15R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae55844e319f165ba23ba0b2d5a9ff2ee}{RTC\+\_\+\+BKP15\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP16\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad53cd82e4d08160a2169cf0d6122ba7a}{RTC\+\_\+\+BKP16\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP16\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP16R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad53cd82e4d08160a2169cf0d6122ba7a}{RTC\+\_\+\+BKP16\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP17\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb00d71ec7bae68636740347f971bb05}{RTC\+\_\+\+BKP17\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP17\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP17R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb00d71ec7bae68636740347f971bb05}{RTC\+\_\+\+BKP17\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP18\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad06553479e94b2bbd23fde19bbcf0667}{RTC\+\_\+\+BKP18\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP18\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP18R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad06553479e94b2bbd23fde19bbcf0667}{RTC\+\_\+\+BKP18\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP19\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dd25b421b61fc893df921c7ea4d58f1}{RTC\+\_\+\+BKP19\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP19\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP19R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dd25b421b61fc893df921c7ea4d58f1}{RTC\+\_\+\+BKP19\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP\+\_\+\+NUMBER}~0x000000014U
\item 
\#define {\bfseries SDIO\+\_\+\+POWER\+\_\+\+PWRCTRL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85685239a200e250d95c38f310fb9609}{SDIO\+\_\+\+POWER\+\_\+\+PWRCTRL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ SDIO\+\_\+\+POWER\+\_\+\+PWRCTRL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf125c56eeb40163b617c9fb6329da67f}{SDIO\+\_\+\+POWER\+\_\+\+PWRCTRL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85685239a200e250d95c38f310fb9609}{SDIO\+\_\+\+POWER\+\_\+\+PWRCTRL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa82b7689b02f54318d3f629d70b85098}{SDIO\+\_\+\+POWER\+\_\+\+PWRCTRL\+\_\+0}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+POWER\+\_\+\+PWRCTRL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd149efb1d6062f37165ac01268a875e}{SDIO\+\_\+\+POWER\+\_\+\+PWRCTRL\+\_\+1}}~(0x2\+UL $<$$<$ SDIO\+\_\+\+POWER\+\_\+\+PWRCTRL\+\_\+\+Pos)
\item 
\#define {\bfseries SDIO\+\_\+\+CLKCR\+\_\+\+CLKDIV\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9207dc12eed614d38a8faa4397a6c27}{SDIO\+\_\+\+CLKCR\+\_\+\+CLKDIV\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ SDIO\+\_\+\+CLKCR\+\_\+\+CLKDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga316271d0147b22c6267fc563d4c24424}{SDIO\+\_\+\+CLKCR\+\_\+\+CLKDIV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9207dc12eed614d38a8faa4397a6c27}{SDIO\+\_\+\+CLKCR\+\_\+\+CLKDIV\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+CLKCR\+\_\+\+CLKEN\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0952e49876e16cf5b7a15c2523b210d7}{SDIO\+\_\+\+CLKCR\+\_\+\+CLKEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+CLKCR\+\_\+\+CLKEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf27847573683f91dbfe387a2571b514f}{SDIO\+\_\+\+CLKCR\+\_\+\+CLKEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0952e49876e16cf5b7a15c2523b210d7}{SDIO\+\_\+\+CLKCR\+\_\+\+CLKEN\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+CLKCR\+\_\+\+PWRSAV\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga258035422cd74f19e644272dc0eb2fa8}{SDIO\+\_\+\+CLKCR\+\_\+\+PWRSAV\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+CLKCR\+\_\+\+PWRSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbb618f32aef2970fd8b8b285f7b4118}{SDIO\+\_\+\+CLKCR\+\_\+\+PWRSAV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga258035422cd74f19e644272dc0eb2fa8}{SDIO\+\_\+\+CLKCR\+\_\+\+PWRSAV\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+CLKCR\+\_\+\+BYPASS\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga590aa2168f77032139685f5880229c2d}{SDIO\+\_\+\+CLKCR\+\_\+\+BYPASS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+CLKCR\+\_\+\+BYPASS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f362c1d228156c50639d79b9be99c9b}{SDIO\+\_\+\+CLKCR\+\_\+\+BYPASS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga590aa2168f77032139685f5880229c2d}{SDIO\+\_\+\+CLKCR\+\_\+\+BYPASS\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+CLKCR\+\_\+\+WIDBUS\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d6f1ccab2c96629906dcf01ed68439f}{SDIO\+\_\+\+CLKCR\+\_\+\+WIDBUS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ SDIO\+\_\+\+CLKCR\+\_\+\+WIDBUS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9d57d7917c39bdc5309506e8c28b7d7}{SDIO\+\_\+\+CLKCR\+\_\+\+WIDBUS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d6f1ccab2c96629906dcf01ed68439f}{SDIO\+\_\+\+CLKCR\+\_\+\+WIDBUS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab532dbf366c3fb731488017b0a794151}{SDIO\+\_\+\+CLKCR\+\_\+\+WIDBUS\+\_\+0}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+CLKCR\+\_\+\+WIDBUS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49f3e7998bca487f5354ef6f8dffbb21}{SDIO\+\_\+\+CLKCR\+\_\+\+WIDBUS\+\_\+1}}~(0x2\+UL $<$$<$ SDIO\+\_\+\+CLKCR\+\_\+\+WIDBUS\+\_\+\+Pos)
\item 
\#define {\bfseries SDIO\+\_\+\+CLKCR\+\_\+\+NEGEDGE\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a4df6f204feaf9a52a36b6bbf8987ef}{SDIO\+\_\+\+CLKCR\+\_\+\+NEGEDGE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+CLKCR\+\_\+\+NEGEDGE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad124bd76f6543497c90372e182ec48a2}{SDIO\+\_\+\+CLKCR\+\_\+\+NEGEDGE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a4df6f204feaf9a52a36b6bbf8987ef}{SDIO\+\_\+\+CLKCR\+\_\+\+NEGEDGE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+CLKCR\+\_\+\+HWFC\+\_\+\+EN\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae43747a95ebebe7388114ed6990b976}{SDIO\+\_\+\+CLKCR\+\_\+\+HWFC\+\_\+\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+CLKCR\+\_\+\+HWFC\+\_\+\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga693d7b533dd5a5a668bc13b4365b18dc}{SDIO\+\_\+\+CLKCR\+\_\+\+HWFC\+\_\+\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae43747a95ebebe7388114ed6990b976}{SDIO\+\_\+\+CLKCR\+\_\+\+HWFC\+\_\+\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+ARG\+\_\+\+CMDARG\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c0c162d6eb9a15399e1fdc00a8a711f}{SDIO\+\_\+\+ARG\+\_\+\+CMDARG\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ SDIO\+\_\+\+ARG\+\_\+\+CMDARG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d917a4fdc7442e270c2c727df78b819}{SDIO\+\_\+\+ARG\+\_\+\+CMDARG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c0c162d6eb9a15399e1fdc00a8a711f}{SDIO\+\_\+\+ARG\+\_\+\+CMDARG\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+CMD\+\_\+\+CMDINDEX\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5864df752017e82b545ecbef7a434000}{SDIO\+\_\+\+CMD\+\_\+\+CMDINDEX\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ SDIO\+\_\+\+CMD\+\_\+\+CMDINDEX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf91b593b5681a68db5ff9fd11600c9c8}{SDIO\+\_\+\+CMD\+\_\+\+CMDINDEX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5864df752017e82b545ecbef7a434000}{SDIO\+\_\+\+CMD\+\_\+\+CMDINDEX\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+CMD\+\_\+\+WAITRESP\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41c83bc85012033738be4722741c644e}{SDIO\+\_\+\+CMD\+\_\+\+WAITRESP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ SDIO\+\_\+\+CMD\+\_\+\+WAITRESP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d617f0e08d697c3b263e6a79f417d0f}{SDIO\+\_\+\+CMD\+\_\+\+WAITRESP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41c83bc85012033738be4722741c644e}{SDIO\+\_\+\+CMD\+\_\+\+WAITRESP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5797a389fecf611dccd483658b822fa}{SDIO\+\_\+\+CMD\+\_\+\+WAITRESP\+\_\+0}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+CMD\+\_\+\+WAITRESP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f5457b48feda0056466e5c380c44373}{SDIO\+\_\+\+CMD\+\_\+\+WAITRESP\+\_\+1}}~(0x2\+UL $<$$<$ SDIO\+\_\+\+CMD\+\_\+\+WAITRESP\+\_\+\+Pos)
\item 
\#define {\bfseries SDIO\+\_\+\+CMD\+\_\+\+WAITINT\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga214e7747364d52fe038e33df70453c7b}{SDIO\+\_\+\+CMD\+\_\+\+WAITINT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+CMD\+\_\+\+WAITINT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b037f34e297f38d56b14d46d008ef58}{SDIO\+\_\+\+CMD\+\_\+\+WAITINT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga214e7747364d52fe038e33df70453c7b}{SDIO\+\_\+\+CMD\+\_\+\+WAITINT\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+CMD\+\_\+\+WAITPEND\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae565c2ebe48768e1e6a8638c5f8df583}{SDIO\+\_\+\+CMD\+\_\+\+WAITPEND\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+CMD\+\_\+\+WAITPEND\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4118c9200bae6732764f6c87a0962a9}{SDIO\+\_\+\+CMD\+\_\+\+WAITPEND}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae565c2ebe48768e1e6a8638c5f8df583}{SDIO\+\_\+\+CMD\+\_\+\+WAITPEND\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+CMD\+\_\+\+CPSMEN\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f7c4c45069c802f2118cc0135d12dfe}{SDIO\+\_\+\+CMD\+\_\+\+CPSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+CMD\+\_\+\+CPSMEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga982f3fd09ce7e31709e0628b1fae86b8}{SDIO\+\_\+\+CMD\+\_\+\+CPSMEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f7c4c45069c802f2118cc0135d12dfe}{SDIO\+\_\+\+CMD\+\_\+\+CPSMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+CMD\+\_\+\+SDIOSUSPEND\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeecad1b553de683cb5cf9010d84b70d6}{SDIO\+\_\+\+CMD\+\_\+\+SDIOSUSPEND\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+CMD\+\_\+\+SDIOSUSPEND\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad560080c3e7ab5aeafe151dafcc64368}{SDIO\+\_\+\+CMD\+\_\+\+SDIOSUSPEND}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeecad1b553de683cb5cf9010d84b70d6}{SDIO\+\_\+\+CMD\+\_\+\+SDIOSUSPEND\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+CMD\+\_\+\+ENCMDCOMPL\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcf48c2b726056d5e994836644481617}{SDIO\+\_\+\+CMD\+\_\+\+ENCMDCOMPL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+CMD\+\_\+\+ENCMDCOMPL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga905b78ecf464857e6501ef5fd5e6ef1b}{SDIO\+\_\+\+CMD\+\_\+\+ENCMDCOMPL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcf48c2b726056d5e994836644481617}{SDIO\+\_\+\+CMD\+\_\+\+ENCMDCOMPL\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+CMD\+\_\+\+NIEN\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa07629f3e99beeb0e3d2ec96a6584f5a}{SDIO\+\_\+\+CMD\+\_\+\+NIEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+CMD\+\_\+\+NIEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a9d5b2366ec7ca38db9d6d9f0f63f81}{SDIO\+\_\+\+CMD\+\_\+\+NIEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa07629f3e99beeb0e3d2ec96a6584f5a}{SDIO\+\_\+\+CMD\+\_\+\+NIEN\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+CMD\+\_\+\+CEATACMD\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68429f74d1213129ab97de545b433d83}{SDIO\+\_\+\+CMD\+\_\+\+CEATACMD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+CMD\+\_\+\+CEATACMD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87422225274de986e7abe6b2a91a79c5}{SDIO\+\_\+\+CMD\+\_\+\+CEATACMD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68429f74d1213129ab97de545b433d83}{SDIO\+\_\+\+CMD\+\_\+\+CEATACMD\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+RESPCMD\+\_\+\+RESPCMD\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f937e878d203e9f9dda3e12cec73153}{SDIO\+\_\+\+RESPCMD\+\_\+\+RESPCMD\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ SDIO\+\_\+\+RESPCMD\+\_\+\+RESPCMD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27f9a6cbfd364bbb050b526ebc01d2d7}{SDIO\+\_\+\+RESPCMD\+\_\+\+RESPCMD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f937e878d203e9f9dda3e12cec73153}{SDIO\+\_\+\+RESPCMD\+\_\+\+RESPCMD\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+RESP0\+\_\+\+CARDSTATUS0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f6aa725abdb56f38c3c8783b9f15e47}{SDIO\+\_\+\+RESP0\+\_\+\+CARDSTATUS0\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ SDIO\+\_\+\+RESP0\+\_\+\+CARDSTATUS0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56a55231f7a91cfd2cefaca0f6135cbc}{SDIO\+\_\+\+RESP0\+\_\+\+CARDSTATUS0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f6aa725abdb56f38c3c8783b9f15e47}{SDIO\+\_\+\+RESP0\+\_\+\+CARDSTATUS0\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+RESP1\+\_\+\+CARDSTATUS1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccbe896832554a212ce0eb8d7650b850}{SDIO\+\_\+\+RESP1\+\_\+\+CARDSTATUS1\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ SDIO\+\_\+\+RESP1\+\_\+\+CARDSTATUS1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d20abddfc99835a2954eda5899f6db1}{SDIO\+\_\+\+RESP1\+\_\+\+CARDSTATUS1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccbe896832554a212ce0eb8d7650b850}{SDIO\+\_\+\+RESP1\+\_\+\+CARDSTATUS1\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+RESP2\+\_\+\+CARDSTATUS2\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb0ef49057b923f3518c6f055a79b605}{SDIO\+\_\+\+RESP2\+\_\+\+CARDSTATUS2\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ SDIO\+\_\+\+RESP2\+\_\+\+CARDSTATUS2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31a482ff36bde1df56ab603c864c4066}{SDIO\+\_\+\+RESP2\+\_\+\+CARDSTATUS2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb0ef49057b923f3518c6f055a79b605}{SDIO\+\_\+\+RESP2\+\_\+\+CARDSTATUS2\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+RESP3\+\_\+\+CARDSTATUS3\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab48a641918cdc42f1f8da11703329a04}{SDIO\+\_\+\+RESP3\+\_\+\+CARDSTATUS3\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ SDIO\+\_\+\+RESP3\+\_\+\+CARDSTATUS3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1075c96b5818b0500d5cce231ace89cf}{SDIO\+\_\+\+RESP3\+\_\+\+CARDSTATUS3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab48a641918cdc42f1f8da11703329a04}{SDIO\+\_\+\+RESP3\+\_\+\+CARDSTATUS3\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+RESP4\+\_\+\+CARDSTATUS4\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38cdffc0bf0950e987e8380d8f89f4c0}{SDIO\+\_\+\+RESP4\+\_\+\+CARDSTATUS4\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ SDIO\+\_\+\+RESP4\+\_\+\+CARDSTATUS4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga407ab1e46a80426602ab36e86457da26}{SDIO\+\_\+\+RESP4\+\_\+\+CARDSTATUS4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38cdffc0bf0950e987e8380d8f89f4c0}{SDIO\+\_\+\+RESP4\+\_\+\+CARDSTATUS4\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+DTIMER\+\_\+\+DATATIME\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ca7786fe8c3ebf5bf4b107ad2693b77}{SDIO\+\_\+\+DTIMER\+\_\+\+DATATIME\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ SDIO\+\_\+\+DTIMER\+\_\+\+DATATIME\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27e45eea9ce17b7251f10ea763180690}{SDIO\+\_\+\+DTIMER\+\_\+\+DATATIME}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ca7786fe8c3ebf5bf4b107ad2693b77}{SDIO\+\_\+\+DTIMER\+\_\+\+DATATIME\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+DLEN\+\_\+\+DATALENGTH\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c419dbe5ccdf09fe276a876c5b644cf}{SDIO\+\_\+\+DLEN\+\_\+\+DATALENGTH\+\_\+\+Msk}}~(0x1\+FFFFFFUL $<$$<$ SDIO\+\_\+\+DLEN\+\_\+\+DATALENGTH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d3b07bca9aec8ef5456ba9b73f13adb}{SDIO\+\_\+\+DLEN\+\_\+\+DATALENGTH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c419dbe5ccdf09fe276a876c5b644cf}{SDIO\+\_\+\+DLEN\+\_\+\+DATALENGTH\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+DCTRL\+\_\+\+DTEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01116e33cb68129902284211af9f0e2e}{SDIO\+\_\+\+DCTRL\+\_\+\+DTEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+DCTRL\+\_\+\+DTEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa03ff8fb9ff70e0a623a5c1f7aa2bc9a}{SDIO\+\_\+\+DCTRL\+\_\+\+DTEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01116e33cb68129902284211af9f0e2e}{SDIO\+\_\+\+DCTRL\+\_\+\+DTEN\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+DCTRL\+\_\+\+DTDIR\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f8fcebfcdcd58383a72b8503f74597f}{SDIO\+\_\+\+DCTRL\+\_\+\+DTDIR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+DCTRL\+\_\+\+DTDIR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga801fe27f7175a308d56776db19776c93}{SDIO\+\_\+\+DCTRL\+\_\+\+DTDIR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f8fcebfcdcd58383a72b8503f74597f}{SDIO\+\_\+\+DCTRL\+\_\+\+DTDIR\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+DCTRL\+\_\+\+DTMODE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a712204e817e6ce1a96ffa421107fb}{SDIO\+\_\+\+DCTRL\+\_\+\+DTMODE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+DCTRL\+\_\+\+DTMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa90cd50ae364b992ca8ccab319eb5513}{SDIO\+\_\+\+DCTRL\+\_\+\+DTMODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a712204e817e6ce1a96ffa421107fb}{SDIO\+\_\+\+DCTRL\+\_\+\+DTMODE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+DCTRL\+\_\+\+DMAEN\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga947764dd929d0a703312d684ea22f214}{SDIO\+\_\+\+DCTRL\+\_\+\+DMAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+DCTRL\+\_\+\+DMAEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03a2148910ae02dde7e4cd63e0f5e008}{SDIO\+\_\+\+DCTRL\+\_\+\+DMAEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga947764dd929d0a703312d684ea22f214}{SDIO\+\_\+\+DCTRL\+\_\+\+DMAEN\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed2493217bf1583aa33c8f1d755904a6}{SDIO\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+\+Msk}}~(0x\+FUL $<$$<$ SDIO\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga948072d8a6db53d0c377944523a4b15a}{SDIO\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed2493217bf1583aa33c8f1d755904a6}{SDIO\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51e2cb99cf325bb32c8910204b1507db}{SDIO\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+0}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0add3ad2b72a21e7f8d48da3ea0b3d0f}{SDIO\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+1}}~(0x2\+UL $<$$<$ SDIO\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93825036eceb86872e2ca179c63163ec}{SDIO\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+2}}~(0x4\+UL $<$$<$ SDIO\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2025aa63b595bfccc747b99caec8799}{SDIO\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+3}}~(0x8\+UL $<$$<$ SDIO\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+\+Pos)
\item 
\#define {\bfseries SDIO\+\_\+\+DCTRL\+\_\+\+RWSTART\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7c075ad5172d81d8a0ebbba7bd368a1}{SDIO\+\_\+\+DCTRL\+\_\+\+RWSTART\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+DCTRL\+\_\+\+RWSTART\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe9600da3e751118d49ea14ce44e91b9}{SDIO\+\_\+\+DCTRL\+\_\+\+RWSTART}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7c075ad5172d81d8a0ebbba7bd368a1}{SDIO\+\_\+\+DCTRL\+\_\+\+RWSTART\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+DCTRL\+\_\+\+RWSTOP\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b25f8c2f40d6767bd6b61edb4891e7b}{SDIO\+\_\+\+DCTRL\+\_\+\+RWSTOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+DCTRL\+\_\+\+RWSTOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f1b5b6a32ce712fbb3767090b1b045e}{SDIO\+\_\+\+DCTRL\+\_\+\+RWSTOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b25f8c2f40d6767bd6b61edb4891e7b}{SDIO\+\_\+\+DCTRL\+\_\+\+RWSTOP\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+DCTRL\+\_\+\+RWMOD\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cbe9685d3f55431f7492463b902655b}{SDIO\+\_\+\+DCTRL\+\_\+\+RWMOD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+DCTRL\+\_\+\+RWMOD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bf721a25f656b3de6fa0b0fe32edb6a}{SDIO\+\_\+\+DCTRL\+\_\+\+RWMOD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cbe9685d3f55431f7492463b902655b}{SDIO\+\_\+\+DCTRL\+\_\+\+RWMOD\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+DCTRL\+\_\+\+SDIOEN\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbedb5de0b884547782c44dc914795c9}{SDIO\+\_\+\+DCTRL\+\_\+\+SDIOEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+DCTRL\+\_\+\+SDIOEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa16b4c4037cf974162a591aea753fc21}{SDIO\+\_\+\+DCTRL\+\_\+\+SDIOEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbedb5de0b884547782c44dc914795c9}{SDIO\+\_\+\+DCTRL\+\_\+\+SDIOEN\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+DCOUNT\+\_\+\+DATACOUNT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac482f1add1ce39f8fb7c3bc9d8653f77}{SDIO\+\_\+\+DCOUNT\+\_\+\+DATACOUNT\+\_\+\+Msk}}~(0x1\+FFFFFFUL $<$$<$ SDIO\+\_\+\+DCOUNT\+\_\+\+DATACOUNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f8ab9dfe9d4f809b61fa2b7826adbde}{SDIO\+\_\+\+DCOUNT\+\_\+\+DATACOUNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac482f1add1ce39f8fb7c3bc9d8653f77}{SDIO\+\_\+\+DCOUNT\+\_\+\+DATACOUNT\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+STA\+\_\+\+CCRCFAIL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae72a4ab40725d2063cb2900512f79e57}{SDIO\+\_\+\+STA\+\_\+\+CCRCFAIL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+STA\+\_\+\+CCRCFAIL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6dbe59c4bdd8b9a12b092cf84a9daef}{SDIO\+\_\+\+STA\+\_\+\+CCRCFAIL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae72a4ab40725d2063cb2900512f79e57}{SDIO\+\_\+\+STA\+\_\+\+CCRCFAIL\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+STA\+\_\+\+DCRCFAIL\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad51a35e09d9332c7402e7db2dd3b63d2}{SDIO\+\_\+\+STA\+\_\+\+DCRCFAIL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+STA\+\_\+\+DCRCFAIL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga554d1f9986bf5c715dd6f27a6493ce31}{SDIO\+\_\+\+STA\+\_\+\+DCRCFAIL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad51a35e09d9332c7402e7db2dd3b63d2}{SDIO\+\_\+\+STA\+\_\+\+DCRCFAIL\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+STA\+\_\+\+CTIMEOUT\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27433ab3bb7c09bfd6c7e65daee2c1c2}{SDIO\+\_\+\+STA\+\_\+\+CTIMEOUT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+STA\+\_\+\+CTIMEOUT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae72c4f34bb3ccffeef1d7cdcb7415bdc}{SDIO\+\_\+\+STA\+\_\+\+CTIMEOUT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27433ab3bb7c09bfd6c7e65daee2c1c2}{SDIO\+\_\+\+STA\+\_\+\+CTIMEOUT\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+STA\+\_\+\+DTIMEOUT\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9c4e52bb9c5041bd2be2eb216dd9e7c}{SDIO\+\_\+\+STA\+\_\+\+DTIMEOUT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+STA\+\_\+\+DTIMEOUT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a2cad7ef3406a46ddba51f7ab5df94b}{SDIO\+\_\+\+STA\+\_\+\+DTIMEOUT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9c4e52bb9c5041bd2be2eb216dd9e7c}{SDIO\+\_\+\+STA\+\_\+\+DTIMEOUT\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+STA\+\_\+\+TXUNDERR\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac651b75734596780cc225b1c1688741d}{SDIO\+\_\+\+STA\+\_\+\+TXUNDERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+STA\+\_\+\+TXUNDERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b9dcdb8b90d8266eb0c5a2be81238aa}{SDIO\+\_\+\+STA\+\_\+\+TXUNDERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac651b75734596780cc225b1c1688741d}{SDIO\+\_\+\+STA\+\_\+\+TXUNDERR\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+STA\+\_\+\+RXOVERR\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cd1da9061309343205c1421250ec2ac}{SDIO\+\_\+\+STA\+\_\+\+RXOVERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+STA\+\_\+\+RXOVERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4b91289c9f6b773f928706ae8a5ddfc}{SDIO\+\_\+\+STA\+\_\+\+RXOVERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cd1da9061309343205c1421250ec2ac}{SDIO\+\_\+\+STA\+\_\+\+RXOVERR\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+STA\+\_\+\+CMDREND\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ab895524d8a5cbf1b1104abcdf013fe}{SDIO\+\_\+\+STA\+\_\+\+CMDREND\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+STA\+\_\+\+CMDREND\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga096f11117736a2252f1cd5c4cccdc6e6}{SDIO\+\_\+\+STA\+\_\+\+CMDREND}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ab895524d8a5cbf1b1104abcdf013fe}{SDIO\+\_\+\+STA\+\_\+\+CMDREND\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+STA\+\_\+\+CMDSENT\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ff987cbe6f2afc731016591f7dca4f7}{SDIO\+\_\+\+STA\+\_\+\+CMDSENT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+STA\+\_\+\+CMDSENT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa550641dc6aa942e1b524ad0e557a284}{SDIO\+\_\+\+STA\+\_\+\+CMDSENT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ff987cbe6f2afc731016591f7dca4f7}{SDIO\+\_\+\+STA\+\_\+\+CMDSENT\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+STA\+\_\+\+DATAEND\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39ffad41e1ac6eb225eb1f06f320a9c2}{SDIO\+\_\+\+STA\+\_\+\+DATAEND\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+STA\+\_\+\+DATAEND\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe7e354a903b957943cf5b6bed4cdf6b}{SDIO\+\_\+\+STA\+\_\+\+DATAEND}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39ffad41e1ac6eb225eb1f06f320a9c2}{SDIO\+\_\+\+STA\+\_\+\+DATAEND\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+STA\+\_\+\+STBITERR\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c826404242f6e6ff56c3b6b3e42863a}{SDIO\+\_\+\+STA\+\_\+\+STBITERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+STA\+\_\+\+STBITERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a9ef8e72604e9997da23601a2dd84a4}{SDIO\+\_\+\+STA\+\_\+\+STBITERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c826404242f6e6ff56c3b6b3e42863a}{SDIO\+\_\+\+STA\+\_\+\+STBITERR\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+STA\+\_\+\+DBCKEND\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9c1646ceeca1e8e93ca1f4bbb2fd12f}{SDIO\+\_\+\+STA\+\_\+\+DBCKEND\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+STA\+\_\+\+DBCKEND\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fabf2c02cba6d4de1e90d8d1dc9793c}{SDIO\+\_\+\+STA\+\_\+\+DBCKEND}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9c1646ceeca1e8e93ca1f4bbb2fd12f}{SDIO\+\_\+\+STA\+\_\+\+DBCKEND\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+STA\+\_\+\+CMDACT\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9c9c8a3be5f8615d36927da8c7152c2}{SDIO\+\_\+\+STA\+\_\+\+CMDACT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+STA\+\_\+\+CMDACT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99ccdac7a223635ee5b38a4bae8f30cc}{SDIO\+\_\+\+STA\+\_\+\+CMDACT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9c9c8a3be5f8615d36927da8c7152c2}{SDIO\+\_\+\+STA\+\_\+\+CMDACT\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+STA\+\_\+\+TXACT\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8013f5e0b7c82bd29351e0428af7240f}{SDIO\+\_\+\+STA\+\_\+\+TXACT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+STA\+\_\+\+TXACT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga908feb4957f48390bc2fc0bde47ac784}{SDIO\+\_\+\+STA\+\_\+\+TXACT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8013f5e0b7c82bd29351e0428af7240f}{SDIO\+\_\+\+STA\+\_\+\+TXACT\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+STA\+\_\+\+RXACT\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6804febb98fae68a60c58b4c1e0935e3}{SDIO\+\_\+\+STA\+\_\+\+RXACT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+STA\+\_\+\+RXACT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad2f52b50765fa449dcfabc39b099796}{SDIO\+\_\+\+STA\+\_\+\+RXACT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6804febb98fae68a60c58b4c1e0935e3}{SDIO\+\_\+\+STA\+\_\+\+RXACT\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+STA\+\_\+\+TXFIFOHE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41135726ff869b6aa9a2f0ed1383ea53}{SDIO\+\_\+\+STA\+\_\+\+TXFIFOHE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+STA\+\_\+\+TXFIFOHE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62b9e38be5956dde69049154facc62fd}{SDIO\+\_\+\+STA\+\_\+\+TXFIFOHE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41135726ff869b6aa9a2f0ed1383ea53}{SDIO\+\_\+\+STA\+\_\+\+TXFIFOHE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+STA\+\_\+\+RXFIFOHF\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a590a016f50e757d6eb58248f9af026}{SDIO\+\_\+\+STA\+\_\+\+RXFIFOHF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+STA\+\_\+\+RXFIFOHF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7916c47ee972376a0eaee584133ca36d}{SDIO\+\_\+\+STA\+\_\+\+RXFIFOHF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a590a016f50e757d6eb58248f9af026}{SDIO\+\_\+\+STA\+\_\+\+RXFIFOHF\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+STA\+\_\+\+TXFIFOF\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9d17bbac6dd7388ed367c5ccfa5be1c}{SDIO\+\_\+\+STA\+\_\+\+TXFIFOF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+STA\+\_\+\+TXFIFOF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1497b46f9a906001dabb7d7604f6c05}{SDIO\+\_\+\+STA\+\_\+\+TXFIFOF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9d17bbac6dd7388ed367c5ccfa5be1c}{SDIO\+\_\+\+STA\+\_\+\+TXFIFOF\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+STA\+\_\+\+RXFIFOF\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7af9ed233f8115b8d3123bb274d197ec}{SDIO\+\_\+\+STA\+\_\+\+RXFIFOF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+STA\+\_\+\+RXFIFOF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85f46f873ca5fe91a1e8206d157b9446}{SDIO\+\_\+\+STA\+\_\+\+RXFIFOF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7af9ed233f8115b8d3123bb274d197ec}{SDIO\+\_\+\+STA\+\_\+\+RXFIFOF\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+STA\+\_\+\+TXFIFOE\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadae851570f79529e3027cd6ae80b9a19}{SDIO\+\_\+\+STA\+\_\+\+TXFIFOE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+STA\+\_\+\+TXFIFOE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4624f95c5224c631f99571b5454acd86}{SDIO\+\_\+\+STA\+\_\+\+TXFIFOE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadae851570f79529e3027cd6ae80b9a19}{SDIO\+\_\+\+STA\+\_\+\+TXFIFOE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+STA\+\_\+\+RXFIFOE\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad68af59ab8a514fc2ec9735db58bc4bf}{SDIO\+\_\+\+STA\+\_\+\+RXFIFOE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+STA\+\_\+\+RXFIFOE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44bf9f7321d65a3effd2df469a58a464}{SDIO\+\_\+\+STA\+\_\+\+RXFIFOE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad68af59ab8a514fc2ec9735db58bc4bf}{SDIO\+\_\+\+STA\+\_\+\+RXFIFOE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+STA\+\_\+\+TXDAVL\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ce2c8660375bdf8f10e49af1966f64f}{SDIO\+\_\+\+STA\+\_\+\+TXDAVL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+STA\+\_\+\+TXDAVL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19b374518e813f7a1ac4aec3b24b7517}{SDIO\+\_\+\+STA\+\_\+\+TXDAVL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ce2c8660375bdf8f10e49af1966f64f}{SDIO\+\_\+\+STA\+\_\+\+TXDAVL\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+STA\+\_\+\+RXDAVL\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3c400c578bed5233c91c6e9570a651d}{SDIO\+\_\+\+STA\+\_\+\+RXDAVL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+STA\+\_\+\+RXDAVL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcad9b8c0e3ccba1aa389d7713db6803}{SDIO\+\_\+\+STA\+\_\+\+RXDAVL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3c400c578bed5233c91c6e9570a651d}{SDIO\+\_\+\+STA\+\_\+\+RXDAVL\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+STA\+\_\+\+SDIOIT\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae20bfd0933cc814ac479a82f720ab423}{SDIO\+\_\+\+STA\+\_\+\+SDIOIT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+STA\+\_\+\+SDIOIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5df3c10c37285faedb2d853aea4e63dc}{SDIO\+\_\+\+STA\+\_\+\+SDIOIT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae20bfd0933cc814ac479a82f720ab423}{SDIO\+\_\+\+STA\+\_\+\+SDIOIT\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+STA\+\_\+\+CEATAEND\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa51fdc310e3b16750da76a9d850278a3}{SDIO\+\_\+\+STA\+\_\+\+CEATAEND\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+STA\+\_\+\+CEATAEND\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d8ef3b4157374fd2b5fc8ed12b77a0c}{SDIO\+\_\+\+STA\+\_\+\+CEATAEND}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa51fdc310e3b16750da76a9d850278a3}{SDIO\+\_\+\+STA\+\_\+\+CEATAEND\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+ICR\+\_\+\+CCRCFAILC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9217341f3df0a8ff9f874c86a12ce2b}{SDIO\+\_\+\+ICR\+\_\+\+CCRCFAILC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+ICR\+\_\+\+CCRCFAILC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44708c45f675cf065f1c7fc9311d6e43}{SDIO\+\_\+\+ICR\+\_\+\+CCRCFAILC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9217341f3df0a8ff9f874c86a12ce2b}{SDIO\+\_\+\+ICR\+\_\+\+CCRCFAILC\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+ICR\+\_\+\+DCRCFAILC\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1da8c0983fb1afa1403cbb59e453ad8}{SDIO\+\_\+\+ICR\+\_\+\+DCRCFAILC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+ICR\+\_\+\+DCRCFAILC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cb6cde5f88a5d2b635a830dd401c4e0}{SDIO\+\_\+\+ICR\+\_\+\+DCRCFAILC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1da8c0983fb1afa1403cbb59e453ad8}{SDIO\+\_\+\+ICR\+\_\+\+DCRCFAILC\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+ICR\+\_\+\+CTIMEOUTC\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e808d2c69f391700674c1a5e438b453}{SDIO\+\_\+\+ICR\+\_\+\+CTIMEOUTC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+ICR\+\_\+\+CTIMEOUTC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4d128bee8a97ae9971d42f844d2e297}{SDIO\+\_\+\+ICR\+\_\+\+CTIMEOUTC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e808d2c69f391700674c1a5e438b453}{SDIO\+\_\+\+ICR\+\_\+\+CTIMEOUTC\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+ICR\+\_\+\+DTIMEOUTC\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ca4ee048763e8a5a9205b8e3238ac2d}{SDIO\+\_\+\+ICR\+\_\+\+DTIMEOUTC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+ICR\+\_\+\+DTIMEOUTC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcb64d3d07a5841ee9f18ff6bc75350b}{SDIO\+\_\+\+ICR\+\_\+\+DTIMEOUTC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ca4ee048763e8a5a9205b8e3238ac2d}{SDIO\+\_\+\+ICR\+\_\+\+DTIMEOUTC\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+ICR\+\_\+\+TXUNDERRC\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54a396bca8fa34f0e4d8387b814b9832}{SDIO\+\_\+\+ICR\+\_\+\+TXUNDERRC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+ICR\+\_\+\+TXUNDERRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9628d77973f35d628924172831b029f8}{SDIO\+\_\+\+ICR\+\_\+\+TXUNDERRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54a396bca8fa34f0e4d8387b814b9832}{SDIO\+\_\+\+ICR\+\_\+\+TXUNDERRC\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+ICR\+\_\+\+RXOVERRC\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafab6dbc8ca0e4e78139131e59683aad7}{SDIO\+\_\+\+ICR\+\_\+\+RXOVERRC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+ICR\+\_\+\+RXOVERRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2513d040c7695b152b0b423ad6f5c81e}{SDIO\+\_\+\+ICR\+\_\+\+RXOVERRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafab6dbc8ca0e4e78139131e59683aad7}{SDIO\+\_\+\+ICR\+\_\+\+RXOVERRC\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+ICR\+\_\+\+CMDRENDC\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga338691a5f364aa9d5c2e31741bf5e520}{SDIO\+\_\+\+ICR\+\_\+\+CMDRENDC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+ICR\+\_\+\+CMDRENDC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fb5c67aef48d5ee27b60107d938a58f}{SDIO\+\_\+\+ICR\+\_\+\+CMDRENDC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga338691a5f364aa9d5c2e31741bf5e520}{SDIO\+\_\+\+ICR\+\_\+\+CMDRENDC\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+ICR\+\_\+\+CMDSENTC\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f77128e853dcdb4202ef930d242cc80}{SDIO\+\_\+\+ICR\+\_\+\+CMDSENTC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+ICR\+\_\+\+CMDSENTC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa27fe45ef7461caf704186630b26a196}{SDIO\+\_\+\+ICR\+\_\+\+CMDSENTC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f77128e853dcdb4202ef930d242cc80}{SDIO\+\_\+\+ICR\+\_\+\+CMDSENTC\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+ICR\+\_\+\+DATAENDC\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f3222f8b80e53b265fca0c903baaf3f}{SDIO\+\_\+\+ICR\+\_\+\+DATAENDC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+ICR\+\_\+\+DATAENDC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga527e1f9cd295845d5be9975cf26bae7e}{SDIO\+\_\+\+ICR\+\_\+\+DATAENDC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f3222f8b80e53b265fca0c903baaf3f}{SDIO\+\_\+\+ICR\+\_\+\+DATAENDC\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+ICR\+\_\+\+STBITERRC\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccd50f6a808007427eec1f2c823e78c5}{SDIO\+\_\+\+ICR\+\_\+\+STBITERRC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+ICR\+\_\+\+STBITERRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae614b5ab8a8aecbc3c1ce74645cdc28c}{SDIO\+\_\+\+ICR\+\_\+\+STBITERRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccd50f6a808007427eec1f2c823e78c5}{SDIO\+\_\+\+ICR\+\_\+\+STBITERRC\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+ICR\+\_\+\+DBCKENDC\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79f2c2204f0e3ea155189811ce855802}{SDIO\+\_\+\+ICR\+\_\+\+DBCKENDC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+ICR\+\_\+\+DBCKENDC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc5518c07e39dc1f91603737d1a7180b}{SDIO\+\_\+\+ICR\+\_\+\+DBCKENDC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79f2c2204f0e3ea155189811ce855802}{SDIO\+\_\+\+ICR\+\_\+\+DBCKENDC\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+ICR\+\_\+\+SDIOITC\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6439a7e034a5af888f93c0e393119573}{SDIO\+\_\+\+ICR\+\_\+\+SDIOITC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+ICR\+\_\+\+SDIOITC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2990db729fb017dfd659dc6cf8823761}{SDIO\+\_\+\+ICR\+\_\+\+SDIOITC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6439a7e034a5af888f93c0e393119573}{SDIO\+\_\+\+ICR\+\_\+\+SDIOITC\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+ICR\+\_\+\+CEATAENDC\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51b6347d4f3229d35547e5ce5a27f481}{SDIO\+\_\+\+ICR\+\_\+\+CEATAENDC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+ICR\+\_\+\+CEATAENDC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f1cebd40fd1eafb59635b284c5a3f34}{SDIO\+\_\+\+ICR\+\_\+\+CEATAENDC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51b6347d4f3229d35547e5ce5a27f481}{SDIO\+\_\+\+ICR\+\_\+\+CEATAENDC\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+MASK\+\_\+\+CCRCFAILIE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac74c97fa260e2834d977ab7537bdd4ef}{SDIO\+\_\+\+MASK\+\_\+\+CCRCFAILIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+MASK\+\_\+\+CCRCFAILIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e24d12a6c9af91337cb391d3ba698f3}{SDIO\+\_\+\+MASK\+\_\+\+CCRCFAILIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac74c97fa260e2834d977ab7537bdd4ef}{SDIO\+\_\+\+MASK\+\_\+\+CCRCFAILIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+MASK\+\_\+\+DCRCFAILIE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd0eb870977ae895b80ac57187a1d112}{SDIO\+\_\+\+MASK\+\_\+\+DCRCFAILIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+MASK\+\_\+\+DCRCFAILIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e2e106a1f7792f054c6cc1f60906a09}{SDIO\+\_\+\+MASK\+\_\+\+DCRCFAILIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd0eb870977ae895b80ac57187a1d112}{SDIO\+\_\+\+MASK\+\_\+\+DCRCFAILIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+MASK\+\_\+\+CTIMEOUTIE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01b92fda0043d94bfef382fb74bf588b}{SDIO\+\_\+\+MASK\+\_\+\+CTIMEOUTIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+MASK\+\_\+\+CTIMEOUTIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23f5a8c06e289522af0a679b08bdb014}{SDIO\+\_\+\+MASK\+\_\+\+CTIMEOUTIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01b92fda0043d94bfef382fb74bf588b}{SDIO\+\_\+\+MASK\+\_\+\+CTIMEOUTIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+MASK\+\_\+\+DTIMEOUTIE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc92448e7adf15a3410f4c0a4c760eeb}{SDIO\+\_\+\+MASK\+\_\+\+DTIMEOUTIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+MASK\+\_\+\+DTIMEOUTIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b4cc63338fe72abd76e5b399c47379b}{SDIO\+\_\+\+MASK\+\_\+\+DTIMEOUTIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc92448e7adf15a3410f4c0a4c760eeb}{SDIO\+\_\+\+MASK\+\_\+\+DTIMEOUTIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+MASK\+\_\+\+TXUNDERRIE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga245c0ebe407cfe97f42c98563070a7ef}{SDIO\+\_\+\+MASK\+\_\+\+TXUNDERRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+MASK\+\_\+\+TXUNDERRIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e02e525dc6ca1bb294b174e7391753d}{SDIO\+\_\+\+MASK\+\_\+\+TXUNDERRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga245c0ebe407cfe97f42c98563070a7ef}{SDIO\+\_\+\+MASK\+\_\+\+TXUNDERRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+MASK\+\_\+\+RXOVERRIE\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a0b758cbc6aed0e4a7633e451b55303}{SDIO\+\_\+\+MASK\+\_\+\+RXOVERRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+MASK\+\_\+\+RXOVERRIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39f494cf2a6af6ced9eaeac751ea81e4}{SDIO\+\_\+\+MASK\+\_\+\+RXOVERRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a0b758cbc6aed0e4a7633e451b55303}{SDIO\+\_\+\+MASK\+\_\+\+RXOVERRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+MASK\+\_\+\+CMDRENDIE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74564e18483f0efdea46c242d9c3b3a5}{SDIO\+\_\+\+MASK\+\_\+\+CMDRENDIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+MASK\+\_\+\+CMDRENDIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fdedfc60a2019ff5f64533fcdd0c3f1}{SDIO\+\_\+\+MASK\+\_\+\+CMDRENDIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74564e18483f0efdea46c242d9c3b3a5}{SDIO\+\_\+\+MASK\+\_\+\+CMDRENDIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+MASK\+\_\+\+CMDSENTIE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cbd551da11e6e93c52b6727075baf9f}{SDIO\+\_\+\+MASK\+\_\+\+CMDSENTIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+MASK\+\_\+\+CMDSENTIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d541aea02974c03bd8a8426125c35ff}{SDIO\+\_\+\+MASK\+\_\+\+CMDSENTIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cbd551da11e6e93c52b6727075baf9f}{SDIO\+\_\+\+MASK\+\_\+\+CMDSENTIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+MASK\+\_\+\+DATAENDIE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28535e2fb4bbf3caf2764a47535e837f}{SDIO\+\_\+\+MASK\+\_\+\+DATAENDIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+MASK\+\_\+\+DATAENDIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6398bd3e8312eea3b986ab59b80b466}{SDIO\+\_\+\+MASK\+\_\+\+DATAENDIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28535e2fb4bbf3caf2764a47535e837f}{SDIO\+\_\+\+MASK\+\_\+\+DATAENDIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+MASK\+\_\+\+STBITERRIE\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0192872018530a05a2cec00d61a6a39}{SDIO\+\_\+\+MASK\+\_\+\+STBITERRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+MASK\+\_\+\+STBITERRIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4194bed51eb4a951a58a5d4062ba978f}{SDIO\+\_\+\+MASK\+\_\+\+STBITERRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0192872018530a05a2cec00d61a6a39}{SDIO\+\_\+\+MASK\+\_\+\+STBITERRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+MASK\+\_\+\+DBCKENDIE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafd5167ec8f17f72e3d604c3f628bd06}{SDIO\+\_\+\+MASK\+\_\+\+DBCKENDIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+MASK\+\_\+\+DBCKENDIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga947e5da36c9eeca0b48f3356067dff00}{SDIO\+\_\+\+MASK\+\_\+\+DBCKENDIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafd5167ec8f17f72e3d604c3f628bd06}{SDIO\+\_\+\+MASK\+\_\+\+DBCKENDIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+MASK\+\_\+\+CMDACTIE\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae44d7772868e54b7a90f90a4a52520ec}{SDIO\+\_\+\+MASK\+\_\+\+CMDACTIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+MASK\+\_\+\+CMDACTIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad63b504f02ea0b1e5ec48962799fde88}{SDIO\+\_\+\+MASK\+\_\+\+CMDACTIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae44d7772868e54b7a90f90a4a52520ec}{SDIO\+\_\+\+MASK\+\_\+\+CMDACTIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+MASK\+\_\+\+TXACTIE\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3bc5a7e08f3f427ccd7769c67233e5d}{SDIO\+\_\+\+MASK\+\_\+\+TXACTIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+MASK\+\_\+\+TXACTIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bbfbc3f69ab77171eb1a0058783b1e0}{SDIO\+\_\+\+MASK\+\_\+\+TXACTIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3bc5a7e08f3f427ccd7769c67233e5d}{SDIO\+\_\+\+MASK\+\_\+\+TXACTIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+MASK\+\_\+\+RXACTIE\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70e765da34a593f616c4435093d0a1d8}{SDIO\+\_\+\+MASK\+\_\+\+RXACTIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+MASK\+\_\+\+RXACTIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9768c39a5d9d3c5519eb522c62a75eae}{SDIO\+\_\+\+MASK\+\_\+\+RXACTIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70e765da34a593f616c4435093d0a1d8}{SDIO\+\_\+\+MASK\+\_\+\+RXACTIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+MASK\+\_\+\+TXFIFOHEIE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31a0538971e372ab926c3a9f935b2502}{SDIO\+\_\+\+MASK\+\_\+\+TXFIFOHEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+MASK\+\_\+\+TXFIFOHEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9cf28de8489fee023ea353df0e13fa7}{SDIO\+\_\+\+MASK\+\_\+\+TXFIFOHEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31a0538971e372ab926c3a9f935b2502}{SDIO\+\_\+\+MASK\+\_\+\+TXFIFOHEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+MASK\+\_\+\+RXFIFOHFIE\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4590335a3dcdb764c68d8f31bc58d2ba}{SDIO\+\_\+\+MASK\+\_\+\+RXFIFOHFIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+MASK\+\_\+\+RXFIFOHFIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04d50028fc671494508aecb04e727102}{SDIO\+\_\+\+MASK\+\_\+\+RXFIFOHFIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4590335a3dcdb764c68d8f31bc58d2ba}{SDIO\+\_\+\+MASK\+\_\+\+RXFIFOHFIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+MASK\+\_\+\+TXFIFOFIE\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae60848e2a91f045224142d4a9ba87baf}{SDIO\+\_\+\+MASK\+\_\+\+TXFIFOFIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+MASK\+\_\+\+TXFIFOFIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03a602b975ce16ef03083947aded0172}{SDIO\+\_\+\+MASK\+\_\+\+TXFIFOFIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae60848e2a91f045224142d4a9ba87baf}{SDIO\+\_\+\+MASK\+\_\+\+TXFIFOFIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+MASK\+\_\+\+RXFIFOFIE\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4550fadc2377f998ad61c94f37047e41}{SDIO\+\_\+\+MASK\+\_\+\+RXFIFOFIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+MASK\+\_\+\+RXFIFOFIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18c4bdf8fa4ee85596a89de00158fbb}{SDIO\+\_\+\+MASK\+\_\+\+RXFIFOFIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4550fadc2377f998ad61c94f37047e41}{SDIO\+\_\+\+MASK\+\_\+\+RXFIFOFIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+MASK\+\_\+\+TXFIFOEIE\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05690f47ab17f3296f9e7c1f775546f1}{SDIO\+\_\+\+MASK\+\_\+\+TXFIFOEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+MASK\+\_\+\+TXFIFOEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11e1d67150fad62dc1ca7783f3a19372}{SDIO\+\_\+\+MASK\+\_\+\+TXFIFOEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05690f47ab17f3296f9e7c1f775546f1}{SDIO\+\_\+\+MASK\+\_\+\+TXFIFOEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+MASK\+\_\+\+RXFIFOEIE\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga432a6fa01c2c45135e5d7c43fef9f21b}{SDIO\+\_\+\+MASK\+\_\+\+RXFIFOEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+MASK\+\_\+\+RXFIFOEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbc23fa1c153a9e5216baeef7922e412}{SDIO\+\_\+\+MASK\+\_\+\+RXFIFOEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga432a6fa01c2c45135e5d7c43fef9f21b}{SDIO\+\_\+\+MASK\+\_\+\+RXFIFOEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+MASK\+\_\+\+TXDAVLIE\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36e2a9aae5673ab117a1e33c2af0d801}{SDIO\+\_\+\+MASK\+\_\+\+TXDAVLIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+MASK\+\_\+\+TXDAVLIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a1988093a6df087ebb8ff41a51962da}{SDIO\+\_\+\+MASK\+\_\+\+TXDAVLIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36e2a9aae5673ab117a1e33c2af0d801}{SDIO\+\_\+\+MASK\+\_\+\+TXDAVLIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+MASK\+\_\+\+RXDAVLIE\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20d7d199042e90d08b1542fbf551d756}{SDIO\+\_\+\+MASK\+\_\+\+RXDAVLIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+MASK\+\_\+\+RXDAVLIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa9da7d15902e6f94b79968a07250696}{SDIO\+\_\+\+MASK\+\_\+\+RXDAVLIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20d7d199042e90d08b1542fbf551d756}{SDIO\+\_\+\+MASK\+\_\+\+RXDAVLIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+MASK\+\_\+\+SDIOITIE\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab53292cf69bf87c65f8b41970b06c4fd}{SDIO\+\_\+\+MASK\+\_\+\+SDIOITIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+MASK\+\_\+\+SDIOITIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad73b7c7d480d2d71613995cfecc59138}{SDIO\+\_\+\+MASK\+\_\+\+SDIOITIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab53292cf69bf87c65f8b41970b06c4fd}{SDIO\+\_\+\+MASK\+\_\+\+SDIOITIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+MASK\+\_\+\+CEATAENDIE\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7131c534b24505a7ec74cfbcd2d2fbca}{SDIO\+\_\+\+MASK\+\_\+\+CEATAENDIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDIO\+\_\+\+MASK\+\_\+\+CEATAENDIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a19dd3039888ebdc40b2406be400749}{SDIO\+\_\+\+MASK\+\_\+\+CEATAENDIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7131c534b24505a7ec74cfbcd2d2fbca}{SDIO\+\_\+\+MASK\+\_\+\+CEATAENDIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+FIFOCNT\+\_\+\+FIFOCOUNT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f6da07732f3b3e77ffabfed13a613ea}{SDIO\+\_\+\+FIFOCNT\+\_\+\+FIFOCOUNT\+\_\+\+Msk}}~(0x\+FFFFFFUL $<$$<$ SDIO\+\_\+\+FIFOCNT\+\_\+\+FIFOCOUNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa45f5e0a2be89267f79cad57f456f0a2}{SDIO\+\_\+\+FIFOCNT\+\_\+\+FIFOCOUNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f6da07732f3b3e77ffabfed13a613ea}{SDIO\+\_\+\+FIFOCNT\+\_\+\+FIFOCOUNT\+\_\+\+Msk}}
\item 
\#define {\bfseries SDIO\+\_\+\+FIFO\+\_\+\+FIFODATA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2000ca9b6103ee2ad7588b34283cfff}{SDIO\+\_\+\+FIFO\+\_\+\+FIFODATA\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ SDIO\+\_\+\+FIFO\+\_\+\+FIFODATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fc0d1e12c55398e2881fe917672da25}{SDIO\+\_\+\+FIFO\+\_\+\+FIFODATA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2000ca9b6103ee2ad7588b34283cfff}{SDIO\+\_\+\+FIFO\+\_\+\+FIFODATA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf384b964839c07357ce8503464436ed}{SPI\+\_\+\+I2\+S\+\_\+\+FULLDUPLEX\+\_\+\+SUPPORT}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+CPHA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07233629d8982af09168080501d30522}{SPI\+\_\+\+CR1\+\_\+\+CPHA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+CPHA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97602d8ded14bbd2c1deadaf308755a3}{SPI\+\_\+\+CR1\+\_\+\+CPHA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07233629d8982af09168080501d30522}{SPI\+\_\+\+CR1\+\_\+\+CPHA\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+CPOL\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95caab18b821909a9547771f9316e2b0}{SPI\+\_\+\+CR1\+\_\+\+CPOL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+CPOL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2616a10f5118cdc68fbdf0582481e124}{SPI\+\_\+\+CR1\+\_\+\+CPOL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95caab18b821909a9547771f9316e2b0}{SPI\+\_\+\+CR1\+\_\+\+CPOL\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+MSTR\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab94621170d4ce16d6e7f2310461df97d}{SPI\+\_\+\+CR1\+\_\+\+MSTR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+MSTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b3b6ae107fc37bf18e14506298d7a55}{SPI\+\_\+\+CR1\+\_\+\+MSTR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab94621170d4ce16d6e7f2310461df97d}{SPI\+\_\+\+CR1\+\_\+\+MSTR\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec378749f03998b5d2769c3d83deef23}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Msk}}~(0x7\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga261af22667719a32b3ce566c1e261936}{SPI\+\_\+\+CR1\+\_\+\+BR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec378749f03998b5d2769c3d83deef23}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa364b123cf797044094cc229330ce321}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+0}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45e93d18c8966964ed1926d5ca87ef46}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+1}}~(0x2\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28b823d564e9d90150bcc6744b4ed622}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+2}}~(0x4\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Pos)
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+SPE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cf4679f3fe8cfa50ecbac5b45d084bb}{SPI\+\_\+\+CR1\+\_\+\+SPE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+SPE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5a646d978d3b98eb7c6a5d95d75c3f9}{SPI\+\_\+\+CR1\+\_\+\+SPE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cf4679f3fe8cfa50ecbac5b45d084bb}{SPI\+\_\+\+CR1\+\_\+\+SPE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+LSBFIRST\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfc0bbf312eaf7e0a5bbe54fdcc2f12e}{SPI\+\_\+\+CR1\+\_\+\+LSBFIRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+LSBFIRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab929e9d5ddbb66f229c501ab18d0e6e8}{SPI\+\_\+\+CR1\+\_\+\+LSBFIRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfc0bbf312eaf7e0a5bbe54fdcc2f12e}{SPI\+\_\+\+CR1\+\_\+\+LSBFIRST\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+SSI\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0bfe153c59ffd52199d4b37e3287f89}{SPI\+\_\+\+CR1\+\_\+\+SSI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+SSI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f154374b58c0234f82ea326cb303a1e}{SPI\+\_\+\+CR1\+\_\+\+SSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0bfe153c59ffd52199d4b37e3287f89}{SPI\+\_\+\+CR1\+\_\+\+SSI\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+SSM\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43417092a8ed735def35b386a251a7bb}{SPI\+\_\+\+CR1\+\_\+\+SSM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+SSM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e236047e05106cf1ba7929766311382}{SPI\+\_\+\+CR1\+\_\+\+SSM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43417092a8ed735def35b386a251a7bb}{SPI\+\_\+\+CR1\+\_\+\+SSM\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+RXONLY\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02d6321808ed988c60d703e062d58b64}{SPI\+\_\+\+CR1\+\_\+\+RXONLY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+RXONLY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ffecf774b84a8cdc11ab1f931791883}{SPI\+\_\+\+CR1\+\_\+\+RXONLY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02d6321808ed988c60d703e062d58b64}{SPI\+\_\+\+CR1\+\_\+\+RXONLY\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+DFF\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a87fe55ac0f85e207a58fcd73610f46}{SPI\+\_\+\+CR1\+\_\+\+DFF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+DFF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ffabea0de695a19198d906bf6a1d9fd}{SPI\+\_\+\+CR1\+\_\+\+DFF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a87fe55ac0f85e207a58fcd73610f46}{SPI\+\_\+\+CR1\+\_\+\+DFF\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+CRCNEXT\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebbf9ed4a9723901f5414654f151d816}{SPI\+\_\+\+CR1\+\_\+\+CRCNEXT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+CRCNEXT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57072f13c2e54c12186ae8c5fdecb250}{SPI\+\_\+\+CR1\+\_\+\+CRCNEXT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebbf9ed4a9723901f5414654f151d816}{SPI\+\_\+\+CR1\+\_\+\+CRCNEXT\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+CRCEN\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5a712f31c65ea8ee829377edc5ede3}{SPI\+\_\+\+CR1\+\_\+\+CRCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+CRCEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9339b7c6466f09ad26c26b3bb81c51b}{SPI\+\_\+\+CR1\+\_\+\+CRCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5a712f31c65ea8ee829377edc5ede3}{SPI\+\_\+\+CR1\+\_\+\+CRCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+BIDIOE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bcee503ed5669187bb980faf90d57ca}{SPI\+\_\+\+CR1\+\_\+\+BIDIOE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+BIDIOE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga378953916b7701bd49f063c0366b703f}{SPI\+\_\+\+CR1\+\_\+\+BIDIOE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bcee503ed5669187bb980faf90d57ca}{SPI\+\_\+\+CR1\+\_\+\+BIDIOE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+BIDIMODE\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2c9301aa73d6795e9739f8d12d42c15}{SPI\+\_\+\+CR1\+\_\+\+BIDIMODE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+BIDIMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43608d3c2959fc9ca64398d61cbf484e}{SPI\+\_\+\+CR1\+\_\+\+BIDIMODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2c9301aa73d6795e9739f8d12d42c15}{SPI\+\_\+\+CR1\+\_\+\+BIDIMODE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR2\+\_\+\+RXDMAEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae038c9a5d545c01038bf6628492cdc6e}{SPI\+\_\+\+CR2\+\_\+\+RXDMAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR2\+\_\+\+RXDMAEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf23c590d98279634af05550702a806da}{SPI\+\_\+\+CR2\+\_\+\+RXDMAEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae038c9a5d545c01038bf6628492cdc6e}{SPI\+\_\+\+CR2\+\_\+\+RXDMAEN\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR2\+\_\+\+TXDMAEN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga884bb8bbd8b60cea7b7fb11a23231678}{SPI\+\_\+\+CR2\+\_\+\+TXDMAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR2\+\_\+\+TXDMAEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eee671793983a3bd669c9173b2ce210}{SPI\+\_\+\+CR2\+\_\+\+TXDMAEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga884bb8bbd8b60cea7b7fb11a23231678}{SPI\+\_\+\+CR2\+\_\+\+TXDMAEN\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR2\+\_\+\+SSOE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4de245d8ff3e31709fd9a665e58f15c1}{SPI\+\_\+\+CR2\+\_\+\+SSOE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR2\+\_\+\+SSOE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae94612b95395eff626f5f3d7d28352dd}{SPI\+\_\+\+CR2\+\_\+\+SSOE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4de245d8ff3e31709fd9a665e58f15c1}{SPI\+\_\+\+CR2\+\_\+\+SSOE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR2\+\_\+\+FRF\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47060f3941e2410bd9bc3b570f39a3d1}{SPI\+\_\+\+CR2\+\_\+\+FRF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR2\+\_\+\+FRF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09e3f41fa2150831afaac191046087f2}{SPI\+\_\+\+CR2\+\_\+\+FRF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47060f3941e2410bd9bc3b570f39a3d1}{SPI\+\_\+\+CR2\+\_\+\+FRF\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR2\+\_\+\+ERRIE\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fb21a03a7b4e7bd38520e2909063c92}{SPI\+\_\+\+CR2\+\_\+\+ERRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR2\+\_\+\+ERRIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18705567de7ab52a62e5ef3ba27418b}{SPI\+\_\+\+CR2\+\_\+\+ERRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fb21a03a7b4e7bd38520e2909063c92}{SPI\+\_\+\+CR2\+\_\+\+ERRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR2\+\_\+\+RXNEIE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ad371f3900a415251ab34cd186d9a44}{SPI\+\_\+\+CR2\+\_\+\+RXNEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR2\+\_\+\+RXNEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d4c37fbbcced7f2a0421e6ffd103ea}{SPI\+\_\+\+CR2\+\_\+\+RXNEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ad371f3900a415251ab34cd186d9a44}{SPI\+\_\+\+CR2\+\_\+\+RXNEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR2\+\_\+\+TXEIE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64d3cd4fd2b7dca5e43332a3e2a36641}{SPI\+\_\+\+CR2\+\_\+\+TXEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR2\+\_\+\+TXEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23f683a1252ccaf625cae1a978989b2c}{SPI\+\_\+\+CR2\+\_\+\+TXEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64d3cd4fd2b7dca5e43332a3e2a36641}{SPI\+\_\+\+CR2\+\_\+\+TXEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85e7198d3d1f577cae637c8295e7691e}{SPI\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40e14de547aa06864abcd4b0422d8b48}{SPI\+\_\+\+SR\+\_\+\+RXNE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85e7198d3d1f577cae637c8295e7691e}{SPI\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+SR\+\_\+\+TXE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee9564d438c48424c767347324a2eb03}{SPI\+\_\+\+SR\+\_\+\+TXE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+TXE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bd5d21816947fcb25ccae7d3bf8eb2c}{SPI\+\_\+\+SR\+\_\+\+TXE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee9564d438c48424c767347324a2eb03}{SPI\+\_\+\+SR\+\_\+\+TXE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+SR\+\_\+\+CHSIDE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga226666adbdbd46974bcc4a05772bbfc4}{SPI\+\_\+\+SR\+\_\+\+CHSIDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+CHSIDE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81bd052f0b2e819ddd6bb16c2292a2de}{SPI\+\_\+\+SR\+\_\+\+CHSIDE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga226666adbdbd46974bcc4a05772bbfc4}{SPI\+\_\+\+SR\+\_\+\+CHSIDE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+SR\+\_\+\+UDR\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ceaae6d492b8b844ff2b83e3251d28e}{SPI\+\_\+\+SR\+\_\+\+UDR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+UDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13d3292e963499c0e9a36869909229e6}{SPI\+\_\+\+SR\+\_\+\+UDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ceaae6d492b8b844ff2b83e3251d28e}{SPI\+\_\+\+SR\+\_\+\+UDR\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+SR\+\_\+\+CRCERR\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4f508924f9e531136bf0d4fadb68d48}{SPI\+\_\+\+SR\+\_\+\+CRCERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+CRCERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69e543fa9584fd636032a3ee735f750b}{SPI\+\_\+\+SR\+\_\+\+CRCERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4f508924f9e531136bf0d4fadb68d48}{SPI\+\_\+\+SR\+\_\+\+CRCERR\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+SR\+\_\+\+MODF\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3db9b07f317546b9f724067956b07e9c}{SPI\+\_\+\+SR\+\_\+\+MODF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+MODF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaa043349833dc7b8138969c64f63adf}{SPI\+\_\+\+SR\+\_\+\+MODF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3db9b07f317546b9f724067956b07e9c}{SPI\+\_\+\+SR\+\_\+\+MODF\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+SR\+\_\+\+OVR\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73daf0783ad13468420bbf4d05e150dd}{SPI\+\_\+\+SR\+\_\+\+OVR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+OVR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8d902302c5eb81ce4a57029de281232}{SPI\+\_\+\+SR\+\_\+\+OVR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73daf0783ad13468420bbf4d05e150dd}{SPI\+\_\+\+SR\+\_\+\+OVR\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcecff7ba1632cf4035a83dd588c4421}{SPI\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3498df67729ae048dc5f315ef7c16bf}{SPI\+\_\+\+SR\+\_\+\+BSY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcecff7ba1632cf4035a83dd588c4421}{SPI\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+SR\+\_\+\+FRE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd7e467f149f7b4f7c6eb2deb8be5338}{SPI\+\_\+\+SR\+\_\+\+FRE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+FRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace2c7cac9431231663af42e6f5aabce6}{SPI\+\_\+\+SR\+\_\+\+FRE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd7e467f149f7b4f7c6eb2deb8be5338}{SPI\+\_\+\+SR\+\_\+\+FRE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+DR\+\_\+\+DR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf50021b52352481a497f21c72c33e966}{SPI\+\_\+\+DR\+\_\+\+DR\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ SPI\+\_\+\+DR\+\_\+\+DR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4da7d7f05a28d1aaa52ec557e55e1ad}{SPI\+\_\+\+DR\+\_\+\+DR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf50021b52352481a497f21c72c33e966}{SPI\+\_\+\+DR\+\_\+\+DR\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CRCPR\+\_\+\+CRCPOLY\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67c234978a817dee4fc561201b3ef056}{SPI\+\_\+\+CRCPR\+\_\+\+CRCPOLY\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ SPI\+\_\+\+CRCPR\+\_\+\+CRCPOLY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae968658ab837800723eafcc21af10247}{SPI\+\_\+\+CRCPR\+\_\+\+CRCPOLY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67c234978a817dee4fc561201b3ef056}{SPI\+\_\+\+CRCPR\+\_\+\+CRCPOLY\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+RXCRCR\+\_\+\+RXCRC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3318f05b5d1bebf96434ae4bc88e46da}{SPI\+\_\+\+RXCRCR\+\_\+\+RXCRC\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ SPI\+\_\+\+RXCRCR\+\_\+\+RXCRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a01a578c2c7bb4e587a8f1610843181}{SPI\+\_\+\+RXCRCR\+\_\+\+RXCRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3318f05b5d1bebf96434ae4bc88e46da}{SPI\+\_\+\+RXCRCR\+\_\+\+RXCRC\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+TXCRCR\+\_\+\+TXCRC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca1f646ca0bb6ae44744956b39b0702d}{SPI\+\_\+\+TXCRCR\+\_\+\+TXCRC\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ SPI\+\_\+\+TXCRCR\+\_\+\+TXCRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c69dc721e89e40056999b64572dff09}{SPI\+\_\+\+TXCRCR\+\_\+\+TXCRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca1f646ca0bb6ae44744956b39b0702d}{SPI\+\_\+\+TXCRCR\+\_\+\+TXCRC\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+I2\+SCFGR\+\_\+\+CHLEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a842b52587ad0e434153bf9df2ecc50}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+CHLEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+CHLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c362b3d703698a7891f032f6b29056f}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+CHLEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a842b52587ad0e434153bf9df2ecc50}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+CHLEN\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbffb30650c0d4c84232813213271169}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+\+Msk}}~(0x3\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc12f9d2003ab169a3f68e9d809f84ae}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbffb30650c0d4c84232813213271169}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa20ad624085d2e533eea3662cb03d8fa}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+0}}~(0x1\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf6e940d195fa1633cb1b23414f00412}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+1}}~(0x2\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+\+Pos)
\item 
\#define {\bfseries SPI\+\_\+\+I2\+SCFGR\+\_\+\+CKPOL\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b3b7c3f4fc9a499410bff94553534f5}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+CKPOL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+CKPOL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c5be1f1c8b4689643e04cd5034e7f5f}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+CKPOL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b3b7c3f4fc9a499410bff94553534f5}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+CKPOL\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff08fac3bb90bd73b0bdadddb6a1411a}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a822a80be3a51524b42491248f8031f}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff08fac3bb90bd73b0bdadddb6a1411a}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeba0a45703463dfe05334364bdacbe8}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+0}}~(0x1\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0142a3667f59bce9bae80d31e88a124a}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+1}}~(0x2\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+\+Pos)
\item 
\#define {\bfseries SPI\+\_\+\+I2\+SCFGR\+\_\+\+PCMSYNC\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeecf52a47dc8d82d6e3d3951c51f4dc1}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+PCMSYNC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+PCMSYNC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66a29efc32a31f903e89b7ddcd20857b}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+PCMSYNC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeecf52a47dc8d82d6e3d3951c51f4dc1}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+PCMSYNC\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3ca3fbea0bb2c306c0d7f4bcaee8b0d}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+\+Msk}}~(0x3\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf09fd11f6f97000266b30b015bf2cb68}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3ca3fbea0bb2c306c0d7f4bcaee8b0d}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga421c94680ee8a2583419e2b0c89e995e}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+0}}~(0x1\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80c398b9e79fcc61a497f9d7dd910352}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+1}}~(0x2\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+\+Pos)
\item 
\#define {\bfseries SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafefdd032e0fcf3d4d73f5bf167f74c6b}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d76c7552c91bbd5cbac70d9c56ebb3}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafefdd032e0fcf3d4d73f5bf167f74c6b}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SMOD\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa67cab1dd9189de25a0aec2cce90479a}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SMOD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SMOD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae99763414b3c2f11fcfecb1f93eb6701}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SMOD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa67cab1dd9189de25a0aec2cce90479a}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SMOD\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+I2\+SPR\+\_\+\+I2\+SDIV\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ae53c9d1c862f377fb76fb253324ac4}{SPI\+\_\+\+I2\+SPR\+\_\+\+I2\+SDIV\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ SPI\+\_\+\+I2\+SPR\+\_\+\+I2\+SDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga406ce88b2580a421f5b28bdbeb303543}{SPI\+\_\+\+I2\+SPR\+\_\+\+I2\+SDIV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ae53c9d1c862f377fb76fb253324ac4}{SPI\+\_\+\+I2\+SPR\+\_\+\+I2\+SDIV\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+I2\+SPR\+\_\+\+ODD\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8892fa60c17ea6a9a645671d4d6ffdc}{SPI\+\_\+\+I2\+SPR\+\_\+\+ODD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+I2\+SPR\+\_\+\+ODD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d6d4136a5ae12f9bd5940324282355a}{SPI\+\_\+\+I2\+SPR\+\_\+\+ODD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8892fa60c17ea6a9a645671d4d6ffdc}{SPI\+\_\+\+I2\+SPR\+\_\+\+ODD\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+I2\+SPR\+\_\+\+MCKOE\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa466ff1b4340cc07fd6362f7bfb173f4}{SPI\+\_\+\+I2\+SPR\+\_\+\+MCKOE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+I2\+SPR\+\_\+\+MCKOE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25669c3686c0c577d2d371ac09200ff0}{SPI\+\_\+\+I2\+SPR\+\_\+\+MCKOE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa466ff1b4340cc07fd6362f7bfb173f4}{SPI\+\_\+\+I2\+SPR\+\_\+\+MCKOE\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1309dcedba4fee11e085cdfaf974cc3d}{SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c05039ec67573c00da29f58b914f258}{SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1309dcedba4fee11e085cdfaf974cc3d}{SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d5f406535f94faea2e7f924d50201b}{SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+0}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5d76e8b4d801b35c31ef352b33407be}{SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+1}}~(0x2\+UL $<$$<$ SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define {\bfseries SYSCFG\+\_\+\+PMC\+\_\+\+MII\+\_\+\+RMII\+\_\+\+SEL\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf63c23642e3d3c0f1a2c67f6a60957e1}{SYSCFG\+\_\+\+PMC\+\_\+\+MII\+\_\+\+RMII\+\_\+\+SEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+PMC\+\_\+\+MII\+\_\+\+RMII\+\_\+\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9d8ca35cdab213cb2400c49434de326}{SYSCFG\+\_\+\+PMC\+\_\+\+MII\+\_\+\+RMII\+\_\+\+SEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf63c23642e3d3c0f1a2c67f6a60957e1}{SYSCFG\+\_\+\+PMC\+\_\+\+MII\+\_\+\+RMII\+\_\+\+SEL\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+PMC\+\_\+\+MII\+\_\+\+RMII}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9d8ca35cdab213cb2400c49434de326}{SYSCFG\+\_\+\+PMC\+\_\+\+MII\+\_\+\+RMII\+\_\+\+SEL}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c2b219e4d77fac522233905dc0d8de8}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+Msk}}~(0x\+FUL $<$$<$ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75b70d07448c3037234bc2abb8e3d884}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c2b219e4d77fac522233905dc0d8de8}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac033e65cf79968349e0fa5e52ebf4ccd}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+Msk}}~(0x\+FUL $<$$<$ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fc84838c77f799cb7e57d6e97c6c16d}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac033e65cf79968349e0fa5e52ebf4ccd}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1383ce11441c048c62e317e78eff0545}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+Msk}}~(0x\+FUL $<$$<$ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d0a0a6b8223777937d8c9012658d6cd}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1383ce11441c048c62e317e78eff0545}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90072fd2defc44f0975836484c9d9bbf}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+Msk}}~(0x\+FUL $<$$<$ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3bf2306f79ebb709da5ecf83e59ded4}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90072fd2defc44f0975836484c9d9bbf}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6de6aa8e32ae5cd07fd69e42e7226bd1}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PA}}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI0 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf43c9ef6b61e39655cbe969967c79a69}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PB}}~0x0001U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga861a4d7b48ffd93997267baaad12fd51}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PC}}~0x0002U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6439042c8cd14f99fe3813cff47c0ee}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PD}}~0x0003U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb087e2ded8ac927ee9e1fc0234bfdef}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PE}}~0x0004U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa897f1ac8311e57339eaf7813239eaf4}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PF}}~0x0005U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98b2d929e79e5cc2ee7961a75a0ab094}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PG}}~0x0006U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga766d0bf3501e207b0baa066cf756688f}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PH}}~0x0007U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfc4b69ff5f5d9b35bf01f26d6aa4e60}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PI}}~0x0008U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4b78c30e4ef4fa441582eb3c102865d}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PA}}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI1 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19a11fce288d19546c76257483e0dcb6}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PB}}~0x0010U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae45a8c814b13fa19f157364dc715c08a}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PC}}~0x0020U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93cb136eaf357affc4a28a8d423cabbb}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PD}}~0x0030U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f5c3d1e914af78112179a13e9c736d6}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PE}}~0x0040U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43ea410456aa31dfe6ec4889de62428b}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PF}}~0x0050U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9118efcafa89eeada012ff5ab98387d}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PG}}~0x0060U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ac69d7f391e837d8e8adce27704d87d}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PH}}~0x0070U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga010784c7bdee3c742b48c500ee52e223}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PI}}~0x0080U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4096f472e87e021f4d4c94457ddaf5f1}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PA}}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI2 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cd240d61fd8a9666621f0dee07a08e5}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PB}}~0x0100U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03ce7faaf56aa9efcc74af65619e275e}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PC}}~0x0200U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc35fcdcc89b487fab2901e1f5a7f41b}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PD}}~0x0300U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3f2b7465d81745f7a772e7689a29618}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PE}}~0x0400U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab538769f1da056b3f57fb984adeef252}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PF}}~0x0500U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe4f5fa56e98b42b64e894f7a9216e05}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PG}}~0x0600U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada5ffab92c39cbfc695ce57a4e6177e5}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PH}}~0x0700U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00bc1224b7bfd46dcec32676a601de51}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PI}}~0x0800U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45ed24773c389f4477944c2c43d106c0}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PA}}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI3 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga652183838bb096717551bf8a1917c257}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PB}}~0x1000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb1809e5b8a9ebc4b1cbc8967d985929}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PC}}~0x2000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga205440ffa174509d57c2b6a1814f8202}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PD}}~0x3000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2b33beb6294fd7a257f0f3a36e0dcda}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PE}}~0x4000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40240ee616b6e06ecd8dabe9d8e56e71}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PF}}~0x5000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa73420dbafb7f20f16c350a12b0a0f5}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PG}}~0x6000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae49def2961bf528448a4fbb4aa9c9d94}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PH}}~0x7000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga337e37f58e8710ea8305a16c08e390b9}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PI}}~0x8000U
\item 
\#define {\bfseries SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf05f6030b07cf7ca730a2ea8325e7640}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+Msk}}~(0x\+FUL $<$$<$ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2a57b4872977812e60d521268190e1e}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf05f6030b07cf7ca730a2ea8325e7640}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa47b595915b1cd571357a04f31c79656}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+Msk}}~(0x\+FUL $<$$<$ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6682a1b97b04c5c33085ffd2827ccd17}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa47b595915b1cd571357a04f31c79656}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadbcd9e40a5da23a133cd3479d326c66}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+Msk}}~(0x\+FUL $<$$<$ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c50caf6019fd7d5038d77e61f57ad7b}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadbcd9e40a5da23a133cd3479d326c66}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97160d2262cb4ab1ae9098809391f52e}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+Msk}}~(0x\+FUL $<$$<$ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga638ea3bb014752813d064d37b3388950}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97160d2262cb4ab1ae9098809391f52e}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51147f1747daf48dbcfad03285ae8889}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PA}}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI4 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga917aeb0df688d6b34785085fc85d9e47}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PB}}~0x0001U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14ac312beeb19d3bb34a552546477613}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PC}}~0x0002U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec62164e18d1b525e8272169b1efe642}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PD}}~0x0003U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1d2292b6a856a8a71d82f595b580b9b}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PE}}~0x0004U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0adc3c72bddc65977e3ef56df74ed40e}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PF}}~0x0005U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5aad8ed8589e28677332ea0b200617b}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PG}}~0x0006U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga339f8994c317190a387a96b857aa79d0}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PH}}~0x0007U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad36a509bf6deabd5446a07c20964f83}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PI}}~0x0008U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb9581c515a4bdf1ed88fe96d8c24794}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PA}}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI5 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90a3f610234dfa13f56e72c76a12be74}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PB}}~0x0010U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33b6bdc1b4bfeda0d4034dc67f1a6046}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PC}}~0x0020U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0eea392f1530c7cb794a63d04e268a70}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PD}}~0x0030U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a4e6644d0144bfb0f913cf20eaf2f8e}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PE}}~0x0040U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga740e27c5bead2c914a134ac4ed4d05b3}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PF}}~0x0050U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d78839e577ab90090abcdcff88e18c8}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PG}}~0x0060U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a06842a64138b5010186d980cb594f9}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PH}}~0x0070U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f3c4ebe4d750f89465acd067ab0ee30}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PI}}~0x0080U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e87c78fb6dfde7c8b7f81fe3b65aae9}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PA}}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI6 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6528de8e4ca8741e86ae254e1d6b2a70}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PB}}~0x0100U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53d8745705d5eb84c70a8554f61d59ac}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PC}}~0x0200U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26c97cdece451441e49120e754020cdc}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PD}}~0x0300U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga804218f2dd83c72e672143ec4f283ad3}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PE}}~0x0400U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d36de53e52c8a4c7991513fec326df6}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PF}}~0x0500U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga278997204184bfe7c951c1da327e6fb5}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PG}}~0x0600U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga283486dccd660fbf830e8c44b0161a63}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PH}}~0x0700U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4222e7d9ed672ea2de3a038c23f9566b}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PI}}~0x0800U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f1bfd3af524288b6ce54d7f9aef410a}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PA}}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI7 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab18d324986b18858f901febbcc2a57b7}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PB}}~0x1000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9f53618d9cf13af2b2ecf191da8595a}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PC}}~0x2000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae38aa3b76227bb8e9d8cedc31c023f63}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PD}}~0x3000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90d097c1b5cbb62dc86327604907dcd4}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PE}}~0x4000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf2c3a661be3569fffe11515e37de1e4}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PF}}~0x5000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga987bc0488e57b14b0a98e4952df2b539}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PG}}~0x6000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0ce56e15f4eb86a3e262deaa845cb99}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PH}}~0x7000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae68ca6758cf36232dd5ac63afae97cbc}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PI}}~0x8000U
\item 
\#define {\bfseries SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab693b7e686ba5646959113dd6b408673}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+Msk}}~(0x\+FUL $<$$<$ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2a656b18cc728e38acb72cf8d7e7935}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab693b7e686ba5646959113dd6b408673}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ea1b3c5cb074a305ad06709a7023689}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+Msk}}~(0x\+FUL $<$$<$ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga002462e4c233adc6dd502de726994575}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ea1b3c5cb074a305ad06709a7023689}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1803c2719fb53533547496e02c8b07d4}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+Msk}}~(0x\+FUL $<$$<$ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fc06b17c3b3d393b749bf9924a43a80}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1803c2719fb53533547496e02c8b07d4}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c7d37c95e30bf30ac80d455bfa9a842}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+Msk}}~(0x\+FUL $<$$<$ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa66cc9a579696c8f5c41f5f138ee1e67}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c7d37c95e30bf30ac80d455bfa9a842}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1c6843a871f1a06ca25c0de50048b10}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PA}}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI8 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4818dc7bffc8dfc2acc48995a62e66c5}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PB}}~0x0001U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba0d34ff57632d7753981404cef548e2}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PC}}~0x0002U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa15260ba354dee354f0a71e7913009c3}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PD}}~0x0003U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga185287204b8cead31d3760f65c5ca19d}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PE}}~0x0004U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga425e41001af4b205b8fbfba723572a81}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PF}}~0x0005U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ecc7a12103b805da045093eb626614d}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PG}}~0x0006U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bf3fc7a2e35b7cbb9f08f2e3b06a3c4}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PH}}~0x0007U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0b679636c97041f5584012c78f6d7a3}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PI}}~0x0008U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93e284e59c4ff887b2e79851ac0a81c4}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PA}}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI9 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9271cbc1ed09774a5fef4b379cab260}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PB}}~0x0010U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cc355176941881870c620c0837cab48}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PC}}~0x0020U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75af3c7a94cfc78361c94b054f9fe064}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PD}}~0x0030U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafce176ef4b389251dadb98d9f59f8fe6}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PE}}~0x0040U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76ef2422b4d021d0cc038cb6325ed311}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PF}}~0x0050U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1b37bf746ccfe0750aebd28cfa52a0c}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PG}}~0x0060U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31fdedc4a90328881fe8817f4eef61b2}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PH}}~0x0070U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cd8a0da1b9ede601094f6c651a499e4}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PI}}~0x0080U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25acdbb9e916c440c41a060d861130ee}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PA}}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI10 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d9aec4349bf38a4a9753b267b7de7e}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PB}}~0x0100U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62d2b81d49e30ab4fe96572be5da8484}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PC}}~0x0200U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab3553c540cd836d465824939c2e3b79}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PD}}~0x0300U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabde568ef1c8f4bfaf18954e8ee0716a9}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PE}}~0x0400U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09ed841a11367cda67c7a416ed6d9b99}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PF}}~0x0500U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dff840a6986b440e7633a3671ce57cc}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PG}}~0x0600U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga791e7d2bd23ae969540e5509c6718255}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PH}}~0x0700U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bee76cf4bed88ff7b51145393b2cd19}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PI}}~0x0800U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca8a85d4512677eff6ed2aac897a366}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PA}}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI11 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedb3a8cc6b1763e303986553c0e4e7f8}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PB}}~0x1000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b01c8ba6cb27899a4f5fa494bf2b3f5}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PC}}~0x2000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a69d636cda0352da0982c54f582787d}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PD}}~0x3000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44affe06868a0490f8d0cbbba51ff412}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PE}}~0x4000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66fb050835077047b576b3a510700d64}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PF}}~0x5000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7b66390eeb4a8d50ebb7e87e2f281b3}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PG}}~0x6000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa58cfe5d03072c259582ba8fefa322bf}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PH}}~0x7000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafadb14df8764208abeeaf6197489f1b4}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PI}}~0x8000U
\item 
\#define {\bfseries SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabcd55b42c6aa84cdd8c36d7df16fcf5}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+Msk}}~(0x\+FUL $<$$<$ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d4b31f4a75d935b6a52afe6a16463d1}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabcd55b42c6aa84cdd8c36d7df16fcf5}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafaf1614a726586aeefae87ca1d803656}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+Msk}}~(0x\+FUL $<$$<$ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f04cda5bfe876431d5ad864302d7fa1}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafaf1614a726586aeefae87ca1d803656}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95bb6740c8bc08eb716e3ef71841e81a}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+Msk}}~(0x\+FUL $<$$<$ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabde06df3ec6e357374820a5a615991aa}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95bb6740c8bc08eb716e3ef71841e81a}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08ef44dcc2fb1d5cb2fab3ca7eb1a45a}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+Msk}}~(0x\+FUL $<$$<$ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd325c27cff1ae3de773d5e205a33f4e}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08ef44dcc2fb1d5cb2fab3ca7eb1a45a}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ceaa63866465faa8145ce0c5d9a44d0}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PA}}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI12 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8b00a462533a83c75c588340a2fa710}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PB}}~0x0001U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d27668b1fa6b1accde06aa144faa970}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PC}}~0x0002U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa46ddd43a361d82abcb3cb7779ac74ff}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PD}}~0x0003U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga102ee111e27fd67228c169836dd0849e}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PE}}~0x0004U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9785209e7e13fcf9c4f82d57bae0837}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PF}}~0x0005U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c78af5f130089bec32d6f782288765c}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PG}}~0x0006U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b7baa5b844b78d3e05326607b2910a6}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PH}}~0x0007U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0514aaa894c9be44ba47c1346756f90b}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PA}}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI13 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34e6776e3ebfecc9e78c5aec77c48eff}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PB}}~0x0010U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c7833d4e3c6b7f3878f62a200a6ab14}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PC}}~0x0020U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabed530f628b3c37281f7a583af1cdb3c}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PD}}~0x0030U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dc5424bf39509a989464a81ec0714da}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PE}}~0x0040U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf4c995587d7bae6436e6793b8214627}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PF}}~0x0050U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dedb6adbf49c40e5a15ad2afc471155}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PG}}~0x0060U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61214ec3d87450f54b959aab49ea65b6}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PH}}~0x0070U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ad140a68e3e4e0406a182a504679ea9}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PA}}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI14 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5c1b8a0f2b4f79bd868bbb2b4eff617}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PB}}~0x0100U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ca668cdd447acb1740566f46de5eb19}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PC}}~0x0200U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f20b2bfa9dc8b57a987c127c6dfa6fe}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PD}}~0x0300U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c13c49f6d93865ba05361cd86fddabf}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PE}}~0x0400U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9df1ee6f60db93301acaa9220a591da9}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PF}}~0x0500U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8ae4d091bb2c7148188ef430734020a}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PG}}~0x0600U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07b38f38fa3957c6bc45ef4282b58377}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PH}}~0x0700U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2f28920677dd99f9132ed28f7b1d5e2}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PA}}~0x0000U
\begin{DoxyCompactList}\small\item\em EXTI15 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga412f44d6a8f8f60420d7e7f8b5635e09}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PB}}~0x1000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49778592caef3a176ee82c9b83e25148}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PC}}~0x2000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac23e07d92a68cf7f8c3e58b479638885}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PD}}~0x3000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefd64bc0ea005d03068f2e9b8f425944}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PE}}~0x4000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e88d51ebabe9f70e5b7c2ad60899d54}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PF}}~0x5000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51d341c45e98ccbd82bf7003bfa56e6b}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PG}}~0x6000U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga701c1065ec215a34329017bae69046c3}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PH}}~0x7000U
\item 
\#define {\bfseries SYSCFG\+\_\+\+CMPCR\+\_\+\+CMP\+\_\+\+PD\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ff39240a251120eebbc18e4955be5db}{SYSCFG\+\_\+\+CMPCR\+\_\+\+CMP\+\_\+\+PD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+CMPCR\+\_\+\+CMP\+\_\+\+PD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga261292a3a7ca1f767915b2e2ec3a7806}{SYSCFG\+\_\+\+CMPCR\+\_\+\+CMP\+\_\+\+PD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ff39240a251120eebbc18e4955be5db}{SYSCFG\+\_\+\+CMPCR\+\_\+\+CMP\+\_\+\+PD\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+CMPCR\+\_\+\+READY\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4d9717bd2df4c0742d09a2db4caa1ea}{SYSCFG\+\_\+\+CMPCR\+\_\+\+READY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+CMPCR\+\_\+\+READY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae16bcca9b727e68f11467b6b3dad6215}{SYSCFG\+\_\+\+CMPCR\+\_\+\+READY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4d9717bd2df4c0742d09a2db4caa1ea}{SYSCFG\+\_\+\+CMPCR\+\_\+\+READY\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR1\+\_\+\+CEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab39f58b244f6d1eb12be39b714e434e5}{TIM\+\_\+\+CR1\+\_\+\+CEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+CEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93d86355e5e3b399ed45e1ca83abed2a}{TIM\+\_\+\+CR1\+\_\+\+CEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab39f58b244f6d1eb12be39b714e434e5}{TIM\+\_\+\+CR1\+\_\+\+CEN\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR1\+\_\+\+UDIS\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab930af301c357d666089faef3fe38982}{TIM\+\_\+\+CR1\+\_\+\+UDIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+UDIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f2a9f0cf7b60e3c623af451f141f3c}{TIM\+\_\+\+CR1\+\_\+\+UDIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab930af301c357d666089faef3fe38982}{TIM\+\_\+\+CR1\+\_\+\+UDIS\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR1\+\_\+\+URS\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86b7788d2996e1a0b729c23f6c01df18}{TIM\+\_\+\+CR1\+\_\+\+URS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+URS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06c997c2c23e8bef7ca07579762c113b}{TIM\+\_\+\+CR1\+\_\+\+URS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86b7788d2996e1a0b729c23f6c01df18}{TIM\+\_\+\+CR1\+\_\+\+URS\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR1\+\_\+\+OPM\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fbbf98af8ecd146d7eae1874c0f115a}{TIM\+\_\+\+CR1\+\_\+\+OPM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+OPM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d3d1488296350af6d36fbbf71905d29}{TIM\+\_\+\+CR1\+\_\+\+OPM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fbbf98af8ecd146d7eae1874c0f115a}{TIM\+\_\+\+CR1\+\_\+\+OPM\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR1\+\_\+\+DIR\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5f92c5c62905feea73880ccbf6836aa}{TIM\+\_\+\+CR1\+\_\+\+DIR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+DIR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacea10770904af189f3aaeb97b45722aa}{TIM\+\_\+\+CR1\+\_\+\+DIR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5f92c5c62905feea73880ccbf6836aa}{TIM\+\_\+\+CR1\+\_\+\+DIR\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee4916455eb6d08d131dd9ae5b8013ee}{TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga352b3c389bde13dd6049de0afdd874f1}{TIM\+\_\+\+CR1\+\_\+\+CMS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee4916455eb6d08d131dd9ae5b8013ee}{TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83ca6f7810aba73dc8c12f22092d97a2}{TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3ee4adcde3c001d3b97d2eae1730ea9}{TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CR1\+\_\+\+ARPE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e508ecc8ac453c2999b2ca7885f24a8}{TIM\+\_\+\+CR1\+\_\+\+ARPE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+ARPE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a3ad409f6b147cdcbafbfe29102f3fd}{TIM\+\_\+\+CR1\+\_\+\+ARPE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e508ecc8ac453c2999b2ca7885f24a8}{TIM\+\_\+\+CR1\+\_\+\+ARPE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0894ca61f67f8ce59882c5a9645f68bd}{TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacacc4ff7e5b75fd2e4e6b672ccd33a72}{TIM\+\_\+\+CR1\+\_\+\+CKD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0894ca61f67f8ce59882c5a9645f68bd}{TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga458d536d82aa3db7d227b0f00b36808f}{TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ff2d6c2c350e8b719a8ad49c9a6bcbe}{TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+CCPC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ccf78eb52ea83a81ed28e4815860df9}{TIM\+\_\+\+CR2\+\_\+\+CCPC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+CCPC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae22c9c1197107d6fa629f419a29541e}{TIM\+\_\+\+CR2\+\_\+\+CCPC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ccf78eb52ea83a81ed28e4815860df9}{TIM\+\_\+\+CR2\+\_\+\+CCPC\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+CCUS\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac9908b05b59b90ba3e42124e7ad4347}{TIM\+\_\+\+CR2\+\_\+\+CCUS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+CCUS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0328c1339b2b1633ef7a8db4c02d0d5}{TIM\+\_\+\+CR2\+\_\+\+CCUS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac9908b05b59b90ba3e42124e7ad4347}{TIM\+\_\+\+CR2\+\_\+\+CCUS\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+CCDS\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57abe8dfa0dc138ec4c9f4b0dd72299b}{TIM\+\_\+\+CR2\+\_\+\+CCDS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+CCDS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade656832d3ec303a2a7a422638dd560e}{TIM\+\_\+\+CR2\+\_\+\+CCDS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57abe8dfa0dc138ec4c9f4b0dd72299b}{TIM\+\_\+\+CR2\+\_\+\+CCDS\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f6c31bf38844218cb8c8ee98aef46c4}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Msk}}~(0x7\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa6987d980e5c4c71c7d0faa1eb97a45}{TIM\+\_\+\+CR2\+\_\+\+MMS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f6c31bf38844218cb8c8ee98aef46c4}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3e55308e84106d6501201e66bd46ab6}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b1036929b0a4ba5bd5cced9b8e0f4c3}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb74a815afdd856d51cfcf1ddf3fce6a}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+2}}~(0x4\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+TI1\+S\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aef7ed878a1f55f901cfdb25d3842ed}{TIM\+\_\+\+CR2\+\_\+\+TI1\+S\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+TI1\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad07504497b70af628fa1aee8fe7ef63c}{TIM\+\_\+\+CR2\+\_\+\+TI1S}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aef7ed878a1f55f901cfdb25d3842ed}{TIM\+\_\+\+CR2\+\_\+\+TI1\+S\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+OIS1\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a08d73020c32fdaa4cc403f234792b1}{TIM\+\_\+\+CR2\+\_\+\+OIS1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+OIS1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31b26bf058f88d771c33aff85ec89358}{TIM\+\_\+\+CR2\+\_\+\+OIS1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a08d73020c32fdaa4cc403f234792b1}{TIM\+\_\+\+CR2\+\_\+\+OIS1\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+OIS1\+N\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga146f505a2802837aa5799069416206bc}{TIM\+\_\+\+CR2\+\_\+\+OIS1\+N\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+OIS1\+N\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae61f8d54923999fffb6db381e81f2b69}{TIM\+\_\+\+CR2\+\_\+\+OIS1N}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga146f505a2802837aa5799069416206bc}{TIM\+\_\+\+CR2\+\_\+\+OIS1\+N\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+OIS2\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb2bd7f9b2666aa8205981e1c7ddb446}{TIM\+\_\+\+CR2\+\_\+\+OIS2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+OIS2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61467648a433bd887683b9a4760021fa}{TIM\+\_\+\+CR2\+\_\+\+OIS2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb2bd7f9b2666aa8205981e1c7ddb446}{TIM\+\_\+\+CR2\+\_\+\+OIS2\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+OIS2\+N\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga831140b7e39cda6b158041797be1ed37}{TIM\+\_\+\+CR2\+\_\+\+OIS2\+N\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+OIS2\+N\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga769146db660b832f3ef26f892b567bd4}{TIM\+\_\+\+CR2\+\_\+\+OIS2N}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga831140b7e39cda6b158041797be1ed37}{TIM\+\_\+\+CR2\+\_\+\+OIS2\+N\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+OIS3\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d5376e0d45eef0125cf133db5a7189a}{TIM\+\_\+\+CR2\+\_\+\+OIS3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+OIS3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad974d7c91edf6f1bd47e892b3b6f7565}{TIM\+\_\+\+CR2\+\_\+\+OIS3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d5376e0d45eef0125cf133db5a7189a}{TIM\+\_\+\+CR2\+\_\+\+OIS3\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+OIS3\+N\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1c25a6a16e1d0e6e3ae26eac52d8e08}{TIM\+\_\+\+CR2\+\_\+\+OIS3\+N\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+OIS3\+N\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20fb9b62a7e8d114fbd180abd9f8ceae}{TIM\+\_\+\+CR2\+\_\+\+OIS3N}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1c25a6a16e1d0e6e3ae26eac52d8e08}{TIM\+\_\+\+CR2\+\_\+\+OIS3\+N\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+OIS4\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8644bc052bc6251ddf877b79a2ef6f48}{TIM\+\_\+\+CR2\+\_\+\+OIS4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+OIS4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad644f2f4b26e46587abedc8d3164e56e}{TIM\+\_\+\+CR2\+\_\+\+OIS4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8644bc052bc6251ddf877b79a2ef6f48}{TIM\+\_\+\+CR2\+\_\+\+OIS4\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34db507d082a38eb597b9a27bb659ace}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Msk}}~(0x7\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\+\_\+\+SMCR\+\_\+\+SMS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34db507d082a38eb597b9a27bb659ace}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d1ebece401aeb12abd466d2eafa78b2}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa980a3121ab6cda5a4a42b959da8421e}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63847fc3c71f582403e6301b1229c3ed}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+2}}~(0x4\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2aa1e898f53a002c3bddaa336e8888b1}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Msk}}~(0x7\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8680e719bca2b672d850504220ae51fc}{TIM\+\_\+\+SMCR\+\_\+\+TS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2aa1e898f53a002c3bddaa336e8888b1}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d1f040f9259acb3c2fba7b0c7eb3d96}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb82212fcc89166a43ff97542da9182d}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf0dbaf4a2ec8759f283f82a958ef6a8}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+2}}~(0x4\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+SMCR\+\_\+\+MSM\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafba3fb13f79aeb124c0f496bef33e4b2}{TIM\+\_\+\+SMCR\+\_\+\+MSM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+MSM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52101db4ca2c7b3003f1b16a49b2032c}{TIM\+\_\+\+SMCR\+\_\+\+MSM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafba3fb13f79aeb124c0f496bef33e4b2}{TIM\+\_\+\+SMCR\+\_\+\+MSM\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga423e64cbb40275055b1b92a6d3ab0a12}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Msk}}~(0x\+FUL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2ed8b32d9eb8eea251bd1dac4f34668}{TIM\+\_\+\+SMCR\+\_\+\+ETF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga423e64cbb40275055b1b92a6d3ab0a12}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43745c2894cfc1e5ee619ac85d8d5a62}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga661e6cce23553cf0ad3a60d8573b9a2c}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb5528381fb64ffbcc719de478391ae2}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+2}}~(0x4\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6082700946fc61a6f9d6209e258fcc14}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+3}}~(0x8\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab319df2e386dc55f421f20a7f4c8a5d4}{TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ebb9e631876435e276211d88e797386}{TIM\+\_\+\+SMCR\+\_\+\+ETPS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab319df2e386dc55f421f20a7f4c8a5d4}{TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00b43cd09557a69ed10471ed76b228d8}{TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf12f04862dbc92ca238d1518b27b16b}{TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+SMCR\+\_\+\+ECE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d}{TIM\+\_\+\+SMCR\+\_\+\+ECE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+ECE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga331a1d5f39d5f47b5409054e693fc651}{TIM\+\_\+\+SMCR\+\_\+\+ECE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d}{TIM\+\_\+\+SMCR\+\_\+\+ECE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SMCR\+\_\+\+ETP\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77f8984e6ac3422454b0a586a2b973e3}{TIM\+\_\+\+SMCR\+\_\+\+ETP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+ETP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5f335c3d7a4f82d1e91dc1511e3322}{TIM\+\_\+\+SMCR\+\_\+\+ETP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77f8984e6ac3422454b0a586a2b973e3}{TIM\+\_\+\+SMCR\+\_\+\+ETP\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+UIE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab47c8f36981860ff345f922f6ba02662}{TIM\+\_\+\+DIER\+\_\+\+UIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+UIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c6d3e0495e6c06da4bdd0ad8995a32b}{TIM\+\_\+\+DIER\+\_\+\+UIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab47c8f36981860ff345f922f6ba02662}{TIM\+\_\+\+DIER\+\_\+\+UIE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+CC1\+IE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cdfb1dc6e58a5f1ba2e4379b02f8be7}{TIM\+\_\+\+DIER\+\_\+\+CC1\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+CC1\+IE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ba7f7ca97eeaf6cc23cd6765c6bf678}{TIM\+\_\+\+DIER\+\_\+\+CC1\+IE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cdfb1dc6e58a5f1ba2e4379b02f8be7}{TIM\+\_\+\+DIER\+\_\+\+CC1\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+CC2\+IE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5db58d01a8e92e3403fb44ecc09e5e5e}{TIM\+\_\+\+DIER\+\_\+\+CC2\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+CC2\+IE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga757c59b690770adebf33e20d3d9dec15}{TIM\+\_\+\+DIER\+\_\+\+CC2\+IE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5db58d01a8e92e3403fb44ecc09e5e5e}{TIM\+\_\+\+DIER\+\_\+\+CC2\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+CC3\+IE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78bd5f90a0f2d2d34132ef5568e18779}{TIM\+\_\+\+DIER\+\_\+\+CC3\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+CC3\+IE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4edf003f04bcf250bddf5ed284201c2e}{TIM\+\_\+\+DIER\+\_\+\+CC3\+IE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78bd5f90a0f2d2d34132ef5568e18779}{TIM\+\_\+\+DIER\+\_\+\+CC3\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+CC4\+IE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66b5230621c6d2f44c44ff672a07ffaf}{TIM\+\_\+\+DIER\+\_\+\+CC4\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+CC4\+IE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad0f562a014572793b49fe87184338b}{TIM\+\_\+\+DIER\+\_\+\+CC4\+IE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66b5230621c6d2f44c44ff672a07ffaf}{TIM\+\_\+\+DIER\+\_\+\+CC4\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+COMIE\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe9af339214666b3251fff9598277b1f}{TIM\+\_\+\+DIER\+\_\+\+COMIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+COMIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8a374e04740aac1ece248b868522fe}{TIM\+\_\+\+DIER\+\_\+\+COMIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe9af339214666b3251fff9598277b1f}{TIM\+\_\+\+DIER\+\_\+\+COMIE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+TIE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf3e781c907ca4774fae5c089e445f5a}{TIM\+\_\+\+DIER\+\_\+\+TIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+TIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa755fef2c4e96c63f2ea1cd9a32f956a}{TIM\+\_\+\+DIER\+\_\+\+TIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf3e781c907ca4774fae5c089e445f5a}{TIM\+\_\+\+DIER\+\_\+\+TIE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+BIE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad054244795a6fcd3bc1ff35e4c651982}{TIM\+\_\+\+DIER\+\_\+\+BIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+BIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fcb0d6d9fb7486a5901032fd81aef6a}{TIM\+\_\+\+DIER\+\_\+\+BIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad054244795a6fcd3bc1ff35e4c651982}{TIM\+\_\+\+DIER\+\_\+\+BIE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+UDE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66544291fb58960e9f4018509a4dee09}{TIM\+\_\+\+DIER\+\_\+\+UDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+UDE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f47792b1c2f123464a2955f445c811}{TIM\+\_\+\+DIER\+\_\+\+UDE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66544291fb58960e9f4018509a4dee09}{TIM\+\_\+\+DIER\+\_\+\+UDE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+CC1\+DE\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40247fa7b772b644df2754b599e71e22}{TIM\+\_\+\+DIER\+\_\+\+CC1\+DE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+CC1\+DE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae181bb16ec916aba8ba86f58f745fdfd}{TIM\+\_\+\+DIER\+\_\+\+CC1\+DE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40247fa7b772b644df2754b599e71e22}{TIM\+\_\+\+DIER\+\_\+\+CC1\+DE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+CC2\+DE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74a3a6d017bcc45df793e9b1d19c013d}{TIM\+\_\+\+DIER\+\_\+\+CC2\+DE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+CC2\+DE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58f97064991095b28c91028ca3cca28e}{TIM\+\_\+\+DIER\+\_\+\+CC2\+DE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74a3a6d017bcc45df793e9b1d19c013d}{TIM\+\_\+\+DIER\+\_\+\+CC2\+DE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+CC3\+DE\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade4d3ce6b292c28e2fd7c9e9bd8f6ab6}{TIM\+\_\+\+DIER\+\_\+\+CC3\+DE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+CC3\+DE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1567bff5dc0564b26a8b3cff1f0fe0a4}{TIM\+\_\+\+DIER\+\_\+\+CC3\+DE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade4d3ce6b292c28e2fd7c9e9bd8f6ab6}{TIM\+\_\+\+DIER\+\_\+\+CC3\+DE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+CC4\+DE\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad81dbfb6c7c8907ec2debd892b48e9ba}{TIM\+\_\+\+DIER\+\_\+\+CC4\+DE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+CC4\+DE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba034412c54fa07024e516492748614}{TIM\+\_\+\+DIER\+\_\+\+CC4\+DE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad81dbfb6c7c8907ec2debd892b48e9ba}{TIM\+\_\+\+DIER\+\_\+\+CC4\+DE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+COMDE\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ed00410aeabe33fef5feebbaec1a0a6}{TIM\+\_\+\+DIER\+\_\+\+COMDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+COMDE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c3fab9d33de953a0a7f7d6516c73bc}{TIM\+\_\+\+DIER\+\_\+\+COMDE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ed00410aeabe33fef5feebbaec1a0a6}{TIM\+\_\+\+DIER\+\_\+\+COMDE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+TDE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbd5aee3b64fd928be288ae86b4fa020}{TIM\+\_\+\+DIER\+\_\+\+TDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+TDE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a752d4295f100708df9b8be5a7f439d}{TIM\+\_\+\+DIER\+\_\+\+TDE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbd5aee3b64fd928be288ae86b4fa020}{TIM\+\_\+\+DIER\+\_\+\+TDE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+UIF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a713154f9408c97cd7b193f23affab2}{TIM\+\_\+\+SR\+\_\+\+UIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+UIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c03fabc10654d2a3f76ea40fcdbde6}{TIM\+\_\+\+SR\+\_\+\+UIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a713154f9408c97cd7b193f23affab2}{TIM\+\_\+\+SR\+\_\+\+UIF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+CC1\+IF\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ce1be8a563567338d87977ddc0aa2c5}{TIM\+\_\+\+SR\+\_\+\+CC1\+IF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+CC1\+IF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga449a61344a97608d85384c29f003c0e9}{TIM\+\_\+\+SR\+\_\+\+CC1\+IF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ce1be8a563567338d87977ddc0aa2c5}{TIM\+\_\+\+SR\+\_\+\+CC1\+IF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+CC2\+IF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac970c8ac8779185ba8f313e280c40902}{TIM\+\_\+\+SR\+\_\+\+CC2\+IF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+CC2\+IF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25a48bf099467169aa50464fbf462bd8}{TIM\+\_\+\+SR\+\_\+\+CC2\+IF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac970c8ac8779185ba8f313e280c40902}{TIM\+\_\+\+SR\+\_\+\+CC2\+IF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+CC3\+IF\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77b2e69acc55c8d12f789fc5bf9a5f54}{TIM\+\_\+\+SR\+\_\+\+CC3\+IF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+CC3\+IF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3cf234a1059c0a04799e88382cdc0f2}{TIM\+\_\+\+SR\+\_\+\+CC3\+IF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77b2e69acc55c8d12f789fc5bf9a5f54}{TIM\+\_\+\+SR\+\_\+\+CC3\+IF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+CC4\+IF\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62087fa2c5fa8166d6b4be7e32c60442}{TIM\+\_\+\+SR\+\_\+\+CC4\+IF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+CC4\+IF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacade8a06303bf216bfb03140c7e16cac}{TIM\+\_\+\+SR\+\_\+\+CC4\+IF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62087fa2c5fa8166d6b4be7e32c60442}{TIM\+\_\+\+SR\+\_\+\+CC4\+IF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+COMIF\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8af1c1f93eee747aaa7fdc3a5aeb5337}{TIM\+\_\+\+SR\+\_\+\+COMIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+COMIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91775c029171c4585e9cca6ebf1cd57a}{TIM\+\_\+\+SR\+\_\+\+COMIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8af1c1f93eee747aaa7fdc3a5aeb5337}{TIM\+\_\+\+SR\+\_\+\+COMIF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+TIF\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad9bed9cae745d41a987675821b202a}{TIM\+\_\+\+SR\+\_\+\+TIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+TIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c8b16f3ced6ec03e9001276b134846e}{TIM\+\_\+\+SR\+\_\+\+TIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad9bed9cae745d41a987675821b202a}{TIM\+\_\+\+SR\+\_\+\+TIF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+BIF\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga778093c3983d94f88d6da49de96c9826}{TIM\+\_\+\+SR\+\_\+\+BIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+BIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d52cd5a57c9a26b0d993c93d9875097}{TIM\+\_\+\+SR\+\_\+\+BIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga778093c3983d94f88d6da49de96c9826}{TIM\+\_\+\+SR\+\_\+\+BIF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+CC1\+OF\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae38020b672e525cf31f3a21a01ee680f}{TIM\+\_\+\+SR\+\_\+\+CC1\+OF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+CC1\+OF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga819c4b27f8fa99b537c4407521f9780c}{TIM\+\_\+\+SR\+\_\+\+CC1\+OF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae38020b672e525cf31f3a21a01ee680f}{TIM\+\_\+\+SR\+\_\+\+CC1\+OF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+CC2\+OF\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga772886dce929789865cf7053728488d4}{TIM\+\_\+\+SR\+\_\+\+CC2\+OF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+CC2\+OF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b7798da5863d559ea9a642af6658050}{TIM\+\_\+\+SR\+\_\+\+CC2\+OF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga772886dce929789865cf7053728488d4}{TIM\+\_\+\+SR\+\_\+\+CC2\+OF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+CC3\+OF\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36d466016b806136b3e0251363e7e38d}{TIM\+\_\+\+SR\+\_\+\+CC3\+OF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+CC3\+OF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7a2d4c831eb641ba082156e41d03358}{TIM\+\_\+\+SR\+\_\+\+CC3\+OF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36d466016b806136b3e0251363e7e38d}{TIM\+\_\+\+SR\+\_\+\+CC3\+OF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+CC4\+OF\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36421d430d4fd0d34d02444b5da804b5}{TIM\+\_\+\+SR\+\_\+\+CC4\+OF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+CC4\+OF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81ba979e8309b66808e06e4de34bc740}{TIM\+\_\+\+SR\+\_\+\+CC4\+OF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36421d430d4fd0d34d02444b5da804b5}{TIM\+\_\+\+SR\+\_\+\+CC4\+OF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+EGR\+\_\+\+UG\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ff315da1492025d608eb2c71e1e4462}{TIM\+\_\+\+EGR\+\_\+\+UG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+EGR\+\_\+\+UG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16f52a8e9aad153223405b965566ae91}{TIM\+\_\+\+EGR\+\_\+\+UG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ff315da1492025d608eb2c71e1e4462}{TIM\+\_\+\+EGR\+\_\+\+UG\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+EGR\+\_\+\+CC1\+G\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba7a2fa9e7341df84a32cf5d54e61ad3}{TIM\+\_\+\+EGR\+\_\+\+CC1\+G\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+EGR\+\_\+\+CC1\+G\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a1318609761df5de5213e9e75b5aa6a}{TIM\+\_\+\+EGR\+\_\+\+CC1G}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba7a2fa9e7341df84a32cf5d54e61ad3}{TIM\+\_\+\+EGR\+\_\+\+CC1\+G\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+EGR\+\_\+\+CC2\+G\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfa4c983163836490441a78e7bf89b67}{TIM\+\_\+\+EGR\+\_\+\+CC2\+G\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+EGR\+\_\+\+CC2\+G\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5423de00e86aeb8a4657a509af485055}{TIM\+\_\+\+EGR\+\_\+\+CC2G}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfa4c983163836490441a78e7bf89b67}{TIM\+\_\+\+EGR\+\_\+\+CC2\+G\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+EGR\+\_\+\+CC3\+G\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab73c2e5ea59b860e342d2ea5f99ff672}{TIM\+\_\+\+EGR\+\_\+\+CC3\+G\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+EGR\+\_\+\+CC3\+G\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga064d2030abccc099ded418fd81d6aa07}{TIM\+\_\+\+EGR\+\_\+\+CC3G}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab73c2e5ea59b860e342d2ea5f99ff672}{TIM\+\_\+\+EGR\+\_\+\+CC3\+G\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+EGR\+\_\+\+CC4\+G\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ae87478438e43366db04ac05db1db0e}{TIM\+\_\+\+EGR\+\_\+\+CC4\+G\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+EGR\+\_\+\+CC4\+G\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c4e5555dd3be8ab1e631d1053f4a305}{TIM\+\_\+\+EGR\+\_\+\+CC4G}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ae87478438e43366db04ac05db1db0e}{TIM\+\_\+\+EGR\+\_\+\+CC4\+G\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+EGR\+\_\+\+COMG\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab04646da2ee78ff6e2d4c483c8050d20}{TIM\+\_\+\+EGR\+\_\+\+COMG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+EGR\+\_\+\+COMG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb06f8bb364307695c7d6a028391de7b}{TIM\+\_\+\+EGR\+\_\+\+COMG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab04646da2ee78ff6e2d4c483c8050d20}{TIM\+\_\+\+EGR\+\_\+\+COMG\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+EGR\+\_\+\+TG\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedb01f674152f674c87c21b6147963d5}{TIM\+\_\+\+EGR\+\_\+\+TG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+EGR\+\_\+\+TG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2eabface433d6adaa2dee3df49852585}{TIM\+\_\+\+EGR\+\_\+\+TG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedb01f674152f674c87c21b6147963d5}{TIM\+\_\+\+EGR\+\_\+\+TG\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+EGR\+\_\+\+BG\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cbac05839c59f31bd13664890685941}{TIM\+\_\+\+EGR\+\_\+\+BG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+EGR\+\_\+\+BG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08c5635a0ac0ce5618485319a4fa0f18}{TIM\+\_\+\+EGR\+\_\+\+BG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cbac05839c59f31bd13664890685941}{TIM\+\_\+\+EGR\+\_\+\+BG\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae45972a14def2a4e25e20a688e535b80}{TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{TIM\+\_\+\+CCMR1\+\_\+\+CC1S}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae45972a14def2a4e25e20a688e535b80}{TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4968b5500d58d1aebce888da31eb5d}{TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga299207b757f31c9c02471ab5f4f59dbe}{TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae9383afb4e7ea68c9254f69461ec626}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9c5878e85ce02c22d8a374deebd1b6e}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae9383afb4e7ea68c9254f69461ec626}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+OC1\+PE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6ad2b511f62760051b61edc1d666b02}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aa54ddf87a4b339881a8d5368ec80eb}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6ad2b511f62760051b61edc1d666b02}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45e26a7685848c6cd8572038f06ceab1}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Msk}}~(0x7\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ddb3dc889733e71d812baa3873cb13b}{TIM\+\_\+\+CCMR1\+\_\+\+OC1M}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45e26a7685848c6cd8572038f06ceab1}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410a4752a98081bad8ab3f72b28e7c5f}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b5f6ec25063483641d6dc065d96d2b5}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac024f6b9972b940925ab5786ee38701b}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+2}}~(0x4\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+OC1\+CE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574f991bc328a80c9b44224e9a74d045}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+CE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+CE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f44c50cf9928d2afab014e2ca29baba}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+CE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574f991bc328a80c9b44224e9a74d045}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+CE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1df8354fa71992fddecba93c6309c7f3}{TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdb0986b78bea5b53ea61e4ddd667cbf}{TIM\+\_\+\+CCMR1\+\_\+\+CC2S}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1df8354fa71992fddecba93c6309c7f3}{TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52bb0e50c11c35dcf42aeff7f1c22874}{TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78303c37fdbe0be80f5fc7d21e9eba45}{TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+OC2\+FE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga376f7fd88a0dc62039e03bbc2fdd9569}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+FE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+FE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bf610cf77c3c6c936ce7c4f85992e6c}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+FE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga376f7fd88a0dc62039e03bbc2fdd9569}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+FE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+OC2\+PE\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga664936de978a62b290fe7da4c2b1c395}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabddbf508732039730125ab3e87e9d370}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga664936de978a62b290fe7da4c2b1c395}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7082e88c67576a8ce483e0534b0ae8cb}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Msk}}~(0x7\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2326bafe64ba2ebdde908d66219eaa6f}{TIM\+\_\+\+CCMR1\+\_\+\+OC2M}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7082e88c67576a8ce483e0534b0ae8cb}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbb68b91da16ffd509a6c7a2a397083c}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedb673b7e2c016191579de704eb842e4}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad039a41e5fe97ddf904a0f9f95eb539e}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+2}}~(0x4\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+OC2\+CE\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c788cd4e4e8549585b21e050bf91de5}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+CE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+CE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19a8dd4ea04d262ec4e97b5c7a8677a5}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+CE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c788cd4e4e8549585b21e050bf91de5}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+CE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a7ca2ec3b7bc576b7883702a45823d2}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab46b7186665f5308cd2ca52acfb63e72}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a7ca2ec3b7bc576b7883702a45823d2}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05673358a44aeaa56daefca67341b29d}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf42b75da9b2f127dca98b6ca616f7add}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8750e792254e281c4999de3fbf9e13}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Msk}}~(0x\+FUL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0ee123675d8b8f98b5a6eeeccf37912}{TIM\+\_\+\+CCMR1\+\_\+\+IC1F}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8750e792254e281c4999de3fbf9e13}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dde4afee556d2d8d22885f191da65a6}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga201491465e6864088210bccb8491be84}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaa55ab1e0109b055cabef579c32d67b}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+2}}~(0x4\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23da95530eb6d6451c7c9e451a580f42}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+3}}~(0x8\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa7570c3a71156c52b0d95b4199f5d3e}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e8e704f9ce5742f45e15e3b3126aa9d}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa7570c3a71156c52b0d95b4199f5d3e}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39206b27b5b1c5941b2a14ee8e2f1223}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae861d74943f3c045421f9fdc8b966841}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b1456053707716ae50feded2a118887}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Msk}}~(0x\+FUL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b942752d686c23323880ff576e7dffb}{TIM\+\_\+\+CCMR1\+\_\+\+IC2F}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b1456053707716ae50feded2a118887}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d75acd7072f28844074702683d8493f}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40e49318b54b16bda6fd7feea7c9a7dd}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga932148c784f5cbee4dfcafcbadaf0107}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+2}}~(0x4\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafece48b6f595ef9717d523fa23cea1e8}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+3}}~(0x8\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac236d456c1635745129611f040e50392}{TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2eabcc7e322b02c9c406b3ff70308260}{TIM\+\_\+\+CCMR2\+\_\+\+CC3S}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac236d456c1635745129611f040e50392}{TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68c04aea2e89f1e89bd323d6d6e5e6c0}{TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bed6648aad6e8d16196246b355452dc}{TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+OC3\+FE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef7fdd716098d6370d1fbef9ec6de226}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+FE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+FE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6d8d2847058747ce23a648668ce4dba}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+FE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef7fdd716098d6370d1fbef9ec6de226}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+FE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+OC3\+PE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga340c7064a44bc7478982f5ef7a7655f9}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga276fd2250d2b085b73ef51cb4c099d24}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga340c7064a44bc7478982f5ef7a7655f9}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e306d8b3f5f98f8bfb6002dc2a7ff06}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Msk}}~(0x7\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52095cae524adb237339bfee92e8168a}{TIM\+\_\+\+CCMR2\+\_\+\+OC3M}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e306d8b3f5f98f8bfb6002dc2a7ff06}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga899b26ffa9c5f30f143306b8598a537f}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91476ae2cc3449facafcad82569e14f8}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20394da7afcada6c3fc455b05004cff5}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+2}}~(0x4\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+OC3\+CE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga040e81b609666fec1f0476346bb8b942}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+CE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+CE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4209d414df704ce96c54abb2ea2df66a}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+CE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga040e81b609666fec1f0476346bb8b942}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+CE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66957133f2ac46cacb14834a6ad46b9b}{TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga294e216b50edd1c2f891143e1f971048}{TIM\+\_\+\+CCMR2\+\_\+\+CC4S}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66957133f2ac46cacb14834a6ad46b9b}{TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabebaa6bffd90b32563bd0fc1ff4a9499}{TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6386ec77a3a451954325a1512d44f893}{TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+OC4\+FE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01f0c4e1d96b5dde5af64ea95b2c3880}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+FE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+FE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70dc197250c2699d470aea1a7a42ad57}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+FE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01f0c4e1d96b5dde5af64ea95b2c3880}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+FE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+OC4\+PE\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28c07cee007c349ef4ba4a954b341ff4}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e951cd3f6593e321cf79b662a1deaaa}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28c07cee007c349ef4ba4a954b341ff4}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ffb46fed2d65aab83a895d8f791f84f}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Msk}}~(0x7\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbed61ff3ba57c7fe6d3386ce3b7af2b}{TIM\+\_\+\+CCMR2\+\_\+\+OC4M}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ffb46fed2d65aab83a895d8f791f84f}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad866f52cce9ce32e3c0d181007b82de5}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd97b1c86dd4953f3382fea317d165af}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga431e5cdc0f3dc02fa5a54aa5193ddbab}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+2}}~(0x4\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+OC4\+CE\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a3897ea2b9197cbc75507df645faefc}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+CE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+CE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1447dfe94bdd234382bb1f43307ea5c3}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+CE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a3897ea2b9197cbc75507df645faefc}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+CE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabec127dfbd39286e7467a88e42b0e2a2}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc3d11f2e968752bc9ec7131c986c3a6}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabec127dfbd39286e7467a88e42b0e2a2}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga588513395cbf8be6f4749c140fbf811c}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd27b9bdcc161c90dc1712074a66f29d}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac13900fc61a22d5b43f579e5854fa2c}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Msk}}~(0x\+FUL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad218af6bd1de72891e1b85d582b766cd}{TIM\+\_\+\+CCMR2\+\_\+\+IC3F}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac13900fc61a22d5b43f579e5854fa2c}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31d5450ebc9ac6ea833a2b341ceea061}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26f92a3f831685d6df7ab69e68181849}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e7d7a3c2686a6e31adc1adf2ce65df9}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+2}}~(0x4\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9696c3da027f2b292d077f1ab4cdd14b}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+3}}~(0x8\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga289328a0304739b4459fa74978be5aa4}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fd7591e2de10272f7fafb08cdd1b7b0}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga289328a0304739b4459fa74978be5aa4}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80f7d206409bc551eab06819e17451e4}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6690f5e98e02addd5e75643767c6d66}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f59cf5cc82d482d733a365cc7d887c}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Msk}}~(0x\+FUL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad51653fd06a591294d432385e794a19e}{TIM\+\_\+\+CCMR2\+\_\+\+IC4F}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f59cf5cc82d482d733a365cc7d887c}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d5fc8b9a6ea27582cb6c25f9654888c}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4dcc1562c0c017493e4ee6b32354e85}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b96de7db8b71ac7e414f247b871a53c}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+2}}~(0x4\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25d0f55e5b751f2caed6a943f5682a09}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+3}}~(0x8\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC1\+E\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga871be5249ffb7666a32f4e2e60e50a8c}{TIM\+\_\+\+CCER\+\_\+\+CC1\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC1\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f494b9881e7b97bb2d79f7ad4e79937}{TIM\+\_\+\+CCER\+\_\+\+CC1E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga871be5249ffb7666a32f4e2e60e50a8c}{TIM\+\_\+\+CCER\+\_\+\+CC1\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC1\+P\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3006ecce72e486321261536ae385732f}{TIM\+\_\+\+CCER\+\_\+\+CC1\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC1\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\+\_\+\+CCER\+\_\+\+CC1P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3006ecce72e486321261536ae385732f}{TIM\+\_\+\+CCER\+\_\+\+CC1\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC1\+NE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f84300589fc23c7ad7c688b77adffd6}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC1\+NE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813056b3f90a13c4432aeba55f28957e}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f84300589fc23c7ad7c688b77adffd6}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC1\+NP\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22ca6b2d577776a67d48e9a7e1863700}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC1\+NP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga403fc501d4d8de6cabee6b07acb81a36}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22ca6b2d577776a67d48e9a7e1863700}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NP\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC2\+E\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91010bed31fbd01d7013fe9be759b215}{TIM\+\_\+\+CCER\+\_\+\+CC2\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC2\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76392a4d63674cd0db0a55762458f16c}{TIM\+\_\+\+CCER\+\_\+\+CC2E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91010bed31fbd01d7013fe9be759b215}{TIM\+\_\+\+CCER\+\_\+\+CC2\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC2\+P\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95f10f70479dce9444a304a58dfa52e1}{TIM\+\_\+\+CCER\+\_\+\+CC2\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC2\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3136c6e776c6066509d298b6a9b34912}{TIM\+\_\+\+CCER\+\_\+\+CC2P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95f10f70479dce9444a304a58dfa52e1}{TIM\+\_\+\+CCER\+\_\+\+CC2\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC2\+NE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga395e49f88082d5e2144801c98047e03b}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC2\+NE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a784649120eddec31998f34323d4156}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga395e49f88082d5e2144801c98047e03b}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC2\+NP\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b294ed91060a15ee77651cd8e688e70}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC2\+NP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de559d8b16b16f3934fddd2aa969f}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b294ed91060a15ee77651cd8e688e70}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NP\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC3\+E\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga800a18a966d63d71dfc6cf7e3c18ca08}{TIM\+\_\+\+CCER\+\_\+\+CC3\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC3\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1da114e666b61f09cf25f50cdaa7f81f}{TIM\+\_\+\+CCER\+\_\+\+CC3E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga800a18a966d63d71dfc6cf7e3c18ca08}{TIM\+\_\+\+CCER\+\_\+\+CC3\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC3\+P\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga647aadf30c1f4c7850a025bce9e264a6}{TIM\+\_\+\+CCER\+\_\+\+CC3\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC3\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6220a5cd34c7a7a39e10c854aa00d2e5}{TIM\+\_\+\+CCER\+\_\+\+CC3P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga647aadf30c1f4c7850a025bce9e264a6}{TIM\+\_\+\+CCER\+\_\+\+CC3\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC3\+NE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34cbf30b58b4fa02ddc7c1bab93420b3}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC3\+NE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad46cce61d3bd83b64257ba75e54ee1aa}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34cbf30b58b4fa02ddc7c1bab93420b3}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC3\+NP\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga013c6bc2ba905dea2713cdef67f39c6f}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC3\+NP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4029686d3307111d3f9f4400e29e4521}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga013c6bc2ba905dea2713cdef67f39c6f}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NP\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC4\+E\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8f00da3ce9a145e9c7c0ece18706d05}{TIM\+\_\+\+CCER\+\_\+\+CC4\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC4\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga940b041ab5975311f42f26d314a4b621}{TIM\+\_\+\+CCER\+\_\+\+CC4E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8f00da3ce9a145e9c7c0ece18706d05}{TIM\+\_\+\+CCER\+\_\+\+CC4\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC4\+P\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22962f81c9abfc88ae30f50b5592d3a7}{TIM\+\_\+\+CCER\+\_\+\+CC4\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC4\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3faf23dc47e1b0877352d7f5a00f72e1}{TIM\+\_\+\+CCER\+\_\+\+CC4P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22962f81c9abfc88ae30f50b5592d3a7}{TIM\+\_\+\+CCER\+\_\+\+CC4\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC4\+NP\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e263b29e870a454c029f4a825f4f50e}{TIM\+\_\+\+CCER\+\_\+\+CC4\+NP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC4\+NP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b88bff3f38cec0617ce66fa5aef260}{TIM\+\_\+\+CCER\+\_\+\+CC4\+NP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e263b29e870a454c029f4a825f4f50e}{TIM\+\_\+\+CCER\+\_\+\+CC4\+NP\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac54bb0107f222981fe8c8416af521fd0}{TIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ TIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bc45c0315de82c1c3a38a243bcd00fc}{TIM\+\_\+\+CNT\+\_\+\+CNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac54bb0107f222981fe8c8416af521fd0}{TIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+PSC\+\_\+\+PSC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacff3a421342fafac2e25421084bd85df}{TIM\+\_\+\+PSC\+\_\+\+PSC\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ TIM\+\_\+\+PSC\+\_\+\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefb85e4000ddab0ada67c5964810da35}{TIM\+\_\+\+PSC\+\_\+\+PSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacff3a421342fafac2e25421084bd85df}{TIM\+\_\+\+PSC\+\_\+\+PSC\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga166174bde137aa84aec495eef6907ed3}{TIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ TIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace50256fdecc38f641050a4a3266e4d9}{TIM\+\_\+\+ARR\+\_\+\+ARR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga166174bde137aa84aec495eef6907ed3}{TIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+RCR\+\_\+\+REP\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06e8380ec8ac6138f401fa53833978fc}{TIM\+\_\+\+RCR\+\_\+\+REP\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ TIM\+\_\+\+RCR\+\_\+\+REP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcef8f28580e36cdfda3be1f7561afc7}{TIM\+\_\+\+RCR\+\_\+\+REP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06e8380ec8ac6138f401fa53833978fc}{TIM\+\_\+\+RCR\+\_\+\+REP\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCR1\+\_\+\+CCR1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1052d30a540b5332d39cc9e1e23587bb}{TIM\+\_\+\+CCR1\+\_\+\+CCR1\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ TIM\+\_\+\+CCR1\+\_\+\+CCR1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac927cc11eff415210dcf94657d8dfbe0}{TIM\+\_\+\+CCR1\+\_\+\+CCR1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1052d30a540b5332d39cc9e1e23587bb}{TIM\+\_\+\+CCR1\+\_\+\+CCR1\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCR2\+\_\+\+CCR2\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4ef3300e4399d1b036c2e28061d9dd1}{TIM\+\_\+\+CCR2\+\_\+\+CCR2\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ TIM\+\_\+\+CCR2\+\_\+\+CCR2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga751e5efd90bdd1fd5f38609f3f5762ba}{TIM\+\_\+\+CCR2\+\_\+\+CCR2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4ef3300e4399d1b036c2e28061d9dd1}{TIM\+\_\+\+CCR2\+\_\+\+CCR2\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCR3\+\_\+\+CCR3\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3983e861f1f4418bf3df69d263550024}{TIM\+\_\+\+CCR3\+\_\+\+CCR3\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ TIM\+\_\+\+CCR3\+\_\+\+CCR3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e85064d37d387851e95c5c1f35315a1}{TIM\+\_\+\+CCR3\+\_\+\+CCR3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3983e861f1f4418bf3df69d263550024}{TIM\+\_\+\+CCR3\+\_\+\+CCR3\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCR4\+\_\+\+CCR4\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e2e10599fa35e837f604584c742551f}{TIM\+\_\+\+CCR4\+\_\+\+CCR4\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ TIM\+\_\+\+CCR4\+\_\+\+CCR4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15c9dd67a6701b5498926ae536773eca}{TIM\+\_\+\+CCR4\+\_\+\+CCR4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e2e10599fa35e837f604584c742551f}{TIM\+\_\+\+CCR4\+\_\+\+CCR4\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c52bd0a743ce97111f4f7210f4f0875}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcf985e9c78f15e1e44b2bc4d2bafc67}{TIM\+\_\+\+BDTR\+\_\+\+DTG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c52bd0a743ce97111f4f7210f4f0875}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b575cca31b0e22ef1d5b842aa162bfc}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+0}}~(0x01\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f33ae1e9b7847a60032a60d0cc7f81d}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+1}}~(0x02\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f06a132eba960bd6cc972e3580d537c}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+2}}~(0x04\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7868643a65285fc7132f040c8950f43}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+3}}~(0x08\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga503b44e30a5fb77c34630d1faca70213}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+4}}~(0x10\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83a12ecb0a8dd21bc164d9a345ea564f}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+5}}~(0x20\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7d418cbd0db89991522cb6be34a017e}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+6}}~(0x40\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac945c8bcf5567912a88eb2acee53c45b}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+7}}~(0x80\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31c7b82190b30d879c3c7b3a46b9ab82}{TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e4215d17f0548dfcf0b15fe4d0f4651}{TIM\+\_\+\+BDTR\+\_\+\+LOCK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31c7b82190b30d879c3c7b3a46b9ab82}{TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbd1736c8172e7cd098bb591264b07bf}{TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga756df80ff8c34399435f52dca18e6eee}{TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+BDTR\+\_\+\+OSSI\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05ff8c5f843f6587554de55163a0f420}{TIM\+\_\+\+BDTR\+\_\+\+OSSI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+OSSI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1cf04e70ccf3d4aba5afcf2496a411a}{TIM\+\_\+\+BDTR\+\_\+\+OSSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05ff8c5f843f6587554de55163a0f420}{TIM\+\_\+\+BDTR\+\_\+\+OSSI\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+BDTR\+\_\+\+OSSR\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga396c60115df4f4f217ae3b2df15d130c}{TIM\+\_\+\+BDTR\+\_\+\+OSSR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+OSSR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9435f36d53c6be1107e57ab6a82c16e}{TIM\+\_\+\+BDTR\+\_\+\+OSSR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga396c60115df4f4f217ae3b2df15d130c}{TIM\+\_\+\+BDTR\+\_\+\+OSSR\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+BDTR\+\_\+\+BKE\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2272c6e4c575623c1f46f482cd957415}{TIM\+\_\+\+BDTR\+\_\+\+BKE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+BKE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74250b040dd9fd9c09dcc54cdd6d86d8}{TIM\+\_\+\+BDTR\+\_\+\+BKE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2272c6e4c575623c1f46f482cd957415}{TIM\+\_\+\+BDTR\+\_\+\+BKE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+BDTR\+\_\+\+BKP\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga101b7d11ccc8db986ee394ec26167130}{TIM\+\_\+\+BDTR\+\_\+\+BKP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+BKP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3247abbbf0d00260be051d176d88020e}{TIM\+\_\+\+BDTR\+\_\+\+BKP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga101b7d11ccc8db986ee394ec26167130}{TIM\+\_\+\+BDTR\+\_\+\+BKP\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+BDTR\+\_\+\+AOE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f2a293cb57e4e53908ff3968b44eda}{TIM\+\_\+\+BDTR\+\_\+\+AOE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+AOE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59f15008050f91fa3ecc9eaaa971a509}{TIM\+\_\+\+BDTR\+\_\+\+AOE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f2a293cb57e4e53908ff3968b44eda}{TIM\+\_\+\+BDTR\+\_\+\+AOE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+BDTR\+\_\+\+MOE\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaead4c63fdacf9c85e3c997275649aa8e}{TIM\+\_\+\+BDTR\+\_\+\+MOE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+MOE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga277a096614829feba2d0a4fbb7d3dffc}{TIM\+\_\+\+BDTR\+\_\+\+MOE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaead4c63fdacf9c85e3c997275649aa8e}{TIM\+\_\+\+BDTR\+\_\+\+MOE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga603bd90bfdd7e08fb4c749c926ae8d0d}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf9051ecac123cd89f9d2a835e4cde2e}{TIM\+\_\+\+DCR\+\_\+\+DBA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga603bd90bfdd7e08fb4c749c926ae8d0d}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf610e5fe4bb4b10736242df3b62bba}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+0}}~(0x01\+UL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a0185643c163930e30f0a1cf5fe364e}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+1}}~(0x02\+UL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa5a89b93b97b0968a7d5563a18ab9d1}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+2}}~(0x04\+UL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga105f44ff18cbbd4ff4d60368c9184430}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+3}}~(0x08\+UL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe1bc4b6dd7265dee2857f23d835b2dc}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+4}}~(0x10\+UL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19d5bc5ed6177c1603a35d52918e5068}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e197a78484567d4c6093c28265f3eb}{TIM\+\_\+\+DCR\+\_\+\+DBL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19d5bc5ed6177c1603a35d52918e5068}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga677195c0b4892bb6717564c0528126a9}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+0}}~(0x01\+UL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad427ba987877e491f7a2be60e320dbea}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+1}}~(0x02\+UL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga369926f2a8ca5cf635ded9bb4619189c}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+2}}~(0x04\+UL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f1ec849c41d1abd46c528a4ac378c03}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+3}}~(0x08\+UL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga607d7b87b1b4bf167aabad36f922a8f9}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+4}}~(0x10\+UL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+DMAR\+\_\+\+DMAB\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5d6d71391fa416ce5c1aa65e459d92a}{TIM\+\_\+\+DMAR\+\_\+\+DMAB\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ TIM\+\_\+\+DMAR\+\_\+\+DMAB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1afa2fc02bcd75c15122c4eb87d6cf83}{TIM\+\_\+\+DMAR\+\_\+\+DMAB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5d6d71391fa416ce5c1aa65e459d92a}{TIM\+\_\+\+DMAR\+\_\+\+DMAB\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+OR\+\_\+\+TI1\+\_\+\+RMP\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e8ec8a0faf4bc51e04f909e3b13708e}{TIM\+\_\+\+OR\+\_\+\+TI1\+\_\+\+RMP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+OR\+\_\+\+TI1\+\_\+\+RMP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd0ec0e64e354c9670015c91aaf54c2e}{TIM\+\_\+\+OR\+\_\+\+TI1\+\_\+\+RMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e8ec8a0faf4bc51e04f909e3b13708e}{TIM\+\_\+\+OR\+\_\+\+TI1\+\_\+\+RMP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59fa1246d851959d5231b5b0796fd3a5}{TIM\+\_\+\+OR\+\_\+\+TI1\+\_\+\+RMP\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+OR\+\_\+\+TI1\+\_\+\+RMP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98d9cdc55111a548e48df0819922852b}{TIM\+\_\+\+OR\+\_\+\+TI1\+\_\+\+RMP\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+OR\+\_\+\+TI1\+\_\+\+RMP\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+OR\+\_\+\+TI4\+\_\+\+RMP\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef046d565911337566adcc67904847ea}{TIM\+\_\+\+OR\+\_\+\+TI4\+\_\+\+RMP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+OR\+\_\+\+TI4\+\_\+\+RMP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2916847c3545c06578d7ba8c381a4c20}{TIM\+\_\+\+OR\+\_\+\+TI4\+\_\+\+RMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef046d565911337566adcc67904847ea}{TIM\+\_\+\+OR\+\_\+\+TI4\+\_\+\+RMP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9aea4f8a0abedbf08bb1e686933c1120}{TIM\+\_\+\+OR\+\_\+\+TI4\+\_\+\+RMP\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+OR\+\_\+\+TI4\+\_\+\+RMP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2a46aa18f15f2074b93233a18e85629}{TIM\+\_\+\+OR\+\_\+\+TI4\+\_\+\+RMP\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+OR\+\_\+\+TI4\+\_\+\+RMP\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+OR\+\_\+\+ITR1\+\_\+\+RMP\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bc0672804e61da192e6063e0bb82ed3}{TIM\+\_\+\+OR\+\_\+\+ITR1\+\_\+\+RMP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+OR\+\_\+\+ITR1\+\_\+\+RMP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f413eac7f503dfddc9a9914efa555ac}{TIM\+\_\+\+OR\+\_\+\+ITR1\+\_\+\+RMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bc0672804e61da192e6063e0bb82ed3}{TIM\+\_\+\+OR\+\_\+\+ITR1\+\_\+\+RMP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7141f22c81a83134d9bb35cdeca5549}{TIM\+\_\+\+OR\+\_\+\+ITR1\+\_\+\+RMP\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+OR\+\_\+\+ITR1\+\_\+\+RMP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ba54d02d962d04d2bdf16df11c7ccd0}{TIM\+\_\+\+OR\+\_\+\+ITR1\+\_\+\+RMP\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+OR\+\_\+\+ITR1\+\_\+\+RMP\+\_\+\+Pos)
\item 
\#define {\bfseries USART\+\_\+\+SR\+\_\+\+PE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83b7f81b87e70796a8cffaae0eb9ba9a}{USART\+\_\+\+SR\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+SR\+\_\+\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac88be3484245af8c1b271ae5c1b97a14}{USART\+\_\+\+SR\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83b7f81b87e70796a8cffaae0eb9ba9a}{USART\+\_\+\+SR\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+SR\+\_\+\+FE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3050686c973903a8821196e0a7166f3}{USART\+\_\+\+SR\+\_\+\+FE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+SR\+\_\+\+FE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9eb6fd3f820bd12e0b5a981de1894804}{USART\+\_\+\+SR\+\_\+\+FE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3050686c973903a8821196e0a7166f3}{USART\+\_\+\+SR\+\_\+\+FE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+SR\+\_\+\+NE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4150c4eff1939e0c1c474dce82ed76bf}{USART\+\_\+\+SR\+\_\+\+NE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+SR\+\_\+\+NE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8938468c5666a8305ade6d80d467c572}{USART\+\_\+\+SR\+\_\+\+NE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4150c4eff1939e0c1c474dce82ed76bf}{USART\+\_\+\+SR\+\_\+\+NE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+SR\+\_\+\+ORE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga654b0cd0fb1fdf02de8f1af223eca9d5}{USART\+\_\+\+SR\+\_\+\+ORE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+SR\+\_\+\+ORE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4560fc7a60df4bdf402fc7219ae7b558}{USART\+\_\+\+SR\+\_\+\+ORE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga654b0cd0fb1fdf02de8f1af223eca9d5}{USART\+\_\+\+SR\+\_\+\+ORE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+SR\+\_\+\+IDLE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2b2420f9c84d2adbb47dce8d0e65497}{USART\+\_\+\+SR\+\_\+\+IDLE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+SR\+\_\+\+IDLE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga336fa8c9965ce18c10972ac80ded611f}{USART\+\_\+\+SR\+\_\+\+IDLE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2b2420f9c84d2adbb47dce8d0e65497}{USART\+\_\+\+SR\+\_\+\+IDLE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64611f0aa4ba3dcafb6d934e831279e9}{USART\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0c99e2bb265b3d58a91aca7a93f7836}{USART\+\_\+\+SR\+\_\+\+RXNE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64611f0aa4ba3dcafb6d934e831279e9}{USART\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+SR\+\_\+\+TC\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga972584d838f708691ef3c153ad8233ac}{USART\+\_\+\+SR\+\_\+\+TC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+SR\+\_\+\+TC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76229b05ac37a5a688e6ba45851a29f1}{USART\+\_\+\+SR\+\_\+\+TC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga972584d838f708691ef3c153ad8233ac}{USART\+\_\+\+SR\+\_\+\+TC\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+SR\+\_\+\+TXE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe75a9021a84919f6c1ea3e3c08a23e0}{USART\+\_\+\+SR\+\_\+\+TXE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+SR\+\_\+\+TXE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65e9cddf0890113d405342f1d8b5b980}{USART\+\_\+\+SR\+\_\+\+TXE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe75a9021a84919f6c1ea3e3c08a23e0}{USART\+\_\+\+SR\+\_\+\+TXE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+SR\+\_\+\+LBD\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga233a2963e3a24a14f98865224183d93d}{USART\+\_\+\+SR\+\_\+\+LBD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+SR\+\_\+\+LBD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b868b59576f42421226d35628c6b628}{USART\+\_\+\+SR\+\_\+\+LBD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga233a2963e3a24a14f98865224183d93d}{USART\+\_\+\+SR\+\_\+\+LBD\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+SR\+\_\+\+CTS\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d241b440c4595aac4bdf1ffee9c22f9}{USART\+\_\+\+SR\+\_\+\+CTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+SR\+\_\+\+CTS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9250ae2793db0541e6c4bb8837424541}{USART\+\_\+\+SR\+\_\+\+CTS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d241b440c4595aac4bdf1ffee9c22f9}{USART\+\_\+\+SR\+\_\+\+CTS\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+DR\+\_\+\+DR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga911912bd628fd1fc33a1d8819d27e81f}{USART\+\_\+\+DR\+\_\+\+DR\+\_\+\+Msk}}~(0x1\+FFUL $<$$<$ USART\+\_\+\+DR\+\_\+\+DR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad84ad1e1d0202b41021e2d6e40486bff}{USART\+\_\+\+DR\+\_\+\+DR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga911912bd628fd1fc33a1d8819d27e81f}{USART\+\_\+\+DR\+\_\+\+DR\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+Fraction\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cc35155a1120da23f3fc72cb26b4aea}{USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+Fraction\+\_\+\+Msk}}~(0x\+FUL $<$$<$ USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+Fraction\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dfae31be4ec2c8a3b0905eff30c7046}{USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+Fraction}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cc35155a1120da23f3fc72cb26b4aea}{USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+Fraction\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+Mantissa\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace4259fb84cf5a9096ad62cd2453d28e}{USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+Mantissa\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+Mantissa\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60cfa3802798306b86231f828ed2e71e}{USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+Mantissa}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace4259fb84cf5a9096ad62cd2453d28e}{USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+Mantissa\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+SBK\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f06150e7efb4ee5858a0863c0af36e1}{USART\+\_\+\+CR1\+\_\+\+SBK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+SBK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac457c519baa28359ab7959fbe0c5cda1}{USART\+\_\+\+CR1\+\_\+\+SBK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f06150e7efb4ee5858a0863c0af36e1}{USART\+\_\+\+CR1\+\_\+\+SBK\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+RWU\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e0cafa55c289e39145287325f9d7cf4}{USART\+\_\+\+CR1\+\_\+\+RWU\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+RWU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d61ab5a4e2beaa3f591c56bd15a27b}{USART\+\_\+\+CR1\+\_\+\+RWU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e0cafa55c289e39145287325f9d7cf4}{USART\+\_\+\+CR1\+\_\+\+RWU\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+RE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625927bbfd40ce911de7183cae92e682}{USART\+\_\+\+CR1\+\_\+\+RE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+RE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada0d5d407a22264de847bc1b40a17aeb}{USART\+\_\+\+CR1\+\_\+\+RE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625927bbfd40ce911de7183cae92e682}{USART\+\_\+\+CR1\+\_\+\+RE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+TE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c5e02008c2fde7c5f0070d94ee77bce}{USART\+\_\+\+CR1\+\_\+\+TE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+TE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade7f090b04fd78b755b43357ecaa9622}{USART\+\_\+\+CR1\+\_\+\+TE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c5e02008c2fde7c5f0070d94ee77bce}{USART\+\_\+\+CR1\+\_\+\+TE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+IDLEIE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ad37a38ae2c8a059a922f5b33c5c2aa}{USART\+\_\+\+CR1\+\_\+\+IDLEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+IDLEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5221d09eebd12445a20f221bf98066f8}{USART\+\_\+\+CR1\+\_\+\+IDLEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ad37a38ae2c8a059a922f5b33c5c2aa}{USART\+\_\+\+CR1\+\_\+\+IDLEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+RXNEIE\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2e4ba1ab97599cbf7f182d2cfc80543}{USART\+\_\+\+CR1\+\_\+\+RXNEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+RXNEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91118f867adfdb2e805beea86666de04}{USART\+\_\+\+CR1\+\_\+\+RXNEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2e4ba1ab97599cbf7f182d2cfc80543}{USART\+\_\+\+CR1\+\_\+\+RXNEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3ff7666f8e81e2cf6d40bebaf0a84b7}{USART\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17130690a1ca95b972429eb64d4254e}{USART\+\_\+\+CR1\+\_\+\+TCIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3ff7666f8e81e2cf6d40bebaf0a84b7}{USART\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+TXEIE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65436dd25155a36250ee090dd940caa5}{USART\+\_\+\+CR1\+\_\+\+TXEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+TXEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70422871d15f974b464365e7fe1877e9}{USART\+\_\+\+CR1\+\_\+\+TXEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65436dd25155a36250ee090dd940caa5}{USART\+\_\+\+CR1\+\_\+\+TXEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+PEIE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad99fb4719a46d6d1d423d7ffe7ce06e1}{USART\+\_\+\+CR1\+\_\+\+PEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+PEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27405d413b6d355ccdb076d52fef6875}{USART\+\_\+\+CR1\+\_\+\+PEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad99fb4719a46d6d1d423d7ffe7ce06e1}{USART\+\_\+\+CR1\+\_\+\+PEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+PS\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08638afebc30caad3337f1faac6d904e}{USART\+\_\+\+CR1\+\_\+\+PS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+PS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e159d36ab2c93a2c1942df60e9eebbe}{USART\+\_\+\+CR1\+\_\+\+PS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08638afebc30caad3337f1faac6d904e}{USART\+\_\+\+CR1\+\_\+\+PS\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+PCE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60894c2937928b5ca83fe73e60e1c9c1}{USART\+\_\+\+CR1\+\_\+\+PCE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+PCE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60f8fcf084f9a8514efafb617c70b074}{USART\+\_\+\+CR1\+\_\+\+PCE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60894c2937928b5ca83fe73e60e1c9c1}{USART\+\_\+\+CR1\+\_\+\+PCE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+WAKE\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0bc41f3a11fced743f19684211eacd6}{USART\+\_\+\+CR1\+\_\+\+WAKE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+WAKE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad831dfc169fcf14b7284984dbecf322d}{USART\+\_\+\+CR1\+\_\+\+WAKE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0bc41f3a11fced743f19684211eacd6}{USART\+\_\+\+CR1\+\_\+\+WAKE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+M\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b5f5bc798207f9cc9e54ab080637634}{USART\+\_\+\+CR1\+\_\+\+M\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95f0288b9c6aaeca7cb6550a2e6833e2}{USART\+\_\+\+CR1\+\_\+M}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b5f5bc798207f9cc9e54ab080637634}{USART\+\_\+\+CR1\+\_\+\+M\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+UE\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8b32c050e6d9482a819e0107ceb9f83}{USART\+\_\+\+CR1\+\_\+\+UE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+UE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bb650676aaae4a5203f372d497d5947}{USART\+\_\+\+CR1\+\_\+\+UE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8b32c050e6d9482a819e0107ceb9f83}{USART\+\_\+\+CR1\+\_\+\+UE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+OVER8\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac009e53008167c20955efe87a147ea02}{USART\+\_\+\+CR1\+\_\+\+OVER8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+OVER8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed6caeb0cb48f1a7b34090f31a92a8e2}{USART\+\_\+\+CR1\+\_\+\+OVER8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac009e53008167c20955efe87a147ea02}{USART\+\_\+\+CR1\+\_\+\+OVER8\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+ADD\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7ee87cc9cdc865b0f5a61af0c26ec28}{USART\+\_\+\+CR2\+\_\+\+ADD\+\_\+\+Msk}}~(0x\+FUL $<$$<$ USART\+\_\+\+CR2\+\_\+\+ADD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ee77fac25142271ad56d49685e518b3}{USART\+\_\+\+CR2\+\_\+\+ADD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7ee87cc9cdc865b0f5a61af0c26ec28}{USART\+\_\+\+CR2\+\_\+\+ADD\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+LBDL\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8d54a2e633ef8dda121c9d5670a5de5}{USART\+\_\+\+CR2\+\_\+\+LBDL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+LBDL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f9bc41700717fd93548e0e95b6072ed}{USART\+\_\+\+CR2\+\_\+\+LBDL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8d54a2e633ef8dda121c9d5670a5de5}{USART\+\_\+\+CR2\+\_\+\+LBDL\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+LBDIE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad55383a0b8d928fd50c18c62faf44a7b}{USART\+\_\+\+CR2\+\_\+\+LBDIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+LBDIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa02ef5d22553f028ea48e5d9f08192b4}{USART\+\_\+\+CR2\+\_\+\+LBDIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad55383a0b8d928fd50c18c62faf44a7b}{USART\+\_\+\+CR2\+\_\+\+LBDIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+LBCL\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d515f33359c44365712bfbcf34c7e94}{USART\+\_\+\+CR2\+\_\+\+LBCL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+LBCL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a62e93ae7864e89622bdd92508b615e}{USART\+\_\+\+CR2\+\_\+\+LBCL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d515f33359c44365712bfbcf34c7e94}{USART\+\_\+\+CR2\+\_\+\+LBCL\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+CPHA\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65c8198c5780edaa8ef67706d7d1ea34}{USART\+\_\+\+CR2\+\_\+\+CPHA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+CPHA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga362976ce813e58310399d113d2cf09cb}{USART\+\_\+\+CR2\+\_\+\+CPHA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65c8198c5780edaa8ef67706d7d1ea34}{USART\+\_\+\+CR2\+\_\+\+CPHA\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+CPOL\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga182e2b837ab775c53868a37a1e4eb05a}{USART\+\_\+\+CR2\+\_\+\+CPOL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+CPOL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbb4336ac93d94d4e78f9fb7b3a0dc68}{USART\+\_\+\+CR2\+\_\+\+CPOL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga182e2b837ab775c53868a37a1e4eb05a}{USART\+\_\+\+CR2\+\_\+\+CPOL\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+CLKEN\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f6a20180f8b2ad531009b33ecec1ed2}{USART\+\_\+\+CR2\+\_\+\+CLKEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+CLKEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42a396cde02ffa0c4d3fd9817b6af853}{USART\+\_\+\+CR2\+\_\+\+CLKEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f6a20180f8b2ad531009b33ecec1ed2}{USART\+\_\+\+CR2\+\_\+\+CLKEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf73b228efa85f04a6b9a42e01b7f916c}{USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf993e483318ebcecffd18649de766dc6}{USART\+\_\+\+CR2\+\_\+\+STOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf73b228efa85f04a6b9a42e01b7f916c}{USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee6ee01c6e5325b378b2209ef20d0a61}{USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+0}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b24d14f0e5d1c76c878b08aad44d02b}{USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+1}}~(0x2\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+LINEN\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga500c59de0f57986002b962dc9bccfbe8}{USART\+\_\+\+CR2\+\_\+\+LINEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+LINEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8931efa62c29d92f5c0ec5a05f907ef}{USART\+\_\+\+CR2\+\_\+\+LINEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga500c59de0f57986002b962dc9bccfbe8}{USART\+\_\+\+CR2\+\_\+\+LINEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+EIE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac0414669386ae8dd26b993ddf96d7b0}{USART\+\_\+\+CR3\+\_\+\+EIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+EIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaed1a39c551b1641128f81893ff558d0}{USART\+\_\+\+CR3\+\_\+\+EIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac0414669386ae8dd26b993ddf96d7b0}{USART\+\_\+\+CR3\+\_\+\+EIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+IREN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3c0575491453dbd478d5a3413ac759c}{USART\+\_\+\+CR3\+\_\+\+IREN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+IREN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31c66373bfbae7724c836ac63b8411dd}{USART\+\_\+\+CR3\+\_\+\+IREN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3c0575491453dbd478d5a3413ac759c}{USART\+\_\+\+CR3\+\_\+\+IREN\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+IRLP\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67262b96751aebc3a04d3a6d46213633}{USART\+\_\+\+CR3\+\_\+\+IRLP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+IRLP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22af8d399f1adda62e31186f0309af80}{USART\+\_\+\+CR3\+\_\+\+IRLP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67262b96751aebc3a04d3a6d46213633}{USART\+\_\+\+CR3\+\_\+\+IRLP\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+HDSEL\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5553c10996ceb918244202407347848d}{USART\+\_\+\+CR3\+\_\+\+HDSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+HDSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac71129810fab0b46d91161a39e3f8d01}{USART\+\_\+\+CR3\+\_\+\+HDSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5553c10996ceb918244202407347848d}{USART\+\_\+\+CR3\+\_\+\+HDSEL\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+NACK\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga214ed21d5354e7a14f013fd4954e4d3a}{USART\+\_\+\+CR3\+\_\+\+NACK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+NACK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f3b70b2ee9ff0b59e952fd7ab04373c}{USART\+\_\+\+CR3\+\_\+\+NACK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga214ed21d5354e7a14f013fd4954e4d3a}{USART\+\_\+\+CR3\+\_\+\+NACK\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+SCEN\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff592b0d891ba78201de2e08cd9305b8}{USART\+\_\+\+CR3\+\_\+\+SCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+SCEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9180b9249a26988f71d4bb2b0c3eec27}{USART\+\_\+\+CR3\+\_\+\+SCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff592b0d891ba78201de2e08cd9305b8}{USART\+\_\+\+CR3\+\_\+\+SCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+DMAR\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dd0232a385ce9760635c92556c3eadf}{USART\+\_\+\+CR3\+\_\+\+DMAR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+DMAR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff130f15493c765353ec2fd605667c5a}{USART\+\_\+\+CR3\+\_\+\+DMAR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dd0232a385ce9760635c92556c3eadf}{USART\+\_\+\+CR3\+\_\+\+DMAR\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+DMAT\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga114a52251ccd0dae87055bbd336add29}{USART\+\_\+\+CR3\+\_\+\+DMAT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+DMAT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bb515d3814d448f84e2c98bf44f3993}{USART\+\_\+\+CR3\+\_\+\+DMAT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga114a52251ccd0dae87055bbd336add29}{USART\+\_\+\+CR3\+\_\+\+DMAT\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+RTSE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae20cda51a847495ad5f32c5f5c252152}{USART\+\_\+\+CR3\+\_\+\+RTSE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+RTSE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c5d6fcd84a4728cda578a0339b4cac2}{USART\+\_\+\+CR3\+\_\+\+RTSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae20cda51a847495ad5f32c5f5c252152}{USART\+\_\+\+CR3\+\_\+\+RTSE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+CTSE\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97e4c254d292233d827a898bda170fa4}{USART\+\_\+\+CR3\+\_\+\+CTSE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+CTSE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa125f026b1ca2d76eab48b191baed265}{USART\+\_\+\+CR3\+\_\+\+CTSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97e4c254d292233d827a898bda170fa4}{USART\+\_\+\+CR3\+\_\+\+CTSE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+CTSIE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ca77aa980a93f5b35bf318c20f500cc}{USART\+\_\+\+CR3\+\_\+\+CTSIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+CTSIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga636d5ec2e9556949fc68d13ad45a1e90}{USART\+\_\+\+CR3\+\_\+\+CTSIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ca77aa980a93f5b35bf318c20f500cc}{USART\+\_\+\+CR3\+\_\+\+CTSIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+ONEBIT\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09e3e99ce53ca74ca3396b63a51f18ac}{USART\+\_\+\+CR3\+\_\+\+ONEBIT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+ONEBIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a96fb1a7beab602cbc8cb0393593826}{USART\+\_\+\+CR3\+\_\+\+ONEBIT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09e3e99ce53ca74ca3396b63a51f18ac}{USART\+\_\+\+CR3\+\_\+\+ONEBIT\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga742100366bd139204afb3402a052a588}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0b423f0f4baf7d510ea70477e5c9203}{USART\+\_\+\+GTPR\+\_\+\+PSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga742100366bd139204afb3402a052a588}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c49c90d83a0e3746b56b2a0a3b0ddcb}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+0}}~(0x01\+UL $<$$<$ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8eab5000ab993991d0da8ffbd386c92b}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+1}}~(0x02\+UL $<$$<$ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d74604b6e1ab08a45ea4fe6b3f6b5cd}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+2}}~(0x04\+UL $<$$<$ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b6b237fcac675f8f047c4ff64248486}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+3}}~(0x08\+UL $<$$<$ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1c0e92df8edb974008b3d37d12f655a}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+4}}~(0x10\+UL $<$$<$ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12dda4877432bc181c9684b0830b1b7b}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+5}}~(0x20\+UL $<$$<$ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga045e834b03e7a06b2005a13923af424a}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+6}}~(0x40\+UL $<$$<$ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3da67d3c9c3abf436098a86477d2dfc}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+7}}~(0x80\+UL $<$$<$ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Pos)
\item 
\#define {\bfseries USART\+\_\+\+GTPR\+\_\+\+GT\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddc06fc01cf5031610706007672f2780}{USART\+\_\+\+GTPR\+\_\+\+GT\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ USART\+\_\+\+GTPR\+\_\+\+GT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e927fad0bfa430f54007e158e01f43b}{USART\+\_\+\+GTPR\+\_\+\+GT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddc06fc01cf5031610706007672f2780}{USART\+\_\+\+GTPR\+\_\+\+GT\+\_\+\+Msk}}
\item 
\#define {\bfseries WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8676c7d294b92a9ea0d0f1b088308ed}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga400774feb33ed7544d57d6a0a76e0f70}{WWDG\+\_\+\+CR\+\_\+T}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8676c7d294b92a9ea0d0f1b088308ed}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga305c0da4633020b9696d64a1785fa29c}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+0}}~(0x01\+UL $<$$<$ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44e5ea3baea1e37b0446e56e910c3409}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+1}}~(0x02\+UL $<$$<$ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67e7b9fa1867ecd6a9dd4b28381e4229}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+2}}~(0x04\+UL $<$$<$ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64ede5bff80b5b979a44d073205f5930}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+3}}~(0x08\+UL $<$$<$ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbc9c4a71473ceb1fde58a1d6054a7fe}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+4}}~(0x10\+UL $<$$<$ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f41b8c9b91c0632521373203bcb5b64}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+5}}~(0x20\+UL $<$$<$ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8abc0d44e390aabc2c7f787f2ed0b632}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+6}}~(0x40\+UL $<$$<$ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos)
\item 
\#define {\bfseries WWDG\+\_\+\+CR\+\_\+\+T0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga305c0da4633020b9696d64a1785fa29c}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+0}}
\item 
\#define {\bfseries WWDG\+\_\+\+CR\+\_\+\+T1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44e5ea3baea1e37b0446e56e910c3409}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+1}}
\item 
\#define {\bfseries WWDG\+\_\+\+CR\+\_\+\+T2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67e7b9fa1867ecd6a9dd4b28381e4229}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+2}}
\item 
\#define {\bfseries WWDG\+\_\+\+CR\+\_\+\+T3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64ede5bff80b5b979a44d073205f5930}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+3}}
\item 
\#define {\bfseries WWDG\+\_\+\+CR\+\_\+\+T4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbc9c4a71473ceb1fde58a1d6054a7fe}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+4}}
\item 
\#define {\bfseries WWDG\+\_\+\+CR\+\_\+\+T5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f41b8c9b91c0632521373203bcb5b64}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+5}}
\item 
\#define {\bfseries WWDG\+\_\+\+CR\+\_\+\+T6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8abc0d44e390aabc2c7f787f2ed0b632}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+6}}
\item 
\#define {\bfseries WWDG\+\_\+\+CR\+\_\+\+WDGA\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06bd586be3859790f803c1275ea52390}{WWDG\+\_\+\+CR\+\_\+\+WDGA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ WWDG\+\_\+\+CR\+\_\+\+WDGA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab647e9997b8b8e67de72af1aaea3f52f}{WWDG\+\_\+\+CR\+\_\+\+WDGA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06bd586be3859790f803c1275ea52390}{WWDG\+\_\+\+CR\+\_\+\+WDGA\+\_\+\+Msk}}
\item 
\#define {\bfseries WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aed21af49014ce535798f9beead136d}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfbb9991bd6a3699399ca569c71fe8c9}{WWDG\+\_\+\+CFR\+\_\+W}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aed21af49014ce535798f9beead136d}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26f4016f9990c2657acdf7521233d16d}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+0}}~(0x01\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga546410b3ec62e976c0f590cf9f216bb3}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+1}}~(0x02\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3de841283deaea061d977392805211d}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+2}}~(0x04\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0394248f2a4e4b6ba6c28024fa961a99}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+3}}~(0x08\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25594b7ced3e1277b636caf02416a4e7}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+4}}~(0x10\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e730800b000f6fe3be5ea43a6e29cf9}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+5}}~(0x20\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fc25f8d5c23a76d364c1cb5d7518a17}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+6}}~(0x40\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos)
\item 
\#define {\bfseries WWDG\+\_\+\+CFR\+\_\+\+W0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26f4016f9990c2657acdf7521233d16d}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+0}}
\item 
\#define {\bfseries WWDG\+\_\+\+CFR\+\_\+\+W1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga546410b3ec62e976c0f590cf9f216bb3}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+1}}
\item 
\#define {\bfseries WWDG\+\_\+\+CFR\+\_\+\+W2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3de841283deaea061d977392805211d}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+2}}
\item 
\#define {\bfseries WWDG\+\_\+\+CFR\+\_\+\+W3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0394248f2a4e4b6ba6c28024fa961a99}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+3}}
\item 
\#define {\bfseries WWDG\+\_\+\+CFR\+\_\+\+W4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25594b7ced3e1277b636caf02416a4e7}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+4}}
\item 
\#define {\bfseries WWDG\+\_\+\+CFR\+\_\+\+W5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e730800b000f6fe3be5ea43a6e29cf9}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+5}}
\item 
\#define {\bfseries WWDG\+\_\+\+CFR\+\_\+\+W6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fc25f8d5c23a76d364c1cb5d7518a17}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+6}}
\item 
\#define {\bfseries WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga627018d443463abccf249b1b848e2b64}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Msk}}~(0x3\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga067b1d8238f1d5613481aba71a946638}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga627018d443463abccf249b1b848e2b64}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab94b761166186987f91d342a5f79695}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+0}}~(0x1\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9120ceb094ab327ec766a06fc66ef401}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+1}}~(0x2\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Pos)
\item 
\#define {\bfseries WWDG\+\_\+\+CFR\+\_\+\+WDGTB0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab94b761166186987f91d342a5f79695}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+0}}
\item 
\#define {\bfseries WWDG\+\_\+\+CFR\+\_\+\+WDGTB1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9120ceb094ab327ec766a06fc66ef401}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+1}}
\item 
\#define {\bfseries WWDG\+\_\+\+CFR\+\_\+\+EWI\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca4ed7e970421b1b4b4b0f94e3296117}{WWDG\+\_\+\+CFR\+\_\+\+EWI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+EWI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga931941dc5d795502371ac5dd8fbac1e9}{WWDG\+\_\+\+CFR\+\_\+\+EWI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca4ed7e970421b1b4b4b0f94e3296117}{WWDG\+\_\+\+CFR\+\_\+\+EWI\+\_\+\+Msk}}
\item 
\#define {\bfseries WWDG\+\_\+\+SR\+\_\+\+EWIF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga284cdb5e7c17598a03a9a0790dd7508c}{WWDG\+\_\+\+SR\+\_\+\+EWIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ WWDG\+\_\+\+SR\+\_\+\+EWIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96cf9ddd91b6079c5aceef6f3e857b69}{WWDG\+\_\+\+SR\+\_\+\+EWIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga284cdb5e7c17598a03a9a0790dd7508c}{WWDG\+\_\+\+SR\+\_\+\+EWIF\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+IDCODE\+\_\+\+DEV\+\_\+\+ID\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf18661126fecb64b8c7d7d4e590fb33}{DBGMCU\+\_\+\+IDCODE\+\_\+\+DEV\+\_\+\+ID\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ DBGMCU\+\_\+\+IDCODE\+\_\+\+DEV\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+IDCODE\+\_\+\+DEV\+\_\+\+ID}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf18661126fecb64b8c7d7d4e590fb33}{DBGMCU\+\_\+\+IDCODE\+\_\+\+DEV\+\_\+\+ID\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d92c620aed9b19c7e8d9d12f743b258}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d92c620aed9b19c7e8d9d12f743b258}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+SLEEP\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga127e0531bc305bb460fd2417106bee61}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+SLEEP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+SLEEP\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+SLEEP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga127e0531bc305bb460fd2417106bee61}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+SLEEP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOP\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71cd122085cdadba462f9e251ac35349}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71cd122085cdadba462f9e251ac35349}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBY\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52e9a797b04f9577456af2499f5bd9ff}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBY\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBY}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52e9a797b04f9577456af2499f5bd9ff}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBY\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+IOEN\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18007dc2c11d41a5dc449e37cb8c0c56}{DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+IOEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+IOEN\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+IOEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18007dc2c11d41a5dc449e37cb8c0c56}{DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+IOEN\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad641a08b344645d47a0789ffa25d7079}{DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad641a08b344645d47a0789ffa25d7079}{DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d41a4027853783633d929a43f8d6d85}{DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+0}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ba3a830051b53d43d850768242c503e}{DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+1}}~(0x2\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+STOP\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf96a2b1fb00169f78d3c8fb050ca35be}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+STOP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf96a2b1fb00169f78d3c8fb050ca35be}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+STOP\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab210ab764b68711904243c0d11631b8}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+STOP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab210ab764b68711904243c0d11631b8}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM4\+\_\+\+STOP\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7dfb56349db84ef1ef5753e13cf2f48}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM4\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM4\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM4\+\_\+\+STOP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7dfb56349db84ef1ef5753e13cf2f48}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM4\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM5\+\_\+\+STOP\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4e288f717db03126942d03a1a6fafd8}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM5\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM5\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM5\+\_\+\+STOP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4e288f717db03126942d03a1a6fafd8}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM5\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM6\+\_\+\+STOP\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3215a197f13b82287892283886326d1}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM6\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM6\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM6\+\_\+\+STOP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3215a197f13b82287892283886326d1}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM6\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM7\+\_\+\+STOP\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29df0ea459e1900942f3e26141e0f9dd}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM7\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM7\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM7\+\_\+\+STOP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29df0ea459e1900942f3e26141e0f9dd}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM7\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM12\+\_\+\+STOP\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfcabcb2e0efbe9e76b3eae58b30943b}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM12\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM12\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM12\+\_\+\+STOP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfcabcb2e0efbe9e76b3eae58b30943b}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM12\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM13\+\_\+\+STOP\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e25332c23efcacd48317de37e337af6}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM13\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM13\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM13\+\_\+\+STOP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e25332c23efcacd48317de37e337af6}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM13\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM14\+\_\+\+STOP\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeec836ee0ced45ad06aa4b025f13987e}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM14\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM14\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM14\+\_\+\+STOP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeec836ee0ced45ad06aa4b025f13987e}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM14\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+RTC\+\_\+\+STOP\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7fefeace05cb28675d23037f7b3966a}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+RTC\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+RTC\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+RTC\+\_\+\+STOP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7fefeace05cb28675d23037f7b3966a}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+RTC\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f24695b718a52f4a91297ee3c512db4}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f24695b718a52f4a91297ee3c512db4}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a7937e3a29764f7e80895b8fbe81baa}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a7937e3a29764f7e80895b8fbe81baa}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+SMBUS\+\_\+\+TIMEOUT\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga202de646d5890eec98b04ad2be808604}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+SMBUS\+\_\+\+TIMEOUT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+SMBUS\+\_\+\+TIMEOUT\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+SMBUS\+\_\+\+TIMEOUT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga202de646d5890eec98b04ad2be808604}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+SMBUS\+\_\+\+TIMEOUT\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C2\+\_\+\+SMBUS\+\_\+\+TIMEOUT\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae03e6603b8d1af65a2b5c026c8379908}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C2\+\_\+\+SMBUS\+\_\+\+TIMEOUT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C2\+\_\+\+SMBUS\+\_\+\+TIMEOUT\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C2\+\_\+\+SMBUS\+\_\+\+TIMEOUT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae03e6603b8d1af65a2b5c026c8379908}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C2\+\_\+\+SMBUS\+\_\+\+TIMEOUT\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C3\+\_\+\+SMBUS\+\_\+\+TIMEOUT\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ebb7cd7e57d8d9888025cfbdea082b4}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C3\+\_\+\+SMBUS\+\_\+\+TIMEOUT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C3\+\_\+\+SMBUS\+\_\+\+TIMEOUT\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C3\+\_\+\+SMBUS\+\_\+\+TIMEOUT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ebb7cd7e57d8d9888025cfbdea082b4}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+I2\+C3\+\_\+\+SMBUS\+\_\+\+TIMEOUT\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+CAN1\+\_\+\+STOP\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72cf0d5d23a0ac36f3c4c5515082221d}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+CAN1\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+CAN1\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+CAN1\+\_\+\+STOP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72cf0d5d23a0ac36f3c4c5515082221d}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+CAN1\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+CAN2\+\_\+\+STOP\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6c0ae534d156b18cd9254ab942f88ff}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+CAN2\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+CAN2\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+CAN2\+\_\+\+STOP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6c0ae534d156b18cd9254ab942f88ff}{DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+CAN2\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+IWDEG\+\_\+\+STOP}~DBGMCU\+\_\+\+APB1\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74cb9644d7d1eaf1a71254121f926169}{DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74cb9644d7d1eaf1a71254121f926169}{DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM8\+\_\+\+STOP\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98002708ee350ecf61a72911df9850b5}{DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM8\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM8\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM8\+\_\+\+STOP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98002708ee350ecf61a72911df9850b5}{DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM8\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM9\+\_\+\+STOP\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga983432f2957617c4215fe406dd932080}{DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM9\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM9\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM9\+\_\+\+STOP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga983432f2957617c4215fe406dd932080}{DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM9\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM10\+\_\+\+STOP\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9390f2c13a5b525bd1e7bbd6501c7a67}{DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM10\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM10\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM10\+\_\+\+STOP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9390f2c13a5b525bd1e7bbd6501c7a67}{DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM10\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM11\+\_\+\+STOP\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea914b4c8a46cb0be4909dfd4e3199d6}{DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM11\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM11\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM11\+\_\+\+STOP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea914b4c8a46cb0be4909dfd4e3199d6}{DBGMCU\+\_\+\+APB2\+\_\+\+FZ\+\_\+\+DBG\+\_\+\+TIM11\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+CSTF\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6fe37e3c68078da1150a1f86a34a1f1}{ETH\+\_\+\+MACCR\+\_\+\+CSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACCR\+\_\+\+CSTF\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+CSTF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6fe37e3c68078da1150a1f86a34a1f1}{ETH\+\_\+\+MACCR\+\_\+\+CSTF\+\_\+\+Msk}}       /\texorpdfstring{$\ast$}{*} CRC stripping for Type frames \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+WD\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dbb23089a2b3d19fd5deb5009a527f3}{ETH\+\_\+\+MACCR\+\_\+\+WD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACCR\+\_\+\+WD\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+WD}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dbb23089a2b3d19fd5deb5009a527f3}{ETH\+\_\+\+MACCR\+\_\+\+WD\+\_\+\+Msk}}         /\texorpdfstring{$\ast$}{*} Watchdog disable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+JD\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab36b8e9295e605680052d61f262843fc}{ETH\+\_\+\+MACCR\+\_\+\+JD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACCR\+\_\+\+JD\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+JD}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab36b8e9295e605680052d61f262843fc}{ETH\+\_\+\+MACCR\+\_\+\+JD\+\_\+\+Msk}}         /\texorpdfstring{$\ast$}{*} Jabber disable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+IFG\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0081ebdecc02644f5a0a5304478e2f9c}{ETH\+\_\+\+MACCR\+\_\+\+IFG\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ETH\+\_\+\+MACCR\+\_\+\+IFG\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+IFG}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0081ebdecc02644f5a0a5304478e2f9c}{ETH\+\_\+\+MACCR\+\_\+\+IFG\+\_\+\+Msk}}        /\texorpdfstring{$\ast$}{*} Inter-\/frame gap \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+IFG\+\_\+96\+Bit}~0x00000000U              /\texorpdfstring{$\ast$}{*} Minimum IFG between frames during transmission is 96Bit \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+IFG\+\_\+88\+Bit}~0x00020000U              /\texorpdfstring{$\ast$}{*} Minimum IFG between frames during transmission is 88Bit \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+IFG\+\_\+80\+Bit}~0x00040000U              /\texorpdfstring{$\ast$}{*} Minimum IFG between frames during transmission is 80\+Bit \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+IFG\+\_\+72\+Bit}~0x00060000U              /\texorpdfstring{$\ast$}{*} Minimum IFG between frames during transmission is 72Bit \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+IFG\+\_\+64\+Bit}~0x00080000U              /\texorpdfstring{$\ast$}{*} Minimum IFG between frames during transmission is 64Bit \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+IFG\+\_\+56\+Bit}~0x000\+A0000U              /\texorpdfstring{$\ast$}{*} Minimum IFG between frames during transmission is 56Bit \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+IFG\+\_\+48\+Bit}~0x000\+C0000U              /\texorpdfstring{$\ast$}{*} Minimum IFG between frames during transmission is 48Bit \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+IFG\+\_\+40\+Bit}~0x000\+E0000U              /\texorpdfstring{$\ast$}{*} Minimum IFG between frames during transmission is 40\+Bit \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+CSD\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad18e8d3284ce4ec318027d9f3d8ca491}{ETH\+\_\+\+MACCR\+\_\+\+CSD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACCR\+\_\+\+CSD\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+CSD}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad18e8d3284ce4ec318027d9f3d8ca491}{ETH\+\_\+\+MACCR\+\_\+\+CSD\+\_\+\+Msk}}        /\texorpdfstring{$\ast$}{*} Carrier sense disable (during transmission) \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+FES\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f5dd4cb0742fd13187a8c200bb1f041}{ETH\+\_\+\+MACCR\+\_\+\+FES\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACCR\+\_\+\+FES\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+FES}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f5dd4cb0742fd13187a8c200bb1f041}{ETH\+\_\+\+MACCR\+\_\+\+FES\+\_\+\+Msk}}        /\texorpdfstring{$\ast$}{*} Fast ethernet speed \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+ROD\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7217c59c6e0a4c0fa327e7f5b40a435b}{ETH\+\_\+\+MACCR\+\_\+\+ROD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACCR\+\_\+\+ROD\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+ROD}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7217c59c6e0a4c0fa327e7f5b40a435b}{ETH\+\_\+\+MACCR\+\_\+\+ROD\+\_\+\+Msk}}        /\texorpdfstring{$\ast$}{*} Receive own disable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+LM\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8a68cc960648c12120c8b374bdd8716}{ETH\+\_\+\+MACCR\+\_\+\+LM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACCR\+\_\+\+LM\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+LM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8a68cc960648c12120c8b374bdd8716}{ETH\+\_\+\+MACCR\+\_\+\+LM\+\_\+\+Msk}}         /\texorpdfstring{$\ast$}{*} loopback mode \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+DM\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36a3d885827efdd8dff930201dfee8cb}{ETH\+\_\+\+MACCR\+\_\+\+DM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACCR\+\_\+\+DM\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+DM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36a3d885827efdd8dff930201dfee8cb}{ETH\+\_\+\+MACCR\+\_\+\+DM\+\_\+\+Msk}}         /\texorpdfstring{$\ast$}{*} Duplex mode \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+IPCO\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8366318e6b656e2f84664b29cf67d4f5}{ETH\+\_\+\+MACCR\+\_\+\+IPCO\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACCR\+\_\+\+IPCO\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+IPCO}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8366318e6b656e2f84664b29cf67d4f5}{ETH\+\_\+\+MACCR\+\_\+\+IPCO\+\_\+\+Msk}}       /\texorpdfstring{$\ast$}{*} IP Checksum offload \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+RD\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab35d6a69246d8b8e0df616af385338d8}{ETH\+\_\+\+MACCR\+\_\+\+RD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACCR\+\_\+\+RD\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+RD}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab35d6a69246d8b8e0df616af385338d8}{ETH\+\_\+\+MACCR\+\_\+\+RD\+\_\+\+Msk}}         /\texorpdfstring{$\ast$}{*} Retry disable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+APCS\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64b76db821d5aacb94dd0ad98b9343b1}{ETH\+\_\+\+MACCR\+\_\+\+APCS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACCR\+\_\+\+APCS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+APCS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64b76db821d5aacb94dd0ad98b9343b1}{ETH\+\_\+\+MACCR\+\_\+\+APCS\+\_\+\+Msk}}       /\texorpdfstring{$\ast$}{*} Automatic Pad/CRC stripping \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+BL\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ec3ac5f3f2541425180e8a899d3501f}{ETH\+\_\+\+MACCR\+\_\+\+BL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ETH\+\_\+\+MACCR\+\_\+\+BL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0fab432a0d01c8c1786b3d48489c0f9}{ETH\+\_\+\+MACCR\+\_\+\+BL}}
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+BL\+\_\+10}~0x00000000U              /\texorpdfstring{$\ast$}{*} k = min (n, 10) \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+BL\+\_\+8}~0x00000020U              /\texorpdfstring{$\ast$}{*} k = min (n, 8) \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+BL\+\_\+4}~0x00000040U              /\texorpdfstring{$\ast$}{*} k = min (n, 4) \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+BL\+\_\+1}~0x00000060U              /\texorpdfstring{$\ast$}{*} k = min (n, 1) \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+DC\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga725e7bba118c5f2780295c555a3ba916}{ETH\+\_\+\+MACCR\+\_\+\+DC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACCR\+\_\+\+DC\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+DC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga725e7bba118c5f2780295c555a3ba916}{ETH\+\_\+\+MACCR\+\_\+\+DC\+\_\+\+Msk}}         /\texorpdfstring{$\ast$}{*} Defferal check \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+TE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddcad0319763dc5cdb282dda26a50634}{ETH\+\_\+\+MACCR\+\_\+\+TE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACCR\+\_\+\+TE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+TE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddcad0319763dc5cdb282dda26a50634}{ETH\+\_\+\+MACCR\+\_\+\+TE\+\_\+\+Msk}}         /\texorpdfstring{$\ast$}{*} Transmitter enable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+RE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga074212b9bb2b4d5991e91277fdd6b18a}{ETH\+\_\+\+MACCR\+\_\+\+RE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACCR\+\_\+\+RE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACCR\+\_\+\+RE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga074212b9bb2b4d5991e91277fdd6b18a}{ETH\+\_\+\+MACCR\+\_\+\+RE\+\_\+\+Msk}}         /\texorpdfstring{$\ast$}{*} Receiver enable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACFFR\+\_\+\+RA\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a98d8a880edf71d2b6fbf245adcbe4b}{ETH\+\_\+\+MACFFR\+\_\+\+RA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACFFR\+\_\+\+RA\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACFFR\+\_\+\+RA}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a98d8a880edf71d2b6fbf245adcbe4b}{ETH\+\_\+\+MACFFR\+\_\+\+RA\+\_\+\+Msk}}        /\texorpdfstring{$\ast$}{*} Receive all \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACFFR\+\_\+\+HPF\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cb1611ef661179353862262e5685c53}{ETH\+\_\+\+MACFFR\+\_\+\+HPF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACFFR\+\_\+\+HPF\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACFFR\+\_\+\+HPF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cb1611ef661179353862262e5685c53}{ETH\+\_\+\+MACFFR\+\_\+\+HPF\+\_\+\+Msk}}       /\texorpdfstring{$\ast$}{*} Hash or perfect filter \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACFFR\+\_\+\+SAF\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aad930295c276453e51c416902b52cc}{ETH\+\_\+\+MACFFR\+\_\+\+SAF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACFFR\+\_\+\+SAF\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACFFR\+\_\+\+SAF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aad930295c276453e51c416902b52cc}{ETH\+\_\+\+MACFFR\+\_\+\+SAF\+\_\+\+Msk}}       /\texorpdfstring{$\ast$}{*} Source address filter enable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACFFR\+\_\+\+SAIF\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfa7482e8b8e0d949875ed2e94f3b5f7}{ETH\+\_\+\+MACFFR\+\_\+\+SAIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACFFR\+\_\+\+SAIF\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACFFR\+\_\+\+SAIF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfa7482e8b8e0d949875ed2e94f3b5f7}{ETH\+\_\+\+MACFFR\+\_\+\+SAIF\+\_\+\+Msk}}      /\texorpdfstring{$\ast$}{*} SA inverse filtering \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACFFR\+\_\+\+PCF\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga066564941ff14e4ee4110870be454835}{ETH\+\_\+\+MACFFR\+\_\+\+PCF\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ETH\+\_\+\+MACFFR\+\_\+\+PCF\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACFFR\+\_\+\+PCF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga066564941ff14e4ee4110870be454835}{ETH\+\_\+\+MACFFR\+\_\+\+PCF\+\_\+\+Msk}}       /\texorpdfstring{$\ast$}{*} Pass control frames\+: 3 cases \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACFFR\+\_\+\+PCF\+\_\+\+Block\+All\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5382075fb7e487b0c2a1a97f0c1d0276}{ETH\+\_\+\+MACFFR\+\_\+\+PCF\+\_\+\+Block\+All\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACFFR\+\_\+\+PCF\+\_\+\+Block\+All\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACFFR\+\_\+\+PCF\+\_\+\+Block\+All}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5382075fb7e487b0c2a1a97f0c1d0276}{ETH\+\_\+\+MACFFR\+\_\+\+PCF\+\_\+\+Block\+All\+\_\+\+Msk}} /\texorpdfstring{$\ast$}{*} MAC filters all control frames from reaching the application \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACFFR\+\_\+\+PCF\+\_\+\+Forward\+All\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga600b088ad4e2326651b1b8d066a85a0c}{ETH\+\_\+\+MACFFR\+\_\+\+PCF\+\_\+\+Forward\+All\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACFFR\+\_\+\+PCF\+\_\+\+Forward\+All\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACFFR\+\_\+\+PCF\+\_\+\+Forward\+All}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga600b088ad4e2326651b1b8d066a85a0c}{ETH\+\_\+\+MACFFR\+\_\+\+PCF\+\_\+\+Forward\+All\+\_\+\+Msk}} /\texorpdfstring{$\ast$}{*} MAC forwards all control frames to application even if they fail the Address Filter \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACFFR\+\_\+\+PCF\+\_\+\+Forward\+Passed\+Addr\+Filter\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85f6303d1d492b59bb26034343e3a4df}{ETH\+\_\+\+MACFFR\+\_\+\+PCF\+\_\+\+Forward\+Passed\+Addr\+Filter\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ETH\+\_\+\+MACFFR\+\_\+\+PCF\+\_\+\+Forward\+Passed\+Addr\+Filter\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACFFR\+\_\+\+PCF\+\_\+\+Forward\+Passed\+Addr\+Filter}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85f6303d1d492b59bb26034343e3a4df}{ETH\+\_\+\+MACFFR\+\_\+\+PCF\+\_\+\+Forward\+Passed\+Addr\+Filter\+\_\+\+Msk}} /\texorpdfstring{$\ast$}{*} MAC forwards control frames that pass the Address Filter. \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACFFR\+\_\+\+BFD\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb4108d0862a690e04665be0fc04412d}{ETH\+\_\+\+MACFFR\+\_\+\+BFD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACFFR\+\_\+\+BFD\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACFFR\+\_\+\+BFD}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb4108d0862a690e04665be0fc04412d}{ETH\+\_\+\+MACFFR\+\_\+\+BFD\+\_\+\+Msk}}       /\texorpdfstring{$\ast$}{*} Broadcast frame disable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACFFR\+\_\+\+PAM\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga118b021e83c7e4ba113c17eca935e538}{ETH\+\_\+\+MACFFR\+\_\+\+PAM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACFFR\+\_\+\+PAM\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACFFR\+\_\+\+PAM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga118b021e83c7e4ba113c17eca935e538}{ETH\+\_\+\+MACFFR\+\_\+\+PAM\+\_\+\+Msk}}       /\texorpdfstring{$\ast$}{*} Pass all mutlicast \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACFFR\+\_\+\+DAIF\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c15d55d7f391f42bd8751d76da28480}{ETH\+\_\+\+MACFFR\+\_\+\+DAIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACFFR\+\_\+\+DAIF\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACFFR\+\_\+\+DAIF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c15d55d7f391f42bd8751d76da28480}{ETH\+\_\+\+MACFFR\+\_\+\+DAIF\+\_\+\+Msk}}      /\texorpdfstring{$\ast$}{*} DA Inverse filtering \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACFFR\+\_\+\+HM\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3c33afcbb8d2ae59624915dc1bd2620}{ETH\+\_\+\+MACFFR\+\_\+\+HM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACFFR\+\_\+\+HM\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACFFR\+\_\+\+HM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3c33afcbb8d2ae59624915dc1bd2620}{ETH\+\_\+\+MACFFR\+\_\+\+HM\+\_\+\+Msk}}        /\texorpdfstring{$\ast$}{*} Hash multicast \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACFFR\+\_\+\+HU\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d738065b86ca7845927a39e9b06846a}{ETH\+\_\+\+MACFFR\+\_\+\+HU\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACFFR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACFFR\+\_\+\+HU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d738065b86ca7845927a39e9b06846a}{ETH\+\_\+\+MACFFR\+\_\+\+HU\+\_\+\+Msk}}        /\texorpdfstring{$\ast$}{*} Hash unicast \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACFFR\+\_\+\+PM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46fc57cc116b06aab750055588f841de}{ETH\+\_\+\+MACFFR\+\_\+\+PM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACFFR\+\_\+\+PM\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACFFR\+\_\+\+PM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46fc57cc116b06aab750055588f841de}{ETH\+\_\+\+MACFFR\+\_\+\+PM\+\_\+\+Msk}}        /\texorpdfstring{$\ast$}{*} Promiscuous mode \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACHTHR\+\_\+\+HTH\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18191f472ac5fce293cc159e03ecf323}{ETH\+\_\+\+MACHTHR\+\_\+\+HTH\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+MACHTHR\+\_\+\+HTH\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACHTHR\+\_\+\+HTH}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18191f472ac5fce293cc159e03ecf323}{ETH\+\_\+\+MACHTHR\+\_\+\+HTH\+\_\+\+Msk}}      /\texorpdfstring{$\ast$}{*} Hash table high \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACHTLR\+\_\+\+HTL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga263c1c48202e6c9c8ce639ef13a8ed85}{ETH\+\_\+\+MACHTLR\+\_\+\+HTL\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+MACHTLR\+\_\+\+HTL\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACHTLR\+\_\+\+HTL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga263c1c48202e6c9c8ce639ef13a8ed85}{ETH\+\_\+\+MACHTLR\+\_\+\+HTL\+\_\+\+Msk}}      /\texorpdfstring{$\ast$}{*} Hash table low \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACMIIAR\+\_\+\+PA\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga036280a2fcae9747caca79a59f15dbc7}{ETH\+\_\+\+MACMIIAR\+\_\+\+PA\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ETH\+\_\+\+MACMIIAR\+\_\+\+PA\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACMIIAR\+\_\+\+PA}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga036280a2fcae9747caca79a59f15dbc7}{ETH\+\_\+\+MACMIIAR\+\_\+\+PA\+\_\+\+Msk}}      /\texorpdfstring{$\ast$}{*} Physical layer address \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACMIIAR\+\_\+\+MR\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfed7f5d1d0cb6f84b6442a3afc24496}{ETH\+\_\+\+MACMIIAR\+\_\+\+MR\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ETH\+\_\+\+MACMIIAR\+\_\+\+MR\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACMIIAR\+\_\+\+MR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfed7f5d1d0cb6f84b6442a3afc24496}{ETH\+\_\+\+MACMIIAR\+\_\+\+MR\+\_\+\+Msk}}      /\texorpdfstring{$\ast$}{*} MII register in the selected PHY \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACMIIAR\+\_\+\+CR\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c7f3d710de7056d937f76f6f8329b83}{ETH\+\_\+\+MACMIIAR\+\_\+\+CR\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ETH\+\_\+\+MACMIIAR\+\_\+\+CR\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACMIIAR\+\_\+\+CR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c7f3d710de7056d937f76f6f8329b83}{ETH\+\_\+\+MACMIIAR\+\_\+\+CR\+\_\+\+Msk}}      /\texorpdfstring{$\ast$}{*} CR clock range\+: 6 cases \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACMIIAR\+\_\+\+CR\+\_\+\+Div42}~0x00000000U              /\texorpdfstring{$\ast$}{*} HCLK\+:60-\/100 MHz; MDC clock= HCLK/42   \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACMIIAR\+\_\+\+CR\+\_\+\+Div62\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04311c7087462f41231e89b064c61015}{ETH\+\_\+\+MACMIIAR\+\_\+\+CR\+\_\+\+Div62\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACMIIAR\+\_\+\+CR\+\_\+\+Div62\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACMIIAR\+\_\+\+CR\+\_\+\+Div62}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04311c7087462f41231e89b064c61015}{ETH\+\_\+\+MACMIIAR\+\_\+\+CR\+\_\+\+Div62\+\_\+\+Msk}} /\texorpdfstring{$\ast$}{*} HCLK\+:100-\/150 MHz; MDC clock= HCLK/62  \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACMIIAR\+\_\+\+CR\+\_\+\+Div16\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9eab0313c19320fe59b933c3bd355b15}{ETH\+\_\+\+MACMIIAR\+\_\+\+CR\+\_\+\+Div16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACMIIAR\+\_\+\+CR\+\_\+\+Div16\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACMIIAR\+\_\+\+CR\+\_\+\+Div16}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9eab0313c19320fe59b933c3bd355b15}{ETH\+\_\+\+MACMIIAR\+\_\+\+CR\+\_\+\+Div16\+\_\+\+Msk}} /\texorpdfstring{$\ast$}{*} HCLK\+:20-\/35 MHz; MDC clock= HCLK/16    \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACMIIAR\+\_\+\+CR\+\_\+\+Div26\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42460a599738bc6fe1acfa835e61c1}{ETH\+\_\+\+MACMIIAR\+\_\+\+CR\+\_\+\+Div26\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ETH\+\_\+\+MACMIIAR\+\_\+\+CR\+\_\+\+Div26\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACMIIAR\+\_\+\+CR\+\_\+\+Div26}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a42460a599738bc6fe1acfa835e61c1}{ETH\+\_\+\+MACMIIAR\+\_\+\+CR\+\_\+\+Div26\+\_\+\+Msk}} /\texorpdfstring{$\ast$}{*} HCLK\+:35-\/60 MHz; MDC clock= HCLK/26    \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACMIIAR\+\_\+\+CR\+\_\+\+Div102\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56cbb5a10b42335d5355aab44552c33e}{ETH\+\_\+\+MACMIIAR\+\_\+\+CR\+\_\+\+Div102\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACMIIAR\+\_\+\+CR\+\_\+\+Div102\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACMIIAR\+\_\+\+CR\+\_\+\+Div102}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56cbb5a10b42335d5355aab44552c33e}{ETH\+\_\+\+MACMIIAR\+\_\+\+CR\+\_\+\+Div102\+\_\+\+Msk}} /\texorpdfstring{$\ast$}{*} HCLK\+:150-\/168 MHz; MDC clock= HCLK/102 \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACMIIAR\+\_\+\+MW\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a13e637f5ae98bda497300e3f65f859}{ETH\+\_\+\+MACMIIAR\+\_\+\+MW\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACMIIAR\+\_\+\+MW\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACMIIAR\+\_\+\+MW}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a13e637f5ae98bda497300e3f65f859}{ETH\+\_\+\+MACMIIAR\+\_\+\+MW\+\_\+\+Msk}}      /\texorpdfstring{$\ast$}{*} MII write \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACMIIAR\+\_\+\+MB\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0973869be6711854cdbd8922973cad1f}{ETH\+\_\+\+MACMIIAR\+\_\+\+MB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACMIIAR\+\_\+\+MB\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACMIIAR\+\_\+\+MB}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0973869be6711854cdbd8922973cad1f}{ETH\+\_\+\+MACMIIAR\+\_\+\+MB\+\_\+\+Msk}}      /\texorpdfstring{$\ast$}{*} MII busy  \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACMIIDR\+\_\+\+MD\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga553476638dac48c385faf4fcfef738a5}{ETH\+\_\+\+MACMIIDR\+\_\+\+MD\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ ETH\+\_\+\+MACMIIDR\+\_\+\+MD\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACMIIDR\+\_\+\+MD}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga553476638dac48c385faf4fcfef738a5}{ETH\+\_\+\+MACMIIDR\+\_\+\+MD\+\_\+\+Msk}}      /\texorpdfstring{$\ast$}{*} MII data\+: read/write data from/to PHY \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACFCR\+\_\+\+PT\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ccbe0fdabaaf7f572a77e70af27b949}{ETH\+\_\+\+MACFCR\+\_\+\+PT\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ ETH\+\_\+\+MACFCR\+\_\+\+PT\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACFCR\+\_\+\+PT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ccbe0fdabaaf7f572a77e70af27b949}{ETH\+\_\+\+MACFCR\+\_\+\+PT\+\_\+\+Msk}}        /\texorpdfstring{$\ast$}{*} Pause time \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACFCR\+\_\+\+ZQPD\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e17d8c6daf50d922b16cff17da9eea6}{ETH\+\_\+\+MACFCR\+\_\+\+ZQPD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACFCR\+\_\+\+ZQPD\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACFCR\+\_\+\+ZQPD}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e17d8c6daf50d922b16cff17da9eea6}{ETH\+\_\+\+MACFCR\+\_\+\+ZQPD\+\_\+\+Msk}}      /\texorpdfstring{$\ast$}{*} Zero-\/quanta pause disable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACFCR\+\_\+\+PLT\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebd5b76da52c58fd104576b7d2ff7edb}{ETH\+\_\+\+MACFCR\+\_\+\+PLT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ETH\+\_\+\+MACFCR\+\_\+\+PLT\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACFCR\+\_\+\+PLT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebd5b76da52c58fd104576b7d2ff7edb}{ETH\+\_\+\+MACFCR\+\_\+\+PLT\+\_\+\+Msk}}       /\texorpdfstring{$\ast$}{*} Pause low threshold\+: 4 cases \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACFCR\+\_\+\+PLT\+\_\+\+Minus4}~0x00000000U              /\texorpdfstring{$\ast$}{*} Pause time minus 4 slot times   \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACFCR\+\_\+\+PLT\+\_\+\+Minus28\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43d3c34bc307b8592c4576e2e1f62a78}{ETH\+\_\+\+MACFCR\+\_\+\+PLT\+\_\+\+Minus28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACFCR\+\_\+\+PLT\+\_\+\+Minus28\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACFCR\+\_\+\+PLT\+\_\+\+Minus28}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43d3c34bc307b8592c4576e2e1f62a78}{ETH\+\_\+\+MACFCR\+\_\+\+PLT\+\_\+\+Minus28\+\_\+\+Msk}} /\texorpdfstring{$\ast$}{*} Pause time minus 28 slot times  \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACFCR\+\_\+\+PLT\+\_\+\+Minus144\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9574c5ecc97413442222dbfcda0b50c}{ETH\+\_\+\+MACFCR\+\_\+\+PLT\+\_\+\+Minus144\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACFCR\+\_\+\+PLT\+\_\+\+Minus144\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACFCR\+\_\+\+PLT\+\_\+\+Minus144}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9574c5ecc97413442222dbfcda0b50c}{ETH\+\_\+\+MACFCR\+\_\+\+PLT\+\_\+\+Minus144\+\_\+\+Msk}} /\texorpdfstring{$\ast$}{*} Pause time minus 144 slot times \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACFCR\+\_\+\+PLT\+\_\+\+Minus256\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74132d764aff9d748dcf05fb9b0216ec}{ETH\+\_\+\+MACFCR\+\_\+\+PLT\+\_\+\+Minus256\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ETH\+\_\+\+MACFCR\+\_\+\+PLT\+\_\+\+Minus256\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACFCR\+\_\+\+PLT\+\_\+\+Minus256}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74132d764aff9d748dcf05fb9b0216ec}{ETH\+\_\+\+MACFCR\+\_\+\+PLT\+\_\+\+Minus256\+\_\+\+Msk}} /\texorpdfstring{$\ast$}{*} Pause time minus 256 slot times \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACFCR\+\_\+\+UPFD\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80f30740b5201a4a56e2b1a6db8fe48e}{ETH\+\_\+\+MACFCR\+\_\+\+UPFD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACFCR\+\_\+\+UPFD\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACFCR\+\_\+\+UPFD}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80f30740b5201a4a56e2b1a6db8fe48e}{ETH\+\_\+\+MACFCR\+\_\+\+UPFD\+\_\+\+Msk}}      /\texorpdfstring{$\ast$}{*} Unicast pause frame detect \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACFCR\+\_\+\+RFCE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga433c5ff49f74755a37c1311ddc075093}{ETH\+\_\+\+MACFCR\+\_\+\+RFCE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACFCR\+\_\+\+RFCE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACFCR\+\_\+\+RFCE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga433c5ff49f74755a37c1311ddc075093}{ETH\+\_\+\+MACFCR\+\_\+\+RFCE\+\_\+\+Msk}}      /\texorpdfstring{$\ast$}{*} Receive flow control enable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACFCR\+\_\+\+TFCE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b5da2d9c9ac891b2d281bf28683ca8d}{ETH\+\_\+\+MACFCR\+\_\+\+TFCE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACFCR\+\_\+\+TFCE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACFCR\+\_\+\+TFCE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b5da2d9c9ac891b2d281bf28683ca8d}{ETH\+\_\+\+MACFCR\+\_\+\+TFCE\+\_\+\+Msk}}      /\texorpdfstring{$\ast$}{*} Transmit flow control enable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACFCR\+\_\+\+FCBBPA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabceb72e4e65bfaa290be58922efdb336}{ETH\+\_\+\+MACFCR\+\_\+\+FCBBPA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACFCR\+\_\+\+FCBBPA\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACFCR\+\_\+\+FCBBPA}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabceb72e4e65bfaa290be58922efdb336}{ETH\+\_\+\+MACFCR\+\_\+\+FCBBPA\+\_\+\+Msk}}    /\texorpdfstring{$\ast$}{*} Flow control busy/backpressure activate \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACVLANTR\+\_\+\+VLANTC\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74a0075909956532506d7a507c059ea7}{ETH\+\_\+\+MACVLANTR\+\_\+\+VLANTC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACVLANTR\+\_\+\+VLANTC\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACVLANTR\+\_\+\+VLANTC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74a0075909956532506d7a507c059ea7}{ETH\+\_\+\+MACVLANTR\+\_\+\+VLANTC\+\_\+\+Msk}} /\texorpdfstring{$\ast$}{*} 12-\/bit VLAN tag comparison \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACVLANTR\+\_\+\+VLANTI\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d9e35eaf745fa9f80be9a7a722031a7}{ETH\+\_\+\+MACVLANTR\+\_\+\+VLANTI\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ ETH\+\_\+\+MACVLANTR\+\_\+\+VLANTI\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACVLANTR\+\_\+\+VLANTI}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d9e35eaf745fa9f80be9a7a722031a7}{ETH\+\_\+\+MACVLANTR\+\_\+\+VLANTI\+\_\+\+Msk}} /\texorpdfstring{$\ast$}{*} VLAN tag identifier (for receive frames) \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACRWUFFR\+\_\+\+D\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad54a741a972e56cb46f569b953895bc5}{ETH\+\_\+\+MACRWUFFR\+\_\+\+D\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+MACRWUFFR\+\_\+\+D\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACRWUFFR\+\_\+D}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad54a741a972e56cb46f569b953895bc5}{ETH\+\_\+\+MACRWUFFR\+\_\+\+D\+\_\+\+Msk}}      /\texorpdfstring{$\ast$}{*} Wake-\/up frame filter register data \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACPMTCSR\+\_\+\+WFFRPR\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fae91e3c9a395769622d32cff6427b3}{ETH\+\_\+\+MACPMTCSR\+\_\+\+WFFRPR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACPMTCSR\+\_\+\+WFFRPR\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACPMTCSR\+\_\+\+WFFRPR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fae91e3c9a395769622d32cff6427b3}{ETH\+\_\+\+MACPMTCSR\+\_\+\+WFFRPR\+\_\+\+Msk}} /\texorpdfstring{$\ast$}{*} Wake-\/Up Frame Filter Register Pointer Reset \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACPMTCSR\+\_\+\+GU\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f845ccfd867098d3ec25775040a5c8f}{ETH\+\_\+\+MACPMTCSR\+\_\+\+GU\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACPMTCSR\+\_\+\+GU\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACPMTCSR\+\_\+\+GU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f845ccfd867098d3ec25775040a5c8f}{ETH\+\_\+\+MACPMTCSR\+\_\+\+GU\+\_\+\+Msk}}     /\texorpdfstring{$\ast$}{*} Global Unicast                              \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACPMTCSR\+\_\+\+WFR\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga832d4cc3d0951c965e6f515125842bc4}{ETH\+\_\+\+MACPMTCSR\+\_\+\+WFR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACPMTCSR\+\_\+\+WFR\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACPMTCSR\+\_\+\+WFR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga832d4cc3d0951c965e6f515125842bc4}{ETH\+\_\+\+MACPMTCSR\+\_\+\+WFR\+\_\+\+Msk}}    /\texorpdfstring{$\ast$}{*} Wake-\/Up Frame Received                      \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACPMTCSR\+\_\+\+MPR\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae312b7c783a541e4dc026eef480398dd}{ETH\+\_\+\+MACPMTCSR\+\_\+\+MPR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACPMTCSR\+\_\+\+MPR\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACPMTCSR\+\_\+\+MPR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae312b7c783a541e4dc026eef480398dd}{ETH\+\_\+\+MACPMTCSR\+\_\+\+MPR\+\_\+\+Msk}}    /\texorpdfstring{$\ast$}{*} Magic Packet Received                       \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACPMTCSR\+\_\+\+WFE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4898617eb625181689fb6fbeace04705}{ETH\+\_\+\+MACPMTCSR\+\_\+\+WFE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACPMTCSR\+\_\+\+WFE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACPMTCSR\+\_\+\+WFE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4898617eb625181689fb6fbeace04705}{ETH\+\_\+\+MACPMTCSR\+\_\+\+WFE\+\_\+\+Msk}}    /\texorpdfstring{$\ast$}{*} Wake-\/Up Frame Enable                        \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACPMTCSR\+\_\+\+MPE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71fdad55986e5e2b672ea1de7feb542c}{ETH\+\_\+\+MACPMTCSR\+\_\+\+MPE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACPMTCSR\+\_\+\+MPE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACPMTCSR\+\_\+\+MPE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71fdad55986e5e2b672ea1de7feb542c}{ETH\+\_\+\+MACPMTCSR\+\_\+\+MPE\+\_\+\+Msk}}    /\texorpdfstring{$\ast$}{*} Magic Packet Enable                         \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACPMTCSR\+\_\+\+PD\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaa6826d4d3fd55295dadbc3c3c73873}{ETH\+\_\+\+MACPMTCSR\+\_\+\+PD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACPMTCSR\+\_\+\+PD\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACPMTCSR\+\_\+\+PD}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaa6826d4d3fd55295dadbc3c3c73873}{ETH\+\_\+\+MACPMTCSR\+\_\+\+PD\+\_\+\+Msk}}     /\texorpdfstring{$\ast$}{*} Power Down                                  \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACDBGR\+\_\+\+TFF\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5af5bce543dc0df3a800a2db110bbdc}{ETH\+\_\+\+MACDBGR\+\_\+\+TFF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACDBGR\+\_\+\+TFF\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACDBGR\+\_\+\+TFF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5af5bce543dc0df3a800a2db110bbdc}{ETH\+\_\+\+MACDBGR\+\_\+\+TFF\+\_\+\+Msk}}      /\texorpdfstring{$\ast$}{*} Tx FIFO full                                                            \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACDBGR\+\_\+\+TFNE\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga176073c87c07e195f0b2ca7868b3cde5}{ETH\+\_\+\+MACDBGR\+\_\+\+TFNE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACDBGR\+\_\+\+TFNE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACDBGR\+\_\+\+TFNE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga176073c87c07e195f0b2ca7868b3cde5}{ETH\+\_\+\+MACDBGR\+\_\+\+TFNE\+\_\+\+Msk}}     /\texorpdfstring{$\ast$}{*} Tx FIFO not empty                                                       \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACDBGR\+\_\+\+TFWA\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b4ce9eaa80ad0cf60a5921737520507}{ETH\+\_\+\+MACDBGR\+\_\+\+TFWA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACDBGR\+\_\+\+TFWA\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACDBGR\+\_\+\+TFWA}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b4ce9eaa80ad0cf60a5921737520507}{ETH\+\_\+\+MACDBGR\+\_\+\+TFWA\+\_\+\+Msk}}     /\texorpdfstring{$\ast$}{*} Tx FIFO write active                                                    \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACDBGR\+\_\+\+TFRS\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97cc364a7442339bcbed0ffde5486ef0}{ETH\+\_\+\+MACDBGR\+\_\+\+TFRS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ETH\+\_\+\+MACDBGR\+\_\+\+TFRS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACDBGR\+\_\+\+TFRS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97cc364a7442339bcbed0ffde5486ef0}{ETH\+\_\+\+MACDBGR\+\_\+\+TFRS\+\_\+\+Msk}}     /\texorpdfstring{$\ast$}{*} Tx FIFO read status mask                                                \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACDBGR\+\_\+\+TFRS\+\_\+\+WRITING\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fd97c33d20badcf4ec3cbafda38ddb3}{ETH\+\_\+\+MACDBGR\+\_\+\+TFRS\+\_\+\+WRITING\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ETH\+\_\+\+MACDBGR\+\_\+\+TFRS\+\_\+\+WRITING\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACDBGR\+\_\+\+TFRS\+\_\+\+WRITING}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fd97c33d20badcf4ec3cbafda38ddb3}{ETH\+\_\+\+MACDBGR\+\_\+\+TFRS\+\_\+\+WRITING\+\_\+\+Msk}} /\texorpdfstring{$\ast$}{*} Writing the received Tx\+Status or flushing the Tx\+FIFO                    \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACDBGR\+\_\+\+TFRS\+\_\+\+WAITING\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga745c2d38c8863ffb583471feb51c5a91}{ETH\+\_\+\+MACDBGR\+\_\+\+TFRS\+\_\+\+WAITING\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACDBGR\+\_\+\+TFRS\+\_\+\+WAITING\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACDBGR\+\_\+\+TFRS\+\_\+\+WAITING}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga745c2d38c8863ffb583471feb51c5a91}{ETH\+\_\+\+MACDBGR\+\_\+\+TFRS\+\_\+\+WAITING\+\_\+\+Msk}} /\texorpdfstring{$\ast$}{*} Waiting for Tx\+Status from MAC transmitter                               \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACDBGR\+\_\+\+TFRS\+\_\+\+READ\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21675a956d16a5aeac36b390b2bceb72}{ETH\+\_\+\+MACDBGR\+\_\+\+TFRS\+\_\+\+READ\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACDBGR\+\_\+\+TFRS\+\_\+\+READ\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACDBGR\+\_\+\+TFRS\+\_\+\+READ}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21675a956d16a5aeac36b390b2bceb72}{ETH\+\_\+\+MACDBGR\+\_\+\+TFRS\+\_\+\+READ\+\_\+\+Msk}} /\texorpdfstring{$\ast$}{*} Read state (transferring data to the MAC transmitter)                   \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACDBGR\+\_\+\+TFRS\+\_\+\+IDLE}~0x00000000U              /\texorpdfstring{$\ast$}{*} Idle state                                                              \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACDBGR\+\_\+\+MTP\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga680e2f1a81947b367c26cc628bc10259}{ETH\+\_\+\+MACDBGR\+\_\+\+MTP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACDBGR\+\_\+\+MTP\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACDBGR\+\_\+\+MTP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga680e2f1a81947b367c26cc628bc10259}{ETH\+\_\+\+MACDBGR\+\_\+\+MTP\+\_\+\+Msk}}      /\texorpdfstring{$\ast$}{*} MAC transmitter in pause                                                \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACDBGR\+\_\+\+MTFCS\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba7a88ee0e14eac0b53172fb50eb25d5}{ETH\+\_\+\+MACDBGR\+\_\+\+MTFCS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ETH\+\_\+\+MACDBGR\+\_\+\+MTFCS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACDBGR\+\_\+\+MTFCS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba7a88ee0e14eac0b53172fb50eb25d5}{ETH\+\_\+\+MACDBGR\+\_\+\+MTFCS\+\_\+\+Msk}}    /\texorpdfstring{$\ast$}{*} MAC transmit frame controller status mask                               \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACDBGR\+\_\+\+MTFCS\+\_\+\+TRANSFERRING\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga256a9d6a729fb24273de7934fda3382a}{ETH\+\_\+\+MACDBGR\+\_\+\+MTFCS\+\_\+\+TRANSFERRING\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ETH\+\_\+\+MACDBGR\+\_\+\+MTFCS\+\_\+\+TRANSFERRING\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACDBGR\+\_\+\+MTFCS\+\_\+\+TRANSFERRING}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga256a9d6a729fb24273de7934fda3382a}{ETH\+\_\+\+MACDBGR\+\_\+\+MTFCS\+\_\+\+TRANSFERRING\+\_\+\+Msk}} /\texorpdfstring{$\ast$}{*} Transferring input frame for transmission                               \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACDBGR\+\_\+\+MTFCS\+\_\+\+GENERATINGPCF\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad83c11088ad9488ad95df4164d87a6aa}{ETH\+\_\+\+MACDBGR\+\_\+\+MTFCS\+\_\+\+GENERATINGPCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACDBGR\+\_\+\+MTFCS\+\_\+\+GENERATINGPCF\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACDBGR\+\_\+\+MTFCS\+\_\+\+GENERATINGPCF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad83c11088ad9488ad95df4164d87a6aa}{ETH\+\_\+\+MACDBGR\+\_\+\+MTFCS\+\_\+\+GENERATINGPCF\+\_\+\+Msk}} /\texorpdfstring{$\ast$}{*} Generating and transmitting a Pause control frame (in full duplex mode) \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACDBGR\+\_\+\+MTFCS\+\_\+\+WAITING\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c76dec4e7bed65b011abe14d172b63b}{ETH\+\_\+\+MACDBGR\+\_\+\+MTFCS\+\_\+\+WAITING\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACDBGR\+\_\+\+MTFCS\+\_\+\+WAITING\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACDBGR\+\_\+\+MTFCS\+\_\+\+WAITING}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c76dec4e7bed65b011abe14d172b63b}{ETH\+\_\+\+MACDBGR\+\_\+\+MTFCS\+\_\+\+WAITING\+\_\+\+Msk}} /\texorpdfstring{$\ast$}{*} Waiting for Status of previous frame or IFG/backoff period to be over   \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACDBGR\+\_\+\+MTFCS\+\_\+\+IDLE}~0x00000000U              /\texorpdfstring{$\ast$}{*} Idle                                                                    \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACDBGR\+\_\+\+MMTEA\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaacb0318306838dab51594d9c70f1317}{ETH\+\_\+\+MACDBGR\+\_\+\+MMTEA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACDBGR\+\_\+\+MMTEA\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACDBGR\+\_\+\+MMTEA}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaacb0318306838dab51594d9c70f1317}{ETH\+\_\+\+MACDBGR\+\_\+\+MMTEA\+\_\+\+Msk}}    /\texorpdfstring{$\ast$}{*} MAC MII transmit engine active                                          \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACDBGR\+\_\+\+RFFL\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga677c8cbf5dde19bafe80d61eeec6acdf}{ETH\+\_\+\+MACDBGR\+\_\+\+RFFL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ETH\+\_\+\+MACDBGR\+\_\+\+RFFL\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACDBGR\+\_\+\+RFFL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga677c8cbf5dde19bafe80d61eeec6acdf}{ETH\+\_\+\+MACDBGR\+\_\+\+RFFL\+\_\+\+Msk}}     /\texorpdfstring{$\ast$}{*} Rx FIFO fill level mask                                                 \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACDBGR\+\_\+\+RFFL\+\_\+\+FULL\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf21ee74d35ebd3ab19866e990b939cf7}{ETH\+\_\+\+MACDBGR\+\_\+\+RFFL\+\_\+\+FULL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ETH\+\_\+\+MACDBGR\+\_\+\+RFFL\+\_\+\+FULL\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACDBGR\+\_\+\+RFFL\+\_\+\+FULL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf21ee74d35ebd3ab19866e990b939cf7}{ETH\+\_\+\+MACDBGR\+\_\+\+RFFL\+\_\+\+FULL\+\_\+\+Msk}} /\texorpdfstring{$\ast$}{*} Rx\+FIFO full                                                             \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACDBGR\+\_\+\+RFFL\+\_\+\+ABOVEFCT\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10c2064f3b400195c7af25036b061a7a}{ETH\+\_\+\+MACDBGR\+\_\+\+RFFL\+\_\+\+ABOVEFCT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACDBGR\+\_\+\+RFFL\+\_\+\+ABOVEFCT\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACDBGR\+\_\+\+RFFL\+\_\+\+ABOVEFCT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10c2064f3b400195c7af25036b061a7a}{ETH\+\_\+\+MACDBGR\+\_\+\+RFFL\+\_\+\+ABOVEFCT\+\_\+\+Msk}} /\texorpdfstring{$\ast$}{*} Rx\+FIFO fill-\/level above flow-\/control activate threshold                 \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACDBGR\+\_\+\+RFFL\+\_\+\+BELOWFCT\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19cdea0cde9945c403c6c06813c9bf62}{ETH\+\_\+\+MACDBGR\+\_\+\+RFFL\+\_\+\+BELOWFCT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACDBGR\+\_\+\+RFFL\+\_\+\+BELOWFCT\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACDBGR\+\_\+\+RFFL\+\_\+\+BELOWFCT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19cdea0cde9945c403c6c06813c9bf62}{ETH\+\_\+\+MACDBGR\+\_\+\+RFFL\+\_\+\+BELOWFCT\+\_\+\+Msk}} /\texorpdfstring{$\ast$}{*} Rx\+FIFO fill-\/level below flow-\/control de-\/activate threshold              \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACDBGR\+\_\+\+RFFL\+\_\+\+EMPTY}~0x00000000U              /\texorpdfstring{$\ast$}{*} Rx\+FIFO empty                                                            \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACDBGR\+\_\+\+RFRCS\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5bb3df9b84ce49d0cd478ad7c3c7853}{ETH\+\_\+\+MACDBGR\+\_\+\+RFRCS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ETH\+\_\+\+MACDBGR\+\_\+\+RFRCS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACDBGR\+\_\+\+RFRCS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5bb3df9b84ce49d0cd478ad7c3c7853}{ETH\+\_\+\+MACDBGR\+\_\+\+RFRCS\+\_\+\+Msk}}    /\texorpdfstring{$\ast$}{*} Rx FIFO read controller status mask                                     \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACDBGR\+\_\+\+RFRCS\+\_\+\+FLUSHING\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dabbd91b31f2da515b27e58d3e4b382}{ETH\+\_\+\+MACDBGR\+\_\+\+RFRCS\+\_\+\+FLUSHING\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ETH\+\_\+\+MACDBGR\+\_\+\+RFRCS\+\_\+\+FLUSHING\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACDBGR\+\_\+\+RFRCS\+\_\+\+FLUSHING}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dabbd91b31f2da515b27e58d3e4b382}{ETH\+\_\+\+MACDBGR\+\_\+\+RFRCS\+\_\+\+FLUSHING\+\_\+\+Msk}} /\texorpdfstring{$\ast$}{*} Flushing the frame data and status                                      \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACDBGR\+\_\+\+RFRCS\+\_\+\+STATUSREADING\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2441dce4a78077110e952be1e34afef}{ETH\+\_\+\+MACDBGR\+\_\+\+RFRCS\+\_\+\+STATUSREADING\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACDBGR\+\_\+\+RFRCS\+\_\+\+STATUSREADING\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACDBGR\+\_\+\+RFRCS\+\_\+\+STATUSREADING}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2441dce4a78077110e952be1e34afef}{ETH\+\_\+\+MACDBGR\+\_\+\+RFRCS\+\_\+\+STATUSREADING\+\_\+\+Msk}} /\texorpdfstring{$\ast$}{*} Reading frame status (or time-\/stamp)                                    \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACDBGR\+\_\+\+RFRCS\+\_\+\+DATAREADING\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b84a8a7e5d71118ae3cec94160a1e95}{ETH\+\_\+\+MACDBGR\+\_\+\+RFRCS\+\_\+\+DATAREADING\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACDBGR\+\_\+\+RFRCS\+\_\+\+DATAREADING\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACDBGR\+\_\+\+RFRCS\+\_\+\+DATAREADING}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b84a8a7e5d71118ae3cec94160a1e95}{ETH\+\_\+\+MACDBGR\+\_\+\+RFRCS\+\_\+\+DATAREADING\+\_\+\+Msk}} /\texorpdfstring{$\ast$}{*} Reading frame data                                                      \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACDBGR\+\_\+\+RFRCS\+\_\+\+IDLE}~0x00000000U              /\texorpdfstring{$\ast$}{*} IDLE state                                                              \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACDBGR\+\_\+\+RFWRA\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65529949f0603e73f75fa2a35890b5a3}{ETH\+\_\+\+MACDBGR\+\_\+\+RFWRA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACDBGR\+\_\+\+RFWRA\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACDBGR\+\_\+\+RFWRA}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65529949f0603e73f75fa2a35890b5a3}{ETH\+\_\+\+MACDBGR\+\_\+\+RFWRA\+\_\+\+Msk}}    /\texorpdfstring{$\ast$}{*} Rx FIFO write controller active                                         \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACDBGR\+\_\+\+MSFRWCS\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52fd76b8f90767f087ec1c667025c8c3}{ETH\+\_\+\+MACDBGR\+\_\+\+MSFRWCS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ETH\+\_\+\+MACDBGR\+\_\+\+MSFRWCS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACDBGR\+\_\+\+MSFRWCS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52fd76b8f90767f087ec1c667025c8c3}{ETH\+\_\+\+MACDBGR\+\_\+\+MSFRWCS\+\_\+\+Msk}}  /\texorpdfstring{$\ast$}{*} MAC small FIFO read / write controllers status  mask                    \texorpdfstring{$\ast$}{*}/
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c641484d2e209feeb8767877a275ded}{ETH\+\_\+\+MACDBGR\+\_\+\+MSFRWCS\+\_\+1}}~(0x2\+UL $<$$<$ ETH\+\_\+\+MACDBGR\+\_\+\+MSFRWCS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fb3798487f2a257d688ac435a608341}{ETH\+\_\+\+MACDBGR\+\_\+\+MSFRWCS\+\_\+0}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACDBGR\+\_\+\+MSFRWCS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACDBGR\+\_\+\+MMRPEA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e61368122a669649e18e073d92b9523}{ETH\+\_\+\+MACDBGR\+\_\+\+MMRPEA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACDBGR\+\_\+\+MMRPEA\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACDBGR\+\_\+\+MMRPEA}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e61368122a669649e18e073d92b9523}{ETH\+\_\+\+MACDBGR\+\_\+\+MMRPEA\+\_\+\+Msk}}   /\texorpdfstring{$\ast$}{*} MAC MII receive protocol engine active                                  \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACSR\+\_\+\+TSTS\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7a53b96de3d0f7dc394e745bafcc899}{ETH\+\_\+\+MACSR\+\_\+\+TSTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACSR\+\_\+\+TSTS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACSR\+\_\+\+TSTS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7a53b96de3d0f7dc394e745bafcc899}{ETH\+\_\+\+MACSR\+\_\+\+TSTS\+\_\+\+Msk}}       /\texorpdfstring{$\ast$}{*} Time stamp trigger status \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACSR\+\_\+\+MMCTS\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabce1cd290247069cb65dd4d96d0fb638}{ETH\+\_\+\+MACSR\+\_\+\+MMCTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACSR\+\_\+\+MMCTS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACSR\+\_\+\+MMCTS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabce1cd290247069cb65dd4d96d0fb638}{ETH\+\_\+\+MACSR\+\_\+\+MMCTS\+\_\+\+Msk}}      /\texorpdfstring{$\ast$}{*} MMC transmit status       \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACSR\+\_\+\+MMMCRS\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06bed909940fa2ea61c81f38c0209262}{ETH\+\_\+\+MACSR\+\_\+\+MMMCRS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACSR\+\_\+\+MMMCRS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACSR\+\_\+\+MMMCRS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06bed909940fa2ea61c81f38c0209262}{ETH\+\_\+\+MACSR\+\_\+\+MMMCRS\+\_\+\+Msk}}     /\texorpdfstring{$\ast$}{*} MMC receive status        \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACSR\+\_\+\+MMCS\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e9a4734bc3540aa6d658c928a15634c}{ETH\+\_\+\+MACSR\+\_\+\+MMCS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACSR\+\_\+\+MMCS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACSR\+\_\+\+MMCS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e9a4734bc3540aa6d658c928a15634c}{ETH\+\_\+\+MACSR\+\_\+\+MMCS\+\_\+\+Msk}}       /\texorpdfstring{$\ast$}{*} MMC status                \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACSR\+\_\+\+PMTS\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga279ac5f84e4f33e20f11d5bdbcf21cc2}{ETH\+\_\+\+MACSR\+\_\+\+PMTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACSR\+\_\+\+PMTS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACSR\+\_\+\+PMTS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga279ac5f84e4f33e20f11d5bdbcf21cc2}{ETH\+\_\+\+MACSR\+\_\+\+PMTS\+\_\+\+Msk}}       /\texorpdfstring{$\ast$}{*} PMT status                \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACIMR\+\_\+\+TSTIM\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2092019773b2c66261249da4c9eced6b}{ETH\+\_\+\+MACIMR\+\_\+\+TSTIM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACIMR\+\_\+\+TSTIM\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACIMR\+\_\+\+TSTIM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2092019773b2c66261249da4c9eced6b}{ETH\+\_\+\+MACIMR\+\_\+\+TSTIM\+\_\+\+Msk}}     /\texorpdfstring{$\ast$}{*} Time stamp trigger interrupt mask \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACIMR\+\_\+\+PMTIM\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5de068ed7fd3905c55b6e2cca8324e25}{ETH\+\_\+\+MACIMR\+\_\+\+PMTIM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACIMR\+\_\+\+PMTIM\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACIMR\+\_\+\+PMTIM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5de068ed7fd3905c55b6e2cca8324e25}{ETH\+\_\+\+MACIMR\+\_\+\+PMTIM\+\_\+\+Msk}}     /\texorpdfstring{$\ast$}{*} PMT interrupt mask                \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACA0\+HR\+\_\+\+MACA0\+H\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga867c6c9c8a1a2c5559f99673debe33a3}{ETH\+\_\+\+MACA0\+HR\+\_\+\+MACA0\+H\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ ETH\+\_\+\+MACA0\+HR\+\_\+\+MACA0\+H\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACA0\+HR\+\_\+\+MACA0H}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga867c6c9c8a1a2c5559f99673debe33a3}{ETH\+\_\+\+MACA0\+HR\+\_\+\+MACA0\+H\+\_\+\+Msk}}   /\texorpdfstring{$\ast$}{*} MAC address0 high \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACA0\+LR\+\_\+\+MACA0\+L\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga994262dc8bd5b38a213503e3d2e6c398}{ETH\+\_\+\+MACA0\+LR\+\_\+\+MACA0\+L\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+MACA0\+LR\+\_\+\+MACA0\+L\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACA0\+LR\+\_\+\+MACA0L}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga994262dc8bd5b38a213503e3d2e6c398}{ETH\+\_\+\+MACA0\+LR\+\_\+\+MACA0\+L\+\_\+\+Msk}}   /\texorpdfstring{$\ast$}{*} MAC address0 low \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACA1\+HR\+\_\+\+AE\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ab67262fcf71a730f150aed61e3e173}{ETH\+\_\+\+MACA1\+HR\+\_\+\+AE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACA1\+HR\+\_\+\+AE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACA1\+HR\+\_\+\+AE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ab67262fcf71a730f150aed61e3e173}{ETH\+\_\+\+MACA1\+HR\+\_\+\+AE\+\_\+\+Msk}}       /\texorpdfstring{$\ast$}{*} Address enable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACA1\+HR\+\_\+\+SA\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac076f91767de8a428972303da56427d5}{ETH\+\_\+\+MACA1\+HR\+\_\+\+SA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACA1\+HR\+\_\+\+SA\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACA1\+HR\+\_\+\+SA}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac076f91767de8a428972303da56427d5}{ETH\+\_\+\+MACA1\+HR\+\_\+\+SA\+\_\+\+Msk}}       /\texorpdfstring{$\ast$}{*} Source address \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACA1\+HR\+\_\+\+MBC\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf98e44dbd971404c80536dab4459e295}{ETH\+\_\+\+MACA1\+HR\+\_\+\+MBC\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ ETH\+\_\+\+MACA1\+HR\+\_\+\+MBC\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACA1\+HR\+\_\+\+MBC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf98e44dbd971404c80536dab4459e295}{ETH\+\_\+\+MACA1\+HR\+\_\+\+MBC\+\_\+\+Msk}}      /\texorpdfstring{$\ast$}{*} Mask byte control\+: bits to mask for comparison of the MAC Address bytes \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACA1\+HR\+\_\+\+MBC\+\_\+\+HBits15\+\_\+8}~0x20000000U              /\texorpdfstring{$\ast$}{*} Mask MAC Address high reg bits \mbox{[}15\+:8\mbox{]} \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACA1\+HR\+\_\+\+MBC\+\_\+\+HBits7\+\_\+0}~0x10000000U              /\texorpdfstring{$\ast$}{*} Mask MAC Address high reg bits \mbox{[}7\+:0\mbox{]}  \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACA1\+HR\+\_\+\+MBC\+\_\+\+LBits31\+\_\+24}~0x08000000U              /\texorpdfstring{$\ast$}{*} Mask MAC Address low reg bits \mbox{[}31\+:24\mbox{]} \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACA1\+HR\+\_\+\+MBC\+\_\+\+LBits23\+\_\+16}~0x04000000U              /\texorpdfstring{$\ast$}{*} Mask MAC Address low reg bits \mbox{[}23\+:16\mbox{]} \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACA1\+HR\+\_\+\+MBC\+\_\+\+LBits15\+\_\+8}~0x02000000U              /\texorpdfstring{$\ast$}{*} Mask MAC Address low reg bits \mbox{[}15\+:8\mbox{]}  \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACA1\+HR\+\_\+\+MBC\+\_\+\+LBits7\+\_\+0}~0x01000000U              /\texorpdfstring{$\ast$}{*} Mask MAC Address low reg bits \mbox{[}7\+:0\mbox{]}   \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACA1\+HR\+\_\+\+MACA1\+H\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga859884136a9b5a2924fa61ecb29d28d7}{ETH\+\_\+\+MACA1\+HR\+\_\+\+MACA1\+H\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ ETH\+\_\+\+MACA1\+HR\+\_\+\+MACA1\+H\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACA1\+HR\+\_\+\+MACA1H}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga859884136a9b5a2924fa61ecb29d28d7}{ETH\+\_\+\+MACA1\+HR\+\_\+\+MACA1\+H\+\_\+\+Msk}}   /\texorpdfstring{$\ast$}{*} MAC address1 high \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACA1\+LR\+\_\+\+MACA1\+L\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93090bfada32ec17c3385ab72ec89ebb}{ETH\+\_\+\+MACA1\+LR\+\_\+\+MACA1\+L\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+MACA1\+LR\+\_\+\+MACA1\+L\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACA1\+LR\+\_\+\+MACA1L}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93090bfada32ec17c3385ab72ec89ebb}{ETH\+\_\+\+MACA1\+LR\+\_\+\+MACA1\+L\+\_\+\+Msk}}   /\texorpdfstring{$\ast$}{*} MAC address1 low \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACA2\+HR\+\_\+\+AE\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cdb03f087e227851c3ad964da076672}{ETH\+\_\+\+MACA2\+HR\+\_\+\+AE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACA2\+HR\+\_\+\+AE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACA2\+HR\+\_\+\+AE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cdb03f087e227851c3ad964da076672}{ETH\+\_\+\+MACA2\+HR\+\_\+\+AE\+\_\+\+Msk}}       /\texorpdfstring{$\ast$}{*} Address enable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACA2\+HR\+\_\+\+SA\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8dbf6a5ba0db18a839b799b9ae951a}{ETH\+\_\+\+MACA2\+HR\+\_\+\+SA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACA2\+HR\+\_\+\+SA\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACA2\+HR\+\_\+\+SA}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8dbf6a5ba0db18a839b799b9ae951a}{ETH\+\_\+\+MACA2\+HR\+\_\+\+SA\+\_\+\+Msk}}       /\texorpdfstring{$\ast$}{*} Source address \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACA2\+HR\+\_\+\+MBC\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab90f57ac02ce2cf7223f3b0bfd0e7891}{ETH\+\_\+\+MACA2\+HR\+\_\+\+MBC\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ ETH\+\_\+\+MACA2\+HR\+\_\+\+MBC\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACA2\+HR\+\_\+\+MBC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab90f57ac02ce2cf7223f3b0bfd0e7891}{ETH\+\_\+\+MACA2\+HR\+\_\+\+MBC\+\_\+\+Msk}}      /\texorpdfstring{$\ast$}{*} Mask byte control \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACA2\+HR\+\_\+\+MBC\+\_\+\+HBits15\+\_\+8}~0x20000000U              /\texorpdfstring{$\ast$}{*} Mask MAC Address high reg bits \mbox{[}15\+:8\mbox{]} \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACA2\+HR\+\_\+\+MBC\+\_\+\+HBits7\+\_\+0}~0x10000000U              /\texorpdfstring{$\ast$}{*} Mask MAC Address high reg bits \mbox{[}7\+:0\mbox{]}  \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACA2\+HR\+\_\+\+MBC\+\_\+\+LBits31\+\_\+24}~0x08000000U              /\texorpdfstring{$\ast$}{*} Mask MAC Address low reg bits \mbox{[}31\+:24\mbox{]} \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACA2\+HR\+\_\+\+MBC\+\_\+\+LBits23\+\_\+16}~0x04000000U              /\texorpdfstring{$\ast$}{*} Mask MAC Address low reg bits \mbox{[}23\+:16\mbox{]} \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACA2\+HR\+\_\+\+MBC\+\_\+\+LBits15\+\_\+8}~0x02000000U              /\texorpdfstring{$\ast$}{*} Mask MAC Address low reg bits \mbox{[}15\+:8\mbox{]}  \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACA2\+HR\+\_\+\+MBC\+\_\+\+LBits7\+\_\+0}~0x01000000U              /\texorpdfstring{$\ast$}{*} Mask MAC Address low reg bits \mbox{[}70\mbox{]}    \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACA2\+HR\+\_\+\+MACA2\+H\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a378228b4b6bd086aa8931bb2b81326}{ETH\+\_\+\+MACA2\+HR\+\_\+\+MACA2\+H\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ ETH\+\_\+\+MACA2\+HR\+\_\+\+MACA2\+H\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACA2\+HR\+\_\+\+MACA2H}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a378228b4b6bd086aa8931bb2b81326}{ETH\+\_\+\+MACA2\+HR\+\_\+\+MACA2\+H\+\_\+\+Msk}}   /\texorpdfstring{$\ast$}{*} MAC address1 high \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACA2\+LR\+\_\+\+MACA2\+L\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41296fc9e2a6a59d5f7c16e94bc17736}{ETH\+\_\+\+MACA2\+LR\+\_\+\+MACA2\+L\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+MACA2\+LR\+\_\+\+MACA2\+L\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACA2\+LR\+\_\+\+MACA2L}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41296fc9e2a6a59d5f7c16e94bc17736}{ETH\+\_\+\+MACA2\+LR\+\_\+\+MACA2\+L\+\_\+\+Msk}}   /\texorpdfstring{$\ast$}{*} MAC address2 low \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACA3\+HR\+\_\+\+AE\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c36200e79d56aba3c56dc24c475406a}{ETH\+\_\+\+MACA3\+HR\+\_\+\+AE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACA3\+HR\+\_\+\+AE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACA3\+HR\+\_\+\+AE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c36200e79d56aba3c56dc24c475406a}{ETH\+\_\+\+MACA3\+HR\+\_\+\+AE\+\_\+\+Msk}}       /\texorpdfstring{$\ast$}{*} Address enable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACA3\+HR\+\_\+\+SA\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b3ed7c73e177513e879d96e42f8fd5b}{ETH\+\_\+\+MACA3\+HR\+\_\+\+SA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MACA3\+HR\+\_\+\+SA\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACA3\+HR\+\_\+\+SA}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b3ed7c73e177513e879d96e42f8fd5b}{ETH\+\_\+\+MACA3\+HR\+\_\+\+SA\+\_\+\+Msk}}       /\texorpdfstring{$\ast$}{*} Source address \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACA3\+HR\+\_\+\+MBC\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c9fa25a21daaf9673e50a75db9f4193}{ETH\+\_\+\+MACA3\+HR\+\_\+\+MBC\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ ETH\+\_\+\+MACA3\+HR\+\_\+\+MBC\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACA3\+HR\+\_\+\+MBC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c9fa25a21daaf9673e50a75db9f4193}{ETH\+\_\+\+MACA3\+HR\+\_\+\+MBC\+\_\+\+Msk}}      /\texorpdfstring{$\ast$}{*} Mask byte control \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACA3\+HR\+\_\+\+MBC\+\_\+\+HBits15\+\_\+8}~0x20000000U              /\texorpdfstring{$\ast$}{*} Mask MAC Address high reg bits \mbox{[}15\+:8\mbox{]} \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACA3\+HR\+\_\+\+MBC\+\_\+\+HBits7\+\_\+0}~0x10000000U              /\texorpdfstring{$\ast$}{*} Mask MAC Address high reg bits \mbox{[}7\+:0\mbox{]}  \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACA3\+HR\+\_\+\+MBC\+\_\+\+LBits31\+\_\+24}~0x08000000U              /\texorpdfstring{$\ast$}{*} Mask MAC Address low reg bits \mbox{[}31\+:24\mbox{]} \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACA3\+HR\+\_\+\+MBC\+\_\+\+LBits23\+\_\+16}~0x04000000U              /\texorpdfstring{$\ast$}{*} Mask MAC Address low reg bits \mbox{[}23\+:16\mbox{]} \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACA3\+HR\+\_\+\+MBC\+\_\+\+LBits15\+\_\+8}~0x02000000U              /\texorpdfstring{$\ast$}{*} Mask MAC Address low reg bits \mbox{[}15\+:8\mbox{]}  \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACA3\+HR\+\_\+\+MBC\+\_\+\+LBits7\+\_\+0}~0x01000000U              /\texorpdfstring{$\ast$}{*} Mask MAC Address low reg bits \mbox{[}70\mbox{]}    \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACA3\+HR\+\_\+\+MACA3\+H\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a4c3dd7eb1ea655eb87161f5268de85}{ETH\+\_\+\+MACA3\+HR\+\_\+\+MACA3\+H\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ ETH\+\_\+\+MACA3\+HR\+\_\+\+MACA3\+H\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACA3\+HR\+\_\+\+MACA3H}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a4c3dd7eb1ea655eb87161f5268de85}{ETH\+\_\+\+MACA3\+HR\+\_\+\+MACA3\+H\+\_\+\+Msk}}   /\texorpdfstring{$\ast$}{*} MAC address3 high \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MACA3\+LR\+\_\+\+MACA3\+L\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada2b7497b892a22692e464256513c9e4}{ETH\+\_\+\+MACA3\+LR\+\_\+\+MACA3\+L\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+MACA3\+LR\+\_\+\+MACA3\+L\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MACA3\+LR\+\_\+\+MACA3L}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada2b7497b892a22692e464256513c9e4}{ETH\+\_\+\+MACA3\+LR\+\_\+\+MACA3\+L\+\_\+\+Msk}}   /\texorpdfstring{$\ast$}{*} MAC address3 low \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MMCCR\+\_\+\+MCFHP\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ed0579e3320b27f2fbc0c55159d7552}{ETH\+\_\+\+MMCCR\+\_\+\+MCFHP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MMCCR\+\_\+\+MCFHP\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCCR\+\_\+\+MCFHP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ed0579e3320b27f2fbc0c55159d7552}{ETH\+\_\+\+MMCCR\+\_\+\+MCFHP\+\_\+\+Msk}}      /\texorpdfstring{$\ast$}{*} MMC counter Full-\/Half preset \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MMCCR\+\_\+\+MCP\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf04f6b5deb3a53b8b506162772765171}{ETH\+\_\+\+MMCCR\+\_\+\+MCP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MMCCR\+\_\+\+MCP\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCCR\+\_\+\+MCP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf04f6b5deb3a53b8b506162772765171}{ETH\+\_\+\+MMCCR\+\_\+\+MCP\+\_\+\+Msk}}        /\texorpdfstring{$\ast$}{*} MMC counter preset           \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MMCCR\+\_\+\+MCF\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e4246e3804f51c0f04a91e42ee6f6b1}{ETH\+\_\+\+MMCCR\+\_\+\+MCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MMCCR\+\_\+\+MCF\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCCR\+\_\+\+MCF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e4246e3804f51c0f04a91e42ee6f6b1}{ETH\+\_\+\+MMCCR\+\_\+\+MCF\+\_\+\+Msk}}        /\texorpdfstring{$\ast$}{*} MMC Counter Freeze           \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MMCCR\+\_\+\+ROR\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb19c7101d5986ae5582acf37c2fa730}{ETH\+\_\+\+MMCCR\+\_\+\+ROR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MMCCR\+\_\+\+ROR\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCCR\+\_\+\+ROR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb19c7101d5986ae5582acf37c2fa730}{ETH\+\_\+\+MMCCR\+\_\+\+ROR\+\_\+\+Msk}}        /\texorpdfstring{$\ast$}{*} Reset on Read                \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MMCCR\+\_\+\+CSR\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f27d8db71e31940104b534eb8e10ca5}{ETH\+\_\+\+MMCCR\+\_\+\+CSR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MMCCR\+\_\+\+CSR\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCCR\+\_\+\+CSR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f27d8db71e31940104b534eb8e10ca5}{ETH\+\_\+\+MMCCR\+\_\+\+CSR\+\_\+\+Msk}}        /\texorpdfstring{$\ast$}{*} Counter Stop Rollover        \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MMCCR\+\_\+\+CR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36dc300b94cd6c761f4fb2105c306203}{ETH\+\_\+\+MMCCR\+\_\+\+CR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MMCCR\+\_\+\+CR\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCCR\+\_\+\+CR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36dc300b94cd6c761f4fb2105c306203}{ETH\+\_\+\+MMCCR\+\_\+\+CR\+\_\+\+Msk}}         /\texorpdfstring{$\ast$}{*} Counters Reset               \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MMCRIR\+\_\+\+RGUFS\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9dc1a19f41c18602c71bd10a99d70b8}{ETH\+\_\+\+MMCRIR\+\_\+\+RGUFS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MMCRIR\+\_\+\+RGUFS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCRIR\+\_\+\+RGUFS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9dc1a19f41c18602c71bd10a99d70b8}{ETH\+\_\+\+MMCRIR\+\_\+\+RGUFS\+\_\+\+Msk}}     /\texorpdfstring{$\ast$}{*} Set when Rx good unicast frames counter reaches half the maximum value \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MMCRIR\+\_\+\+RFAES\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9456fe951f40d50ade33d8a0221d1a6c}{ETH\+\_\+\+MMCRIR\+\_\+\+RFAES\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MMCRIR\+\_\+\+RFAES\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCRIR\+\_\+\+RFAES}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9456fe951f40d50ade33d8a0221d1a6c}{ETH\+\_\+\+MMCRIR\+\_\+\+RFAES\+\_\+\+Msk}}     /\texorpdfstring{$\ast$}{*} Set when Rx alignment error counter reaches half the maximum value \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MMCRIR\+\_\+\+RFCES\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga707393c1886b72fdfed379967212a36c}{ETH\+\_\+\+MMCRIR\+\_\+\+RFCES\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MMCRIR\+\_\+\+RFCES\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCRIR\+\_\+\+RFCES}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga707393c1886b72fdfed379967212a36c}{ETH\+\_\+\+MMCRIR\+\_\+\+RFCES\+\_\+\+Msk}}     /\texorpdfstring{$\ast$}{*} Set when Rx crc error counter reaches half the maximum value \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MMCTIR\+\_\+\+TGFS\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5361ed811dd1673f55cc0ca20096022a}{ETH\+\_\+\+MMCTIR\+\_\+\+TGFS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MMCTIR\+\_\+\+TGFS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCTIR\+\_\+\+TGFS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5361ed811dd1673f55cc0ca20096022a}{ETH\+\_\+\+MMCTIR\+\_\+\+TGFS\+\_\+\+Msk}}      /\texorpdfstring{$\ast$}{*} Set when Tx good frame count counter reaches half the maximum value \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MMCTIR\+\_\+\+TGFMSCS\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd5834302f75346a6ce686d331b66cf2}{ETH\+\_\+\+MMCTIR\+\_\+\+TGFMSCS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MMCTIR\+\_\+\+TGFMSCS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCTIR\+\_\+\+TGFMSCS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd5834302f75346a6ce686d331b66cf2}{ETH\+\_\+\+MMCTIR\+\_\+\+TGFMSCS\+\_\+\+Msk}}   /\texorpdfstring{$\ast$}{*} Set when Tx good multi col counter reaches half the maximum value \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MMCTIR\+\_\+\+TGFSCS\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c0fa21e33672cbf0d9e4404aa236663}{ETH\+\_\+\+MMCTIR\+\_\+\+TGFSCS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MMCTIR\+\_\+\+TGFSCS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCTIR\+\_\+\+TGFSCS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c0fa21e33672cbf0d9e4404aa236663}{ETH\+\_\+\+MMCTIR\+\_\+\+TGFSCS\+\_\+\+Msk}}    /\texorpdfstring{$\ast$}{*} Set when Tx good single col counter reaches half the maximum value \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MMCRIMR\+\_\+\+RGUFM\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga470c1e9e33a19b7da3110acd5e0d9254}{ETH\+\_\+\+MMCRIMR\+\_\+\+RGUFM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MMCRIMR\+\_\+\+RGUFM\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCRIMR\+\_\+\+RGUFM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga470c1e9e33a19b7da3110acd5e0d9254}{ETH\+\_\+\+MMCRIMR\+\_\+\+RGUFM\+\_\+\+Msk}}    /\texorpdfstring{$\ast$}{*} Mask the interrupt when Rx good unicast frames counter reaches half the maximum value \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MMCRIMR\+\_\+\+RFAEM\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5a6a3b036b82adac210651815b69cb0}{ETH\+\_\+\+MMCRIMR\+\_\+\+RFAEM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MMCRIMR\+\_\+\+RFAEM\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCRIMR\+\_\+\+RFAEM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5a6a3b036b82adac210651815b69cb0}{ETH\+\_\+\+MMCRIMR\+\_\+\+RFAEM\+\_\+\+Msk}}    /\texorpdfstring{$\ast$}{*} Mask the interrupt when when Rx alignment error counter reaches half the maximum value \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MMCRIMR\+\_\+\+RFCEM\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89a2ad8a6b0429d309799de95538e83f}{ETH\+\_\+\+MMCRIMR\+\_\+\+RFCEM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MMCRIMR\+\_\+\+RFCEM\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCRIMR\+\_\+\+RFCEM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89a2ad8a6b0429d309799de95538e83f}{ETH\+\_\+\+MMCRIMR\+\_\+\+RFCEM\+\_\+\+Msk}}    /\texorpdfstring{$\ast$}{*} Mask the interrupt when Rx crc error counter reaches half the maximum value \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MMCTIMR\+\_\+\+TGFM\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65ecd1dd64ba1588e1d83d9896f9e1f0}{ETH\+\_\+\+MMCTIMR\+\_\+\+TGFM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MMCTIMR\+\_\+\+TGFM\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCTIMR\+\_\+\+TGFM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65ecd1dd64ba1588e1d83d9896f9e1f0}{ETH\+\_\+\+MMCTIMR\+\_\+\+TGFM\+\_\+\+Msk}}     /\texorpdfstring{$\ast$}{*} Mask the interrupt when Tx good frame count counter reaches half the maximum value \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MMCTIMR\+\_\+\+TGFMSCM\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba449564725083891a9fc504321614cf}{ETH\+\_\+\+MMCTIMR\+\_\+\+TGFMSCM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MMCTIMR\+\_\+\+TGFMSCM\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCTIMR\+\_\+\+TGFMSCM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba449564725083891a9fc504321614cf}{ETH\+\_\+\+MMCTIMR\+\_\+\+TGFMSCM\+\_\+\+Msk}}  /\texorpdfstring{$\ast$}{*} Mask the interrupt when Tx good multi col counter reaches half the maximum value \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MMCTIMR\+\_\+\+TGFSCM\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec67763632bc2229fca4167c7db268ce}{ETH\+\_\+\+MMCTIMR\+\_\+\+TGFSCM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+MMCTIMR\+\_\+\+TGFSCM\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCTIMR\+\_\+\+TGFSCM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec67763632bc2229fca4167c7db268ce}{ETH\+\_\+\+MMCTIMR\+\_\+\+TGFSCM\+\_\+\+Msk}}   /\texorpdfstring{$\ast$}{*} Mask the interrupt when Tx good single col counter reaches half the maximum value \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MMCTGFSCCR\+\_\+\+TGFSCC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac88648ccd808f151b1fc5c72083e4583}{ETH\+\_\+\+MMCTGFSCCR\+\_\+\+TGFSCC\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+MMCTGFSCCR\+\_\+\+TGFSCC\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCTGFSCCR\+\_\+\+TGFSCC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac88648ccd808f151b1fc5c72083e4583}{ETH\+\_\+\+MMCTGFSCCR\+\_\+\+TGFSCC\+\_\+\+Msk}} /\texorpdfstring{$\ast$}{*} Number of successfully transmitted frames after a single collision in Half-\/duplex mode. \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MMCTGFMSCCR\+\_\+\+TGFMSCC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedefca665609c9e6646ee60e8e91a0f9}{ETH\+\_\+\+MMCTGFMSCCR\+\_\+\+TGFMSCC\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+MMCTGFMSCCR\+\_\+\+TGFMSCC\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCTGFMSCCR\+\_\+\+TGFMSCC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedefca665609c9e6646ee60e8e91a0f9}{ETH\+\_\+\+MMCTGFMSCCR\+\_\+\+TGFMSCC\+\_\+\+Msk}} /\texorpdfstring{$\ast$}{*} Number of successfully transmitted frames after more than a single collision in Half-\/duplex mode. \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MMCTGFCR\+\_\+\+TGFC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fdcd7783b8ea9e2c46c8b7d89a39a47}{ETH\+\_\+\+MMCTGFCR\+\_\+\+TGFC\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+MMCTGFCR\+\_\+\+TGFC\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCTGFCR\+\_\+\+TGFC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fdcd7783b8ea9e2c46c8b7d89a39a47}{ETH\+\_\+\+MMCTGFCR\+\_\+\+TGFC\+\_\+\+Msk}}    /\texorpdfstring{$\ast$}{*} Number of good frames transmitted. \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MMCRFCECR\+\_\+\+RFCEC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfc0fdeab6719a464423e984ee5d3f96}{ETH\+\_\+\+MMCRFCECR\+\_\+\+RFCEC\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+MMCRFCECR\+\_\+\+RFCEC\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCRFCECR\+\_\+\+RFCEC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfc0fdeab6719a464423e984ee5d3f96}{ETH\+\_\+\+MMCRFCECR\+\_\+\+RFCEC\+\_\+\+Msk}}  /\texorpdfstring{$\ast$}{*} Number of frames received with CRC error. \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MMCRFAECR\+\_\+\+RFAEC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88b5da27b7870336e6dc92e75fbaf7bc}{ETH\+\_\+\+MMCRFAECR\+\_\+\+RFAEC\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+MMCRFAECR\+\_\+\+RFAEC\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCRFAECR\+\_\+\+RFAEC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88b5da27b7870336e6dc92e75fbaf7bc}{ETH\+\_\+\+MMCRFAECR\+\_\+\+RFAEC\+\_\+\+Msk}}  /\texorpdfstring{$\ast$}{*} Number of frames received with alignment (dribble) error \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+MMCRGUFCR\+\_\+\+RGUFC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3587339b8bbd30eeff94ee495a7fdbe5}{ETH\+\_\+\+MMCRGUFCR\+\_\+\+RGUFC\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+MMCRGUFCR\+\_\+\+RGUFC\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+MMCRGUFCR\+\_\+\+RGUFC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3587339b8bbd30eeff94ee495a7fdbe5}{ETH\+\_\+\+MMCRGUFCR\+\_\+\+RGUFC\+\_\+\+Msk}}  /\texorpdfstring{$\ast$}{*} Number of good unicast frames received. \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSCR\+\_\+\+TSPFFMAE\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07ddca2b8b3a89a0e844b12b45c0a7a1}{ETH\+\_\+\+PTPTSCR\+\_\+\+TSPFFMAE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+PTPTSCR\+\_\+\+TSPFFMAE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSCR\+\_\+\+TSPFFMAE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07ddca2b8b3a89a0e844b12b45c0a7a1}{ETH\+\_\+\+PTPTSCR\+\_\+\+TSPFFMAE\+\_\+\+Msk}}  /\texorpdfstring{$\ast$}{*} Time stamp PTP frame filtering MAC address enable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSCR\+\_\+\+TSCNT\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6eb6cba0cbd040d7d39085c0056a7fc}{ETH\+\_\+\+PTPTSCR\+\_\+\+TSCNT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ETH\+\_\+\+PTPTSCR\+\_\+\+TSCNT\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSCR\+\_\+\+TSCNT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6eb6cba0cbd040d7d39085c0056a7fc}{ETH\+\_\+\+PTPTSCR\+\_\+\+TSCNT\+\_\+\+Msk}}    /\texorpdfstring{$\ast$}{*} Time stamp clock node type \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSCR\+\_\+\+TSSMRME\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ea5dd63a69ace6876b589be79c520bc}{ETH\+\_\+\+PTPTSCR\+\_\+\+TSSMRME\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+PTPTSCR\+\_\+\+TSSMRME\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSCR\+\_\+\+TSSMRME}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ea5dd63a69ace6876b589be79c520bc}{ETH\+\_\+\+PTPTSCR\+\_\+\+TSSMRME\+\_\+\+Msk}}  /\texorpdfstring{$\ast$}{*} Time stamp snapshot for message relevant to master enable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSCR\+\_\+\+TSSEME\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad299e7a85e91581bee8f41d8badd1210}{ETH\+\_\+\+PTPTSCR\+\_\+\+TSSEME\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+PTPTSCR\+\_\+\+TSSEME\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSCR\+\_\+\+TSSEME}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad299e7a85e91581bee8f41d8badd1210}{ETH\+\_\+\+PTPTSCR\+\_\+\+TSSEME\+\_\+\+Msk}}   /\texorpdfstring{$\ast$}{*} Time stamp snapshot for event message enable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSCR\+\_\+\+TSSIPV4\+FE\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7584fce8033ccf0a76c1d0571b1a42f7}{ETH\+\_\+\+PTPTSCR\+\_\+\+TSSIPV4\+FE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+PTPTSCR\+\_\+\+TSSIPV4\+FE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSCR\+\_\+\+TSSIPV4\+FE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7584fce8033ccf0a76c1d0571b1a42f7}{ETH\+\_\+\+PTPTSCR\+\_\+\+TSSIPV4\+FE\+\_\+\+Msk}} /\texorpdfstring{$\ast$}{*} Time stamp snapshot for IPv4 frames enable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSCR\+\_\+\+TSSIPV6\+FE\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a1e31f374562426154d02d8e694d0cd}{ETH\+\_\+\+PTPTSCR\+\_\+\+TSSIPV6\+FE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+PTPTSCR\+\_\+\+TSSIPV6\+FE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSCR\+\_\+\+TSSIPV6\+FE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a1e31f374562426154d02d8e694d0cd}{ETH\+\_\+\+PTPTSCR\+\_\+\+TSSIPV6\+FE\+\_\+\+Msk}} /\texorpdfstring{$\ast$}{*} Time stamp snapshot for IPv6 frames enable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSCR\+\_\+\+TSSPTPOEFE\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b84221fe479a965fcc665a05e0d2190}{ETH\+\_\+\+PTPTSCR\+\_\+\+TSSPTPOEFE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+PTPTSCR\+\_\+\+TSSPTPOEFE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSCR\+\_\+\+TSSPTPOEFE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b84221fe479a965fcc665a05e0d2190}{ETH\+\_\+\+PTPTSCR\+\_\+\+TSSPTPOEFE\+\_\+\+Msk}} /\texorpdfstring{$\ast$}{*} Time stamp snapshot for PTP over ethernet frames enable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSCR\+\_\+\+TSPTPPSV2\+E\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbc463e7a55bfd585e2f87095164ed42}{ETH\+\_\+\+PTPTSCR\+\_\+\+TSPTPPSV2\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+PTPTSCR\+\_\+\+TSPTPPSV2\+E\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSCR\+\_\+\+TSPTPPSV2E}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbc463e7a55bfd585e2f87095164ed42}{ETH\+\_\+\+PTPTSCR\+\_\+\+TSPTPPSV2\+E\+\_\+\+Msk}} /\texorpdfstring{$\ast$}{*} Time stamp PTP packet snooping for version2 format enable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSCR\+\_\+\+TSSSR\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0770634e7a6a880384072a2974859d6e}{ETH\+\_\+\+PTPTSCR\+\_\+\+TSSSR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+PTPTSCR\+\_\+\+TSSSR\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSCR\+\_\+\+TSSSR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0770634e7a6a880384072a2974859d6e}{ETH\+\_\+\+PTPTSCR\+\_\+\+TSSSR\+\_\+\+Msk}}    /\texorpdfstring{$\ast$}{*} Time stamp Sub-\/seconds rollover \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSCR\+\_\+\+TSSARFE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6e14c1d9f9e1b4882f0c4380f18a4a8}{ETH\+\_\+\+PTPTSCR\+\_\+\+TSSARFE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+PTPTSCR\+\_\+\+TSSARFE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSCR\+\_\+\+TSSARFE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6e14c1d9f9e1b4882f0c4380f18a4a8}{ETH\+\_\+\+PTPTSCR\+\_\+\+TSSARFE\+\_\+\+Msk}}  /\texorpdfstring{$\ast$}{*} Time stamp snapshot for all received frames enable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSCR\+\_\+\+TSARU\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae38f60d94f4dd3d08f4ef813911adf79}{ETH\+\_\+\+PTPTSCR\+\_\+\+TSARU\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+PTPTSCR\+\_\+\+TSARU\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSCR\+\_\+\+TSARU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae38f60d94f4dd3d08f4ef813911adf79}{ETH\+\_\+\+PTPTSCR\+\_\+\+TSARU\+\_\+\+Msk}}    /\texorpdfstring{$\ast$}{*} Addend register update \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSCR\+\_\+\+TSITE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3731fcd0a402ff13734764182b29c99a}{ETH\+\_\+\+PTPTSCR\+\_\+\+TSITE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+PTPTSCR\+\_\+\+TSITE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSCR\+\_\+\+TSITE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3731fcd0a402ff13734764182b29c99a}{ETH\+\_\+\+PTPTSCR\+\_\+\+TSITE\+\_\+\+Msk}}    /\texorpdfstring{$\ast$}{*} Time stamp interrupt trigger enable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSCR\+\_\+\+TSSTU\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8573e45d80d88e5c90149584b3692421}{ETH\+\_\+\+PTPTSCR\+\_\+\+TSSTU\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+PTPTSCR\+\_\+\+TSSTU\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSCR\+\_\+\+TSSTU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8573e45d80d88e5c90149584b3692421}{ETH\+\_\+\+PTPTSCR\+\_\+\+TSSTU\+\_\+\+Msk}}    /\texorpdfstring{$\ast$}{*} Time stamp update \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSCR\+\_\+\+TSSTI\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88c53dbf12851d2e912b3748de382452}{ETH\+\_\+\+PTPTSCR\+\_\+\+TSSTI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+PTPTSCR\+\_\+\+TSSTI\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSCR\+\_\+\+TSSTI}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88c53dbf12851d2e912b3748de382452}{ETH\+\_\+\+PTPTSCR\+\_\+\+TSSTI\+\_\+\+Msk}}    /\texorpdfstring{$\ast$}{*} Time stamp initialize \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSCR\+\_\+\+TSFCU\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29d78884eed541cedaf8b46b6914899d}{ETH\+\_\+\+PTPTSCR\+\_\+\+TSFCU\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+PTPTSCR\+\_\+\+TSFCU\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSCR\+\_\+\+TSFCU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29d78884eed541cedaf8b46b6914899d}{ETH\+\_\+\+PTPTSCR\+\_\+\+TSFCU\+\_\+\+Msk}}    /\texorpdfstring{$\ast$}{*} Time stamp fine or coarse update \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSCR\+\_\+\+TSE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa354e48ec338c1aeb40ec642b98b49e5}{ETH\+\_\+\+PTPTSCR\+\_\+\+TSE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+PTPTSCR\+\_\+\+TSE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSCR\+\_\+\+TSE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa354e48ec338c1aeb40ec642b98b49e5}{ETH\+\_\+\+PTPTSCR\+\_\+\+TSE\+\_\+\+Msk}}      /\texorpdfstring{$\ast$}{*} Time stamp enable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+PTPSSIR\+\_\+\+STSSI\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fef6f1da60d4682780fd1ef4cf3435f}{ETH\+\_\+\+PTPSSIR\+\_\+\+STSSI\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ ETH\+\_\+\+PTPSSIR\+\_\+\+STSSI\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+PTPSSIR\+\_\+\+STSSI}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fef6f1da60d4682780fd1ef4cf3435f}{ETH\+\_\+\+PTPSSIR\+\_\+\+STSSI\+\_\+\+Msk}}    /\texorpdfstring{$\ast$}{*} System time Sub-\/second increment value \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSHR\+\_\+\+STS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac54fba4639ea8278ac2679ecf5693f11}{ETH\+\_\+\+PTPTSHR\+\_\+\+STS\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+PTPTSHR\+\_\+\+STS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSHR\+\_\+\+STS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac54fba4639ea8278ac2679ecf5693f11}{ETH\+\_\+\+PTPTSHR\+\_\+\+STS\+\_\+\+Msk}}      /\texorpdfstring{$\ast$}{*} System Time second \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSLR\+\_\+\+STPNS\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57b0d4d7480472e548d2745b71c73884}{ETH\+\_\+\+PTPTSLR\+\_\+\+STPNS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+PTPTSLR\+\_\+\+STPNS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSLR\+\_\+\+STPNS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57b0d4d7480472e548d2745b71c73884}{ETH\+\_\+\+PTPTSLR\+\_\+\+STPNS\+\_\+\+Msk}}    /\texorpdfstring{$\ast$}{*} System Time Positive or negative time \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSLR\+\_\+\+STSS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ea6ac5920c1f09cda85a6efe885d159}{ETH\+\_\+\+PTPTSLR\+\_\+\+STSS\+\_\+\+Msk}}~(0x7\+FFFFFFFUL $<$$<$ ETH\+\_\+\+PTPTSLR\+\_\+\+STSS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSLR\+\_\+\+STSS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ea6ac5920c1f09cda85a6efe885d159}{ETH\+\_\+\+PTPTSLR\+\_\+\+STSS\+\_\+\+Msk}}     /\texorpdfstring{$\ast$}{*} System Time sub-\/seconds \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSHUR\+\_\+\+TSUS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b1af8c724a3bb0fbbc8d796581df651}{ETH\+\_\+\+PTPTSHUR\+\_\+\+TSUS\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+PTPTSHUR\+\_\+\+TSUS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSHUR\+\_\+\+TSUS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b1af8c724a3bb0fbbc8d796581df651}{ETH\+\_\+\+PTPTSHUR\+\_\+\+TSUS\+\_\+\+Msk}}    /\texorpdfstring{$\ast$}{*} Time stamp update seconds \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSLUR\+\_\+\+TSUPNS\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79eba1ff6e2e10261b485928bdaf9826}{ETH\+\_\+\+PTPTSLUR\+\_\+\+TSUPNS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+PTPTSLUR\+\_\+\+TSUPNS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSLUR\+\_\+\+TSUPNS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79eba1ff6e2e10261b485928bdaf9826}{ETH\+\_\+\+PTPTSLUR\+\_\+\+TSUPNS\+\_\+\+Msk}}  /\texorpdfstring{$\ast$}{*} Time stamp update Positive or negative time \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSLUR\+\_\+\+TSUSS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40c328002f73284b6216df8d8390a040}{ETH\+\_\+\+PTPTSLUR\+\_\+\+TSUSS\+\_\+\+Msk}}~(0x7\+FFFFFFFUL $<$$<$ ETH\+\_\+\+PTPTSLUR\+\_\+\+TSUSS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSLUR\+\_\+\+TSUSS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40c328002f73284b6216df8d8390a040}{ETH\+\_\+\+PTPTSLUR\+\_\+\+TSUSS\+\_\+\+Msk}}   /\texorpdfstring{$\ast$}{*} Time stamp update sub-\/seconds \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSAR\+\_\+\+TSA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f67b7a220cf80fec5ea4c9cd642fef3}{ETH\+\_\+\+PTPTSAR\+\_\+\+TSA\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+PTPTSAR\+\_\+\+TSA\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSAR\+\_\+\+TSA}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f67b7a220cf80fec5ea4c9cd642fef3}{ETH\+\_\+\+PTPTSAR\+\_\+\+TSA\+\_\+\+Msk}}      /\texorpdfstring{$\ast$}{*} Time stamp addend \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+PTPTTHR\+\_\+\+TTSH\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80aac932c3b5b9dc4cffb160f27431af}{ETH\+\_\+\+PTPTTHR\+\_\+\+TTSH\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+PTPTTHR\+\_\+\+TTSH\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+PTPTTHR\+\_\+\+TTSH}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80aac932c3b5b9dc4cffb160f27431af}{ETH\+\_\+\+PTPTTHR\+\_\+\+TTSH\+\_\+\+Msk}}     /\texorpdfstring{$\ast$}{*} Target time stamp high \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+PTPTTLR\+\_\+\+TTSL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7606deb781bd37b7ee59b6adcf9bc58f}{ETH\+\_\+\+PTPTTLR\+\_\+\+TTSL\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+PTPTTLR\+\_\+\+TTSL\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+PTPTTLR\+\_\+\+TTSL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7606deb781bd37b7ee59b6adcf9bc58f}{ETH\+\_\+\+PTPTTLR\+\_\+\+TTSL\+\_\+\+Msk}}     /\texorpdfstring{$\ast$}{*} Target time stamp low \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSSR\+\_\+\+TSTTR\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6231f5b648b131af03c3eac1c3a01182}{ETH\+\_\+\+PTPTSSR\+\_\+\+TSTTR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+PTPTSSR\+\_\+\+TSTTR\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSSR\+\_\+\+TSTTR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6231f5b648b131af03c3eac1c3a01182}{ETH\+\_\+\+PTPTSSR\+\_\+\+TSTTR\+\_\+\+Msk}}    /\texorpdfstring{$\ast$}{*} Time stamp target time reached \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSSR\+\_\+\+TSSO\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga838b3f40f55f1ec42e054e2bc13af891}{ETH\+\_\+\+PTPTSSR\+\_\+\+TSSO\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+PTPTSSR\+\_\+\+TSSO\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+PTPTSSR\+\_\+\+TSSO}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga838b3f40f55f1ec42e054e2bc13af891}{ETH\+\_\+\+PTPTSSR\+\_\+\+TSSO\+\_\+\+Msk}}     /\texorpdfstring{$\ast$}{*} Time stamp seconds overflow \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+MB\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafccc7781fcfe97b198cd1dc91959e0e9}{ETH\+\_\+\+DMABMR\+\_\+\+MB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMABMR\+\_\+\+MB\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+MB}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafccc7781fcfe97b198cd1dc91959e0e9}{ETH\+\_\+\+DMABMR\+\_\+\+MB\+\_\+\+Msk}}       /\texorpdfstring{$\ast$}{*} Mixed Burst \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+AAB\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f5eca1e6932299715114700f0015d2e}{ETH\+\_\+\+DMABMR\+\_\+\+AAB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMABMR\+\_\+\+AAB\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+AAB}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f5eca1e6932299715114700f0015d2e}{ETH\+\_\+\+DMABMR\+\_\+\+AAB\+\_\+\+Msk}}       /\texorpdfstring{$\ast$}{*} Address-\/Aligned beats \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+FPM\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fdb196d2e2aba0246e12581b915f783}{ETH\+\_\+\+DMABMR\+\_\+\+FPM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMABMR\+\_\+\+FPM\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+FPM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fdb196d2e2aba0246e12581b915f783}{ETH\+\_\+\+DMABMR\+\_\+\+FPM\+\_\+\+Msk}}       /\texorpdfstring{$\ast$}{*} 4x\+PBL mode \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+USP\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f99d342b5c91127b4ab8a4b34ab19f8}{ETH\+\_\+\+DMABMR\+\_\+\+USP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMABMR\+\_\+\+USP\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+USP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f99d342b5c91127b4ab8a4b34ab19f8}{ETH\+\_\+\+DMABMR\+\_\+\+USP\+\_\+\+Msk}}       /\texorpdfstring{$\ast$}{*} Use separate PBL \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45be619f0c8fa338658381e077b36fbb}{ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+RDP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45be619f0c8fa338658381e077b36fbb}{ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+\+Msk}}       /\texorpdfstring{$\ast$}{*} Rx\+DMA PBL \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+1\+Beat}~0x00020000U              /\texorpdfstring{$\ast$}{*} maximum number of beats to be transferred in one Rx\+DMA transaction is 1 \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+2\+Beat}~0x00040000U              /\texorpdfstring{$\ast$}{*} maximum number of beats to be transferred in one Rx\+DMA transaction is 2 \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+4\+Beat}~0x00080000U              /\texorpdfstring{$\ast$}{*} maximum number of beats to be transferred in one Rx\+DMA transaction is 4 \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+8\+Beat}~0x00100000U              /\texorpdfstring{$\ast$}{*} maximum number of beats to be transferred in one Rx\+DMA transaction is 8 \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+16\+Beat}~0x00200000U              /\texorpdfstring{$\ast$}{*} maximum number of beats to be transferred in one Rx\+DMA transaction is 16 \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+32\+Beat}~0x00400000U              /\texorpdfstring{$\ast$}{*} maximum number of beats to be transferred in one Rx\+DMA transaction is 32 \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+4x\+PBL\+\_\+4\+Beat}~0x01020000U              /\texorpdfstring{$\ast$}{*} maximum number of beats to be transferred in one Rx\+DMA transaction is 4 \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+4x\+PBL\+\_\+8\+Beat}~0x01040000U              /\texorpdfstring{$\ast$}{*} maximum number of beats to be transferred in one Rx\+DMA transaction is 8 \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+4x\+PBL\+\_\+16\+Beat}~0x01080000U              /\texorpdfstring{$\ast$}{*} maximum number of beats to be transferred in one Rx\+DMA transaction is 16 \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+4x\+PBL\+\_\+32\+Beat}~0x01100000U              /\texorpdfstring{$\ast$}{*} maximum number of beats to be transferred in one Rx\+DMA transaction is 32 \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+4x\+PBL\+\_\+64\+Beat}~0x01200000U              /\texorpdfstring{$\ast$}{*} maximum number of beats to be transferred in one Rx\+DMA transaction is 64 \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+RDP\+\_\+4x\+PBL\+\_\+128\+Beat}~0x01400000U              /\texorpdfstring{$\ast$}{*} maximum number of beats to be transferred in one Rx\+DMA transaction is 128 \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+FB\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga062f6878427a5d9cbb00432cc046ca7d}{ETH\+\_\+\+DMABMR\+\_\+\+FB\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMABMR\+\_\+\+FB\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+FB}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga062f6878427a5d9cbb00432cc046ca7d}{ETH\+\_\+\+DMABMR\+\_\+\+FB\+\_\+\+Msk}}        /\texorpdfstring{$\ast$}{*} Fixed Burst \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+RTPR\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac84d16b246ae40bcd90ef3a5a000bc59}{ETH\+\_\+\+DMABMR\+\_\+\+RTPR\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ETH\+\_\+\+DMABMR\+\_\+\+RTPR\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+RTPR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac84d16b246ae40bcd90ef3a5a000bc59}{ETH\+\_\+\+DMABMR\+\_\+\+RTPR\+\_\+\+Msk}}      /\texorpdfstring{$\ast$}{*} Rx Tx priority ratio \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+RTPR\+\_\+1\+\_\+1}~0x00000000U              /\texorpdfstring{$\ast$}{*} Rx Tx priority ratio \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+RTPR\+\_\+2\+\_\+1}~0x00004000U              /\texorpdfstring{$\ast$}{*} Rx Tx priority ratio \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+RTPR\+\_\+3\+\_\+1}~0x00008000U              /\texorpdfstring{$\ast$}{*} Rx Tx priority ratio \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+RTPR\+\_\+4\+\_\+1}~0x0000\+C000U              /\texorpdfstring{$\ast$}{*} Rx Tx priority ratio \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga640bcbad2f68125c7593018245c80db6}{ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+PBL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga640bcbad2f68125c7593018245c80db6}{ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+\+Msk}}       /\texorpdfstring{$\ast$}{*} Programmable burst length \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+1\+Beat}~0x00000100U              /\texorpdfstring{$\ast$}{*} maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 1 \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+2\+Beat}~0x00000200U              /\texorpdfstring{$\ast$}{*} maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 2 \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+4\+Beat}~0x00000400U              /\texorpdfstring{$\ast$}{*} maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 4 \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+8\+Beat}~0x00000800U              /\texorpdfstring{$\ast$}{*} maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 8 \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+16\+Beat}~0x00001000U              /\texorpdfstring{$\ast$}{*} maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 16 \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+32\+Beat}~0x00002000U              /\texorpdfstring{$\ast$}{*} maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 32 \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+4x\+PBL\+\_\+4\+Beat}~0x01000100U              /\texorpdfstring{$\ast$}{*} maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 4 \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+4x\+PBL\+\_\+8\+Beat}~0x01000200U              /\texorpdfstring{$\ast$}{*} maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 8 \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+4x\+PBL\+\_\+16\+Beat}~0x01000400U              /\texorpdfstring{$\ast$}{*} maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 16 \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+4x\+PBL\+\_\+32\+Beat}~0x01000800U              /\texorpdfstring{$\ast$}{*} maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 32 \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+4x\+PBL\+\_\+64\+Beat}~0x01001000U              /\texorpdfstring{$\ast$}{*} maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 64 \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+PBL\+\_\+4x\+PBL\+\_\+128\+Beat}~0x01002000U              /\texorpdfstring{$\ast$}{*} maximum number of beats to be transferred in one Tx\+DMA (or both) transaction is 128 \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+EDE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18544872c7f55ac2011ff1fe2ab6d353}{ETH\+\_\+\+DMABMR\+\_\+\+EDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMABMR\+\_\+\+EDE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+EDE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18544872c7f55ac2011ff1fe2ab6d353}{ETH\+\_\+\+DMABMR\+\_\+\+EDE\+\_\+\+Msk}}       /\texorpdfstring{$\ast$}{*} Enhanced Descriptor Enable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+DSL\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c0974106bccb288a14a4f5b055f2a88}{ETH\+\_\+\+DMABMR\+\_\+\+DSL\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ETH\+\_\+\+DMABMR\+\_\+\+DSL\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+DSL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c0974106bccb288a14a4f5b055f2a88}{ETH\+\_\+\+DMABMR\+\_\+\+DSL\+\_\+\+Msk}}       /\texorpdfstring{$\ast$}{*} Descriptor Skip Length \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+DA\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bd68646897581a06cbee2dacbdd0c14}{ETH\+\_\+\+DMABMR\+\_\+\+DA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMABMR\+\_\+\+DA\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+DA}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bd68646897581a06cbee2dacbdd0c14}{ETH\+\_\+\+DMABMR\+\_\+\+DA\+\_\+\+Msk}}        /\texorpdfstring{$\ast$}{*} DMA arbitration scheme \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+SR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf0350e3541f1c466e6544db265e36a4}{ETH\+\_\+\+DMABMR\+\_\+\+SR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMABMR\+\_\+\+SR\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMABMR\+\_\+\+SR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf0350e3541f1c466e6544db265e36a4}{ETH\+\_\+\+DMABMR\+\_\+\+SR\+\_\+\+Msk}}        /\texorpdfstring{$\ast$}{*} Software reset \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMATPDR\+\_\+\+TPD\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04187d48766f865c479d26d2c6225fa9}{ETH\+\_\+\+DMATPDR\+\_\+\+TPD\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+DMATPDR\+\_\+\+TPD\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMATPDR\+\_\+\+TPD}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04187d48766f865c479d26d2c6225fa9}{ETH\+\_\+\+DMATPDR\+\_\+\+TPD\+\_\+\+Msk}}      /\texorpdfstring{$\ast$}{*} Transmit poll demand \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMARPDR\+\_\+\+RPD\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56d192c68de928fdbb181eb063145446}{ETH\+\_\+\+DMARPDR\+\_\+\+RPD\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+DMARPDR\+\_\+\+RPD\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMARPDR\+\_\+\+RPD}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56d192c68de928fdbb181eb063145446}{ETH\+\_\+\+DMARPDR\+\_\+\+RPD\+\_\+\+Msk}}      /\texorpdfstring{$\ast$}{*} Receive poll demand  \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMARDLAR\+\_\+\+SRL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5cc8aee0138d0f2bfaf2c684376949f}{ETH\+\_\+\+DMARDLAR\+\_\+\+SRL\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+DMARDLAR\+\_\+\+SRL\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMARDLAR\+\_\+\+SRL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5cc8aee0138d0f2bfaf2c684376949f}{ETH\+\_\+\+DMARDLAR\+\_\+\+SRL\+\_\+\+Msk}}     /\texorpdfstring{$\ast$}{*} Start of receive list \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMATDLAR\+\_\+\+STL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga001a009e3ed3f0fa5c8b8d99839d4f16}{ETH\+\_\+\+DMATDLAR\+\_\+\+STL\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+DMATDLAR\+\_\+\+STL\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMATDLAR\+\_\+\+STL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga001a009e3ed3f0fa5c8b8d99839d4f16}{ETH\+\_\+\+DMATDLAR\+\_\+\+STL\+\_\+\+Msk}}     /\texorpdfstring{$\ast$}{*} Start of transmit list \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+TSTS\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72e40eb362f28f7ea04d874e73e70072}{ETH\+\_\+\+DMASR\+\_\+\+TSTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMASR\+\_\+\+TSTS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+TSTS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72e40eb362f28f7ea04d874e73e70072}{ETH\+\_\+\+DMASR\+\_\+\+TSTS\+\_\+\+Msk}}       /\texorpdfstring{$\ast$}{*} Time-\/stamp trigger status \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+PMTS\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92bdb1d530baa75204516d6c8045f1dc}{ETH\+\_\+\+DMASR\+\_\+\+PMTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMASR\+\_\+\+PMTS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+PMTS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92bdb1d530baa75204516d6c8045f1dc}{ETH\+\_\+\+DMASR\+\_\+\+PMTS\+\_\+\+Msk}}       /\texorpdfstring{$\ast$}{*} PMT status \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+MMCS\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5366f0a075f3c6821b4bade162bfc151}{ETH\+\_\+\+DMASR\+\_\+\+MMCS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMASR\+\_\+\+MMCS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+MMCS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5366f0a075f3c6821b4bade162bfc151}{ETH\+\_\+\+DMASR\+\_\+\+MMCS\+\_\+\+Msk}}       /\texorpdfstring{$\ast$}{*} MMC status \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+EBS\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf72d998538d5fcb41440f203e916edc}{ETH\+\_\+\+DMASR\+\_\+\+EBS\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ETH\+\_\+\+DMASR\+\_\+\+EBS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+EBS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf72d998538d5fcb41440f203e916edc}{ETH\+\_\+\+DMASR\+\_\+\+EBS\+\_\+\+Msk}}        /\texorpdfstring{$\ast$}{*} Error bits status \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+EBS\+\_\+\+Desc\+Access\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d01e1b20f21d635fd0e195148b12609}{ETH\+\_\+\+DMASR\+\_\+\+EBS\+\_\+\+Desc\+Access\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMASR\+\_\+\+EBS\+\_\+\+Desc\+Access\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+EBS\+\_\+\+Desc\+Access}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d01e1b20f21d635fd0e195148b12609}{ETH\+\_\+\+DMASR\+\_\+\+EBS\+\_\+\+Desc\+Access\+\_\+\+Msk}} /\texorpdfstring{$\ast$}{*} Error bits 0-\/data buffer, 1-\/desc. access \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+EBS\+\_\+\+Read\+Transf\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ba2f75d57b076dd6fd741eb85569ea0}{ETH\+\_\+\+DMASR\+\_\+\+EBS\+\_\+\+Read\+Transf\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMASR\+\_\+\+EBS\+\_\+\+Read\+Transf\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+EBS\+\_\+\+Read\+Transf}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ba2f75d57b076dd6fd741eb85569ea0}{ETH\+\_\+\+DMASR\+\_\+\+EBS\+\_\+\+Read\+Transf\+\_\+\+Msk}} /\texorpdfstring{$\ast$}{*} Error bits 0-\/write trnsf, 1-\/read transfr \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+EBS\+\_\+\+Data\+Transf\+Tx\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb5f3f939bfb190ddd5837ecb203a7db}{ETH\+\_\+\+DMASR\+\_\+\+EBS\+\_\+\+Data\+Transf\+Tx\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMASR\+\_\+\+EBS\+\_\+\+Data\+Transf\+Tx\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+EBS\+\_\+\+Data\+Transf\+Tx}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb5f3f939bfb190ddd5837ecb203a7db}{ETH\+\_\+\+DMASR\+\_\+\+EBS\+\_\+\+Data\+Transf\+Tx\+\_\+\+Msk}} /\texorpdfstring{$\ast$}{*} Error bits 0-\/Rx DMA, 1-\/Tx DMA \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga706f64bbf5b12368955bc3d0fdba6a39}{ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+TPS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga706f64bbf5b12368955bc3d0fdba6a39}{ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Msk}}        /\texorpdfstring{$\ast$}{*} Transmit process state \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Stopped}~0x00000000U              /\texorpdfstring{$\ast$}{*} Stopped -\/ Reset or Stop Tx Command issued  \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Fetching\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81cc65263215ebdbae36ff6f983e5611}{ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Fetching\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Fetching\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Fetching}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81cc65263215ebdbae36ff6f983e5611}{ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Fetching\+\_\+\+Msk}}            /\texorpdfstring{$\ast$}{*} Running -\/ fetching the Tx descriptor \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Waiting\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga372a83db64b04814ac01ef9b072bdb09}{ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Waiting\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Waiting\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Waiting}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga372a83db64b04814ac01ef9b072bdb09}{ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Waiting\+\_\+\+Msk}}            /\texorpdfstring{$\ast$}{*} Running -\/ waiting for status \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Reading\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76229b644063a64e1939b3c9e75c2539}{ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Reading\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Reading\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Reading}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76229b644063a64e1939b3c9e75c2539}{ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Reading\+\_\+\+Msk}}            /\texorpdfstring{$\ast$}{*} Running -\/ reading the data from host memory \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Suspended\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabebe05fb2f636f75f5cd2da28d465d8d}{ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Suspended\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Suspended\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Suspended}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabebe05fb2f636f75f5cd2da28d465d8d}{ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Suspended\+\_\+\+Msk}} /\texorpdfstring{$\ast$}{*} Suspended -\/ Tx Descriptor unavailable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Closing\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga367081b68077417f3556e514f5ca1771}{ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Closing\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Closing\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Closing}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga367081b68077417f3556e514f5ca1771}{ETH\+\_\+\+DMASR\+\_\+\+TPS\+\_\+\+Closing\+\_\+\+Msk}} /\texorpdfstring{$\ast$}{*} Running -\/ closing Rx descriptor \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade55bf5c8f6788537f16f5c535fca9df}{ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+RPS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade55bf5c8f6788537f16f5c535fca9df}{ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Msk}}        /\texorpdfstring{$\ast$}{*} Receive process state \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Stopped}~0x00000000U              /\texorpdfstring{$\ast$}{*} Stopped -\/ Reset or Stop Rx Command issued \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Fetching\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ebd16304081748a0fc85659ca005b74}{ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Fetching\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Fetching\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Fetching}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ebd16304081748a0fc85659ca005b74}{ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Fetching\+\_\+\+Msk}} /\texorpdfstring{$\ast$}{*} Running -\/ fetching the Rx descriptor \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Waiting\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02f12914ed1c79ed445e5dbbb0e085aa}{ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Waiting\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Waiting\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Waiting}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02f12914ed1c79ed445e5dbbb0e085aa}{ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Waiting\+\_\+\+Msk}} /\texorpdfstring{$\ast$}{*} Running -\/ waiting for packet \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Suspended\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1fb0ba5f7b3373caf68328175250e96}{ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Suspended\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Suspended\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Suspended}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1fb0ba5f7b3373caf68328175250e96}{ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Suspended\+\_\+\+Msk}} /\texorpdfstring{$\ast$}{*} Suspended -\/ Rx Descriptor unavailable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Closing\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89428a8eb321c17f0d6319d5f8409d6e}{ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Closing\+\_\+\+Msk}}~(0x5\+UL $<$$<$ ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Closing\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Closing}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89428a8eb321c17f0d6319d5f8409d6e}{ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Closing\+\_\+\+Msk}} /\texorpdfstring{$\ast$}{*} Running -\/ closing descriptor \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Queuing\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga276f57d8860566be667d03e6f38f9840}{ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Queuing\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Queuing\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Queuing}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga276f57d8860566be667d03e6f38f9840}{ETH\+\_\+\+DMASR\+\_\+\+RPS\+\_\+\+Queuing\+\_\+\+Msk}} /\texorpdfstring{$\ast$}{*} Running -\/ queuing the receive frame into host memory \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+NIS\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a4beec3bd9093993f5b2434b1b1e09d}{ETH\+\_\+\+DMASR\+\_\+\+NIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMASR\+\_\+\+NIS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+NIS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a4beec3bd9093993f5b2434b1b1e09d}{ETH\+\_\+\+DMASR\+\_\+\+NIS\+\_\+\+Msk}}        /\texorpdfstring{$\ast$}{*} Normal interrupt summary \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+AIS\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa257027c6436c5549724db8df50284db}{ETH\+\_\+\+DMASR\+\_\+\+AIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMASR\+\_\+\+AIS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+AIS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa257027c6436c5549724db8df50284db}{ETH\+\_\+\+DMASR\+\_\+\+AIS\+\_\+\+Msk}}        /\texorpdfstring{$\ast$}{*} Abnormal interrupt summary \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+ERS\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1038a467b90b609a7b709b179334c33}{ETH\+\_\+\+DMASR\+\_\+\+ERS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMASR\+\_\+\+ERS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+ERS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1038a467b90b609a7b709b179334c33}{ETH\+\_\+\+DMASR\+\_\+\+ERS\+\_\+\+Msk}}        /\texorpdfstring{$\ast$}{*} Early receive status \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+FBES\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga616a1ac8f4d7a70430585b6461fc0ce3}{ETH\+\_\+\+DMASR\+\_\+\+FBES\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMASR\+\_\+\+FBES\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+FBES}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga616a1ac8f4d7a70430585b6461fc0ce3}{ETH\+\_\+\+DMASR\+\_\+\+FBES\+\_\+\+Msk}}       /\texorpdfstring{$\ast$}{*} Fatal bus error status \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+ETS\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86649ab55b955dee747af1266d117270}{ETH\+\_\+\+DMASR\+\_\+\+ETS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMASR\+\_\+\+ETS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+ETS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86649ab55b955dee747af1266d117270}{ETH\+\_\+\+DMASR\+\_\+\+ETS\+\_\+\+Msk}}        /\texorpdfstring{$\ast$}{*} Early transmit status \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+RWTS\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a3f72a3dc3b046d2771cdcbf514b175}{ETH\+\_\+\+DMASR\+\_\+\+RWTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMASR\+\_\+\+RWTS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+RWTS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a3f72a3dc3b046d2771cdcbf514b175}{ETH\+\_\+\+DMASR\+\_\+\+RWTS\+\_\+\+Msk}}       /\texorpdfstring{$\ast$}{*} Receive watchdog timeout status \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+RPSS\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2630d1d889e82544e5f3eaaa0c73efb}{ETH\+\_\+\+DMASR\+\_\+\+RPSS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMASR\+\_\+\+RPSS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+RPSS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2630d1d889e82544e5f3eaaa0c73efb}{ETH\+\_\+\+DMASR\+\_\+\+RPSS\+\_\+\+Msk}}       /\texorpdfstring{$\ast$}{*} Receive process stopped status \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+RBUS\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03519d5ceec7c307530cd4d84ab77a86}{ETH\+\_\+\+DMASR\+\_\+\+RBUS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMASR\+\_\+\+RBUS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+RBUS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03519d5ceec7c307530cd4d84ab77a86}{ETH\+\_\+\+DMASR\+\_\+\+RBUS\+\_\+\+Msk}}       /\texorpdfstring{$\ast$}{*} Receive buffer unavailable status \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+RS\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad460f6aaea486c070dec64bbe36e7fa8}{ETH\+\_\+\+DMASR\+\_\+\+RS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMASR\+\_\+\+RS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+RS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad460f6aaea486c070dec64bbe36e7fa8}{ETH\+\_\+\+DMASR\+\_\+\+RS\+\_\+\+Msk}}         /\texorpdfstring{$\ast$}{*} Receive status \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+TUS\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3a7203a5fb55c1d6a69e6daab2e961b}{ETH\+\_\+\+DMASR\+\_\+\+TUS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMASR\+\_\+\+TUS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+TUS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3a7203a5fb55c1d6a69e6daab2e961b}{ETH\+\_\+\+DMASR\+\_\+\+TUS\+\_\+\+Msk}}        /\texorpdfstring{$\ast$}{*} Transmit underflow status \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+ROS\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89c38680c790e1e1717c0a0c76c4f9ef}{ETH\+\_\+\+DMASR\+\_\+\+ROS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMASR\+\_\+\+ROS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+ROS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89c38680c790e1e1717c0a0c76c4f9ef}{ETH\+\_\+\+DMASR\+\_\+\+ROS\+\_\+\+Msk}}        /\texorpdfstring{$\ast$}{*} Receive overflow status \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+TJTS\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43884645887bb7d31bf18e4e5709d7dc}{ETH\+\_\+\+DMASR\+\_\+\+TJTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMASR\+\_\+\+TJTS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+TJTS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43884645887bb7d31bf18e4e5709d7dc}{ETH\+\_\+\+DMASR\+\_\+\+TJTS\+\_\+\+Msk}}       /\texorpdfstring{$\ast$}{*} Transmit jabber timeout status \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+TBUS\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca6dd2813fb9e0bdf4bccedba156e4c7}{ETH\+\_\+\+DMASR\+\_\+\+TBUS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMASR\+\_\+\+TBUS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+TBUS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca6dd2813fb9e0bdf4bccedba156e4c7}{ETH\+\_\+\+DMASR\+\_\+\+TBUS\+\_\+\+Msk}}       /\texorpdfstring{$\ast$}{*} Transmit buffer unavailable status \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+TPSS\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga531f361a12151e7c1335f9133526edb5}{ETH\+\_\+\+DMASR\+\_\+\+TPSS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMASR\+\_\+\+TPSS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+TPSS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga531f361a12151e7c1335f9133526edb5}{ETH\+\_\+\+DMASR\+\_\+\+TPSS\+\_\+\+Msk}}       /\texorpdfstring{$\ast$}{*} Transmit process stopped status \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+TS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfe8fdf02110a1d44c6f28f1d641d92f}{ETH\+\_\+\+DMASR\+\_\+\+TS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMASR\+\_\+\+TS\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMASR\+\_\+\+TS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfe8fdf02110a1d44c6f28f1d641d92f}{ETH\+\_\+\+DMASR\+\_\+\+TS\+\_\+\+Msk}}         /\texorpdfstring{$\ast$}{*} Transmit status \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+DTCEFD\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57a12e235193d9a8db8d635b59287bdc}{ETH\+\_\+\+DMAOMR\+\_\+\+DTCEFD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMAOMR\+\_\+\+DTCEFD\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+DTCEFD}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57a12e235193d9a8db8d635b59287bdc}{ETH\+\_\+\+DMAOMR\+\_\+\+DTCEFD\+\_\+\+Msk}}    /\texorpdfstring{$\ast$}{*} Disable Dropping of TCP/IP checksum error frames \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+RSF\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac86b0ef8cd7b378ad33471bf63fabf28}{ETH\+\_\+\+DMAOMR\+\_\+\+RSF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMAOMR\+\_\+\+RSF\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+RSF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac86b0ef8cd7b378ad33471bf63fabf28}{ETH\+\_\+\+DMAOMR\+\_\+\+RSF\+\_\+\+Msk}}       /\texorpdfstring{$\ast$}{*} Receive store and forward \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+DFRF\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58b42f95e34f9fd0fd26a720830cef43}{ETH\+\_\+\+DMAOMR\+\_\+\+DFRF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMAOMR\+\_\+\+DFRF\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+DFRF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58b42f95e34f9fd0fd26a720830cef43}{ETH\+\_\+\+DMAOMR\+\_\+\+DFRF\+\_\+\+Msk}}      /\texorpdfstring{$\ast$}{*} Disable flushing of received frames \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+TSF\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga627c0721df614ee7895be0c8603965ab}{ETH\+\_\+\+DMAOMR\+\_\+\+TSF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMAOMR\+\_\+\+TSF\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+TSF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga627c0721df614ee7895be0c8603965ab}{ETH\+\_\+\+DMAOMR\+\_\+\+TSF\+\_\+\+Msk}}       /\texorpdfstring{$\ast$}{*} Transmit store and forward \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+FTF\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ef2167aa40e49e8f8d49b0283a8f832}{ETH\+\_\+\+DMAOMR\+\_\+\+FTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMAOMR\+\_\+\+FTF\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+FTF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ef2167aa40e49e8f8d49b0283a8f832}{ETH\+\_\+\+DMAOMR\+\_\+\+FTF\+\_\+\+Msk}}       /\texorpdfstring{$\ast$}{*} Flush transmit FIFO \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+TTC\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3c316b48c8c3a4e683b6e56cefa844d}{ETH\+\_\+\+DMAOMR\+\_\+\+TTC\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ETH\+\_\+\+DMAOMR\+\_\+\+TTC\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+TTC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3c316b48c8c3a4e683b6e56cefa844d}{ETH\+\_\+\+DMAOMR\+\_\+\+TTC\+\_\+\+Msk}}       /\texorpdfstring{$\ast$}{*} Transmit threshold control \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+TTC\+\_\+64\+Bytes}~0x00000000U              /\texorpdfstring{$\ast$}{*} threshold level of the MTL Transmit FIFO is 64 Bytes \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+TTC\+\_\+128\+Bytes}~0x00004000U              /\texorpdfstring{$\ast$}{*} threshold level of the MTL Transmit FIFO is 128 Bytes \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+TTC\+\_\+192\+Bytes}~0x00008000U              /\texorpdfstring{$\ast$}{*} threshold level of the MTL Transmit FIFO is 192 Bytes \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+TTC\+\_\+256\+Bytes}~0x0000\+C000U              /\texorpdfstring{$\ast$}{*} threshold level of the MTL Transmit FIFO is 256 Bytes \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+TTC\+\_\+40\+Bytes}~0x00010000U              /\texorpdfstring{$\ast$}{*} threshold level of the MTL Transmit FIFO is 40 Bytes \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+TTC\+\_\+32\+Bytes}~0x00014000U              /\texorpdfstring{$\ast$}{*} threshold level of the MTL Transmit FIFO is 32 Bytes \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+TTC\+\_\+24\+Bytes}~0x00018000U              /\texorpdfstring{$\ast$}{*} threshold level of the MTL Transmit FIFO is 24 Bytes \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+TTC\+\_\+16\+Bytes}~0x0001\+C000U              /\texorpdfstring{$\ast$}{*} threshold level of the MTL Transmit FIFO is 16 Bytes \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+ST\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd2cf0246f5b06eac0b6534c9802ac29}{ETH\+\_\+\+DMAOMR\+\_\+\+ST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMAOMR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+ST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd2cf0246f5b06eac0b6534c9802ac29}{ETH\+\_\+\+DMAOMR\+\_\+\+ST\+\_\+\+Msk}}        /\texorpdfstring{$\ast$}{*} Start/stop transmission command \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+FEF\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46da3dc9006268330b091ea369040c7e}{ETH\+\_\+\+DMAOMR\+\_\+\+FEF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMAOMR\+\_\+\+FEF\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+FEF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46da3dc9006268330b091ea369040c7e}{ETH\+\_\+\+DMAOMR\+\_\+\+FEF\+\_\+\+Msk}}       /\texorpdfstring{$\ast$}{*} Forward error frames \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+FUGF\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb00925901abe34858a008f599a3949d}{ETH\+\_\+\+DMAOMR\+\_\+\+FUGF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMAOMR\+\_\+\+FUGF\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+FUGF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb00925901abe34858a008f599a3949d}{ETH\+\_\+\+DMAOMR\+\_\+\+FUGF\+\_\+\+Msk}}      /\texorpdfstring{$\ast$}{*} Forward undersized good frames \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+RTC\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a10ffb355ad5a39fcee6c591a74c4f1}{ETH\+\_\+\+DMAOMR\+\_\+\+RTC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ETH\+\_\+\+DMAOMR\+\_\+\+RTC\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+RTC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a10ffb355ad5a39fcee6c591a74c4f1}{ETH\+\_\+\+DMAOMR\+\_\+\+RTC\+\_\+\+Msk}}       /\texorpdfstring{$\ast$}{*} receive threshold control \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+RTC\+\_\+64\+Bytes}~0x00000000U              /\texorpdfstring{$\ast$}{*} threshold level of the MTL Receive FIFO is 64 Bytes \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+RTC\+\_\+32\+Bytes}~0x00000008U              /\texorpdfstring{$\ast$}{*} threshold level of the MTL Receive FIFO is 32 Bytes \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+RTC\+\_\+96\+Bytes}~0x00000010U              /\texorpdfstring{$\ast$}{*} threshold level of the MTL Receive FIFO is 96 Bytes \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+RTC\+\_\+128\+Bytes}~0x00000018U              /\texorpdfstring{$\ast$}{*} threshold level of the MTL Receive FIFO is 128 Bytes \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+OSF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3643718f1c533d40fd4f9868544cdb66}{ETH\+\_\+\+DMAOMR\+\_\+\+OSF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMAOMR\+\_\+\+OSF\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+OSF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3643718f1c533d40fd4f9868544cdb66}{ETH\+\_\+\+DMAOMR\+\_\+\+OSF\+\_\+\+Msk}}       /\texorpdfstring{$\ast$}{*} operate on second frame \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+SR\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16eb92e4f7b229407dcf6e7e836f3504}{ETH\+\_\+\+DMAOMR\+\_\+\+SR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMAOMR\+\_\+\+SR\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMAOMR\+\_\+\+SR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16eb92e4f7b229407dcf6e7e836f3504}{ETH\+\_\+\+DMAOMR\+\_\+\+SR\+\_\+\+Msk}}        /\texorpdfstring{$\ast$}{*} Start/stop receive \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+NISE\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c8386338d800b390b1a94a7bf353b0b}{ETH\+\_\+\+DMAIER\+\_\+\+NISE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMAIER\+\_\+\+NISE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+NISE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c8386338d800b390b1a94a7bf353b0b}{ETH\+\_\+\+DMAIER\+\_\+\+NISE\+\_\+\+Msk}}      /\texorpdfstring{$\ast$}{*} Normal interrupt summary enable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+AISE\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabde04568b44b661a4ae2938663c0af68}{ETH\+\_\+\+DMAIER\+\_\+\+AISE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMAIER\+\_\+\+AISE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+AISE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabde04568b44b661a4ae2938663c0af68}{ETH\+\_\+\+DMAIER\+\_\+\+AISE\+\_\+\+Msk}}      /\texorpdfstring{$\ast$}{*} Abnormal interrupt summary enable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+ERIE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2fbc6e64e1d5c1bf78ada2bf0bef741}{ETH\+\_\+\+DMAIER\+\_\+\+ERIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMAIER\+\_\+\+ERIE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+ERIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2fbc6e64e1d5c1bf78ada2bf0bef741}{ETH\+\_\+\+DMAIER\+\_\+\+ERIE\+\_\+\+Msk}}      /\texorpdfstring{$\ast$}{*} Early receive interrupt enable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+FBEIE\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1d818d82852308c7dc3884e4ab6bd0d}{ETH\+\_\+\+DMAIER\+\_\+\+FBEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMAIER\+\_\+\+FBEIE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+FBEIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1d818d82852308c7dc3884e4ab6bd0d}{ETH\+\_\+\+DMAIER\+\_\+\+FBEIE\+\_\+\+Msk}}     /\texorpdfstring{$\ast$}{*} Fatal bus error interrupt enable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+ETIE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac753c8cb27122c6d9bb32ab8cfc2ae64}{ETH\+\_\+\+DMAIER\+\_\+\+ETIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMAIER\+\_\+\+ETIE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+ETIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac753c8cb27122c6d9bb32ab8cfc2ae64}{ETH\+\_\+\+DMAIER\+\_\+\+ETIE\+\_\+\+Msk}}      /\texorpdfstring{$\ast$}{*} Early transmit interrupt enable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+RWTIE\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a773793e51e25028b71f7bc22127a84}{ETH\+\_\+\+DMAIER\+\_\+\+RWTIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMAIER\+\_\+\+RWTIE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+RWTIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a773793e51e25028b71f7bc22127a84}{ETH\+\_\+\+DMAIER\+\_\+\+RWTIE\+\_\+\+Msk}}     /\texorpdfstring{$\ast$}{*} Receive watchdog timeout interrupt enable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+RPSIE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97d3ac01bc13ea08b25b59e5e200aaf4}{ETH\+\_\+\+DMAIER\+\_\+\+RPSIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMAIER\+\_\+\+RPSIE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+RPSIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97d3ac01bc13ea08b25b59e5e200aaf4}{ETH\+\_\+\+DMAIER\+\_\+\+RPSIE\+\_\+\+Msk}}     /\texorpdfstring{$\ast$}{*} Receive process stopped interrupt enable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+RBUIE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada6ce4050a22be8bf8ecd9f32a62cb51}{ETH\+\_\+\+DMAIER\+\_\+\+RBUIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMAIER\+\_\+\+RBUIE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+RBUIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada6ce4050a22be8bf8ecd9f32a62cb51}{ETH\+\_\+\+DMAIER\+\_\+\+RBUIE\+\_\+\+Msk}}     /\texorpdfstring{$\ast$}{*} Receive buffer unavailable interrupt enable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+RIE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5bd8f0165aaa498cdafe884dd1343d9}{ETH\+\_\+\+DMAIER\+\_\+\+RIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMAIER\+\_\+\+RIE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+RIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5bd8f0165aaa498cdafe884dd1343d9}{ETH\+\_\+\+DMAIER\+\_\+\+RIE\+\_\+\+Msk}}       /\texorpdfstring{$\ast$}{*} Receive interrupt enable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+TUIE\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3479e12a504721ace0d9c1f2e9deae52}{ETH\+\_\+\+DMAIER\+\_\+\+TUIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMAIER\+\_\+\+TUIE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+TUIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3479e12a504721ace0d9c1f2e9deae52}{ETH\+\_\+\+DMAIER\+\_\+\+TUIE\+\_\+\+Msk}}      /\texorpdfstring{$\ast$}{*} Transmit Underflow interrupt enable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+ROIE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf567f33d5a3d85984e52c65705f2c334}{ETH\+\_\+\+DMAIER\+\_\+\+ROIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMAIER\+\_\+\+ROIE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+ROIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf567f33d5a3d85984e52c65705f2c334}{ETH\+\_\+\+DMAIER\+\_\+\+ROIE\+\_\+\+Msk}}      /\texorpdfstring{$\ast$}{*} Receive Overflow interrupt enable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+TJTIE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf14e7f30233722f892e6af1d6428f7b8}{ETH\+\_\+\+DMAIER\+\_\+\+TJTIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMAIER\+\_\+\+TJTIE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+TJTIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf14e7f30233722f892e6af1d6428f7b8}{ETH\+\_\+\+DMAIER\+\_\+\+TJTIE\+\_\+\+Msk}}     /\texorpdfstring{$\ast$}{*} Transmit jabber timeout interrupt enable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+TBUIE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38bf7b752b9e72761ab2bd11400e7730}{ETH\+\_\+\+DMAIER\+\_\+\+TBUIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMAIER\+\_\+\+TBUIE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+TBUIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38bf7b752b9e72761ab2bd11400e7730}{ETH\+\_\+\+DMAIER\+\_\+\+TBUIE\+\_\+\+Msk}}     /\texorpdfstring{$\ast$}{*} Transmit buffer unavailable interrupt enable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+TPSIE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8db6095575b73d506673d78d355fdcb}{ETH\+\_\+\+DMAIER\+\_\+\+TPSIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMAIER\+\_\+\+TPSIE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+TPSIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8db6095575b73d506673d78d355fdcb}{ETH\+\_\+\+DMAIER\+\_\+\+TPSIE\+\_\+\+Msk}}     /\texorpdfstring{$\ast$}{*} Transmit process stopped interrupt enable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+TIE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a48f7292330cdb3c61e4e499357eb8b}{ETH\+\_\+\+DMAIER\+\_\+\+TIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMAIER\+\_\+\+TIE\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMAIER\+\_\+\+TIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a48f7292330cdb3c61e4e499357eb8b}{ETH\+\_\+\+DMAIER\+\_\+\+TIE\+\_\+\+Msk}}       /\texorpdfstring{$\ast$}{*} Transmit interrupt enable \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAMFBOCR\+\_\+\+OFOC\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff5db91b32eee3facb9523b1e8c7f836}{ETH\+\_\+\+DMAMFBOCR\+\_\+\+OFOC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMAMFBOCR\+\_\+\+OFOC\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMAMFBOCR\+\_\+\+OFOC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff5db91b32eee3facb9523b1e8c7f836}{ETH\+\_\+\+DMAMFBOCR\+\_\+\+OFOC\+\_\+\+Msk}}   /\texorpdfstring{$\ast$}{*} Overflow bit for FIFO overflow counter \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAMFBOCR\+\_\+\+MFA\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga265274e3d4f38a6e39a08b112fef1b63}{ETH\+\_\+\+DMAMFBOCR\+\_\+\+MFA\+\_\+\+Msk}}~(0x7\+FFUL $<$$<$ ETH\+\_\+\+DMAMFBOCR\+\_\+\+MFA\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMAMFBOCR\+\_\+\+MFA}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga265274e3d4f38a6e39a08b112fef1b63}{ETH\+\_\+\+DMAMFBOCR\+\_\+\+MFA\+\_\+\+Msk}}    /\texorpdfstring{$\ast$}{*} Number of frames missed by the application \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAMFBOCR\+\_\+\+OMFC\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga948b0af4c7ca43ee7b22e4db7318c6fd}{ETH\+\_\+\+DMAMFBOCR\+\_\+\+OMFC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ETH\+\_\+\+DMAMFBOCR\+\_\+\+OMFC\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMAMFBOCR\+\_\+\+OMFC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga948b0af4c7ca43ee7b22e4db7318c6fd}{ETH\+\_\+\+DMAMFBOCR\+\_\+\+OMFC\+\_\+\+Msk}}   /\texorpdfstring{$\ast$}{*} Overflow bit for missed frame counter \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMAMFBOCR\+\_\+\+MFC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac16af00ecd2def9c483943a7b60bb6ff}{ETH\+\_\+\+DMAMFBOCR\+\_\+\+MFC\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ ETH\+\_\+\+DMAMFBOCR\+\_\+\+MFC\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMAMFBOCR\+\_\+\+MFC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac16af00ecd2def9c483943a7b60bb6ff}{ETH\+\_\+\+DMAMFBOCR\+\_\+\+MFC\+\_\+\+Msk}}    /\texorpdfstring{$\ast$}{*} Number of frames missed by the controller \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMACHTDR\+\_\+\+HTDAP\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e0d1eda1d389b3f99bbe46f26a25959}{ETH\+\_\+\+DMACHTDR\+\_\+\+HTDAP\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+DMACHTDR\+\_\+\+HTDAP\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMACHTDR\+\_\+\+HTDAP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e0d1eda1d389b3f99bbe46f26a25959}{ETH\+\_\+\+DMACHTDR\+\_\+\+HTDAP\+\_\+\+Msk}}   /\texorpdfstring{$\ast$}{*} Host transmit descriptor address pointer \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMACHRDR\+\_\+\+HRDAP\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga385d61115e00ef2711fb128ba0bc58a8}{ETH\+\_\+\+DMACHRDR\+\_\+\+HRDAP\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+DMACHRDR\+\_\+\+HRDAP\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMACHRDR\+\_\+\+HRDAP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga385d61115e00ef2711fb128ba0bc58a8}{ETH\+\_\+\+DMACHRDR\+\_\+\+HRDAP\+\_\+\+Msk}}   /\texorpdfstring{$\ast$}{*} Host receive descriptor address pointer \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMACHTBAR\+\_\+\+HTBAP\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacc327724f91b8ddb36f526ec8d78dfa}{ETH\+\_\+\+DMACHTBAR\+\_\+\+HTBAP\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+DMACHTBAR\+\_\+\+HTBAP\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMACHTBAR\+\_\+\+HTBAP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacc327724f91b8ddb36f526ec8d78dfa}{ETH\+\_\+\+DMACHTBAR\+\_\+\+HTBAP\+\_\+\+Msk}}  /\texorpdfstring{$\ast$}{*} Host transmit buffer address pointer \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries ETH\+\_\+\+DMACHRBAR\+\_\+\+HRBAP\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6260b879f63938dfecd17e8d98f0a6dc}{ETH\+\_\+\+DMACHRBAR\+\_\+\+HRBAP\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ ETH\+\_\+\+DMACHRBAR\+\_\+\+HRBAP\+\_\+\+Pos)
\item 
\#define {\bfseries ETH\+\_\+\+DMACHRBAR\+\_\+\+HRBAP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6260b879f63938dfecd17e8d98f0a6dc}{ETH\+\_\+\+DMACHRBAR\+\_\+\+HRBAP\+\_\+\+Msk}}  /\texorpdfstring{$\ast$}{*} Host receive buffer address pointer \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+SRQSCS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27144da12fabf5f20058022b7a060375}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+SRQSCS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+SRQSCS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae09ab672e632dfd87bfb97e10563dfac}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+SRQSCS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27144da12fabf5f20058022b7a060375}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+SRQSCS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+SRQ\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga911bbd5c9dff39b1539db5afda218133}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+SRQ\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+SRQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade39c1039ab30f1ca7ff7c33dd3e1c1b}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+SRQ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga911bbd5c9dff39b1539db5afda218133}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+SRQ\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HNGSCS\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1172acd99753812214a91f822770fad}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HNGSCS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HNGSCS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0325825760f66d4792be59cde2a6fb36}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HNGSCS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1172acd99753812214a91f822770fad}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HNGSCS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HNPRQ\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00ce59b4eac11aed163f9b0a40ebd830}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HNPRQ\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HNPRQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5db1466d8363575ab2cc8e61855b6d9}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HNPRQ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00ce59b4eac11aed163f9b0a40ebd830}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HNPRQ\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HSHNPEN\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac02604ee9f359f998fac804332d8e82e}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HSHNPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HSHNPEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62b67d7ea4c4a3d92b031b1dc4e2d014}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HSHNPEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac02604ee9f359f998fac804332d8e82e}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+HSHNPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+DHNPEN\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5c847c2f7db2b4f25a4b807847cf5fd}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+DHNPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+DHNPEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad29b2224940ad3324855355f4fb52c51}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+DHNPEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5c847c2f7db2b4f25a4b807847cf5fd}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+DHNPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+CIDSTS\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcbeabffac3327cd545d469b58baf2f2}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+CIDSTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+CIDSTS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2ab7a1464a20fd128370a41c6b2c5db}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+CIDSTS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcbeabffac3327cd545d469b58baf2f2}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+CIDSTS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+DBCT\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cb7bd418b6f7625dd90c36be4a20008}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+DBCT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+DBCT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac28cd7384fa1d08b1aa518d5d8ed622d}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+DBCT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cb7bd418b6f7625dd90c36be4a20008}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+DBCT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+ASVLD\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga845bbc4c94240d4de22010b542f47ba8}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+ASVLD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+ASVLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd37f8bf64b304c6e4d053849f56748c}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+ASVLD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga845bbc4c94240d4de22010b542f47ba8}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+ASVLD\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+BSVLD\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4110e90ebb7c55aeb8b429fb5171e378}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+BSVLD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+BSVLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc2ae24138663e92bdca36c8017b6c13}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+BSVLD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4110e90ebb7c55aeb8b429fb5171e378}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+BSVLD\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSPCS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad2eed76dce0ee687f52e08f16bc4c1b}{USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSPCS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSPCS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a881de3c707878018490b8b3db282f7}{USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSPCS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad2eed76dce0ee687f52e08f16bc4c1b}{USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSPCS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad229aff8e0584e5b5abbf80629e141cc}{USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSPCS\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSPCS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga981001cbade2d922b72e1b06d6069da0}{USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSPCS\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSPCS\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSS\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebb27b8d77f15f8100c1d27149fb7186}{USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98190493ea5b039322c77341e3cf61f8}{USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebb27b8d77f15f8100c1d27149fb7186}{USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DSPD\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b6bf36ee06f07105efb0568bfb3c06d}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DSPD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DSPD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f008e2b969946597b56824fef3cc7ef}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DSPD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b6bf36ee06f07105efb0568bfb3c06d}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DSPD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f73c1cb1213fd6e28ce7409fc3c63d1}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DSPD\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DSPD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7d4f6f3e5002c73be03457ab3ac4023}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DSPD\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DSPD\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+NZLSOHSK\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa785273cbe79b53e609ed2715cfbf98}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+NZLSOHSK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+NZLSOHSK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c492b6fc8389b58b1879aa7d822137f}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+NZLSOHSK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa785273cbe79b53e609ed2715cfbf98}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+NZLSOHSK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67fabe86ac6ef650b9ad01a026b67a5d}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9fd5819883e2d18cad4c19af8146e1d}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67fabe86ac6ef650b9ad01a026b67a5d}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34aa0076cdeff59113e9880458ae79ba}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+0}}~(0x01\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga646ba21ce25f42e2fbf706295a5ad031}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+1}}~(0x02\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d495202852341acc620ce02043281a6}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+2}}~(0x04\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fa407810d17c7f3795fe268bd01120b}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+3}}~(0x08\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72351ad7cdbbd7992f70892b49a2a669}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+4}}~(0x10\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61f0d5b909af5196782bbe6e03855f06}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+5}}~(0x20\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae949fe90d15c793eb011958a4f600ac}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+6}}~(0x40\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PFIVL\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga273b5f0a16f8276d0f0e76f216caa03f}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PFIVL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PFIVL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08ae423d6325aa35bb037304ba8f8235}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PFIVL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga273b5f0a16f8276d0f0e76f216caa03f}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PFIVL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4e78c573f8cd0548bce86ce8593353d}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PFIVL\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PFIVL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9cc973db831fb86b1e122443a58aa7c}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PFIVL\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PFIVL\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+XCVRDLY\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9a4c6ac40e44ccfe90a65c583c202b2}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+XCVRDLY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+XCVRDLY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fbc004fabda6fa9cda2977d45755e42}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+XCVRDLY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9a4c6ac40e44ccfe90a65c583c202b2}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+XCVRDLY\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+ERRATIM\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd12755447b5773fd5db5b71b5ea292a}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+ERRATIM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+ERRATIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36b7cce75bb4e60fe38760c78167b2ac}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+ERRATIM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd12755447b5773fd5db5b71b5ea292a}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+ERRATIM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PERSCHIVL\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4407194cfda70b7408523c537ba03060}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PERSCHIVL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PERSCHIVL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fb78d02bad573871d6b9d92100561a4}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PERSCHIVL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4407194cfda70b7408523c537ba03060}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PERSCHIVL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4eef8bf8e73d8b94b0caf98caa978c11}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PERSCHIVL\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PERSCHIVL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e47455432a6c8c7c7400024427c25d8}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PERSCHIVL\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PERSCHIVL\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+STPPCLK\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f118ddd4551c474f8edc23058876fdf}{USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+STPPCLK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+STPPCLK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac696153ff9f165deadff3fe0225849e8}{USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+STPPCLK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f118ddd4551c474f8edc23058876fdf}{USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+STPPCLK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+GATEHCLK\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14c302139df9ab546ce190277ecbc090}{USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+GATEHCLK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+GATEHCLK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d6bcb65b4cb112d17466cf24c42e37f}{USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+GATEHCLK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14c302139df9ab546ce190277ecbc090}{USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+GATEHCLK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+PHYSUSP\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bd9eee61333c5bd9565e74be8daacb2}{USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+PHYSUSP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+PHYSUSP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b8c8a29c623fc354c03942a6a414c06}{USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+PHYSUSP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bd9eee61333c5bd9565e74be8daacb2}{USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+PHYSUSP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+SEDET\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa244dfb48bb953763802745e978649b2}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+SEDET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+SEDET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46e79a60810179da2479104fbf514a70}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+SEDET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa244dfb48bb953763802745e978649b2}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+SEDET\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+SRSSCHG\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga750e5c8cbb573197c89318c8b99771e0}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+SRSSCHG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+SRSSCHG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c5094462de3569f89fdcc641ead7d47}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+SRSSCHG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga750e5c8cbb573197c89318c8b99771e0}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+SRSSCHG\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+HNSSCHG\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83eeecbc4aa4d8bc1c1c6cac82695577}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+HNSSCHG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+HNSSCHG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50fcdec0f5ff7e594b726dc63175a1f3}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+HNSSCHG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83eeecbc4aa4d8bc1c1c6cac82695577}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+HNSSCHG\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+HNGDET\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c87ba48d57c205ce011dfa8b6888a9f}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+HNGDET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+HNGDET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab16a656720e4914c0935ef597f9719ef}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+HNGDET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c87ba48d57c205ce011dfa8b6888a9f}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+HNGDET\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+ADTOCHG\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e2f3eeb46b9addf20afbc0f4e0c3196}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+ADTOCHG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+ADTOCHG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac73e4e50f0fbe8376e87b833872f4b40}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+ADTOCHG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e2f3eeb46b9addf20afbc0f4e0c3196}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+ADTOCHG\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+DBCDNE\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e2ad3f6e96de9fbe88f1e5f6d3be7d4}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+DBCDNE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+DBCDNE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa17e41c826fded604c1837cacae0b66}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+DBCDNE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e2ad3f6e96de9fbe88f1e5f6d3be7d4}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+DBCDNE\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+RWUSIG\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6caa072b60a7c1c580d47f5ac1d4a63d}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+RWUSIG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+RWUSIG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e87febbcda52c3b0b4679ce4fc10aae}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+RWUSIG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6caa072b60a7c1c580d47f5ac1d4a63d}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+RWUSIG\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SDIS\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34f43895b41cdf03141fd07278679e9c}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SDIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SDIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga148c9f1be1abbca2c8568a079894c9d0}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SDIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34f43895b41cdf03141fd07278679e9c}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SDIS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+GINSTS\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf928315cb36f5a39a14f58cb15468ec8}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+GINSTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+GINSTS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d3d6c5c6827fad61f6f8fa5553935fa}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+GINSTS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf928315cb36f5a39a14f58cb15468ec8}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+GINSTS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+GONSTS\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa880c9c7c5ee16534e0156380cf04d28}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+GONSTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+GONSTS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga199625403480a432df8f653b9bee0bd4}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+GONSTS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa880c9c7c5ee16534e0156380cf04d28}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+GONSTS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad771cd9b6f19e1f335016426d41dec48}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL\+\_\+\+Msk}}~(0x7\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebcf7c6c98c93f075f635cf0969c16f4}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad771cd9b6f19e1f335016426d41dec48}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48750394a0e7d020b3b1e4c4b73b981f}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27636cb092fce5a35e0dd25debc50294}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82ad49a50f4cb5a7c310e94d92daa889}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL\+\_\+2}}~(0x4\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SGINAK\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa822717fd13eed433f8496f8c0b81482}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SGINAK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SGINAK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafde278c400411575329026a0a8a67fa0}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SGINAK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa822717fd13eed433f8496f8c0b81482}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SGINAK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+CGINAK\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45fb8854f9cb1d9e5aa9b55e4392af8b}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+CGINAK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+CGINAK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga200f87e323c35612737fbaeb7b1c52f2}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+CGINAK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45fb8854f9cb1d9e5aa9b55e4392af8b}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+CGINAK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SGONAK\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54678325db99694db585d8ec50f46ae6}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SGONAK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SGONAK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga717ea6d52263b0b9938ebf1f3ef4b409}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SGONAK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54678325db99694db585d8ec50f46ae6}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SGONAK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+CGONAK\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07b9fd237b82bf4b3556a7a344a0058c}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+CGONAK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+CGONAK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga232f28bae3c9cd354b2fca1be518d043}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+CGONAK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07b9fd237b82bf4b3556a7a344a0058c}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+CGONAK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+POPRGDNE\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2daaa82f3b3ea2bbfb3c0677c46b93b}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+POPRGDNE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+POPRGDNE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace837326945cc056aef6969fc24e1a09}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+POPRGDNE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2daaa82f3b3ea2bbfb3c0677c46b93b}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+POPRGDNE\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HFIR\+\_\+\+FRIVL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadcdb6f745b118b51a607d89bbf864a0}{USB\+\_\+\+OTG\+\_\+\+HFIR\+\_\+\+FRIVL\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HFIR\+\_\+\+FRIVL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8345933ec4180c4ea9013291ce085a2d}{USB\+\_\+\+OTG\+\_\+\+HFIR\+\_\+\+FRIVL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadcdb6f745b118b51a607d89bbf864a0}{USB\+\_\+\+OTG\+\_\+\+HFIR\+\_\+\+FRIVL\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HFNUM\+\_\+\+FRNUM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34a555bd57d9e8f2a41d5b9499ad7c44}{USB\+\_\+\+OTG\+\_\+\+HFNUM\+\_\+\+FRNUM\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HFNUM\+\_\+\+FRNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab240bcea196fe42725639b82a3ceac75}{USB\+\_\+\+OTG\+\_\+\+HFNUM\+\_\+\+FRNUM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34a555bd57d9e8f2a41d5b9499ad7c44}{USB\+\_\+\+OTG\+\_\+\+HFNUM\+\_\+\+FRNUM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HFNUM\+\_\+\+FTREM\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad58aef8796a09f03191b07f54244b67f}{USB\+\_\+\+OTG\+\_\+\+HFNUM\+\_\+\+FTREM\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HFNUM\+\_\+\+FTREM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51a24f44589040844690a0d6d2f23c13}{USB\+\_\+\+OTG\+\_\+\+HFNUM\+\_\+\+FTREM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad58aef8796a09f03191b07f54244b67f}{USB\+\_\+\+OTG\+\_\+\+HFNUM\+\_\+\+FTREM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+SUSPSTS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga474e845231f3f8f1de1d4be1e99167ca}{USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+SUSPSTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+SUSPSTS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8faf1dcd3fb686cc4acf23ca6f4b71ec}{USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+SUSPSTS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga474e845231f3f8f1de1d4be1e99167ca}{USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+SUSPSTS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+ENUMSPD\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga270bfa6f7139f8a15af6a55c4b48c167}{USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+ENUMSPD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+ENUMSPD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf68e749d3365b8b6aba2002718a16e94}{USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+ENUMSPD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga270bfa6f7139f8a15af6a55c4b48c167}{USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+ENUMSPD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b85a30093b2120bd2f0dca9a2fabd46}{USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+ENUMSPD\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+ENUMSPD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38dcfba81d842a0514d24f42fbea815c}{USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+ENUMSPD\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+ENUMSPD\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+EERR\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3125d311d52b88b33109ffd3b1c2b194}{USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+EERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+EERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9787add94a212edfffa82dd2fe47863}{USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+EERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3125d311d52b88b33109ffd3b1c2b194}{USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+EERR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+FNSOF\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9aa7bb17de01b147c98b6c23e4f146cd}{USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+FNSOF\+\_\+\+Msk}}~(0x3\+FFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+FNSOF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga047ff56c1d9fbd02b738f2a5bf768a45}{USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+FNSOF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9aa7bb17de01b147c98b6c23e4f146cd}{USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+FNSOF\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+GINT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfab3e804f69049a10d08b30d986ecf0}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+GINT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+GINT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd1bbe9e90d56d2aa225ff5532e15c6e}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+GINT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfab3e804f69049a10d08b30d986ecf0}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+GINT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f129cc1f698c1a272851d848541397c}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+\+Msk}}~(0x\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ffbca11bd10b4d94843a5084078fdd4}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f129cc1f698c1a272851d848541397c}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacccaf834ac65b3859e6f0519d2c4d75d}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+0}}~(0x0\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga944e91046cd27e0bea8954bd56a45a94}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+1}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b9994176dc5115431b0a537ad26900c}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+2}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ac6781cf82fd4c21a342b4e8c8f25f8}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+3}}~(0x5\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae60a1aed37523932d2cbfa6e78963e28}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+4}}~(0x7\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+DMAEN\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67d9f42ed7111f4a498e213ceae2d357}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+DMAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+DMAEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46b9ace9572bb6ec977594c8b4b0825f}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+DMAEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67d9f42ed7111f4a498e213ceae2d357}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+DMAEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+TXFELVL\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbed93fcc3e44debab0f9a6b8f56a4e4}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+TXFELVL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+TXFELVL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a8af9d1d89b731426db773905ae4450}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+TXFELVL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbed93fcc3e44debab0f9a6b8f56a4e4}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+TXFELVL\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+PTXFELVL\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ce05358bc5a54302af1f296bd1338c4}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+PTXFELVL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+PTXFELVL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7443f8ddb5b67b506637b282923a0c57}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+PTXFELVL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ce05358bc5a54302af1f296bd1338c4}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+PTXFELVL\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa03324441e7f1d314a3d553097a97d98}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL\+\_\+\+Msk}}~(0x7\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb035573c48f1055126d94a3c15dd5f3}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa03324441e7f1d314a3d553097a97d98}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9afeebc0fdfffa134586228627d0994}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad406f5ebd83521f075d973f1afae39f8}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c336a75d6e5035c376667f9794d9aae}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL\+\_\+2}}~(0x4\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PHYSEL\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3373712099429d9b7186af1f2bf1e662}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PHYSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PHYSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2148059ec3e6a804d102ed9964c9a005}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PHYSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3373712099429d9b7186af1f2bf1e662}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PHYSEL\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+SRPCAP\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffdc662f62192d4b3b04c2967dc17499}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+SRPCAP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+SRPCAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26cadf8d7d278615a2681c308d69a1f4}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+SRPCAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffdc662f62192d4b3b04c2967dc17499}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+SRPCAP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+HNPCAP\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga014d25d1f767f3db5ad0c60e7c752607}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+HNPCAP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+HNPCAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e220d23f5739e07442461204a70a2c7}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+HNPCAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga014d25d1f767f3db5ad0c60e7c752607}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+HNPCAP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec02000199e190ce726adc091bd9fc18}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+\+Msk}}~(0x\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedf4c990f79714f2747232ccb7470d4c}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec02000199e190ce726adc091bd9fc18}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09f21fcd7d2ba96955088e33afa034e5}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad316e69d3679d7fa0a73caf577e1d2b8}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ecdc45ec0654c353bee6da6d17a9a6}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+2}}~(0x4\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga019e347f4b9b5a2bf980b90e921c23f0}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+3}}~(0x8\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PHYLPCS\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga754ace191e8556620eec7c93ba53a914}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PHYLPCS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PHYLPCS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87e134cc67f7b77efcb1506f7ca57b64}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PHYLPCS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga754ace191e8556620eec7c93ba53a914}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PHYLPCS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIFSLS\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff2a24486b52bc1e86707e5e4f9ebbd9}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIFSLS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIFSLS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ad0a14d1e0b69f72209ac0de8290862}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIFSLS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff2a24486b52bc1e86707e5e4f9ebbd9}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIFSLS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIAR\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2787eb50165fdc318425a15808e195d7}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIAR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIAR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9996da3f96fd45ce80d12a1db533b89d}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIAR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2787eb50165fdc318425a15808e195d7}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIAR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPICSM\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb75fefda7133445f8372502ee6dc415}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPICSM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPICSM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7f25e19a542791bcb97956262637e9b}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPICSM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb75fefda7133445f8372502ee6dc415}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPICSM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIEVBUSD\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51f99055d4e1309feeba94e88c767f03}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIEVBUSD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIEVBUSD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafad0b734f8f4511d7839385a01f105b6}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIEVBUSD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51f99055d4e1309feeba94e88c767f03}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIEVBUSD\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIEVBUSI\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04c1b32f50469cd6f5b5728b85af1ad0}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIEVBUSI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIEVBUSI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a57c032717ceeeef110b7fd33cddd79}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIEVBUSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04c1b32f50469cd6f5b5728b85af1ad0}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIEVBUSI\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TSDPS\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4f3f8f8230c13d226cfc088d2ef2f5b}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TSDPS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TSDPS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe1cdbe63bf7a5b2212e602f88a16796}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TSDPS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4f3f8f8230c13d226cfc088d2ef2f5b}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TSDPS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PCCI\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga013f30e987d548455287896e9f5600a6}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PCCI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PCCI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae325703f616d90c6c22198c288fa4f28}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PCCI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga013f30e987d548455287896e9f5600a6}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PCCI\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PTCI\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab89a6d18ebdbf9a78551b167eedf7c2f}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PTCI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PTCI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55174040ef4566af2326b0a424bff30a}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PTCI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab89a6d18ebdbf9a78551b167eedf7c2f}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PTCI\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIIPD\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c2349edc84b6a82c2e350ae60c3c49b}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIIPD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIIPD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga240a106dc942384f0c0dae11a7efc018}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIIPD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c2349edc84b6a82c2e350ae60c3c49b}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIIPD\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+FHMOD\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b9aae8e1a49ed8a7d8b3d8a779581a3}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+FHMOD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+FHMOD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2bafa204b663017c8c08dcd42c1c031}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+FHMOD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b9aae8e1a49ed8a7d8b3d8a779581a3}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+FHMOD\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+FDMOD\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93cc2f6447eb4b2e36588e604b66d2b8}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+FDMOD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+FDMOD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga012379ec9a2c86e7d28f5dc882fed0c5}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+FDMOD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93cc2f6447eb4b2e36588e604b66d2b8}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+FDMOD\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+CTXPKT\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90ac2f68e29f0584ba980f3d396eb1e2}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+CTXPKT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+CTXPKT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0efb62f80533abcf9cecd96815200380}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+CTXPKT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90ac2f68e29f0584ba980f3d396eb1e2}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+CTXPKT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+CSRST\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ff29d2fa7bd837e8130717b43e71a04}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+CSRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+CSRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2e85306ee6705e7120877dee47d50b0}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+CSRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ff29d2fa7bd837e8130717b43e71a04}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+CSRST\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+HSRST\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff92f8742438f99c8e81d37c63e8fbf0}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+HSRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+HSRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88a5f9be64498b49d12a3dc7b5bb4d0c}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+HSRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff92f8742438f99c8e81d37c63e8fbf0}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+HSRST\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+FCRST\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e8b8125ce36876edcb9041304fb0d81}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+FCRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+FCRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6417d13d2568b05676800c9eda4bdfb}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+FCRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e8b8125ce36876edcb9041304fb0d81}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+FCRST\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+RXFFLSH\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e6d47098a622dd1002f38438db5db6d}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+RXFFLSH\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+RXFFLSH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbe28fdd671e34e48f5d96119fd91cab}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+RXFFLSH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e6d47098a622dd1002f38438db5db6d}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+RXFFLSH\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFFLSH\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a3ea77b9f0bdd2cb5e6c104d28278de}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFFLSH\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFFLSH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac92d0ccd406f33733199edbee13eeb7b}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFFLSH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a3ea77b9f0bdd2cb5e6c104d28278de}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFFLSH\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15516a0193e467d3a42dfe24a7a20b09}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d15f7c8d94dbf1b67b6d7fda680a5ad}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15516a0193e467d3a42dfe24a7a20b09}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d4785ae9db0a59b8e945be32582fa3}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+0}}~(0x01\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga260a76595ceb569e47b30fc946ce7f84}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+1}}~(0x02\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82fc2f146c00833e94244fdb640fcbd4}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+2}}~(0x04\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625608800e950e7540f7888a281ab91e}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+3}}~(0x08\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafacdf091f563680eafdd5500809c912f}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+4}}~(0x10\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+DMAREQ\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac32cd68230279be0476ab2bafd5f8e1d}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+DMAREQ\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+DMAREQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf152b268977d411b34bf47e674a8239a}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+DMAREQ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac32cd68230279be0476ab2bafd5f8e1d}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+DMAREQ\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+AHBIDL\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dd9f38aa1f6dcc20c4eeb13a6547a46}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+AHBIDL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+AHBIDL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfc525ece665c5448d652166bf962b7a}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+AHBIDL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dd9f38aa1f6dcc20c4eeb13a6547a46}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+AHBIDL\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+XFRCM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d4f31482f2ac26051500e0c8f3a0869}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+XFRCM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+XFRCM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f5c0badd33dc95fa7897bd4bb558ad6}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+XFRCM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d4f31482f2ac26051500e0c8f3a0869}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+XFRCM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+EPDM\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f93bf9a17e71b2f6d82c485ec81c464}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+EPDM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+EPDM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd42de5994316c7c765e349aceaf1718}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+EPDM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f93bf9a17e71b2f6d82c485ec81c464}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+EPDM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+TOM\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3ef8fc38aa3179714c5ac82ac381e94}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+TOM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+TOM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7329fbd5f4d78564704e80cbdcfb6a8f}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+TOM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3ef8fc38aa3179714c5ac82ac381e94}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+TOM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+ITTXFEMSK\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa7c9ebfa6013f1aed7b853573298a0a}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+ITTXFEMSK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+ITTXFEMSK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52a6c7819bcf9554d7f20c9ba4ad99dd}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+ITTXFEMSK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa7c9ebfa6013f1aed7b853573298a0a}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+ITTXFEMSK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+INEPNMM\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9558bbbb276b63f32baf0dc2c9e37a87}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+INEPNMM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+INEPNMM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34f85531f0e6f963d30dbc284c23fb92}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+INEPNMM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9558bbbb276b63f32baf0dc2c9e37a87}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+INEPNMM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+INEPNEM\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4413974123f59fa698d3f79b8218016}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+INEPNEM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+INEPNEM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26a366ee28afa322e37670c3eb5d0722}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+INEPNEM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4413974123f59fa698d3f79b8218016}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+INEPNEM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+TXFURM\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e7e1dc554fdd79e23762aac9e2338b0}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+TXFURM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+TXFURM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d10ab688d3bf47aaf8180daf0624e9d}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+TXFURM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e7e1dc554fdd79e23762aac9e2338b0}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+TXFURM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+NAKM\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga299db75461f693fff976f01f516c0a3b}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+NAKM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+NAKM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga119fc9328fac9c3272999e9761cc7635}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+NAKM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga299db75461f693fff976f01f516c0a3b}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+NAKM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXFSAVL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab49ec3e222a628b813a802f9ebb28448}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXFSAVL\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXFSAVL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab37734d4115211633d584e59cbeabe19}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXFSAVL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab49ec3e222a628b813a802f9ebb28448}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXFSAVL\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57a34e5dc4826091ab53667fa1d0d6d7}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga338e5e7a3613da0d1dbca7bcdced15ca}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57a34e5dc4826091ab53667fa1d0d6d7}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0029668daec1137fa7373e7b151099ac}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+0}}~(0x01\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96badb4855acc006656a4045db4170f2}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+1}}~(0x02\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51e29269f12dd3a01bdccd31b5fefcdf}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+2}}~(0x04\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac36241d1f9e6a781b55952f6ae8ca4ea}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+3}}~(0x08\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccf8f748b5a048fd46fc3c710daddf2a}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+4}}~(0x10\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac0ab79df9fad1b945edb6384dbc8e3d}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+5}}~(0x20\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba458280e9d6532dd12837a90742f408}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+6}}~(0x40\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga873ee2b3f86e357de46cd936a899ed31}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+7}}~(0x80\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4378a888dfbf5185446cdf184521471b}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c9381ee78a71b8c91e76a974fd633f1}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4378a888dfbf5185446cdf184521471b}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc4f9d82388f22aedd70ffc2074f8526}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+0}}~(0x01\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b75ae59aa46eb3f366e0c0eb18a953e}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+1}}~(0x02\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49c079a1cad8c676ff57e997fddcc939}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+2}}~(0x04\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37f71961a65f5c88a0bcfea71c88bfab}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+3}}~(0x08\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10291d16c7f539b1fb2d6e0b22fd7cbf}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+4}}~(0x10\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bac7d58ce0353c4570601a5a8c04090}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+5}}~(0x20\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga164af5e3ff7a7c104028840b5ccb8447}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+6}}~(0x40\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad66e43fdfea8df808ae46b41537c5b0a}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+7}}~(0x80\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HAINT\+\_\+\+HAINT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d40f68bf4ce28cec78ad449152f16e2}{USB\+\_\+\+OTG\+\_\+\+HAINT\+\_\+\+HAINT\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HAINT\+\_\+\+HAINT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13f6ce630f54df1a49314012a612d98d}{USB\+\_\+\+OTG\+\_\+\+HAINT\+\_\+\+HAINT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d40f68bf4ce28cec78ad449152f16e2}{USB\+\_\+\+OTG\+\_\+\+HAINT\+\_\+\+HAINT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+XFRCM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga722790431dd642e348bcded588d7e824}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+XFRCM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+XFRCM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e4371d47a5b0cfcc1235fbb9fbd7931}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+XFRCM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga722790431dd642e348bcded588d7e824}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+XFRCM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+EPDM\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3b3d4b03a79afdb9c3a5b9e40d07158}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+EPDM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+EPDM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6078d0855016e26c85d0a5b935e6f6ba}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+EPDM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3b3d4b03a79afdb9c3a5b9e40d07158}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+EPDM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+AHBERRM\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec4375fe9d10b890e84c603398653dbd}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+AHBERRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+AHBERRM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc5eeb0500ce7832cf607829de07dc06}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+AHBERRM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec4375fe9d10b890e84c603398653dbd}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+AHBERRM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+STUPM\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafccb9d1a7a0af8c8ed2be97eff94a8d1}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+STUPM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+STUPM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb61e805f1e512b80a7b33efcca6182e}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+STUPM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafccb9d1a7a0af8c8ed2be97eff94a8d1}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+STUPM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OTEPDM\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7df1cf9a2583c2a2c079c2743db0c0a}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OTEPDM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OTEPDM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad472667f09c79f0ca122586ae032e9df}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OTEPDM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7df1cf9a2583c2a2c079c2743db0c0a}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OTEPDM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OTEPSPRM\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2715f06a8df58db51a00016f761d6b0}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OTEPSPRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OTEPSPRM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22b959b8d57d5bace18e35d95de09a77}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OTEPSPRM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2715f06a8df58db51a00016f761d6b0}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OTEPSPRM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+B2\+BSTUP\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga990e43476d2858b9b8b0a1e10ddd3ca1}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+B2\+BSTUP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+B2\+BSTUP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59ef878371c32d6157a619ec42144c09}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+B2\+BSTUP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga990e43476d2858b9b8b0a1e10ddd3ca1}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+B2\+BSTUP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OPEM\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf413b92fd7377313378c481fbf28c6f0}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OPEM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OPEM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26bf486957377a746a55ae6203ea697c}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OPEM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf413b92fd7377313378c481fbf28c6f0}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OPEM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+BOIM\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa93f1e928648830df23013e8868ed53a}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+BOIM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+BOIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga980f37cfb000d12f7752530986d5069c}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+BOIM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa93f1e928648830df23013e8868ed53a}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+BOIM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+BERRM\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad22af854eb20c0c8f6c718703aa06cc}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+BERRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+BERRM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaac35f8747cd753d8534cfd8d6f4e6f2}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+BERRM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad22af854eb20c0c8f6c718703aa06cc}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+BERRM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+NAKM\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4282f15a3f24294c3de271447aa0b53a}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+NAKM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+NAKM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga377812e187288777184fec2d96929ac3}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+NAKM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4282f15a3f24294c3de271447aa0b53a}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+NAKM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+NYETM\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d2f79cc4d6c27cc7d24cc63b2103d0}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+NYETM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+NYETM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a60db81ca4a7ab4ce864d70c5235498}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+NYETM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d2f79cc4d6c27cc7d24cc63b2103d0}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+NYETM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+CMOD\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac38b6e32c779099c6cdba55e857f33e0}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+CMOD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+CMOD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga357496f2734867ddaf5a00cc61ff0191}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+CMOD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac38b6e32c779099c6cdba55e857f33e0}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+CMOD\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+MMIS\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6421c9e8b57f5343e197c85008ae82d5}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+MMIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+MMIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0c1ac0fa6a6a1b95d1dfc2b90383a39}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+MMIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6421c9e8b57f5343e197c85008ae82d5}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+MMIS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+OTGINT\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7154d80c30c1c71720c35ce47aed996b}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+OTGINT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+OTGINT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a7ff1e46bfa5481522003726a1b6304}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+OTGINT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7154d80c30c1c71720c35ce47aed996b}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+OTGINT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+SOF\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574b32ff2365c138b8454bec261a44e5}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+SOF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+SOF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga478373e0aea76bfad1c9d8e93c33a2f8}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+SOF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574b32ff2365c138b8454bec261a44e5}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+SOF\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+RXFLVL\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fb089db587ace41b14385dda34247e5}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+RXFLVL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+RXFLVL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd7c264becfe7a116ae20933173b1e5b}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+RXFLVL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fb089db587ace41b14385dda34247e5}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+RXFLVL\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+NPTXFE\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga750ef2111fed4186378990d5b4604911}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+NPTXFE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+NPTXFE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa84f417f4c311418505bcd04e6b9cbdf}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+NPTXFE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga750ef2111fed4186378990d5b4604911}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+NPTXFE\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+GINAKEFF\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac8bce3f4c26db797f4d5bc1fbbf56a3}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+GINAKEFF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+GINAKEFF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcf16d8b480c90018eaf6a717c989100}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+GINAKEFF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac8bce3f4c26db797f4d5bc1fbbf56a3}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+GINAKEFF\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+BOUTNAKEFF\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2197d4cc945121d9c75d7d9701e64c5}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+BOUTNAKEFF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+BOUTNAKEFF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2966f09bafa5de7b1ee2bbddfc2628fc}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+BOUTNAKEFF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2197d4cc945121d9c75d7d9701e64c5}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+BOUTNAKEFF\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ESUSP\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d506f6959a079205ed975944e8e1189}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ESUSP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ESUSP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99d72bb12c0c5bf1d17290c49b392027}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ESUSP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d506f6959a079205ed975944e8e1189}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ESUSP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+USBSUSP\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e012bb063b871af8f27698f652d757d}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+USBSUSP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+USBSUSP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd16c90192e1c43d95c16265f86cdd5d}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+USBSUSP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e012bb063b871af8f27698f652d757d}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+USBSUSP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+USBRST\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cc0c061635f5ac73557643af51a1441}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+USBRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+USBRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga446f240725aaa8a702b70763cef41661}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+USBRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cc0c061635f5ac73557643af51a1441}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+USBRST\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ENUMDNE\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4300a8cbfa6b81490d1747b67966f63b}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ENUMDNE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ENUMDNE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88d4e3bdfdfc08a0cc2db20a34cbd598}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ENUMDNE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4300a8cbfa6b81490d1747b67966f63b}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ENUMDNE\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ISOODRP\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ca4fde1933a925bf08275f0dc66fab3}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ISOODRP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ISOODRP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad550fd1c59868de214b47c06ef72af16}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ISOODRP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ca4fde1933a925bf08275f0dc66fab3}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ISOODRP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+EOPF\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1c09e625f1d9bc1b803c5930d0e0298}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+EOPF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+EOPF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e72bb03e22a40500af8f0cf4a34d4a8}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+EOPF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1c09e625f1d9bc1b803c5930d0e0298}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+EOPF\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+IEPINT\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17b5ac65578ca653e41479144a6f1fc}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+IEPINT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+IEPINT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba3464cca97f65b232975c7ede5f3928}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+IEPINT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17b5ac65578ca653e41479144a6f1fc}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+IEPINT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+OEPINT\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga005e49f60424a85b2abd5315691093dd}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+OEPINT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+OEPINT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7191a4ff25e5834f2ebdf0b61103294b}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+OEPINT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga005e49f60424a85b2abd5315691093dd}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+OEPINT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+IISOIXFR\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf380deb48e6ff5e99ab18c74684dd51e}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+IISOIXFR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+IISOIXFR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64d9ad7356460a81cfb01e4a39d9fe14}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+IISOIXFR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf380deb48e6ff5e99ab18c74684dd51e}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+IISOIXFR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+PXFR\+\_\+\+INCOMPISOOUT\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga038bf029239a7327a134697d89adf4d2}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+PXFR\+\_\+\+INCOMPISOOUT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+PXFR\+\_\+\+INCOMPISOOUT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga590d7ef0d41e8499b968429da4bbe289}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+PXFR\+\_\+\+INCOMPISOOUT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga038bf029239a7327a134697d89adf4d2}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+PXFR\+\_\+\+INCOMPISOOUT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+DATAFSUSP\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7b0f4c8c2bbc97f303685f3d236bb0b}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+DATAFSUSP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+DATAFSUSP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e3ca6a1a8087c2c60a6980fa365776d}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+DATAFSUSP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7b0f4c8c2bbc97f303685f3d236bb0b}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+DATAFSUSP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+HPRTINT\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d8553b58efc1196c9390088c8c28cac}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+HPRTINT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+HPRTINT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaea3470d78914a470f9aba4367f7609d}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+HPRTINT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d8553b58efc1196c9390088c8c28cac}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+HPRTINT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+HCINT\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga367de65d703dfe6cb6db52c76f996f85}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+HCINT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+HCINT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedc1e52a9576a68e762d473c74225d2a}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+HCINT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga367de65d703dfe6cb6db52c76f996f85}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+HCINT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+PTXFE\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16028501b6619df3019f71876b649884}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+PTXFE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+PTXFE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ce397157106fc508c7f067d8efb7396}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+PTXFE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16028501b6619df3019f71876b649884}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+PTXFE\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+CIDSCHG\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99288d13e884a0c4c554d3219bf56f51}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+CIDSCHG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+CIDSCHG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga931ec3cde136bc655953191000a16855}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+CIDSCHG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99288d13e884a0c4c554d3219bf56f51}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+CIDSCHG\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+DISCINT\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bf091e3d68accaeb0237700d77c9fc3}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+DISCINT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+DISCINT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7ef887fec0170857c82ad7a142cce98}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+DISCINT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bf091e3d68accaeb0237700d77c9fc3}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+DISCINT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+SRQINT\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37cf1033876ca51d197c2652b87bd084}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+SRQINT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+SRQINT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6f152a76e8a4457cf7f2cd93a95d3fd}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+SRQINT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37cf1033876ca51d197c2652b87bd084}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+SRQINT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+WKUINT\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0607db8d81e1637d4f91fbddb26bc25}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+WKUINT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+WKUINT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60bc942876444a039c20070d3a91055e}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+WKUINT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0607db8d81e1637d4f91fbddb26bc25}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+WKUINT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+MMISM\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5ccb0f8c7955022c74175b060f1a5e4}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+MMISM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+MMISM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49ccdddf721bcdb2d44915f210b3e2e2}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+MMISM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5ccb0f8c7955022c74175b060f1a5e4}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+MMISM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+OTGINT\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaff43c3b891b1e76c1e0242a2bab658c}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+OTGINT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+OTGINT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1138fd4386ac29900b5c46ec7754b4ff}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+OTGINT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaff43c3b891b1e76c1e0242a2bab658c}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+OTGINT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+SOFM\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03618e5abf25fbd2f495b47e6121402a}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+SOFM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+SOFM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbd83cf86e077c35fdc47e2a2666b391}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+SOFM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03618e5abf25fbd2f495b47e6121402a}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+SOFM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+RXFLVLM\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e0f9299eaf0a9987bb07d6d4ba05228}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+RXFLVLM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+RXFLVLM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacca853066f092884b6c6af005eee77ed}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+RXFLVLM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e0f9299eaf0a9987bb07d6d4ba05228}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+RXFLVLM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+NPTXFEM\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67278c309dddbbaa4cc520416c60d9be}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+NPTXFEM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+NPTXFEM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40b7860f3dc90a9f46e46e2dc133f2e4}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+NPTXFEM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67278c309dddbbaa4cc520416c60d9be}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+NPTXFEM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+GINAKEFFM\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53aed86becf8549f65f3038d0d5da115}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+GINAKEFFM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+GINAKEFFM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eb2bbcd11ddee87630472eb01897d3d}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+GINAKEFFM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53aed86becf8549f65f3038d0d5da115}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+GINAKEFFM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+GONAKEFFM\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga360c770dba2809d002ba1cf317179988}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+GONAKEFFM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+GONAKEFFM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba9de7677f70e7fcb4dab90228bdb484}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+GONAKEFFM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga360c770dba2809d002ba1cf317179988}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+GONAKEFFM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ESUSPM\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabed33a7a408afafbce8c6243e2345433}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ESUSPM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ESUSPM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa0fc70a7e7198d7d6f179d9cae29394}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ESUSPM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabed33a7a408afafbce8c6243e2345433}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ESUSPM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+USBSUSPM\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44cee5301fb072bbea3e3b095d12e08d}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+USBSUSPM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+USBSUSPM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7afb2b0396964430aeb1c7650012fe6}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+USBSUSPM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44cee5301fb072bbea3e3b095d12e08d}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+USBSUSPM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+USBRST\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9356341b405c61209433fd206e5edc4}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+USBRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+USBRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0935f9f5fb77fee0755ceaaa787bb7f6}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+USBRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9356341b405c61209433fd206e5edc4}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+USBRST\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ENUMDNEM\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc647118b4e7ef089e014a6da2e42f9e}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ENUMDNEM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ENUMDNEM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6066078d17a4216093855cc210ab6764}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ENUMDNEM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc647118b4e7ef089e014a6da2e42f9e}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ENUMDNEM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ISOODRPM\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga442bbb88091efa2c2f707909e51477f3}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ISOODRPM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ISOODRPM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e01710480bf4d5edf5c344798c88624}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ISOODRPM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga442bbb88091efa2c2f707909e51477f3}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ISOODRPM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+EOPFM\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53404953b235600349f7f631caff940b}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+EOPFM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+EOPFM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd06eee1627ac5ba7212a728f19e4fe8}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+EOPFM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53404953b235600349f7f631caff940b}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+EOPFM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+EPMISM\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf538166d934b884ae39bdfe98cbd16b6}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+EPMISM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+EPMISM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35ecb8ef940b0ace19712f5fefa1193c}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+EPMISM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf538166d934b884ae39bdfe98cbd16b6}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+EPMISM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+IEPINT\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae283ace2a396c147245a581322b25761}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+IEPINT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+IEPINT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7b0d0879e3d57e3a21610ab590da6ae}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+IEPINT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae283ace2a396c147245a581322b25761}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+IEPINT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+OEPINT\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcdffda36a1a980f7d77038e2e5acb29}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+OEPINT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+OEPINT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff1341cabf6155e197f657b12237dbb8}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+OEPINT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcdffda36a1a980f7d77038e2e5acb29}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+OEPINT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+IISOIXFRM\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga932753540aef5f14f8801ea26789cef4}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+IISOIXFRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+IISOIXFRM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a505c6af38c507dfe84028d6194e08e}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+IISOIXFRM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga932753540aef5f14f8801ea26789cef4}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+IISOIXFRM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PXFRM\+\_\+\+IISOOXFRM\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7fc2d5326991ca1857dcc4825688d21}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PXFRM\+\_\+\+IISOOXFRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PXFRM\+\_\+\+IISOOXFRM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fb0cdc2b7f0d8de8bbd8beaf3d69ae1}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PXFRM\+\_\+\+IISOOXFRM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7fc2d5326991ca1857dcc4825688d21}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PXFRM\+\_\+\+IISOOXFRM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+FSUSPM\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga941f4e537d06501247b906cbd37410c7}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+FSUSPM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+FSUSPM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae29d6ecd5e6c802a6214b814f6466b58}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+FSUSPM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga941f4e537d06501247b906cbd37410c7}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+FSUSPM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PRTIM\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2f3349ecf1e586219b22452f93d3725}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PRTIM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PRTIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8b1d4a903966e3ad62a8c299875a082}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PRTIM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2f3349ecf1e586219b22452f93d3725}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PRTIM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+HCIM\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91482bd34447d0e44c2bf4ad9b9e3aa0}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+HCIM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+HCIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ff8e84db67f2f7c46998c2236f9c6cc}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+HCIM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91482bd34447d0e44c2bf4ad9b9e3aa0}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+HCIM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PTXFEM\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7146797fddc3a6bae1b081568810f35e}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PTXFEM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PTXFEM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2744ae4d8e4c018a9a541af8ce68d01d}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PTXFEM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7146797fddc3a6bae1b081568810f35e}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PTXFEM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+CIDSCHGM\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae4b71ca238b78977cad1c0362044065}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+CIDSCHGM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+CIDSCHGM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe390b69b7379dc93f9c25b6b35a71f2}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+CIDSCHGM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae4b71ca238b78977cad1c0362044065}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+CIDSCHGM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+DISCINT\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34f387040509ac1ea94b3dbc95302e54}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+DISCINT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+DISCINT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6de24048cab1948503c26d09ee5a4397}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+DISCINT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34f387040509ac1ea94b3dbc95302e54}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+DISCINT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+SRQIM\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga075abd906877496518197feccbd33643}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+SRQIM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+SRQIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga896592b90dc012f3c4d004cd2280fb8f}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+SRQIM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga075abd906877496518197feccbd33643}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+SRQIM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+WUIM\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf042e8854e22eacdba2faa356fe1b58}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+WUIM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+WUIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab641d285c79ab1b54c1d0c615afe87f5}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+WUIM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf042e8854e22eacdba2faa356fe1b58}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+WUIM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DAINT\+\_\+\+IEPINT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0458c7203562b2f88f6301ee5914b5be}{USB\+\_\+\+OTG\+\_\+\+DAINT\+\_\+\+IEPINT\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DAINT\+\_\+\+IEPINT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac640d7686606412f8b3593fc3bc76976}{USB\+\_\+\+OTG\+\_\+\+DAINT\+\_\+\+IEPINT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0458c7203562b2f88f6301ee5914b5be}{USB\+\_\+\+OTG\+\_\+\+DAINT\+\_\+\+IEPINT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DAINT\+\_\+\+OEPINT\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae1224c9e9728d40025d9326e31a0c6b}{USB\+\_\+\+OTG\+\_\+\+DAINT\+\_\+\+OEPINT\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DAINT\+\_\+\+OEPINT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1da6e6b0cb689727710c7c23162fb5d}{USB\+\_\+\+OTG\+\_\+\+DAINT\+\_\+\+OEPINT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae1224c9e9728d40025d9326e31a0c6b}{USB\+\_\+\+OTG\+\_\+\+DAINT\+\_\+\+OEPINT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HAINTMSK\+\_\+\+HAINTM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga326da6d7c5280028f57cf69bc5958b4a}{USB\+\_\+\+OTG\+\_\+\+HAINTMSK\+\_\+\+HAINTM\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HAINTMSK\+\_\+\+HAINTM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1f2419baf94819340bd759b09004121}{USB\+\_\+\+OTG\+\_\+\+HAINTMSK\+\_\+\+HAINTM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga326da6d7c5280028f57cf69bc5958b4a}{USB\+\_\+\+OTG\+\_\+\+HAINTMSK\+\_\+\+HAINTM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+EPNUM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34de745d37102b0c8d8bc0daac0437a4}{USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+EPNUM\+\_\+\+Msk}}~(0x\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+EPNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09b6ae9c0db0348ae11d171912651bf2}{USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+EPNUM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34de745d37102b0c8d8bc0daac0437a4}{USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+EPNUM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+BCNT\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffd3da88ae4fb7c15b79e072e2230441}{USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+BCNT\+\_\+\+Msk}}~(0x7\+FFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+BCNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7cc28354cac4479286e02df84b82eaa}{USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+BCNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffd3da88ae4fb7c15b79e072e2230441}{USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+BCNT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+DPID\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76f9198db9bcb93fc1823fe6278c06ad}{USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+DPID\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+DPID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89a85cea9c8ee8cea016f80c1354b0e2}{USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+DPID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76f9198db9bcb93fc1823fe6278c06ad}{USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+DPID\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+PKTSTS\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02d6c9af341038ba6622a9ac14e0aeda}{USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+PKTSTS\+\_\+\+Msk}}~(0x\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+PKTSTS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga968cdd119ee75647a2ab2a6beecd54fc}{USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+PKTSTS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02d6c9af341038ba6622a9ac14e0aeda}{USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+PKTSTS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DAINTMSK\+\_\+\+IEPM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafff61f58b2d93be3d36f44794981e80c}{USB\+\_\+\+OTG\+\_\+\+DAINTMSK\+\_\+\+IEPM\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DAINTMSK\+\_\+\+IEPM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9eaacec55a1e6d5ea06babfacf6a77c}{USB\+\_\+\+OTG\+\_\+\+DAINTMSK\+\_\+\+IEPM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafff61f58b2d93be3d36f44794981e80c}{USB\+\_\+\+OTG\+\_\+\+DAINTMSK\+\_\+\+IEPM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DAINTMSK\+\_\+\+OEPM\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86dad56d8d5e8ced81ff1486b8f8b82c}{USB\+\_\+\+OTG\+\_\+\+DAINTMSK\+\_\+\+OEPM\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DAINTMSK\+\_\+\+OEPM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1e90f8633158170a810a7b739d280aa}{USB\+\_\+\+OTG\+\_\+\+DAINTMSK\+\_\+\+OEPM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86dad56d8d5e8ced81ff1486b8f8b82c}{USB\+\_\+\+OTG\+\_\+\+DAINTMSK\+\_\+\+OEPM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GRXFSIZ\+\_\+\+RXFD\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19912b7862dbda078a7c986251282051}{USB\+\_\+\+OTG\+\_\+\+GRXFSIZ\+\_\+\+RXFD\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRXFSIZ\+\_\+\+RXFD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga645e153273d36f18999be31a5f9c152b}{USB\+\_\+\+OTG\+\_\+\+GRXFSIZ\+\_\+\+RXFD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19912b7862dbda078a7c986251282051}{USB\+\_\+\+OTG\+\_\+\+GRXFSIZ\+\_\+\+RXFD\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DVBUSDIS\+\_\+\+VBUSDT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05d481daeec0e3867bc14ddbf33c668b}{USB\+\_\+\+OTG\+\_\+\+DVBUSDIS\+\_\+\+VBUSDT\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DVBUSDIS\+\_\+\+VBUSDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga749c7152aea411faaaeec1b43afb43e5}{USB\+\_\+\+OTG\+\_\+\+DVBUSDIS\+\_\+\+VBUSDT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05d481daeec0e3867bc14ddbf33c668b}{USB\+\_\+\+OTG\+\_\+\+DVBUSDIS\+\_\+\+VBUSDT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+NPTXFSA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d574718d661d828fdbd50dd9de84f79}{USB\+\_\+\+OTG\+\_\+\+NPTXFSA\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+NPTXFSA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7288bc9a03bd0068584bfbf7a00de132}{USB\+\_\+\+OTG\+\_\+\+NPTXFSA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d574718d661d828fdbd50dd9de84f79}{USB\+\_\+\+OTG\+\_\+\+NPTXFSA\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+NPTXFD\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga925ee7600d2f4c33f4ada106ad2da436}{USB\+\_\+\+OTG\+\_\+\+NPTXFD\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+NPTXFD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa42909f04dfa46977d5d95ba84a81f7a}{USB\+\_\+\+OTG\+\_\+\+NPTXFD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga925ee7600d2f4c33f4ada106ad2da436}{USB\+\_\+\+OTG\+\_\+\+NPTXFD\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+TX0\+FSA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1135e855d8d6bd816ab72978a82217d5}{USB\+\_\+\+OTG\+\_\+\+TX0\+FSA\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+TX0\+FSA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga878564768aedb86dd987f933edd56ded}{USB\+\_\+\+OTG\+\_\+\+TX0\+FSA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1135e855d8d6bd816ab72978a82217d5}{USB\+\_\+\+OTG\+\_\+\+TX0\+FSA\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+TX0\+FD\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9db88da5ed817b0e836a7fe631b8a3c}{USB\+\_\+\+OTG\+\_\+\+TX0\+FD\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+TX0\+FD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd6ed0dba3c92506928f19a8dae4a4cd}{USB\+\_\+\+OTG\+\_\+\+TX0\+FD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9db88da5ed817b0e836a7fe631b8a3c}{USB\+\_\+\+OTG\+\_\+\+TX0\+FD\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DVBUSPULSE\+\_\+\+DVBUSP\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0f53728ef57cfd0c9099458e5ede08b}{USB\+\_\+\+OTG\+\_\+\+DVBUSPULSE\+\_\+\+DVBUSP\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DVBUSPULSE\+\_\+\+DVBUSP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dc9a44df3a6bf09319feb0ade70219b}{USB\+\_\+\+OTG\+\_\+\+DVBUSPULSE\+\_\+\+DVBUSP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0f53728ef57cfd0c9099458e5ede08b}{USB\+\_\+\+OTG\+\_\+\+DVBUSPULSE\+\_\+\+DVBUSP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXFSAV\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f2d1e26e3ce0e261b8fbe6fe2797edc}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXFSAV\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXFSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e0f0efb60ff9965a1ef407bb36b0c9b}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXFSAV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f2d1e26e3ce0e261b8fbe6fe2797edc}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXFSAV\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca3b71a13949ca23c81dfd7901d5078e}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dbb974d940609afd19b073574c40019}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca3b71a13949ca23c81dfd7901d5078e}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7731a3940c52add8741a9102d1d921b4}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+0}}~(0x01\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaead027a78b6c561c4ab16a7b138373c}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+1}}~(0x02\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0af12c08cce383a26e0eef3c6a6fa72}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+2}}~(0x04\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga896f6671b046ebcba5dde1f267508c2f}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+3}}~(0x08\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga207fc30605e39e471f9790f69e3fac74}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+4}}~(0x10\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d2c61ea0a8811b95ea5880adf869e0b}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+5}}~(0x20\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga787291b79ab2b19dcd87a188a8ad0c7b}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+6}}~(0x40\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1212da7f367d7ccc3bb3db806c0293c}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+7}}~(0x80\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga730120d7b71007fb05f5e74b8d3e6264}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga111271d7bfdc7155f029c2402d2bac41}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga730120d7b71007fb05f5e74b8d3e6264}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e940aac39f5922c0b7c6ffa797ce691}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+0}}~(0x01\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ff80fe229f3a0ca31450cf037ad3117}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+1}}~(0x02\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb3f5554d1d052c25cba115f406d6f07}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+2}}~(0x04\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9fd208770d7a63c0c031fed2b650d19}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+3}}~(0x08\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga963a180ae1705b5161555d23fc8f9a1e}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+4}}~(0x10\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad681db11aef73b8b65b2528f31fa9668}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+5}}~(0x20\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba22a705c0bd9f3c18a22afcddd3edc4}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+6}}~(0x40\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+NONISOTHREN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb5a75e2c30cc44403d12a7fa3f3bbd6}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+NONISOTHREN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+NONISOTHREN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90deedb84e953f01c80f382926cc07f7}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+NONISOTHREN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb5a75e2c30cc44403d12a7fa3f3bbd6}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+NONISOTHREN\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+ISOTHREN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace1a2aa524f45130efc83e053acb865b}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+ISOTHREN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+ISOTHREN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04e741a79f38ab24adc52bd7143af049}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+ISOTHREN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace1a2aa524f45130efc83e053acb865b}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+ISOTHREN\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43e14dc940b6baf117c256d9c60aa2e0}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+\+Msk}}~(0x1\+FFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89abc875678e55dd6f0404d06fd71ac4}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43e14dc940b6baf117c256d9c60aa2e0}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dc7e5363efa0a295aa92980b6cc04fa}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+0}}~(0x001\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77e5b0ffa7872b1a86a5c1b595e1010e}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+1}}~(0x002\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05f69f648818f4c055d939afc66946ae}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+2}}~(0x004\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf30c1d04c0cdd9d55beae15953ec7693}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+3}}~(0x008\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49b7ac9081652b86cba455dd0241ec67}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+4}}~(0x010\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5adde0e7e9543650a413afa08241a990}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+5}}~(0x020\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13d34b0ad2fc0bb5c9fef41cf8d139a2}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+6}}~(0x040\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86ac850ea713f1545dcd207e2e5bd104}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+7}}~(0x080\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4eafc52de58d4605d63ba125ceb08e93}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+8}}~(0x100\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHREN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7ea756a244f4f1c30f3d1feab40f90d}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHREN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHREN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccd6ccdda30038743b8857ec89c897d0}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHREN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7ea756a244f4f1c30f3d1feab40f90d}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHREN\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86e3d673a7dffea2edb0212199ca55d8}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+\+Msk}}~(0x1\+FFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33dd5d34180983c398a1944eafd47fac}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86e3d673a7dffea2edb0212199ca55d8}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfb6edd2de6ee8c4680a604711920b83}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+0}}~(0x001\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga933148ffeb4784606b66a3229d77b921}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+1}}~(0x002\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4208cac73e194db119277ed12a69eedd}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+2}}~(0x004\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c499a8120b848257819105790c44aef}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+3}}~(0x008\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b8e7493d15184845243110b44ef4e45}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+4}}~(0x010\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1a10cc9b79775c3c0067a1b005862f0}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+5}}~(0x020\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee1447a1041c5a2b2a88fd2edacb9cdf}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+6}}~(0x040\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f753e4d8650b04a44a092c7581cda36}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+7}}~(0x080\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb2dbf9b5e747cff136273b67258c36e}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+8}}~(0x100\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+ARPEN\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac23e9fc77b37f86b49a3e6f9bb4f711b}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+ARPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+ARPEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gababbacdcc33bdd2be91513fd31c4efbc}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+ARPEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac23e9fc77b37f86b49a3e6f9bb4f711b}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+ARPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPEMPMSK\+\_\+\+INEPTXFEM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e5d9742bbb59530bdf7648a369aa31a}{USB\+\_\+\+OTG\+\_\+\+DIEPEMPMSK\+\_\+\+INEPTXFEM\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPEMPMSK\+\_\+\+INEPTXFEM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8129b6a9f51c5131fb60ae0b92887af}{USB\+\_\+\+OTG\+\_\+\+DIEPEMPMSK\+\_\+\+INEPTXFEM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e5d9742bbb59530bdf7648a369aa31a}{USB\+\_\+\+OTG\+\_\+\+DIEPEMPMSK\+\_\+\+INEPTXFEM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DEACHINT\+\_\+\+IEP1\+INT\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad029d48387a2d3e0e29661bab1848c41}{USB\+\_\+\+OTG\+\_\+\+DEACHINT\+\_\+\+IEP1\+INT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DEACHINT\+\_\+\+IEP1\+INT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc58bf6e4389a56f5482f3c3b9f0afae}{USB\+\_\+\+OTG\+\_\+\+DEACHINT\+\_\+\+IEP1\+INT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad029d48387a2d3e0e29661bab1848c41}{USB\+\_\+\+OTG\+\_\+\+DEACHINT\+\_\+\+IEP1\+INT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DEACHINT\+\_\+\+OEP1\+INT\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15176fb77b4e56480776944239113e2d}{USB\+\_\+\+OTG\+\_\+\+DEACHINT\+\_\+\+OEP1\+INT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DEACHINT\+\_\+\+OEP1\+INT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga303cb170236d7f710cc125fb1af37179}{USB\+\_\+\+OTG\+\_\+\+DEACHINT\+\_\+\+OEP1\+INT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15176fb77b4e56480776944239113e2d}{USB\+\_\+\+OTG\+\_\+\+DEACHINT\+\_\+\+OEP1\+INT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+PWRDWN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29705f28087b457d2e6d6ade469b8da8}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+PWRDWN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+PWRDWN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c298cedbc73302fae613084ad098b22}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+PWRDWN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29705f28087b457d2e6d6ade469b8da8}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+PWRDWN\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+I2\+CPADEN\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4d5a74bbfa9c61ca56b7b1f5a511dd3}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+I2\+CPADEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+I2\+CPADEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga048469450e7d634cafa2e5677e5182b3}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+I2\+CPADEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4d5a74bbfa9c61ca56b7b1f5a511dd3}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+I2\+CPADEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+VBUSASEN\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa234c38562741de2c25aa2d87a53b2b9}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+VBUSASEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+VBUSASEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83a0db31f98476dc46d77a77475c2991}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+VBUSASEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa234c38562741de2c25aa2d87a53b2b9}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+VBUSASEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+VBUSBSEN\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11b625bb997a725e1965d4a678f0bea4}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+VBUSBSEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+VBUSBSEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aa57c29a5c04621f54b2125536d11b2}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+VBUSBSEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11b625bb997a725e1965d4a678f0bea4}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+VBUSBSEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+SOFOUTEN\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e05968150501b4f565898b43d33aed8}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+SOFOUTEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+SOFOUTEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3caba9befa711f3bdeb99e0ed33d608}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+SOFOUTEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e05968150501b4f565898b43d33aed8}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+SOFOUTEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+NOVBUSSENS\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84a118dc6bff7012b8a6d944b15089b8}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+NOVBUSSENS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+NOVBUSSENS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b38845c9338d0637983b3d81fc0c95d}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+NOVBUSSENS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84a118dc6bff7012b8a6d944b15089b8}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+NOVBUSSENS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DEACHINTMSK\+\_\+\+IEP1\+INTM\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8771cbb994263301333d9847621094e}{USB\+\_\+\+OTG\+\_\+\+DEACHINTMSK\+\_\+\+IEP1\+INTM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DEACHINTMSK\+\_\+\+IEP1\+INTM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga258a2e60f2796217e28607252d4c57bf}{USB\+\_\+\+OTG\+\_\+\+DEACHINTMSK\+\_\+\+IEP1\+INTM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8771cbb994263301333d9847621094e}{USB\+\_\+\+OTG\+\_\+\+DEACHINTMSK\+\_\+\+IEP1\+INTM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DEACHINTMSK\+\_\+\+OEP1\+INTM\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga429749723f28d5ac2c69768ec5340d17}{USB\+\_\+\+OTG\+\_\+\+DEACHINTMSK\+\_\+\+OEP1\+INTM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DEACHINTMSK\+\_\+\+OEP1\+INTM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fc88b5e76ded044e77ec4bebbe91ec5}{USB\+\_\+\+OTG\+\_\+\+DEACHINTMSK\+\_\+\+OEP1\+INTM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga429749723f28d5ac2c69768ec5340d17}{USB\+\_\+\+OTG\+\_\+\+DEACHINTMSK\+\_\+\+OEP1\+INTM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+CID\+\_\+\+PRODUCT\+\_\+\+ID\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c0749f0863635f439e2d8b760eeee17}{USB\+\_\+\+OTG\+\_\+\+CID\+\_\+\+PRODUCT\+\_\+\+ID\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+CID\+\_\+\+PRODUCT\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bad40ec1b2cb101eaa49a5605f7a097}{USB\+\_\+\+OTG\+\_\+\+CID\+\_\+\+PRODUCT\+\_\+\+ID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c0749f0863635f439e2d8b760eeee17}{USB\+\_\+\+OTG\+\_\+\+CID\+\_\+\+PRODUCT\+\_\+\+ID\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+XFRCM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e1c74dcd04816e72d4dcb0cb87407bb}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+XFRCM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+XFRCM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3720d0a07deae3c6ff0c6c30c03543c}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+XFRCM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e1c74dcd04816e72d4dcb0cb87407bb}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+XFRCM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+EPDM\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cd0e0b574eba98114663d2eafcd3efd}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+EPDM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+EPDM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62e4b8c28bb41136e5d6d3de217e5afd}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+EPDM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cd0e0b574eba98114663d2eafcd3efd}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+EPDM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+TOM\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga460e8e6ba9daf019aa81f13d097a19fc}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+TOM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+TOM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae910eb3d34714653d43579dcface4ead}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+TOM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga460e8e6ba9daf019aa81f13d097a19fc}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+TOM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+ITTXFEMSK\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f86ddcb79c7f4467cdcd206e95dec7e}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+ITTXFEMSK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+ITTXFEMSK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96b7b0c15d5b36f6f3925e51d56990ac}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+ITTXFEMSK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f86ddcb79c7f4467cdcd206e95dec7e}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+ITTXFEMSK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+INEPNMM\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdc16990fc5f01933112bbba2fa079a9}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+INEPNMM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+INEPNMM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcc0f1fab9aac10d6edff07dde25d5bc}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+INEPNMM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdc16990fc5f01933112bbba2fa079a9}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+INEPNMM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+INEPNEM\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga720ea28b3588862d6054ca5b13a7a883}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+INEPNEM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+INEPNEM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8ee1bc04de47f522a90619d57086b06}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+INEPNEM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga720ea28b3588862d6054ca5b13a7a883}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+INEPNEM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+TXFURM\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga227ade985d4eb585dc25efe080981d66}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+TXFURM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+TXFURM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6c8f64ad39f7ca4fe195b0b03067866}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+TXFURM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga227ade985d4eb585dc25efe080981d66}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+TXFURM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+BIM\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga942df01e1be13f057f2e7ecc286d1621}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+BIM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+BIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac4445e5439cad7796d3fc5de74a2ed8}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+BIM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga942df01e1be13f057f2e7ecc286d1621}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+BIM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+NAKM\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63e3d316ebc4d1b530ac5da37be23e6e}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+NAKM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+NAKM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4089e9aeb641963584d76c932f78e06}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+NAKM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63e3d316ebc4d1b530ac5da37be23e6e}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+NAKM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PCSTS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6277ab1fc490e322b3da7f1ebab56dce}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PCSTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PCSTS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01b303083e66f3018e57dbb275b6f4b5}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PCSTS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6277ab1fc490e322b3da7f1ebab56dce}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PCSTS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PCDET\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd445d6f75df03444eb8b978d39f1e6f}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PCDET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PCDET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bd9f8a9da09f9d52f19b8e68551c285}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PCDET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd445d6f75df03444eb8b978d39f1e6f}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PCDET\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PENA\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8068309917d8be1de7bc9a2d9dea22e6}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PENA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PENA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95ad10f10631095aeb7a27e0475242f0}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PENA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8068309917d8be1de7bc9a2d9dea22e6}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PENA\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PENCHNG\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2e7655490c7bdff631166769d46838d}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PENCHNG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PENCHNG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d84be9a2f9c7f8750ee448c99164821}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PENCHNG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2e7655490c7bdff631166769d46838d}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PENCHNG\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+POCA\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf14c79e04bc40d676bb24be0b41145ca}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+POCA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+POCA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4d510d6215d72faac65ad3109f009af}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+POCA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf14c79e04bc40d676bb24be0b41145ca}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+POCA\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+POCCHNG\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63a4749bf5614ee8388364463ef039d6}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+POCCHNG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+POCCHNG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc46d2c0e7f2525ad2d1dcb41c5e3814}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+POCCHNG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63a4749bf5614ee8388364463ef039d6}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+POCCHNG\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PRES\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3cf39420fbe05f13da97b9d4f54c753}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PRES\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PRES\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga643fdc3285aa718952214857d15dadfb}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PRES}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3cf39420fbe05f13da97b9d4f54c753}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PRES\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSUSP\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5b1f55077b63ba7fda82f1d5d06de23}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSUSP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSUSP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98db6454c00ab942c1ca969ebb192f67}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSUSP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5b1f55077b63ba7fda82f1d5d06de23}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSUSP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PRST\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26c4eb727f6b37a90e1b9a2aaa64414d}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5741bb0728c8ccf320ef609699c3425a}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26c4eb727f6b37a90e1b9a2aaa64414d}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PRST\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PLSTS\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b757dac879fce7dae5214b192863ea2}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PLSTS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PLSTS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0a3c8eb0d6b7eea1f4aaf60bb27b15c}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PLSTS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b757dac879fce7dae5214b192863ea2}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PLSTS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bbb5a9719331ba00d44ff01b267bf7d}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PLSTS\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PLSTS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae87cecc544d0c1d8e778c3a598da9276}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PLSTS\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PLSTS\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PPWR\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cd2ac835835be4a80bc43659d300ebe}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PPWR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PPWR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20965e6de30c19d8b0f355f62680c180}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PPWR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cd2ac835835be4a80bc43659d300ebe}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PPWR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a02e11d6a1f700ee19fcc08117ebe16}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+\+Msk}}~(0x\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01677a7e4ccb6c54d7bce0cba3899bfb}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a02e11d6a1f700ee19fcc08117ebe16}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f4faf063b47c7bc83c090e6000e9162}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga791b063b5e86ffbbfd6980f447408e83}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6491b21dbe177ecb91628169d02b8c76}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+2}}~(0x4\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga087d26522b46212d380ca5a1e1c16fed}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+3}}~(0x8\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSPD\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66c65cc05ea21eebd9013f9f84880385}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSPD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSPD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a28ddd62304e263536ff9b5cd855ff5}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSPD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66c65cc05ea21eebd9013f9f84880385}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSPD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac47d8caa24e4f5e6b66e4d70d549d5fa}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSPD\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSPD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b8f7977f0d956d6955efd2640530f73}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSPD\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSPD\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+XFRCM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1124b10adb855eb49ab052fd8f7adf5}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+XFRCM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+XFRCM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f709b5af2c771d66d240adef5d8be21}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+XFRCM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1124b10adb855eb49ab052fd8f7adf5}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+XFRCM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+EPDM\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c0d1dc807789f08756d5eebc35065e5}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+EPDM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+EPDM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga866580df1a60ef8b3347d63b1369f76e}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+EPDM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c0d1dc807789f08756d5eebc35065e5}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+EPDM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+TOM\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae427974c1d2cd44962a72e5ad4d9e68}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+TOM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+TOM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga038706cd615636fe5bf10e6636b3c035}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+TOM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae427974c1d2cd44962a72e5ad4d9e68}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+TOM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+ITTXFEMSK\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga958f2820ea10558695b00400bfed9927}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+ITTXFEMSK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+ITTXFEMSK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace8821806fb4cb204d97dbb965e5067d}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+ITTXFEMSK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga958f2820ea10558695b00400bfed9927}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+ITTXFEMSK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+INEPNMM\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0193a714c31b0cf57e25588071cc637}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+INEPNMM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+INEPNMM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20d91d742e89a430937207cca6dd0a1a}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+INEPNMM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0193a714c31b0cf57e25588071cc637}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+INEPNMM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+INEPNEM\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6b4fd478ae41b36f08356f9c98840d5}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+INEPNEM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+INEPNEM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73a879622564efeb3244262bf9419818}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+INEPNEM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6b4fd478ae41b36f08356f9c98840d5}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+INEPNEM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+TXFURM\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bd6db454cff3d758f6d9d36f8bac8c1}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+TXFURM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+TXFURM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3ca9111b1b74380566ce72b6c985560}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+TXFURM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bd6db454cff3d758f6d9d36f8bac8c1}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+TXFURM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+BIM\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4b101ae377598650c667420a8465cef}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+BIM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+BIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa99f230d086cf41692cfab0c1aad0f26}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+BIM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4b101ae377598650c667420a8465cef}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+BIM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+BERRM\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb8873ed6ca0091147855a58b22054ed}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+BERRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+BERRM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eecdae7aa0c9b1b40f219e8b0c18879}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+BERRM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb8873ed6ca0091147855a58b22054ed}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+BERRM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+NAKM\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94cf1998cd40af00f7295c221fd4850b}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+NAKM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+NAKM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98fa7db10f7b8e4998d30646a9e8e266}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+NAKM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94cf1998cd40af00f7295c221fd4850b}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+NAKM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+NYETM\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cfdf8dc17970f375d544ff23c3369fc}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+NYETM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+NYETM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bcea3bd49b83367b4f62c554815770e}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+NYETM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cfdf8dc17970f375d544ff23c3369fc}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+NYETM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPTXFSIZ\+\_\+\+PTXSA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9be1af071c308f74cf353d2ce3d691b9}{USB\+\_\+\+OTG\+\_\+\+HPTXFSIZ\+\_\+\+PTXSA\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXFSIZ\+\_\+\+PTXSA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62a28fc8c8ab16a52858febfbb0382ef}{USB\+\_\+\+OTG\+\_\+\+HPTXFSIZ\+\_\+\+PTXSA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9be1af071c308f74cf353d2ce3d691b9}{USB\+\_\+\+OTG\+\_\+\+HPTXFSIZ\+\_\+\+PTXSA\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPTXFSIZ\+\_\+\+PTXFD\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b5b79b979f2e9443324066faaa92245}{USB\+\_\+\+OTG\+\_\+\+HPTXFSIZ\+\_\+\+PTXFD\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXFSIZ\+\_\+\+PTXFD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85a628f9094f55c620b2846635803781}{USB\+\_\+\+OTG\+\_\+\+HPTXFSIZ\+\_\+\+PTXFD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b5b79b979f2e9443324066faaa92245}{USB\+\_\+\+OTG\+\_\+\+HPTXFSIZ\+\_\+\+PTXFD\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+MPSIZ\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ea4a7999fe1ba166d761a56a5f045aa}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+MPSIZ\+\_\+\+Msk}}~(0x7\+FFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+MPSIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabda35dcaaa3faa8443bec36b9edc438e}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+MPSIZ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ea4a7999fe1ba166d761a56a5f045aa}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+MPSIZ\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+USBAEP\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2847317d82bfe14ae48839902c177dd}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+USBAEP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+USBAEP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52604d4a0d7b24ad619a2860003e8fe3}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+USBAEP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2847317d82bfe14ae48839902c177dd}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+USBAEP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EONUM\+\_\+\+DPID\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4d849a015e877f7b9e4a82291a9997b}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EONUM\+\_\+\+DPID\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EONUM\+\_\+\+DPID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f908cbb98598542f631c746bc3a85a1}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EONUM\+\_\+\+DPID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4d849a015e877f7b9e4a82291a9997b}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EONUM\+\_\+\+DPID\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+NAKSTS\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48e2e960476f1b5e1e205bef19c30b5b}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+NAKSTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+NAKSTS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aa35782f7d920f0c6520db137bce768}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+NAKSTS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48e2e960476f1b5e1e205bef19c30b5b}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+NAKSTS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPTYP\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf416ce016be26169bcb25b1eea153f08}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPTYP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPTYP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fc1b4e978ef3a22450da75f2608dff2}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPTYP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf416ce016be26169bcb25b1eea153f08}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPTYP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4da4d418faa4245347a4ad3c1b8334d9}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPTYP\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPTYP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2ca76cb985239ed613062b1087075ab}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPTYP\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPTYP\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+STALL\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72b289fbf1a810cefd61091e9affcf62}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+STALL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+STALL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab313ac4b4a0d85f45af3733d574cb9a9}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+STALL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72b289fbf1a810cefd61091e9affcf62}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+STALL\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e8e627baaad5f7ed0176d106ec0f43a}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+\+Msk}}~(0x\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2a4ce33e0e644c9439c9cce59b2edfa}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e8e627baaad5f7ed0176d106ec0f43a}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0cd18c0071ac8c9676fbc010a07ef49}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e710b13ec4621897335fe9e18c7398c}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bf5811bde53bd29c3c91ab07fdc2a5b}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+2}}~(0x4\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae67a96234e062d1304a4af3afc938164}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+3}}~(0x8\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+CNAK\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4398c0cf3ff27735935e0ec567d28dcc}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+CNAK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+CNAK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7aa93621e2379266fd2901742f9d652}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+CNAK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4398c0cf3ff27735935e0ec567d28dcc}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+CNAK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SNAK\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c45bf1dcfa6b08ee039f3dde83926a}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SNAK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SNAK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04939f2cc7cab01a34b516197883c542}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SNAK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c45bf1dcfa6b08ee039f3dde83926a}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SNAK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SD0\+PID\+\_\+\+SEVNFRM\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cabb03e5a98b0496a9f019d337362dc}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SD0\+PID\+\_\+\+SEVNFRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SD0\+PID\+\_\+\+SEVNFRM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5ea132b2710076fcc0ef9ebaffe7e1e}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SD0\+PID\+\_\+\+SEVNFRM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cabb03e5a98b0496a9f019d337362dc}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SD0\+PID\+\_\+\+SEVNFRM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SODDFRM\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06e1743fc6505d240ba8929c579a807a}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SODDFRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SODDFRM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae874b1d1b15b4ada193bab411634a37a}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SODDFRM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06e1743fc6505d240ba8929c579a807a}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SODDFRM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPDIS\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c56726a11ab538f4108a37ffd15f254}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPDIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPDIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cc396ddf6cd0c0781acec4e278aa815}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPDIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c56726a11ab538f4108a37ffd15f254}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPDIS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPENA\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5eb8f53ab834ffe44f784baab031791}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPENA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPENA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6951a1febc2510628114a0297170bce}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPENA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5eb8f53ab834ffe44f784baab031791}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPENA\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MPSIZ\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacaf54f4394f57b2eea234e1aeb4bb43}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MPSIZ\+\_\+\+Msk}}~(0x7\+FFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MPSIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7d25c42363f797cf4c2c308006de784}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MPSIZ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacaf54f4394f57b2eea234e1aeb4bb43}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MPSIZ\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7341e59397aba116872d63a3606d0cb6}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+\+Msk}}~(0x\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0ac25b2f10b80c3f529c97f225be728}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7341e59397aba116872d63a3606d0cb6}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fa97e03ed82c3f48b7b8ceb38db62bf}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3898f15c5f3db168ab867f1dbfc8d3b}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb6e82877f06b262cc0ec2143821ebf3}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+2}}~(0x4\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3977b57bb81f942fcdde8f4d5e9fe24}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+3}}~(0x8\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPDIR\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93cab809dbd5a48454d9370b5cc83571}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPDIR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPDIR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga303898c1943aede8d1ed6b9f259b9d0c}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPDIR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93cab809dbd5a48454d9370b5cc83571}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPDIR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+LSDEV\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3a41d259407f924e05803713ee882b5}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+LSDEV\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+LSDEV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20e48f56546fe73be76efe518c239114}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+LSDEV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3a41d259407f924e05803713ee882b5}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+LSDEV\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPTYP\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga108a8e59d323596cb35aae675e3422eb}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPTYP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPTYP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dcca7cc02f8f9f2adf14fdd36b36055}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPTYP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga108a8e59d323596cb35aae675e3422eb}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPTYP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a360a7769f0c9ec5a44bdf11b0787b5}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPTYP\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPTYP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88b483febece6e61c20347d02dd98b8e}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPTYP\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPTYP\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MC\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab76a960e55c3396d2d3ef9b790ff9d44}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga373dce758b81f5555b484092be97f4f7}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab76a960e55c3396d2d3ef9b790ff9d44}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f3c212ab7781f5f354c8081d4ef1a60}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MC\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5ecb48ef55ed2a5c7cf5f4ab6f0fac9}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MC\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MC\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08d35b165b6c8ca666c72993bee4a098}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1ef60bbb223f7605a2b58d99b0c1734}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08d35b165b6c8ca666c72993bee4a098}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3fd299a559b62badc881da2a5372ebc}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+0}}~(0x01\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga172f14d42d36a6782891fc2bb8069258}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+1}}~(0x02\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dc7e9e1a9dee8376aaa948b7caf6f8e}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+2}}~(0x04\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9209069e0fc607042c54ef7394aa6b61}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+3}}~(0x08\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga835ff39312f6b7b6b8610cdf0dcd3b99}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+4}}~(0x10\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79ad8aecc4f86e9d3446691c747a48da}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+5}}~(0x20\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0063e054d76ae8962838b7bf9d14ef2}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+6}}~(0x40\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+ODDFRM\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3b86db5b44b232005a73d7c660ee326}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+ODDFRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+ODDFRM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad866d817dedea4edb9514815ab3f5ae6}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+ODDFRM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3b86db5b44b232005a73d7c660ee326}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+ODDFRM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+CHDIS\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga917118333ba8be9747a356d0a27e71ae}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+CHDIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+CHDIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39de05e23016253698aa5348fffdf8a2}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+CHDIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga917118333ba8be9747a356d0a27e71ae}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+CHDIS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+CHENA\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfdd5a74cad64a4655be2486fce7230b}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+CHENA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+CHENA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e7dc29241b644b8bcce53440658c93f}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+CHENA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfdd5a74cad64a4655be2486fce7230b}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+CHENA\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bf43d5ac1fcccf90a4a257da69fe9b9}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fdaef6145025430a8d9d3742b11bf06}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bf43d5ac1fcccf90a4a257da69fe9b9}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga212d74a7af2379f1b7065bb46fbb9d2a}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+0}}~(0x01\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0704e2d889ef64707ab85a66962e1004}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+1}}~(0x02\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab33fa67bd58f2fa736d8f64bfbea4e5c}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+2}}~(0x04\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac813f65324490b9885be03ff12328185}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+3}}~(0x08\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6201a61e92821955efb64d3ccffb0da}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+4}}~(0x10\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2617f8146fa1656b415f31e9717fd875}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+5}}~(0x20\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c80e6a85b5960c708594433db74b713}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+6}}~(0x40\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16a3d74ca420462ff6493c0a299b49f8}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01754e9ee191528767bb4e9c4acb92d8}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16a3d74ca420462ff6493c0a299b49f8}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6181cfe518eacf85a1fac93dd66327ec}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+0}}~(0x01\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb05271f1a273bc14380c9ad00288701}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+1}}~(0x02\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1c70b3d92a311b13635ff67f491ec0}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+2}}~(0x04\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbb8d9ca0465a572fa7be1afcfa430a8}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+3}}~(0x08\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad738cccdb8cd3c9db582d8f4aebc3e25}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+4}}~(0x10\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaa7e01257224ccaedb6ac4b34b962cf}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+5}}~(0x20\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32808c2fdb053958a30c5ca464534557}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+6}}~(0x40\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+XACTPOS\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6229c6f4ebd9ee5ca4cc7feeda5d3e15}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+XACTPOS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+XACTPOS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8a144d40531b5f7565d81ca90012f2f}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+XACTPOS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6229c6f4ebd9ee5ca4cc7feeda5d3e15}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+XACTPOS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae22d65d33e06b57429f285a7ae7e655e}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+XACTPOS\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+XACTPOS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d1c8241b689b9771dce804274470e08}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+XACTPOS\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+XACTPOS\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+COMPLSPLT\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74893ad7550eb4c2d08e5568f1c75c6b}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+COMPLSPLT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+COMPLSPLT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3f351343c90321b0a43d3a86902bff1}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+COMPLSPLT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74893ad7550eb4c2d08e5568f1c75c6b}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+COMPLSPLT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+SPLITEN\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa1a7031a99e4d180e1510827a84f09a}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+SPLITEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+SPLITEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa189a5468eabc8d2e05b2c94660060e4}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+SPLITEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa1a7031a99e4d180e1510827a84f09a}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+SPLITEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+XFRC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae073b77821aa500ba31c336cc510a2dd}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+XFRC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+XFRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga332b761dd88ddfacac9ebff6fced8846}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+XFRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae073b77821aa500ba31c336cc510a2dd}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+XFRC\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+CHH\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga177761d89d797f8d6194e6618792be8d}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+CHH\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+CHH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4ecd695c1cc06335445a49780888bb1}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+CHH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga177761d89d797f8d6194e6618792be8d}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+CHH\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+AHBERR\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab7250908e6d8ad8ab40adccafdae4f9}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+AHBERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+AHBERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8b909ca659271857d9f3fcc817d8a4a}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+AHBERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab7250908e6d8ad8ab40adccafdae4f9}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+AHBERR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+STALL\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd9b71968e54876f10fca2af973a95fb}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+STALL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+STALL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe1d65156f846dcecac479a451b5109e}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+STALL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd9b71968e54876f10fca2af973a95fb}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+STALL\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+NAK\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62c4fd21ba532f275b90104da9c69825}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+NAK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+NAK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga069dfb657cf84125520ec5e4f20b8da0}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+NAK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62c4fd21ba532f275b90104da9c69825}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+NAK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+ACK\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ab325ca96f65ccaea0b7abb66b33702}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+ACK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+ACK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bdbdb2fe8526b144ca06b537c5acdd0}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+ACK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ab325ca96f65ccaea0b7abb66b33702}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+ACK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+NYET\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga516eea514a6024132cc66218882582dd}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+NYET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+NYET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f54751dc8abdbd65c786d2736cc2038}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+NYET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga516eea514a6024132cc66218882582dd}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+NYET\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+TXERR\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga158802078f5364292b4b93103aef6b1f}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+TXERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+TXERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e34974081aceef1865b83e47d48d158}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+TXERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga158802078f5364292b4b93103aef6b1f}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+TXERR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+BBERR\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71fa9e120a3bfed31484cfd157f11fbc}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+BBERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+BBERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3b7e21abc4b3e5ea1eff06eb0850441}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+BBERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71fa9e120a3bfed31484cfd157f11fbc}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+BBERR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+FRMOR\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa98c0c3233732702f627741e818b08ae}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+FRMOR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+FRMOR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7805a112e2897572bffee4c25042cc9}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+FRMOR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa98c0c3233732702f627741e818b08ae}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+FRMOR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+DTERR\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac35a8a3f2a57b8881cb825c07f263570}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+DTERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+DTERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0089841c8301b5e572e29da28ef95467}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+DTERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac35a8a3f2a57b8881cb825c07f263570}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+DTERR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+XFRC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2947aa5667ae63ee9bcb747ae955a0b}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+XFRC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+XFRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab01f771d126cb58a8cb83841e08bec9b}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+XFRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2947aa5667ae63ee9bcb747ae955a0b}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+XFRC\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+EPDISD\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8a90367a919959f753ed93ac388259d}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+EPDISD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+EPDISD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga657c139dc16514808c516bff6e523531}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+EPDISD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8a90367a919959f753ed93ac388259d}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+EPDISD\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+AHBERR\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3854f2057e03eb6e282a34d4d26f5093}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+AHBERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+AHBERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga630e92ca04288a83f7f515cedbf01ca9}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+AHBERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3854f2057e03eb6e282a34d4d26f5093}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+AHBERR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TOC\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ca3db2648c05083065675eda6aaef0e}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TOC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TOC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga253fce8bc78be1504c85d684f232dc43}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TOC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ca3db2648c05083065675eda6aaef0e}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TOC\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+ITTXFE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad15ffda9000245db34322f4a75b31780}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+ITTXFE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+ITTXFE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0f91471274c3411579a7ede5a7d80f8}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+ITTXFE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad15ffda9000245db34322f4a75b31780}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+ITTXFE\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+INEPNM\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c72659090e081560681486217bc9e21}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+INEPNM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+INEPNM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb8ac53eab340e711478e5509be40e13}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+INEPNM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c72659090e081560681486217bc9e21}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+INEPNM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+INEPNE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98ecb4c61f48a1fc073cda01f1599ad6}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+INEPNE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+INEPNE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40fbe18a5838e768b9afca5c1695dbb3}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+INEPNE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98ecb4c61f48a1fc073cda01f1599ad6}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+INEPNE\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TXFE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea85fa99c59be521a394f7cfeeadf25}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TXFE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TXFE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4770cce2b4f601e88fb512f6db688ec}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TXFE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea85fa99c59be521a394f7cfeeadf25}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TXFE\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TXFIFOUDRN\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffc8a052f72319f433728b6571098ba0}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TXFIFOUDRN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TXFIFOUDRN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga934d166eae0af7663585c903567ebe2b}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TXFIFOUDRN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffc8a052f72319f433728b6571098ba0}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TXFIFOUDRN\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+BNA\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92124e1fe13558df5464e356658e67b2}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+BNA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+BNA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22983c7c561dedc17e8688d313a50fb0}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+BNA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92124e1fe13558df5464e356658e67b2}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+BNA\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+PKTDRPSTS\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bbb4304aaa31dceb651eb6ebea21ca4}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+PKTDRPSTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+PKTDRPSTS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bf74048c663e9dcc21c282a8c7be576}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+PKTDRPSTS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bbb4304aaa31dceb651eb6ebea21ca4}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+PKTDRPSTS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+BERR\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7902d1f040d0669ad22a9cb4a1e88bdd}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+BERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+BERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga496c09a9096346e6141acc2464742b4c}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+BERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7902d1f040d0669ad22a9cb4a1e88bdd}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+BERR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+NAK\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafb6909297147bb09786d5e20715656c}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+NAK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+NAK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d91e68b693b9c8ff6fb2236093975cf}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+NAK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafb6909297147bb09786d5e20715656c}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+NAK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+XFRCM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e1633eb41c92d2a0716e893d10ea404}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+XFRCM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+XFRCM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3647bba98a8f2c2234aadb2f9441874}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+XFRCM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e1633eb41c92d2a0716e893d10ea404}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+XFRCM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+CHHM\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6cb390f8f0cf8a561f41a88a8339d7e}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+CHHM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+CHHM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f359b89c79fba4414e0838645f13a6b}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+CHHM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6cb390f8f0cf8a561f41a88a8339d7e}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+CHHM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+AHBERR\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70c101e1a4e376d61f77fcf4f5f32bf6}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+AHBERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+AHBERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf281bb6b61c559e8b068ab32114572af}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+AHBERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70c101e1a4e376d61f77fcf4f5f32bf6}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+AHBERR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+STALLM\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60f5b08f1a892221f86f3cb370260ef6}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+STALLM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+STALLM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga001d17d4511b40850fd7c338be250f08}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+STALLM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60f5b08f1a892221f86f3cb370260ef6}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+STALLM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+NAKM\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51cc9dd53764be5f1d2ff3d5c7241fd3}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+NAKM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+NAKM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51b9246da6c3a45ab697edc1cac74651}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+NAKM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51cc9dd53764be5f1d2ff3d5c7241fd3}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+NAKM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+ACKM\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga372e5e68431087f0fb3b25408ce9eec9}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+ACKM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+ACKM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21eb5c0fa8aafa12a725ab52f85023d1}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+ACKM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga372e5e68431087f0fb3b25408ce9eec9}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+ACKM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+NYET\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6b099d2da095f8d31fe49ad9b9ecc90}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+NYET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+NYET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga059e35d45f848183cf19399ac1e21ff5}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+NYET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6b099d2da095f8d31fe49ad9b9ecc90}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+NYET\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+TXERRM\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bbe2d77401d28701eb827ac3d4cd149}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+TXERRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+TXERRM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5322b79193b042004614b21c391d4880}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+TXERRM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bbe2d77401d28701eb827ac3d4cd149}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+TXERRM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+BBERRM\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f9165c1fbf87679bb83efa46571b96c}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+BBERRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+BBERRM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ae263bd38eec1c423b0a70904b5099a}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+BBERRM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f9165c1fbf87679bb83efa46571b96c}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+BBERRM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+FRMORM\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada017fb34e00a15702d759ff174d33ff}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+FRMORM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+FRMORM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2178eb0791f9ea69122edfbd567ba48}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+FRMORM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada017fb34e00a15702d759ff174d33ff}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+FRMORM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+DTERRM\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cbd167749a70c575efd955503111f5c}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+DTERRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+DTERRM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ab7105e77ce288988037b1df3406ab3}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+DTERRM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cbd167749a70c575efd955503111f5c}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+DTERRM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+XFRSIZ\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b953496e53318844d2444b0d3982d2d}{USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+XFRSIZ\+\_\+\+Msk}}~(0x7\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+XFRSIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5497667d259391162884390afd456f62}{USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+XFRSIZ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b953496e53318844d2444b0d3982d2d}{USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+XFRSIZ\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+PKTCNT\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4032f4b698ca8efd7417e13471d834e0}{USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+PKTCNT\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+PKTCNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga664b39d163f9f2e400aa9fe2577ffc06}{USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+PKTCNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4032f4b698ca8efd7417e13471d834e0}{USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+PKTCNT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+MULCNT\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b2138444cba4a94fea9ab112d212e1c}{USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+MULCNT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+MULCNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga428da482bfd499096cff02a3d8aa6738}{USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+MULCNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b2138444cba4a94fea9ab112d212e1c}{USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+MULCNT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+XFRSIZ\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d0ecc462bdb146edeb44b1e1bf3ae08}{USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+XFRSIZ\+\_\+\+Msk}}~(0x7\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+XFRSIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga983ec8ca0ffac66eea9219acb008fe9c}{USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+XFRSIZ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d0ecc462bdb146edeb44b1e1bf3ae08}{USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+XFRSIZ\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+PKTCNT\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae242d5b51bdad2968cc7f59f2356195b}{USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+PKTCNT\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+PKTCNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2177151366a5539b446104cb87d3059}{USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+PKTCNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae242d5b51bdad2968cc7f59f2356195b}{USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+PKTCNT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DOPING\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63444676f787b5850bcd74a3dac24c06}{USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DOPING\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DOPING\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dcc4677244eb50d430a62870b90c30c}{USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DOPING}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63444676f787b5850bcd74a3dac24c06}{USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DOPING\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DPID\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66d5133c860991521246501b6e1c055d}{USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DPID\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DPID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7037fb804f6e2a4a3e0c08bd3e345f18}{USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DPID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66d5133c860991521246501b6e1c055d}{USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DPID\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5509a0f869a4c7ba34f45be4b733b23}{USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DPID\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DPID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ae95b441c770521507da1d1d4c51d18}{USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DPID\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DPID\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPDMA\+\_\+\+DMAADDR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17d3f62d2f03495bb28e7b65f00dbafa}{USB\+\_\+\+OTG\+\_\+\+DIEPDMA\+\_\+\+DMAADDR\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPDMA\+\_\+\+DMAADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab177fc20463978ff09c399cb56e904bb}{USB\+\_\+\+OTG\+\_\+\+DIEPDMA\+\_\+\+DMAADDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17d3f62d2f03495bb28e7b65f00dbafa}{USB\+\_\+\+OTG\+\_\+\+DIEPDMA\+\_\+\+DMAADDR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCDMA\+\_\+\+DMAADDR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a98df839cd4108ef0b1b814d0f7020b}{USB\+\_\+\+OTG\+\_\+\+HCDMA\+\_\+\+DMAADDR\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCDMA\+\_\+\+DMAADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2980c7f7c60bf5ff4842dc9e363ea7b}{USB\+\_\+\+OTG\+\_\+\+HCDMA\+\_\+\+DMAADDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a98df839cd4108ef0b1b814d0f7020b}{USB\+\_\+\+OTG\+\_\+\+HCDMA\+\_\+\+DMAADDR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DTXFSTS\+\_\+\+INEPTFSAV\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c1a0115d517ac979a61c81763f4ce8f}{USB\+\_\+\+OTG\+\_\+\+DTXFSTS\+\_\+\+INEPTFSAV\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTXFSTS\+\_\+\+INEPTFSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1789e8c79b7a271a58f56cbff4bd03a}{USB\+\_\+\+OTG\+\_\+\+DTXFSTS\+\_\+\+INEPTFSAV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c1a0115d517ac979a61c81763f4ce8f}{USB\+\_\+\+OTG\+\_\+\+DTXFSTS\+\_\+\+INEPTFSAV\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPTXF\+\_\+\+INEPTXSA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5b86ac57a1176451f435dda801dbddb}{USB\+\_\+\+OTG\+\_\+\+DIEPTXF\+\_\+\+INEPTXSA\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPTXF\+\_\+\+INEPTXSA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga731c1eaaf15ec1b7f24e055172f7e0cf}{USB\+\_\+\+OTG\+\_\+\+DIEPTXF\+\_\+\+INEPTXSA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5b86ac57a1176451f435dda801dbddb}{USB\+\_\+\+OTG\+\_\+\+DIEPTXF\+\_\+\+INEPTXSA\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPTXF\+\_\+\+INEPTXFD\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafccb927bfa114a368eea25db7d46c85f}{USB\+\_\+\+OTG\+\_\+\+DIEPTXF\+\_\+\+INEPTXFD\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPTXF\+\_\+\+INEPTXFD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga015ec5caee27272afa335fa9d5892a40}{USB\+\_\+\+OTG\+\_\+\+DIEPTXF\+\_\+\+INEPTXFD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafccb927bfa114a368eea25db7d46c85f}{USB\+\_\+\+OTG\+\_\+\+DIEPTXF\+\_\+\+INEPTXFD\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+MPSIZ\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga103ef4c7123cb64007a1eb050d96c4b7}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+MPSIZ\+\_\+\+Msk}}~(0x7\+FFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+MPSIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ebce086e91feb566f223ae07d01ff57}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+MPSIZ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga103ef4c7123cb64007a1eb050d96c4b7}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+MPSIZ\+\_\+\+Msk}}     /\texorpdfstring{$\ast$}{*}!$<$ Maximum packet size \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+USBAEP\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31ba8e0d0b5bf08b034ba5cf27eaef4c}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+USBAEP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+USBAEP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabed242624f140356cc793039988d89df}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+USBAEP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31ba8e0d0b5bf08b034ba5cf27eaef4c}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+USBAEP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+NAKSTS\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacca51b95d03a684417745d2870bc02aa}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+NAKSTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+NAKSTS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1735002d3abf233ca0cbe473da2d8fb}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+NAKSTS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacca51b95d03a684417745d2870bc02aa}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+NAKSTS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SD0\+PID\+\_\+\+SEVNFRM\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1b8b770cb957bf0f4148311ddfef503}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SD0\+PID\+\_\+\+SEVNFRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SD0\+PID\+\_\+\+SEVNFRM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a06b55e9caa25873e734fb15cafbc51}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SD0\+PID\+\_\+\+SEVNFRM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1b8b770cb957bf0f4148311ddfef503}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SD0\+PID\+\_\+\+SEVNFRM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SODDFRM\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f4b73b3f5f6813412b392b8b619a1ae}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SODDFRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SODDFRM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77ddb336230fa5a497dbb2393a180ae6}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SODDFRM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f4b73b3f5f6813412b392b8b619a1ae}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SODDFRM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPTYP\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5fea8cfdb01a643000019dc830fc30f}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPTYP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPTYP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e347921b96b8435ec2ef6cc9b3470d8}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPTYP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5fea8cfdb01a643000019dc830fc30f}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPTYP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48b0660b499862424b72cd59bca9226e}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPTYP\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPTYP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89595201dd98cc05712d046e98c142fd}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPTYP\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPTYP\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SNPM\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga592d0d387403b49dd841153e1c8ef922}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SNPM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SNPM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14ef1fba78e67a55f665495ae7f8732e}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SNPM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga592d0d387403b49dd841153e1c8ef922}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SNPM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+STALL\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga600dc33e80274fdf8ec793bce5df9ad4}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+STALL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+STALL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e6aea29335780171f8ce42aba031699}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+STALL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga600dc33e80274fdf8ec793bce5df9ad4}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+STALL\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+CNAK\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92c45d7d3e789caf1b5a8967592939ae}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+CNAK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+CNAK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd05c0aa7833e7467e0ff66cfa1f20cb}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+CNAK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92c45d7d3e789caf1b5a8967592939ae}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+CNAK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SNAK\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6be0f6d6ed75219981fc07465ba09298}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SNAK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SNAK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05a3e120b2c56a13ff622b0a507f48ee}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SNAK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6be0f6d6ed75219981fc07465ba09298}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SNAK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPDIS\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46881c1a50c0a2b48f4d107a9cdc540f}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPDIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPDIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf170f97217b0a2e3f66a33a67257674e}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPDIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46881c1a50c0a2b48f4d107a9cdc540f}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPDIS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPENA\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga891f80e6cdbf19579db62d0214bc09b5}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPENA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPENA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8875f7311dfde66125b78dd715fd2d7c}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPENA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga891f80e6cdbf19579db62d0214bc09b5}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPENA\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+XFRC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71bec204f2c5886251295d5ea7739331}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+XFRC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+XFRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e51a7b1cc412e304246176c207cbcb8}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+XFRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71bec204f2c5886251295d5ea7739331}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+XFRC\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+EPDISD\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2bee78f4eead58dd6e9d772d77c843d}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+EPDISD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+EPDISD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32e18140ad2c7902fe788947cea557d2}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+EPDISD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2bee78f4eead58dd6e9d772d77c843d}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+EPDISD\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+AHBERR\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dfe74336fa143f3b5a536a74ff77dcb}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+AHBERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+AHBERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8957520b45ebd1ed0000d8a0c0cc9ef6}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+AHBERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dfe74336fa143f3b5a536a74ff77dcb}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+AHBERR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+STUP\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42dda03dc0034c884c0a51c1f749edfb}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+STUP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+STUP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76444bdecd4d6def6c718ed1bb8e8b8c}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+STUP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42dda03dc0034c884c0a51c1f749edfb}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+STUP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+OTEPDIS\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8a3dd1c173d5cd66abf1d5aff97f894}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+OTEPDIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+OTEPDIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f4c92b08606cf934de16b353053dd78}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+OTEPDIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8a3dd1c173d5cd66abf1d5aff97f894}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+OTEPDIS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+OTEPSPR\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c064a7156878cca72817277cce28cef}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+OTEPSPR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+OTEPSPR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2451732dfee15831f09e28041dabf9ce}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+OTEPSPR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c064a7156878cca72817277cce28cef}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+OTEPSPR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+B2\+BSTUP\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7623d1db984217c12acc54117994337}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+B2\+BSTUP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+B2\+BSTUP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82261faaf818baade125d4de42f78fa5}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+B2\+BSTUP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7623d1db984217c12acc54117994337}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+B2\+BSTUP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+OUTPKTERR\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f5870176a1b59ee2048b23087b677ae}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+OUTPKTERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+OUTPKTERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf82df64a03b0a9f6915a36a750488ac}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+OUTPKTERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f5870176a1b59ee2048b23087b677ae}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+OUTPKTERR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+NAK\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaa6114d1a7f5860c94bc9eb1ef1207c}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+NAK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+NAK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d1b7add4ca4362bb47501b456d3bb8b}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+NAK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaa6114d1a7f5860c94bc9eb1ef1207c}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+NAK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+NYET\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ea8387720c1dd29d7c4689f4b83792f}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+NYET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+NYET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf63ba909dd472b7ce95b05e8ed984ac3}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+NYET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ea8387720c1dd29d7c4689f4b83792f}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+NYET\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+STPKTRX\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c90fbb29ef97f0974e4040889d12e34}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+STPKTRX\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+STPKTRX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90d44e256af7596e109c61925dbdb6fd}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+STPKTRX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c90fbb29ef97f0974e4040889d12e34}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+STPKTRX\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+XFRSIZ\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab5ef41f398424f0a7e6a4c7cd6010c2}{USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+XFRSIZ\+\_\+\+Msk}}~(0x7\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+XFRSIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab954bdd4334a2643622e3d33fee16ad5}{USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+XFRSIZ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab5ef41f398424f0a7e6a4c7cd6010c2}{USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+XFRSIZ\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+PKTCNT\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga285281ff18968724fb73d8dc292b930b}{USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+PKTCNT\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+PKTCNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7bc1fb16d2d5b7a8d92fce5a61a038f}{USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+PKTCNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga285281ff18968724fb73d8dc292b930b}{USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+PKTCNT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+STUPCNT\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcb0c6895cd600227f3a037dfbddbbc5}{USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+STUPCNT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+STUPCNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a99a82646ef5a7a7785bec2d07334b5}{USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+STUPCNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcb0c6895cd600227f3a037dfbddbbc5}{USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+STUPCNT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cabae65ef4f05c5314de57beed11000}{USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+STUPCNT\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+STUPCNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b109418cfad831c4f292eb86d132f0e}{USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+STUPCNT\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+STUPCNT\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+STOPCLK\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d4f9a974fab851fcfb0803ba5380b8d}{USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+STOPCLK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+STOPCLK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77cb2d7ab53783663a7a6dd457d3ba25}{USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+STOPCLK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d4f9a974fab851fcfb0803ba5380b8d}{USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+STOPCLK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+GATECLK\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa05b7e567009a05c0fbc460de78ece1f}{USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+GATECLK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+GATECLK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8756280c79db9bdd546f6dabce92849}{USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+GATECLK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa05b7e567009a05c0fbc460de78ece1f}{USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+GATECLK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+PHYSUSP\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac29bcd967dad8f66da440480b32b7b5d}{USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+PHYSUSP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+PHYSUSP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f07a7549ecc61ab2df0775ea177df12}{USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+PHYSUSP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac29bcd967dad8f66da440480b32b7b5d}{USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+PHYSUSP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46419059b5b49059f5bdebe1b72722ef}{USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+\+Msk}}~(0x\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e22ae686ec18ff21f8f576178463115}{USB\+\_\+\+OTG\+\_\+\+CHNUM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46419059b5b49059f5bdebe1b72722ef}{USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1901249182b97582cbe4a3644f31d20f}{USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabda64fd2296cefde4a9f304c0b5150e3}{USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e852ea3f7aca27ba6cd281d1fdc5117}{USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+2}}~(0x4\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga045af9896fe21c27d155de0bb98eb3bb}{USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+3}}~(0x8\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+BCNT\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8835a43d2c40f61caee8af97be8de8d3}{USB\+\_\+\+OTG\+\_\+\+BCNT\+\_\+\+Msk}}~(0x7\+FFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+BCNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85cc2bdcb428f49f2de38db43a6da61b}{USB\+\_\+\+OTG\+\_\+\+BCNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8835a43d2c40f61caee8af97be8de8d3}{USB\+\_\+\+OTG\+\_\+\+BCNT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DPID\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a99858955bd807f3b3ab817ccb22dbf}{USB\+\_\+\+OTG\+\_\+\+DPID\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DPID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba9fdf0a57d7a204dff9217d6b7e7a60}{USB\+\_\+\+OTG\+\_\+\+DPID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a99858955bd807f3b3ab817ccb22dbf}{USB\+\_\+\+OTG\+\_\+\+DPID\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cb8aeddd0bc7c194224de1c601c3aea}{USB\+\_\+\+OTG\+\_\+\+DPID\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DPID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8822d847cc21c903bfe427927f3ebd8f}{USB\+\_\+\+OTG\+\_\+\+DPID\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DPID\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0bbc3a438b82f7739fdb08721163c3b}{USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+\+Msk}}~(0x\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04a5d91a12a215c4eeeb06ce604c22e5}{USB\+\_\+\+OTG\+\_\+\+PKTSTS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0bbc3a438b82f7739fdb08721163c3b}{USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77111a987b72536f21bfd7bb08594b35}{USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa2fb9acefebdda4d1178fd41152354a}{USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab280bdccc1f515e8b031ca572a40dbeb}{USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+2}}~(0x4\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad095ea293b9f4a79f215502575bc3c70}{USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+3}}~(0x8\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa45e8d6116688de705fd0d55680e1a87}{USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+\+Msk}}~(0x\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91d336fd8272e4c22fc474e468b81af9}{USB\+\_\+\+OTG\+\_\+\+EPNUM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa45e8d6116688de705fd0d55680e1a87}{USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61585b0ce43fd0b1e6b228598afc219c}{USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga483d3ad09cb1f0a2c0b162c8a55ed7c6}{USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2438798104047b9b51f8c773d02858a}{USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+2}}~(0x4\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42c2df6bfed558ca73545573166296bf}{USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+3}}~(0x8\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3dde44ba66dda008f4f22e73d6de3eb}{USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+\+Msk}}~(0x\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69105bca4abdabe5c66a1c44ae714776}{USB\+\_\+\+OTG\+\_\+\+FRMNUM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3dde44ba66dda008f4f22e73d6de3eb}{USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a9a2d9f4d804f38e9ee29038139498d}{USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d93a3bde8de46b481691a1e87b36bfd}{USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f8be72a63a9942462f0752d5371e619}{USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+2}}~(0x4\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b50095fee4cb94be4d1d02aadd3964e}{USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+3}}~(0x8\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga2204b62b378bcf08b3b9006c184c7c23}{IS\+\_\+\+ADC\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga26b4e299ac54d09082645a70f889c143}{IS\+\_\+\+ADC\+\_\+\+MULTIMODE\+\_\+\+MASTER\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gad8a5831c786b6b265531b890a194cbe2}{IS\+\_\+\+ADC\+\_\+\+COMMON\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga974dd363bcb2a5f48ec032509fd4ece3}{IS\+\_\+\+CAN\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gaa514941a7f02f65eb27450c05e4e8dd1}{IS\+\_\+\+CRC\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga94426b97cc5f1644d67f291cbcdba6d8}{IS\+\_\+\+DAC\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gaca27f42a2f7dd5715c74884bd9af310d}{IS\+\_\+\+DCMI\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gafd60def465da605e33644e28072aee9c}{IS\+\_\+\+DMA\+\_\+\+STREAM\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga783626dd2431afebea836a102e318957}{IS\+\_\+\+GPIO\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gacdf0149a4e8c41a6814c13613c38a6b2}{IS\+\_\+\+I2\+C\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+SMBUS\+\_\+\+ALL\+\_\+\+INSTANCE}~IS\+\_\+\+I2\+C\+\_\+\+ALL\+\_\+\+INSTANCE
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga0b35685911e3c7a38ee89e5cdc5a82fa}{IS\+\_\+\+I2\+S\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga2f0d621c72fe4e5039562472460e29ab}{IS\+\_\+\+I2\+S\+\_\+\+EXT\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+I2\+S\+\_\+\+ALL\+\_\+\+INSTANCE\+\_\+\+EXT}~IS\+\_\+\+I2\+S\+\_\+\+EXT\+\_\+\+ALL\+\_\+\+INSTANCE
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga7369db258c1b8931b427262d0673751f}{IS\+\_\+\+RNG\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gab4230e8bd4d88adc4250f041d67375ce}{IS\+\_\+\+RTC\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga59c7619a86c03df3ebeb4bd8aaef982c}{IS\+\_\+\+SPI\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gaba506eb03409b21388d7c5a6401a4f98}{IS\+\_\+\+TIM\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga0c02efc77b1bfb640d7f6593f58ad464}{IS\+\_\+\+TIM\+\_\+\+CC1\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga6ef84d278cf917c7e420b94687b39c7c}{IS\+\_\+\+TIM\+\_\+\+CC2\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga0c37cb8f925fd43622cce7a4c00fd95e}{IS\+\_\+\+TIM\+\_\+\+CC3\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gae72b7182a73d81c33196265b31091c07}{IS\+\_\+\+TIM\+\_\+\+CC4\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga7e85353dbe9dc9d80ad06f0b935c12e1}{IS\+\_\+\+TIM\+\_\+\+ADVANCED\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga6e06388143bb7bb111c78a3686dd753a}{IS\+\_\+\+TIM\+\_\+\+XOR\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gad51d77b3bcc12a3a5c308d727b561371}{IS\+\_\+\+TIM\+\_\+\+DMA\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gad80a186286ce3daa92249a8d52111aaf}{IS\+\_\+\+TIM\+\_\+\+DMA\+\_\+\+CC\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga8111ef18a809cd882ef327399fdbfc8f}{IS\+\_\+\+TIM\+\_\+\+CCDMA\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga1ed43d4e9823446a1b9d43afc452f42e}{IS\+\_\+\+TIM\+\_\+\+DMABURST\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga98104b1522d066b0c20205ca179d0eba}{IS\+\_\+\+TIM\+\_\+\+MASTER\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga3ba7d4187dba8dfb4ffd610312e8af14}{IS\+\_\+\+TIM\+\_\+\+SLAVE\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gac41867bf288927ff8ff10a85e67a591b}{IS\+\_\+\+TIM\+\_\+32\+B\+\_\+\+COUNTER\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gac71942c3817f1a893ef84fefe69496b7}{IS\+\_\+\+TIM\+\_\+\+ETR\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga6bb03cf116b07bfe1bd527f8ab61a7f9}{IS\+\_\+\+TIM\+\_\+\+REMAP\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+CCX\+\_\+\+INSTANCE}(INSTANCE,  CHANNEL)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga7181cfd1649c4e65e24b7c863e94a54f}{IS\+\_\+\+TIM\+\_\+\+CCXN\+\_\+\+INSTANCE}}(INSTANCE,  CHANNEL)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gaac0e3e7e7a18fd8eb81734b2baf9e3be}{IS\+\_\+\+TIM\+\_\+\+COUNTER\+\_\+\+MODE\+\_\+\+SELECT\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gac54b9f42e8ab07c41abe7d96d13d698a}{IS\+\_\+\+TIM\+\_\+\+CLOCK\+\_\+\+DIVISION\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga5f61206c3c8b20784f9d237dce300afd}{IS\+\_\+\+TIM\+\_\+\+COMMUTATION\+\_\+\+EVENT\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga7bf2abf939c55a4c8284c184735accdc}{IS\+\_\+\+TIM\+\_\+\+OCXREF\+\_\+\+CLEAR\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga0ca20886f56bf7611ad511433b9caade}{IS\+\_\+\+TIM\+\_\+\+CLOCKSOURCE\+\_\+\+ETRMODE1\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga7beb8f84094e6a1567d10177cc4fdae9}{IS\+\_\+\+TIM\+\_\+\+CLOCKSOURCE\+\_\+\+ETRMODE2\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gacbd23fd1f9f73dc249b16c89131a671c}{IS\+\_\+\+TIM\+\_\+\+CLOCKSOURCE\+\_\+\+TIX\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga57882c3c75fddf0ccf0c6ecf99b3d3df}{IS\+\_\+\+TIM\+\_\+\+CLOCKSOURCE\+\_\+\+ITRX\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga3b470612fd4c4e29fb985247056b1e07}{IS\+\_\+\+TIM\+\_\+\+REPETITION\+\_\+\+COUNTER\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gacb14170c4996e004849647d8cb626402}{IS\+\_\+\+TIM\+\_\+\+ENCODER\+\_\+\+INTERFACE\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga979ea18ba0931f5ed15cc2f3ac84794b}{IS\+\_\+\+TIM\+\_\+\+HALL\+\_\+\+SENSOR\+\_\+\+INTERFACE\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga68b8d9ca22720c9034753c604d83500d}{IS\+\_\+\+TIM\+\_\+\+BREAK\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gafbce654f84a7c994817453695ac91cbe}{IS\+\_\+\+USART\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga69c4aa0c561c4c39c621710fbbb0cb7b}{IS\+\_\+\+UART\+\_\+\+HALFDUPLEX\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+UART\+\_\+\+INSTANCE}~IS\+\_\+\+UART\+\_\+\+HALFDUPLEX\+\_\+\+INSTANCE
\item 
\#define \mbox{\hyperlink{group___exported__macros_gaf9a11d0720f3efa780126414a4ac50ad}{IS\+\_\+\+UART\+\_\+\+HWFLOW\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+UART\+\_\+\+LIN\+\_\+\+INSTANCE}~IS\+\_\+\+UART\+\_\+\+HALFDUPLEX\+\_\+\+INSTANCE
\item 
\#define \mbox{\hyperlink{group___exported__macros_gab2734c105403831749ccb34eeb058988}{IS\+\_\+\+SMARTCARD\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga98ae6698dc54d8441fce553a65bf5429}{IS\+\_\+\+IRDA\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gadaf663c55446f04fa69ee912b8890b32}{IS\+\_\+\+PCD\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga6696ebd1aea007a19e831517f3e1f497}{IS\+\_\+\+HCD\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga73932cb2c83be6be1884d3cba2fc0063}{IS\+\_\+\+SDIO\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gad9ec4c52f0572ee67d043e006f1d5e39}{IS\+\_\+\+IWDG\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gac2a8aaec233e19987232455643a04d6f}{IS\+\_\+\+WWDG\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+HOST\+\_\+\+MAX\+\_\+\+CHANNEL\+\_\+\+NBR}~8U
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+MAX\+\_\+\+IN\+\_\+\+ENDPOINTS}~4U    /\texorpdfstring{$\ast$}{*} Including EP0 \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+MAX\+\_\+\+OUT\+\_\+\+ENDPOINTS}~4U    /\texorpdfstring{$\ast$}{*} Including EP0 \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+TOTAL\+\_\+\+FIFO\+\_\+\+SIZE}~1280U /\texorpdfstring{$\ast$}{*} in Bytes \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+RST\+\_\+\+VALUE}~0x24003010U
\item 
\#define {\bfseries RCC\+\_\+\+PLLI2\+SCFGR\+\_\+\+RST\+\_\+\+VALUE}~0x20003000U
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga08aeea283003a2c787227347087b5b1f}{RCC\+\_\+\+MAX\+\_\+\+FREQUENCY}}~168000000U
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga152c4bb0b78589a06d72e0170dd3b304}{RCC\+\_\+\+MAX\+\_\+\+FREQUENCY\+\_\+\+SCALE1}}~\mbox{\hyperlink{group___exported__macros_ga08aeea283003a2c787227347087b5b1f}{RCC\+\_\+\+MAX\+\_\+\+FREQUENCY}}
\item 
\#define \mbox{\hyperlink{group___exported__macros_gafcb2c5211d9cbed86b111c83a0ce427b}{RCC\+\_\+\+MAX\+\_\+\+FREQUENCY\+\_\+\+SCALE2}}~144000000U
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga85746dffdc6d015f5142d7e16489ca84}{RCC\+\_\+\+PLLVCO\+\_\+\+OUTPUT\+\_\+\+MIN}}~100000000U
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga288d68c2604cea8548eccdef3873923f}{RCC\+\_\+\+PLLVCO\+\_\+\+INPUT\+\_\+\+MIN}}~950000U
\item 
\#define \mbox{\hyperlink{group___exported__macros_gad3fd37dbfa74739a3c698ab4755fa27e}{RCC\+\_\+\+PLLVCO\+\_\+\+INPUT\+\_\+\+MAX}}~2100000U
\item 
\#define \mbox{\hyperlink{group___exported__macros_gaba6ddae0375763847f8dc3e91173d714}{RCC\+\_\+\+PLLVCO\+\_\+\+OUTPUT\+\_\+\+MAX}}~432000000U
\item 
\#define {\bfseries RCC\+\_\+\+PLLN\+\_\+\+MIN\+\_\+\+VALUE}~50U
\item 
\#define {\bfseries RCC\+\_\+\+PLLN\+\_\+\+MAX\+\_\+\+VALUE}~432U
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga980965268c210a75ca5bb1e6b59b4052}{FLASH\+\_\+\+SCALE1\+\_\+\+LATENCY1\+\_\+\+FREQ}}~30000000U
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga53673600707f291baa71c30919f8da98}{FLASH\+\_\+\+SCALE1\+\_\+\+LATENCY2\+\_\+\+FREQ}}~60000000U
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga547cb8d59cf6a2a73a0f76331e4492df}{FLASH\+\_\+\+SCALE1\+\_\+\+LATENCY3\+\_\+\+FREQ}}~90000000U
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga600fe88d1dfa0faef16947e24f52e84e}{FLASH\+\_\+\+SCALE1\+\_\+\+LATENCY4\+\_\+\+FREQ}}~120000000U
\item 
\#define \mbox{\hyperlink{group___exported__macros_gaf576f3543b7909cf6c889e05829d37a0}{FLASH\+\_\+\+SCALE1\+\_\+\+LATENCY5\+\_\+\+FREQ}}~150000000U
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga19ba80e0c72cd041274f831901f302f9}{FLASH\+\_\+\+SCALE2\+\_\+\+LATENCY1\+\_\+\+FREQ}}~30000000U
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga98847021d5de23ea0458b490c74e6299}{FLASH\+\_\+\+SCALE2\+\_\+\+LATENCY2\+\_\+\+FREQ}}~60000000U
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga6956d1ea5f9484a43213022ebff8cf03}{FLASH\+\_\+\+SCALE2\+\_\+\+LATENCY3\+\_\+\+FREQ}}~90000000U
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga8fc5a396df42d76fb41f377e71513ecb}{FLASH\+\_\+\+SCALE2\+\_\+\+LATENCY4\+\_\+\+FREQ}}~120000000U
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+HOST\+\_\+\+MAX\+\_\+\+CHANNEL\+\_\+\+NBR}~12U
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+MAX\+\_\+\+IN\+\_\+\+ENDPOINTS}~6U    /\texorpdfstring{$\ast$}{*} Including EP0 \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+MAX\+\_\+\+OUT\+\_\+\+ENDPOINTS}~6U    /\texorpdfstring{$\ast$}{*} Including EP0 \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+TOTAL\+\_\+\+FIFO\+\_\+\+SIZE}~4096U /\texorpdfstring{$\ast$}{*} in Bytes \texorpdfstring{$\ast$}{*}/
\item 
\#define {\bfseries FMC\+\_\+\+IRQn}~\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a70450df88125476d5771f2ff3f562536}{FSMC\+\_\+\+IRQn}}
\item 
\#define {\bfseries FMC\+\_\+\+IRQHandler}~FSMC\+\_\+\+IRQHandler
\end{DoxyCompactItemize}
\doxysubsubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\+\_\+\+Type}} \{ \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30}{Non\+Maskable\+Int\+\_\+\+IRQn}} = -\/14
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa}{Memory\+Management\+\_\+\+IRQn}} = -\/12
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af}{Bus\+Fault\+\_\+\+IRQn}} = -\/11
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf}{Usage\+Fault\+\_\+\+IRQn}} = -\/10
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237}{SVCall\+\_\+\+IRQn}} = -\/5
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c}{Debug\+Monitor\+\_\+\+IRQn}} = -\/4
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2}{Pend\+SV\+\_\+\+IRQn}} = -\/2
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{Sys\+Tick\+\_\+\+IRQn}} = -\/1
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52}{WWDG\+\_\+\+IRQn}} = 0
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924}{PVD\+\_\+\+IRQn}} = 1
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1}{TAMP\+\_\+\+STAMP\+\_\+\+IRQn}} = 2
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777}{RTC\+\_\+\+WKUP\+\_\+\+IRQn}} = 3
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab}{FLASH\+\_\+\+IRQn}} = 4
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77}{RCC\+\_\+\+IRQn}} = 5
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7}{EXTI0\+\_\+\+IRQn}} = 6
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19}{EXTI1\+\_\+\+IRQn}} = 7
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9}{EXTI2\+\_\+\+IRQn}} = 8
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602}{EXTI3\+\_\+\+IRQn}} = 9
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e}{EXTI4\+\_\+\+IRQn}} = 10
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9ee33e72512c4cfb301b216f4fb9d68c}{DMA1\+\_\+\+Stream0\+\_\+\+IRQn}} = 11
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa45ca2c955060e2c2a7cbbe1d6753285}{DMA1\+\_\+\+Stream1\+\_\+\+IRQn}} = 12
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a0d9ec75e4478e70235b705d5a6b3efd8}{DMA1\+\_\+\+Stream2\+\_\+\+IRQn}} = 13
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af77770e080206a7558decf09344fb2e2}{DMA1\+\_\+\+Stream3\+\_\+\+IRQn}} = 14
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aee2aaf365c6c297a63cee41ecae2301a}{DMA1\+\_\+\+Stream4\+\_\+\+IRQn}} = 15
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac92efa72399fe58fa615d8bf8fd64a4e}{DMA1\+\_\+\+Stream5\+\_\+\+IRQn}} = 16
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aef5e2b68f62f6f1781fab894f0b8f486}{DMA1\+\_\+\+Stream6\+\_\+\+IRQn}} = 17
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4d69175258ae261dd545001e810421b3}{ADC\+\_\+\+IRQn}} = 18
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9ceb5175f7c10cf436955173c2246877}{CAN1\+\_\+\+TX\+\_\+\+IRQn}} = 19
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab6bf73ac43a9856b3f2759a59f3d25b5}{CAN1\+\_\+\+RX0\+\_\+\+IRQn}} = 20
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af71ef06c4f9ff0e1691c21ff3670acd4}{CAN1\+\_\+\+RX1\+\_\+\+IRQn}} = 21
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a0f5f129d88a5606a378811e43039e274}{CAN1\+\_\+\+SCE\+\_\+\+IRQn}} = 22
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52}{EXTI9\+\_\+5\+\_\+\+IRQn}} = 23
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab35b4ce63cfb11453f84a3695c6df368}{TIM1\+\_\+\+BRK\+\_\+\+TIM9\+\_\+\+IRQn}} = 24
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa3879e49013035601e17f83a51e0829f}{TIM1\+\_\+\+UP\+\_\+\+TIM10\+\_\+\+IRQn}} = 25
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a744bdceb8eface6ff57dd036e608e}{TIM1\+\_\+\+TRG\+\_\+\+COM\+\_\+\+TIM11\+\_\+\+IRQn}} = 26
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9}{TIM1\+\_\+\+CC\+\_\+\+IRQn}} = 27
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa}{TIM2\+\_\+\+IRQn}} = 28
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8}{TIM3\+\_\+\+IRQn}} = 29
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4}{TIM4\+\_\+\+IRQn}} = 30
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751}{I2\+C1\+\_\+\+EV\+\_\+\+IRQn}} = 31
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34}{I2\+C1\+\_\+\+ER\+\_\+\+IRQn}} = 32
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804}{I2\+C2\+\_\+\+EV\+\_\+\+IRQn}} = 33
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7}{I2\+C2\+\_\+\+ER\+\_\+\+IRQn}} = 34
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174}{SPI1\+\_\+\+IRQn}} = 35
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede}{SPI2\+\_\+\+IRQn}} = 36
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab}{USART1\+\_\+\+IRQn}} = 37
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e}{USART2\+\_\+\+IRQn}} = 38
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3}{USART3\+\_\+\+IRQn}} = 39
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f}{EXTI15\+\_\+10\+\_\+\+IRQn}} = 40
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37}{RTC\+\_\+\+Alarm\+\_\+\+IRQn}} = 41
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f}{OTG\+\_\+\+FS\+\_\+\+WKUP\+\_\+\+IRQn}} = 42
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3e01328006d19f7d32354271b9f61dce}{TIM8\+\_\+\+BRK\+\_\+\+TIM12\+\_\+\+IRQn}} = 43
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa8d8f67a98f24de6f0b36ad6b1f29a7d}{TIM8\+\_\+\+UP\+\_\+\+TIM13\+\_\+\+IRQn}} = 44
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae252b31c3a341acbe9a467e243137307}{TIM8\+\_\+\+TRG\+\_\+\+COM\+\_\+\+TIM14\+\_\+\+IRQn}} = 45
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a637750639eff4e2b4aae80ed6f3cf67f}{TIM8\+\_\+\+CC\+\_\+\+IRQn}} = 46
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aedaa9c14e7e5fa9c0dcbb0c2455546e8}{DMA1\+\_\+\+Stream7\+\_\+\+IRQn}} = 47
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a70450df88125476d5771f2ff3f562536}{FSMC\+\_\+\+IRQn}} = 48
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a16fe70a39348f3f27906dc268b5654e3}{SDIO\+\_\+\+IRQn}} = 49
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645}{TIM5\+\_\+\+IRQn}} = 50
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44}{SPI3\+\_\+\+IRQn}} = 51
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5}{UART4\+\_\+\+IRQn}} = 52
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09}{UART5\+\_\+\+IRQn}} = 53
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45}{TIM6\+\_\+\+DAC\+\_\+\+IRQn}} = 54
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1}{TIM7\+\_\+\+IRQn}} = 55
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1e5055722630fd4b12aff421964c2ebb}{DMA2\+\_\+\+Stream0\+\_\+\+IRQn}} = 56
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a98abb3f02c1feb3831706bc1b82307cb}{DMA2\+\_\+\+Stream1\+\_\+\+IRQn}} = 57
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abf5e189f3ac7aad9f65e65ea5a0f3b36}{DMA2\+\_\+\+Stream2\+\_\+\+IRQn}} = 58
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3ff8f3439f509e6e985eb960e63e1be4}{DMA2\+\_\+\+Stream3\+\_\+\+IRQn}} = 59
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae54eb8b30273b38a0576f75aba24eec0}{DMA2\+\_\+\+Stream4\+\_\+\+IRQn}} = 60
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad71328dd95461b7c55b568cf25966f6a}{ETH\+\_\+\+IRQn}} = 61
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a0485578005e12c2e2c0fb253a844ec6f}{ETH\+\_\+\+WKUP\+\_\+\+IRQn}} = 62
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af6b8fbc990ac71c8425647bb684788a4}{CAN2\+\_\+\+TX\+\_\+\+IRQn}} = 63
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a851fd2f2ab1418710e7da80e1bdf348a}{CAN2\+\_\+\+RX0\+\_\+\+IRQn}} = 64
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab5023ff845be31a488ab63a0b8cf2b7a}{CAN2\+\_\+\+RX1\+\_\+\+IRQn}} = 65
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a56c0b5758f26f31494e74aab9273f9fd}{CAN2\+\_\+\+SCE\+\_\+\+IRQn}} = 66
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e}{OTG\+\_\+\+FS\+\_\+\+IRQn}} = 67
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a933d4686213973abc01845a3da1c8a03}{DMA2\+\_\+\+Stream5\+\_\+\+IRQn}} = 68
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a21570761ad0b5ed751adc831691b7800}{DMA2\+\_\+\+Stream6\+\_\+\+IRQn}} = 69
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3d4cc0cd9b4d71e7ee002c4f8c1f8a77}{DMA2\+\_\+\+Stream7\+\_\+\+IRQn}} = 70
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa92bcb2bc3a87be869f05c5b07f04b8c}{USART6\+\_\+\+IRQn}} = 71
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a}{I2\+C3\+\_\+\+EV\+\_\+\+IRQn}} = 72
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e}{I2\+C3\+\_\+\+ER\+\_\+\+IRQn}} = 73
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a60b6cc4b6dbeca39e29a475d26c9e080}{OTG\+\_\+\+HS\+\_\+\+EP1\+\_\+\+OUT\+\_\+\+IRQn}} = 74
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1b040a7f76278a73cf5ea4c51f1be047}{OTG\+\_\+\+HS\+\_\+\+EP1\+\_\+\+IN\+\_\+\+IRQn}} = 75
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9e5c9d81dd3985a88094f8158c0f0267}{OTG\+\_\+\+HS\+\_\+\+WKUP\+\_\+\+IRQn}} = 76
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aad2d5e47d27fe3a02f7059b20bb729c0}{OTG\+\_\+\+HS\+\_\+\+IRQn}} = 77
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ace3c0fc2c4d05a7c02e3c987da5bc8e8}{DCMI\+\_\+\+IRQn}} = 78
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a90c4647e57cff99fac635c532802c4b5}{RNG\+\_\+\+IRQn}} = 80
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f}{FPU\+\_\+\+IRQn}} = 81
 \}
\begin{DoxyCompactList}\small\item\em STM32\+F4\+XX Interrupt Number Definition, according to the selected device in \doxylink{group___library__configuration__section}{Library\+\_\+configuration\+\_\+section}. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
CMSIS STM32\+F407xx Device Peripheral Access Layer Header File. 

\begin{DoxyAuthor}{Author}
MCD Application Team \begin{DoxyVerb}     This file contains:
      - Data structures and the address mapping for all peripherals
      - peripherals registers declarations and bits definition
      - Macros to access peripheral's registers hardware
\end{DoxyVerb}

\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
Copyright (c) 2017 STMicroelectronics. All rights reserved.

This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-\/\+IS. 