Analysis & Synthesis report for ckong_de2
Wed Nov 19 05:37:24 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for ckong:ckong|ckong_sound:ckong_sound|ckong_samples:sample_rom|altsyncram:rom_data_rtl_0|altsyncram_7m71:auto_generated
 17. Source assignments for ckong:ckong|ram_loader:ram_loader|ckong_program:program|altsyncram:rom_data_rtl_0|altsyncram_ei71:auto_generated
 18. Source assignments for ckong:ckong|ram_loader:ram_loader|ckong_tile_bit0:tile_bit0|altsyncram:rom_data_rtl_0|altsyncram_3s71:auto_generated
 19. Source assignments for ckong:ckong|ram_loader:ram_loader|ckong_tile_bit1:tile_bit1|altsyncram:rom_data_rtl_0|altsyncram_4s71:auto_generated
 20. Source assignments for ckong:ckong|ram_loader:ram_loader|ckong_big_sprite_tile_bit1:big_sprite_tile_bit1|altsyncram:rom_data_rtl_0|altsyncram_d191:auto_generated
 21. Parameter Settings for User Entity Instance: pll_50mhz_36mhz:pll36|altpll:altpll_component
 22. Parameter Settings for User Entity Instance: ckong:ckong|T80s:Z80
 23. Parameter Settings for User Entity Instance: ckong:ckong|T80s:Z80|T80:u0
 24. Parameter Settings for User Entity Instance: ckong:ckong|T80s:Z80|T80:u0|T80_MCode:mcode
 25. Parameter Settings for User Entity Instance: ckong:ckong|T80s:Z80|T80:u0|T80_ALU:alu
 26. Parameter Settings for User Entity Instance: ckong:ckong|ps2_keyboard:kdb
 27. Parameter Settings for User Entity Instance: ckong:ckong|ps2_keyboard:kdb|debounce:debounce_ps2_clk
 28. Parameter Settings for User Entity Instance: ckong:ckong|ps2_keyboard:kdb|debounce:debounce_ps2_data
 29. Parameter Settings for Inferred Entity Instance: ckong:ckong|ckong_sound:ckong_sound|ckong_samples:sample_rom|altsyncram:rom_data_rtl_0
 30. Parameter Settings for Inferred Entity Instance: ckong:ckong|ram_loader:ram_loader|ckong_program:program|altsyncram:rom_data_rtl_0
 31. Parameter Settings for Inferred Entity Instance: ckong:ckong|ram_loader:ram_loader|ckong_tile_bit0:tile_bit0|altsyncram:rom_data_rtl_0
 32. Parameter Settings for Inferred Entity Instance: ckong:ckong|ram_loader:ram_loader|ckong_tile_bit1:tile_bit1|altsyncram:rom_data_rtl_0
 33. Parameter Settings for Inferred Entity Instance: ckong:ckong|ram_loader:ram_loader|ckong_big_sprite_tile_bit1:big_sprite_tile_bit1|altsyncram:rom_data_rtl_0
 34. altpll Parameter Settings by Entity Instance
 35. altsyncram Parameter Settings by Entity Instance
 36. Port Connectivity Checks: "ckong:ckong|ckong_sound:ckong_sound|YM2149:ym2149"
 37. Port Connectivity Checks: "ckong:ckong|T80s:Z80|T80:u0"
 38. Port Connectivity Checks: "ckong:ckong|T80s:Z80"
 39. Elapsed Time Per Partition
 40. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Nov 19 05:37:24 2025           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; ckong_de2                                       ;
; Top-level Entity Name              ; ckong_de2                                       ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 22,272                                          ;
;     Total combinational functions  ; 12,121                                          ;
;     Dedicated logic registers      ; 10,852                                          ;
; Total registers                    ; 10852                                           ;
; Total pins                         ; 122                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 409,600                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; ckong_de2          ; ckong_de2          ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                   ;
+---------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                              ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                         ; Library ;
+---------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------+---------+
; source/ps2_keyboard.vhd                                       ; yes             ; User VHDL File                                        ; C:/Users/brahim/Desktop/DE2-Crazy_Kong/source/ps2_keyboard.vhd                                       ;         ;
; source/debounce.vhd                                           ; yes             ; User VHDL File                                        ; C:/Users/brahim/Desktop/DE2-Crazy_Kong/source/debounce.vhd                                           ;         ;
; tools/ckong_tile_bit1.vhd                                     ; yes             ; User VHDL File                                        ; C:/Users/brahim/Desktop/DE2-Crazy_Kong/tools/ckong_tile_bit1.vhd                                     ;         ;
; tools/ckong_tile_bit0.vhd                                     ; yes             ; User VHDL File                                        ; C:/Users/brahim/Desktop/DE2-Crazy_Kong/tools/ckong_tile_bit0.vhd                                     ;         ;
; tools/ckong_samples.vhd                                       ; yes             ; User VHDL File                                        ; C:/Users/brahim/Desktop/DE2-Crazy_Kong/tools/ckong_samples.vhd                                       ;         ;
; tools/ckong_program.vhd                                       ; yes             ; User VHDL File                                        ; C:/Users/brahim/Desktop/DE2-Crazy_Kong/tools/ckong_program.vhd                                       ;         ;
; tools/ckong_palette.vhd                                       ; yes             ; User VHDL File                                        ; C:/Users/brahim/Desktop/DE2-Crazy_Kong/tools/ckong_palette.vhd                                       ;         ;
; tools/ckong_big_sprite_tile_bit1.vhd                          ; yes             ; User VHDL File                                        ; C:/Users/brahim/Desktop/DE2-Crazy_Kong/tools/ckong_big_sprite_tile_bit1.vhd                          ;         ;
; tools/ckong_big_sprite_tile_bit0.vhd                          ; yes             ; User VHDL File                                        ; C:/Users/brahim/Desktop/DE2-Crazy_Kong/tools/ckong_big_sprite_tile_bit0.vhd                          ;         ;
; tools/ckong_big_sprite_palette.vhd                            ; yes             ; User VHDL File                                        ; C:/Users/brahim/Desktop/DE2-Crazy_Kong/tools/ckong_big_sprite_palette.vhd                            ;         ;
; rtl_T80/T80s.vhd                                              ; yes             ; User VHDL File                                        ; C:/Users/brahim/Desktop/DE2-Crazy_Kong/rtl_T80/T80s.vhd                                              ;         ;
; rtl_T80/T80_Reg.vhd                                           ; yes             ; User VHDL File                                        ; C:/Users/brahim/Desktop/DE2-Crazy_Kong/rtl_T80/T80_Reg.vhd                                           ;         ;
; rtl_T80/T80_Pack.vhd                                          ; yes             ; User VHDL File                                        ; C:/Users/brahim/Desktop/DE2-Crazy_Kong/rtl_T80/T80_Pack.vhd                                          ;         ;
; rtl_T80/T80_MCode.vhd                                         ; yes             ; User VHDL File                                        ; C:/Users/brahim/Desktop/DE2-Crazy_Kong/rtl_T80/T80_MCode.vhd                                         ;         ;
; rtl_T80/T80_ALU.vhd                                           ; yes             ; User VHDL File                                        ; C:/Users/brahim/Desktop/DE2-Crazy_Kong/rtl_T80/T80_ALU.vhd                                           ;         ;
; rtl_T80/T80.vhd                                               ; yes             ; User VHDL File                                        ; C:/Users/brahim/Desktop/DE2-Crazy_Kong/rtl_T80/T80.vhd                                               ;         ;
; source/ym_2149_linmix.vhd                                     ; yes             ; User VHDL File                                        ; C:/Users/brahim/Desktop/DE2-Crazy_Kong/source/ym_2149_linmix.vhd                                     ;         ;
; source/wm_8731_dac.vhd                                        ; yes             ; User VHDL File                                        ; C:/Users/brahim/Desktop/DE2-Crazy_Kong/source/wm_8731_dac.vhd                                        ;         ;
; source/video_gen.vhd                                          ; yes             ; User VHDL File                                        ; C:/Users/brahim/Desktop/DE2-Crazy_Kong/source/video_gen.vhd                                          ;         ;
; source/ram_loader.vhd                                         ; yes             ; User VHDL File                                        ; C:/Users/brahim/Desktop/DE2-Crazy_Kong/source/ram_loader.vhd                                         ;         ;
; source/pll_50mhz_36mhz.vhd                                    ; yes             ; User Wizard-Generated File                            ; C:/Users/brahim/Desktop/DE2-Crazy_Kong/source/pll_50mhz_36mhz.vhd                                    ;         ;
; source/line_doubler.vhd                                       ; yes             ; User VHDL File                                        ; C:/Users/brahim/Desktop/DE2-Crazy_Kong/source/line_doubler.vhd                                       ;         ;
; source/ckong_sound.vhd                                        ; yes             ; User VHDL File                                        ; C:/Users/brahim/Desktop/DE2-Crazy_Kong/source/ckong_sound.vhd                                        ;         ;
; source/ckong_de2.vhd                                          ; yes             ; User VHDL File                                        ; C:/Users/brahim/Desktop/DE2-Crazy_Kong/source/ckong_de2.vhd                                          ;         ;
; source/ckong.vhd                                              ; yes             ; User VHDL File                                        ; C:/Users/brahim/Desktop/DE2-Crazy_Kong/source/ckong.vhd                                              ;         ;
; altpll.tdf                                                    ; yes             ; Megafunction                                          ; d:/quartus13.0sp1/quartus/libraries/megafunctions/altpll.tdf                                         ;         ;
; aglobal130.inc                                                ; yes             ; Megafunction                                          ; d:/quartus13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                     ;         ;
; stratix_pll.inc                                               ; yes             ; Megafunction                                          ; d:/quartus13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc                                    ;         ;
; stratixii_pll.inc                                             ; yes             ; Megafunction                                          ; d:/quartus13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc                                  ;         ;
; cycloneii_pll.inc                                             ; yes             ; Megafunction                                          ; d:/quartus13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc                                  ;         ;
; altsyncram.tdf                                                ; yes             ; Megafunction                                          ; d:/quartus13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                                     ;         ;
; stratix_ram_block.inc                                         ; yes             ; Megafunction                                          ; d:/quartus13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                              ;         ;
; lpm_mux.inc                                                   ; yes             ; Megafunction                                          ; d:/quartus13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                                        ;         ;
; lpm_decode.inc                                                ; yes             ; Megafunction                                          ; d:/quartus13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                                     ;         ;
; a_rdenreg.inc                                                 ; yes             ; Megafunction                                          ; d:/quartus13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                      ;         ;
; altrom.inc                                                    ; yes             ; Megafunction                                          ; d:/quartus13.0sp1/quartus/libraries/megafunctions/altrom.inc                                         ;         ;
; altram.inc                                                    ; yes             ; Megafunction                                          ; d:/quartus13.0sp1/quartus/libraries/megafunctions/altram.inc                                         ;         ;
; altdpram.inc                                                  ; yes             ; Megafunction                                          ; d:/quartus13.0sp1/quartus/libraries/megafunctions/altdpram.inc                                       ;         ;
; db/altsyncram_7m71.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/brahim/Desktop/DE2-Crazy_Kong/db/altsyncram_7m71.tdf                                        ;         ;
; db/ckong_de2.ram0_ckong_samples_a7a581af.hdl.mif              ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/brahim/Desktop/DE2-Crazy_Kong/db/ckong_de2.ram0_ckong_samples_a7a581af.hdl.mif              ;         ;
; db/decode_1oa.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/brahim/Desktop/DE2-Crazy_Kong/db/decode_1oa.tdf                                             ;         ;
; db/mux_hib.tdf                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/brahim/Desktop/DE2-Crazy_Kong/db/mux_hib.tdf                                                ;         ;
; db/altsyncram_ei71.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/brahim/Desktop/DE2-Crazy_Kong/db/altsyncram_ei71.tdf                                        ;         ;
; db/ckong_de2.ram0_ckong_program_97508951.hdl.mif              ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/brahim/Desktop/DE2-Crazy_Kong/db/ckong_de2.ram0_ckong_program_97508951.hdl.mif              ;         ;
; db/decode_7oa.tdf                                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/brahim/Desktop/DE2-Crazy_Kong/db/decode_7oa.tdf                                             ;         ;
; db/mux_nib.tdf                                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/brahim/Desktop/DE2-Crazy_Kong/db/mux_nib.tdf                                                ;         ;
; db/altsyncram_3s71.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/brahim/Desktop/DE2-Crazy_Kong/db/altsyncram_3s71.tdf                                        ;         ;
; db/ckong_de2.ram0_ckong_tile_bit0_fafc52e7.hdl.mif            ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/brahim/Desktop/DE2-Crazy_Kong/db/ckong_de2.ram0_ckong_tile_bit0_fafc52e7.hdl.mif            ;         ;
; db/altsyncram_4s71.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/brahim/Desktop/DE2-Crazy_Kong/db/altsyncram_4s71.tdf                                        ;         ;
; db/ckong_de2.ram0_ckong_tile_bit1_fafc52e6.hdl.mif            ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/brahim/Desktop/DE2-Crazy_Kong/db/ckong_de2.ram0_ckong_tile_bit1_fafc52e6.hdl.mif            ;         ;
; db/altsyncram_d191.tdf                                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/brahim/Desktop/DE2-Crazy_Kong/db/altsyncram_d191.tdf                                        ;         ;
; db/ckong_de2.ram0_ckong_big_sprite_tile_bit1_cccc6c6b.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/brahim/Desktop/DE2-Crazy_Kong/db/ckong_de2.ram0_ckong_big_sprite_tile_bit1_cccc6c6b.hdl.mif ;         ;
+---------------------------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                           ;
+---------------------------------------------+-------------------------+
; Resource                                    ; Usage                   ;
+---------------------------------------------+-------------------------+
; Estimated Total logic elements              ; 22,272                  ;
;                                             ;                         ;
; Total combinational functions               ; 12121                   ;
; Logic element usage by number of LUT inputs ;                         ;
;     -- 4 input functions                    ; 10428                   ;
;     -- 3 input functions                    ; 1016                    ;
;     -- <=2 input functions                  ; 677                     ;
;                                             ;                         ;
; Logic elements by mode                      ;                         ;
;     -- normal mode                          ; 11631                   ;
;     -- arithmetic mode                      ; 490                     ;
;                                             ;                         ;
; Total registers                             ; 10852                   ;
;     -- Dedicated logic registers            ; 10852                   ;
;     -- I/O registers                        ; 0                       ;
;                                             ;                         ;
; I/O pins                                    ; 122                     ;
; Total memory bits                           ; 409600                  ;
; Embedded Multiplier 9-bit elements          ; 0                       ;
; Total PLLs                                  ; 1                       ;
;     -- PLLs                                 ; 1                       ;
;                                             ;                         ;
; Maximum fan-out node                        ; ckong:ckong|clock_12mhz ;
; Maximum fan-out                             ; 10185                   ;
; Total fan-out                               ; 80210                   ;
; Average fan-out                             ; 3.46                    ;
+---------------------------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                 ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                   ; Library Name ;
+------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |ckong_de2                                                 ; 12121 (4)         ; 10852 (1)    ; 409600      ; 0            ; 0       ; 0         ; 122  ; 0            ; |ckong_de2                                                                                                                                            ; work         ;
;    |ckong:ckong|                                           ; 12027 (1806)      ; 10792 (1776) ; 409600      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckong_de2|ckong:ckong                                                                                                                                ; work         ;
;       |T80s:Z80|                                           ; 2222 (7)          ; 349 (11)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckong_de2|ckong:ckong|T80s:Z80                                                                                                                       ; work         ;
;          |T80:u0|                                          ; 2215 (916)        ; 338 (210)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckong_de2|ckong:ckong|T80s:Z80|T80:u0                                                                                                                ; work         ;
;             |T80_ALU:alu|                                  ; 512 (512)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckong_de2|ckong:ckong|T80s:Z80|T80:u0|T80_ALU:alu                                                                                                    ; work         ;
;             |T80_MCode:mcode|                              ; 499 (499)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckong_de2|ckong:ckong|T80s:Z80|T80:u0|T80_MCode:mcode                                                                                                ; work         ;
;             |T80_Reg:Regs|                                 ; 288 (288)         ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckong_de2|ckong:ckong|T80s:Z80|T80:u0|T80_Reg:Regs                                                                                                   ; work         ;
;       |ckong_big_sprite_palette:big_sprite_palette|        ; 18 (18)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckong_de2|ckong:ckong|ckong_big_sprite_palette:big_sprite_palette                                                                                    ; work         ;
;       |ckong_palette:palette|                              ; 37 (37)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckong_de2|ckong:ckong|ckong_palette:palette                                                                                                          ; work         ;
;       |ckong_sound:ckong_sound|                            ; 461 (41)          ; 269 (32)     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckong_de2|ckong:ckong|ckong_sound:ckong_sound                                                                                                        ; work         ;
;          |YM2149:ym2149|                                   ; 414 (414)         ; 236 (236)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckong_de2|ckong:ckong|ckong_sound:ckong_sound|YM2149:ym2149                                                                                          ; work         ;
;          |ckong_samples:sample_rom|                        ; 6 (0)             ; 1 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckong_de2|ckong:ckong|ckong_sound:ckong_sound|ckong_samples:sample_rom                                                                               ; work         ;
;             |altsyncram:rom_data_rtl_0|                    ; 6 (0)             ; 1 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckong_de2|ckong:ckong|ckong_sound:ckong_sound|ckong_samples:sample_rom|altsyncram:rom_data_rtl_0                                                     ; work         ;
;                |altsyncram_7m71:auto_generated|            ; 6 (0)             ; 1 (1)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckong_de2|ckong:ckong|ckong_sound:ckong_sound|ckong_samples:sample_rom|altsyncram:rom_data_rtl_0|altsyncram_7m71:auto_generated                      ; work         ;
;                   |mux_hib:mux2|                           ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckong_de2|ckong:ckong|ckong_sound:ckong_sound|ckong_samples:sample_rom|altsyncram:rom_data_rtl_0|altsyncram_7m71:auto_generated|mux_hib:mux2         ; work         ;
;       |line_doubler:line_doubler|                          ; 6553 (6553)       ; 8233 (8233)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckong_de2|ckong:ckong|line_doubler:line_doubler                                                                                                      ; work         ;
;       |ps2_keyboard:kdb|                                   ; 63 (21)           ; 66 (42)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckong_de2|ckong:ckong|ps2_keyboard:kdb                                                                                                               ; work         ;
;          |debounce:debounce_ps2_clk|                       ; 21 (21)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckong_de2|ckong:ckong|ps2_keyboard:kdb|debounce:debounce_ps2_clk                                                                                     ; work         ;
;          |debounce:debounce_ps2_data|                      ; 21 (21)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckong_de2|ckong:ckong|ps2_keyboard:kdb|debounce:debounce_ps2_data                                                                                    ; work         ;
;       |ram_loader:ram_loader|                              ; 785 (115)         ; 49 (38)      ; 344064      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckong_de2|ckong:ckong|ram_loader:ram_loader                                                                                                          ; work         ;
;          |ckong_big_sprite_tile_bit0:big_sprite_tile_bit0| ; 639 (639)         ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckong_de2|ckong:ckong|ram_loader:ram_loader|ckong_big_sprite_tile_bit0:big_sprite_tile_bit0                                                          ; work         ;
;          |ckong_big_sprite_tile_bit1:big_sprite_tile_bit1| ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckong_de2|ckong:ckong|ram_loader:ram_loader|ckong_big_sprite_tile_bit1:big_sprite_tile_bit1                                                          ; work         ;
;             |altsyncram:rom_data_rtl_0|                    ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckong_de2|ckong:ckong|ram_loader:ram_loader|ckong_big_sprite_tile_bit1:big_sprite_tile_bit1|altsyncram:rom_data_rtl_0                                ; work         ;
;                |altsyncram_d191:auto_generated|            ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckong_de2|ckong:ckong|ram_loader:ram_loader|ckong_big_sprite_tile_bit1:big_sprite_tile_bit1|altsyncram:rom_data_rtl_0|altsyncram_d191:auto_generated ; work         ;
;          |ckong_program:program|                           ; 15 (0)            ; 2 (0)        ; 196608      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckong_de2|ckong:ckong|ram_loader:ram_loader|ckong_program:program                                                                                    ; work         ;
;             |altsyncram:rom_data_rtl_0|                    ; 15 (0)            ; 2 (0)        ; 196608      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckong_de2|ckong:ckong|ram_loader:ram_loader|ckong_program:program|altsyncram:rom_data_rtl_0                                                          ; work         ;
;                |altsyncram_ei71:auto_generated|            ; 15 (0)            ; 2 (2)        ; 196608      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckong_de2|ckong:ckong|ram_loader:ram_loader|ckong_program:program|altsyncram:rom_data_rtl_0|altsyncram_ei71:auto_generated                           ; work         ;
;                   |decode_7oa:deep_decode|                 ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckong_de2|ckong:ckong|ram_loader:ram_loader|ckong_program:program|altsyncram:rom_data_rtl_0|altsyncram_ei71:auto_generated|decode_7oa:deep_decode    ; work         ;
;                   |mux_nib:mux2|                           ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckong_de2|ckong:ckong|ram_loader:ram_loader|ckong_program:program|altsyncram:rom_data_rtl_0|altsyncram_ei71:auto_generated|mux_nib:mux2              ; work         ;
;          |ckong_tile_bit0:tile_bit0|                       ; 8 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckong_de2|ckong:ckong|ram_loader:ram_loader|ckong_tile_bit0:tile_bit0                                                                                ; work         ;
;             |altsyncram:rom_data_rtl_0|                    ; 8 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckong_de2|ckong:ckong|ram_loader:ram_loader|ckong_tile_bit0:tile_bit0|altsyncram:rom_data_rtl_0                                                      ; work         ;
;                |altsyncram_3s71:auto_generated|            ; 8 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckong_de2|ckong:ckong|ram_loader:ram_loader|ckong_tile_bit0:tile_bit0|altsyncram:rom_data_rtl_0|altsyncram_3s71:auto_generated                       ; work         ;
;                   |mux_hib:mux2|                           ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckong_de2|ckong:ckong|ram_loader:ram_loader|ckong_tile_bit0:tile_bit0|altsyncram:rom_data_rtl_0|altsyncram_3s71:auto_generated|mux_hib:mux2          ; work         ;
;          |ckong_tile_bit1:tile_bit1|                       ; 8 (0)             ; 1 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckong_de2|ckong:ckong|ram_loader:ram_loader|ckong_tile_bit1:tile_bit1                                                                                ; work         ;
;             |altsyncram:rom_data_rtl_0|                    ; 8 (0)             ; 1 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckong_de2|ckong:ckong|ram_loader:ram_loader|ckong_tile_bit1:tile_bit1|altsyncram:rom_data_rtl_0                                                      ; work         ;
;                |altsyncram_4s71:auto_generated|            ; 8 (0)             ; 1 (1)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckong_de2|ckong:ckong|ram_loader:ram_loader|ckong_tile_bit1:tile_bit1|altsyncram:rom_data_rtl_0|altsyncram_4s71:auto_generated                       ; work         ;
;                   |mux_hib:mux2|                           ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckong_de2|ckong:ckong|ram_loader:ram_loader|ckong_tile_bit1:tile_bit1|altsyncram:rom_data_rtl_0|altsyncram_4s71:auto_generated|mux_hib:mux2          ; work         ;
;       |video_gen:video|                                    ; 82 (82)           ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckong_de2|ckong:ckong|video_gen:video                                                                                                                ; work         ;
;    |pll_50mhz_36mhz:pll36|                                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckong_de2|pll_50mhz_36mhz:pll36                                                                                                                      ; work         ;
;       |altpll:altpll_component|                            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckong_de2|pll_50mhz_36mhz:pll36|altpll:altpll_component                                                                                              ; work         ;
;    |wm_8731_dac:wm8731_dac|                                ; 90 (90)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ckong_de2|wm_8731_dac:wm8731_dac                                                                                                                     ; work         ;
+------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+---------------------------------------------------------------+
; Name                                                                                                                                                  ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+---------------------------------------------------------------+
; ckong:ckong|ckong_sound:ckong_sound|ckong_samples:sample_rom|altsyncram:rom_data_rtl_0|altsyncram_7m71:auto_generated|ALTSYNCRAM                      ; AUTO ; ROM  ; 8192         ; 8            ; --           ; --           ; 65536  ; db/ckong_de2.ram0_ckong_samples_a7a581af.hdl.mif              ;
; ckong:ckong|ram_loader:ram_loader|ckong_big_sprite_tile_bit1:big_sprite_tile_bit1|altsyncram:rom_data_rtl_0|altsyncram_d191:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 2048         ; 8            ; --           ; --           ; 16384  ; db/ckong_de2.ram0_ckong_big_sprite_tile_bit1_cccc6c6b.hdl.mif ;
; ckong:ckong|ram_loader:ram_loader|ckong_program:program|altsyncram:rom_data_rtl_0|altsyncram_ei71:auto_generated|ALTSYNCRAM                           ; AUTO ; ROM  ; 24576        ; 8            ; --           ; --           ; 196608 ; db/ckong_de2.ram0_ckong_program_97508951.hdl.mif              ;
; ckong:ckong|ram_loader:ram_loader|ckong_tile_bit0:tile_bit0|altsyncram:rom_data_rtl_0|altsyncram_3s71:auto_generated|ALTSYNCRAM                       ; AUTO ; ROM  ; 8192         ; 8            ; --           ; --           ; 65536  ; db/ckong_de2.ram0_ckong_tile_bit0_fafc52e7.hdl.mif            ;
; ckong:ckong|ram_loader:ram_loader|ckong_tile_bit1:tile_bit1|altsyncram:rom_data_rtl_0|altsyncram_4s71:auto_generated|ALTSYNCRAM                       ; AUTO ; ROM  ; 8192         ; 8            ; --           ; --           ; 65536  ; db/ckong_de2.ram0_ckong_tile_bit1_fafc52e6.hdl.mif            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                ;
+--------+--------------+---------+--------------+--------------+----------------------------------+-------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                  ; IP Include File                                                   ;
+--------+--------------+---------+--------------+--------------+----------------------------------+-------------------------------------------------------------------+
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |ckong_de2|pll_50mhz_36mhz:pll36 ; C:/Users/brahim/Desktop/DE2-Crazy_Kong/source/pll_50mhz_36mhz.vhd ;
+--------+--------------+---------+--------------+--------------+----------------------------------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                         ; Reason for Removal                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; ckong:ckong|ckong_sound:ckong_sound|YM2149:ym2149|ioa_inreg[0..7]                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                            ;
; ckong:ckong|ckong_sound:ckong_sound|YM2149:ym2149|iob_inreg[0..7]                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                            ;
; ckong:ckong|T80s:Z80|T80:u0|BusReq_s                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                            ;
; ckong:ckong|T80s:Z80|T80:u0|INT_s                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                            ;
; ckong:ckong|T80s:Z80|T80:u0|BusAck                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                            ;
; wm_8731_dac:wm8731_dac|SampleDataReg[0..3]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                            ;
; ckong:ckong|T80s:Z80|T80:u0|IntE_FF1                                                                                                  ; Lost fanout                                                                                                                                       ;
; ckong:ckong|T80s:Z80|T80:u0|IntCycle                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                            ;
; ckong:ckong|T80s:Z80|T80:u0|IStatus[0,1]                                                                                              ; Lost fanout                                                                                                                                       ;
; ckong:ckong|ckong_big_sprite_palette:big_sprite_palette|data[2]                                                                       ; Merged with ckong:ckong|ckong_big_sprite_palette:big_sprite_palette|data[1]                                                                       ;
; wm_8731_dac:wm8731_dac|I2C_ClkDiv[0]                                                                                                  ; Merged with wm_8731_dac:wm8731_dac|SamplePeriodCnt[0]                                                                                             ;
; ckong:ckong|ram_loader:ram_loader|ckong_tile_bit0:tile_bit0|altsyncram:rom_data_rtl_0|altsyncram_3s71:auto_generated|address_reg_a[0] ; Merged with ckong:ckong|ram_loader:ram_loader|ckong_tile_bit1:tile_bit1|altsyncram:rom_data_rtl_0|altsyncram_4s71:auto_generated|address_reg_a[0] ;
; ckong:ckong|ram_loader:ram_loader|ckong_program:program|altsyncram:rom_data_rtl_0|altsyncram_ei71:auto_generated|address_reg_a[0]     ; Merged with ckong:ckong|ram_loader:ram_loader|ckong_tile_bit1:tile_bit1|altsyncram:rom_data_rtl_0|altsyncram_4s71:auto_generated|address_reg_a[0] ;
; Total Number of Removed Registers = 31                                                                                                ;                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                             ;
+-----------------------------------------+---------------------------+-----------------------------------------------------------------------------------+
; Register name                           ; Reason for Removal        ; Registers Removed due to This Register                                            ;
+-----------------------------------------+---------------------------+-----------------------------------------------------------------------------------+
; wm_8731_dac:wm8731_dac|SampleDataReg[0] ; Stuck at GND              ; wm_8731_dac:wm8731_dac|SampleDataReg[1], wm_8731_dac:wm8731_dac|SampleDataReg[2], ;
;                                         ; due to stuck port data_in ; wm_8731_dac:wm8731_dac|SampleDataReg[3]                                           ;
; ckong:ckong|T80s:Z80|T80:u0|IntCycle    ; Stuck at GND              ; ckong:ckong|T80s:Z80|T80:u0|IStatus[0], ckong:ckong|T80s:Z80|T80:u0|IStatus[1]    ;
;                                         ; due to stuck port data_in ;                                                                                   ;
; ckong:ckong|T80s:Z80|T80:u0|BusReq_s    ; Stuck at GND              ; ckong:ckong|T80s:Z80|T80:u0|BusAck                                                ;
;                                         ; due to stuck port data_in ;                                                                                   ;
; ckong:ckong|T80s:Z80|T80:u0|INT_s       ; Stuck at GND              ; ckong:ckong|T80s:Z80|T80:u0|IntE_FF1                                              ;
;                                         ; due to stuck port data_in ;                                                                                   ;
+-----------------------------------------+---------------------------+-----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 10852 ;
; Number of registers using Synchronous Clear  ; 124   ;
; Number of registers using Synchronous Load   ; 72    ;
; Number of registers using Asynchronous Clear ; 224   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 10483 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; ckong:ckong|video_gen:video|hcnt[0]     ; 55      ;
; ckong:ckong|video_gen:video|hcnt[5]     ; 15      ;
; ckong:ckong|video_gen:video|hcnt[6]     ; 15      ;
; ckong:ckong|video_gen:video|hcnt[8]     ; 60      ;
; ckong:ckong|video_gen:video|hcnt[4]     ; 14      ;
; ckong:ckong|video_gen:video|hcnt[1]     ; 76      ;
; ckong:ckong|video_gen:video|hcnt[2]     ; 56      ;
; ckong:ckong|video_gen:video|hcnt[3]     ; 11      ;
; ckong:ckong|video_gen:video|vcnt_r[0]   ; 4       ;
; ckong:ckong|video_gen:video|vcnt_r[1]   ; 4       ;
; ckong:ckong|video_gen:video|vcnt_r[2]   ; 4       ;
; ckong:ckong|video_gen:video|vcnt_r[3]   ; 4       ;
; ckong:ckong|video_gen:video|hcnt[7]     ; 14      ;
; ckong:ckong|video_gen:video|vcnt_r[4]   ; 5       ;
; ckong:ckong|video_gen:video|vcnt_r[5]   ; 5       ;
; ckong:ckong|video_gen:video|vcnt_r[6]   ; 5       ;
; ckong:ckong|video_gen:video|vcnt_r[7]   ; 5       ;
; ckong:ckong|T80s:Z80|WR_n               ; 2       ;
; ckong:ckong|T80s:Z80|MREQ_n             ; 2       ;
; ckong:ckong|video_gen:video|vcnt[7]     ; 4       ;
; ckong:ckong|video_gen:video|vcnt[6]     ; 4       ;
; ckong:ckong|video_gen:video|vcnt[5]     ; 4       ;
; ckong:ckong|video_gen:video|vcnt[3]     ; 7       ;
; ckong:ckong|video_gen:video|vcnt[2]     ; 8       ;
; ckong:ckong|video_gen:video|vcnt[8]     ; 8       ;
; ckong:ckong|video_gen:video|vcnt[4]     ; 7       ;
; ckong:ckong|video_gen:video|vcnt[1]     ; 8       ;
; ckong:ckong|video_gen:video|vcnt[0]     ; 8       ;
; ckong:ckong|T80s:Z80|T80:u0|MCycle[0]   ; 98      ;
; ckong:ckong|T80s:Z80|T80:u0|F[2]        ; 8       ;
; ckong:ckong|T80s:Z80|T80:u0|F[7]        ; 7       ;
; ckong:ckong|T80s:Z80|T80:u0|F[6]        ; 9       ;
; ckong:ckong|T80s:Z80|T80:u0|F[0]        ; 16      ;
; ckong:ckong|T80s:Z80|T80:u0|SP[0]       ; 5       ;
; ckong:ckong|T80s:Z80|T80:u0|SP[1]       ; 5       ;
; ckong:ckong|T80s:Z80|T80:u0|SP[2]       ; 5       ;
; ckong:ckong|T80s:Z80|T80:u0|SP[3]       ; 5       ;
; ckong:ckong|T80s:Z80|T80:u0|SP[4]       ; 5       ;
; ckong:ckong|T80s:Z80|T80:u0|SP[5]       ; 5       ;
; ckong:ckong|T80s:Z80|T80:u0|SP[6]       ; 5       ;
; ckong:ckong|T80s:Z80|T80:u0|SP[12]      ; 5       ;
; ckong:ckong|T80s:Z80|T80:u0|ACC[4]      ; 7       ;
; ckong:ckong|T80s:Z80|T80:u0|SP[11]      ; 5       ;
; ckong:ckong|T80s:Z80|T80:u0|ACC[3]      ; 9       ;
; ckong:ckong|T80s:Z80|T80:u0|SP[15]      ; 5       ;
; ckong:ckong|T80s:Z80|T80:u0|ACC[7]      ; 7       ;
; ckong:ckong|T80s:Z80|T80:u0|SP[13]      ; 5       ;
; ckong:ckong|T80s:Z80|T80:u0|ACC[5]      ; 9       ;
; ckong:ckong|T80s:Z80|T80:u0|SP[7]       ; 5       ;
; ckong:ckong|T80s:Z80|T80:u0|SP[8]       ; 5       ;
; ckong:ckong|T80s:Z80|T80:u0|ACC[0]      ; 7       ;
; ckong:ckong|T80s:Z80|T80:u0|SP[9]       ; 5       ;
; ckong:ckong|T80s:Z80|T80:u0|ACC[1]      ; 7       ;
; ckong:ckong|T80s:Z80|T80:u0|SP[10]      ; 5       ;
; ckong:ckong|T80s:Z80|T80:u0|ACC[2]      ; 7       ;
; ckong:ckong|T80s:Z80|T80:u0|SP[14]      ; 5       ;
; ckong:ckong|T80s:Z80|T80:u0|ACC[6]      ; 7       ;
; ckong:ckong|T80s:Z80|IORQ_n             ; 17      ;
; ckong:ckong|T80s:Z80|T80:u0|F[4]        ; 8       ;
; ckong:ckong|T80s:Z80|T80:u0|F[1]        ; 23      ;
; ckong:ckong|T80s:Z80|T80:u0|Fp[2]       ; 1       ;
; ckong:ckong|T80s:Z80|T80:u0|Fp[7]       ; 1       ;
; ckong:ckong|T80s:Z80|T80:u0|Fp[6]       ; 1       ;
; ckong:ckong|T80s:Z80|T80:u0|Fp[0]       ; 1       ;
; ckong:ckong|T80s:Z80|T80:u0|Ap[4]       ; 1       ;
; ckong:ckong|T80s:Z80|T80:u0|Ap[3]       ; 1       ;
; ckong:ckong|T80s:Z80|T80:u0|Ap[7]       ; 1       ;
; ckong:ckong|T80s:Z80|T80:u0|Ap[5]       ; 1       ;
; ckong:ckong|T80s:Z80|T80:u0|Ap[0]       ; 1       ;
; ckong:ckong|T80s:Z80|T80:u0|Ap[1]       ; 1       ;
; ckong:ckong|T80s:Z80|T80:u0|Ap[2]       ; 1       ;
; ckong:ckong|T80s:Z80|T80:u0|Ap[6]       ; 1       ;
; ckong:ckong|T80s:Z80|T80:u0|Fp[4]       ; 1       ;
; ckong:ckong|T80s:Z80|T80:u0|Fp[1]       ; 1       ;
; ckong:ckong|T80s:Z80|T80:u0|F[3]        ; 2       ;
; ckong:ckong|T80s:Z80|T80:u0|F[5]        ; 2       ;
; ckong:ckong|cpu_int_n                   ; 3       ;
; ckong:ckong|T80s:Z80|T80:u0|Fp[3]       ; 1       ;
; ckong:ckong|T80s:Z80|T80:u0|Fp[5]       ; 1       ;
; Total number of inverted registers = 79 ;         ;
+-----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                ; Megafunction                                                                                     ; Type ;
+----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------+
; ckong:ckong|ckong_sound:ckong_sound|ckong_samples:sample_rom|data[0..7]                      ; ckong:ckong|ckong_sound:ckong_sound|ckong_samples:sample_rom|rom_data_rtl_0                      ; RAM  ;
; ckong:ckong|ram_loader:ram_loader|ckong_program:program|data[0..7]                           ; ckong:ckong|ram_loader:ram_loader|ckong_program:program|rom_data_rtl_0                           ; RAM  ;
; ckong:ckong|ram_loader:ram_loader|ckong_tile_bit0:tile_bit0|data[0..7]                       ; ckong:ckong|ram_loader:ram_loader|ckong_tile_bit0:tile_bit0|rom_data_rtl_0                       ; RAM  ;
; ckong:ckong|ram_loader:ram_loader|ckong_tile_bit1:tile_bit1|data[0..7]                       ; ckong:ckong|ram_loader:ram_loader|ckong_tile_bit1:tile_bit1|rom_data_rtl_0                       ; RAM  ;
; ckong:ckong|ram_loader:ram_loader|ckong_big_sprite_tile_bit1:big_sprite_tile_bit1|data[0..7] ; ckong:ckong|ram_loader:ram_loader|ckong_big_sprite_tile_bit1:big_sprite_tile_bit1|rom_data_rtl_0 ; RAM  ;
+----------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ckong_de2|ckong:ckong|tile_code[0]                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ckong_de2|ckong:ckong|T80s:Z80|T80:u0|ALU_Op_r[2]                                ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |ckong_de2|ckong:ckong|line_doubler:line_doubler|vcnt_i[3]                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |ckong_de2|wm_8731_dac:wm8731_dac|I2C_BitCnt[0]                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ckong_de2|ckong:ckong|T80s:Z80|T80:u0|RegAddrC[0]                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ckong_de2|ckong:ckong|T80s:Z80|T80:u0|Read_To_Reg_r[3]                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |ckong_de2|ckong:ckong|ckong_sound:ckong_sound|sample_cnt[0]                      ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |ckong_de2|ckong:ckong|ckong_sound:ckong_sound|sample_cnt[7]                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ckong_de2|ckong:ckong|addr_ram_sprite[0]                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ckong_de2|ckong:ckong|T80s:Z80|T80:u0|XY_State[0]                                ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |ckong_de2|ckong:ckong|ps2_keyboard:kdb|count_idle[3]                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |ckong_de2|ckong:ckong|T80s:Z80|T80:u0|TState[1]                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ckong_de2|ckong:ckong|ps2_keyboard:kdb|debounce:debounce_ps2_clk|counter_out[0]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |ckong_de2|ckong:ckong|ps2_keyboard:kdb|debounce:debounce_ps2_data|counter_out[0] ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ckong_de2|ckong:ckong|pixel_color[1]                                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |ckong_de2|ckong:ckong|big_sprite_pixel_color[1]                                  ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |ckong_de2|ckong:ckong|T80s:Z80|T80:u0|IR[4]                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |ckong_de2|ckong:ckong|T80s:Z80|T80:u0|MCycle[2]                                  ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |ckong_de2|ckong:ckong|T80s:Z80|T80:u0|R[0]                                       ;
; 12:1               ; 8 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ckong_de2|ckong:ckong|T80s:Z80|T80:u0|BusA[1]                                    ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |ckong_de2|ckong:ckong|T80s:Z80|T80:u0|BusB[2]                                    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |ckong_de2|ckong:ckong|T80s:Z80|T80:u0|DO[7]                                      ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ckong_de2|ckong:ckong|T80s:Z80|T80:u0|ISet[1]                                    ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |ckong_de2|ckong:ckong|T80s:Z80|T80:u0|TmpAddr[6]                                 ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |ckong_de2|ckong:ckong|T80s:Z80|T80:u0|TmpAddr[5]                                 ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ckong_de2|ckong:ckong|T80s:Z80|T80:u0|TmpAddr[8]                                 ;
; 18:1               ; 2 bits    ; 24 LEs        ; 14 LEs               ; 10 LEs                 ; Yes        ; |ckong_de2|ckong:ckong|sram_addr[5]                                               ;
; 12:1               ; 3 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |ckong_de2|ckong:ckong|ram_loader:ram_loader|step_cnt[0]                          ;
; 12:1               ; 15 bits   ; 120 LEs       ; 15 LEs               ; 105 LEs                ; Yes        ; |ckong_de2|ckong:ckong|ram_loader:ram_loader|rd_addr[13]                          ;
; 12:1               ; 7 bits    ; 56 LEs        ; 21 LEs               ; 35 LEs                 ; Yes        ; |ckong_de2|ckong:ckong|T80s:Z80|T80:u0|PC[4]                                      ;
; 12:1               ; 8 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ckong_de2|ckong:ckong|T80s:Z80|T80:u0|PC[13]                                     ;
; 14:1               ; 2 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |ckong_de2|ckong:ckong|ram_loader:ram_loader|wr_addr[11]                          ;
; 14:1               ; 10 bits   ; 90 LEs        ; 20 LEs               ; 70 LEs                 ; Yes        ; |ckong_de2|ckong:ckong|ram_loader:ram_loader|wr_addr[5]                           ;
; 18:1               ; 8 bits    ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |ckong_de2|ckong:ckong|T80s:Z80|T80:u0|A[0]                                       ;
; 18:1               ; 8 bits    ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |ckong_de2|ckong:ckong|T80s:Z80|T80:u0|A[11]                                      ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |ckong_de2|ckong:ckong|ram_loader:ram_loader|wr_addr[13]                          ;
; 18:1               ; 2 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |ckong_de2|ckong:ckong|ram_loader:ram_loader|wr_addr[12]                          ;
; 17:1               ; 6 bits    ; 66 LEs        ; 30 LEs               ; 36 LEs                 ; Yes        ; |ckong_de2|ckong:ckong|sram_data[7]~reg0                                          ;
; 17:1               ; 2 bits    ; 22 LEs        ; 12 LEs               ; 10 LEs                 ; Yes        ; |ckong_de2|ckong:ckong|sram_data[4]~reg0                                          ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ckong_de2|ckong:ckong|T80s:Z80|T80:u0|SP[1]                                      ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |ckong_de2|ckong:ckong|T80s:Z80|T80:u0|SP[10]                                     ;
; 8:1                ; 8 bits    ; 40 LEs        ; 24 LEs               ; 16 LEs                 ; Yes        ; |ckong_de2|ckong:ckong|T80s:Z80|T80:u0|ACC[1]                                     ;
; 18:1               ; 2 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |ckong_de2|ckong:ckong|T80s:Z80|T80:u0|F[3]                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |ckong_de2|ckong:ckong|T80s:Z80|T80:u0|T80_ALU:alu|Q_t                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |ckong_de2|ckong:ckong|T80s:Z80|T80:u0|T80_ALU:alu|DAA_Q[3]                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ckong_de2|ckong:ckong|ckong_sound:ckong_sound|YM2149:ym2149|Mux119               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |ckong_de2|ckong:ckong|video_i[7]                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ckong_de2|ckong:ckong|T80s:Z80|T80:u0|Save_Mux[3]                                ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |ckong_de2|ckong:ckong|T80s:Z80|T80:u0|T80_Reg:Regs|Mux34                         ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; No         ; |ckong_de2|ckong:ckong|T80s:Z80|T80:u0|T80_ALU:alu|Mux12                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ckong_de2|ckong:ckong|T80s:Z80|T80:u0|T80_ALU:alu|DAA_Q[6]                       ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |ckong_de2|ckong:ckong|T80s:Z80|T80:u0|RegDIL[1]                                  ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |ckong_de2|ckong:ckong|T80s:Z80|T80:u0|T80_Reg:Regs|Mux29                         ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |ckong_de2|ckong:ckong|T80s:Z80|T80:u0|T80_Reg:Regs|Mux10                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |ckong_de2|ckong:ckong|ckong_sound:ckong_sound|YM2149:ym2149|chan_amp             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |ckong_de2|ckong:ckong|T80s:Z80|T80:u0|RegAddrA[0]                                ;
; 17:1               ; 4 bits    ; 44 LEs        ; 24 LEs               ; 20 LEs                 ; No         ; |ckong_de2|ckong:ckong|T80s:Z80|T80:u0|Save_Mux[4]                                ;
; 19:1               ; 2 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; No         ; |ckong_de2|ckong:ckong|T80s:Z80|T80:u0|RegWEH                                     ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |ckong_de2|ckong:ckong|T80s:Z80|T80:u0|Save_Mux[7]                                ;
; 51:1               ; 3 bits    ; 102 LEs       ; 30 LEs               ; 72 LEs                 ; No         ; |ckong_de2|ckong:ckong|cpu_di[7]                                                  ;
; 51:1               ; 2 bits    ; 68 LEs        ; 28 LEs               ; 40 LEs                 ; No         ; |ckong_de2|ckong:ckong|cpu_di[1]                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ckong:ckong|ckong_sound:ckong_sound|ckong_samples:sample_rom|altsyncram:rom_data_rtl_0|altsyncram_7m71:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ckong:ckong|ram_loader:ram_loader|ckong_program:program|altsyncram:rom_data_rtl_0|altsyncram_ei71:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ckong:ckong|ram_loader:ram_loader|ckong_tile_bit0:tile_bit0|altsyncram:rom_data_rtl_0|altsyncram_3s71:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ckong:ckong|ram_loader:ram_loader|ckong_tile_bit1:tile_bit1|altsyncram:rom_data_rtl_0|altsyncram_4s71:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ckong:ckong|ram_loader:ram_loader|ckong_big_sprite_tile_bit1:big_sprite_tile_bit1|altsyncram:rom_data_rtl_0|altsyncram_d191:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_50mhz_36mhz:pll36|altpll:altpll_component ;
+-------------------------------+---------------------------------------+--------------------+
; Parameter Name                ; Value                                 ; Type               ;
+-------------------------------+---------------------------------------+--------------------+
; OPERATION_MODE                ; NORMAL                                ; Untyped            ;
; PLL_TYPE                      ; AUTO                                  ; Untyped            ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=vhdl_PLL50MHz_36MHz ; Untyped            ;
; QUALIFY_CONF_DONE             ; OFF                                   ; Untyped            ;
; COMPENSATE_CLOCK              ; CLK0                                  ; Untyped            ;
; SCAN_CHAIN                    ; LONG                                  ; Untyped            ;
; PRIMARY_CLOCK                 ; INCLK0                                ; Untyped            ;
; INCLK0_INPUT_FREQUENCY        ; 20000                                 ; Signed Integer     ;
; INCLK1_INPUT_FREQUENCY        ; 0                                     ; Untyped            ;
; GATE_LOCK_SIGNAL              ; NO                                    ; Untyped            ;
; GATE_LOCK_COUNTER             ; 0                                     ; Untyped            ;
; LOCK_HIGH                     ; 1                                     ; Untyped            ;
; LOCK_LOW                      ; 1                                     ; Untyped            ;
; VALID_LOCK_MULTIPLIER         ; 1                                     ; Untyped            ;
; INVALID_LOCK_MULTIPLIER       ; 5                                     ; Untyped            ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                                   ; Untyped            ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                                   ; Untyped            ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                                   ; Untyped            ;
; SKIP_VCO                      ; OFF                                   ; Untyped            ;
; SWITCH_OVER_COUNTER           ; 0                                     ; Untyped            ;
; SWITCH_OVER_TYPE              ; AUTO                                  ; Untyped            ;
; FEEDBACK_SOURCE               ; EXTCLK0                               ; Untyped            ;
; BANDWIDTH                     ; 0                                     ; Untyped            ;
; BANDWIDTH_TYPE                ; AUTO                                  ; Untyped            ;
; SPREAD_FREQUENCY              ; 0                                     ; Untyped            ;
; DOWN_SPREAD                   ; 0                                     ; Untyped            ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                                   ; Untyped            ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                                   ; Untyped            ;
; CLK9_MULTIPLY_BY              ; 0                                     ; Untyped            ;
; CLK8_MULTIPLY_BY              ; 0                                     ; Untyped            ;
; CLK7_MULTIPLY_BY              ; 0                                     ; Untyped            ;
; CLK6_MULTIPLY_BY              ; 0                                     ; Untyped            ;
; CLK5_MULTIPLY_BY              ; 1                                     ; Untyped            ;
; CLK4_MULTIPLY_BY              ; 1                                     ; Untyped            ;
; CLK3_MULTIPLY_BY              ; 1                                     ; Untyped            ;
; CLK2_MULTIPLY_BY              ; 1                                     ; Untyped            ;
; CLK1_MULTIPLY_BY              ; 1                                     ; Untyped            ;
; CLK0_MULTIPLY_BY              ; 18                                    ; Signed Integer     ;
; CLK9_DIVIDE_BY                ; 0                                     ; Untyped            ;
; CLK8_DIVIDE_BY                ; 0                                     ; Untyped            ;
; CLK7_DIVIDE_BY                ; 0                                     ; Untyped            ;
; CLK6_DIVIDE_BY                ; 0                                     ; Untyped            ;
; CLK5_DIVIDE_BY                ; 1                                     ; Untyped            ;
; CLK4_DIVIDE_BY                ; 1                                     ; Untyped            ;
; CLK3_DIVIDE_BY                ; 1                                     ; Untyped            ;
; CLK2_DIVIDE_BY                ; 1                                     ; Untyped            ;
; CLK1_DIVIDE_BY                ; 1                                     ; Untyped            ;
; CLK0_DIVIDE_BY                ; 25                                    ; Signed Integer     ;
; CLK9_PHASE_SHIFT              ; 0                                     ; Untyped            ;
; CLK8_PHASE_SHIFT              ; 0                                     ; Untyped            ;
; CLK7_PHASE_SHIFT              ; 0                                     ; Untyped            ;
; CLK6_PHASE_SHIFT              ; 0                                     ; Untyped            ;
; CLK5_PHASE_SHIFT              ; 0                                     ; Untyped            ;
; CLK4_PHASE_SHIFT              ; 0                                     ; Untyped            ;
; CLK3_PHASE_SHIFT              ; 0                                     ; Untyped            ;
; CLK2_PHASE_SHIFT              ; 0                                     ; Untyped            ;
; CLK1_PHASE_SHIFT              ; 0                                     ; Untyped            ;
; CLK0_PHASE_SHIFT              ; 0                                     ; Untyped            ;
; CLK5_TIME_DELAY               ; 0                                     ; Untyped            ;
; CLK4_TIME_DELAY               ; 0                                     ; Untyped            ;
; CLK3_TIME_DELAY               ; 0                                     ; Untyped            ;
; CLK2_TIME_DELAY               ; 0                                     ; Untyped            ;
; CLK1_TIME_DELAY               ; 0                                     ; Untyped            ;
; CLK0_TIME_DELAY               ; 0                                     ; Untyped            ;
; CLK9_DUTY_CYCLE               ; 50                                    ; Untyped            ;
; CLK8_DUTY_CYCLE               ; 50                                    ; Untyped            ;
; CLK7_DUTY_CYCLE               ; 50                                    ; Untyped            ;
; CLK6_DUTY_CYCLE               ; 50                                    ; Untyped            ;
; CLK5_DUTY_CYCLE               ; 50                                    ; Untyped            ;
; CLK4_DUTY_CYCLE               ; 50                                    ; Untyped            ;
; CLK3_DUTY_CYCLE               ; 50                                    ; Untyped            ;
; CLK2_DUTY_CYCLE               ; 50                                    ; Untyped            ;
; CLK1_DUTY_CYCLE               ; 50                                    ; Untyped            ;
; CLK0_DUTY_CYCLE               ; 50                                    ; Signed Integer     ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                                   ; Untyped            ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                                   ; Untyped            ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                                   ; Untyped            ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                                   ; Untyped            ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                                   ; Untyped            ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                                   ; Untyped            ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                                   ; Untyped            ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                                   ; Untyped            ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                                   ; Untyped            ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                                   ; Untyped            ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                                   ; Untyped            ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                                   ; Untyped            ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                                   ; Untyped            ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                                   ; Untyped            ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                                   ; Untyped            ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                                   ; Untyped            ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                                   ; Untyped            ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                                   ; Untyped            ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                                   ; Untyped            ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                                   ; Untyped            ;
; LOCK_WINDOW_UI                ;  0.05                                 ; Untyped            ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                                ; Untyped            ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                                ; Untyped            ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                                ; Untyped            ;
; DPA_MULTIPLY_BY               ; 0                                     ; Untyped            ;
; DPA_DIVIDE_BY                 ; 1                                     ; Untyped            ;
; DPA_DIVIDER                   ; 0                                     ; Untyped            ;
; EXTCLK3_MULTIPLY_BY           ; 1                                     ; Untyped            ;
; EXTCLK2_MULTIPLY_BY           ; 1                                     ; Untyped            ;
; EXTCLK1_MULTIPLY_BY           ; 1                                     ; Untyped            ;
; EXTCLK0_MULTIPLY_BY           ; 1                                     ; Untyped            ;
; EXTCLK3_DIVIDE_BY             ; 1                                     ; Untyped            ;
; EXTCLK2_DIVIDE_BY             ; 1                                     ; Untyped            ;
; EXTCLK1_DIVIDE_BY             ; 1                                     ; Untyped            ;
; EXTCLK0_DIVIDE_BY             ; 1                                     ; Untyped            ;
; EXTCLK3_PHASE_SHIFT           ; 0                                     ; Untyped            ;
; EXTCLK2_PHASE_SHIFT           ; 0                                     ; Untyped            ;
; EXTCLK1_PHASE_SHIFT           ; 0                                     ; Untyped            ;
; EXTCLK0_PHASE_SHIFT           ; 0                                     ; Untyped            ;
; EXTCLK3_TIME_DELAY            ; 0                                     ; Untyped            ;
; EXTCLK2_TIME_DELAY            ; 0                                     ; Untyped            ;
; EXTCLK1_TIME_DELAY            ; 0                                     ; Untyped            ;
; EXTCLK0_TIME_DELAY            ; 0                                     ; Untyped            ;
; EXTCLK3_DUTY_CYCLE            ; 50                                    ; Untyped            ;
; EXTCLK2_DUTY_CYCLE            ; 50                                    ; Untyped            ;
; EXTCLK1_DUTY_CYCLE            ; 50                                    ; Untyped            ;
; EXTCLK0_DUTY_CYCLE            ; 50                                    ; Untyped            ;
; VCO_MULTIPLY_BY               ; 0                                     ; Untyped            ;
; VCO_DIVIDE_BY                 ; 0                                     ; Untyped            ;
; SCLKOUT0_PHASE_SHIFT          ; 0                                     ; Untyped            ;
; SCLKOUT1_PHASE_SHIFT          ; 0                                     ; Untyped            ;
; VCO_MIN                       ; 0                                     ; Untyped            ;
; VCO_MAX                       ; 0                                     ; Untyped            ;
; VCO_CENTER                    ; 0                                     ; Untyped            ;
; PFD_MIN                       ; 0                                     ; Untyped            ;
; PFD_MAX                       ; 0                                     ; Untyped            ;
; M_INITIAL                     ; 0                                     ; Untyped            ;
; M                             ; 0                                     ; Untyped            ;
; N                             ; 1                                     ; Untyped            ;
; M2                            ; 1                                     ; Untyped            ;
; N2                            ; 1                                     ; Untyped            ;
; SS                            ; 1                                     ; Untyped            ;
; C0_HIGH                       ; 0                                     ; Untyped            ;
; C1_HIGH                       ; 0                                     ; Untyped            ;
; C2_HIGH                       ; 0                                     ; Untyped            ;
; C3_HIGH                       ; 0                                     ; Untyped            ;
; C4_HIGH                       ; 0                                     ; Untyped            ;
; C5_HIGH                       ; 0                                     ; Untyped            ;
; C6_HIGH                       ; 0                                     ; Untyped            ;
; C7_HIGH                       ; 0                                     ; Untyped            ;
; C8_HIGH                       ; 0                                     ; Untyped            ;
; C9_HIGH                       ; 0                                     ; Untyped            ;
; C0_LOW                        ; 0                                     ; Untyped            ;
; C1_LOW                        ; 0                                     ; Untyped            ;
; C2_LOW                        ; 0                                     ; Untyped            ;
; C3_LOW                        ; 0                                     ; Untyped            ;
; C4_LOW                        ; 0                                     ; Untyped            ;
; C5_LOW                        ; 0                                     ; Untyped            ;
; C6_LOW                        ; 0                                     ; Untyped            ;
; C7_LOW                        ; 0                                     ; Untyped            ;
; C8_LOW                        ; 0                                     ; Untyped            ;
; C9_LOW                        ; 0                                     ; Untyped            ;
; C0_INITIAL                    ; 0                                     ; Untyped            ;
; C1_INITIAL                    ; 0                                     ; Untyped            ;
; C2_INITIAL                    ; 0                                     ; Untyped            ;
; C3_INITIAL                    ; 0                                     ; Untyped            ;
; C4_INITIAL                    ; 0                                     ; Untyped            ;
; C5_INITIAL                    ; 0                                     ; Untyped            ;
; C6_INITIAL                    ; 0                                     ; Untyped            ;
; C7_INITIAL                    ; 0                                     ; Untyped            ;
; C8_INITIAL                    ; 0                                     ; Untyped            ;
; C9_INITIAL                    ; 0                                     ; Untyped            ;
; C0_MODE                       ; BYPASS                                ; Untyped            ;
; C1_MODE                       ; BYPASS                                ; Untyped            ;
; C2_MODE                       ; BYPASS                                ; Untyped            ;
; C3_MODE                       ; BYPASS                                ; Untyped            ;
; C4_MODE                       ; BYPASS                                ; Untyped            ;
; C5_MODE                       ; BYPASS                                ; Untyped            ;
; C6_MODE                       ; BYPASS                                ; Untyped            ;
; C7_MODE                       ; BYPASS                                ; Untyped            ;
; C8_MODE                       ; BYPASS                                ; Untyped            ;
; C9_MODE                       ; BYPASS                                ; Untyped            ;
; C0_PH                         ; 0                                     ; Untyped            ;
; C1_PH                         ; 0                                     ; Untyped            ;
; C2_PH                         ; 0                                     ; Untyped            ;
; C3_PH                         ; 0                                     ; Untyped            ;
; C4_PH                         ; 0                                     ; Untyped            ;
; C5_PH                         ; 0                                     ; Untyped            ;
; C6_PH                         ; 0                                     ; Untyped            ;
; C7_PH                         ; 0                                     ; Untyped            ;
; C8_PH                         ; 0                                     ; Untyped            ;
; C9_PH                         ; 0                                     ; Untyped            ;
; L0_HIGH                       ; 1                                     ; Untyped            ;
; L1_HIGH                       ; 1                                     ; Untyped            ;
; G0_HIGH                       ; 1                                     ; Untyped            ;
; G1_HIGH                       ; 1                                     ; Untyped            ;
; G2_HIGH                       ; 1                                     ; Untyped            ;
; G3_HIGH                       ; 1                                     ; Untyped            ;
; E0_HIGH                       ; 1                                     ; Untyped            ;
; E1_HIGH                       ; 1                                     ; Untyped            ;
; E2_HIGH                       ; 1                                     ; Untyped            ;
; E3_HIGH                       ; 1                                     ; Untyped            ;
; L0_LOW                        ; 1                                     ; Untyped            ;
; L1_LOW                        ; 1                                     ; Untyped            ;
; G0_LOW                        ; 1                                     ; Untyped            ;
; G1_LOW                        ; 1                                     ; Untyped            ;
; G2_LOW                        ; 1                                     ; Untyped            ;
; G3_LOW                        ; 1                                     ; Untyped            ;
; E0_LOW                        ; 1                                     ; Untyped            ;
; E1_LOW                        ; 1                                     ; Untyped            ;
; E2_LOW                        ; 1                                     ; Untyped            ;
; E3_LOW                        ; 1                                     ; Untyped            ;
; L0_INITIAL                    ; 1                                     ; Untyped            ;
; L1_INITIAL                    ; 1                                     ; Untyped            ;
; G0_INITIAL                    ; 1                                     ; Untyped            ;
; G1_INITIAL                    ; 1                                     ; Untyped            ;
; G2_INITIAL                    ; 1                                     ; Untyped            ;
; G3_INITIAL                    ; 1                                     ; Untyped            ;
; E0_INITIAL                    ; 1                                     ; Untyped            ;
; E1_INITIAL                    ; 1                                     ; Untyped            ;
; E2_INITIAL                    ; 1                                     ; Untyped            ;
; E3_INITIAL                    ; 1                                     ; Untyped            ;
; L0_MODE                       ; BYPASS                                ; Untyped            ;
; L1_MODE                       ; BYPASS                                ; Untyped            ;
; G0_MODE                       ; BYPASS                                ; Untyped            ;
; G1_MODE                       ; BYPASS                                ; Untyped            ;
; G2_MODE                       ; BYPASS                                ; Untyped            ;
; G3_MODE                       ; BYPASS                                ; Untyped            ;
; E0_MODE                       ; BYPASS                                ; Untyped            ;
; E1_MODE                       ; BYPASS                                ; Untyped            ;
; E2_MODE                       ; BYPASS                                ; Untyped            ;
; E3_MODE                       ; BYPASS                                ; Untyped            ;
; L0_PH                         ; 0                                     ; Untyped            ;
; L1_PH                         ; 0                                     ; Untyped            ;
; G0_PH                         ; 0                                     ; Untyped            ;
; G1_PH                         ; 0                                     ; Untyped            ;
; G2_PH                         ; 0                                     ; Untyped            ;
; G3_PH                         ; 0                                     ; Untyped            ;
; E0_PH                         ; 0                                     ; Untyped            ;
; E1_PH                         ; 0                                     ; Untyped            ;
; E2_PH                         ; 0                                     ; Untyped            ;
; E3_PH                         ; 0                                     ; Untyped            ;
; M_PH                          ; 0                                     ; Untyped            ;
; C1_USE_CASC_IN                ; OFF                                   ; Untyped            ;
; C2_USE_CASC_IN                ; OFF                                   ; Untyped            ;
; C3_USE_CASC_IN                ; OFF                                   ; Untyped            ;
; C4_USE_CASC_IN                ; OFF                                   ; Untyped            ;
; C5_USE_CASC_IN                ; OFF                                   ; Untyped            ;
; C6_USE_CASC_IN                ; OFF                                   ; Untyped            ;
; C7_USE_CASC_IN                ; OFF                                   ; Untyped            ;
; C8_USE_CASC_IN                ; OFF                                   ; Untyped            ;
; C9_USE_CASC_IN                ; OFF                                   ; Untyped            ;
; CLK0_COUNTER                  ; G0                                    ; Untyped            ;
; CLK1_COUNTER                  ; G0                                    ; Untyped            ;
; CLK2_COUNTER                  ; G0                                    ; Untyped            ;
; CLK3_COUNTER                  ; G0                                    ; Untyped            ;
; CLK4_COUNTER                  ; G0                                    ; Untyped            ;
; CLK5_COUNTER                  ; G0                                    ; Untyped            ;
; CLK6_COUNTER                  ; E0                                    ; Untyped            ;
; CLK7_COUNTER                  ; E1                                    ; Untyped            ;
; CLK8_COUNTER                  ; E2                                    ; Untyped            ;
; CLK9_COUNTER                  ; E3                                    ; Untyped            ;
; L0_TIME_DELAY                 ; 0                                     ; Untyped            ;
; L1_TIME_DELAY                 ; 0                                     ; Untyped            ;
; G0_TIME_DELAY                 ; 0                                     ; Untyped            ;
; G1_TIME_DELAY                 ; 0                                     ; Untyped            ;
; G2_TIME_DELAY                 ; 0                                     ; Untyped            ;
; G3_TIME_DELAY                 ; 0                                     ; Untyped            ;
; E0_TIME_DELAY                 ; 0                                     ; Untyped            ;
; E1_TIME_DELAY                 ; 0                                     ; Untyped            ;
; E2_TIME_DELAY                 ; 0                                     ; Untyped            ;
; E3_TIME_DELAY                 ; 0                                     ; Untyped            ;
; M_TIME_DELAY                  ; 0                                     ; Untyped            ;
; N_TIME_DELAY                  ; 0                                     ; Untyped            ;
; EXTCLK3_COUNTER               ; E3                                    ; Untyped            ;
; EXTCLK2_COUNTER               ; E2                                    ; Untyped            ;
; EXTCLK1_COUNTER               ; E1                                    ; Untyped            ;
; EXTCLK0_COUNTER               ; E0                                    ; Untyped            ;
; ENABLE0_COUNTER               ; L0                                    ; Untyped            ;
; ENABLE1_COUNTER               ; L0                                    ; Untyped            ;
; CHARGE_PUMP_CURRENT           ; 2                                     ; Untyped            ;
; LOOP_FILTER_R                 ;  1.000000                             ; Untyped            ;
; LOOP_FILTER_C                 ; 5                                     ; Untyped            ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                                  ; Untyped            ;
; LOOP_FILTER_R_BITS            ; 9999                                  ; Untyped            ;
; LOOP_FILTER_C_BITS            ; 9999                                  ; Untyped            ;
; VCO_POST_SCALE                ; 0                                     ; Untyped            ;
; CLK2_OUTPUT_FREQUENCY         ; 0                                     ; Untyped            ;
; CLK1_OUTPUT_FREQUENCY         ; 0                                     ; Untyped            ;
; CLK0_OUTPUT_FREQUENCY         ; 0                                     ; Untyped            ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                            ; Untyped            ;
; PORT_CLKENA0                  ; PORT_UNUSED                           ; Untyped            ;
; PORT_CLKENA1                  ; PORT_UNUSED                           ; Untyped            ;
; PORT_CLKENA2                  ; PORT_UNUSED                           ; Untyped            ;
; PORT_CLKENA3                  ; PORT_UNUSED                           ; Untyped            ;
; PORT_CLKENA4                  ; PORT_UNUSED                           ; Untyped            ;
; PORT_CLKENA5                  ; PORT_UNUSED                           ; Untyped            ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY                     ; Untyped            ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY                     ; Untyped            ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY                     ; Untyped            ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY                     ; Untyped            ;
; PORT_EXTCLK0                  ; PORT_UNUSED                           ; Untyped            ;
; PORT_EXTCLK1                  ; PORT_UNUSED                           ; Untyped            ;
; PORT_EXTCLK2                  ; PORT_UNUSED                           ; Untyped            ;
; PORT_EXTCLK3                  ; PORT_UNUSED                           ; Untyped            ;
; PORT_CLKBAD0                  ; PORT_UNUSED                           ; Untyped            ;
; PORT_CLKBAD1                  ; PORT_UNUSED                           ; Untyped            ;
; PORT_CLK0                     ; PORT_USED                             ; Untyped            ;
; PORT_CLK1                     ; PORT_UNUSED                           ; Untyped            ;
; PORT_CLK2                     ; PORT_UNUSED                           ; Untyped            ;
; PORT_CLK3                     ; PORT_UNUSED                           ; Untyped            ;
; PORT_CLK4                     ; PORT_UNUSED                           ; Untyped            ;
; PORT_CLK5                     ; PORT_UNUSED                           ; Untyped            ;
; PORT_CLK6                     ; PORT_UNUSED                           ; Untyped            ;
; PORT_CLK7                     ; PORT_UNUSED                           ; Untyped            ;
; PORT_CLK8                     ; PORT_UNUSED                           ; Untyped            ;
; PORT_CLK9                     ; PORT_UNUSED                           ; Untyped            ;
; PORT_SCANDATA                 ; PORT_UNUSED                           ; Untyped            ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                           ; Untyped            ;
; PORT_SCANDONE                 ; PORT_UNUSED                           ; Untyped            ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY                     ; Untyped            ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY                     ; Untyped            ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                           ; Untyped            ;
; PORT_CLKLOSS                  ; PORT_UNUSED                           ; Untyped            ;
; PORT_INCLK1                   ; PORT_UNUSED                           ; Untyped            ;
; PORT_INCLK0                   ; PORT_USED                             ; Untyped            ;
; PORT_FBIN                     ; PORT_UNUSED                           ; Untyped            ;
; PORT_PLLENA                   ; PORT_UNUSED                           ; Untyped            ;
; PORT_CLKSWITCH                ; PORT_UNUSED                           ; Untyped            ;
; PORT_ARESET                   ; PORT_UNUSED                           ; Untyped            ;
; PORT_PFDENA                   ; PORT_UNUSED                           ; Untyped            ;
; PORT_SCANCLK                  ; PORT_UNUSED                           ; Untyped            ;
; PORT_SCANACLR                 ; PORT_UNUSED                           ; Untyped            ;
; PORT_SCANREAD                 ; PORT_UNUSED                           ; Untyped            ;
; PORT_SCANWRITE                ; PORT_UNUSED                           ; Untyped            ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY                     ; Untyped            ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY                     ; Untyped            ;
; PORT_LOCKED                   ; PORT_UNUSED                           ; Untyped            ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                           ; Untyped            ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY                     ; Untyped            ;
; PORT_PHASEDONE                ; PORT_UNUSED                           ; Untyped            ;
; PORT_PHASESTEP                ; PORT_UNUSED                           ; Untyped            ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                           ; Untyped            ;
; PORT_SCANCLKENA               ; PORT_UNUSED                           ; Untyped            ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                           ; Untyped            ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY                     ; Untyped            ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY                     ; Untyped            ;
; M_TEST_SOURCE                 ; 5                                     ; Untyped            ;
; C0_TEST_SOURCE                ; 5                                     ; Untyped            ;
; C1_TEST_SOURCE                ; 5                                     ; Untyped            ;
; C2_TEST_SOURCE                ; 5                                     ; Untyped            ;
; C3_TEST_SOURCE                ; 5                                     ; Untyped            ;
; C4_TEST_SOURCE                ; 5                                     ; Untyped            ;
; C5_TEST_SOURCE                ; 5                                     ; Untyped            ;
; C6_TEST_SOURCE                ; 5                                     ; Untyped            ;
; C7_TEST_SOURCE                ; 5                                     ; Untyped            ;
; C8_TEST_SOURCE                ; 5                                     ; Untyped            ;
; C9_TEST_SOURCE                ; 5                                     ; Untyped            ;
; CBXI_PARAMETER                ; NOTHING                               ; Untyped            ;
; VCO_FREQUENCY_CONTROL         ; AUTO                                  ; Untyped            ;
; VCO_PHASE_SHIFT_STEP          ; 0                                     ; Untyped            ;
; WIDTH_CLOCK                   ; 6                                     ; Untyped            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                                     ; Untyped            ;
; USING_FBMIMICBIDIR_PORT       ; OFF                                   ; Untyped            ;
; DEVICE_FAMILY                 ; Cyclone II                            ; Untyped            ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                                ; Untyped            ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                                   ; Untyped            ;
; AUTO_CARRY_CHAINS             ; ON                                    ; AUTO_CARRY         ;
; IGNORE_CARRY_BUFFERS          ; OFF                                   ; IGNORE_CARRY       ;
; AUTO_CASCADE_CHAINS           ; ON                                    ; AUTO_CASCADE       ;
; IGNORE_CASCADE_BUFFERS        ; OFF                                   ; IGNORE_CASCADE     ;
+-------------------------------+---------------------------------------+--------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ckong:ckong|T80s:Z80 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; mode           ; 0     ; Signed Integer                           ;
; t2write        ; 1     ; Signed Integer                           ;
; iowait         ; 1     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ckong:ckong|T80s:Z80|T80:u0 ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; mode           ; 0     ; Signed Integer                                  ;
; iowait         ; 1     ; Signed Integer                                  ;
; flag_c         ; 0     ; Signed Integer                                  ;
; flag_n         ; 1     ; Signed Integer                                  ;
; flag_p         ; 2     ; Signed Integer                                  ;
; flag_x         ; 3     ; Signed Integer                                  ;
; flag_h         ; 4     ; Signed Integer                                  ;
; flag_y         ; 5     ; Signed Integer                                  ;
; flag_z         ; 6     ; Signed Integer                                  ;
; flag_s         ; 7     ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ckong:ckong|T80s:Z80|T80:u0|T80_MCode:mcode ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; mode           ; 0     ; Signed Integer                                                  ;
; flag_c         ; 0     ; Signed Integer                                                  ;
; flag_n         ; 1     ; Signed Integer                                                  ;
; flag_p         ; 2     ; Signed Integer                                                  ;
; flag_x         ; 3     ; Signed Integer                                                  ;
; flag_h         ; 4     ; Signed Integer                                                  ;
; flag_y         ; 5     ; Signed Integer                                                  ;
; flag_z         ; 6     ; Signed Integer                                                  ;
; flag_s         ; 7     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ckong:ckong|T80s:Z80|T80:u0|T80_ALU:alu ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; mode           ; 0     ; Signed Integer                                              ;
; flag_c         ; 0     ; Signed Integer                                              ;
; flag_n         ; 1     ; Signed Integer                                              ;
; flag_p         ; 2     ; Signed Integer                                              ;
; flag_x         ; 3     ; Signed Integer                                              ;
; flag_h         ; 4     ; Signed Integer                                              ;
; flag_y         ; 5     ; Signed Integer                                              ;
; flag_z         ; 6     ; Signed Integer                                              ;
; flag_s         ; 7     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ckong:ckong|ps2_keyboard:kdb ;
+-----------------------+----------+----------------------------------------+
; Parameter Name        ; Value    ; Type                                   ;
+-----------------------+----------+----------------------------------------+
; clk_freq              ; 50000000 ; Signed Integer                         ;
; debounce_counter_size ; 8        ; Signed Integer                         ;
+-----------------------+----------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ckong:ckong|ps2_keyboard:kdb|debounce:debounce_ps2_clk ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; counter_size   ; 8     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ckong:ckong|ps2_keyboard:kdb|debounce:debounce_ps2_data ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; counter_size   ; 8     ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ckong:ckong|ckong_sound:ckong_sound|ckong_samples:sample_rom|altsyncram:rom_data_rtl_0 ;
+------------------------------------+--------------------------------------------------+-------------------------------------------------+
; Parameter Name                     ; Value                                            ; Type                                            ;
+------------------------------------+--------------------------------------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                                               ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                                              ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                                               ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                              ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                                                ; Untyped                                         ;
; OPERATION_MODE                     ; ROM                                              ; Untyped                                         ;
; WIDTH_A                            ; 8                                                ; Untyped                                         ;
; WIDTHAD_A                          ; 13                                               ; Untyped                                         ;
; NUMWORDS_A                         ; 8192                                             ; Untyped                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED                                     ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                                             ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                                             ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                                             ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                                             ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                                             ; Untyped                                         ;
; WIDTH_B                            ; 1                                                ; Untyped                                         ;
; WIDTHAD_B                          ; 1                                                ; Untyped                                         ;
; NUMWORDS_B                         ; 1                                                ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1                                           ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                           ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                                           ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1                                           ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                                     ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1                                           ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                                             ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                                             ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                                             ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                                             ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                                             ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                                             ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                                                ; Untyped                                         ;
; WIDTH_BYTEENA_B                    ; 1                                                ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                                             ; Untyped                                         ;
; BYTE_SIZE                          ; 8                                                ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                             ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                             ; Untyped                                         ;
; INIT_FILE                          ; db/ckong_de2.ram0_ckong_samples_a7a581af.hdl.mif ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                                           ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                                                ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                           ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                           ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                           ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                           ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                  ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                  ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                                            ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                            ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                                                ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone II                                       ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_7m71                                  ; Untyped                                         ;
+------------------------------------+--------------------------------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ckong:ckong|ram_loader:ram_loader|ckong_program:program|altsyncram:rom_data_rtl_0 ;
+------------------------------------+--------------------------------------------------+--------------------------------------------+
; Parameter Name                     ; Value                                            ; Type                                       ;
+------------------------------------+--------------------------------------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                               ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                              ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                                               ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                              ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                                                ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                                              ; Untyped                                    ;
; WIDTH_A                            ; 8                                                ; Untyped                                    ;
; WIDTHAD_A                          ; 15                                               ; Untyped                                    ;
; NUMWORDS_A                         ; 24576                                            ; Untyped                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                                     ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                                             ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                                             ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                             ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                                             ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                                             ; Untyped                                    ;
; WIDTH_B                            ; 1                                                ; Untyped                                    ;
; WIDTHAD_B                          ; 1                                                ; Untyped                                    ;
; NUMWORDS_B                         ; 1                                                ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1                                           ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                           ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                           ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1                                           ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                                     ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1                                           ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                                             ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                             ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                                             ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                                             ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                             ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                                             ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                                                ; Untyped                                    ;
; WIDTH_BYTEENA_B                    ; 1                                                ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                             ; Untyped                                    ;
; BYTE_SIZE                          ; 8                                                ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                        ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                             ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                             ; Untyped                                    ;
; INIT_FILE                          ; db/ckong_de2.ram0_ckong_program_97508951.hdl.mif ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                           ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                                                ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                           ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                           ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                           ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                           ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                  ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                  ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                                            ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                            ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                                                ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone II                                       ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_ei71                                  ; Untyped                                    ;
+------------------------------------+--------------------------------------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ckong:ckong|ram_loader:ram_loader|ckong_tile_bit0:tile_bit0|altsyncram:rom_data_rtl_0 ;
+------------------------------------+----------------------------------------------------+----------------------------------------------+
; Parameter Name                     ; Value                                              ; Type                                         ;
+------------------------------------+----------------------------------------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                  ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                                                 ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                                                 ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                                                  ; Untyped                                      ;
; OPERATION_MODE                     ; ROM                                                ; Untyped                                      ;
; WIDTH_A                            ; 8                                                  ; Untyped                                      ;
; WIDTHAD_A                          ; 13                                                 ; Untyped                                      ;
; NUMWORDS_A                         ; 8192                                               ; Untyped                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                                       ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                                               ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                                               ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                                               ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                                               ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                                               ; Untyped                                      ;
; WIDTH_B                            ; 1                                                  ; Untyped                                      ;
; WIDTHAD_B                          ; 1                                                  ; Untyped                                      ;
; NUMWORDS_B                         ; 1                                                  ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1                                             ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                             ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                             ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1                                             ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                                       ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1                                             ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                                               ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                                               ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                                               ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                                               ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                                               ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                                               ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                                                  ; Untyped                                      ;
; WIDTH_BYTEENA_B                    ; 1                                                  ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                               ; Untyped                                      ;
; BYTE_SIZE                          ; 8                                                  ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                               ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                               ; Untyped                                      ;
; INIT_FILE                          ; db/ckong_de2.ram0_ckong_tile_bit0_fafc52e7.hdl.mif ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                             ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                                                  ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                             ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                             ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                             ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                             ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                    ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                    ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                                              ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                              ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                                                  ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone II                                         ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_3s71                                    ; Untyped                                      ;
+------------------------------------+----------------------------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ckong:ckong|ram_loader:ram_loader|ckong_tile_bit1:tile_bit1|altsyncram:rom_data_rtl_0 ;
+------------------------------------+----------------------------------------------------+----------------------------------------------+
; Parameter Name                     ; Value                                              ; Type                                         ;
+------------------------------------+----------------------------------------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                  ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                                                 ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                                                 ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                                                  ; Untyped                                      ;
; OPERATION_MODE                     ; ROM                                                ; Untyped                                      ;
; WIDTH_A                            ; 8                                                  ; Untyped                                      ;
; WIDTHAD_A                          ; 13                                                 ; Untyped                                      ;
; NUMWORDS_A                         ; 8192                                               ; Untyped                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                                       ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                                               ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                                               ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                                               ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                                               ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                                               ; Untyped                                      ;
; WIDTH_B                            ; 1                                                  ; Untyped                                      ;
; WIDTHAD_B                          ; 1                                                  ; Untyped                                      ;
; NUMWORDS_B                         ; 1                                                  ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1                                             ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                             ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                                             ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1                                             ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                                       ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1                                             ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                                               ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                                               ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                                               ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                                               ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                                               ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                                               ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                                                  ; Untyped                                      ;
; WIDTH_BYTEENA_B                    ; 1                                                  ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                                               ; Untyped                                      ;
; BYTE_SIZE                          ; 8                                                  ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                          ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                               ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                               ; Untyped                                      ;
; INIT_FILE                          ; db/ckong_de2.ram0_ckong_tile_bit1_fafc52e6.hdl.mif ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                                             ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                                                  ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                             ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                             ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                             ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                             ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                    ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                    ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                                              ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                              ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                                                  ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone II                                         ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_4s71                                    ; Untyped                                      ;
+------------------------------------+----------------------------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ckong:ckong|ram_loader:ram_loader|ckong_big_sprite_tile_bit1:big_sprite_tile_bit1|altsyncram:rom_data_rtl_0 ;
+------------------------------------+---------------------------------------------------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                                                         ; Type                                                    ;
+------------------------------------+---------------------------------------------------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                             ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                                                            ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                           ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                                                            ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                           ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                                                             ; Untyped                                                 ;
; OPERATION_MODE                     ; ROM                                                           ; Untyped                                                 ;
; WIDTH_A                            ; 8                                                             ; Untyped                                                 ;
; WIDTHAD_A                          ; 11                                                            ; Untyped                                                 ;
; NUMWORDS_A                         ; 2048                                                          ; Untyped                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                  ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                                                          ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                                                          ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                                                          ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                                                          ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                                                          ; Untyped                                                 ;
; WIDTH_B                            ; 1                                                             ; Untyped                                                 ;
; WIDTHAD_B                          ; 1                                                             ; Untyped                                                 ;
; NUMWORDS_B                         ; 1                                                             ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1                                                        ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                        ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1                                                        ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK1                                                        ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                  ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1                                                        ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                                                          ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                                                          ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                                                          ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                                                          ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                                                          ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                                                          ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                                                             ; Untyped                                                 ;
; WIDTH_BYTEENA_B                    ; 1                                                             ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                                                          ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                                                             ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                          ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                          ; Untyped                                                 ;
; INIT_FILE                          ; db/ckong_de2.ram0_ckong_big_sprite_tile_bit1_cccc6c6b.hdl.mif ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                        ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                                                             ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                        ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                        ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                        ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                        ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                               ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                                                         ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                         ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                                                             ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone II                                                    ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_d191                                               ; Untyped                                                 ;
+------------------------------------+---------------------------------------------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                  ;
+-------------------------------+-----------------------------------------------+
; Name                          ; Value                                         ;
+-------------------------------+-----------------------------------------------+
; Number of entity instances    ; 1                                             ;
; Entity Instance               ; pll_50mhz_36mhz:pll36|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                        ;
;     -- PLL_TYPE               ; AUTO                                          ;
;     -- PRIMARY_CLOCK          ; INCLK0                                        ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                         ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                             ;
;     -- VCO_MULTIPLY_BY        ; 0                                             ;
;     -- VCO_DIVIDE_BY          ; 0                                             ;
+-------------------------------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                        ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                       ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                                                           ;
; Entity Instance                           ; ckong:ckong|ckong_sound:ckong_sound|ckong_samples:sample_rom|altsyncram:rom_data_rtl_0                      ;
;     -- OPERATION_MODE                     ; ROM                                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                           ;
;     -- NUMWORDS_A                         ; 8192                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                   ;
; Entity Instance                           ; ckong:ckong|ram_loader:ram_loader|ckong_program:program|altsyncram:rom_data_rtl_0                           ;
;     -- OPERATION_MODE                     ; ROM                                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                           ;
;     -- NUMWORDS_A                         ; 24576                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                   ;
; Entity Instance                           ; ckong:ckong|ram_loader:ram_loader|ckong_tile_bit0:tile_bit0|altsyncram:rom_data_rtl_0                       ;
;     -- OPERATION_MODE                     ; ROM                                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                           ;
;     -- NUMWORDS_A                         ; 8192                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                   ;
; Entity Instance                           ; ckong:ckong|ram_loader:ram_loader|ckong_tile_bit1:tile_bit1|altsyncram:rom_data_rtl_0                       ;
;     -- OPERATION_MODE                     ; ROM                                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                           ;
;     -- NUMWORDS_A                         ; 8192                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                   ;
; Entity Instance                           ; ckong:ckong|ram_loader:ram_loader|ckong_big_sprite_tile_bit1:big_sprite_tile_bit1|altsyncram:rom_data_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                           ;
;     -- NUMWORDS_A                         ; 2048                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                   ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ckong:ckong|ckong_sound:ckong_sound|YM2149:ym2149"                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; o_da_oe_l  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; i_a9_l     ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_sel_l    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; i_ioa      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_ioa_oe_l ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; i_iob      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_iob      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_iob_oe_l ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ena        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; reset_l    ; Input  ; Info     ; Stuck at VCC                                                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ckong:ckong|T80s:Z80|T80:u0"                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cen  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; inte ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; stop ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ckong:ckong|T80s:Z80"                                                                  ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; wait_n  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; int_n   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; busrq_n ; Input  ; Info     ; Stuck at VCC                                                                        ;
; m1_n    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rd_n    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rfsh_n  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; halt_n  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; busak_n ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:59     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Nov 19 05:36:16 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ckong_de2 -c ckong_de2
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file source/ps2_keyboard.vhd
    Info (12022): Found design unit 1: ps2_keyboard-logic
    Info (12023): Found entity 1: ps2_keyboard
Info (12021): Found 2 design units, including 1 entities, in source file source/debounce.vhd
    Info (12022): Found design unit 1: debounce-logic
    Info (12023): Found entity 1: debounce
Info (12021): Found 2 design units, including 1 entities, in source file tools/ckong_tile_bit1.vhd
    Info (12022): Found design unit 1: ckong_tile_bit1-prom
    Info (12023): Found entity 1: ckong_tile_bit1
Info (12021): Found 2 design units, including 1 entities, in source file tools/ckong_tile_bit0.vhd
    Info (12022): Found design unit 1: ckong_tile_bit0-prom
    Info (12023): Found entity 1: ckong_tile_bit0
Info (12021): Found 2 design units, including 1 entities, in source file tools/ckong_samples.vhd
    Info (12022): Found design unit 1: ckong_samples-prom
    Info (12023): Found entity 1: ckong_samples
Info (12021): Found 2 design units, including 1 entities, in source file tools/ckong_program.vhd
    Info (12022): Found design unit 1: ckong_program-prom
    Info (12023): Found entity 1: ckong_program
Info (12021): Found 2 design units, including 1 entities, in source file tools/ckong_palette.vhd
    Info (12022): Found design unit 1: ckong_palette-prom
    Info (12023): Found entity 1: ckong_palette
Info (12021): Found 2 design units, including 1 entities, in source file tools/ckong_big_sprite_tile_bit1.vhd
    Info (12022): Found design unit 1: ckong_big_sprite_tile_bit1-prom
    Info (12023): Found entity 1: ckong_big_sprite_tile_bit1
Info (12021): Found 2 design units, including 1 entities, in source file tools/ckong_big_sprite_tile_bit0.vhd
    Info (12022): Found design unit 1: ckong_big_sprite_tile_bit0-prom
    Info (12023): Found entity 1: ckong_big_sprite_tile_bit0
Info (12021): Found 2 design units, including 1 entities, in source file tools/ckong_big_sprite_palette.vhd
    Info (12022): Found design unit 1: ckong_big_sprite_palette-prom
    Info (12023): Found entity 1: ckong_big_sprite_palette
Info (12021): Found 2 design units, including 1 entities, in source file rtl_t80/t80s.vhd
    Info (12022): Found design unit 1: T80s-rtl
    Info (12023): Found entity 1: T80s
Info (12021): Found 2 design units, including 1 entities, in source file rtl_t80/t80_reg.vhd
    Info (12022): Found design unit 1: T80_Reg-rtl
    Info (12023): Found entity 1: T80_Reg
Info (12021): Found 1 design units, including 0 entities, in source file rtl_t80/t80_pack.vhd
    Info (12022): Found design unit 1: T80_Pack
Info (12021): Found 2 design units, including 1 entities, in source file rtl_t80/t80_mcode.vhd
    Info (12022): Found design unit 1: T80_MCode-rtl
    Info (12023): Found entity 1: T80_MCode
Info (12021): Found 2 design units, including 1 entities, in source file rtl_t80/t80_alu.vhd
    Info (12022): Found design unit 1: T80_ALU-rtl
    Info (12023): Found entity 1: T80_ALU
Info (12021): Found 2 design units, including 1 entities, in source file rtl_t80/t80.vhd
    Info (12022): Found design unit 1: T80-rtl
    Info (12023): Found entity 1: T80
Info (12021): Found 2 design units, including 1 entities, in source file source/ym_2149_linmix.vhd
    Info (12022): Found design unit 1: YM2149-RTL
    Info (12023): Found entity 1: YM2149
Info (12021): Found 2 design units, including 1 entities, in source file source/wm_8731_dac.vhd
    Info (12022): Found design unit 1: wm_8731_dac-struct
    Info (12023): Found entity 1: wm_8731_dac
Info (12021): Found 2 design units, including 1 entities, in source file source/video_gen.vhd
    Info (12022): Found design unit 1: video_gen-struct
    Info (12023): Found entity 1: video_gen
Info (12021): Found 2 design units, including 1 entities, in source file source/ram_loader.vhd
    Info (12022): Found design unit 1: ram_loader-struct
    Info (12023): Found entity 1: ram_loader
Info (12021): Found 2 design units, including 1 entities, in source file source/pll_50mhz_36mhz.vhd
    Info (12022): Found design unit 1: pll_50mhz_36mhz-SYN
    Info (12023): Found entity 1: pll_50mhz_36mhz
Info (12021): Found 2 design units, including 1 entities, in source file source/line_doubler.vhd
    Info (12022): Found design unit 1: line_doubler-struct
    Info (12023): Found entity 1: line_doubler
Info (12021): Found 2 design units, including 1 entities, in source file source/kbd_joystick.vhd
    Info (12022): Found design unit 1: kbd_joystick-behavioral
    Info (12023): Found entity 1: kbd_joystick
Info (12021): Found 2 design units, including 1 entities, in source file source/io_ps2_keyboard.vhd
    Info (12022): Found design unit 1: io_ps2_keyboard-Behavioral
    Info (12023): Found entity 1: io_ps2_keyboard
Info (12021): Found 2 design units, including 1 entities, in source file source/ckong_sound.vhd
    Info (12022): Found design unit 1: ckong_sound-struct
    Info (12023): Found entity 1: ckong_sound
Info (12021): Found 2 design units, including 1 entities, in source file source/ckong_de2.vhd
    Info (12022): Found design unit 1: ckong_de2-struct
    Info (12023): Found entity 1: ckong_de2
Info (12021): Found 2 design units, including 1 entities, in source file source/ckong.vhd
    Info (12022): Found design unit 1: ckong-struct
    Info (12023): Found entity 1: ckong
Info (12127): Elaborating entity "ckong_de2" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at ckong_de2.vhd(133): used implicit default value for signal "aud_adclrck" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "pll_50mhz_36mhz" for hierarchy "pll_50mhz_36mhz:pll36"
Info (12128): Elaborating entity "altpll" for hierarchy "pll_50mhz_36mhz:pll36|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "pll_50mhz_36mhz:pll36|altpll:altpll_component"
Info (12133): Instantiated megafunction "pll_50mhz_36mhz:pll36|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "clk0_divide_by" = "25"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "18"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=vhdl_PLL50MHz_36MHz"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
Info (12128): Elaborating entity "ckong" for hierarchy "ckong:ckong"
Info (12128): Elaborating entity "video_gen" for hierarchy "ckong:ckong|video_gen:video"
Info (12128): Elaborating entity "line_doubler" for hierarchy "ckong:ckong|line_doubler:line_doubler"
Warning (10492): VHDL Process Statement warning at line_doubler.vhd(86): signal "video" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "ckong_palette" for hierarchy "ckong:ckong|ckong_palette:palette"
Info (12128): Elaborating entity "ckong_big_sprite_palette" for hierarchy "ckong:ckong|ckong_big_sprite_palette:big_sprite_palette"
Info (12128): Elaborating entity "T80s" for hierarchy "ckong:ckong|T80s:Z80"
Info (12128): Elaborating entity "T80" for hierarchy "ckong:ckong|T80s:Z80|T80:u0"
Info (12128): Elaborating entity "T80_MCode" for hierarchy "ckong:ckong|T80s:Z80|T80:u0|T80_MCode:mcode"
Info (12128): Elaborating entity "T80_ALU" for hierarchy "ckong:ckong|T80s:Z80|T80:u0|T80_ALU:alu"
Info (12128): Elaborating entity "T80_Reg" for hierarchy "ckong:ckong|T80s:Z80|T80:u0|T80_Reg:Regs"
Info (12128): Elaborating entity "ckong_sound" for hierarchy "ckong:ckong|ckong_sound:ckong_sound"
Warning (10036): Verilog HDL or VHDL warning at ckong_sound.vhd(30): object "scs_n" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ckong_sound.vhd(35): object "sample_volume" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ckong_sound.vhd(37): object "sample_start2" assigned a value but never read
Info (12128): Elaborating entity "ckong_samples" for hierarchy "ckong:ckong|ckong_sound:ckong_sound|ckong_samples:sample_rom"
Info (12128): Elaborating entity "YM2149" for hierarchy "ckong:ckong|ckong_sound:ckong_sound|YM2149:ym2149"
Warning (10492): VHDL Process Statement warning at ym_2149_linmix.vhd(315): signal "ioa_inreg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ym_2149_linmix.vhd(320): signal "iob_inreg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ym_2149_linmix.vhd(469): signal "reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "ps2_keyboard" for hierarchy "ckong:ckong|ps2_keyboard:kdb"
Info (12128): Elaborating entity "debounce" for hierarchy "ckong:ckong|ps2_keyboard:kdb|debounce:debounce_ps2_clk"
Info (12128): Elaborating entity "ram_loader" for hierarchy "ckong:ckong|ram_loader:ram_loader"
Info (12128): Elaborating entity "ckong_program" for hierarchy "ckong:ckong|ram_loader:ram_loader|ckong_program:program"
Info (12128): Elaborating entity "ckong_tile_bit0" for hierarchy "ckong:ckong|ram_loader:ram_loader|ckong_tile_bit0:tile_bit0"
Info (12128): Elaborating entity "ckong_tile_bit1" for hierarchy "ckong:ckong|ram_loader:ram_loader|ckong_tile_bit1:tile_bit1"
Info (12128): Elaborating entity "ckong_big_sprite_tile_bit0" for hierarchy "ckong:ckong|ram_loader:ram_loader|ckong_big_sprite_tile_bit0:big_sprite_tile_bit0"
Info (12128): Elaborating entity "ckong_big_sprite_tile_bit1" for hierarchy "ckong:ckong|ram_loader:ram_loader|ckong_big_sprite_tile_bit1:big_sprite_tile_bit1"
Info (12128): Elaborating entity "wm_8731_dac" for hierarchy "wm_8731_dac:wm8731_dac"
Info (276014): Found 3 instances of uninferred RAM logic
    Info (276004): RAM logic "ckong:ckong|ckong_big_sprite_palette:big_sprite_palette|rom_data" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "ckong:ckong|ckong_palette:palette|rom_data" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "ckong:ckong|ckong_sound:ckong_sound|YM2149:ym2149|Ram0" is uninferred due to inappropriate RAM size
Info (19000): Inferred 5 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ckong:ckong|ckong_sound:ckong_sound|ckong_samples:sample_rom|rom_data_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/ckong_de2.ram0_ckong_samples_a7a581af.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ckong:ckong|ram_loader:ram_loader|ckong_program:program|rom_data_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 24576
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/ckong_de2.ram0_ckong_program_97508951.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ckong:ckong|ram_loader:ram_loader|ckong_tile_bit0:tile_bit0|rom_data_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/ckong_de2.ram0_ckong_tile_bit0_fafc52e7.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ckong:ckong|ram_loader:ram_loader|ckong_tile_bit1:tile_bit1|rom_data_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/ckong_de2.ram0_ckong_tile_bit1_fafc52e6.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ckong:ckong|ram_loader:ram_loader|ckong_big_sprite_tile_bit1:big_sprite_tile_bit1|rom_data_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/ckong_de2.ram0_ckong_big_sprite_tile_bit1_cccc6c6b.hdl.mif
Info (12130): Elaborated megafunction instantiation "ckong:ckong|ckong_sound:ckong_sound|ckong_samples:sample_rom|altsyncram:rom_data_rtl_0"
Info (12133): Instantiated megafunction "ckong:ckong|ckong_sound:ckong_sound|ckong_samples:sample_rom|altsyncram:rom_data_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "8192"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/ckong_de2.ram0_ckong_samples_a7a581af.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7m71.tdf
    Info (12023): Found entity 1: altsyncram_7m71
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf
    Info (12023): Found entity 1: decode_1oa
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_hib.tdf
    Info (12023): Found entity 1: mux_hib
Info (12130): Elaborated megafunction instantiation "ckong:ckong|ram_loader:ram_loader|ckong_program:program|altsyncram:rom_data_rtl_0"
Info (12133): Instantiated megafunction "ckong:ckong|ram_loader:ram_loader|ckong_program:program|altsyncram:rom_data_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "24576"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/ckong_de2.ram0_ckong_program_97508951.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ei71.tdf
    Info (12023): Found entity 1: altsyncram_ei71
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_7oa.tdf
    Info (12023): Found entity 1: decode_7oa
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_nib.tdf
    Info (12023): Found entity 1: mux_nib
Info (12130): Elaborated megafunction instantiation "ckong:ckong|ram_loader:ram_loader|ckong_tile_bit0:tile_bit0|altsyncram:rom_data_rtl_0"
Info (12133): Instantiated megafunction "ckong:ckong|ram_loader:ram_loader|ckong_tile_bit0:tile_bit0|altsyncram:rom_data_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "8192"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/ckong_de2.ram0_ckong_tile_bit0_fafc52e7.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3s71.tdf
    Info (12023): Found entity 1: altsyncram_3s71
Info (12130): Elaborated megafunction instantiation "ckong:ckong|ram_loader:ram_loader|ckong_tile_bit1:tile_bit1|altsyncram:rom_data_rtl_0"
Info (12133): Instantiated megafunction "ckong:ckong|ram_loader:ram_loader|ckong_tile_bit1:tile_bit1|altsyncram:rom_data_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "8192"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/ckong_de2.ram0_ckong_tile_bit1_fafc52e6.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4s71.tdf
    Info (12023): Found entity 1: altsyncram_4s71
Info (12130): Elaborated megafunction instantiation "ckong:ckong|ram_loader:ram_loader|ckong_big_sprite_tile_bit1:big_sprite_tile_bit1|altsyncram:rom_data_rtl_0"
Info (12133): Instantiated megafunction "ckong:ckong|ram_loader:ram_loader|ckong_big_sprite_tile_bit1:big_sprite_tile_bit1|altsyncram:rom_data_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/ckong_de2.ram0_ckong_big_sprite_tile_bit1_cccc6c6b.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d191.tdf
    Info (12023): Found entity 1: altsyncram_d191
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "i2c_sdat" and its non-tri-state driver.
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "ps2_dat" has no driver
    Warning (13040): Bidir "sram_dq[8]" has no driver
    Warning (13040): Bidir "sram_dq[9]" has no driver
    Warning (13040): Bidir "sram_dq[10]" has no driver
    Warning (13040): Bidir "sram_dq[11]" has no driver
    Warning (13040): Bidir "sram_dq[12]" has no driver
    Warning (13040): Bidir "sram_dq[13]" has no driver
    Warning (13040): Bidir "sram_dq[14]" has no driver
    Warning (13040): Bidir "sram_dq[15]" has no driver
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "ckong:ckong|ckong_sound:ckong_sound|YM2149:ym2149|env_vol[4]" is converted into an equivalent circuit using register "ckong:ckong|ckong_sound:ckong_sound|YM2149:ym2149|env_vol[4]~_emulated" and latch "ckong:ckong|ckong_sound:ckong_sound|YM2149:ym2149|env_vol[4]~1"
    Warning (13310): Register "ckong:ckong|ckong_sound:ckong_sound|YM2149:ym2149|env_vol[0]" is converted into an equivalent circuit using register "ckong:ckong|ckong_sound:ckong_sound|YM2149:ym2149|env_vol[0]~_emulated" and latch "ckong:ckong|ckong_sound:ckong_sound|YM2149:ym2149|env_vol[4]~1"
    Warning (13310): Register "ckong:ckong|ckong_sound:ckong_sound|YM2149:ym2149|env_vol[1]" is converted into an equivalent circuit using register "ckong:ckong|ckong_sound:ckong_sound|YM2149:ym2149|env_vol[1]~_emulated" and latch "ckong:ckong|ckong_sound:ckong_sound|YM2149:ym2149|env_vol[4]~1"
    Warning (13310): Register "ckong:ckong|ckong_sound:ckong_sound|YM2149:ym2149|env_vol[2]" is converted into an equivalent circuit using register "ckong:ckong|ckong_sound:ckong_sound|YM2149:ym2149|env_vol[2]~_emulated" and latch "ckong:ckong|ckong_sound:ckong_sound|YM2149:ym2149|env_vol[4]~1"
    Warning (13310): Register "ckong:ckong|ckong_sound:ckong_sound|YM2149:ym2149|env_vol[3]" is converted into an equivalent circuit using register "ckong:ckong|ckong_sound:ckong_sound|YM2149:ym2149|env_vol[3]~_emulated" and latch "ckong:ckong|ckong_sound:ckong_sound|YM2149:ym2149|env_vol[4]~1"
    Warning (13310): Register "ckong:ckong|ckong_sound:ckong_sound|YM2149:ym2149|env_inc" is converted into an equivalent circuit using register "ckong:ckong|ckong_sound:ckong_sound|YM2149:ym2149|env_inc~_emulated" and latch "ckong:ckong|ckong_sound:ckong_sound|YM2149:ym2149|env_inc~1"
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "i2c_sdat~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sram_addr[17]" is stuck at GND
    Warning (13410): Pin "sram_ub_n" is stuck at GND
    Warning (13410): Pin "sram_lb_n" is stuck at GND
    Warning (13410): Pin "sram_ce_n" is stuck at GND
    Warning (13410): Pin "vga_r[0]" is stuck at GND
    Warning (13410): Pin "vga_r[1]" is stuck at GND
    Warning (13410): Pin "vga_r[2]" is stuck at GND
    Warning (13410): Pin "vga_r[3]" is stuck at GND
    Warning (13410): Pin "vga_r[4]" is stuck at GND
    Warning (13410): Pin "vga_r[5]" is stuck at GND
    Warning (13410): Pin "vga_r[6]" is stuck at GND
    Warning (13410): Pin "vga_g[0]" is stuck at GND
    Warning (13410): Pin "vga_g[1]" is stuck at GND
    Warning (13410): Pin "vga_g[2]" is stuck at GND
    Warning (13410): Pin "vga_g[3]" is stuck at GND
    Warning (13410): Pin "vga_g[4]" is stuck at GND
    Warning (13410): Pin "vga_g[5]" is stuck at GND
    Warning (13410): Pin "vga_g[6]" is stuck at GND
    Warning (13410): Pin "vga_b[0]" is stuck at GND
    Warning (13410): Pin "vga_b[1]" is stuck at GND
    Warning (13410): Pin "vga_b[2]" is stuck at GND
    Warning (13410): Pin "vga_b[3]" is stuck at GND
    Warning (13410): Pin "vga_b[4]" is stuck at GND
    Warning (13410): Pin "vga_b[5]" is stuck at GND
    Warning (13410): Pin "vga_b[6]" is stuck at GND
    Warning (13410): Pin "vga_b[7]" is stuck at GND
    Warning (13410): Pin "vga_blank" is stuck at VCC
    Warning (13410): Pin "vga_sync" is stuck at GND
    Warning (13410): Pin "aud_adclrck" is stuck at GND
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 21 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "key[1]"
    Warning (15610): No output dependent on input pin "key[2]"
    Warning (15610): No output dependent on input pin "key[3]"
    Warning (15610): No output dependent on input pin "sw[0]"
    Warning (15610): No output dependent on input pin "sw[1]"
    Warning (15610): No output dependent on input pin "sw[2]"
    Warning (15610): No output dependent on input pin "sw[3]"
    Warning (15610): No output dependent on input pin "sw[4]"
    Warning (15610): No output dependent on input pin "sw[5]"
    Warning (15610): No output dependent on input pin "sw[6]"
    Warning (15610): No output dependent on input pin "sw[7]"
    Warning (15610): No output dependent on input pin "sw[8]"
    Warning (15610): No output dependent on input pin "sw[9]"
    Warning (15610): No output dependent on input pin "sw[10]"
    Warning (15610): No output dependent on input pin "sw[11]"
    Warning (15610): No output dependent on input pin "sw[12]"
    Warning (15610): No output dependent on input pin "sw[13]"
    Warning (15610): No output dependent on input pin "sw[14]"
    Warning (15610): No output dependent on input pin "sw[15]"
    Warning (15610): No output dependent on input pin "sw[16]"
    Warning (15610): No output dependent on input pin "aud_adcdat"
Info (21057): Implemented 22555 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 32 input pins
    Info (21059): Implemented 72 output pins
    Info (21060): Implemented 18 bidirectional pins
    Info (21061): Implemented 22328 logic cells
    Info (21064): Implemented 104 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 82 warnings
    Info: Peak virtual memory: 4736 megabytes
    Info: Processing ended: Wed Nov 19 05:37:24 2025
    Info: Elapsed time: 00:01:08
    Info: Total CPU time (on all processors): 00:01:07


