<?xml version="1.0" encoding="utf-8" standalone="no"?>
<debug_and_trace_config>
    <redistributable value="true"/>
    <format version="1.0"/>
    <user_title info_url="" manufacturer="cavium" title="cav_TX-r2_t88_ap0"/>
    <debug_vehicle type="DSTREAM" version="4.21.1.911">
        <connection address=""/>
        <scctimeout scctimeout="30000"/>
        <jtag_clock_config adaptive="false" speed="10000000"/>
    </debug_vehicle>
    <system_config_items>
        <config_item description="Reset Type" help="Defines the reset operation that the target will take when asked to reset the target. This setting is used if reset requested on connect, disconnect or as execution control." name="ResetOperation" type="UInt32" value="0"/>
        <config_item description="Perform TAP reset on first connect" help="Defines if the target will perform a TAP reset on the first connection to a core." name="TResetOnInitConnect" type="UInt32" value="1"/>
        <config_item description="Perform SYS reset on first connect" help="Defines if the platform will perform a SYS reset on the first connection to a core." name="SResetOnInitConnect" type="UInt32" value="0"/>
        <config_item description="Allow ICE to latch System Reset" help="Allow ICE to latch System Reset" name="AllowICELatchSysRst" type="UInt32" value="1"/>
        <config_item description="Allow ICE to perform TAP reset" help="Allow ICE to perform TAP reset" name="AllowICETAPReset" type="UInt32" value="1"/>
        <config_item description="TAP Reset via State Transitions" help="Do a JTAG sequence via Test-Logic-Reset to force reset. This is done in addition to asserting the nTRST line." name="DoSoftTAPReset" type="UInt32" value="1"/>
        <config_item description="nTRST Hold Time (ms)" help="Time in milliseconds the target is held in a hardware reset state." name="nTRSTHoldTime" type="UInt32" value="10"/>
        <config_item description="nTRST Post Reset Delay (ms)" help="Time in ms that the target will wait after reset is released, before attempting any other debugging operations." name="nTRSTPostResetTime" type="UInt32" value="10"/>
        <config_item description="nSRST Hold Time (ms)" help="Time in milliseconds the target is held in a hardware reset state." name="ResetHoldTime" type="UInt32" value="100"/>
        <config_item description="nSRST Post Reset Delay (ms)" help="Time in ms that the target will wait after reset is released, before attempting any other debugging operations." name="PostResetDelay" type="UInt32" value="1000"/>
        <config_item description="nTRST High mode" help="Reset Mode used for the nTRST signal in the high state." name="nTRSTHighMode" type="UInt32" value="0"/>
        <config_item description="nTRST Low mode" help="Reset Mode used for the nTRST signal in the low state." name="nTRSTLowMode" type="UInt32" value="0"/>
        <config_item description="nSRST High mode" help="Reset Mode used for the nSRST signal in the high state." name="nSRSTHighMode" type="UInt32" value="1"/>
        <config_item description="nSRST Low mode" help="Reset Mode used for the nSRST signal in the low state." name="nSRSTLowMode" type="UInt32" value="0"/>
        <config_item description="Target nSRST + nTRST linked" help="Set TRUE if the target hardware has these two signals physically linked." name="Linked_SRST_TRST" type="UInt32" value="0"/>
        <config_item description="SWO UART Baud rate" help="SWO Baud rate (UART mode only)" name="SWOBaudRate" type="UInt32" value="0"/>
        <config_item description="SWO Mode" help="Protocol used to carry SWO data" name="SWOMode" type="UInt32" value="0"/>
        <config_item description="LVDS Debug Interface mode" help="Protocol used to connect to target DAP" name="LVDSProbeMode" type="UInt32" value="1"/>
        <config_item description="Use SWJ Switching" help="Use SWJ to switch ther target between SWD and JTAG" name="SWJEnable" type="UInt32" value="0"/>
        <config_item description="Use deprecated SWJ Sequence" help="Use deprecated SWJ Sequence" name="UseDeprecatedSWJ" type="UInt32" value="0"/>
        <config_item description="User Output1" help="User defined hardware output pin 1 on header." name="UserOut_P1" type="UInt32" value="0"/>
        <config_item description="User Output2" help="User defined hardware output pin 2 on header." name="UserOut_P2" type="UInt32" value="0"/>
        <config_item description="User Output3" help="User defined hardware output pin 3 on header." name="UserOut_P3" type="UInt32" value="0"/>
        <config_item description="User Output4" help="User defined hardware output pin 4 on header." name="UserOut_P4" type="UInt32" value="0"/>
        <config_item description="User Output5" help="User defined hardware output pin 5 on header." name="UserOut_P5" type="UInt32" value="0"/>
        <config_item description="User Output6 and Coax" help="User defined hardware output pin 6 on header, and output co-ax connector." name="UserOut_P6_COAX" type="UInt32" value="0"/>
        <config_item description="User Output and DBGRQ" help="User defined hardware output to DBGRQ on JTAG connector" name="UserOut_DBGRQ" type="UInt32" value="0"/>
        <config_item description="Python Script" help="Python script to hook debug events and provide custom behavior" name="PythonScript" type="String"/>
        <config_item description="Power status filter interval (ms)" help="Limits the sending of power status notification messages" name="PowerFilterTime" type="Uint32" value="100"/>
        <config_item description="DSTREAM CS20 Pin Configuration" help="DSTREAM CoreSight 20 Pin Configuration" name="DSTREAMCS20" type="UInt32" value="0"/>
    </system_config_items>
    <scanchain>
        <dap canonical_name="ARMCS-DP" class="DebugPort" family="CoreSight" index="0" ir_length="4" name="ARMCS-DP" version="1.0.0">
            <data_item_list>
                <data_item description="Memory Access AP index." name="MEMORY_ACCESS_AP" type="uint32" value="0x00000000"/>
                <data_item description="Reset DP Debug Logic on Power Up" name="DP_RESET_ON_PWRUP" type="bool" value="False"/>
            </data_item_list>
            <ap_configuration>
                <access_port canonical_name="CSMEMAP" class="AccessPort" family="CoreSight" index="1" ir_length="0" name="CSMEMAP" version="1.0.0">
                    <data_item_list>
                        <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                        <data_item description="" name="AP_TYPE" type="" value="APB-AP"/>
                    </data_item_list>
                    <device_list>
                        <device canonical_name="ThunderX-r2" class="CoreExecutable" family="Cortex" index="2" ir_length="0" name="ThunderX-r2" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88000000"/>
                                <data_item description="CTI CoreSight base address" name="CTI_CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88010000"/>
                                <data_item description="JTAG timeouts enabled" name="JTAG_TIMEOUTS_ENABLED" type="bool" value="True"/>
                                <data_item description="Post Reset State" name="POST_RESET_STATE" type="enum" value="1"/>
                                <data_item description="Debug acceleration level" name="DEBUG_ACCEL" type="enum" value="0"/>
                                <data_item description="Enable continuous target state checking and DCC transfer" name="ALLOW_BACKGROUND_PROC" type="bool" value="True"/>
                                <data_item description="Use CTI for synchronized execution" name="CTI_SYNCH_START" type="bool" value="False"/>
                                <data_item description="Synchronize I-cache on leaving debug state" name="SYNC_I_CACHE" type="bool" value="True"/>
                                <data_item description="Synchronize D-cache on leaving debug state" name="SYNC_D_CACHE" type="bool" value="True"/>
                                <data_item description="I-cache maintenance behaviour" name="ICACHE_MAINTENANCE_MODE" type="enum" value="1"/>
                                <data_item description="Request power up if the core domain is found powered down" name="REQUEST_POWER_UP" type="bool" value="True"/>
                                <data_item description="Request no core power down" name="REQUEST_NO_POWER_DOWN" type="bool" value="True"/>
                                <data_item description="Clear the OS lock if it is found locked" name="CLEAR_OS_LOCK" type="bool" value="True"/>
                                <data_item description="Enable memory access mode" name="ENABLE_FAST_MEMORY_ACCESS" type="bool" value="True"/>
                                <data_item description="Number of tries for ITR register to clear after writing an instruction (0 = try forever)" name="NUM_ITE_TRIES" type="uint32" value="20"/>
                                <data_item description="Allow access to EL1 memory when in EL3" name="ALLOW_EL1_MEMACC_FROM_EL3" type="bool" value="False"/>
                                <data_item description="Reset DAP Debug using DP.CSW bits on DAP power up." name="DAP_DBG_RESET_ON_POWERUP" type="bool" value="False"/>
                                <data_item description="Set the extended TAR register on the Cavium System AP for debug." name="SET_EXT_AP_TAR" type="bool" value="False"/>
                                <data_item description="Value to use when setting the extended TAR register on the Cavium system AP" name="EXT_AP_TAR_VALUE" type="uint32" value="0x000087A0"/>
                                <data_item description="Set the MDE bit in MDSCR when using hardware breakpoints." name="SET_MDSCR_MDE" type="bool" value="False"/>
                                <data_item description="Enable ISB Hazard - override default optimisation treating ISB as NOP if no hazard detected." name="ENABLE_ISB_HAZARD" type="bool" value="True"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="CSCTI" class="Link" family="CoreSight" index="3" ir_length="0" name="CSCTI" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88010000"/>
                                <data_item description="Enable synchronized execution start with CTI" name="SYNCH_START_ENABLE" type="bool" value="false"/>
                                <data_item description="Channel to pulse on synchronized execution start" name="SYNCH_START_CHANNEL" type="uint32" value="0"/>
                                <data_item description="" name="PERIPHERAL_ID" type="" value="0x000009A8"/>
                                <data_item description="" name="JEP_ID" type="" value="0x0000043B"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="ThunderX-r2" class="CoreExecutable" family="Cortex" index="4" ir_length="0" name="ThunderX-r2" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88080000"/>
                                <data_item description="CTI CoreSight base address" name="CTI_CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88090000"/>
                                <data_item description="JTAG timeouts enabled" name="JTAG_TIMEOUTS_ENABLED" type="bool" value="True"/>
                                <data_item description="Post Reset State" name="POST_RESET_STATE" type="enum" value="1"/>
                                <data_item description="Debug acceleration level" name="DEBUG_ACCEL" type="enum" value="0"/>
                                <data_item description="Enable continuous target state checking and DCC transfer" name="ALLOW_BACKGROUND_PROC" type="bool" value="True"/>
                                <data_item description="Use CTI for synchronized execution" name="CTI_SYNCH_START" type="bool" value="False"/>
                                <data_item description="Synchronize I-cache on leaving debug state" name="SYNC_I_CACHE" type="bool" value="True"/>
                                <data_item description="Synchronize D-cache on leaving debug state" name="SYNC_D_CACHE" type="bool" value="True"/>
                                <data_item description="I-cache maintenance behaviour" name="ICACHE_MAINTENANCE_MODE" type="enum" value="1"/>
                                <data_item description="Request power up if the core domain is found powered down" name="REQUEST_POWER_UP" type="bool" value="True"/>
                                <data_item description="Request no core power down" name="REQUEST_NO_POWER_DOWN" type="bool" value="True"/>
                                <data_item description="Clear the OS lock if it is found locked" name="CLEAR_OS_LOCK" type="bool" value="True"/>
                                <data_item description="Enable memory access mode" name="ENABLE_FAST_MEMORY_ACCESS" type="bool" value="True"/>
                                <data_item description="Number of tries for ITR register to clear after writing an instruction (0 = try forever)" name="NUM_ITE_TRIES" type="uint32" value="20"/>
                                <data_item description="Allow access to EL1 memory when in EL3" name="ALLOW_EL1_MEMACC_FROM_EL3" type="bool" value="False"/>
                                <data_item description="Reset DAP Debug using DP.CSW bits on DAP power up." name="DAP_DBG_RESET_ON_POWERUP" type="bool" value="False"/>
                                <data_item description="Set the extended TAR register on the Cavium System AP for debug." name="SET_EXT_AP_TAR" type="bool" value="False"/>
                                <data_item description="Value to use when setting the extended TAR register on the Cavium system AP" name="EXT_AP_TAR_VALUE" type="uint32" value="0x000087A0"/>
                                <data_item description="Set the MDE bit in MDSCR when using hardware breakpoints." name="SET_MDSCR_MDE" type="bool" value="False"/>
                                <data_item description="Enable ISB Hazard - override default optimisation treating ISB as NOP if no hazard detected." name="ENABLE_ISB_HAZARD" type="bool" value="True"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="CSCTI" class="Link" family="CoreSight" index="5" ir_length="0" name="CSCTI" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88090000"/>
                                <data_item description="Enable synchronized execution start with CTI" name="SYNCH_START_ENABLE" type="bool" value="false"/>
                                <data_item description="Channel to pulse on synchronized execution start" name="SYNCH_START_CHANNEL" type="uint32" value="0"/>
                                <data_item description="" name="PERIPHERAL_ID" type="" value="0x000009A8"/>
                                <data_item description="" name="JEP_ID" type="" value="0x0000043B"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="ThunderX-r2" class="CoreExecutable" family="Cortex" index="6" ir_length="0" name="ThunderX-r2" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88100000"/>
                                <data_item description="CTI CoreSight base address" name="CTI_CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88110000"/>
                                <data_item description="JTAG timeouts enabled" name="JTAG_TIMEOUTS_ENABLED" type="bool" value="True"/>
                                <data_item description="Post Reset State" name="POST_RESET_STATE" type="enum" value="1"/>
                                <data_item description="Debug acceleration level" name="DEBUG_ACCEL" type="enum" value="0"/>
                                <data_item description="Enable continuous target state checking and DCC transfer" name="ALLOW_BACKGROUND_PROC" type="bool" value="True"/>
                                <data_item description="Use CTI for synchronized execution" name="CTI_SYNCH_START" type="bool" value="False"/>
                                <data_item description="Synchronize I-cache on leaving debug state" name="SYNC_I_CACHE" type="bool" value="True"/>
                                <data_item description="Synchronize D-cache on leaving debug state" name="SYNC_D_CACHE" type="bool" value="True"/>
                                <data_item description="I-cache maintenance behaviour" name="ICACHE_MAINTENANCE_MODE" type="enum" value="1"/>
                                <data_item description="Request power up if the core domain is found powered down" name="REQUEST_POWER_UP" type="bool" value="True"/>
                                <data_item description="Request no core power down" name="REQUEST_NO_POWER_DOWN" type="bool" value="True"/>
                                <data_item description="Clear the OS lock if it is found locked" name="CLEAR_OS_LOCK" type="bool" value="True"/>
                                <data_item description="Enable memory access mode" name="ENABLE_FAST_MEMORY_ACCESS" type="bool" value="True"/>
                                <data_item description="Number of tries for ITR register to clear after writing an instruction (0 = try forever)" name="NUM_ITE_TRIES" type="uint32" value="20"/>
                                <data_item description="Allow access to EL1 memory when in EL3" name="ALLOW_EL1_MEMACC_FROM_EL3" type="bool" value="False"/>
                                <data_item description="Reset DAP Debug using DP.CSW bits on DAP power up." name="DAP_DBG_RESET_ON_POWERUP" type="bool" value="False"/>
                                <data_item description="Set the extended TAR register on the Cavium System AP for debug." name="SET_EXT_AP_TAR" type="bool" value="False"/>
                                <data_item description="Value to use when setting the extended TAR register on the Cavium system AP" name="EXT_AP_TAR_VALUE" type="uint32" value="0x000087A0"/>
                                <data_item description="Set the MDE bit in MDSCR when using hardware breakpoints." name="SET_MDSCR_MDE" type="bool" value="False"/>
                                <data_item description="Enable ISB Hazard - override default optimisation treating ISB as NOP if no hazard detected." name="ENABLE_ISB_HAZARD" type="bool" value="True"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="CSCTI" class="Link" family="CoreSight" index="7" ir_length="0" name="CSCTI" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88110000"/>
                                <data_item description="Enable synchronized execution start with CTI" name="SYNCH_START_ENABLE" type="bool" value="false"/>
                                <data_item description="Channel to pulse on synchronized execution start" name="SYNCH_START_CHANNEL" type="uint32" value="0"/>
                                <data_item description="" name="PERIPHERAL_ID" type="" value="0x000009A8"/>
                                <data_item description="" name="JEP_ID" type="" value="0x0000043B"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="ThunderX-r2" class="CoreExecutable" family="Cortex" index="8" ir_length="0" name="ThunderX-r2" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88180000"/>
                                <data_item description="CTI CoreSight base address" name="CTI_CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88190000"/>
                                <data_item description="JTAG timeouts enabled" name="JTAG_TIMEOUTS_ENABLED" type="bool" value="True"/>
                                <data_item description="Post Reset State" name="POST_RESET_STATE" type="enum" value="1"/>
                                <data_item description="Debug acceleration level" name="DEBUG_ACCEL" type="enum" value="0"/>
                                <data_item description="Enable continuous target state checking and DCC transfer" name="ALLOW_BACKGROUND_PROC" type="bool" value="True"/>
                                <data_item description="Use CTI for synchronized execution" name="CTI_SYNCH_START" type="bool" value="False"/>
                                <data_item description="Synchronize I-cache on leaving debug state" name="SYNC_I_CACHE" type="bool" value="True"/>
                                <data_item description="Synchronize D-cache on leaving debug state" name="SYNC_D_CACHE" type="bool" value="True"/>
                                <data_item description="I-cache maintenance behaviour" name="ICACHE_MAINTENANCE_MODE" type="enum" value="1"/>
                                <data_item description="Request power up if the core domain is found powered down" name="REQUEST_POWER_UP" type="bool" value="True"/>
                                <data_item description="Request no core power down" name="REQUEST_NO_POWER_DOWN" type="bool" value="True"/>
                                <data_item description="Clear the OS lock if it is found locked" name="CLEAR_OS_LOCK" type="bool" value="True"/>
                                <data_item description="Enable memory access mode" name="ENABLE_FAST_MEMORY_ACCESS" type="bool" value="True"/>
                                <data_item description="Number of tries for ITR register to clear after writing an instruction (0 = try forever)" name="NUM_ITE_TRIES" type="uint32" value="20"/>
                                <data_item description="Allow access to EL1 memory when in EL3" name="ALLOW_EL1_MEMACC_FROM_EL3" type="bool" value="False"/>
                                <data_item description="Reset DAP Debug using DP.CSW bits on DAP power up." name="DAP_DBG_RESET_ON_POWERUP" type="bool" value="False"/>
                                <data_item description="Set the extended TAR register on the Cavium System AP for debug." name="SET_EXT_AP_TAR" type="bool" value="False"/>
                                <data_item description="Value to use when setting the extended TAR register on the Cavium system AP" name="EXT_AP_TAR_VALUE" type="uint32" value="0x000087A0"/>
                                <data_item description="Set the MDE bit in MDSCR when using hardware breakpoints." name="SET_MDSCR_MDE" type="bool" value="False"/>                                
                                <data_item description="Enable ISB Hazard - override default optimisation treating ISB as NOP if no hazard detected." name="ENABLE_ISB_HAZARD" type="bool" value="True"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="CSCTI" class="Link" family="CoreSight" index="9" ir_length="0" name="CSCTI" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88190000"/>
                                <data_item description="Enable synchronized execution start with CTI" name="SYNCH_START_ENABLE" type="bool" value="false"/>
                                <data_item description="Channel to pulse on synchronized execution start" name="SYNCH_START_CHANNEL" type="uint32" value="0"/>
                                <data_item description="" name="PERIPHERAL_ID" type="" value="0x000009A8"/>
                                <data_item description="" name="JEP_ID" type="" value="0x0000043B"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="ThunderX-r2" class="CoreExecutable" family="Cortex" index="10" ir_length="0" name="ThunderX-r2" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88200000"/>
                                <data_item description="CTI CoreSight base address" name="CTI_CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88210000"/>
                                <data_item description="JTAG timeouts enabled" name="JTAG_TIMEOUTS_ENABLED" type="bool" value="True"/>
                                <data_item description="Post Reset State" name="POST_RESET_STATE" type="enum" value="1"/>
                                <data_item description="Debug acceleration level" name="DEBUG_ACCEL" type="enum" value="0"/>
                                <data_item description="Enable continuous target state checking and DCC transfer" name="ALLOW_BACKGROUND_PROC" type="bool" value="True"/>
                                <data_item description="Use CTI for synchronized execution" name="CTI_SYNCH_START" type="bool" value="False"/>
                                <data_item description="Synchronize I-cache on leaving debug state" name="SYNC_I_CACHE" type="bool" value="True"/>
                                <data_item description="Synchronize D-cache on leaving debug state" name="SYNC_D_CACHE" type="bool" value="True"/>
                                <data_item description="I-cache maintenance behaviour" name="ICACHE_MAINTENANCE_MODE" type="enum" value="1"/>
                                <data_item description="Request power up if the core domain is found powered down" name="REQUEST_POWER_UP" type="bool" value="True"/>
                                <data_item description="Request no core power down" name="REQUEST_NO_POWER_DOWN" type="bool" value="True"/>
                                <data_item description="Clear the OS lock if it is found locked" name="CLEAR_OS_LOCK" type="bool" value="True"/>
                                <data_item description="Enable memory access mode" name="ENABLE_FAST_MEMORY_ACCESS" type="bool" value="True"/>
                                <data_item description="Number of tries for ITR register to clear after writing an instruction (0 = try forever)" name="NUM_ITE_TRIES" type="uint32" value="20"/>
                                <data_item description="Allow access to EL1 memory when in EL3" name="ALLOW_EL1_MEMACC_FROM_EL3" type="bool" value="False"/>
                                <data_item description="Reset DAP Debug using DP.CSW bits on DAP power up." name="DAP_DBG_RESET_ON_POWERUP" type="bool" value="False"/>
                                <data_item description="Set the extended TAR register on the Cavium System AP for debug." name="SET_EXT_AP_TAR" type="bool" value="False"/>
                                <data_item description="Value to use when setting the extended TAR register on the Cavium system AP" name="EXT_AP_TAR_VALUE" type="uint32" value="0x000087A0"/>
                                <data_item description="Set the MDE bit in MDSCR when using hardware breakpoints." name="SET_MDSCR_MDE" type="bool" value="False"/>                                
                                <data_item description="Enable ISB Hazard - override default optimisation treating ISB as NOP if no hazard detected." name="ENABLE_ISB_HAZARD" type="bool" value="True"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="CSCTI" class="Link" family="CoreSight" index="11" ir_length="0" name="CSCTI" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88210000"/>
                                <data_item description="Enable synchronized execution start with CTI" name="SYNCH_START_ENABLE" type="bool" value="false"/>
                                <data_item description="Channel to pulse on synchronized execution start" name="SYNCH_START_CHANNEL" type="uint32" value="0"/>
                                <data_item description="" name="PERIPHERAL_ID" type="" value="0x000009A8"/>
                                <data_item description="" name="JEP_ID" type="" value="0x0000043B"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="ThunderX-r2" class="CoreExecutable" family="Cortex" index="12" ir_length="0" name="ThunderX-r2" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88280000"/>
                                <data_item description="CTI CoreSight base address" name="CTI_CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88290000"/>
                                <data_item description="JTAG timeouts enabled" name="JTAG_TIMEOUTS_ENABLED" type="bool" value="True"/>
                                <data_item description="Post Reset State" name="POST_RESET_STATE" type="enum" value="1"/>
                                <data_item description="Debug acceleration level" name="DEBUG_ACCEL" type="enum" value="0"/>
                                <data_item description="Enable continuous target state checking and DCC transfer" name="ALLOW_BACKGROUND_PROC" type="bool" value="True"/>
                                <data_item description="Use CTI for synchronized execution" name="CTI_SYNCH_START" type="bool" value="False"/>
                                <data_item description="Synchronize I-cache on leaving debug state" name="SYNC_I_CACHE" type="bool" value="True"/>
                                <data_item description="Synchronize D-cache on leaving debug state" name="SYNC_D_CACHE" type="bool" value="True"/>
                                <data_item description="I-cache maintenance behaviour" name="ICACHE_MAINTENANCE_MODE" type="enum" value="1"/>
                                <data_item description="Request power up if the core domain is found powered down" name="REQUEST_POWER_UP" type="bool" value="True"/>
                                <data_item description="Request no core power down" name="REQUEST_NO_POWER_DOWN" type="bool" value="True"/>
                                <data_item description="Clear the OS lock if it is found locked" name="CLEAR_OS_LOCK" type="bool" value="True"/>
                                <data_item description="Enable memory access mode" name="ENABLE_FAST_MEMORY_ACCESS" type="bool" value="True"/>
                                <data_item description="Number of tries for ITR register to clear after writing an instruction (0 = try forever)" name="NUM_ITE_TRIES" type="uint32" value="20"/>
                                <data_item description="Allow access to EL1 memory when in EL3" name="ALLOW_EL1_MEMACC_FROM_EL3" type="bool" value="False"/>
                                <data_item description="Reset DAP Debug using DP.CSW bits on DAP power up." name="DAP_DBG_RESET_ON_POWERUP" type="bool" value="False"/>
                                <data_item description="Set the extended TAR register on the Cavium System AP for debug." name="SET_EXT_AP_TAR" type="bool" value="False"/>
                                <data_item description="Value to use when setting the extended TAR register on the Cavium system AP" name="EXT_AP_TAR_VALUE" type="uint32" value="0x000087A0"/>
                                <data_item description="Set the MDE bit in MDSCR when using hardware breakpoints." name="SET_MDSCR_MDE" type="bool" value="False"/>
                                <data_item description="Enable ISB Hazard - override default optimisation treating ISB as NOP if no hazard detected." name="ENABLE_ISB_HAZARD" type="bool" value="True"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="CSCTI" class="Link" family="CoreSight" index="13" ir_length="0" name="CSCTI" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88290000"/>
                                <data_item description="Enable synchronized execution start with CTI" name="SYNCH_START_ENABLE" type="bool" value="false"/>
                                <data_item description="Channel to pulse on synchronized execution start" name="SYNCH_START_CHANNEL" type="uint32" value="0"/>
                                <data_item description="" name="PERIPHERAL_ID" type="" value="0x000009A8"/>
                                <data_item description="" name="JEP_ID" type="" value="0x0000043B"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="ThunderX-r2" class="CoreExecutable" family="Cortex" index="14" ir_length="0" name="ThunderX-r2" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88300000"/>
                                <data_item description="CTI CoreSight base address" name="CTI_CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88310000"/>
                                <data_item description="JTAG timeouts enabled" name="JTAG_TIMEOUTS_ENABLED" type="bool" value="True"/>
                                <data_item description="Post Reset State" name="POST_RESET_STATE" type="enum" value="1"/>
                                <data_item description="Debug acceleration level" name="DEBUG_ACCEL" type="enum" value="0"/>
                                <data_item description="Enable continuous target state checking and DCC transfer" name="ALLOW_BACKGROUND_PROC" type="bool" value="True"/>
                                <data_item description="Use CTI for synchronized execution" name="CTI_SYNCH_START" type="bool" value="False"/>
                                <data_item description="Synchronize I-cache on leaving debug state" name="SYNC_I_CACHE" type="bool" value="True"/>
                                <data_item description="Synchronize D-cache on leaving debug state" name="SYNC_D_CACHE" type="bool" value="True"/>
                                <data_item description="I-cache maintenance behaviour" name="ICACHE_MAINTENANCE_MODE" type="enum" value="1"/>
                                <data_item description="Request power up if the core domain is found powered down" name="REQUEST_POWER_UP" type="bool" value="True"/>
                                <data_item description="Request no core power down" name="REQUEST_NO_POWER_DOWN" type="bool" value="True"/>
                                <data_item description="Clear the OS lock if it is found locked" name="CLEAR_OS_LOCK" type="bool" value="True"/>
                                <data_item description="Enable memory access mode" name="ENABLE_FAST_MEMORY_ACCESS" type="bool" value="True"/>
                                <data_item description="Number of tries for ITR register to clear after writing an instruction (0 = try forever)" name="NUM_ITE_TRIES" type="uint32" value="20"/>
                                <data_item description="Allow access to EL1 memory when in EL3" name="ALLOW_EL1_MEMACC_FROM_EL3" type="bool" value="False"/>
                                <data_item description="Reset DAP Debug using DP.CSW bits on DAP power up." name="DAP_DBG_RESET_ON_POWERUP" type="bool" value="False"/>
                                <data_item description="Set the extended TAR register on the Cavium System AP for debug." name="SET_EXT_AP_TAR" type="bool" value="False"/>
                                <data_item description="Value to use when setting the extended TAR register on the Cavium system AP" name="EXT_AP_TAR_VALUE" type="uint32" value="0x000087A0"/>
                                <data_item description="Set the MDE bit in MDSCR when using hardware breakpoints." name="SET_MDSCR_MDE" type="bool" value="False"/>
                                <data_item description="Enable ISB Hazard - override default optimisation treating ISB as NOP if no hazard detected." name="ENABLE_ISB_HAZARD" type="bool" value="True"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="CSCTI" class="Link" family="CoreSight" index="15" ir_length="0" name="CSCTI" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88310000"/>
                                <data_item description="Enable synchronized execution start with CTI" name="SYNCH_START_ENABLE" type="bool" value="false"/>
                                <data_item description="Channel to pulse on synchronized execution start" name="SYNCH_START_CHANNEL" type="uint32" value="0"/>
                                <data_item description="" name="PERIPHERAL_ID" type="" value="0x000009A8"/>
                                <data_item description="" name="JEP_ID" type="" value="0x0000043B"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="ThunderX-r2" class="CoreExecutable" family="Cortex" index="16" ir_length="0" name="ThunderX-r2" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88380000"/>
                                <data_item description="CTI CoreSight base address" name="CTI_CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88390000"/>
                                <data_item description="JTAG timeouts enabled" name="JTAG_TIMEOUTS_ENABLED" type="bool" value="True"/>
                                <data_item description="Post Reset State" name="POST_RESET_STATE" type="enum" value="1"/>
                                <data_item description="Debug acceleration level" name="DEBUG_ACCEL" type="enum" value="0"/>
                                <data_item description="Enable continuous target state checking and DCC transfer" name="ALLOW_BACKGROUND_PROC" type="bool" value="True"/>
                                <data_item description="Use CTI for synchronized execution" name="CTI_SYNCH_START" type="bool" value="False"/>
                                <data_item description="Synchronize I-cache on leaving debug state" name="SYNC_I_CACHE" type="bool" value="True"/>
                                <data_item description="Synchronize D-cache on leaving debug state" name="SYNC_D_CACHE" type="bool" value="True"/>
                                <data_item description="I-cache maintenance behaviour" name="ICACHE_MAINTENANCE_MODE" type="enum" value="1"/>
                                <data_item description="Request power up if the core domain is found powered down" name="REQUEST_POWER_UP" type="bool" value="True"/>
                                <data_item description="Request no core power down" name="REQUEST_NO_POWER_DOWN" type="bool" value="True"/>
                                <data_item description="Clear the OS lock if it is found locked" name="CLEAR_OS_LOCK" type="bool" value="True"/>
                                <data_item description="Enable memory access mode" name="ENABLE_FAST_MEMORY_ACCESS" type="bool" value="True"/>
                                <data_item description="Number of tries for ITR register to clear after writing an instruction (0 = try forever)" name="NUM_ITE_TRIES" type="uint32" value="20"/>
                                <data_item description="Allow access to EL1 memory when in EL3" name="ALLOW_EL1_MEMACC_FROM_EL3" type="bool" value="False"/>
                                <data_item description="Reset DAP Debug using DP.CSW bits on DAP power up." name="DAP_DBG_RESET_ON_POWERUP" type="bool" value="False"/>
                                <data_item description="Set the extended TAR register on the Cavium System AP for debug." name="SET_EXT_AP_TAR" type="bool" value="False"/>
                                <data_item description="Value to use when setting the extended TAR register on the Cavium system AP" name="EXT_AP_TAR_VALUE" type="uint32" value="0x000087A0"/>
                                <data_item description="Set the MDE bit in MDSCR when using hardware breakpoints." name="SET_MDSCR_MDE" type="bool" value="False"/>
                                <data_item description="Enable ISB Hazard - override default optimisation treating ISB as NOP if no hazard detected." name="ENABLE_ISB_HAZARD" type="bool" value="True"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="CSCTI" class="Link" family="CoreSight" index="17" ir_length="0" name="CSCTI" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88390000"/>
                                <data_item description="Enable synchronized execution start with CTI" name="SYNCH_START_ENABLE" type="bool" value="false"/>
                                <data_item description="Channel to pulse on synchronized execution start" name="SYNCH_START_CHANNEL" type="uint32" value="0"/>
                                <data_item description="" name="PERIPHERAL_ID" type="" value="0x000009A8"/>
                                <data_item description="" name="JEP_ID" type="" value="0x0000043B"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="ThunderX-r2" class="CoreExecutable" family="Cortex" index="18" ir_length="0" name="ThunderX-r2" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88400000"/>
                                <data_item description="CTI CoreSight base address" name="CTI_CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88410000"/>
                                <data_item description="JTAG timeouts enabled" name="JTAG_TIMEOUTS_ENABLED" type="bool" value="True"/>
                                <data_item description="Post Reset State" name="POST_RESET_STATE" type="enum" value="1"/>
                                <data_item description="Debug acceleration level" name="DEBUG_ACCEL" type="enum" value="0"/>
                                <data_item description="Enable continuous target state checking and DCC transfer" name="ALLOW_BACKGROUND_PROC" type="bool" value="True"/>
                                <data_item description="Use CTI for synchronized execution" name="CTI_SYNCH_START" type="bool" value="False"/>
                                <data_item description="Synchronize I-cache on leaving debug state" name="SYNC_I_CACHE" type="bool" value="True"/>
                                <data_item description="Synchronize D-cache on leaving debug state" name="SYNC_D_CACHE" type="bool" value="True"/>
                                <data_item description="I-cache maintenance behaviour" name="ICACHE_MAINTENANCE_MODE" type="enum" value="1"/>
                                <data_item description="Request power up if the core domain is found powered down" name="REQUEST_POWER_UP" type="bool" value="True"/>
                                <data_item description="Request no core power down" name="REQUEST_NO_POWER_DOWN" type="bool" value="True"/>
                                <data_item description="Clear the OS lock if it is found locked" name="CLEAR_OS_LOCK" type="bool" value="True"/>
                                <data_item description="Enable memory access mode" name="ENABLE_FAST_MEMORY_ACCESS" type="bool" value="True"/>
                                <data_item description="Number of tries for ITR register to clear after writing an instruction (0 = try forever)" name="NUM_ITE_TRIES" type="uint32" value="20"/>
                                <data_item description="Allow access to EL1 memory when in EL3" name="ALLOW_EL1_MEMACC_FROM_EL3" type="bool" value="False"/>
                                <data_item description="Reset DAP Debug using DP.CSW bits on DAP power up." name="DAP_DBG_RESET_ON_POWERUP" type="bool" value="False"/>
                                <data_item description="Set the extended TAR register on the Cavium System AP for debug." name="SET_EXT_AP_TAR" type="bool" value="False"/>
                                <data_item description="Value to use when setting the extended TAR register on the Cavium system AP" name="EXT_AP_TAR_VALUE" type="uint32" value="0x000087A0"/>
                                <data_item description="Set the MDE bit in MDSCR when using hardware breakpoints." name="SET_MDSCR_MDE" type="bool" value="False"/>
                                <data_item description="Enable ISB Hazard - override default optimisation treating ISB as NOP if no hazard detected." name="ENABLE_ISB_HAZARD" type="bool" value="True"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="CSCTI" class="Link" family="CoreSight" index="19" ir_length="0" name="CSCTI" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88410000"/>
                                <data_item description="Enable synchronized execution start with CTI" name="SYNCH_START_ENABLE" type="bool" value="false"/>
                                <data_item description="Channel to pulse on synchronized execution start" name="SYNCH_START_CHANNEL" type="uint32" value="0"/>
                                <data_item description="" name="PERIPHERAL_ID" type="" value="0x000009A8"/>
                                <data_item description="" name="JEP_ID" type="" value="0x0000043B"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="ThunderX-r2" class="CoreExecutable" family="Cortex" index="20" ir_length="0" name="ThunderX-r2" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88480000"/>
                                <data_item description="CTI CoreSight base address" name="CTI_CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88490000"/>
                                <data_item description="JTAG timeouts enabled" name="JTAG_TIMEOUTS_ENABLED" type="bool" value="True"/>
                                <data_item description="Post Reset State" name="POST_RESET_STATE" type="enum" value="1"/>
                                <data_item description="Debug acceleration level" name="DEBUG_ACCEL" type="enum" value="0"/>
                                <data_item description="Enable continuous target state checking and DCC transfer" name="ALLOW_BACKGROUND_PROC" type="bool" value="True"/>
                                <data_item description="Use CTI for synchronized execution" name="CTI_SYNCH_START" type="bool" value="False"/>
                                <data_item description="Synchronize I-cache on leaving debug state" name="SYNC_I_CACHE" type="bool" value="True"/>
                                <data_item description="Synchronize D-cache on leaving debug state" name="SYNC_D_CACHE" type="bool" value="True"/>
                                <data_item description="I-cache maintenance behaviour" name="ICACHE_MAINTENANCE_MODE" type="enum" value="1"/>
                                <data_item description="Request power up if the core domain is found powered down" name="REQUEST_POWER_UP" type="bool" value="True"/>
                                <data_item description="Request no core power down" name="REQUEST_NO_POWER_DOWN" type="bool" value="True"/>
                                <data_item description="Clear the OS lock if it is found locked" name="CLEAR_OS_LOCK" type="bool" value="True"/>
                                <data_item description="Enable memory access mode" name="ENABLE_FAST_MEMORY_ACCESS" type="bool" value="True"/>
                                <data_item description="Number of tries for ITR register to clear after writing an instruction (0 = try forever)" name="NUM_ITE_TRIES" type="uint32" value="20"/>
                                <data_item description="Allow access to EL1 memory when in EL3" name="ALLOW_EL1_MEMACC_FROM_EL3" type="bool" value="False"/>
                                <data_item description="Reset DAP Debug using DP.CSW bits on DAP power up." name="DAP_DBG_RESET_ON_POWERUP" type="bool" value="False"/>
                                <data_item description="Set the extended TAR register on the Cavium System AP for debug." name="SET_EXT_AP_TAR" type="bool" value="False"/>
                                <data_item description="Value to use when setting the extended TAR register on the Cavium system AP" name="EXT_AP_TAR_VALUE" type="uint32" value="0x000087A0"/>
                                <data_item description="Set the MDE bit in MDSCR when using hardware breakpoints." name="SET_MDSCR_MDE" type="bool" value="False"/>
                                <data_item description="Enable ISB Hazard - override default optimisation treating ISB as NOP if no hazard detected." name="ENABLE_ISB_HAZARD" type="bool" value="True"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="CSCTI" class="Link" family="CoreSight" index="21" ir_length="0" name="CSCTI" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88490000"/>
                                <data_item description="Enable synchronized execution start with CTI" name="SYNCH_START_ENABLE" type="bool" value="false"/>
                                <data_item description="Channel to pulse on synchronized execution start" name="SYNCH_START_CHANNEL" type="uint32" value="0"/>
                                <data_item description="" name="PERIPHERAL_ID" type="" value="0x000009A8"/>
                                <data_item description="" name="JEP_ID" type="" value="0x0000043B"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="ThunderX-r2" class="CoreExecutable" family="Cortex" index="22" ir_length="0" name="ThunderX-r2" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88500000"/>
                                <data_item description="CTI CoreSight base address" name="CTI_CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88510000"/>
                                <data_item description="JTAG timeouts enabled" name="JTAG_TIMEOUTS_ENABLED" type="bool" value="True"/>
                                <data_item description="Post Reset State" name="POST_RESET_STATE" type="enum" value="1"/>
                                <data_item description="Debug acceleration level" name="DEBUG_ACCEL" type="enum" value="0"/>
                                <data_item description="Enable continuous target state checking and DCC transfer" name="ALLOW_BACKGROUND_PROC" type="bool" value="True"/>
                                <data_item description="Use CTI for synchronized execution" name="CTI_SYNCH_START" type="bool" value="False"/>
                                <data_item description="Synchronize I-cache on leaving debug state" name="SYNC_I_CACHE" type="bool" value="True"/>
                                <data_item description="Synchronize D-cache on leaving debug state" name="SYNC_D_CACHE" type="bool" value="True"/>
                                <data_item description="I-cache maintenance behaviour" name="ICACHE_MAINTENANCE_MODE" type="enum" value="1"/>
                                <data_item description="Request power up if the core domain is found powered down" name="REQUEST_POWER_UP" type="bool" value="True"/>
                                <data_item description="Request no core power down" name="REQUEST_NO_POWER_DOWN" type="bool" value="True"/>
                                <data_item description="Clear the OS lock if it is found locked" name="CLEAR_OS_LOCK" type="bool" value="True"/>
                                <data_item description="Enable memory access mode" name="ENABLE_FAST_MEMORY_ACCESS" type="bool" value="True"/>
                                <data_item description="Number of tries for ITR register to clear after writing an instruction (0 = try forever)" name="NUM_ITE_TRIES" type="uint32" value="20"/>
                                <data_item description="Allow access to EL1 memory when in EL3" name="ALLOW_EL1_MEMACC_FROM_EL3" type="bool" value="False"/>
                                <data_item description="Reset DAP Debug using DP.CSW bits on DAP power up." name="DAP_DBG_RESET_ON_POWERUP" type="bool" value="False"/>
                                <data_item description="Set the extended TAR register on the Cavium System AP for debug." name="SET_EXT_AP_TAR" type="bool" value="False"/>
                                <data_item description="Value to use when setting the extended TAR register on the Cavium system AP" name="EXT_AP_TAR_VALUE" type="uint32" value="0x000087A0"/>
                                <data_item description="Set the MDE bit in MDSCR when using hardware breakpoints." name="SET_MDSCR_MDE" type="bool" value="False"/>
                                <data_item description="Enable ISB Hazard - override default optimisation treating ISB as NOP if no hazard detected." name="ENABLE_ISB_HAZARD" type="bool" value="True"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="CSCTI" class="Link" family="CoreSight" index="23" ir_length="0" name="CSCTI" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88510000"/>
                                <data_item description="Enable synchronized execution start with CTI" name="SYNCH_START_ENABLE" type="bool" value="false"/>
                                <data_item description="Channel to pulse on synchronized execution start" name="SYNCH_START_CHANNEL" type="uint32" value="0"/>
                                <data_item description="" name="PERIPHERAL_ID" type="" value="0x000009A8"/>
                                <data_item description="" name="JEP_ID" type="" value="0x0000043B"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="ThunderX-r2" class="CoreExecutable" family="Cortex" index="24" ir_length="0" name="ThunderX-r2" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88580000"/>
                                <data_item description="CTI CoreSight base address" name="CTI_CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88590000"/>
                                <data_item description="JTAG timeouts enabled" name="JTAG_TIMEOUTS_ENABLED" type="bool" value="True"/>
                                <data_item description="Post Reset State" name="POST_RESET_STATE" type="enum" value="1"/>
                                <data_item description="Debug acceleration level" name="DEBUG_ACCEL" type="enum" value="0"/>
                                <data_item description="Enable continuous target state checking and DCC transfer" name="ALLOW_BACKGROUND_PROC" type="bool" value="True"/>
                                <data_item description="Use CTI for synchronized execution" name="CTI_SYNCH_START" type="bool" value="False"/>
                                <data_item description="Synchronize I-cache on leaving debug state" name="SYNC_I_CACHE" type="bool" value="True"/>
                                <data_item description="Synchronize D-cache on leaving debug state" name="SYNC_D_CACHE" type="bool" value="True"/>
                                <data_item description="I-cache maintenance behaviour" name="ICACHE_MAINTENANCE_MODE" type="enum" value="1"/>
                                <data_item description="Request power up if the core domain is found powered down" name="REQUEST_POWER_UP" type="bool" value="True"/>
                                <data_item description="Request no core power down" name="REQUEST_NO_POWER_DOWN" type="bool" value="True"/>
                                <data_item description="Clear the OS lock if it is found locked" name="CLEAR_OS_LOCK" type="bool" value="True"/>
                                <data_item description="Enable memory access mode" name="ENABLE_FAST_MEMORY_ACCESS" type="bool" value="True"/>
                                <data_item description="Number of tries for ITR register to clear after writing an instruction (0 = try forever)" name="NUM_ITE_TRIES" type="uint32" value="20"/>
                                <data_item description="Allow access to EL1 memory when in EL3" name="ALLOW_EL1_MEMACC_FROM_EL3" type="bool" value="False"/>
                                <data_item description="Reset DAP Debug using DP.CSW bits on DAP power up." name="DAP_DBG_RESET_ON_POWERUP" type="bool" value="False"/>
                                <data_item description="Set the extended TAR register on the Cavium System AP for debug." name="SET_EXT_AP_TAR" type="bool" value="False"/>
                                <data_item description="Value to use when setting the extended TAR register on the Cavium system AP" name="EXT_AP_TAR_VALUE" type="uint32" value="0x000087A0"/>
                                <data_item description="Set the MDE bit in MDSCR when using hardware breakpoints." name="SET_MDSCR_MDE" type="bool" value="False"/>
                                <data_item description="Enable ISB Hazard - override default optimisation treating ISB as NOP if no hazard detected." name="ENABLE_ISB_HAZARD" type="bool" value="True"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="CSCTI" class="Link" family="CoreSight" index="25" ir_length="0" name="CSCTI" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88590000"/>
                                <data_item description="Enable synchronized execution start with CTI" name="SYNCH_START_ENABLE" type="bool" value="false"/>
                                <data_item description="Channel to pulse on synchronized execution start" name="SYNCH_START_CHANNEL" type="uint32" value="0"/>
                                <data_item description="" name="PERIPHERAL_ID" type="" value="0x000009A8"/>
                                <data_item description="" name="JEP_ID" type="" value="0x0000043B"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="ThunderX-r2" class="CoreExecutable" family="Cortex" index="26" ir_length="0" name="ThunderX-r2" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88600000"/>
                                <data_item description="CTI CoreSight base address" name="CTI_CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88610000"/>
                                <data_item description="JTAG timeouts enabled" name="JTAG_TIMEOUTS_ENABLED" type="bool" value="True"/>
                                <data_item description="Post Reset State" name="POST_RESET_STATE" type="enum" value="1"/>
                                <data_item description="Debug acceleration level" name="DEBUG_ACCEL" type="enum" value="0"/>
                                <data_item description="Enable continuous target state checking and DCC transfer" name="ALLOW_BACKGROUND_PROC" type="bool" value="True"/>
                                <data_item description="Use CTI for synchronized execution" name="CTI_SYNCH_START" type="bool" value="False"/>
                                <data_item description="Synchronize I-cache on leaving debug state" name="SYNC_I_CACHE" type="bool" value="True"/>
                                <data_item description="Synchronize D-cache on leaving debug state" name="SYNC_D_CACHE" type="bool" value="True"/>
                                <data_item description="I-cache maintenance behaviour" name="ICACHE_MAINTENANCE_MODE" type="enum" value="1"/>
                                <data_item description="Request power up if the core domain is found powered down" name="REQUEST_POWER_UP" type="bool" value="True"/>
                                <data_item description="Request no core power down" name="REQUEST_NO_POWER_DOWN" type="bool" value="True"/>
                                <data_item description="Clear the OS lock if it is found locked" name="CLEAR_OS_LOCK" type="bool" value="True"/>
                                <data_item description="Enable memory access mode" name="ENABLE_FAST_MEMORY_ACCESS" type="bool" value="True"/>
                                <data_item description="Number of tries for ITR register to clear after writing an instruction (0 = try forever)" name="NUM_ITE_TRIES" type="uint32" value="20"/>
                                <data_item description="Allow access to EL1 memory when in EL3" name="ALLOW_EL1_MEMACC_FROM_EL3" type="bool" value="False"/>
                                <data_item description="Reset DAP Debug using DP.CSW bits on DAP power up." name="DAP_DBG_RESET_ON_POWERUP" type="bool" value="False"/>
                                <data_item description="Set the extended TAR register on the Cavium System AP for debug." name="SET_EXT_AP_TAR" type="bool" value="False"/>
                                <data_item description="Value to use when setting the extended TAR register on the Cavium system AP" name="EXT_AP_TAR_VALUE" type="uint32" value="0x000087A0"/>
                                <data_item description="Set the MDE bit in MDSCR when using hardware breakpoints." name="SET_MDSCR_MDE" type="bool" value="False"/>
                                <data_item description="Enable ISB Hazard - override default optimisation treating ISB as NOP if no hazard detected." name="ENABLE_ISB_HAZARD" type="bool" value="True"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="CSCTI" class="Link" family="CoreSight" index="27" ir_length="0" name="CSCTI" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88610000"/>
                                <data_item description="Enable synchronized execution start with CTI" name="SYNCH_START_ENABLE" type="bool" value="false"/>
                                <data_item description="Channel to pulse on synchronized execution start" name="SYNCH_START_CHANNEL" type="uint32" value="0"/>
                                <data_item description="" name="PERIPHERAL_ID" type="" value="0x000009A8"/>
                                <data_item description="" name="JEP_ID" type="" value="0x0000043B"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="ThunderX-r2" class="CoreExecutable" family="Cortex" index="28" ir_length="0" name="ThunderX-r2" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88680000"/>
                                <data_item description="CTI CoreSight base address" name="CTI_CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88690000"/>
                                <data_item description="JTAG timeouts enabled" name="JTAG_TIMEOUTS_ENABLED" type="bool" value="True"/>
                                <data_item description="Post Reset State" name="POST_RESET_STATE" type="enum" value="1"/>
                                <data_item description="Debug acceleration level" name="DEBUG_ACCEL" type="enum" value="0"/>
                                <data_item description="Enable continuous target state checking and DCC transfer" name="ALLOW_BACKGROUND_PROC" type="bool" value="True"/>
                                <data_item description="Use CTI for synchronized execution" name="CTI_SYNCH_START" type="bool" value="False"/>
                                <data_item description="Synchronize I-cache on leaving debug state" name="SYNC_I_CACHE" type="bool" value="True"/>
                                <data_item description="Synchronize D-cache on leaving debug state" name="SYNC_D_CACHE" type="bool" value="True"/>
                                <data_item description="I-cache maintenance behaviour" name="ICACHE_MAINTENANCE_MODE" type="enum" value="1"/>
                                <data_item description="Request power up if the core domain is found powered down" name="REQUEST_POWER_UP" type="bool" value="True"/>
                                <data_item description="Request no core power down" name="REQUEST_NO_POWER_DOWN" type="bool" value="True"/>
                                <data_item description="Clear the OS lock if it is found locked" name="CLEAR_OS_LOCK" type="bool" value="True"/>
                                <data_item description="Enable memory access mode" name="ENABLE_FAST_MEMORY_ACCESS" type="bool" value="True"/>
                                <data_item description="Number of tries for ITR register to clear after writing an instruction (0 = try forever)" name="NUM_ITE_TRIES" type="uint32" value="20"/>
                                <data_item description="Allow access to EL1 memory when in EL3" name="ALLOW_EL1_MEMACC_FROM_EL3" type="bool" value="False"/>
                                <data_item description="Reset DAP Debug using DP.CSW bits on DAP power up." name="DAP_DBG_RESET_ON_POWERUP" type="bool" value="False"/>
                                <data_item description="Set the extended TAR register on the Cavium System AP for debug." name="SET_EXT_AP_TAR" type="bool" value="False"/>
                                <data_item description="Value to use when setting the extended TAR register on the Cavium system AP" name="EXT_AP_TAR_VALUE" type="uint32" value="0x000087A0"/>
                                <data_item description="Set the MDE bit in MDSCR when using hardware breakpoints." name="SET_MDSCR_MDE" type="bool" value="False"/>
                                <data_item description="Enable ISB Hazard - override default optimisation treating ISB as NOP if no hazard detected." name="ENABLE_ISB_HAZARD" type="bool" value="True"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="CSCTI" class="Link" family="CoreSight" index="29" ir_length="0" name="CSCTI" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88690000"/>
                                <data_item description="Enable synchronized execution start with CTI" name="SYNCH_START_ENABLE" type="bool" value="false"/>
                                <data_item description="Channel to pulse on synchronized execution start" name="SYNCH_START_CHANNEL" type="uint32" value="0"/>
                                <data_item description="" name="PERIPHERAL_ID" type="" value="0x000009A8"/>
                                <data_item description="" name="JEP_ID" type="" value="0x0000043B"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="ThunderX-r2" class="CoreExecutable" family="Cortex" index="30" ir_length="0" name="ThunderX-r2" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88700000"/>
                                <data_item description="CTI CoreSight base address" name="CTI_CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88710000"/>
                                <data_item description="JTAG timeouts enabled" name="JTAG_TIMEOUTS_ENABLED" type="bool" value="True"/>
                                <data_item description="Post Reset State" name="POST_RESET_STATE" type="enum" value="1"/>
                                <data_item description="Debug acceleration level" name="DEBUG_ACCEL" type="enum" value="0"/>
                                <data_item description="Enable continuous target state checking and DCC transfer" name="ALLOW_BACKGROUND_PROC" type="bool" value="True"/>
                                <data_item description="Use CTI for synchronized execution" name="CTI_SYNCH_START" type="bool" value="False"/>
                                <data_item description="Synchronize I-cache on leaving debug state" name="SYNC_I_CACHE" type="bool" value="True"/>
                                <data_item description="Synchronize D-cache on leaving debug state" name="SYNC_D_CACHE" type="bool" value="True"/>
                                <data_item description="I-cache maintenance behaviour" name="ICACHE_MAINTENANCE_MODE" type="enum" value="1"/>
                                <data_item description="Request power up if the core domain is found powered down" name="REQUEST_POWER_UP" type="bool" value="True"/>
                                <data_item description="Request no core power down" name="REQUEST_NO_POWER_DOWN" type="bool" value="True"/>
                                <data_item description="Clear the OS lock if it is found locked" name="CLEAR_OS_LOCK" type="bool" value="True"/>
                                <data_item description="Enable memory access mode" name="ENABLE_FAST_MEMORY_ACCESS" type="bool" value="True"/>
                                <data_item description="Number of tries for ITR register to clear after writing an instruction (0 = try forever)" name="NUM_ITE_TRIES" type="uint32" value="20"/>
                                <data_item description="Allow access to EL1 memory when in EL3" name="ALLOW_EL1_MEMACC_FROM_EL3" type="bool" value="False"/>
                                <data_item description="Reset DAP Debug using DP.CSW bits on DAP power up." name="DAP_DBG_RESET_ON_POWERUP" type="bool" value="False"/>
                                <data_item description="Set the extended TAR register on the Cavium System AP for debug." name="SET_EXT_AP_TAR" type="bool" value="False"/>
                                <data_item description="Value to use when setting the extended TAR register on the Cavium system AP" name="EXT_AP_TAR_VALUE" type="uint32" value="0x000087A0"/>
                                <data_item description="Set the MDE bit in MDSCR when using hardware breakpoints." name="SET_MDSCR_MDE" type="bool" value="False"/>
                                <data_item description="Enable ISB Hazard - override default optimisation treating ISB as NOP if no hazard detected." name="ENABLE_ISB_HAZARD" type="bool" value="True"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="CSCTI" class="Link" family="CoreSight" index="31" ir_length="0" name="CSCTI" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88710000"/>
                                <data_item description="Enable synchronized execution start with CTI" name="SYNCH_START_ENABLE" type="bool" value="false"/>
                                <data_item description="Channel to pulse on synchronized execution start" name="SYNCH_START_CHANNEL" type="uint32" value="0"/>
                                <data_item description="" name="PERIPHERAL_ID" type="" value="0x000009A8"/>
                                <data_item description="" name="JEP_ID" type="" value="0x0000043B"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="ThunderX-r2" class="CoreExecutable" family="Cortex" index="32" ir_length="0" name="ThunderX-r2" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88780000"/>
                                <data_item description="CTI CoreSight base address" name="CTI_CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88790000"/>
                                <data_item description="JTAG timeouts enabled" name="JTAG_TIMEOUTS_ENABLED" type="bool" value="True"/>
                                <data_item description="Post Reset State" name="POST_RESET_STATE" type="enum" value="1"/>
                                <data_item description="Debug acceleration level" name="DEBUG_ACCEL" type="enum" value="0"/>
                                <data_item description="Enable continuous target state checking and DCC transfer" name="ALLOW_BACKGROUND_PROC" type="bool" value="True"/>
                                <data_item description="Use CTI for synchronized execution" name="CTI_SYNCH_START" type="bool" value="False"/>
                                <data_item description="Synchronize I-cache on leaving debug state" name="SYNC_I_CACHE" type="bool" value="True"/>
                                <data_item description="Synchronize D-cache on leaving debug state" name="SYNC_D_CACHE" type="bool" value="True"/>
                                <data_item description="I-cache maintenance behaviour" name="ICACHE_MAINTENANCE_MODE" type="enum" value="1"/>
                                <data_item description="Request power up if the core domain is found powered down" name="REQUEST_POWER_UP" type="bool" value="True"/>
                                <data_item description="Request no core power down" name="REQUEST_NO_POWER_DOWN" type="bool" value="True"/>
                                <data_item description="Clear the OS lock if it is found locked" name="CLEAR_OS_LOCK" type="bool" value="True"/>
                                <data_item description="Enable memory access mode" name="ENABLE_FAST_MEMORY_ACCESS" type="bool" value="True"/>
                                <data_item description="Number of tries for ITR register to clear after writing an instruction (0 = try forever)" name="NUM_ITE_TRIES" type="uint32" value="20"/>
                                <data_item description="Allow access to EL1 memory when in EL3" name="ALLOW_EL1_MEMACC_FROM_EL3" type="bool" value="False"/>
                                <data_item description="Reset DAP Debug using DP.CSW bits on DAP power up." name="DAP_DBG_RESET_ON_POWERUP" type="bool" value="False"/>
                                <data_item description="Set the extended TAR register on the Cavium System AP for debug." name="SET_EXT_AP_TAR" type="bool" value="False"/>
                                <data_item description="Value to use when setting the extended TAR register on the Cavium system AP" name="EXT_AP_TAR_VALUE" type="uint32" value="0x000087A0"/>
                                <data_item description="Set the MDE bit in MDSCR when using hardware breakpoints." name="SET_MDSCR_MDE" type="bool" value="False"/>
                                <data_item description="Enable ISB Hazard - override default optimisation treating ISB as NOP if no hazard detected." name="ENABLE_ISB_HAZARD" type="bool" value="True"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="CSCTI" class="Link" family="CoreSight" index="33" ir_length="0" name="CSCTI" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88790000"/>
                                <data_item description="Enable synchronized execution start with CTI" name="SYNCH_START_ENABLE" type="bool" value="false"/>
                                <data_item description="Channel to pulse on synchronized execution start" name="SYNCH_START_CHANNEL" type="uint32" value="0"/>
                                <data_item description="" name="PERIPHERAL_ID" type="" value="0x000009A8"/>
                                <data_item description="" name="JEP_ID" type="" value="0x0000043B"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="ThunderX-r2" class="CoreExecutable" family="Cortex" index="34" ir_length="0" name="ThunderX-r2" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88800000"/>
                                <data_item description="CTI CoreSight base address" name="CTI_CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88810000"/>
                                <data_item description="JTAG timeouts enabled" name="JTAG_TIMEOUTS_ENABLED" type="bool" value="True"/>
                                <data_item description="Post Reset State" name="POST_RESET_STATE" type="enum" value="1"/>
                                <data_item description="Debug acceleration level" name="DEBUG_ACCEL" type="enum" value="0"/>
                                <data_item description="Enable continuous target state checking and DCC transfer" name="ALLOW_BACKGROUND_PROC" type="bool" value="True"/>
                                <data_item description="Use CTI for synchronized execution" name="CTI_SYNCH_START" type="bool" value="False"/>
                                <data_item description="Synchronize I-cache on leaving debug state" name="SYNC_I_CACHE" type="bool" value="True"/>
                                <data_item description="Synchronize D-cache on leaving debug state" name="SYNC_D_CACHE" type="bool" value="True"/>
                                <data_item description="I-cache maintenance behaviour" name="ICACHE_MAINTENANCE_MODE" type="enum" value="1"/>
                                <data_item description="Request power up if the core domain is found powered down" name="REQUEST_POWER_UP" type="bool" value="True"/>
                                <data_item description="Request no core power down" name="REQUEST_NO_POWER_DOWN" type="bool" value="True"/>
                                <data_item description="Clear the OS lock if it is found locked" name="CLEAR_OS_LOCK" type="bool" value="True"/>
                                <data_item description="Enable memory access mode" name="ENABLE_FAST_MEMORY_ACCESS" type="bool" value="True"/>
                                <data_item description="Number of tries for ITR register to clear after writing an instruction (0 = try forever)" name="NUM_ITE_TRIES" type="uint32" value="20"/>
                                <data_item description="Allow access to EL1 memory when in EL3" name="ALLOW_EL1_MEMACC_FROM_EL3" type="bool" value="False"/>
                                <data_item description="Reset DAP Debug using DP.CSW bits on DAP power up." name="DAP_DBG_RESET_ON_POWERUP" type="bool" value="False"/>
                                <data_item description="Set the extended TAR register on the Cavium System AP for debug." name="SET_EXT_AP_TAR" type="bool" value="False"/>
                                <data_item description="Value to use when setting the extended TAR register on the Cavium system AP" name="EXT_AP_TAR_VALUE" type="uint32" value="0x000087A0"/>
                                <data_item description="Set the MDE bit in MDSCR when using hardware breakpoints." name="SET_MDSCR_MDE" type="bool" value="False"/>
                                <data_item description="Enable ISB Hazard - override default optimisation treating ISB as NOP if no hazard detected." name="ENABLE_ISB_HAZARD" type="bool" value="True"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="CSCTI" class="Link" family="CoreSight" index="35" ir_length="0" name="CSCTI" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88810000"/>
                                <data_item description="Enable synchronized execution start with CTI" name="SYNCH_START_ENABLE" type="bool" value="false"/>
                                <data_item description="Channel to pulse on synchronized execution start" name="SYNCH_START_CHANNEL" type="uint32" value="0"/>
                                <data_item description="" name="PERIPHERAL_ID" type="" value="0x000009A8"/>
                                <data_item description="" name="JEP_ID" type="" value="0x0000043B"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="ThunderX-r2" class="CoreExecutable" family="Cortex" index="36" ir_length="0" name="ThunderX-r2" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88880000"/>
                                <data_item description="CTI CoreSight base address" name="CTI_CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88890000"/>
                                <data_item description="JTAG timeouts enabled" name="JTAG_TIMEOUTS_ENABLED" type="bool" value="True"/>
                                <data_item description="Post Reset State" name="POST_RESET_STATE" type="enum" value="1"/>
                                <data_item description="Debug acceleration level" name="DEBUG_ACCEL" type="enum" value="0"/>
                                <data_item description="Enable continuous target state checking and DCC transfer" name="ALLOW_BACKGROUND_PROC" type="bool" value="True"/>
                                <data_item description="Use CTI for synchronized execution" name="CTI_SYNCH_START" type="bool" value="False"/>
                                <data_item description="Synchronize I-cache on leaving debug state" name="SYNC_I_CACHE" type="bool" value="True"/>
                                <data_item description="Synchronize D-cache on leaving debug state" name="SYNC_D_CACHE" type="bool" value="True"/>
                                <data_item description="I-cache maintenance behaviour" name="ICACHE_MAINTENANCE_MODE" type="enum" value="1"/>
                                <data_item description="Request power up if the core domain is found powered down" name="REQUEST_POWER_UP" type="bool" value="True"/>
                                <data_item description="Request no core power down" name="REQUEST_NO_POWER_DOWN" type="bool" value="True"/>
                                <data_item description="Clear the OS lock if it is found locked" name="CLEAR_OS_LOCK" type="bool" value="True"/>
                                <data_item description="Enable memory access mode" name="ENABLE_FAST_MEMORY_ACCESS" type="bool" value="True"/>
                                <data_item description="Number of tries for ITR register to clear after writing an instruction (0 = try forever)" name="NUM_ITE_TRIES" type="uint32" value="20"/>
                                <data_item description="Allow access to EL1 memory when in EL3" name="ALLOW_EL1_MEMACC_FROM_EL3" type="bool" value="False"/>
                                <data_item description="Reset DAP Debug using DP.CSW bits on DAP power up." name="DAP_DBG_RESET_ON_POWERUP" type="bool" value="False"/>
                                <data_item description="Set the extended TAR register on the Cavium System AP for debug." name="SET_EXT_AP_TAR" type="bool" value="False"/>
                                <data_item description="Value to use when setting the extended TAR register on the Cavium system AP" name="EXT_AP_TAR_VALUE" type="uint32" value="0x000087A0"/>
                                <data_item description="Set the MDE bit in MDSCR when using hardware breakpoints." name="SET_MDSCR_MDE" type="bool" value="False"/>
                                <data_item description="Enable ISB Hazard - override default optimisation treating ISB as NOP if no hazard detected." name="ENABLE_ISB_HAZARD" type="bool" value="True"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="CSCTI" class="Link" family="CoreSight" index="37" ir_length="0" name="CSCTI" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88890000"/>
                                <data_item description="Enable synchronized execution start with CTI" name="SYNCH_START_ENABLE" type="bool" value="false"/>
                                <data_item description="Channel to pulse on synchronized execution start" name="SYNCH_START_CHANNEL" type="uint32" value="0"/>
                                <data_item description="" name="PERIPHERAL_ID" type="" value="0x000009A8"/>
                                <data_item description="" name="JEP_ID" type="" value="0x0000043B"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="ThunderX-r2" class="CoreExecutable" family="Cortex" index="38" ir_length="0" name="ThunderX-r2" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88900000"/>
                                <data_item description="CTI CoreSight base address" name="CTI_CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88910000"/>
                                <data_item description="JTAG timeouts enabled" name="JTAG_TIMEOUTS_ENABLED" type="bool" value="True"/>
                                <data_item description="Post Reset State" name="POST_RESET_STATE" type="enum" value="1"/>
                                <data_item description="Debug acceleration level" name="DEBUG_ACCEL" type="enum" value="0"/>
                                <data_item description="Enable continuous target state checking and DCC transfer" name="ALLOW_BACKGROUND_PROC" type="bool" value="True"/>
                                <data_item description="Use CTI for synchronized execution" name="CTI_SYNCH_START" type="bool" value="False"/>
                                <data_item description="Synchronize I-cache on leaving debug state" name="SYNC_I_CACHE" type="bool" value="True"/>
                                <data_item description="Synchronize D-cache on leaving debug state" name="SYNC_D_CACHE" type="bool" value="True"/>
                                <data_item description="I-cache maintenance behaviour" name="ICACHE_MAINTENANCE_MODE" type="enum" value="1"/>
                                <data_item description="Request power up if the core domain is found powered down" name="REQUEST_POWER_UP" type="bool" value="True"/>
                                <data_item description="Request no core power down" name="REQUEST_NO_POWER_DOWN" type="bool" value="True"/>
                                <data_item description="Clear the OS lock if it is found locked" name="CLEAR_OS_LOCK" type="bool" value="True"/>
                                <data_item description="Enable memory access mode" name="ENABLE_FAST_MEMORY_ACCESS" type="bool" value="True"/>
                                <data_item description="Number of tries for ITR register to clear after writing an instruction (0 = try forever)" name="NUM_ITE_TRIES" type="uint32" value="20"/>
                                <data_item description="Allow access to EL1 memory when in EL3" name="ALLOW_EL1_MEMACC_FROM_EL3" type="bool" value="False"/>
                                <data_item description="Reset DAP Debug using DP.CSW bits on DAP power up." name="DAP_DBG_RESET_ON_POWERUP" type="bool" value="False"/>
                                <data_item description="Set the extended TAR register on the Cavium System AP for debug." name="SET_EXT_AP_TAR" type="bool" value="False"/>
                                <data_item description="Value to use when setting the extended TAR register on the Cavium system AP" name="EXT_AP_TAR_VALUE" type="uint32" value="0x000087A0"/>
                                <data_item description="Set the MDE bit in MDSCR when using hardware breakpoints." name="SET_MDSCR_MDE" type="bool" value="False"/>
                                <data_item description="Enable ISB Hazard - override default optimisation treating ISB as NOP if no hazard detected." name="ENABLE_ISB_HAZARD" type="bool" value="True"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="CSCTI" class="Link" family="CoreSight" index="39" ir_length="0" name="CSCTI" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88910000"/>
                                <data_item description="Enable synchronized execution start with CTI" name="SYNCH_START_ENABLE" type="bool" value="false"/>
                                <data_item description="Channel to pulse on synchronized execution start" name="SYNCH_START_CHANNEL" type="uint32" value="0"/>
                                <data_item description="" name="PERIPHERAL_ID" type="" value="0x000009A8"/>
                                <data_item description="" name="JEP_ID" type="" value="0x0000043B"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="ThunderX-r2" class="CoreExecutable" family="Cortex" index="40" ir_length="0" name="ThunderX-r2" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88980000"/>
                                <data_item description="CTI CoreSight base address" name="CTI_CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88990000"/>
                                <data_item description="JTAG timeouts enabled" name="JTAG_TIMEOUTS_ENABLED" type="bool" value="True"/>
                                <data_item description="Post Reset State" name="POST_RESET_STATE" type="enum" value="1"/>
                                <data_item description="Debug acceleration level" name="DEBUG_ACCEL" type="enum" value="0"/>
                                <data_item description="Enable continuous target state checking and DCC transfer" name="ALLOW_BACKGROUND_PROC" type="bool" value="True"/>
                                <data_item description="Use CTI for synchronized execution" name="CTI_SYNCH_START" type="bool" value="False"/>
                                <data_item description="Synchronize I-cache on leaving debug state" name="SYNC_I_CACHE" type="bool" value="True"/>
                                <data_item description="Synchronize D-cache on leaving debug state" name="SYNC_D_CACHE" type="bool" value="True"/>
                                <data_item description="I-cache maintenance behaviour" name="ICACHE_MAINTENANCE_MODE" type="enum" value="1"/>
                                <data_item description="Request power up if the core domain is found powered down" name="REQUEST_POWER_UP" type="bool" value="True"/>
                                <data_item description="Request no core power down" name="REQUEST_NO_POWER_DOWN" type="bool" value="True"/>
                                <data_item description="Clear the OS lock if it is found locked" name="CLEAR_OS_LOCK" type="bool" value="True"/>
                                <data_item description="Enable memory access mode" name="ENABLE_FAST_MEMORY_ACCESS" type="bool" value="True"/>
                                <data_item description="Number of tries for ITR register to clear after writing an instruction (0 = try forever)" name="NUM_ITE_TRIES" type="uint32" value="20"/>
                                <data_item description="Allow access to EL1 memory when in EL3" name="ALLOW_EL1_MEMACC_FROM_EL3" type="bool" value="False"/>
                                <data_item description="Reset DAP Debug using DP.CSW bits on DAP power up." name="DAP_DBG_RESET_ON_POWERUP" type="bool" value="False"/>
                                <data_item description="Set the extended TAR register on the Cavium System AP for debug." name="SET_EXT_AP_TAR" type="bool" value="False"/>
                                <data_item description="Value to use when setting the extended TAR register on the Cavium system AP" name="EXT_AP_TAR_VALUE" type="uint32" value="0x000087A0"/>
                                <data_item description="Set the MDE bit in MDSCR when using hardware breakpoints." name="SET_MDSCR_MDE" type="bool" value="False"/>
                                <data_item description="Enable ISB Hazard - override default optimisation treating ISB as NOP if no hazard detected." name="ENABLE_ISB_HAZARD" type="bool" value="True"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="CSCTI" class="Link" family="CoreSight" index="41" ir_length="0" name="CSCTI" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88990000"/>
                                <data_item description="Enable synchronized execution start with CTI" name="SYNCH_START_ENABLE" type="bool" value="false"/>
                                <data_item description="Channel to pulse on synchronized execution start" name="SYNCH_START_CHANNEL" type="uint32" value="0"/>
                                <data_item description="" name="PERIPHERAL_ID" type="" value="0x000009A8"/>
                                <data_item description="" name="JEP_ID" type="" value="0x0000043B"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="ThunderX-r2" class="CoreExecutable" family="Cortex" index="42" ir_length="0" name="ThunderX-r2" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88A00000"/>
                                <data_item description="CTI CoreSight base address" name="CTI_CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88A10000"/>
                                <data_item description="JTAG timeouts enabled" name="JTAG_TIMEOUTS_ENABLED" type="bool" value="True"/>
                                <data_item description="Post Reset State" name="POST_RESET_STATE" type="enum" value="1"/>
                                <data_item description="Debug acceleration level" name="DEBUG_ACCEL" type="enum" value="0"/>
                                <data_item description="Enable continuous target state checking and DCC transfer" name="ALLOW_BACKGROUND_PROC" type="bool" value="True"/>
                                <data_item description="Use CTI for synchronized execution" name="CTI_SYNCH_START" type="bool" value="False"/>
                                <data_item description="Synchronize I-cache on leaving debug state" name="SYNC_I_CACHE" type="bool" value="True"/>
                                <data_item description="Synchronize D-cache on leaving debug state" name="SYNC_D_CACHE" type="bool" value="True"/>
                                <data_item description="I-cache maintenance behaviour" name="ICACHE_MAINTENANCE_MODE" type="enum" value="1"/>
                                <data_item description="Request power up if the core domain is found powered down" name="REQUEST_POWER_UP" type="bool" value="True"/>
                                <data_item description="Request no core power down" name="REQUEST_NO_POWER_DOWN" type="bool" value="True"/>
                                <data_item description="Clear the OS lock if it is found locked" name="CLEAR_OS_LOCK" type="bool" value="True"/>
                                <data_item description="Enable memory access mode" name="ENABLE_FAST_MEMORY_ACCESS" type="bool" value="True"/>
                                <data_item description="Number of tries for ITR register to clear after writing an instruction (0 = try forever)" name="NUM_ITE_TRIES" type="uint32" value="20"/>
                                <data_item description="Allow access to EL1 memory when in EL3" name="ALLOW_EL1_MEMACC_FROM_EL3" type="bool" value="False"/>
                                <data_item description="Reset DAP Debug using DP.CSW bits on DAP power up." name="DAP_DBG_RESET_ON_POWERUP" type="bool" value="False"/>
                                <data_item description="Set the extended TAR register on the Cavium System AP for debug." name="SET_EXT_AP_TAR" type="bool" value="False"/>
                                <data_item description="Value to use when setting the extended TAR register on the Cavium system AP" name="EXT_AP_TAR_VALUE" type="uint32" value="0x000087A0"/>
                                <data_item description="Set the MDE bit in MDSCR when using hardware breakpoints." name="SET_MDSCR_MDE" type="bool" value="False"/>
                                <data_item description="Enable ISB Hazard - override default optimisation treating ISB as NOP if no hazard detected." name="ENABLE_ISB_HAZARD" type="bool" value="True"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="CSCTI" class="Link" family="CoreSight" index="43" ir_length="0" name="CSCTI" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88A10000"/>
                                <data_item description="Enable synchronized execution start with CTI" name="SYNCH_START_ENABLE" type="bool" value="false"/>
                                <data_item description="Channel to pulse on synchronized execution start" name="SYNCH_START_CHANNEL" type="uint32" value="0"/>
                                <data_item description="" name="PERIPHERAL_ID" type="" value="0x000009A8"/>
                                <data_item description="" name="JEP_ID" type="" value="0x0000043B"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="ThunderX-r2" class="CoreExecutable" family="Cortex" index="44" ir_length="0" name="ThunderX-r2" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88A80000"/>
                                <data_item description="CTI CoreSight base address" name="CTI_CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88A90000"/>
                                <data_item description="JTAG timeouts enabled" name="JTAG_TIMEOUTS_ENABLED" type="bool" value="True"/>
                                <data_item description="Post Reset State" name="POST_RESET_STATE" type="enum" value="1"/>
                                <data_item description="Debug acceleration level" name="DEBUG_ACCEL" type="enum" value="0"/>
                                <data_item description="Enable continuous target state checking and DCC transfer" name="ALLOW_BACKGROUND_PROC" type="bool" value="True"/>
                                <data_item description="Use CTI for synchronized execution" name="CTI_SYNCH_START" type="bool" value="False"/>
                                <data_item description="Synchronize I-cache on leaving debug state" name="SYNC_I_CACHE" type="bool" value="True"/>
                                <data_item description="Synchronize D-cache on leaving debug state" name="SYNC_D_CACHE" type="bool" value="True"/>
                                <data_item description="I-cache maintenance behaviour" name="ICACHE_MAINTENANCE_MODE" type="enum" value="1"/>
                                <data_item description="Request power up if the core domain is found powered down" name="REQUEST_POWER_UP" type="bool" value="True"/>
                                <data_item description="Request no core power down" name="REQUEST_NO_POWER_DOWN" type="bool" value="True"/>
                                <data_item description="Clear the OS lock if it is found locked" name="CLEAR_OS_LOCK" type="bool" value="True"/>
                                <data_item description="Enable memory access mode" name="ENABLE_FAST_MEMORY_ACCESS" type="bool" value="True"/>
                                <data_item description="Number of tries for ITR register to clear after writing an instruction (0 = try forever)" name="NUM_ITE_TRIES" type="uint32" value="20"/>
                                <data_item description="Allow access to EL1 memory when in EL3" name="ALLOW_EL1_MEMACC_FROM_EL3" type="bool" value="False"/>
                                <data_item description="Reset DAP Debug using DP.CSW bits on DAP power up." name="DAP_DBG_RESET_ON_POWERUP" type="bool" value="False"/>
                                <data_item description="Set the extended TAR register on the Cavium System AP for debug." name="SET_EXT_AP_TAR" type="bool" value="False"/>
                                <data_item description="Value to use when setting the extended TAR register on the Cavium system AP" name="EXT_AP_TAR_VALUE" type="uint32" value="0x000087A0"/>
                                <data_item description="Set the MDE bit in MDSCR when using hardware breakpoints." name="SET_MDSCR_MDE" type="bool" value="False"/>
                                <data_item description="Enable ISB Hazard - override default optimisation treating ISB as NOP if no hazard detected." name="ENABLE_ISB_HAZARD" type="bool" value="True"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="CSCTI" class="Link" family="CoreSight" index="45" ir_length="0" name="CSCTI" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88A90000"/>
                                <data_item description="Enable synchronized execution start with CTI" name="SYNCH_START_ENABLE" type="bool" value="false"/>
                                <data_item description="Channel to pulse on synchronized execution start" name="SYNCH_START_CHANNEL" type="uint32" value="0"/>
                                <data_item description="" name="PERIPHERAL_ID" type="" value="0x000009A8"/>
                                <data_item description="" name="JEP_ID" type="" value="0x0000043B"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="ThunderX-r2" class="CoreExecutable" family="Cortex" index="46" ir_length="0" name="ThunderX-r2" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88B00000"/>
                                <data_item description="CTI CoreSight base address" name="CTI_CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88B10000"/>
                                <data_item description="JTAG timeouts enabled" name="JTAG_TIMEOUTS_ENABLED" type="bool" value="True"/>
                                <data_item description="Post Reset State" name="POST_RESET_STATE" type="enum" value="1"/>
                                <data_item description="Debug acceleration level" name="DEBUG_ACCEL" type="enum" value="0"/>
                                <data_item description="Enable continuous target state checking and DCC transfer" name="ALLOW_BACKGROUND_PROC" type="bool" value="True"/>
                                <data_item description="Use CTI for synchronized execution" name="CTI_SYNCH_START" type="bool" value="False"/>
                                <data_item description="Synchronize I-cache on leaving debug state" name="SYNC_I_CACHE" type="bool" value="True"/>
                                <data_item description="Synchronize D-cache on leaving debug state" name="SYNC_D_CACHE" type="bool" value="True"/>
                                <data_item description="I-cache maintenance behaviour" name="ICACHE_MAINTENANCE_MODE" type="enum" value="1"/>
                                <data_item description="Request power up if the core domain is found powered down" name="REQUEST_POWER_UP" type="bool" value="True"/>
                                <data_item description="Request no core power down" name="REQUEST_NO_POWER_DOWN" type="bool" value="True"/>
                                <data_item description="Clear the OS lock if it is found locked" name="CLEAR_OS_LOCK" type="bool" value="True"/>
                                <data_item description="Enable memory access mode" name="ENABLE_FAST_MEMORY_ACCESS" type="bool" value="True"/>
                                <data_item description="Number of tries for ITR register to clear after writing an instruction (0 = try forever)" name="NUM_ITE_TRIES" type="uint32" value="20"/>
                                <data_item description="Allow access to EL1 memory when in EL3" name="ALLOW_EL1_MEMACC_FROM_EL3" type="bool" value="False"/>
                                <data_item description="Reset DAP Debug using DP.CSW bits on DAP power up." name="DAP_DBG_RESET_ON_POWERUP" type="bool" value="False"/>
                                <data_item description="Set the extended TAR register on the Cavium System AP for debug." name="SET_EXT_AP_TAR" type="bool" value="False"/>
                                <data_item description="Value to use when setting the extended TAR register on the Cavium system AP" name="EXT_AP_TAR_VALUE" type="uint32" value="0x000087A0"/>
                                <data_item description="Set the MDE bit in MDSCR when using hardware breakpoints." name="SET_MDSCR_MDE" type="bool" value="False"/>
                                <data_item description="Enable ISB Hazard - override default optimisation treating ISB as NOP if no hazard detected." name="ENABLE_ISB_HAZARD" type="bool" value="True"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="CSCTI" class="Link" family="CoreSight" index="47" ir_length="0" name="CSCTI" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88B10000"/>
                                <data_item description="Enable synchronized execution start with CTI" name="SYNCH_START_ENABLE" type="bool" value="false"/>
                                <data_item description="Channel to pulse on synchronized execution start" name="SYNCH_START_CHANNEL" type="uint32" value="0"/>
                                <data_item description="" name="PERIPHERAL_ID" type="" value="0x000009A8"/>
                                <data_item description="" name="JEP_ID" type="" value="0x0000043B"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="ThunderX-r2" class="CoreExecutable" family="Cortex" index="48" ir_length="0" name="ThunderX-r2" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88B80000"/>
                                <data_item description="CTI CoreSight base address" name="CTI_CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88B90000"/>
                                <data_item description="JTAG timeouts enabled" name="JTAG_TIMEOUTS_ENABLED" type="bool" value="True"/>
                                <data_item description="Post Reset State" name="POST_RESET_STATE" type="enum" value="1"/>
                                <data_item description="Debug acceleration level" name="DEBUG_ACCEL" type="enum" value="0"/>
                                <data_item description="Enable continuous target state checking and DCC transfer" name="ALLOW_BACKGROUND_PROC" type="bool" value="True"/>
                                <data_item description="Use CTI for synchronized execution" name="CTI_SYNCH_START" type="bool" value="False"/>
                                <data_item description="Synchronize I-cache on leaving debug state" name="SYNC_I_CACHE" type="bool" value="True"/>
                                <data_item description="Synchronize D-cache on leaving debug state" name="SYNC_D_CACHE" type="bool" value="True"/>
                                <data_item description="I-cache maintenance behaviour" name="ICACHE_MAINTENANCE_MODE" type="enum" value="1"/>
                                <data_item description="Request power up if the core domain is found powered down" name="REQUEST_POWER_UP" type="bool" value="True"/>
                                <data_item description="Request no core power down" name="REQUEST_NO_POWER_DOWN" type="bool" value="True"/>
                                <data_item description="Clear the OS lock if it is found locked" name="CLEAR_OS_LOCK" type="bool" value="True"/>
                                <data_item description="Enable memory access mode" name="ENABLE_FAST_MEMORY_ACCESS" type="bool" value="True"/>
                                <data_item description="Number of tries for ITR register to clear after writing an instruction (0 = try forever)" name="NUM_ITE_TRIES" type="uint32" value="20"/>
                                <data_item description="Allow access to EL1 memory when in EL3" name="ALLOW_EL1_MEMACC_FROM_EL3" type="bool" value="False"/>
                                <data_item description="Reset DAP Debug using DP.CSW bits on DAP power up." name="DAP_DBG_RESET_ON_POWERUP" type="bool" value="False"/>
                                <data_item description="Set the extended TAR register on the Cavium System AP for debug." name="SET_EXT_AP_TAR" type="bool" value="False"/>
                                <data_item description="Value to use when setting the extended TAR register on the Cavium system AP" name="EXT_AP_TAR_VALUE" type="uint32" value="0x000087A0"/>
                                <data_item description="Set the MDE bit in MDSCR when using hardware breakpoints." name="SET_MDSCR_MDE" type="bool" value="False"/>
                                <data_item description="Enable ISB Hazard - override default optimisation treating ISB as NOP if no hazard detected." name="ENABLE_ISB_HAZARD" type="bool" value="True"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="CSCTI" class="Link" family="CoreSight" index="49" ir_length="0" name="CSCTI" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88B90000"/>
                                <data_item description="Enable synchronized execution start with CTI" name="SYNCH_START_ENABLE" type="bool" value="false"/>
                                <data_item description="Channel to pulse on synchronized execution start" name="SYNCH_START_CHANNEL" type="uint32" value="0"/>
                                <data_item description="" name="PERIPHERAL_ID" type="" value="0x000009A8"/>
                                <data_item description="" name="JEP_ID" type="" value="0x0000043B"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="ThunderX-r2" class="CoreExecutable" family="Cortex" index="50" ir_length="0" name="ThunderX-r2" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88C00000"/>
                                <data_item description="CTI CoreSight base address" name="CTI_CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88C10000"/>
                                <data_item description="JTAG timeouts enabled" name="JTAG_TIMEOUTS_ENABLED" type="bool" value="True"/>
                                <data_item description="Post Reset State" name="POST_RESET_STATE" type="enum" value="1"/>
                                <data_item description="Debug acceleration level" name="DEBUG_ACCEL" type="enum" value="0"/>
                                <data_item description="Enable continuous target state checking and DCC transfer" name="ALLOW_BACKGROUND_PROC" type="bool" value="True"/>
                                <data_item description="Use CTI for synchronized execution" name="CTI_SYNCH_START" type="bool" value="False"/>
                                <data_item description="Synchronize I-cache on leaving debug state" name="SYNC_I_CACHE" type="bool" value="True"/>
                                <data_item description="Synchronize D-cache on leaving debug state" name="SYNC_D_CACHE" type="bool" value="True"/>
                                <data_item description="I-cache maintenance behaviour" name="ICACHE_MAINTENANCE_MODE" type="enum" value="1"/>
                                <data_item description="Request power up if the core domain is found powered down" name="REQUEST_POWER_UP" type="bool" value="True"/>
                                <data_item description="Request no core power down" name="REQUEST_NO_POWER_DOWN" type="bool" value="True"/>
                                <data_item description="Clear the OS lock if it is found locked" name="CLEAR_OS_LOCK" type="bool" value="True"/>
                                <data_item description="Enable memory access mode" name="ENABLE_FAST_MEMORY_ACCESS" type="bool" value="True"/>
                                <data_item description="Number of tries for ITR register to clear after writing an instruction (0 = try forever)" name="NUM_ITE_TRIES" type="uint32" value="20"/>
                                <data_item description="Allow access to EL1 memory when in EL3" name="ALLOW_EL1_MEMACC_FROM_EL3" type="bool" value="False"/>
                                <data_item description="Reset DAP Debug using DP.CSW bits on DAP power up." name="DAP_DBG_RESET_ON_POWERUP" type="bool" value="False"/>
                                <data_item description="Set the extended TAR register on the Cavium System AP for debug." name="SET_EXT_AP_TAR" type="bool" value="False"/>
                                <data_item description="Value to use when setting the extended TAR register on the Cavium system AP" name="EXT_AP_TAR_VALUE" type="uint32" value="0x000087A0"/>
                                <data_item description="Set the MDE bit in MDSCR when using hardware breakpoints." name="SET_MDSCR_MDE" type="bool" value="False"/>
                                <data_item description="Enable ISB Hazard - override default optimisation treating ISB as NOP if no hazard detected." name="ENABLE_ISB_HAZARD" type="bool" value="True"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="CSCTI" class="Link" family="CoreSight" index="51" ir_length="0" name="CSCTI" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88C10000"/>
                                <data_item description="Enable synchronized execution start with CTI" name="SYNCH_START_ENABLE" type="bool" value="false"/>
                                <data_item description="Channel to pulse on synchronized execution start" name="SYNCH_START_CHANNEL" type="uint32" value="0"/>
                                <data_item description="" name="PERIPHERAL_ID" type="" value="0x000009A8"/>
                                <data_item description="" name="JEP_ID" type="" value="0x0000043B"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="ThunderX-r2" class="CoreExecutable" family="Cortex" index="52" ir_length="0" name="ThunderX-r2" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88C80000"/>
                                <data_item description="CTI CoreSight base address" name="CTI_CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88C90000"/>
                                <data_item description="JTAG timeouts enabled" name="JTAG_TIMEOUTS_ENABLED" type="bool" value="True"/>
                                <data_item description="Post Reset State" name="POST_RESET_STATE" type="enum" value="1"/>
                                <data_item description="Debug acceleration level" name="DEBUG_ACCEL" type="enum" value="0"/>
                                <data_item description="Enable continuous target state checking and DCC transfer" name="ALLOW_BACKGROUND_PROC" type="bool" value="True"/>
                                <data_item description="Use CTI for synchronized execution" name="CTI_SYNCH_START" type="bool" value="False"/>
                                <data_item description="Synchronize I-cache on leaving debug state" name="SYNC_I_CACHE" type="bool" value="True"/>
                                <data_item description="Synchronize D-cache on leaving debug state" name="SYNC_D_CACHE" type="bool" value="True"/>
                                <data_item description="I-cache maintenance behaviour" name="ICACHE_MAINTENANCE_MODE" type="enum" value="1"/>
                                <data_item description="Request power up if the core domain is found powered down" name="REQUEST_POWER_UP" type="bool" value="True"/>
                                <data_item description="Request no core power down" name="REQUEST_NO_POWER_DOWN" type="bool" value="True"/>
                                <data_item description="Clear the OS lock if it is found locked" name="CLEAR_OS_LOCK" type="bool" value="True"/>
                                <data_item description="Enable memory access mode" name="ENABLE_FAST_MEMORY_ACCESS" type="bool" value="True"/>
                                <data_item description="Number of tries for ITR register to clear after writing an instruction (0 = try forever)" name="NUM_ITE_TRIES" type="uint32" value="20"/>
                                <data_item description="Allow access to EL1 memory when in EL3" name="ALLOW_EL1_MEMACC_FROM_EL3" type="bool" value="False"/>
                                <data_item description="Reset DAP Debug using DP.CSW bits on DAP power up." name="DAP_DBG_RESET_ON_POWERUP" type="bool" value="False"/>
                                <data_item description="Set the extended TAR register on the Cavium System AP for debug." name="SET_EXT_AP_TAR" type="bool" value="False"/>
                                <data_item description="Value to use when setting the extended TAR register on the Cavium system AP" name="EXT_AP_TAR_VALUE" type="uint32" value="0x000087A0"/>
                                <data_item description="Set the MDE bit in MDSCR when using hardware breakpoints." name="SET_MDSCR_MDE" type="bool" value="False"/>
                                <data_item description="Enable ISB Hazard - override default optimisation treating ISB as NOP if no hazard detected." name="ENABLE_ISB_HAZARD" type="bool" value="True"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="CSCTI" class="Link" family="CoreSight" index="53" ir_length="0" name="CSCTI" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88C90000"/>
                                <data_item description="Enable synchronized execution start with CTI" name="SYNCH_START_ENABLE" type="bool" value="false"/>
                                <data_item description="Channel to pulse on synchronized execution start" name="SYNCH_START_CHANNEL" type="uint32" value="0"/>
                                <data_item description="" name="PERIPHERAL_ID" type="" value="0x000009A8"/>
                                <data_item description="" name="JEP_ID" type="" value="0x0000043B"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="ThunderX-r2" class="CoreExecutable" family="Cortex" index="54" ir_length="0" name="ThunderX-r2" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88D00000"/>
                                <data_item description="CTI CoreSight base address" name="CTI_CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88D10000"/>
                                <data_item description="JTAG timeouts enabled" name="JTAG_TIMEOUTS_ENABLED" type="bool" value="True"/>
                                <data_item description="Post Reset State" name="POST_RESET_STATE" type="enum" value="1"/>
                                <data_item description="Debug acceleration level" name="DEBUG_ACCEL" type="enum" value="0"/>
                                <data_item description="Enable continuous target state checking and DCC transfer" name="ALLOW_BACKGROUND_PROC" type="bool" value="True"/>
                                <data_item description="Use CTI for synchronized execution" name="CTI_SYNCH_START" type="bool" value="False"/>
                                <data_item description="Synchronize I-cache on leaving debug state" name="SYNC_I_CACHE" type="bool" value="True"/>
                                <data_item description="Synchronize D-cache on leaving debug state" name="SYNC_D_CACHE" type="bool" value="True"/>
                                <data_item description="I-cache maintenance behaviour" name="ICACHE_MAINTENANCE_MODE" type="enum" value="1"/>
                                <data_item description="Request power up if the core domain is found powered down" name="REQUEST_POWER_UP" type="bool" value="True"/>
                                <data_item description="Request no core power down" name="REQUEST_NO_POWER_DOWN" type="bool" value="True"/>
                                <data_item description="Clear the OS lock if it is found locked" name="CLEAR_OS_LOCK" type="bool" value="True"/>
                                <data_item description="Enable memory access mode" name="ENABLE_FAST_MEMORY_ACCESS" type="bool" value="True"/>
                                <data_item description="Number of tries for ITR register to clear after writing an instruction (0 = try forever)" name="NUM_ITE_TRIES" type="uint32" value="20"/>
                                <data_item description="Allow access to EL1 memory when in EL3" name="ALLOW_EL1_MEMACC_FROM_EL3" type="bool" value="False"/>
                                <data_item description="Reset DAP Debug using DP.CSW bits on DAP power up." name="DAP_DBG_RESET_ON_POWERUP" type="bool" value="False"/>
                                <data_item description="Set the extended TAR register on the Cavium System AP for debug." name="SET_EXT_AP_TAR" type="bool" value="False"/>
                                <data_item description="Value to use when setting the extended TAR register on the Cavium system AP" name="EXT_AP_TAR_VALUE" type="uint32" value="0x000087A0"/>
                                <data_item description="Set the MDE bit in MDSCR when using hardware breakpoints." name="SET_MDSCR_MDE" type="bool" value="False"/>
                                <data_item description="Enable ISB Hazard - override default optimisation treating ISB as NOP if no hazard detected." name="ENABLE_ISB_HAZARD" type="bool" value="True"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="CSCTI" class="Link" family="CoreSight" index="55" ir_length="0" name="CSCTI" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88D10000"/>
                                <data_item description="Enable synchronized execution start with CTI" name="SYNCH_START_ENABLE" type="bool" value="false"/>
                                <data_item description="Channel to pulse on synchronized execution start" name="SYNCH_START_CHANNEL" type="uint32" value="0"/>
                                <data_item description="" name="PERIPHERAL_ID" type="" value="0x000009A8"/>
                                <data_item description="" name="JEP_ID" type="" value="0x0000043B"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="ThunderX-r2" class="CoreExecutable" family="Cortex" index="56" ir_length="0" name="ThunderX-r2" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88D80000"/>
                                <data_item description="CTI CoreSight base address" name="CTI_CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88D90000"/>
                                <data_item description="JTAG timeouts enabled" name="JTAG_TIMEOUTS_ENABLED" type="bool" value="True"/>
                                <data_item description="Post Reset State" name="POST_RESET_STATE" type="enum" value="1"/>
                                <data_item description="Debug acceleration level" name="DEBUG_ACCEL" type="enum" value="0"/>
                                <data_item description="Enable continuous target state checking and DCC transfer" name="ALLOW_BACKGROUND_PROC" type="bool" value="True"/>
                                <data_item description="Use CTI for synchronized execution" name="CTI_SYNCH_START" type="bool" value="False"/>
                                <data_item description="Synchronize I-cache on leaving debug state" name="SYNC_I_CACHE" type="bool" value="True"/>
                                <data_item description="Synchronize D-cache on leaving debug state" name="SYNC_D_CACHE" type="bool" value="True"/>
                                <data_item description="I-cache maintenance behaviour" name="ICACHE_MAINTENANCE_MODE" type="enum" value="1"/>
                                <data_item description="Request power up if the core domain is found powered down" name="REQUEST_POWER_UP" type="bool" value="True"/>
                                <data_item description="Request no core power down" name="REQUEST_NO_POWER_DOWN" type="bool" value="True"/>
                                <data_item description="Clear the OS lock if it is found locked" name="CLEAR_OS_LOCK" type="bool" value="True"/>
                                <data_item description="Enable memory access mode" name="ENABLE_FAST_MEMORY_ACCESS" type="bool" value="True"/>
                                <data_item description="Number of tries for ITR register to clear after writing an instruction (0 = try forever)" name="NUM_ITE_TRIES" type="uint32" value="20"/>
                                <data_item description="Allow access to EL1 memory when in EL3" name="ALLOW_EL1_MEMACC_FROM_EL3" type="bool" value="False"/>
                                <data_item description="Reset DAP Debug using DP.CSW bits on DAP power up." name="DAP_DBG_RESET_ON_POWERUP" type="bool" value="False"/>
                                <data_item description="Set the extended TAR register on the Cavium System AP for debug." name="SET_EXT_AP_TAR" type="bool" value="False"/>
                                <data_item description="Value to use when setting the extended TAR register on the Cavium system AP" name="EXT_AP_TAR_VALUE" type="uint32" value="0x000087A0"/>
                                <data_item description="Set the MDE bit in MDSCR when using hardware breakpoints." name="SET_MDSCR_MDE" type="bool" value="False"/>
                                <data_item description="Enable ISB Hazard - override default optimisation treating ISB as NOP if no hazard detected." name="ENABLE_ISB_HAZARD" type="bool" value="True"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="CSCTI" class="Link" family="CoreSight" index="57" ir_length="0" name="CSCTI" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88D90000"/>
                                <data_item description="Enable synchronized execution start with CTI" name="SYNCH_START_ENABLE" type="bool" value="false"/>
                                <data_item description="Channel to pulse on synchronized execution start" name="SYNCH_START_CHANNEL" type="uint32" value="0"/>
                                <data_item description="" name="PERIPHERAL_ID" type="" value="0x000009A8"/>
                                <data_item description="" name="JEP_ID" type="" value="0x0000043B"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="ThunderX-r2" class="CoreExecutable" family="Cortex" index="58" ir_length="0" name="ThunderX-r2" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88E00000"/>
                                <data_item description="CTI CoreSight base address" name="CTI_CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88E10000"/>
                                <data_item description="JTAG timeouts enabled" name="JTAG_TIMEOUTS_ENABLED" type="bool" value="True"/>
                                <data_item description="Post Reset State" name="POST_RESET_STATE" type="enum" value="1"/>
                                <data_item description="Debug acceleration level" name="DEBUG_ACCEL" type="enum" value="0"/>
                                <data_item description="Enable continuous target state checking and DCC transfer" name="ALLOW_BACKGROUND_PROC" type="bool" value="True"/>
                                <data_item description="Use CTI for synchronized execution" name="CTI_SYNCH_START" type="bool" value="False"/>
                                <data_item description="Synchronize I-cache on leaving debug state" name="SYNC_I_CACHE" type="bool" value="True"/>
                                <data_item description="Synchronize D-cache on leaving debug state" name="SYNC_D_CACHE" type="bool" value="True"/>
                                <data_item description="I-cache maintenance behaviour" name="ICACHE_MAINTENANCE_MODE" type="enum" value="1"/>
                                <data_item description="Request power up if the core domain is found powered down" name="REQUEST_POWER_UP" type="bool" value="True"/>
                                <data_item description="Request no core power down" name="REQUEST_NO_POWER_DOWN" type="bool" value="True"/>
                                <data_item description="Clear the OS lock if it is found locked" name="CLEAR_OS_LOCK" type="bool" value="True"/>
                                <data_item description="Enable memory access mode" name="ENABLE_FAST_MEMORY_ACCESS" type="bool" value="True"/>
                                <data_item description="Number of tries for ITR register to clear after writing an instruction (0 = try forever)" name="NUM_ITE_TRIES" type="uint32" value="20"/>
                                <data_item description="Allow access to EL1 memory when in EL3" name="ALLOW_EL1_MEMACC_FROM_EL3" type="bool" value="False"/>
                                <data_item description="Reset DAP Debug using DP.CSW bits on DAP power up." name="DAP_DBG_RESET_ON_POWERUP" type="bool" value="False"/>
                                <data_item description="Set the extended TAR register on the Cavium System AP for debug." name="SET_EXT_AP_TAR" type="bool" value="False"/>
                                <data_item description="Value to use when setting the extended TAR register on the Cavium system AP" name="EXT_AP_TAR_VALUE" type="uint32" value="0x000087A0"/>
                                <data_item description="Set the MDE bit in MDSCR when using hardware breakpoints." name="SET_MDSCR_MDE" type="bool" value="False"/>
                                <data_item description="Enable ISB Hazard - override default optimisation treating ISB as NOP if no hazard detected." name="ENABLE_ISB_HAZARD" type="bool" value="True"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="CSCTI" class="Link" family="CoreSight" index="59" ir_length="0" name="CSCTI" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88E10000"/>
                                <data_item description="Enable synchronized execution start with CTI" name="SYNCH_START_ENABLE" type="bool" value="false"/>
                                <data_item description="Channel to pulse on synchronized execution start" name="SYNCH_START_CHANNEL" type="uint32" value="0"/>
                                <data_item description="" name="PERIPHERAL_ID" type="" value="0x000009A8"/>
                                <data_item description="" name="JEP_ID" type="" value="0x0000043B"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="ThunderX-r2" class="CoreExecutable" family="Cortex" index="60" ir_length="0" name="ThunderX-r2" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88E80000"/>
                                <data_item description="CTI CoreSight base address" name="CTI_CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88E90000"/>
                                <data_item description="JTAG timeouts enabled" name="JTAG_TIMEOUTS_ENABLED" type="bool" value="True"/>
                                <data_item description="Post Reset State" name="POST_RESET_STATE" type="enum" value="1"/>
                                <data_item description="Debug acceleration level" name="DEBUG_ACCEL" type="enum" value="0"/>
                                <data_item description="Enable continuous target state checking and DCC transfer" name="ALLOW_BACKGROUND_PROC" type="bool" value="True"/>
                                <data_item description="Use CTI for synchronized execution" name="CTI_SYNCH_START" type="bool" value="False"/>
                                <data_item description="Synchronize I-cache on leaving debug state" name="SYNC_I_CACHE" type="bool" value="True"/>
                                <data_item description="Synchronize D-cache on leaving debug state" name="SYNC_D_CACHE" type="bool" value="True"/>
                                <data_item description="I-cache maintenance behaviour" name="ICACHE_MAINTENANCE_MODE" type="enum" value="1"/>
                                <data_item description="Request power up if the core domain is found powered down" name="REQUEST_POWER_UP" type="bool" value="True"/>
                                <data_item description="Request no core power down" name="REQUEST_NO_POWER_DOWN" type="bool" value="True"/>
                                <data_item description="Clear the OS lock if it is found locked" name="CLEAR_OS_LOCK" type="bool" value="True"/>
                                <data_item description="Enable memory access mode" name="ENABLE_FAST_MEMORY_ACCESS" type="bool" value="True"/>
                                <data_item description="Number of tries for ITR register to clear after writing an instruction (0 = try forever)" name="NUM_ITE_TRIES" type="uint32" value="20"/>
                                <data_item description="Allow access to EL1 memory when in EL3" name="ALLOW_EL1_MEMACC_FROM_EL3" type="bool" value="False"/>
                                <data_item description="Reset DAP Debug using DP.CSW bits on DAP power up." name="DAP_DBG_RESET_ON_POWERUP" type="bool" value="False"/>
                                <data_item description="Set the extended TAR register on the Cavium System AP for debug." name="SET_EXT_AP_TAR" type="bool" value="False"/>
                                <data_item description="Value to use when setting the extended TAR register on the Cavium system AP" name="EXT_AP_TAR_VALUE" type="uint32" value="0x000087A0"/>
                                <data_item description="Set the MDE bit in MDSCR when using hardware breakpoints." name="SET_MDSCR_MDE" type="bool" value="False"/>
                                <data_item description="Enable ISB Hazard - override default optimisation treating ISB as NOP if no hazard detected." name="ENABLE_ISB_HAZARD" type="bool" value="True"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="CSCTI" class="Link" family="CoreSight" index="61" ir_length="0" name="CSCTI" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88E90000"/>
                                <data_item description="Enable synchronized execution start with CTI" name="SYNCH_START_ENABLE" type="bool" value="false"/>
                                <data_item description="Channel to pulse on synchronized execution start" name="SYNCH_START_CHANNEL" type="uint32" value="0"/>
                                <data_item description="" name="PERIPHERAL_ID" type="" value="0x000009A8"/>
                                <data_item description="" name="JEP_ID" type="" value="0x0000043B"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="ThunderX-r2" class="CoreExecutable" family="Cortex" index="62" ir_length="0" name="ThunderX-r2" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88F00000"/>
                                <data_item description="CTI CoreSight base address" name="CTI_CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88F10000"/>
                                <data_item description="JTAG timeouts enabled" name="JTAG_TIMEOUTS_ENABLED" type="bool" value="True"/>
                                <data_item description="Post Reset State" name="POST_RESET_STATE" type="enum" value="1"/>
                                <data_item description="Debug acceleration level" name="DEBUG_ACCEL" type="enum" value="0"/>
                                <data_item description="Enable continuous target state checking and DCC transfer" name="ALLOW_BACKGROUND_PROC" type="bool" value="True"/>
                                <data_item description="Use CTI for synchronized execution" name="CTI_SYNCH_START" type="bool" value="False"/>
                                <data_item description="Synchronize I-cache on leaving debug state" name="SYNC_I_CACHE" type="bool" value="True"/>
                                <data_item description="Synchronize D-cache on leaving debug state" name="SYNC_D_CACHE" type="bool" value="True"/>
                                <data_item description="I-cache maintenance behaviour" name="ICACHE_MAINTENANCE_MODE" type="enum" value="1"/>
                                <data_item description="Request power up if the core domain is found powered down" name="REQUEST_POWER_UP" type="bool" value="True"/>
                                <data_item description="Request no core power down" name="REQUEST_NO_POWER_DOWN" type="bool" value="True"/>
                                <data_item description="Clear the OS lock if it is found locked" name="CLEAR_OS_LOCK" type="bool" value="True"/>
                                <data_item description="Enable memory access mode" name="ENABLE_FAST_MEMORY_ACCESS" type="bool" value="True"/>
                                <data_item description="Number of tries for ITR register to clear after writing an instruction (0 = try forever)" name="NUM_ITE_TRIES" type="uint32" value="20"/>
                                <data_item description="Allow access to EL1 memory when in EL3" name="ALLOW_EL1_MEMACC_FROM_EL3" type="bool" value="False"/>
                                <data_item description="Reset DAP Debug using DP.CSW bits on DAP power up." name="DAP_DBG_RESET_ON_POWERUP" type="bool" value="False"/>
                                <data_item description="Set the extended TAR register on the Cavium System AP for debug." name="SET_EXT_AP_TAR" type="bool" value="False"/>
                                <data_item description="Value to use when setting the extended TAR register on the Cavium system AP" name="EXT_AP_TAR_VALUE" type="uint32" value="0x000087A0"/>
                                <data_item description="Set the MDE bit in MDSCR when using hardware breakpoints." name="SET_MDSCR_MDE" type="bool" value="False"/>
                                <data_item description="Enable ISB Hazard - override default optimisation treating ISB as NOP if no hazard detected." name="ENABLE_ISB_HAZARD" type="bool" value="True"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="CSCTI" class="Link" family="CoreSight" index="63" ir_length="0" name="CSCTI" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88F10000"/>
                                <data_item description="Enable synchronized execution start with CTI" name="SYNCH_START_ENABLE" type="bool" value="false"/>
                                <data_item description="Channel to pulse on synchronized execution start" name="SYNCH_START_CHANNEL" type="uint32" value="0"/>
                                <data_item description="" name="PERIPHERAL_ID" type="" value="0x000009A8"/>
                                <data_item description="" name="JEP_ID" type="" value="0x0000043B"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="ThunderX-r2" class="CoreExecutable" family="Cortex" index="64" ir_length="0" name="ThunderX-r2" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88F80000"/>
                                <data_item description="CTI CoreSight base address" name="CTI_CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88F90000"/>
                                <data_item description="JTAG timeouts enabled" name="JTAG_TIMEOUTS_ENABLED" type="bool" value="True"/>
                                <data_item description="Post Reset State" name="POST_RESET_STATE" type="enum" value="1"/>
                                <data_item description="Debug acceleration level" name="DEBUG_ACCEL" type="enum" value="0"/>
                                <data_item description="Enable continuous target state checking and DCC transfer" name="ALLOW_BACKGROUND_PROC" type="bool" value="True"/>
                                <data_item description="Use CTI for synchronized execution" name="CTI_SYNCH_START" type="bool" value="False"/>
                                <data_item description="Synchronize I-cache on leaving debug state" name="SYNC_I_CACHE" type="bool" value="True"/>
                                <data_item description="Synchronize D-cache on leaving debug state" name="SYNC_D_CACHE" type="bool" value="True"/>
                                <data_item description="I-cache maintenance behaviour" name="ICACHE_MAINTENANCE_MODE" type="enum" value="1"/>
                                <data_item description="Request power up if the core domain is found powered down" name="REQUEST_POWER_UP" type="bool" value="True"/>
                                <data_item description="Request no core power down" name="REQUEST_NO_POWER_DOWN" type="bool" value="True"/>
                                <data_item description="Clear the OS lock if it is found locked" name="CLEAR_OS_LOCK" type="bool" value="True"/>
                                <data_item description="Enable memory access mode" name="ENABLE_FAST_MEMORY_ACCESS" type="bool" value="True"/>
                                <data_item description="Number of tries for ITR register to clear after writing an instruction (0 = try forever)" name="NUM_ITE_TRIES" type="uint32" value="20"/>
                                <data_item description="Allow access to EL1 memory when in EL3" name="ALLOW_EL1_MEMACC_FROM_EL3" type="bool" value="False"/>
                                <data_item description="Reset DAP Debug using DP.CSW bits on DAP power up." name="DAP_DBG_RESET_ON_POWERUP" type="bool" value="False"/>
                                <data_item description="Set the extended TAR register on the Cavium System AP for debug." name="SET_EXT_AP_TAR" type="bool" value="False"/>
                                <data_item description="Value to use when setting the extended TAR register on the Cavium system AP" name="EXT_AP_TAR_VALUE" type="uint32" value="0x000087A0"/>
                                <data_item description="Set the MDE bit in MDSCR when using hardware breakpoints." name="SET_MDSCR_MDE" type="bool" value="False"/>
                                <data_item description="Enable ISB Hazard - override default optimisation treating ISB as NOP if no hazard detected." name="ENABLE_ISB_HAZARD" type="bool" value="True"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="CSCTI" class="Link" family="CoreSight" index="65" ir_length="0" name="CSCTI" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x88F90000"/>
                                <data_item description="Enable synchronized execution start with CTI" name="SYNCH_START_ENABLE" type="bool" value="false"/>
                                <data_item description="Channel to pulse on synchronized execution start" name="SYNCH_START_CHANNEL" type="uint32" value="0"/>
                                <data_item description="" name="PERIPHERAL_ID" type="" value="0x000009A8"/>
                                <data_item description="" name="JEP_ID" type="" value="0x0000043B"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="ThunderX-r2" class="CoreExecutable" family="Cortex" index="66" ir_length="0" name="ThunderX-r2" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x89000000"/>
                                <data_item description="CTI CoreSight base address" name="CTI_CORESIGHT_BASE_ADDRESS" type="uint32" value="0x89010000"/>
                                <data_item description="JTAG timeouts enabled" name="JTAG_TIMEOUTS_ENABLED" type="bool" value="True"/>
                                <data_item description="Post Reset State" name="POST_RESET_STATE" type="enum" value="1"/>
                                <data_item description="Debug acceleration level" name="DEBUG_ACCEL" type="enum" value="0"/>
                                <data_item description="Enable continuous target state checking and DCC transfer" name="ALLOW_BACKGROUND_PROC" type="bool" value="True"/>
                                <data_item description="Use CTI for synchronized execution" name="CTI_SYNCH_START" type="bool" value="False"/>
                                <data_item description="Synchronize I-cache on leaving debug state" name="SYNC_I_CACHE" type="bool" value="True"/>
                                <data_item description="Synchronize D-cache on leaving debug state" name="SYNC_D_CACHE" type="bool" value="True"/>
                                <data_item description="I-cache maintenance behaviour" name="ICACHE_MAINTENANCE_MODE" type="enum" value="1"/>
                                <data_item description="Request power up if the core domain is found powered down" name="REQUEST_POWER_UP" type="bool" value="True"/>
                                <data_item description="Request no core power down" name="REQUEST_NO_POWER_DOWN" type="bool" value="True"/>
                                <data_item description="Clear the OS lock if it is found locked" name="CLEAR_OS_LOCK" type="bool" value="True"/>
                                <data_item description="Enable memory access mode" name="ENABLE_FAST_MEMORY_ACCESS" type="bool" value="True"/>
                                <data_item description="Number of tries for ITR register to clear after writing an instruction (0 = try forever)" name="NUM_ITE_TRIES" type="uint32" value="20"/>
                                <data_item description="Allow access to EL1 memory when in EL3" name="ALLOW_EL1_MEMACC_FROM_EL3" type="bool" value="False"/>
                                <data_item description="Reset DAP Debug using DP.CSW bits on DAP power up." name="DAP_DBG_RESET_ON_POWERUP" type="bool" value="False"/>
                                <data_item description="Set the extended TAR register on the Cavium System AP for debug." name="SET_EXT_AP_TAR" type="bool" value="False"/>
                                <data_item description="Value to use when setting the extended TAR register on the Cavium system AP" name="EXT_AP_TAR_VALUE" type="uint32" value="0x000087A0"/>
                                <data_item description="Set the MDE bit in MDSCR when using hardware breakpoints." name="SET_MDSCR_MDE" type="bool" value="False"/>
                                <data_item description="Enable ISB Hazard - override default optimisation treating ISB as NOP if no hazard detected." name="ENABLE_ISB_HAZARD" type="bool" value="True"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="CSCTI" class="Link" family="CoreSight" index="67" ir_length="0" name="CSCTI" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x89010000"/>
                                <data_item description="Enable synchronized execution start with CTI" name="SYNCH_START_ENABLE" type="bool" value="false"/>
                                <data_item description="Channel to pulse on synchronized execution start" name="SYNCH_START_CHANNEL" type="uint32" value="0"/>
                                <data_item description="" name="PERIPHERAL_ID" type="" value="0x000009A8"/>
                                <data_item description="" name="JEP_ID" type="" value="0x0000043B"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="ThunderX-r2" class="CoreExecutable" family="Cortex" index="68" ir_length="0" name="ThunderX-r2" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x89080000"/>
                                <data_item description="CTI CoreSight base address" name="CTI_CORESIGHT_BASE_ADDRESS" type="uint32" value="0x89090000"/>
                                <data_item description="JTAG timeouts enabled" name="JTAG_TIMEOUTS_ENABLED" type="bool" value="True"/>
                                <data_item description="Post Reset State" name="POST_RESET_STATE" type="enum" value="1"/>
                                <data_item description="Debug acceleration level" name="DEBUG_ACCEL" type="enum" value="0"/>
                                <data_item description="Enable continuous target state checking and DCC transfer" name="ALLOW_BACKGROUND_PROC" type="bool" value="True"/>
                                <data_item description="Use CTI for synchronized execution" name="CTI_SYNCH_START" type="bool" value="False"/>
                                <data_item description="Synchronize I-cache on leaving debug state" name="SYNC_I_CACHE" type="bool" value="True"/>
                                <data_item description="Synchronize D-cache on leaving debug state" name="SYNC_D_CACHE" type="bool" value="True"/>
                                <data_item description="I-cache maintenance behaviour" name="ICACHE_MAINTENANCE_MODE" type="enum" value="1"/>
                                <data_item description="Request power up if the core domain is found powered down" name="REQUEST_POWER_UP" type="bool" value="True"/>
                                <data_item description="Request no core power down" name="REQUEST_NO_POWER_DOWN" type="bool" value="True"/>
                                <data_item description="Clear the OS lock if it is found locked" name="CLEAR_OS_LOCK" type="bool" value="True"/>
                                <data_item description="Enable memory access mode" name="ENABLE_FAST_MEMORY_ACCESS" type="bool" value="True"/>
                                <data_item description="Number of tries for ITR register to clear after writing an instruction (0 = try forever)" name="NUM_ITE_TRIES" type="uint32" value="20"/>
                                <data_item description="Allow access to EL1 memory when in EL3" name="ALLOW_EL1_MEMACC_FROM_EL3" type="bool" value="False"/>
                                <data_item description="Reset DAP Debug using DP.CSW bits on DAP power up." name="DAP_DBG_RESET_ON_POWERUP" type="bool" value="False"/>
                                <data_item description="Set the extended TAR register on the Cavium System AP for debug." name="SET_EXT_AP_TAR" type="bool" value="False"/>
                                <data_item description="Value to use when setting the extended TAR register on the Cavium system AP" name="EXT_AP_TAR_VALUE" type="uint32" value="0x000087A0"/>
                                <data_item description="Set the MDE bit in MDSCR when using hardware breakpoints." name="SET_MDSCR_MDE" type="bool" value="False"/>
                                <data_item description="Enable ISB Hazard - override default optimisation treating ISB as NOP if no hazard detected." name="ENABLE_ISB_HAZARD" type="bool" value="True"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="CSCTI" class="Link" family="CoreSight" index="69" ir_length="0" name="CSCTI" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x89090000"/>
                                <data_item description="Enable synchronized execution start with CTI" name="SYNCH_START_ENABLE" type="bool" value="false"/>
                                <data_item description="Channel to pulse on synchronized execution start" name="SYNCH_START_CHANNEL" type="uint32" value="0"/>
                                <data_item description="" name="PERIPHERAL_ID" type="" value="0x000009A8"/>
                                <data_item description="" name="JEP_ID" type="" value="0x0000043B"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="ThunderX-r2" class="CoreExecutable" family="Cortex" index="70" ir_length="0" name="ThunderX-r2" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x89100000"/>
                                <data_item description="CTI CoreSight base address" name="CTI_CORESIGHT_BASE_ADDRESS" type="uint32" value="0x89110000"/>
                                <data_item description="JTAG timeouts enabled" name="JTAG_TIMEOUTS_ENABLED" type="bool" value="True"/>
                                <data_item description="Post Reset State" name="POST_RESET_STATE" type="enum" value="1"/>
                                <data_item description="Debug acceleration level" name="DEBUG_ACCEL" type="enum" value="0"/>
                                <data_item description="Enable continuous target state checking and DCC transfer" name="ALLOW_BACKGROUND_PROC" type="bool" value="True"/>
                                <data_item description="Use CTI for synchronized execution" name="CTI_SYNCH_START" type="bool" value="False"/>
                                <data_item description="Synchronize I-cache on leaving debug state" name="SYNC_I_CACHE" type="bool" value="True"/>
                                <data_item description="Synchronize D-cache on leaving debug state" name="SYNC_D_CACHE" type="bool" value="True"/>
                                <data_item description="I-cache maintenance behaviour" name="ICACHE_MAINTENANCE_MODE" type="enum" value="1"/>
                                <data_item description="Request power up if the core domain is found powered down" name="REQUEST_POWER_UP" type="bool" value="True"/>
                                <data_item description="Request no core power down" name="REQUEST_NO_POWER_DOWN" type="bool" value="True"/>
                                <data_item description="Clear the OS lock if it is found locked" name="CLEAR_OS_LOCK" type="bool" value="True"/>
                                <data_item description="Enable memory access mode" name="ENABLE_FAST_MEMORY_ACCESS" type="bool" value="True"/>
                                <data_item description="Number of tries for ITR register to clear after writing an instruction (0 = try forever)" name="NUM_ITE_TRIES" type="uint32" value="20"/>
                                <data_item description="Allow access to EL1 memory when in EL3" name="ALLOW_EL1_MEMACC_FROM_EL3" type="bool" value="False"/>
                                <data_item description="Reset DAP Debug using DP.CSW bits on DAP power up." name="DAP_DBG_RESET_ON_POWERUP" type="bool" value="False"/>
                                <data_item description="Set the extended TAR register on the Cavium System AP for debug." name="SET_EXT_AP_TAR" type="bool" value="False"/>
                                <data_item description="Value to use when setting the extended TAR register on the Cavium system AP" name="EXT_AP_TAR_VALUE" type="uint32" value="0x000087A0"/>
                                <data_item description="Set the MDE bit in MDSCR when using hardware breakpoints." name="SET_MDSCR_MDE" type="bool" value="False"/>
                                <data_item description="Enable ISB Hazard - override default optimisation treating ISB as NOP if no hazard detected." name="ENABLE_ISB_HAZARD" type="bool" value="True"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="CSCTI" class="Link" family="CoreSight" index="71" ir_length="0" name="CSCTI" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x89110000"/>
                                <data_item description="Enable synchronized execution start with CTI" name="SYNCH_START_ENABLE" type="bool" value="false"/>
                                <data_item description="Channel to pulse on synchronized execution start" name="SYNCH_START_CHANNEL" type="uint32" value="0"/>
                                <data_item description="" name="PERIPHERAL_ID" type="" value="0x000009A8"/>
                                <data_item description="" name="JEP_ID" type="" value="0x0000043B"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="ThunderX-r2" class="CoreExecutable" family="Cortex" index="72" ir_length="0" name="ThunderX-r2" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x89180000"/>
                                <data_item description="CTI CoreSight base address" name="CTI_CORESIGHT_BASE_ADDRESS" type="uint32" value="0x89190000"/>
                                <data_item description="JTAG timeouts enabled" name="JTAG_TIMEOUTS_ENABLED" type="bool" value="True"/>
                                <data_item description="Post Reset State" name="POST_RESET_STATE" type="enum" value="1"/>
                                <data_item description="Debug acceleration level" name="DEBUG_ACCEL" type="enum" value="0"/>
                                <data_item description="Enable continuous target state checking and DCC transfer" name="ALLOW_BACKGROUND_PROC" type="bool" value="True"/>
                                <data_item description="Use CTI for synchronized execution" name="CTI_SYNCH_START" type="bool" value="False"/>
                                <data_item description="Synchronize I-cache on leaving debug state" name="SYNC_I_CACHE" type="bool" value="True"/>
                                <data_item description="Synchronize D-cache on leaving debug state" name="SYNC_D_CACHE" type="bool" value="True"/>
                                <data_item description="I-cache maintenance behaviour" name="ICACHE_MAINTENANCE_MODE" type="enum" value="1"/>
                                <data_item description="Request power up if the core domain is found powered down" name="REQUEST_POWER_UP" type="bool" value="True"/>
                                <data_item description="Request no core power down" name="REQUEST_NO_POWER_DOWN" type="bool" value="True"/>
                                <data_item description="Clear the OS lock if it is found locked" name="CLEAR_OS_LOCK" type="bool" value="True"/>
                                <data_item description="Enable memory access mode" name="ENABLE_FAST_MEMORY_ACCESS" type="bool" value="True"/>
                                <data_item description="Number of tries for ITR register to clear after writing an instruction (0 = try forever)" name="NUM_ITE_TRIES" type="uint32" value="20"/>
                                <data_item description="Allow access to EL1 memory when in EL3" name="ALLOW_EL1_MEMACC_FROM_EL3" type="bool" value="False"/>
                                <data_item description="Reset DAP Debug using DP.CSW bits on DAP power up." name="DAP_DBG_RESET_ON_POWERUP" type="bool" value="False"/>
                                <data_item description="Set the extended TAR register on the Cavium System AP for debug." name="SET_EXT_AP_TAR" type="bool" value="False"/>
                                <data_item description="Value to use when setting the extended TAR register on the Cavium system AP" name="EXT_AP_TAR_VALUE" type="uint32" value="0x000087A0"/>
                                <data_item description="Set the MDE bit in MDSCR when using hardware breakpoints." name="SET_MDSCR_MDE" type="bool" value="False"/>
                                <data_item description="Enable ISB Hazard - override default optimisation treating ISB as NOP if no hazard detected." name="ENABLE_ISB_HAZARD" type="bool" value="True"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="CSCTI" class="Link" family="CoreSight" index="73" ir_length="0" name="CSCTI" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x89190000"/>
                                <data_item description="Enable synchronized execution start with CTI" name="SYNCH_START_ENABLE" type="bool" value="false"/>
                                <data_item description="Channel to pulse on synchronized execution start" name="SYNCH_START_CHANNEL" type="uint32" value="0"/>
                                <data_item description="" name="PERIPHERAL_ID" type="" value="0x000009A8"/>
                                <data_item description="" name="JEP_ID" type="" value="0x0000043B"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="ThunderX-r2" class="CoreExecutable" family="Cortex" index="74" ir_length="0" name="ThunderX-r2" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x89200000"/>
                                <data_item description="CTI CoreSight base address" name="CTI_CORESIGHT_BASE_ADDRESS" type="uint32" value="0x89210000"/>
                                <data_item description="JTAG timeouts enabled" name="JTAG_TIMEOUTS_ENABLED" type="bool" value="True"/>
                                <data_item description="Post Reset State" name="POST_RESET_STATE" type="enum" value="1"/>
                                <data_item description="Debug acceleration level" name="DEBUG_ACCEL" type="enum" value="0"/>
                                <data_item description="Enable continuous target state checking and DCC transfer" name="ALLOW_BACKGROUND_PROC" type="bool" value="True"/>
                                <data_item description="Use CTI for synchronized execution" name="CTI_SYNCH_START" type="bool" value="False"/>
                                <data_item description="Synchronize I-cache on leaving debug state" name="SYNC_I_CACHE" type="bool" value="True"/>
                                <data_item description="Synchronize D-cache on leaving debug state" name="SYNC_D_CACHE" type="bool" value="True"/>
                                <data_item description="I-cache maintenance behaviour" name="ICACHE_MAINTENANCE_MODE" type="enum" value="1"/>
                                <data_item description="Request power up if the core domain is found powered down" name="REQUEST_POWER_UP" type="bool" value="True"/>
                                <data_item description="Request no core power down" name="REQUEST_NO_POWER_DOWN" type="bool" value="True"/>
                                <data_item description="Clear the OS lock if it is found locked" name="CLEAR_OS_LOCK" type="bool" value="True"/>
                                <data_item description="Enable memory access mode" name="ENABLE_FAST_MEMORY_ACCESS" type="bool" value="True"/>
                                <data_item description="Number of tries for ITR register to clear after writing an instruction (0 = try forever)" name="NUM_ITE_TRIES" type="uint32" value="20"/>
                                <data_item description="Allow access to EL1 memory when in EL3" name="ALLOW_EL1_MEMACC_FROM_EL3" type="bool" value="False"/>
                                <data_item description="Reset DAP Debug using DP.CSW bits on DAP power up." name="DAP_DBG_RESET_ON_POWERUP" type="bool" value="False"/>
                                <data_item description="Set the extended TAR register on the Cavium System AP for debug." name="SET_EXT_AP_TAR" type="bool" value="False"/>
                                <data_item description="Value to use when setting the extended TAR register on the Cavium system AP" name="EXT_AP_TAR_VALUE" type="uint32" value="0x000087A0"/>
                                <data_item description="Set the MDE bit in MDSCR when using hardware breakpoints." name="SET_MDSCR_MDE" type="bool" value="False"/>
                                <data_item description="Enable ISB Hazard - override default optimisation treating ISB as NOP if no hazard detected." name="ENABLE_ISB_HAZARD" type="bool" value="True"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="CSCTI" class="Link" family="CoreSight" index="75" ir_length="0" name="CSCTI" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x89210000"/>
                                <data_item description="Enable synchronized execution start with CTI" name="SYNCH_START_ENABLE" type="bool" value="false"/>
                                <data_item description="Channel to pulse on synchronized execution start" name="SYNCH_START_CHANNEL" type="uint32" value="0"/>
                                <data_item description="" name="PERIPHERAL_ID" type="" value="0x000009A8"/>
                                <data_item description="" name="JEP_ID" type="" value="0x0000043B"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="ThunderX-r2" class="CoreExecutable" family="Cortex" index="76" ir_length="0" name="ThunderX-r2" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x89280000"/>
                                <data_item description="CTI CoreSight base address" name="CTI_CORESIGHT_BASE_ADDRESS" type="uint32" value="0x89290000"/>
                                <data_item description="JTAG timeouts enabled" name="JTAG_TIMEOUTS_ENABLED" type="bool" value="True"/>
                                <data_item description="Post Reset State" name="POST_RESET_STATE" type="enum" value="1"/>
                                <data_item description="Debug acceleration level" name="DEBUG_ACCEL" type="enum" value="0"/>
                                <data_item description="Enable continuous target state checking and DCC transfer" name="ALLOW_BACKGROUND_PROC" type="bool" value="True"/>
                                <data_item description="Use CTI for synchronized execution" name="CTI_SYNCH_START" type="bool" value="False"/>
                                <data_item description="Synchronize I-cache on leaving debug state" name="SYNC_I_CACHE" type="bool" value="True"/>
                                <data_item description="Synchronize D-cache on leaving debug state" name="SYNC_D_CACHE" type="bool" value="True"/>
                                <data_item description="I-cache maintenance behaviour" name="ICACHE_MAINTENANCE_MODE" type="enum" value="1"/>
                                <data_item description="Request power up if the core domain is found powered down" name="REQUEST_POWER_UP" type="bool" value="True"/>
                                <data_item description="Request no core power down" name="REQUEST_NO_POWER_DOWN" type="bool" value="True"/>
                                <data_item description="Clear the OS lock if it is found locked" name="CLEAR_OS_LOCK" type="bool" value="True"/>
                                <data_item description="Enable memory access mode" name="ENABLE_FAST_MEMORY_ACCESS" type="bool" value="True"/>
                                <data_item description="Number of tries for ITR register to clear after writing an instruction (0 = try forever)" name="NUM_ITE_TRIES" type="uint32" value="20"/>
                                <data_item description="Allow access to EL1 memory when in EL3" name="ALLOW_EL1_MEMACC_FROM_EL3" type="bool" value="False"/>
                                <data_item description="Reset DAP Debug using DP.CSW bits on DAP power up." name="DAP_DBG_RESET_ON_POWERUP" type="bool" value="False"/>
                                <data_item description="Set the extended TAR register on the Cavium System AP for debug." name="SET_EXT_AP_TAR" type="bool" value="False"/>
                                <data_item description="Value to use when setting the extended TAR register on the Cavium system AP" name="EXT_AP_TAR_VALUE" type="uint32" value="0x000087A0"/>
                                <data_item description="Set the MDE bit in MDSCR when using hardware breakpoints." name="SET_MDSCR_MDE" type="bool" value="False"/>
                                <data_item description="Enable ISB Hazard - override default optimisation treating ISB as NOP if no hazard detected." name="ENABLE_ISB_HAZARD" type="bool" value="True"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="CSCTI" class="Link" family="CoreSight" index="77" ir_length="0" name="CSCTI" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x89290000"/>
                                <data_item description="Enable synchronized execution start with CTI" name="SYNCH_START_ENABLE" type="bool" value="false"/>
                                <data_item description="Channel to pulse on synchronized execution start" name="SYNCH_START_CHANNEL" type="uint32" value="0"/>
                                <data_item description="" name="PERIPHERAL_ID" type="" value="0x000009A8"/>
                                <data_item description="" name="JEP_ID" type="" value="0x0000043B"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="ThunderX-r2" class="CoreExecutable" family="Cortex" index="78" ir_length="0" name="ThunderX-r2" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x89300000"/>
                                <data_item description="CTI CoreSight base address" name="CTI_CORESIGHT_BASE_ADDRESS" type="uint32" value="0x89310000"/>
                                <data_item description="JTAG timeouts enabled" name="JTAG_TIMEOUTS_ENABLED" type="bool" value="True"/>
                                <data_item description="Post Reset State" name="POST_RESET_STATE" type="enum" value="1"/>
                                <data_item description="Debug acceleration level" name="DEBUG_ACCEL" type="enum" value="0"/>
                                <data_item description="Enable continuous target state checking and DCC transfer" name="ALLOW_BACKGROUND_PROC" type="bool" value="True"/>
                                <data_item description="Use CTI for synchronized execution" name="CTI_SYNCH_START" type="bool" value="False"/>
                                <data_item description="Synchronize I-cache on leaving debug state" name="SYNC_I_CACHE" type="bool" value="True"/>
                                <data_item description="Synchronize D-cache on leaving debug state" name="SYNC_D_CACHE" type="bool" value="True"/>
                                <data_item description="I-cache maintenance behaviour" name="ICACHE_MAINTENANCE_MODE" type="enum" value="1"/>
                                <data_item description="Request power up if the core domain is found powered down" name="REQUEST_POWER_UP" type="bool" value="True"/>
                                <data_item description="Request no core power down" name="REQUEST_NO_POWER_DOWN" type="bool" value="True"/>
                                <data_item description="Clear the OS lock if it is found locked" name="CLEAR_OS_LOCK" type="bool" value="True"/>
                                <data_item description="Enable memory access mode" name="ENABLE_FAST_MEMORY_ACCESS" type="bool" value="True"/>
                                <data_item description="Number of tries for ITR register to clear after writing an instruction (0 = try forever)" name="NUM_ITE_TRIES" type="uint32" value="20"/>
                                <data_item description="Allow access to EL1 memory when in EL3" name="ALLOW_EL1_MEMACC_FROM_EL3" type="bool" value="False"/>
                                <data_item description="Reset DAP Debug using DP.CSW bits on DAP power up." name="DAP_DBG_RESET_ON_POWERUP" type="bool" value="False"/>
                                <data_item description="Set the extended TAR register on the Cavium System AP for debug." name="SET_EXT_AP_TAR" type="bool" value="False"/>
                                <data_item description="Value to use when setting the extended TAR register on the Cavium system AP" name="EXT_AP_TAR_VALUE" type="uint32" value="0x000087A0"/>
                                <data_item description="Set the MDE bit in MDSCR when using hardware breakpoints." name="SET_MDSCR_MDE" type="bool" value="False"/>
                                <data_item description="Enable ISB Hazard - override default optimisation treating ISB as NOP if no hazard detected." name="ENABLE_ISB_HAZARD" type="bool" value="True"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="CSCTI" class="Link" family="CoreSight" index="79" ir_length="0" name="CSCTI" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x89310000"/>
                                <data_item description="Enable synchronized execution start with CTI" name="SYNCH_START_ENABLE" type="bool" value="false"/>
                                <data_item description="Channel to pulse on synchronized execution start" name="SYNCH_START_CHANNEL" type="uint32" value="0"/>
                                <data_item description="" name="PERIPHERAL_ID" type="" value="0x000009A8"/>
                                <data_item description="" name="JEP_ID" type="" value="0x0000043B"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="ThunderX-r2" class="CoreExecutable" family="Cortex" index="80" ir_length="0" name="ThunderX-r2" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x89380000"/>
                                <data_item description="CTI CoreSight base address" name="CTI_CORESIGHT_BASE_ADDRESS" type="uint32" value="0x89390000"/>
                                <data_item description="JTAG timeouts enabled" name="JTAG_TIMEOUTS_ENABLED" type="bool" value="True"/>
                                <data_item description="Post Reset State" name="POST_RESET_STATE" type="enum" value="1"/>
                                <data_item description="Debug acceleration level" name="DEBUG_ACCEL" type="enum" value="0"/>
                                <data_item description="Enable continuous target state checking and DCC transfer" name="ALLOW_BACKGROUND_PROC" type="bool" value="True"/>
                                <data_item description="Use CTI for synchronized execution" name="CTI_SYNCH_START" type="bool" value="False"/>
                                <data_item description="Synchronize I-cache on leaving debug state" name="SYNC_I_CACHE" type="bool" value="True"/>
                                <data_item description="Synchronize D-cache on leaving debug state" name="SYNC_D_CACHE" type="bool" value="True"/>
                                <data_item description="I-cache maintenance behaviour" name="ICACHE_MAINTENANCE_MODE" type="enum" value="1"/>
                                <data_item description="Request power up if the core domain is found powered down" name="REQUEST_POWER_UP" type="bool" value="True"/>
                                <data_item description="Request no core power down" name="REQUEST_NO_POWER_DOWN" type="bool" value="True"/>
                                <data_item description="Clear the OS lock if it is found locked" name="CLEAR_OS_LOCK" type="bool" value="True"/>
                                <data_item description="Enable memory access mode" name="ENABLE_FAST_MEMORY_ACCESS" type="bool" value="True"/>
                                <data_item description="Number of tries for ITR register to clear after writing an instruction (0 = try forever)" name="NUM_ITE_TRIES" type="uint32" value="20"/>
                                <data_item description="Allow access to EL1 memory when in EL3" name="ALLOW_EL1_MEMACC_FROM_EL3" type="bool" value="False"/>
                                <data_item description="Reset DAP Debug using DP.CSW bits on DAP power up." name="DAP_DBG_RESET_ON_POWERUP" type="bool" value="False"/>
                                <data_item description="Set the extended TAR register on the Cavium System AP for debug." name="SET_EXT_AP_TAR" type="bool" value="False"/>
                                <data_item description="Value to use when setting the extended TAR register on the Cavium system AP" name="EXT_AP_TAR_VALUE" type="uint32" value="0x000087A0"/>
                                <data_item description="Set the MDE bit in MDSCR when using hardware breakpoints." name="SET_MDSCR_MDE" type="bool" value="False"/>
                                <data_item description="Enable ISB Hazard - override default optimisation treating ISB as NOP if no hazard detected." name="ENABLE_ISB_HAZARD" type="bool" value="True"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="CSCTI" class="Link" family="CoreSight" index="81" ir_length="0" name="CSCTI" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x89390000"/>
                                <data_item description="Enable synchronized execution start with CTI" name="SYNCH_START_ENABLE" type="bool" value="false"/>
                                <data_item description="Channel to pulse on synchronized execution start" name="SYNCH_START_CHANNEL" type="uint32" value="0"/>
                                <data_item description="" name="PERIPHERAL_ID" type="" value="0x000009A8"/>
                                <data_item description="" name="JEP_ID" type="" value="0x0000043B"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="ThunderX-r2" class="CoreExecutable" family="Cortex" index="82" ir_length="0" name="ThunderX-r2" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x89400000"/>
                                <data_item description="CTI CoreSight base address" name="CTI_CORESIGHT_BASE_ADDRESS" type="uint32" value="0x89410000"/>
                                <data_item description="JTAG timeouts enabled" name="JTAG_TIMEOUTS_ENABLED" type="bool" value="True"/>
                                <data_item description="Post Reset State" name="POST_RESET_STATE" type="enum" value="1"/>
                                <data_item description="Debug acceleration level" name="DEBUG_ACCEL" type="enum" value="0"/>
                                <data_item description="Enable continuous target state checking and DCC transfer" name="ALLOW_BACKGROUND_PROC" type="bool" value="True"/>
                                <data_item description="Use CTI for synchronized execution" name="CTI_SYNCH_START" type="bool" value="False"/>
                                <data_item description="Synchronize I-cache on leaving debug state" name="SYNC_I_CACHE" type="bool" value="True"/>
                                <data_item description="Synchronize D-cache on leaving debug state" name="SYNC_D_CACHE" type="bool" value="True"/>
                                <data_item description="I-cache maintenance behaviour" name="ICACHE_MAINTENANCE_MODE" type="enum" value="1"/>
                                <data_item description="Request power up if the core domain is found powered down" name="REQUEST_POWER_UP" type="bool" value="True"/>
                                <data_item description="Request no core power down" name="REQUEST_NO_POWER_DOWN" type="bool" value="True"/>
                                <data_item description="Clear the OS lock if it is found locked" name="CLEAR_OS_LOCK" type="bool" value="True"/>
                                <data_item description="Enable memory access mode" name="ENABLE_FAST_MEMORY_ACCESS" type="bool" value="True"/>
                                <data_item description="Number of tries for ITR register to clear after writing an instruction (0 = try forever)" name="NUM_ITE_TRIES" type="uint32" value="20"/>
                                <data_item description="Allow access to EL1 memory when in EL3" name="ALLOW_EL1_MEMACC_FROM_EL3" type="bool" value="False"/>
                                <data_item description="Reset DAP Debug using DP.CSW bits on DAP power up." name="DAP_DBG_RESET_ON_POWERUP" type="bool" value="False"/>
                                <data_item description="Set the extended TAR register on the Cavium System AP for debug." name="SET_EXT_AP_TAR" type="bool" value="False"/>
                                <data_item description="Value to use when setting the extended TAR register on the Cavium system AP" name="EXT_AP_TAR_VALUE" type="uint32" value="0x000087A0"/>
                                <data_item description="Set the MDE bit in MDSCR when using hardware breakpoints." name="SET_MDSCR_MDE" type="bool" value="False"/>
                                <data_item description="Enable ISB Hazard - override default optimisation treating ISB as NOP if no hazard detected." name="ENABLE_ISB_HAZARD" type="bool" value="True"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="CSCTI" class="Link" family="CoreSight" index="83" ir_length="0" name="CSCTI" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x89410000"/>
                                <data_item description="Enable synchronized execution start with CTI" name="SYNCH_START_ENABLE" type="bool" value="false"/>
                                <data_item description="Channel to pulse on synchronized execution start" name="SYNCH_START_CHANNEL" type="uint32" value="0"/>
                                <data_item description="" name="PERIPHERAL_ID" type="" value="0x000009A8"/>
                                <data_item description="" name="JEP_ID" type="" value="0x0000043B"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="ThunderX-r2" class="CoreExecutable" family="Cortex" index="84" ir_length="0" name="ThunderX-r2" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x89480000"/>
                                <data_item description="CTI CoreSight base address" name="CTI_CORESIGHT_BASE_ADDRESS" type="uint32" value="0x89490000"/>
                                <data_item description="JTAG timeouts enabled" name="JTAG_TIMEOUTS_ENABLED" type="bool" value="True"/>
                                <data_item description="Post Reset State" name="POST_RESET_STATE" type="enum" value="1"/>
                                <data_item description="Debug acceleration level" name="DEBUG_ACCEL" type="enum" value="0"/>
                                <data_item description="Enable continuous target state checking and DCC transfer" name="ALLOW_BACKGROUND_PROC" type="bool" value="True"/>
                                <data_item description="Use CTI for synchronized execution" name="CTI_SYNCH_START" type="bool" value="False"/>
                                <data_item description="Synchronize I-cache on leaving debug state" name="SYNC_I_CACHE" type="bool" value="True"/>
                                <data_item description="Synchronize D-cache on leaving debug state" name="SYNC_D_CACHE" type="bool" value="True"/>
                                <data_item description="I-cache maintenance behaviour" name="ICACHE_MAINTENANCE_MODE" type="enum" value="1"/>
                                <data_item description="Request power up if the core domain is found powered down" name="REQUEST_POWER_UP" type="bool" value="True"/>
                                <data_item description="Request no core power down" name="REQUEST_NO_POWER_DOWN" type="bool" value="True"/>
                                <data_item description="Clear the OS lock if it is found locked" name="CLEAR_OS_LOCK" type="bool" value="True"/>
                                <data_item description="Enable memory access mode" name="ENABLE_FAST_MEMORY_ACCESS" type="bool" value="True"/>
                                <data_item description="Number of tries for ITR register to clear after writing an instruction (0 = try forever)" name="NUM_ITE_TRIES" type="uint32" value="20"/>
                                <data_item description="Allow access to EL1 memory when in EL3" name="ALLOW_EL1_MEMACC_FROM_EL3" type="bool" value="False"/>
                                <data_item description="Reset DAP Debug using DP.CSW bits on DAP power up." name="DAP_DBG_RESET_ON_POWERUP" type="bool" value="False"/>
                                <data_item description="Set the extended TAR register on the Cavium System AP for debug." name="SET_EXT_AP_TAR" type="bool" value="False"/>
                                <data_item description="Value to use when setting the extended TAR register on the Cavium system AP" name="EXT_AP_TAR_VALUE" type="uint32" value="0x000087A0"/>
                                <data_item description="Set the MDE bit in MDSCR when using hardware breakpoints." name="SET_MDSCR_MDE" type="bool" value="False"/>
                                <data_item description="Enable ISB Hazard - override default optimisation treating ISB as NOP if no hazard detected." name="ENABLE_ISB_HAZARD" type="bool" value="True"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="CSCTI" class="Link" family="CoreSight" index="85" ir_length="0" name="CSCTI" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x89490000"/>
                                <data_item description="Enable synchronized execution start with CTI" name="SYNCH_START_ENABLE" type="bool" value="false"/>
                                <data_item description="Channel to pulse on synchronized execution start" name="SYNCH_START_CHANNEL" type="uint32" value="0"/>
                                <data_item description="" name="PERIPHERAL_ID" type="" value="0x000009A8"/>
                                <data_item description="" name="JEP_ID" type="" value="0x0000043B"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="ThunderX-r2" class="CoreExecutable" family="Cortex" index="86" ir_length="0" name="ThunderX-r2" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x89500000"/>
                                <data_item description="CTI CoreSight base address" name="CTI_CORESIGHT_BASE_ADDRESS" type="uint32" value="0x89510000"/>
                                <data_item description="JTAG timeouts enabled" name="JTAG_TIMEOUTS_ENABLED" type="bool" value="True"/>
                                <data_item description="Post Reset State" name="POST_RESET_STATE" type="enum" value="1"/>
                                <data_item description="Debug acceleration level" name="DEBUG_ACCEL" type="enum" value="0"/>
                                <data_item description="Enable continuous target state checking and DCC transfer" name="ALLOW_BACKGROUND_PROC" type="bool" value="True"/>
                                <data_item description="Use CTI for synchronized execution" name="CTI_SYNCH_START" type="bool" value="False"/>
                                <data_item description="Synchronize I-cache on leaving debug state" name="SYNC_I_CACHE" type="bool" value="True"/>
                                <data_item description="Synchronize D-cache on leaving debug state" name="SYNC_D_CACHE" type="bool" value="True"/>
                                <data_item description="I-cache maintenance behaviour" name="ICACHE_MAINTENANCE_MODE" type="enum" value="1"/>
                                <data_item description="Request power up if the core domain is found powered down" name="REQUEST_POWER_UP" type="bool" value="True"/>
                                <data_item description="Request no core power down" name="REQUEST_NO_POWER_DOWN" type="bool" value="True"/>
                                <data_item description="Clear the OS lock if it is found locked" name="CLEAR_OS_LOCK" type="bool" value="True"/>
                                <data_item description="Enable memory access mode" name="ENABLE_FAST_MEMORY_ACCESS" type="bool" value="True"/>
                                <data_item description="Number of tries for ITR register to clear after writing an instruction (0 = try forever)" name="NUM_ITE_TRIES" type="uint32" value="20"/>
                                <data_item description="Allow access to EL1 memory when in EL3" name="ALLOW_EL1_MEMACC_FROM_EL3" type="bool" value="False"/>
                                <data_item description="Reset DAP Debug using DP.CSW bits on DAP power up." name="DAP_DBG_RESET_ON_POWERUP" type="bool" value="False"/>
                                <data_item description="Set the extended TAR register on the Cavium System AP for debug." name="SET_EXT_AP_TAR" type="bool" value="False"/>
                                <data_item description="Value to use when setting the extended TAR register on the Cavium system AP" name="EXT_AP_TAR_VALUE" type="uint32" value="0x000087A0"/>
                                <data_item description="Set the MDE bit in MDSCR when using hardware breakpoints." name="SET_MDSCR_MDE" type="bool" value="False"/>
                                <data_item description="Enable ISB Hazard - override default optimisation treating ISB as NOP if no hazard detected." name="ENABLE_ISB_HAZARD" type="bool" value="True"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="CSCTI" class="Link" family="CoreSight" index="87" ir_length="0" name="CSCTI" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x89510000"/>
                                <data_item description="Enable synchronized execution start with CTI" name="SYNCH_START_ENABLE" type="bool" value="false"/>
                                <data_item description="Channel to pulse on synchronized execution start" name="SYNCH_START_CHANNEL" type="uint32" value="0"/>
                                <data_item description="" name="PERIPHERAL_ID" type="" value="0x000009A8"/>
                                <data_item description="" name="JEP_ID" type="" value="0x0000043B"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="ThunderX-r2" class="CoreExecutable" family="Cortex" index="88" ir_length="0" name="ThunderX-r2" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x89580000"/>
                                <data_item description="CTI CoreSight base address" name="CTI_CORESIGHT_BASE_ADDRESS" type="uint32" value="0x89590000"/>
                                <data_item description="JTAG timeouts enabled" name="JTAG_TIMEOUTS_ENABLED" type="bool" value="True"/>
                                <data_item description="Post Reset State" name="POST_RESET_STATE" type="enum" value="1"/>
                                <data_item description="Debug acceleration level" name="DEBUG_ACCEL" type="enum" value="0"/>
                                <data_item description="Enable continuous target state checking and DCC transfer" name="ALLOW_BACKGROUND_PROC" type="bool" value="True"/>
                                <data_item description="Use CTI for synchronized execution" name="CTI_SYNCH_START" type="bool" value="False"/>
                                <data_item description="Synchronize I-cache on leaving debug state" name="SYNC_I_CACHE" type="bool" value="True"/>
                                <data_item description="Synchronize D-cache on leaving debug state" name="SYNC_D_CACHE" type="bool" value="True"/>
                                <data_item description="I-cache maintenance behaviour" name="ICACHE_MAINTENANCE_MODE" type="enum" value="1"/>
                                <data_item description="Request power up if the core domain is found powered down" name="REQUEST_POWER_UP" type="bool" value="True"/>
                                <data_item description="Request no core power down" name="REQUEST_NO_POWER_DOWN" type="bool" value="True"/>
                                <data_item description="Clear the OS lock if it is found locked" name="CLEAR_OS_LOCK" type="bool" value="True"/>
                                <data_item description="Enable memory access mode" name="ENABLE_FAST_MEMORY_ACCESS" type="bool" value="True"/>
                                <data_item description="Number of tries for ITR register to clear after writing an instruction (0 = try forever)" name="NUM_ITE_TRIES" type="uint32" value="20"/>
                                <data_item description="Allow access to EL1 memory when in EL3" name="ALLOW_EL1_MEMACC_FROM_EL3" type="bool" value="False"/>
                                <data_item description="Reset DAP Debug using DP.CSW bits on DAP power up." name="DAP_DBG_RESET_ON_POWERUP" type="bool" value="False"/>
                                <data_item description="Set the extended TAR register on the Cavium System AP for debug." name="SET_EXT_AP_TAR" type="bool" value="False"/>
                                <data_item description="Value to use when setting the extended TAR register on the Cavium system AP" name="EXT_AP_TAR_VALUE" type="uint32" value="0x000087A0"/>
                                <data_item description="Set the MDE bit in MDSCR when using hardware breakpoints." name="SET_MDSCR_MDE" type="bool" value="False"/>
                                <data_item description="Enable ISB Hazard - override default optimisation treating ISB as NOP if no hazard detected." name="ENABLE_ISB_HAZARD" type="bool" value="True"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="CSCTI" class="Link" family="CoreSight" index="89" ir_length="0" name="CSCTI" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x89590000"/>
                                <data_item description="Enable synchronized execution start with CTI" name="SYNCH_START_ENABLE" type="bool" value="false"/>
                                <data_item description="Channel to pulse on synchronized execution start" name="SYNCH_START_CHANNEL" type="uint32" value="0"/>
                                <data_item description="" name="PERIPHERAL_ID" type="" value="0x000009A8"/>
                                <data_item description="" name="JEP_ID" type="" value="0x0000043B"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="ThunderX-r2" class="CoreExecutable" family="Cortex" index="90" ir_length="0" name="ThunderX-r2" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x89600000"/>
                                <data_item description="CTI CoreSight base address" name="CTI_CORESIGHT_BASE_ADDRESS" type="uint32" value="0x89610000"/>
                                <data_item description="JTAG timeouts enabled" name="JTAG_TIMEOUTS_ENABLED" type="bool" value="True"/>
                                <data_item description="Post Reset State" name="POST_RESET_STATE" type="enum" value="1"/>
                                <data_item description="Debug acceleration level" name="DEBUG_ACCEL" type="enum" value="0"/>
                                <data_item description="Enable continuous target state checking and DCC transfer" name="ALLOW_BACKGROUND_PROC" type="bool" value="True"/>
                                <data_item description="Use CTI for synchronized execution" name="CTI_SYNCH_START" type="bool" value="False"/>
                                <data_item description="Synchronize I-cache on leaving debug state" name="SYNC_I_CACHE" type="bool" value="True"/>
                                <data_item description="Synchronize D-cache on leaving debug state" name="SYNC_D_CACHE" type="bool" value="True"/>
                                <data_item description="I-cache maintenance behaviour" name="ICACHE_MAINTENANCE_MODE" type="enum" value="1"/>
                                <data_item description="Request power up if the core domain is found powered down" name="REQUEST_POWER_UP" type="bool" value="True"/>
                                <data_item description="Request no core power down" name="REQUEST_NO_POWER_DOWN" type="bool" value="True"/>
                                <data_item description="Clear the OS lock if it is found locked" name="CLEAR_OS_LOCK" type="bool" value="True"/>
                                <data_item description="Enable memory access mode" name="ENABLE_FAST_MEMORY_ACCESS" type="bool" value="True"/>
                                <data_item description="Number of tries for ITR register to clear after writing an instruction (0 = try forever)" name="NUM_ITE_TRIES" type="uint32" value="20"/>
                                <data_item description="Allow access to EL1 memory when in EL3" name="ALLOW_EL1_MEMACC_FROM_EL3" type="bool" value="False"/>
                                <data_item description="Reset DAP Debug using DP.CSW bits on DAP power up." name="DAP_DBG_RESET_ON_POWERUP" type="bool" value="False"/>
                                <data_item description="Set the extended TAR register on the Cavium System AP for debug." name="SET_EXT_AP_TAR" type="bool" value="False"/>
                                <data_item description="Value to use when setting the extended TAR register on the Cavium system AP" name="EXT_AP_TAR_VALUE" type="uint32" value="0x000087A0"/>
                                <data_item description="Set the MDE bit in MDSCR when using hardware breakpoints." name="SET_MDSCR_MDE" type="bool" value="False"/>
                                <data_item description="Enable ISB Hazard - override default optimisation treating ISB as NOP if no hazard detected." name="ENABLE_ISB_HAZARD" type="bool" value="True"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="CSCTI" class="Link" family="CoreSight" index="91" ir_length="0" name="CSCTI" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x89610000"/>
                                <data_item description="Enable synchronized execution start with CTI" name="SYNCH_START_ENABLE" type="bool" value="false"/>
                                <data_item description="Channel to pulse on synchronized execution start" name="SYNCH_START_CHANNEL" type="uint32" value="0"/>
                                <data_item description="" name="PERIPHERAL_ID" type="" value="0x000009A8"/>
                                <data_item description="" name="JEP_ID" type="" value="0x0000043B"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="ThunderX-r2" class="CoreExecutable" family="Cortex" index="92" ir_length="0" name="ThunderX-r2" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x89680000"/>
                                <data_item description="CTI CoreSight base address" name="CTI_CORESIGHT_BASE_ADDRESS" type="uint32" value="0x89690000"/>
                                <data_item description="JTAG timeouts enabled" name="JTAG_TIMEOUTS_ENABLED" type="bool" value="True"/>
                                <data_item description="Post Reset State" name="POST_RESET_STATE" type="enum" value="1"/>
                                <data_item description="Debug acceleration level" name="DEBUG_ACCEL" type="enum" value="0"/>
                                <data_item description="Enable continuous target state checking and DCC transfer" name="ALLOW_BACKGROUND_PROC" type="bool" value="True"/>
                                <data_item description="Use CTI for synchronized execution" name="CTI_SYNCH_START" type="bool" value="False"/>
                                <data_item description="Synchronize I-cache on leaving debug state" name="SYNC_I_CACHE" type="bool" value="True"/>
                                <data_item description="Synchronize D-cache on leaving debug state" name="SYNC_D_CACHE" type="bool" value="True"/>
                                <data_item description="I-cache maintenance behaviour" name="ICACHE_MAINTENANCE_MODE" type="enum" value="1"/>
                                <data_item description="Request power up if the core domain is found powered down" name="REQUEST_POWER_UP" type="bool" value="True"/>
                                <data_item description="Request no core power down" name="REQUEST_NO_POWER_DOWN" type="bool" value="True"/>
                                <data_item description="Clear the OS lock if it is found locked" name="CLEAR_OS_LOCK" type="bool" value="True"/>
                                <data_item description="Enable memory access mode" name="ENABLE_FAST_MEMORY_ACCESS" type="bool" value="True"/>
                                <data_item description="Number of tries for ITR register to clear after writing an instruction (0 = try forever)" name="NUM_ITE_TRIES" type="uint32" value="20"/>
                                <data_item description="Allow access to EL1 memory when in EL3" name="ALLOW_EL1_MEMACC_FROM_EL3" type="bool" value="False"/>
                                <data_item description="Reset DAP Debug using DP.CSW bits on DAP power up." name="DAP_DBG_RESET_ON_POWERUP" type="bool" value="False"/>
                                <data_item description="Set the extended TAR register on the Cavium System AP for debug." name="SET_EXT_AP_TAR" type="bool" value="False"/>
                                <data_item description="Value to use when setting the extended TAR register on the Cavium system AP" name="EXT_AP_TAR_VALUE" type="uint32" value="0x000087A0"/>
                                <data_item description="Set the MDE bit in MDSCR when using hardware breakpoints." name="SET_MDSCR_MDE" type="bool" value="False"/>
                                <data_item description="Enable ISB Hazard - override default optimisation treating ISB as NOP if no hazard detected." name="ENABLE_ISB_HAZARD" type="bool" value="True"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="CSCTI" class="Link" family="CoreSight" index="93" ir_length="0" name="CSCTI" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x89690000"/>
                                <data_item description="Enable synchronized execution start with CTI" name="SYNCH_START_ENABLE" type="bool" value="false"/>
                                <data_item description="Channel to pulse on synchronized execution start" name="SYNCH_START_CHANNEL" type="uint32" value="0"/>
                                <data_item description="" name="PERIPHERAL_ID" type="" value="0x000009A8"/>
                                <data_item description="" name="JEP_ID" type="" value="0x0000043B"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="ThunderX-r2" class="CoreExecutable" family="Cortex" index="94" ir_length="0" name="ThunderX-r2" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x89700000"/>
                                <data_item description="CTI CoreSight base address" name="CTI_CORESIGHT_BASE_ADDRESS" type="uint32" value="0x89710000"/>
                                <data_item description="JTAG timeouts enabled" name="JTAG_TIMEOUTS_ENABLED" type="bool" value="True"/>
                                <data_item description="Post Reset State" name="POST_RESET_STATE" type="enum" value="1"/>
                                <data_item description="Debug acceleration level" name="DEBUG_ACCEL" type="enum" value="0"/>
                                <data_item description="Enable continuous target state checking and DCC transfer" name="ALLOW_BACKGROUND_PROC" type="bool" value="True"/>
                                <data_item description="Use CTI for synchronized execution" name="CTI_SYNCH_START" type="bool" value="False"/>
                                <data_item description="Synchronize I-cache on leaving debug state" name="SYNC_I_CACHE" type="bool" value="True"/>
                                <data_item description="Synchronize D-cache on leaving debug state" name="SYNC_D_CACHE" type="bool" value="True"/>
                                <data_item description="I-cache maintenance behaviour" name="ICACHE_MAINTENANCE_MODE" type="enum" value="1"/>
                                <data_item description="Request power up if the core domain is found powered down" name="REQUEST_POWER_UP" type="bool" value="True"/>
                                <data_item description="Request no core power down" name="REQUEST_NO_POWER_DOWN" type="bool" value="True"/>
                                <data_item description="Clear the OS lock if it is found locked" name="CLEAR_OS_LOCK" type="bool" value="True"/>
                                <data_item description="Enable memory access mode" name="ENABLE_FAST_MEMORY_ACCESS" type="bool" value="True"/>
                                <data_item description="Number of tries for ITR register to clear after writing an instruction (0 = try forever)" name="NUM_ITE_TRIES" type="uint32" value="20"/>
                                <data_item description="Allow access to EL1 memory when in EL3" name="ALLOW_EL1_MEMACC_FROM_EL3" type="bool" value="False"/>
                                <data_item description="Reset DAP Debug using DP.CSW bits on DAP power up." name="DAP_DBG_RESET_ON_POWERUP" type="bool" value="False"/>
                                <data_item description="Set the extended TAR register on the Cavium System AP for debug." name="SET_EXT_AP_TAR" type="bool" value="False"/>
                                <data_item description="Value to use when setting the extended TAR register on the Cavium system AP" name="EXT_AP_TAR_VALUE" type="uint32" value="0x000087A0"/>
                                <data_item description="Set the MDE bit in MDSCR when using hardware breakpoints." name="SET_MDSCR_MDE" type="bool" value="False"/>
                                <data_item description="Enable ISB Hazard - override default optimisation treating ISB as NOP if no hazard detected." name="ENABLE_ISB_HAZARD" type="bool" value="True"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="CSCTI" class="Link" family="CoreSight" index="95" ir_length="0" name="CSCTI" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x89710000"/>
                                <data_item description="Enable synchronized execution start with CTI" name="SYNCH_START_ENABLE" type="bool" value="false"/>
                                <data_item description="Channel to pulse on synchronized execution start" name="SYNCH_START_CHANNEL" type="uint32" value="0"/>
                                <data_item description="" name="PERIPHERAL_ID" type="" value="0x000009A8"/>
                                <data_item description="" name="JEP_ID" type="" value="0x0000043B"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="ThunderX-r2" class="CoreExecutable" family="Cortex" index="96" ir_length="0" name="ThunderX-r2" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x89780000"/>
                                <data_item description="CTI CoreSight base address" name="CTI_CORESIGHT_BASE_ADDRESS" type="uint32" value="0x89790000"/>
                                <data_item description="JTAG timeouts enabled" name="JTAG_TIMEOUTS_ENABLED" type="bool" value="True"/>
                                <data_item description="Post Reset State" name="POST_RESET_STATE" type="enum" value="1"/>
                                <data_item description="Debug acceleration level" name="DEBUG_ACCEL" type="enum" value="0"/>
                                <data_item description="Enable continuous target state checking and DCC transfer" name="ALLOW_BACKGROUND_PROC" type="bool" value="True"/>
                                <data_item description="Use CTI for synchronized execution" name="CTI_SYNCH_START" type="bool" value="False"/>
                                <data_item description="Synchronize I-cache on leaving debug state" name="SYNC_I_CACHE" type="bool" value="True"/>
                                <data_item description="Synchronize D-cache on leaving debug state" name="SYNC_D_CACHE" type="bool" value="True"/>
                                <data_item description="I-cache maintenance behaviour" name="ICACHE_MAINTENANCE_MODE" type="enum" value="1"/>
                                <data_item description="Request power up if the core domain is found powered down" name="REQUEST_POWER_UP" type="bool" value="True"/>
                                <data_item description="Request no core power down" name="REQUEST_NO_POWER_DOWN" type="bool" value="True"/>
                                <data_item description="Clear the OS lock if it is found locked" name="CLEAR_OS_LOCK" type="bool" value="True"/>
                                <data_item description="Enable memory access mode" name="ENABLE_FAST_MEMORY_ACCESS" type="bool" value="True"/>
                                <data_item description="Number of tries for ITR register to clear after writing an instruction (0 = try forever)" name="NUM_ITE_TRIES" type="uint32" value="20"/>
                                <data_item description="Allow access to EL1 memory when in EL3" name="ALLOW_EL1_MEMACC_FROM_EL3" type="bool" value="False"/>
                                <data_item description="Reset DAP Debug using DP.CSW bits on DAP power up." name="DAP_DBG_RESET_ON_POWERUP" type="bool" value="False"/>
                                <data_item description="Set the extended TAR register on the Cavium System AP for debug." name="SET_EXT_AP_TAR" type="bool" value="False"/>
                                <data_item description="Value to use when setting the extended TAR register on the Cavium system AP" name="EXT_AP_TAR_VALUE" type="uint32" value="0x000087A0"/>
                                <data_item description="Set the MDE bit in MDSCR when using hardware breakpoints." name="SET_MDSCR_MDE" type="bool" value="False"/>
                                <data_item description="Enable ISB Hazard - override default optimisation treating ISB as NOP if no hazard detected." name="ENABLE_ISB_HAZARD" type="bool" value="True"/>
                            </data_item_list>
                        </device>
                        <device canonical_name="CSCTI" class="Link" family="CoreSight" index="97" ir_length="0" name="CSCTI" version="1.0.0">
                            <data_item_list>
                                <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000000"/>
                                <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x89790000"/>
                                <data_item description="Enable synchronized execution start with CTI" name="SYNCH_START_ENABLE" type="bool" value="false"/>
                                <data_item description="Channel to pulse on synchronized execution start" name="SYNCH_START_CHANNEL" type="uint32" value="0"/>
                                <data_item description="" name="PERIPHERAL_ID" type="" value="0x000009A8"/>
                                <data_item description="" name="JEP_ID" type="" value="0x0000043B"/>
                            </data_item_list>
                        </device>
                    </device_list> 
                </access_port>
                <access_port canonical_name="CSMEMAP" class="AccessPort" family="CoreSight" index="98" ir_length="0" name="CSMEMAP" version="1.0.0">
                    <data_item_list>
                        <data_item description="CoreSight AP index" name="CORESIGHT_AP_INDEX" type="uint32" value="0x00000001"/>
                        <data_item description="CoreSight base address" name="CORESIGHT_BASE_ADDRESS" type="uint32" value="0x80000000"/>
                        <data_item description="" name="AP_TYPE" type="" value="APB-AP"/>
                    </data_item_list>
                </access_port>                    
            </ap_configuration>
        </dap>
    </scanchain>
</debug_and_trace_config>
