// Seed: 2033108221
module module_0 (
    id_1
);
  output wire id_1;
  wire id_2;
endmodule
module module_1 (
    output tri0 id_0,
    output wire id_1,
    output supply0 id_2,
    output tri1 id_3,
    input wand id_4,
    output logic id_5,
    output supply1 id_6,
    input tri1 id_7,
    output tri0 id_8
);
  always begin : LABEL_0
    id_5 <= -1'b0;
  end
  wire id_10;
  localparam id_11 = 1;
  wire id_12;
  ;
  module_0 modCall_1 (id_10);
  assign id_5 = 1;
  logic id_13;
  ;
endmodule
