
02_UART_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005b60  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000210  08005c70  08005c70  00006c70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005e80  08005e80  00007068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005e80  08005e80  00006e80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005e88  08005e88  00007068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005e88  08005e88  00006e88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005e8c  08005e8c  00006e8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08005e90  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001614  20000068  08005ef8  00007068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000167c  08005ef8  0000767c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00007068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011236  00000000  00000000  00007091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002dde  00000000  00000000  000182c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001118  00000000  00000000  0001b0a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d44  00000000  00000000  0001c1c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001987b  00000000  00000000  0001cf04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000131e0  00000000  00000000  0003677f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00093547  00000000  00000000  0004995f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000dcea6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004b70  00000000  00000000  000dceec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  000e1a5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000068 	.word	0x20000068
 800012c:	00000000 	.word	0x00000000
 8000130:	08005c58 	.word	0x08005c58

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000006c 	.word	0x2000006c
 800014c:	08005c58 	.word	0x08005c58

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000160:	b480      	push	{r7}
 8000162:	b085      	sub	sp, #20
 8000164:	af00      	add	r7, sp, #0
 8000166:	60f8      	str	r0, [r7, #12]
 8000168:	60b9      	str	r1, [r7, #8]
 800016a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800016c:	68fb      	ldr	r3, [r7, #12]
 800016e:	4a06      	ldr	r2, [pc, #24]	@ (8000188 <vApplicationGetIdleTaskMemory+0x28>)
 8000170:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000172:	68bb      	ldr	r3, [r7, #8]
 8000174:	4a05      	ldr	r2, [pc, #20]	@ (800018c <vApplicationGetIdleTaskMemory+0x2c>)
 8000176:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000178:	687b      	ldr	r3, [r7, #4]
 800017a:	2280      	movs	r2, #128	@ 0x80
 800017c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800017e:	bf00      	nop
 8000180:	3714      	adds	r7, #20
 8000182:	46bd      	mov	sp, r7
 8000184:	bc80      	pop	{r7}
 8000186:	4770      	bx	lr
 8000188:	20000084 	.word	0x20000084
 800018c:	200000d8 	.word	0x200000d8

08000190 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8000190:	b480      	push	{r7}
 8000192:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000194:	f3bf 8f4f 	dsb	sy
}
 8000198:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800019a:	4b06      	ldr	r3, [pc, #24]	@ (80001b4 <__NVIC_SystemReset+0x24>)
 800019c:	68db      	ldr	r3, [r3, #12]
 800019e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80001a2:	4904      	ldr	r1, [pc, #16]	@ (80001b4 <__NVIC_SystemReset+0x24>)
 80001a4:	4b04      	ldr	r3, [pc, #16]	@ (80001b8 <__NVIC_SystemReset+0x28>)
 80001a6:	4313      	orrs	r3, r2
 80001a8:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80001aa:	f3bf 8f4f 	dsb	sy
}
 80001ae:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80001b0:	bf00      	nop
 80001b2:	e7fd      	b.n	80001b0 <__NVIC_SystemReset+0x20>
 80001b4:	e000ed00 	.word	0xe000ed00
 80001b8:	05fa0004 	.word	0x05fa0004

080001bc <delay_us>:

/* USER CODE BEGIN 0 */

// Microsecond delay (using TIM1)
void delay_us(uint16_t us)
{
 80001bc:	b480      	push	{r7}
 80001be:	b083      	sub	sp, #12
 80001c0:	af00      	add	r7, sp, #0
 80001c2:	4603      	mov	r3, r0
 80001c4:	80fb      	strh	r3, [r7, #6]
    __HAL_TIM_SET_COUNTER(&htim1, 0);
 80001c6:	4b08      	ldr	r3, [pc, #32]	@ (80001e8 <delay_us+0x2c>)
 80001c8:	681b      	ldr	r3, [r3, #0]
 80001ca:	2200      	movs	r2, #0
 80001cc:	625a      	str	r2, [r3, #36]	@ 0x24
    while (__HAL_TIM_GET_COUNTER(&htim1) < us);
 80001ce:	bf00      	nop
 80001d0:	4b05      	ldr	r3, [pc, #20]	@ (80001e8 <delay_us+0x2c>)
 80001d2:	681b      	ldr	r3, [r3, #0]
 80001d4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80001d6:	88fb      	ldrh	r3, [r7, #6]
 80001d8:	429a      	cmp	r2, r3
 80001da:	d3f9      	bcc.n	80001d0 <delay_us+0x14>
}
 80001dc:	bf00      	nop
 80001de:	bf00      	nop
 80001e0:	370c      	adds	r7, #12
 80001e2:	46bd      	mov	sp, r7
 80001e4:	bc80      	pop	{r7}
 80001e6:	4770      	bx	lr
 80001e8:	200002d8 	.word	0x200002d8

080001ec <HCSR04_Read>:

// Ultrasonic Sensor Read - Simple and reliable
uint32_t HCSR04_Read(void)
{
 80001ec:	b580      	push	{r7, lr}
 80001ee:	b082      	sub	sp, #8
 80001f0:	af00      	add	r7, sp, #0
    uint32_t time = 0;
 80001f2:	2300      	movs	r3, #0
 80001f4:	603b      	str	r3, [r7, #0]
    uint32_t timeout = 1000000;
 80001f6:	4b26      	ldr	r3, [pc, #152]	@ (8000290 <HCSR04_Read+0xa4>)
 80001f8:	607b      	str	r3, [r7, #4]

    // Trigger pulse
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 80001fa:	2200      	movs	r2, #0
 80001fc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000200:	4824      	ldr	r0, [pc, #144]	@ (8000294 <HCSR04_Read+0xa8>)
 8000202:	f001 fbc0 	bl	8001986 <HAL_GPIO_WritePin>
    delay_us(2);
 8000206:	2002      	movs	r0, #2
 8000208:	f7ff ffd8 	bl	80001bc <delay_us>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 800020c:	2201      	movs	r2, #1
 800020e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000212:	4820      	ldr	r0, [pc, #128]	@ (8000294 <HCSR04_Read+0xa8>)
 8000214:	f001 fbb7 	bl	8001986 <HAL_GPIO_WritePin>
    delay_us(10);
 8000218:	200a      	movs	r0, #10
 800021a:	f7ff ffcf 	bl	80001bc <delay_us>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 800021e:	2200      	movs	r2, #0
 8000220:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000224:	481b      	ldr	r0, [pc, #108]	@ (8000294 <HCSR04_Read+0xa8>)
 8000226:	f001 fbae 	bl	8001986 <HAL_GPIO_WritePin>

    // Wait for Echo HIGH
    while (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13) == GPIO_PIN_RESET) {
 800022a:	e006      	b.n	800023a <HCSR04_Read+0x4e>
        if (timeout-- == 0) return 0;
 800022c:	687b      	ldr	r3, [r7, #4]
 800022e:	1e5a      	subs	r2, r3, #1
 8000230:	607a      	str	r2, [r7, #4]
 8000232:	2b00      	cmp	r3, #0
 8000234:	d101      	bne.n	800023a <HCSR04_Read+0x4e>
 8000236:	2300      	movs	r3, #0
 8000238:	e026      	b.n	8000288 <HCSR04_Read+0x9c>
    while (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13) == GPIO_PIN_RESET) {
 800023a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800023e:	4816      	ldr	r0, [pc, #88]	@ (8000298 <HCSR04_Read+0xac>)
 8000240:	f001 fb8a 	bl	8001958 <HAL_GPIO_ReadPin>
 8000244:	4603      	mov	r3, r0
 8000246:	2b00      	cmp	r3, #0
 8000248:	d0f0      	beq.n	800022c <HCSR04_Read+0x40>
    }

    // Start measurement
    __HAL_TIM_SET_COUNTER(&htim1, 0);
 800024a:	4b14      	ldr	r3, [pc, #80]	@ (800029c <HCSR04_Read+0xb0>)
 800024c:	681b      	ldr	r3, [r3, #0]
 800024e:	2200      	movs	r2, #0
 8000250:	625a      	str	r2, [r3, #36]	@ 0x24

    // Wait for Echo LOW
    timeout = 1000000;
 8000252:	4b0f      	ldr	r3, [pc, #60]	@ (8000290 <HCSR04_Read+0xa4>)
 8000254:	607b      	str	r3, [r7, #4]
    while (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13) == GPIO_PIN_SET) {
 8000256:	e006      	b.n	8000266 <HCSR04_Read+0x7a>
        if (timeout-- == 0) return 0;
 8000258:	687b      	ldr	r3, [r7, #4]
 800025a:	1e5a      	subs	r2, r3, #1
 800025c:	607a      	str	r2, [r7, #4]
 800025e:	2b00      	cmp	r3, #0
 8000260:	d101      	bne.n	8000266 <HCSR04_Read+0x7a>
 8000262:	2300      	movs	r3, #0
 8000264:	e010      	b.n	8000288 <HCSR04_Read+0x9c>
    while (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13) == GPIO_PIN_SET) {
 8000266:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800026a:	480b      	ldr	r0, [pc, #44]	@ (8000298 <HCSR04_Read+0xac>)
 800026c:	f001 fb74 	bl	8001958 <HAL_GPIO_ReadPin>
 8000270:	4603      	mov	r3, r0
 8000272:	2b01      	cmp	r3, #1
 8000274:	d0f0      	beq.n	8000258 <HCSR04_Read+0x6c>
    }

    time = __HAL_TIM_GET_COUNTER(&htim1);
 8000276:	4b09      	ldr	r3, [pc, #36]	@ (800029c <HCSR04_Read+0xb0>)
 8000278:	681b      	ldr	r3, [r3, #0]
 800027a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800027c:	603b      	str	r3, [r7, #0]
    return time / 58; // Convert to cm
 800027e:	683b      	ldr	r3, [r7, #0]
 8000280:	4a07      	ldr	r2, [pc, #28]	@ (80002a0 <HCSR04_Read+0xb4>)
 8000282:	fba2 2303 	umull	r2, r3, r2, r3
 8000286:	095b      	lsrs	r3, r3, #5
}
 8000288:	4618      	mov	r0, r3
 800028a:	3708      	adds	r7, #8
 800028c:	46bd      	mov	sp, r7
 800028e:	bd80      	pop	{r7, pc}
 8000290:	000f4240 	.word	0x000f4240
 8000294:	40010800 	.word	0x40010800
 8000298:	40010c00 	.word	0x40010c00
 800029c:	200002d8 	.word	0x200002d8
 80002a0:	8d3dcb09 	.word	0x8d3dcb09

080002a4 <SendSensorData>:

// Format and send sensor data
void SendSensorData(uint32_t distance, uint32_t latency)
{
 80002a4:	b580      	push	{r7, lr}
 80002a6:	b098      	sub	sp, #96	@ 0x60
 80002a8:	af02      	add	r7, sp, #8
 80002aa:	6078      	str	r0, [r7, #4]
 80002ac:	6039      	str	r1, [r7, #0]
    char buffer[80];
    // Format: MODE:X,TIME:XXXXXX,DIST:XXX,LAT:XXX\n
    sprintf(buffer, "MODE:%c,TIME:%lu,DIST:%lu,LAT:%lu\r\n", 
 80002ae:	4b11      	ldr	r3, [pc, #68]	@ (80002f4 <SendSensorData+0x50>)
 80002b0:	781b      	ldrb	r3, [r3, #0]
 80002b2:	b2db      	uxtb	r3, r3
 80002b4:	4619      	mov	r1, r3
 80002b6:	4b10      	ldr	r3, [pc, #64]	@ (80002f8 <SendSensorData+0x54>)
 80002b8:	681a      	ldr	r2, [r3, #0]
 80002ba:	f107 0008 	add.w	r0, r7, #8
 80002be:	683b      	ldr	r3, [r7, #0]
 80002c0:	9301      	str	r3, [sp, #4]
 80002c2:	687b      	ldr	r3, [r7, #4]
 80002c4:	9300      	str	r3, [sp, #0]
 80002c6:	4613      	mov	r3, r2
 80002c8:	460a      	mov	r2, r1
 80002ca:	490c      	ldr	r1, [pc, #48]	@ (80002fc <SendSensorData+0x58>)
 80002cc:	f005 f814 	bl	80052f8 <siprintf>
            currentMode, systemTimestamp, distance, latency);
    HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), 100);
 80002d0:	f107 0308 	add.w	r3, r7, #8
 80002d4:	4618      	mov	r0, r3
 80002d6:	f7ff ff3b 	bl	8000150 <strlen>
 80002da:	4603      	mov	r3, r0
 80002dc:	b29a      	uxth	r2, r3
 80002de:	f107 0108 	add.w	r1, r7, #8
 80002e2:	2364      	movs	r3, #100	@ 0x64
 80002e4:	4806      	ldr	r0, [pc, #24]	@ (8000300 <SendSensorData+0x5c>)
 80002e6:	f002 fc57 	bl	8002b98 <HAL_UART_Transmit>
}
 80002ea:	bf00      	nop
 80002ec:	3758      	adds	r7, #88	@ 0x58
 80002ee:	46bd      	mov	sp, r7
 80002f0:	bd80      	pop	{r7, pc}
 80002f2:	bf00      	nop
 80002f4:	20000000 	.word	0x20000000
 80002f8:	2000036c 	.word	0x2000036c
 80002fc:	08005c70 	.word	0x08005c70
 8000300:	20000320 	.word	0x20000320

08000304 <ReadModeFromBackup>:

// Read mode from Backup Register
char ReadModeFromBackup(void) {
 8000304:	b580      	push	{r7, lr}
 8000306:	b084      	sub	sp, #16
 8000308:	af00      	add	r7, sp, #0
    // Enable clocks (required for reading)
    __HAL_RCC_PWR_CLK_ENABLE();
 800030a:	4b14      	ldr	r3, [pc, #80]	@ (800035c <ReadModeFromBackup+0x58>)
 800030c:	69db      	ldr	r3, [r3, #28]
 800030e:	4a13      	ldr	r2, [pc, #76]	@ (800035c <ReadModeFromBackup+0x58>)
 8000310:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000314:	61d3      	str	r3, [r2, #28]
 8000316:	4b11      	ldr	r3, [pc, #68]	@ (800035c <ReadModeFromBackup+0x58>)
 8000318:	69db      	ldr	r3, [r3, #28]
 800031a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800031e:	60bb      	str	r3, [r7, #8]
 8000320:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_BKP_CLK_ENABLE();
 8000322:	4b0e      	ldr	r3, [pc, #56]	@ (800035c <ReadModeFromBackup+0x58>)
 8000324:	69db      	ldr	r3, [r3, #28]
 8000326:	4a0d      	ldr	r2, [pc, #52]	@ (800035c <ReadModeFromBackup+0x58>)
 8000328:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800032c:	61d3      	str	r3, [r2, #28]
 800032e:	4b0b      	ldr	r3, [pc, #44]	@ (800035c <ReadModeFromBackup+0x58>)
 8000330:	69db      	ldr	r3, [r3, #28]
 8000332:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8000336:	607b      	str	r3, [r7, #4]
 8000338:	687b      	ldr	r3, [r7, #4]
    HAL_PWR_EnableBkUpAccess();
 800033a:	f001 fb55 	bl	80019e8 <HAL_PWR_EnableBkUpAccess>
    
    // Read register directly
    uint16_t val = BKP->DR1;
 800033e:	4b08      	ldr	r3, [pc, #32]	@ (8000360 <ReadModeFromBackup+0x5c>)
 8000340:	685b      	ldr	r3, [r3, #4]
 8000342:	81fb      	strh	r3, [r7, #14]
    if ((val & 0xFF) == 'B') return 'B';
 8000344:	89fb      	ldrh	r3, [r7, #14]
 8000346:	b2db      	uxtb	r3, r3
 8000348:	2b42      	cmp	r3, #66	@ 0x42
 800034a:	d101      	bne.n	8000350 <ReadModeFromBackup+0x4c>
 800034c:	2342      	movs	r3, #66	@ 0x42
 800034e:	e000      	b.n	8000352 <ReadModeFromBackup+0x4e>
    return 'F'; // Default
 8000350:	2346      	movs	r3, #70	@ 0x46
}
 8000352:	4618      	mov	r0, r3
 8000354:	3710      	adds	r7, #16
 8000356:	46bd      	mov	sp, r7
 8000358:	bd80      	pop	{r7, pc}
 800035a:	bf00      	nop
 800035c:	40021000 	.word	0x40021000
 8000360:	40006c00 	.word	0x40006c00

08000364 <WriteModeToBackup>:

// Write mode to Backup Register
void WriteModeToBackup(char mode) {
 8000364:	b580      	push	{r7, lr}
 8000366:	b084      	sub	sp, #16
 8000368:	af00      	add	r7, sp, #0
 800036a:	4603      	mov	r3, r0
 800036c:	71fb      	strb	r3, [r7, #7]
    // Enable clocks and disable write protection
    __HAL_RCC_PWR_CLK_ENABLE();
 800036e:	4b12      	ldr	r3, [pc, #72]	@ (80003b8 <WriteModeToBackup+0x54>)
 8000370:	69db      	ldr	r3, [r3, #28]
 8000372:	4a11      	ldr	r2, [pc, #68]	@ (80003b8 <WriteModeToBackup+0x54>)
 8000374:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000378:	61d3      	str	r3, [r2, #28]
 800037a:	4b0f      	ldr	r3, [pc, #60]	@ (80003b8 <WriteModeToBackup+0x54>)
 800037c:	69db      	ldr	r3, [r3, #28]
 800037e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000382:	60fb      	str	r3, [r7, #12]
 8000384:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_BKP_CLK_ENABLE();
 8000386:	4b0c      	ldr	r3, [pc, #48]	@ (80003b8 <WriteModeToBackup+0x54>)
 8000388:	69db      	ldr	r3, [r3, #28]
 800038a:	4a0b      	ldr	r2, [pc, #44]	@ (80003b8 <WriteModeToBackup+0x54>)
 800038c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8000390:	61d3      	str	r3, [r2, #28]
 8000392:	4b09      	ldr	r3, [pc, #36]	@ (80003b8 <WriteModeToBackup+0x54>)
 8000394:	69db      	ldr	r3, [r3, #28]
 8000396:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800039a:	60bb      	str	r3, [r7, #8]
 800039c:	68bb      	ldr	r3, [r7, #8]
    HAL_PWR_EnableBkUpAccess();
 800039e:	f001 fb23 	bl	80019e8 <HAL_PWR_EnableBkUpAccess>
    
    // Write register directly
    BKP->DR1 = (uint16_t)mode;
 80003a2:	4a06      	ldr	r2, [pc, #24]	@ (80003bc <WriteModeToBackup+0x58>)
 80003a4:	79fb      	ldrb	r3, [r7, #7]
 80003a6:	6053      	str	r3, [r2, #4]
  __ASM volatile ("dsb 0xF":::"memory");
 80003a8:	f3bf 8f4f 	dsb	sy
}
 80003ac:	bf00      	nop
    
    // Ensure write completion
    __DSB(); // Data Synchronization Barrier
}
 80003ae:	bf00      	nop
 80003b0:	3710      	adds	r7, #16
 80003b2:	46bd      	mov	sp, r7
 80003b4:	bd80      	pop	{r7, pc}
 80003b6:	bf00      	nop
 80003b8:	40021000 	.word	0x40021000
 80003bc:	40006c00 	.word	0x40006c00

080003c0 <ProcessUARTCommand>:

// Process UART Command
void ProcessUARTCommand(uint8_t cmd)
{
 80003c0:	b580      	push	{r7, lr}
 80003c2:	b090      	sub	sp, #64	@ 0x40
 80003c4:	af00      	add	r7, sp, #0
 80003c6:	4603      	mov	r3, r0
 80003c8:	71fb      	strb	r3, [r7, #7]
    char response[50];
    
    switch(cmd) {
 80003ca:	79fb      	ldrb	r3, [r7, #7]
 80003cc:	3b41      	subs	r3, #65	@ 0x41
 80003ce:	2b32      	cmp	r3, #50	@ 0x32
 80003d0:	f200 815a 	bhi.w	8000688 <ProcessUARTCommand+0x2c8>
 80003d4:	a201      	add	r2, pc, #4	@ (adr r2, 80003dc <ProcessUARTCommand+0x1c>)
 80003d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80003da:	bf00      	nop
 80003dc:	08000547 	.word	0x08000547
 80003e0:	080004df 	.word	0x080004df
 80003e4:	08000689 	.word	0x08000689
 80003e8:	08000689 	.word	0x08000689
 80003ec:	08000689 	.word	0x08000689
 80003f0:	080004a9 	.word	0x080004a9
 80003f4:	08000689 	.word	0x08000689
 80003f8:	08000689 	.word	0x08000689
 80003fc:	08000689 	.word	0x08000689
 8000400:	08000689 	.word	0x08000689
 8000404:	08000689 	.word	0x08000689
 8000408:	08000689 	.word	0x08000689
 800040c:	08000689 	.word	0x08000689
 8000410:	08000689 	.word	0x08000689
 8000414:	08000689 	.word	0x08000689
 8000418:	08000689 	.word	0x08000689
 800041c:	08000689 	.word	0x08000689
 8000420:	08000689 	.word	0x08000689
 8000424:	08000515 	.word	0x08000515
 8000428:	08000575 	.word	0x08000575
 800042c:	080005a3 	.word	0x080005a3
 8000430:	080005d1 	.word	0x080005d1
 8000434:	080005ff 	.word	0x080005ff
 8000438:	0800062d 	.word	0x0800062d
 800043c:	0800065b 	.word	0x0800065b
 8000440:	08000689 	.word	0x08000689
 8000444:	08000689 	.word	0x08000689
 8000448:	08000689 	.word	0x08000689
 800044c:	08000689 	.word	0x08000689
 8000450:	08000689 	.word	0x08000689
 8000454:	08000689 	.word	0x08000689
 8000458:	08000689 	.word	0x08000689
 800045c:	08000547 	.word	0x08000547
 8000460:	080004df 	.word	0x080004df
 8000464:	08000689 	.word	0x08000689
 8000468:	08000689 	.word	0x08000689
 800046c:	08000689 	.word	0x08000689
 8000470:	080004a9 	.word	0x080004a9
 8000474:	08000689 	.word	0x08000689
 8000478:	08000689 	.word	0x08000689
 800047c:	08000689 	.word	0x08000689
 8000480:	08000689 	.word	0x08000689
 8000484:	08000689 	.word	0x08000689
 8000488:	08000689 	.word	0x08000689
 800048c:	08000689 	.word	0x08000689
 8000490:	08000689 	.word	0x08000689
 8000494:	08000689 	.word	0x08000689
 8000498:	08000689 	.word	0x08000689
 800049c:	08000689 	.word	0x08000689
 80004a0:	08000689 	.word	0x08000689
 80004a4:	08000515 	.word	0x08000515
        case 'F':
        case 'f':
            WriteModeToBackup('F');
 80004a8:	2046      	movs	r0, #70	@ 0x46
 80004aa:	f7ff ff5b 	bl	8000364 <WriteModeToBackup>
            sprintf(response, "ACK:MODE_FREERTOS\r\n");
 80004ae:	f107 030c 	add.w	r3, r7, #12
 80004b2:	4978      	ldr	r1, [pc, #480]	@ (8000694 <ProcessUARTCommand+0x2d4>)
 80004b4:	4618      	mov	r0, r3
 80004b6:	f004 ff1f 	bl	80052f8 <siprintf>
            HAL_UART_Transmit(&huart2, (uint8_t*)response, strlen(response), 100);
 80004ba:	f107 030c 	add.w	r3, r7, #12
 80004be:	4618      	mov	r0, r3
 80004c0:	f7ff fe46 	bl	8000150 <strlen>
 80004c4:	4603      	mov	r3, r0
 80004c6:	b29a      	uxth	r2, r3
 80004c8:	f107 010c 	add.w	r1, r7, #12
 80004cc:	2364      	movs	r3, #100	@ 0x64
 80004ce:	4872      	ldr	r0, [pc, #456]	@ (8000698 <ProcessUARTCommand+0x2d8>)
 80004d0:	f002 fb62 	bl	8002b98 <HAL_UART_Transmit>
            HAL_Delay(50); // Wait for UART/BKP completion
 80004d4:	2032      	movs	r0, #50	@ 0x32
 80004d6:	f000 ff05 	bl	80012e4 <HAL_Delay>
            NVIC_SystemReset();
 80004da:	f7ff fe59 	bl	8000190 <__NVIC_SystemReset>
            break;
            
        case 'B':
        case 'b':
            WriteModeToBackup('B');
 80004de:	2042      	movs	r0, #66	@ 0x42
 80004e0:	f7ff ff40 	bl	8000364 <WriteModeToBackup>
            sprintf(response, "ACK:MODE_BAREMETAL\r\n");
 80004e4:	f107 030c 	add.w	r3, r7, #12
 80004e8:	496c      	ldr	r1, [pc, #432]	@ (800069c <ProcessUARTCommand+0x2dc>)
 80004ea:	4618      	mov	r0, r3
 80004ec:	f004 ff04 	bl	80052f8 <siprintf>
            HAL_UART_Transmit(&huart2, (uint8_t*)response, strlen(response), 100);
 80004f0:	f107 030c 	add.w	r3, r7, #12
 80004f4:	4618      	mov	r0, r3
 80004f6:	f7ff fe2b 	bl	8000150 <strlen>
 80004fa:	4603      	mov	r3, r0
 80004fc:	b29a      	uxth	r2, r3
 80004fe:	f107 010c 	add.w	r1, r7, #12
 8000502:	2364      	movs	r3, #100	@ 0x64
 8000504:	4864      	ldr	r0, [pc, #400]	@ (8000698 <ProcessUARTCommand+0x2d8>)
 8000506:	f002 fb47 	bl	8002b98 <HAL_UART_Transmit>
            HAL_Delay(50); // Wait for UART/BKP completion
 800050a:	2032      	movs	r0, #50	@ 0x32
 800050c:	f000 feea 	bl	80012e4 <HAL_Delay>
            NVIC_SystemReset();
 8000510:	f7ff fe3e 	bl	8000190 <__NVIC_SystemReset>
            break;
            
        case 'S':
        case 's':
            sprintf(response, "STATUS:MODE_%c,UPTIME:%lu\r\n", currentMode, systemTimestamp);
 8000514:	4b62      	ldr	r3, [pc, #392]	@ (80006a0 <ProcessUARTCommand+0x2e0>)
 8000516:	781b      	ldrb	r3, [r3, #0]
 8000518:	b2db      	uxtb	r3, r3
 800051a:	461a      	mov	r2, r3
 800051c:	4b61      	ldr	r3, [pc, #388]	@ (80006a4 <ProcessUARTCommand+0x2e4>)
 800051e:	681b      	ldr	r3, [r3, #0]
 8000520:	f107 000c 	add.w	r0, r7, #12
 8000524:	4960      	ldr	r1, [pc, #384]	@ (80006a8 <ProcessUARTCommand+0x2e8>)
 8000526:	f004 fee7 	bl	80052f8 <siprintf>
            HAL_UART_Transmit(&huart2, (uint8_t*)response, strlen(response), 100);
 800052a:	f107 030c 	add.w	r3, r7, #12
 800052e:	4618      	mov	r0, r3
 8000530:	f7ff fe0e 	bl	8000150 <strlen>
 8000534:	4603      	mov	r3, r0
 8000536:	b29a      	uxth	r2, r3
 8000538:	f107 010c 	add.w	r1, r7, #12
 800053c:	2364      	movs	r3, #100	@ 0x64
 800053e:	4856      	ldr	r0, [pc, #344]	@ (8000698 <ProcessUARTCommand+0x2d8>)
 8000540:	f002 fb2a 	bl	8002b98 <HAL_UART_Transmit>
            break;
 8000544:	e0a1      	b.n	800068a <ProcessUARTCommand+0x2ca>
        
        case 'A':
        case 'a':
            // Acknowledge alert from UI
            alertAcknowledged = 1;
 8000546:	4b59      	ldr	r3, [pc, #356]	@ (80006ac <ProcessUARTCommand+0x2ec>)
 8000548:	2201      	movs	r2, #1
 800054a:	701a      	strb	r2, [r3, #0]
            sprintf(response, "ACK:ALERT_ACK\r\n");
 800054c:	f107 030c 	add.w	r3, r7, #12
 8000550:	4957      	ldr	r1, [pc, #348]	@ (80006b0 <ProcessUARTCommand+0x2f0>)
 8000552:	4618      	mov	r0, r3
 8000554:	f004 fed0 	bl	80052f8 <siprintf>
            HAL_UART_Transmit(&huart2, (uint8_t*)response, strlen(response), 100);
 8000558:	f107 030c 	add.w	r3, r7, #12
 800055c:	4618      	mov	r0, r3
 800055e:	f7ff fdf7 	bl	8000150 <strlen>
 8000562:	4603      	mov	r3, r0
 8000564:	b29a      	uxth	r2, r3
 8000566:	f107 010c 	add.w	r1, r7, #12
 800056a:	2364      	movs	r3, #100	@ 0x64
 800056c:	484a      	ldr	r0, [pc, #296]	@ (8000698 <ProcessUARTCommand+0x2d8>)
 800056e:	f002 fb13 	bl	8002b98 <HAL_UART_Transmit>
            break;
 8000572:	e08a      	b.n	800068a <ProcessUARTCommand+0x2ca>
        
        // Threshold commands: 5, 10, 15, 20, 25, 30 cm
        case 'T':
            criticalThreshold = 5;
 8000574:	4b4f      	ldr	r3, [pc, #316]	@ (80006b4 <ProcessUARTCommand+0x2f4>)
 8000576:	2205      	movs	r2, #5
 8000578:	601a      	str	r2, [r3, #0]
            sprintf(response, "ACK:THRESHOLD_5\r\n");
 800057a:	f107 030c 	add.w	r3, r7, #12
 800057e:	494e      	ldr	r1, [pc, #312]	@ (80006b8 <ProcessUARTCommand+0x2f8>)
 8000580:	4618      	mov	r0, r3
 8000582:	f004 feb9 	bl	80052f8 <siprintf>
            HAL_UART_Transmit(&huart2, (uint8_t*)response, strlen(response), 100);
 8000586:	f107 030c 	add.w	r3, r7, #12
 800058a:	4618      	mov	r0, r3
 800058c:	f7ff fde0 	bl	8000150 <strlen>
 8000590:	4603      	mov	r3, r0
 8000592:	b29a      	uxth	r2, r3
 8000594:	f107 010c 	add.w	r1, r7, #12
 8000598:	2364      	movs	r3, #100	@ 0x64
 800059a:	483f      	ldr	r0, [pc, #252]	@ (8000698 <ProcessUARTCommand+0x2d8>)
 800059c:	f002 fafc 	bl	8002b98 <HAL_UART_Transmit>
            break;
 80005a0:	e073      	b.n	800068a <ProcessUARTCommand+0x2ca>
        case 'U':
            criticalThreshold = 10;
 80005a2:	4b44      	ldr	r3, [pc, #272]	@ (80006b4 <ProcessUARTCommand+0x2f4>)
 80005a4:	220a      	movs	r2, #10
 80005a6:	601a      	str	r2, [r3, #0]
            sprintf(response, "ACK:THRESHOLD_10\r\n");
 80005a8:	f107 030c 	add.w	r3, r7, #12
 80005ac:	4943      	ldr	r1, [pc, #268]	@ (80006bc <ProcessUARTCommand+0x2fc>)
 80005ae:	4618      	mov	r0, r3
 80005b0:	f004 fea2 	bl	80052f8 <siprintf>
            HAL_UART_Transmit(&huart2, (uint8_t*)response, strlen(response), 100);
 80005b4:	f107 030c 	add.w	r3, r7, #12
 80005b8:	4618      	mov	r0, r3
 80005ba:	f7ff fdc9 	bl	8000150 <strlen>
 80005be:	4603      	mov	r3, r0
 80005c0:	b29a      	uxth	r2, r3
 80005c2:	f107 010c 	add.w	r1, r7, #12
 80005c6:	2364      	movs	r3, #100	@ 0x64
 80005c8:	4833      	ldr	r0, [pc, #204]	@ (8000698 <ProcessUARTCommand+0x2d8>)
 80005ca:	f002 fae5 	bl	8002b98 <HAL_UART_Transmit>
            break;
 80005ce:	e05c      	b.n	800068a <ProcessUARTCommand+0x2ca>
        case 'V':
            criticalThreshold = 15;
 80005d0:	4b38      	ldr	r3, [pc, #224]	@ (80006b4 <ProcessUARTCommand+0x2f4>)
 80005d2:	220f      	movs	r2, #15
 80005d4:	601a      	str	r2, [r3, #0]
            sprintf(response, "ACK:THRESHOLD_15\r\n");
 80005d6:	f107 030c 	add.w	r3, r7, #12
 80005da:	4939      	ldr	r1, [pc, #228]	@ (80006c0 <ProcessUARTCommand+0x300>)
 80005dc:	4618      	mov	r0, r3
 80005de:	f004 fe8b 	bl	80052f8 <siprintf>
            HAL_UART_Transmit(&huart2, (uint8_t*)response, strlen(response), 100);
 80005e2:	f107 030c 	add.w	r3, r7, #12
 80005e6:	4618      	mov	r0, r3
 80005e8:	f7ff fdb2 	bl	8000150 <strlen>
 80005ec:	4603      	mov	r3, r0
 80005ee:	b29a      	uxth	r2, r3
 80005f0:	f107 010c 	add.w	r1, r7, #12
 80005f4:	2364      	movs	r3, #100	@ 0x64
 80005f6:	4828      	ldr	r0, [pc, #160]	@ (8000698 <ProcessUARTCommand+0x2d8>)
 80005f8:	f002 face 	bl	8002b98 <HAL_UART_Transmit>
            break;
 80005fc:	e045      	b.n	800068a <ProcessUARTCommand+0x2ca>
        case 'W':
            criticalThreshold = 20;
 80005fe:	4b2d      	ldr	r3, [pc, #180]	@ (80006b4 <ProcessUARTCommand+0x2f4>)
 8000600:	2214      	movs	r2, #20
 8000602:	601a      	str	r2, [r3, #0]
            sprintf(response, "ACK:THRESHOLD_20\r\n");
 8000604:	f107 030c 	add.w	r3, r7, #12
 8000608:	492e      	ldr	r1, [pc, #184]	@ (80006c4 <ProcessUARTCommand+0x304>)
 800060a:	4618      	mov	r0, r3
 800060c:	f004 fe74 	bl	80052f8 <siprintf>
            HAL_UART_Transmit(&huart2, (uint8_t*)response, strlen(response), 100);
 8000610:	f107 030c 	add.w	r3, r7, #12
 8000614:	4618      	mov	r0, r3
 8000616:	f7ff fd9b 	bl	8000150 <strlen>
 800061a:	4603      	mov	r3, r0
 800061c:	b29a      	uxth	r2, r3
 800061e:	f107 010c 	add.w	r1, r7, #12
 8000622:	2364      	movs	r3, #100	@ 0x64
 8000624:	481c      	ldr	r0, [pc, #112]	@ (8000698 <ProcessUARTCommand+0x2d8>)
 8000626:	f002 fab7 	bl	8002b98 <HAL_UART_Transmit>
            break;
 800062a:	e02e      	b.n	800068a <ProcessUARTCommand+0x2ca>
        case 'X':
            criticalThreshold = 25;
 800062c:	4b21      	ldr	r3, [pc, #132]	@ (80006b4 <ProcessUARTCommand+0x2f4>)
 800062e:	2219      	movs	r2, #25
 8000630:	601a      	str	r2, [r3, #0]
            sprintf(response, "ACK:THRESHOLD_25\r\n");
 8000632:	f107 030c 	add.w	r3, r7, #12
 8000636:	4924      	ldr	r1, [pc, #144]	@ (80006c8 <ProcessUARTCommand+0x308>)
 8000638:	4618      	mov	r0, r3
 800063a:	f004 fe5d 	bl	80052f8 <siprintf>
            HAL_UART_Transmit(&huart2, (uint8_t*)response, strlen(response), 100);
 800063e:	f107 030c 	add.w	r3, r7, #12
 8000642:	4618      	mov	r0, r3
 8000644:	f7ff fd84 	bl	8000150 <strlen>
 8000648:	4603      	mov	r3, r0
 800064a:	b29a      	uxth	r2, r3
 800064c:	f107 010c 	add.w	r1, r7, #12
 8000650:	2364      	movs	r3, #100	@ 0x64
 8000652:	4811      	ldr	r0, [pc, #68]	@ (8000698 <ProcessUARTCommand+0x2d8>)
 8000654:	f002 faa0 	bl	8002b98 <HAL_UART_Transmit>
            break;
 8000658:	e017      	b.n	800068a <ProcessUARTCommand+0x2ca>
        case 'Y':
            criticalThreshold = 30;
 800065a:	4b16      	ldr	r3, [pc, #88]	@ (80006b4 <ProcessUARTCommand+0x2f4>)
 800065c:	221e      	movs	r2, #30
 800065e:	601a      	str	r2, [r3, #0]
            sprintf(response, "ACK:THRESHOLD_30\r\n");
 8000660:	f107 030c 	add.w	r3, r7, #12
 8000664:	4919      	ldr	r1, [pc, #100]	@ (80006cc <ProcessUARTCommand+0x30c>)
 8000666:	4618      	mov	r0, r3
 8000668:	f004 fe46 	bl	80052f8 <siprintf>
            HAL_UART_Transmit(&huart2, (uint8_t*)response, strlen(response), 100);
 800066c:	f107 030c 	add.w	r3, r7, #12
 8000670:	4618      	mov	r0, r3
 8000672:	f7ff fd6d 	bl	8000150 <strlen>
 8000676:	4603      	mov	r3, r0
 8000678:	b29a      	uxth	r2, r3
 800067a:	f107 010c 	add.w	r1, r7, #12
 800067e:	2364      	movs	r3, #100	@ 0x64
 8000680:	4805      	ldr	r0, [pc, #20]	@ (8000698 <ProcessUARTCommand+0x2d8>)
 8000682:	f002 fa89 	bl	8002b98 <HAL_UART_Transmit>
            break;
 8000686:	e000      	b.n	800068a <ProcessUARTCommand+0x2ca>
            
        default:
            break;
 8000688:	bf00      	nop
    }
}
 800068a:	bf00      	nop
 800068c:	3740      	adds	r7, #64	@ 0x40
 800068e:	46bd      	mov	sp, r7
 8000690:	bd80      	pop	{r7, pc}
 8000692:	bf00      	nop
 8000694:	08005c94 	.word	0x08005c94
 8000698:	20000320 	.word	0x20000320
 800069c:	08005ca8 	.word	0x08005ca8
 80006a0:	20000000 	.word	0x20000000
 80006a4:	2000036c 	.word	0x2000036c
 80006a8:	08005cc0 	.word	0x08005cc0
 80006ac:	20000388 	.word	0x20000388
 80006b0:	08005cdc 	.word	0x08005cdc
 80006b4:	20000004 	.word	0x20000004
 80006b8:	08005cec 	.word	0x08005cec
 80006bc:	08005d00 	.word	0x08005d00
 80006c0:	08005d14 	.word	0x08005d14
 80006c4:	08005d28 	.word	0x08005d28
 80006c8:	08005d3c 	.word	0x08005d3c
 80006cc:	08005d50 	.word	0x08005d50

080006d0 <vProducerTask>:

// ========== PRODUCER TASK (PRIORITY 3 - HIGHEST) ==========
// Reads sensor, validates critical threshold, never blocks
// Uses double buffer - no mutex, no priority inversion
void vProducerTask(void *pvParameters)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b084      	sub	sp, #16
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	6078      	str	r0, [r7, #4]
    for(;;)
    {
        uint32_t startTime = HAL_GetTick();
 80006d8:	f000 fdfa 	bl	80012d0 <HAL_GetTick>
 80006dc:	60f8      	str	r0, [r7, #12]
        
        // Read sensor (~3ms)
        uint32_t distance = HCSR04_Read();
 80006de:	f7ff fd85 	bl	80001ec <HCSR04_Read>
 80006e2:	60b8      	str	r0, [r7, #8]
        
        // Write to shared buffer (lock-free)
        sharedBuffer.distance = distance;
 80006e4:	4a1e      	ldr	r2, [pc, #120]	@ (8000760 <vProducerTask+0x90>)
 80006e6:	68bb      	ldr	r3, [r7, #8]
 80006e8:	6013      	str	r3, [r2, #0]
        sharedBuffer.timestamp = startTime;
 80006ea:	4a1d      	ldr	r2, [pc, #116]	@ (8000760 <vProducerTask+0x90>)
 80006ec:	68fb      	ldr	r3, [r7, #12]
 80006ee:	6053      	str	r3, [r2, #4]
        sharedBuffer.ready = 1;
 80006f0:	4b1b      	ldr	r3, [pc, #108]	@ (8000760 <vProducerTask+0x90>)
 80006f2:	2201      	movs	r2, #1
 80006f4:	721a      	strb	r2, [r3, #8]
        
        // === CRITICAL THRESHOLD VALIDATION ===
        // Triggers immediately when threshold crossed - no spike protection
        if (distance < criticalThreshold && distance > 0) {
 80006f6:	4b1b      	ldr	r3, [pc, #108]	@ (8000764 <vProducerTask+0x94>)
 80006f8:	681b      	ldr	r3, [r3, #0]
 80006fa:	68ba      	ldr	r2, [r7, #8]
 80006fc:	429a      	cmp	r2, r3
 80006fe:	d226      	bcs.n	800074e <vProducerTask+0x7e>
 8000700:	68bb      	ldr	r3, [r7, #8]
 8000702:	2b00      	cmp	r3, #0
 8000704:	d023      	beq.n	800074e <vProducerTask+0x7e>
            if (!alertActive) {
 8000706:	4b18      	ldr	r3, [pc, #96]	@ (8000768 <vProducerTask+0x98>)
 8000708:	781b      	ldrb	r3, [r3, #0]
 800070a:	b2db      	uxtb	r3, r3
 800070c:	2b00      	cmp	r3, #0
 800070e:	d119      	bne.n	8000744 <vProducerTask+0x74>
                alertActive = 1;
 8000710:	4b15      	ldr	r3, [pc, #84]	@ (8000768 <vProducerTask+0x98>)
 8000712:	2201      	movs	r2, #1
 8000714:	701a      	strb	r2, [r3, #0]
                alertStartTime = HAL_GetTick();
 8000716:	f000 fddb 	bl	80012d0 <HAL_GetTick>
 800071a:	4603      	mov	r3, r0
 800071c:	4a13      	ldr	r2, [pc, #76]	@ (800076c <vProducerTask+0x9c>)
 800071e:	6013      	str	r3, [r2, #0]
                alertSampleCount = 1;
 8000720:	4b13      	ldr	r3, [pc, #76]	@ (8000770 <vProducerTask+0xa0>)
 8000722:	2201      	movs	r2, #1
 8000724:	601a      	str	r2, [r3, #0]
                alertAcknowledged = 0;
 8000726:	4b13      	ldr	r3, [pc, #76]	@ (8000774 <vProducerTask+0xa4>)
 8000728:	2200      	movs	r2, #0
 800072a:	701a      	strb	r2, [r3, #0]
                
                // Wake Alert Task immediately
                if (xAlertSemaphore != NULL) {
 800072c:	4b12      	ldr	r3, [pc, #72]	@ (8000778 <vProducerTask+0xa8>)
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	2b00      	cmp	r3, #0
 8000732:	d00c      	beq.n	800074e <vProducerTask+0x7e>
                    xSemaphoreGive(xAlertSemaphore);
 8000734:	4b10      	ldr	r3, [pc, #64]	@ (8000778 <vProducerTask+0xa8>)
 8000736:	6818      	ldr	r0, [r3, #0]
 8000738:	2300      	movs	r3, #0
 800073a:	2200      	movs	r2, #0
 800073c:	2100      	movs	r1, #0
 800073e:	f003 f99b 	bl	8003a78 <xQueueGenericSend>
 8000742:	e004      	b.n	800074e <vProducerTask+0x7e>
                }
            } else {
                alertSampleCount++;
 8000744:	4b0a      	ldr	r3, [pc, #40]	@ (8000770 <vProducerTask+0xa0>)
 8000746:	681b      	ldr	r3, [r3, #0]
 8000748:	3301      	adds	r3, #1
 800074a:	4a09      	ldr	r2, [pc, #36]	@ (8000770 <vProducerTask+0xa0>)
 800074c:	6013      	str	r3, [r2, #0]
            }
        }
        
        // LED toggle
        HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 800074e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000752:	480a      	ldr	r0, [pc, #40]	@ (800077c <vProducerTask+0xac>)
 8000754:	f001 f92f 	bl	80019b6 <HAL_GPIO_TogglePin>
        
        vTaskDelay(pdMS_TO_TICKS(100));
 8000758:	2064      	movs	r0, #100	@ 0x64
 800075a:	f003 fd59 	bl	8004210 <vTaskDelay>
    {
 800075e:	e7bb      	b.n	80006d8 <vProducerTask+0x8>
 8000760:	20000370 	.word	0x20000370
 8000764:	20000004 	.word	0x20000004
 8000768:	2000037c 	.word	0x2000037c
 800076c:	20000380 	.word	0x20000380
 8000770:	20000384 	.word	0x20000384
 8000774:	20000388 	.word	0x20000388
 8000778:	2000038c 	.word	0x2000038c
 800077c:	40011000 	.word	0x40011000

08000780 <vConsumerTask>:

// ========== CONSUMER TASK (LOW PRIORITY) ==========
// Reads from buffer, calculates latency, sends to UART
// Same priority as dummy tasks, so gets delayed when busy-wait is active!
void vConsumerTask(void *pvParameters)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	b086      	sub	sp, #24
 8000784:	af00      	add	r7, sp, #0
 8000786:	6078      	str	r0, [r7, #4]
    for(;;)
    {
        // Check if data is ready
        if(sharedBuffer.ready) {
 8000788:	4b19      	ldr	r3, [pc, #100]	@ (80007f0 <vConsumerTask+0x70>)
 800078a:	7a1b      	ldrb	r3, [r3, #8]
 800078c:	b2db      	uxtb	r3, r3
 800078e:	2b00      	cmp	r3, #0
 8000790:	d029      	beq.n	80007e6 <vConsumerTask+0x66>
            // Read data
            uint32_t distance = sharedBuffer.distance;
 8000792:	4b17      	ldr	r3, [pc, #92]	@ (80007f0 <vConsumerTask+0x70>)
 8000794:	681b      	ldr	r3, [r3, #0]
 8000796:	617b      	str	r3, [r7, #20]
            uint32_t produceTime = sharedBuffer.timestamp;
 8000798:	4b15      	ldr	r3, [pc, #84]	@ (80007f0 <vConsumerTask+0x70>)
 800079a:	685b      	ldr	r3, [r3, #4]
 800079c:	613b      	str	r3, [r7, #16]
            sharedBuffer.ready = 0;
 800079e:	4b14      	ldr	r3, [pc, #80]	@ (80007f0 <vConsumerTask+0x70>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	721a      	strb	r2, [r3, #8]
            
            // NOW - Producer Write Time = REAL LATENCY
            // Latency = time from producer write to consumer read
            uint32_t consumeTime = HAL_GetTick();
 80007a4:	f000 fd94 	bl	80012d0 <HAL_GetTick>
 80007a8:	60f8      	str	r0, [r7, #12]
            uint32_t latency = consumeTime - produceTime;
 80007aa:	68fa      	ldr	r2, [r7, #12]
 80007ac:	693b      	ldr	r3, [r7, #16]
 80007ae:	1ad3      	subs	r3, r2, r3
 80007b0:	60bb      	str	r3, [r7, #8]
            
            systemTimestamp = consumeTime;
 80007b2:	4a10      	ldr	r2, [pc, #64]	@ (80007f4 <vConsumerTask+0x74>)
 80007b4:	68fb      	ldr	r3, [r7, #12]
 80007b6:	6013      	str	r3, [r2, #0]
            
            SendSensorData(distance, latency);
 80007b8:	68b9      	ldr	r1, [r7, #8]
 80007ba:	6978      	ldr	r0, [r7, #20]
 80007bc:	f7ff fd72 	bl	80002a4 <SendSensorData>
            
            // Check UART commands
            if(rxComplete) {
 80007c0:	4b0d      	ldr	r3, [pc, #52]	@ (80007f8 <vConsumerTask+0x78>)
 80007c2:	781b      	ldrb	r3, [r3, #0]
 80007c4:	b2db      	uxtb	r3, r3
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d00d      	beq.n	80007e6 <vConsumerTask+0x66>
                ProcessUARTCommand(rxByte);
 80007ca:	4b0c      	ldr	r3, [pc, #48]	@ (80007fc <vConsumerTask+0x7c>)
 80007cc:	781b      	ldrb	r3, [r3, #0]
 80007ce:	b2db      	uxtb	r3, r3
 80007d0:	4618      	mov	r0, r3
 80007d2:	f7ff fdf5 	bl	80003c0 <ProcessUARTCommand>
                rxComplete = 0;
 80007d6:	4b08      	ldr	r3, [pc, #32]	@ (80007f8 <vConsumerTask+0x78>)
 80007d8:	2200      	movs	r2, #0
 80007da:	701a      	strb	r2, [r3, #0]
                HAL_UART_Receive_IT(&huart2, (uint8_t*)&rxByte, 1);
 80007dc:	2201      	movs	r2, #1
 80007de:	4907      	ldr	r1, [pc, #28]	@ (80007fc <vConsumerTask+0x7c>)
 80007e0:	4807      	ldr	r0, [pc, #28]	@ (8000800 <vConsumerTask+0x80>)
 80007e2:	f002 fa64 	bl	8002cae <HAL_UART_Receive_IT>
            }
        }
        
        vTaskDelay(pdMS_TO_TICKS(5));
 80007e6:	2005      	movs	r0, #5
 80007e8:	f003 fd12 	bl	8004210 <vTaskDelay>
        if(sharedBuffer.ready) {
 80007ec:	e7cc      	b.n	8000788 <vConsumerTask+0x8>
 80007ee:	bf00      	nop
 80007f0:	20000370 	.word	0x20000370
 80007f4:	2000036c 	.word	0x2000036c
 80007f8:	20000369 	.word	0x20000369
 80007fc:	20000368 	.word	0x20000368
 8000800:	20000320 	.word	0x20000320

08000804 <vAlertTask>:

// ========== ALERT TASK (PRIORITY 3 - HIGHEST) ==========
// Sleeps until woken by Producer when critical threshold exceeded
// Sends alert to UI immediately, never blocked by Consumer
void vAlertTask(void *pvParameters)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b0a6      	sub	sp, #152	@ 0x98
 8000808:	af02      	add	r7, sp, #8
 800080a:	6078      	str	r0, [r7, #4]
    char alertMsg[128];
    
    for(;;)
    {
        // Wait for Producer to wake us (blocking wait - saves CPU)
        if (xSemaphoreTake(xAlertSemaphore, portMAX_DELAY) == pdTRUE) {
 800080c:	4b2b      	ldr	r3, [pc, #172]	@ (80008bc <vAlertTask+0xb8>)
 800080e:	681b      	ldr	r3, [r3, #0]
 8000810:	f04f 31ff 	mov.w	r1, #4294967295
 8000814:	4618      	mov	r0, r3
 8000816:	f003 f9d9 	bl	8003bcc <xQueueSemaphoreTake>
 800081a:	4603      	mov	r3, r0
 800081c:	2b01      	cmp	r3, #1
 800081e:	d1f5      	bne.n	800080c <vAlertTask+0x8>
            
            // Send alert message to UI
            while (alertActive && !alertAcknowledged) {
 8000820:	e023      	b.n	800086a <vAlertTask+0x66>
                uint32_t duration = HAL_GetTick() - alertStartTime;
 8000822:	f000 fd55 	bl	80012d0 <HAL_GetTick>
 8000826:	4602      	mov	r2, r0
 8000828:	4b25      	ldr	r3, [pc, #148]	@ (80008c0 <vAlertTask+0xbc>)
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	1ad3      	subs	r3, r2, r3
 800082e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
                
                sprintf(alertMsg, "ALERT:SAMPLES:%lu,DURATION:%lu,THRESHOLD:%lu\r\n", 
 8000832:	4b24      	ldr	r3, [pc, #144]	@ (80008c4 <vAlertTask+0xc0>)
 8000834:	681a      	ldr	r2, [r3, #0]
 8000836:	4b24      	ldr	r3, [pc, #144]	@ (80008c8 <vAlertTask+0xc4>)
 8000838:	681b      	ldr	r3, [r3, #0]
 800083a:	f107 000c 	add.w	r0, r7, #12
 800083e:	9300      	str	r3, [sp, #0]
 8000840:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8000844:	4921      	ldr	r1, [pc, #132]	@ (80008cc <vAlertTask+0xc8>)
 8000846:	f004 fd57 	bl	80052f8 <siprintf>
                        alertSampleCount, duration, criticalThreshold);
                HAL_UART_Transmit(&huart2, (uint8_t*)alertMsg, strlen(alertMsg), 100);
 800084a:	f107 030c 	add.w	r3, r7, #12
 800084e:	4618      	mov	r0, r3
 8000850:	f7ff fc7e 	bl	8000150 <strlen>
 8000854:	4603      	mov	r3, r0
 8000856:	b29a      	uxth	r2, r3
 8000858:	f107 010c 	add.w	r1, r7, #12
 800085c:	2364      	movs	r3, #100	@ 0x64
 800085e:	481c      	ldr	r0, [pc, #112]	@ (80008d0 <vAlertTask+0xcc>)
 8000860:	f002 f99a 	bl	8002b98 <HAL_UART_Transmit>
                
                // Update every 200ms while alert is active
                vTaskDelay(pdMS_TO_TICKS(200));
 8000864:	20c8      	movs	r0, #200	@ 0xc8
 8000866:	f003 fcd3 	bl	8004210 <vTaskDelay>
            while (alertActive && !alertAcknowledged) {
 800086a:	4b1a      	ldr	r3, [pc, #104]	@ (80008d4 <vAlertTask+0xd0>)
 800086c:	781b      	ldrb	r3, [r3, #0]
 800086e:	b2db      	uxtb	r3, r3
 8000870:	2b00      	cmp	r3, #0
 8000872:	d004      	beq.n	800087e <vAlertTask+0x7a>
 8000874:	4b18      	ldr	r3, [pc, #96]	@ (80008d8 <vAlertTask+0xd4>)
 8000876:	781b      	ldrb	r3, [r3, #0]
 8000878:	b2db      	uxtb	r3, r3
 800087a:	2b00      	cmp	r3, #0
 800087c:	d0d1      	beq.n	8000822 <vAlertTask+0x1e>
            }
            
            // Alert acknowledged by user, send confirmation
            if (alertAcknowledged) {
 800087e:	4b16      	ldr	r3, [pc, #88]	@ (80008d8 <vAlertTask+0xd4>)
 8000880:	781b      	ldrb	r3, [r3, #0]
 8000882:	b2db      	uxtb	r3, r3
 8000884:	2b00      	cmp	r3, #0
 8000886:	d0c1      	beq.n	800080c <vAlertTask+0x8>
                sprintf(alertMsg, "ALERT:CLEARED\r\n");
 8000888:	f107 030c 	add.w	r3, r7, #12
 800088c:	4913      	ldr	r1, [pc, #76]	@ (80008dc <vAlertTask+0xd8>)
 800088e:	4618      	mov	r0, r3
 8000890:	f004 fd32 	bl	80052f8 <siprintf>
                HAL_UART_Transmit(&huart2, (uint8_t*)alertMsg, strlen(alertMsg), 100);
 8000894:	f107 030c 	add.w	r3, r7, #12
 8000898:	4618      	mov	r0, r3
 800089a:	f7ff fc59 	bl	8000150 <strlen>
 800089e:	4603      	mov	r3, r0
 80008a0:	b29a      	uxth	r2, r3
 80008a2:	f107 010c 	add.w	r1, r7, #12
 80008a6:	2364      	movs	r3, #100	@ 0x64
 80008a8:	4809      	ldr	r0, [pc, #36]	@ (80008d0 <vAlertTask+0xcc>)
 80008aa:	f002 f975 	bl	8002b98 <HAL_UART_Transmit>
                
                // Reset alert state
                alertActive = 0;
 80008ae:	4b09      	ldr	r3, [pc, #36]	@ (80008d4 <vAlertTask+0xd0>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	701a      	strb	r2, [r3, #0]
                alertSampleCount = 0;
 80008b4:	4b03      	ldr	r3, [pc, #12]	@ (80008c4 <vAlertTask+0xc0>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	601a      	str	r2, [r3, #0]
        if (xSemaphoreTake(xAlertSemaphore, portMAX_DELAY) == pdTRUE) {
 80008ba:	e7a7      	b.n	800080c <vAlertTask+0x8>
 80008bc:	2000038c 	.word	0x2000038c
 80008c0:	20000380 	.word	0x20000380
 80008c4:	20000384 	.word	0x20000384
 80008c8:	20000004 	.word	0x20000004
 80008cc:	08005d64 	.word	0x08005d64
 80008d0:	20000320 	.word	0x20000320
 80008d4:	2000037c 	.word	0x2000037c
 80008d8:	20000388 	.word	0x20000388
 80008dc:	08005d94 	.word	0x08005d94

080008e0 <RunBareMetalMode>:
    }
}

// Bare Metal Mode - Runs without FreeRTOS
void RunBareMetalMode(void)
{
 80008e0:	b5b0      	push	{r4, r5, r7, lr}
 80008e2:	b08c      	sub	sp, #48	@ 0x30
 80008e4:	af00      	add	r7, sp, #0
    uint32_t distance;
    uint32_t startTime, endTime, latency;
    
    // Startup message
    char msg[] = "BARE_METAL_MODE_STARTED\r\n";
 80008e6:	4b25      	ldr	r3, [pc, #148]	@ (800097c <RunBareMetalMode+0x9c>)
 80008e8:	1d3c      	adds	r4, r7, #4
 80008ea:	461d      	mov	r5, r3
 80008ec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80008ee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80008f0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80008f4:	c403      	stmia	r4!, {r0, r1}
 80008f6:	8022      	strh	r2, [r4, #0]
    HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), 100);
 80008f8:	1d3b      	adds	r3, r7, #4
 80008fa:	4618      	mov	r0, r3
 80008fc:	f7ff fc28 	bl	8000150 <strlen>
 8000900:	4603      	mov	r3, r0
 8000902:	b29a      	uxth	r2, r3
 8000904:	1d39      	adds	r1, r7, #4
 8000906:	2364      	movs	r3, #100	@ 0x64
 8000908:	481d      	ldr	r0, [pc, #116]	@ (8000980 <RunBareMetalMode+0xa0>)
 800090a:	f002 f945 	bl	8002b98 <HAL_UART_Transmit>
    
    // Start UART RX interrupt
    HAL_UART_Receive_IT(&huart2, (uint8_t*)&rxByte, 1);
 800090e:	2201      	movs	r2, #1
 8000910:	491c      	ldr	r1, [pc, #112]	@ (8000984 <RunBareMetalMode+0xa4>)
 8000912:	481b      	ldr	r0, [pc, #108]	@ (8000980 <RunBareMetalMode+0xa0>)
 8000914:	f002 f9cb 	bl	8002cae <HAL_UART_Receive_IT>
    
    while(1)
    {
        // Start time
        startTime = HAL_GetTick();
 8000918:	f000 fcda 	bl	80012d0 <HAL_GetTick>
 800091c:	62f8      	str	r0, [r7, #44]	@ 0x2c
        
        // Read sensor
        distance = HCSR04_Read();
 800091e:	f7ff fc65 	bl	80001ec <HCSR04_Read>
 8000922:	62b8      	str	r0, [r7, #40]	@ 0x28
        
        // End time and latency
        endTime = HAL_GetTick();
 8000924:	f000 fcd4 	bl	80012d0 <HAL_GetTick>
 8000928:	6278      	str	r0, [r7, #36]	@ 0x24
        latency = endTime - startTime;
 800092a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800092c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800092e:	1ad3      	subs	r3, r2, r3
 8000930:	623b      	str	r3, [r7, #32]
        
        // Update timestamp
        systemTimestamp = HAL_GetTick();
 8000932:	f000 fccd 	bl	80012d0 <HAL_GetTick>
 8000936:	4603      	mov	r3, r0
 8000938:	4a13      	ldr	r2, [pc, #76]	@ (8000988 <RunBareMetalMode+0xa8>)
 800093a:	6013      	str	r3, [r2, #0]
        
        // Send data
        SendSensorData(distance, latency);
 800093c:	6a39      	ldr	r1, [r7, #32]
 800093e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000940:	f7ff fcb0 	bl	80002a4 <SendSensorData>
        
        // LED toggle
        HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8000944:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000948:	4810      	ldr	r0, [pc, #64]	@ (800098c <RunBareMetalMode+0xac>)
 800094a:	f001 f834 	bl	80019b6 <HAL_GPIO_TogglePin>
        
        // Check UART commands
        if(rxComplete) {
 800094e:	4b10      	ldr	r3, [pc, #64]	@ (8000990 <RunBareMetalMode+0xb0>)
 8000950:	781b      	ldrb	r3, [r3, #0]
 8000952:	b2db      	uxtb	r3, r3
 8000954:	2b00      	cmp	r3, #0
 8000956:	d00d      	beq.n	8000974 <RunBareMetalMode+0x94>
            ProcessUARTCommand(rxByte);
 8000958:	4b0a      	ldr	r3, [pc, #40]	@ (8000984 <RunBareMetalMode+0xa4>)
 800095a:	781b      	ldrb	r3, [r3, #0]
 800095c:	b2db      	uxtb	r3, r3
 800095e:	4618      	mov	r0, r3
 8000960:	f7ff fd2e 	bl	80003c0 <ProcessUARTCommand>
            rxComplete = 0;
 8000964:	4b0a      	ldr	r3, [pc, #40]	@ (8000990 <RunBareMetalMode+0xb0>)
 8000966:	2200      	movs	r2, #0
 8000968:	701a      	strb	r2, [r3, #0]
            HAL_UART_Receive_IT(&huart2, (uint8_t*)&rxByte, 1);
 800096a:	2201      	movs	r2, #1
 800096c:	4905      	ldr	r1, [pc, #20]	@ (8000984 <RunBareMetalMode+0xa4>)
 800096e:	4804      	ldr	r0, [pc, #16]	@ (8000980 <RunBareMetalMode+0xa0>)
 8000970:	f002 f99d 	bl	8002cae <HAL_UART_Receive_IT>
        }
        
        // Wait 100ms
        HAL_Delay(100);
 8000974:	2064      	movs	r0, #100	@ 0x64
 8000976:	f000 fcb5 	bl	80012e4 <HAL_Delay>
        startTime = HAL_GetTick();
 800097a:	e7cd      	b.n	8000918 <RunBareMetalMode+0x38>
 800097c:	08005da4 	.word	0x08005da4
 8000980:	20000320 	.word	0x20000320
 8000984:	20000368 	.word	0x20000368
 8000988:	2000036c 	.word	0x2000036c
 800098c:	40011000 	.word	0x40011000
 8000990:	20000369 	.word	0x20000369

08000994 <HAL_UART_RxCpltCallback>:
    }
}

// UART RX Complete Callback
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000994:	b480      	push	{r7}
 8000996:	b083      	sub	sp, #12
 8000998:	af00      	add	r7, sp, #0
 800099a:	6078      	str	r0, [r7, #4]
    if(huart->Instance == USART2) {
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	681b      	ldr	r3, [r3, #0]
 80009a0:	4a05      	ldr	r2, [pc, #20]	@ (80009b8 <HAL_UART_RxCpltCallback+0x24>)
 80009a2:	4293      	cmp	r3, r2
 80009a4:	d102      	bne.n	80009ac <HAL_UART_RxCpltCallback+0x18>
        rxComplete = 1;
 80009a6:	4b05      	ldr	r3, [pc, #20]	@ (80009bc <HAL_UART_RxCpltCallback+0x28>)
 80009a8:	2201      	movs	r2, #1
 80009aa:	701a      	strb	r2, [r3, #0]
    }
}
 80009ac:	bf00      	nop
 80009ae:	370c      	adds	r7, #12
 80009b0:	46bd      	mov	sp, r7
 80009b2:	bc80      	pop	{r7}
 80009b4:	4770      	bx	lr
 80009b6:	bf00      	nop
 80009b8:	40004400 	.word	0x40004400
 80009bc:	20000369 	.word	0x20000369

080009c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b0b0      	sub	sp, #192	@ 0xc0
 80009c4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009c6:	f000 fc5b 	bl	8001280 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009ca:	f000 f8b7 	bl	8000b3c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009ce:	f000 f96b 	bl	8000ca8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80009d2:	f000 f93f 	bl	8000c54 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 80009d6:	f000 f8ed 	bl	8000bb4 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim1);
 80009da:	4849      	ldr	r0, [pc, #292]	@ (8000b00 <main+0x140>)
 80009dc:	f001 fca0 	bl	8002320 <HAL_TIM_Base_Start>
  
  // Enable Power Clock and Backup Access (must be done early)
  __HAL_RCC_PWR_CLK_ENABLE();
 80009e0:	4b48      	ldr	r3, [pc, #288]	@ (8000b04 <main+0x144>)
 80009e2:	69db      	ldr	r3, [r3, #28]
 80009e4:	4a47      	ldr	r2, [pc, #284]	@ (8000b04 <main+0x144>)
 80009e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80009ea:	61d3      	str	r3, [r2, #28]
 80009ec:	4b45      	ldr	r3, [pc, #276]	@ (8000b04 <main+0x144>)
 80009ee:	69db      	ldr	r3, [r3, #28]
 80009f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80009f4:	60bb      	str	r3, [r7, #8]
 80009f6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_BKP_CLK_ENABLE();
 80009f8:	4b42      	ldr	r3, [pc, #264]	@ (8000b04 <main+0x144>)
 80009fa:	69db      	ldr	r3, [r3, #28]
 80009fc:	4a41      	ldr	r2, [pc, #260]	@ (8000b04 <main+0x144>)
 80009fe:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8000a02:	61d3      	str	r3, [r2, #28]
 8000a04:	4b3f      	ldr	r3, [pc, #252]	@ (8000b04 <main+0x144>)
 8000a06:	69db      	ldr	r3, [r3, #28]
 8000a08:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8000a0c:	607b      	str	r3, [r7, #4]
 8000a0e:	687b      	ldr	r3, [r7, #4]
  HAL_PWR_EnableBkUpAccess();
 8000a10:	f000 ffea 	bl	80019e8 <HAL_PWR_EnableBkUpAccess>
  
  // DEBUG: Read raw BKP value
  uint16_t bkpRaw = BKP->DR1;
 8000a14:	4b3c      	ldr	r3, [pc, #240]	@ (8000b08 <main+0x148>)
 8000a16:	685b      	ldr	r3, [r3, #4]
 8000a18:	f8a7 30b6 	strh.w	r3, [r7, #182]	@ 0xb6
  
  // Read mode from Backup Register
  currentMode = ReadModeFromBackup();
 8000a1c:	f7ff fc72 	bl	8000304 <ReadModeFromBackup>
 8000a20:	4603      	mov	r3, r0
 8000a22:	461a      	mov	r2, r3
 8000a24:	4b39      	ldr	r3, [pc, #228]	@ (8000b0c <main+0x14c>)
 8000a26:	701a      	strb	r2, [r3, #0]
  
  // DEBUG: Display BKP value
  char debugMsg[80];
  sprintf(debugMsg, "DEBUG:BKP_RAW=0x%04X,MODE=%c\r\n", bkpRaw, currentMode);
 8000a28:	f8b7 20b6 	ldrh.w	r2, [r7, #182]	@ 0xb6
 8000a2c:	4b37      	ldr	r3, [pc, #220]	@ (8000b0c <main+0x14c>)
 8000a2e:	781b      	ldrb	r3, [r3, #0]
 8000a30:	b2db      	uxtb	r3, r3
 8000a32:	f107 0064 	add.w	r0, r7, #100	@ 0x64
 8000a36:	4936      	ldr	r1, [pc, #216]	@ (8000b10 <main+0x150>)
 8000a38:	f004 fc5e 	bl	80052f8 <siprintf>
  HAL_UART_Transmit(&huart2, (uint8_t*)debugMsg, strlen(debugMsg), 100);
 8000a3c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000a40:	4618      	mov	r0, r3
 8000a42:	f7ff fb85 	bl	8000150 <strlen>
 8000a46:	4603      	mov	r3, r0
 8000a48:	b29a      	uxth	r2, r3
 8000a4a:	f107 0164 	add.w	r1, r7, #100	@ 0x64
 8000a4e:	2364      	movs	r3, #100	@ 0x64
 8000a50:	4830      	ldr	r0, [pc, #192]	@ (8000b14 <main+0x154>)
 8000a52:	f002 f8a1 	bl	8002b98 <HAL_UART_Transmit>
  
  // Startup message
  char startMsg[60];
  sprintf(startMsg, "STM32_READY:MODE_%c\r\n", currentMode);
 8000a56:	4b2d      	ldr	r3, [pc, #180]	@ (8000b0c <main+0x14c>)
 8000a58:	781b      	ldrb	r3, [r3, #0]
 8000a5a:	b2db      	uxtb	r3, r3
 8000a5c:	461a      	mov	r2, r3
 8000a5e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000a62:	492d      	ldr	r1, [pc, #180]	@ (8000b18 <main+0x158>)
 8000a64:	4618      	mov	r0, r3
 8000a66:	f004 fc47 	bl	80052f8 <siprintf>
  HAL_UART_Transmit(&huart2, (uint8_t*)startMsg, strlen(startMsg), 100);
 8000a6a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000a6e:	4618      	mov	r0, r3
 8000a70:	f7ff fb6e 	bl	8000150 <strlen>
 8000a74:	4603      	mov	r3, r0
 8000a76:	b29a      	uxth	r2, r3
 8000a78:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8000a7c:	2364      	movs	r3, #100	@ 0x64
 8000a7e:	4825      	ldr	r0, [pc, #148]	@ (8000b14 <main+0x154>)
 8000a80:	f002 f88a 	bl	8002b98 <HAL_UART_Transmit>
  
  // Start UART RX interrupt
  HAL_UART_Receive_IT(&huart2, (uint8_t*)&rxByte, 1);
 8000a84:	2201      	movs	r2, #1
 8000a86:	4925      	ldr	r1, [pc, #148]	@ (8000b1c <main+0x15c>)
 8000a88:	4822      	ldr	r0, [pc, #136]	@ (8000b14 <main+0x154>)
 8000a8a:	f002 f910 	bl	8002cae <HAL_UART_Receive_IT>
  
  // Run based on selection
  if(currentMode == 'B') {
 8000a8e:	4b1f      	ldr	r3, [pc, #124]	@ (8000b0c <main+0x14c>)
 8000a90:	781b      	ldrb	r3, [r3, #0]
 8000a92:	b2db      	uxtb	r3, r3
 8000a94:	2b42      	cmp	r3, #66	@ 0x42
 8000a96:	d102      	bne.n	8000a9e <main+0xde>
    // Bare Metal Mode
    RunBareMetalMode();  // Does not return
 8000a98:	f7ff ff22 	bl	80008e0 <RunBareMetalMode>
 8000a9c:	e02e      	b.n	8000afc <main+0x13c>
  }
  else {
    // FreeRTOS Mode (Default)
    // Default to 'F' if invalid
    currentMode = 'F';
 8000a9e:	4b1b      	ldr	r3, [pc, #108]	@ (8000b0c <main+0x14c>)
 8000aa0:	2246      	movs	r2, #70	@ 0x46
 8000aa2:	701a      	strb	r2, [r3, #0]
    
    // PRODUCER Task - HIGH PRIORITY (3)
    // Reads sensor, writes to buffer with timestamp
    xTaskCreate(
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	9301      	str	r3, [sp, #4]
 8000aa8:	2303      	movs	r3, #3
 8000aaa:	9300      	str	r3, [sp, #0]
 8000aac:	2300      	movs	r3, #0
 8000aae:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000ab2:	491b      	ldr	r1, [pc, #108]	@ (8000b20 <main+0x160>)
 8000ab4:	481b      	ldr	r0, [pc, #108]	@ (8000b24 <main+0x164>)
 8000ab6:	f003 fa85 	bl	8003fc4 <xTaskCreate>
      3,                // HIGH PRIORITY
      NULL
    );
    
    // CONSUMER Task - Priority 1 (Low)
    xTaskCreate(
 8000aba:	2300      	movs	r3, #0
 8000abc:	9301      	str	r3, [sp, #4]
 8000abe:	2301      	movs	r3, #1
 8000ac0:	9300      	str	r3, [sp, #0]
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000ac8:	4917      	ldr	r1, [pc, #92]	@ (8000b28 <main+0x168>)
 8000aca:	4818      	ldr	r0, [pc, #96]	@ (8000b2c <main+0x16c>)
 8000acc:	f003 fa7a 	bl	8003fc4 <xTaskCreate>
      1,
      NULL
    );
    
    // Create Alert Semaphore
    xAlertSemaphore = xSemaphoreCreateBinary();
 8000ad0:	2203      	movs	r2, #3
 8000ad2:	2100      	movs	r1, #0
 8000ad4:	2001      	movs	r0, #1
 8000ad6:	f002 ff83 	bl	80039e0 <xQueueGenericCreate>
 8000ada:	4603      	mov	r3, r0
 8000adc:	4a14      	ldr	r2, [pc, #80]	@ (8000b30 <main+0x170>)
 8000ade:	6013      	str	r3, [r2, #0]
    
    // ALERT Task - Priority 3 (High, same as Producer)
    // Sleeps until critical threshold exceeded
    xTaskCreate(
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	9301      	str	r3, [sp, #4]
 8000ae4:	2303      	movs	r3, #3
 8000ae6:	9300      	str	r3, [sp, #0]
 8000ae8:	2300      	movs	r3, #0
 8000aea:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000aee:	4911      	ldr	r1, [pc, #68]	@ (8000b34 <main+0x174>)
 8000af0:	4811      	ldr	r0, [pc, #68]	@ (8000b38 <main+0x178>)
 8000af2:	f003 fa67 	bl	8003fc4 <xTaskCreate>
      3,
      NULL
    );

    // Start FreeRTOS Scheduler
    vTaskStartScheduler();
 8000af6:	f003 fbaf 	bl	8004258 <vTaskStartScheduler>
  }

  // Should never reach here
  while(1) { }
 8000afa:	bf00      	nop
 8000afc:	bf00      	nop
 8000afe:	e7fd      	b.n	8000afc <main+0x13c>
 8000b00:	200002d8 	.word	0x200002d8
 8000b04:	40021000 	.word	0x40021000
 8000b08:	40006c00 	.word	0x40006c00
 8000b0c:	20000000 	.word	0x20000000
 8000b10:	08005dc0 	.word	0x08005dc0
 8000b14:	20000320 	.word	0x20000320
 8000b18:	08005de0 	.word	0x08005de0
 8000b1c:	20000368 	.word	0x20000368
 8000b20:	08005df8 	.word	0x08005df8
 8000b24:	080006d1 	.word	0x080006d1
 8000b28:	08005e04 	.word	0x08005e04
 8000b2c:	08000781 	.word	0x08000781
 8000b30:	2000038c 	.word	0x2000038c
 8000b34:	08005e10 	.word	0x08005e10
 8000b38:	08000805 	.word	0x08000805

08000b3c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	b090      	sub	sp, #64	@ 0x40
 8000b40:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b42:	f107 0318 	add.w	r3, r7, #24
 8000b46:	2228      	movs	r2, #40	@ 0x28
 8000b48:	2100      	movs	r1, #0
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	f004 fbf6 	bl	800533c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b50:	1d3b      	adds	r3, r7, #4
 8000b52:	2200      	movs	r2, #0
 8000b54:	601a      	str	r2, [r3, #0]
 8000b56:	605a      	str	r2, [r3, #4]
 8000b58:	609a      	str	r2, [r3, #8]
 8000b5a:	60da      	str	r2, [r3, #12]
 8000b5c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000b5e:	2302      	movs	r3, #2
 8000b60:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b62:	2301      	movs	r3, #1
 8000b64:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b66:	2310      	movs	r3, #16
 8000b68:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b6e:	f107 0318 	add.w	r3, r7, #24
 8000b72:	4618      	mov	r0, r3
 8000b74:	f000 ff44 	bl	8001a00 <HAL_RCC_OscConfig>
 8000b78:	4603      	mov	r3, r0
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d001      	beq.n	8000b82 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000b7e:	f000 f921 	bl	8000dc4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b82:	230f      	movs	r3, #15
 8000b84:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000b86:	2300      	movs	r3, #0
 8000b88:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b8e:	2300      	movs	r3, #0
 8000b90:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b92:	2300      	movs	r3, #0
 8000b94:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000b96:	1d3b      	adds	r3, r7, #4
 8000b98:	2100      	movs	r1, #0
 8000b9a:	4618      	mov	r0, r3
 8000b9c:	f001 f9b2 	bl	8001f04 <HAL_RCC_ClockConfig>
 8000ba0:	4603      	mov	r3, r0
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d001      	beq.n	8000baa <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000ba6:	f000 f90d 	bl	8000dc4 <Error_Handler>
  }
}
 8000baa:	bf00      	nop
 8000bac:	3740      	adds	r7, #64	@ 0x40
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	bd80      	pop	{r7, pc}
	...

08000bb4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b086      	sub	sp, #24
 8000bb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000bba:	f107 0308 	add.w	r3, r7, #8
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	601a      	str	r2, [r3, #0]
 8000bc2:	605a      	str	r2, [r3, #4]
 8000bc4:	609a      	str	r2, [r3, #8]
 8000bc6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000bc8:	463b      	mov	r3, r7
 8000bca:	2200      	movs	r2, #0
 8000bcc:	601a      	str	r2, [r3, #0]
 8000bce:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000bd0:	4b1e      	ldr	r3, [pc, #120]	@ (8000c4c <MX_TIM1_Init+0x98>)
 8000bd2:	4a1f      	ldr	r2, [pc, #124]	@ (8000c50 <MX_TIM1_Init+0x9c>)
 8000bd4:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 7;
 8000bd6:	4b1d      	ldr	r3, [pc, #116]	@ (8000c4c <MX_TIM1_Init+0x98>)
 8000bd8:	2207      	movs	r2, #7
 8000bda:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000bdc:	4b1b      	ldr	r3, [pc, #108]	@ (8000c4c <MX_TIM1_Init+0x98>)
 8000bde:	2200      	movs	r2, #0
 8000be0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000be2:	4b1a      	ldr	r3, [pc, #104]	@ (8000c4c <MX_TIM1_Init+0x98>)
 8000be4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000be8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000bea:	4b18      	ldr	r3, [pc, #96]	@ (8000c4c <MX_TIM1_Init+0x98>)
 8000bec:	2200      	movs	r2, #0
 8000bee:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000bf0:	4b16      	ldr	r3, [pc, #88]	@ (8000c4c <MX_TIM1_Init+0x98>)
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000bf6:	4b15      	ldr	r3, [pc, #84]	@ (8000c4c <MX_TIM1_Init+0x98>)
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000bfc:	4813      	ldr	r0, [pc, #76]	@ (8000c4c <MX_TIM1_Init+0x98>)
 8000bfe:	f001 fb3f 	bl	8002280 <HAL_TIM_Base_Init>
 8000c02:	4603      	mov	r3, r0
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d001      	beq.n	8000c0c <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8000c08:	f000 f8dc 	bl	8000dc4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c0c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000c10:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000c12:	f107 0308 	add.w	r3, r7, #8
 8000c16:	4619      	mov	r1, r3
 8000c18:	480c      	ldr	r0, [pc, #48]	@ (8000c4c <MX_TIM1_Init+0x98>)
 8000c1a:	f001 fd0d 	bl	8002638 <HAL_TIM_ConfigClockSource>
 8000c1e:	4603      	mov	r3, r0
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d001      	beq.n	8000c28 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8000c24:	f000 f8ce 	bl	8000dc4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c28:	2300      	movs	r3, #0
 8000c2a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000c30:	463b      	mov	r3, r7
 8000c32:	4619      	mov	r1, r3
 8000c34:	4805      	ldr	r0, [pc, #20]	@ (8000c4c <MX_TIM1_Init+0x98>)
 8000c36:	f001 feef 	bl	8002a18 <HAL_TIMEx_MasterConfigSynchronization>
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	d001      	beq.n	8000c44 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000c40:	f000 f8c0 	bl	8000dc4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000c44:	bf00      	nop
 8000c46:	3718      	adds	r7, #24
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	bd80      	pop	{r7, pc}
 8000c4c:	200002d8 	.word	0x200002d8
 8000c50:	40012c00 	.word	0x40012c00

08000c54 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000c58:	4b11      	ldr	r3, [pc, #68]	@ (8000ca0 <MX_USART2_UART_Init+0x4c>)
 8000c5a:	4a12      	ldr	r2, [pc, #72]	@ (8000ca4 <MX_USART2_UART_Init+0x50>)
 8000c5c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000c5e:	4b10      	ldr	r3, [pc, #64]	@ (8000ca0 <MX_USART2_UART_Init+0x4c>)
 8000c60:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000c64:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000c66:	4b0e      	ldr	r3, [pc, #56]	@ (8000ca0 <MX_USART2_UART_Init+0x4c>)
 8000c68:	2200      	movs	r2, #0
 8000c6a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000c6c:	4b0c      	ldr	r3, [pc, #48]	@ (8000ca0 <MX_USART2_UART_Init+0x4c>)
 8000c6e:	2200      	movs	r2, #0
 8000c70:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000c72:	4b0b      	ldr	r3, [pc, #44]	@ (8000ca0 <MX_USART2_UART_Init+0x4c>)
 8000c74:	2200      	movs	r2, #0
 8000c76:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000c78:	4b09      	ldr	r3, [pc, #36]	@ (8000ca0 <MX_USART2_UART_Init+0x4c>)
 8000c7a:	220c      	movs	r2, #12
 8000c7c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000c7e:	4b08      	ldr	r3, [pc, #32]	@ (8000ca0 <MX_USART2_UART_Init+0x4c>)
 8000c80:	2200      	movs	r2, #0
 8000c82:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000c84:	4b06      	ldr	r3, [pc, #24]	@ (8000ca0 <MX_USART2_UART_Init+0x4c>)
 8000c86:	2200      	movs	r2, #0
 8000c88:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000c8a:	4805      	ldr	r0, [pc, #20]	@ (8000ca0 <MX_USART2_UART_Init+0x4c>)
 8000c8c:	f001 ff34 	bl	8002af8 <HAL_UART_Init>
 8000c90:	4603      	mov	r3, r0
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d001      	beq.n	8000c9a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000c96:	f000 f895 	bl	8000dc4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000c9a:	bf00      	nop
 8000c9c:	bd80      	pop	{r7, pc}
 8000c9e:	bf00      	nop
 8000ca0:	20000320 	.word	0x20000320
 8000ca4:	40004400 	.word	0x40004400

08000ca8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b088      	sub	sp, #32
 8000cac:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cae:	f107 0310 	add.w	r3, r7, #16
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	601a      	str	r2, [r3, #0]
 8000cb6:	605a      	str	r2, [r3, #4]
 8000cb8:	609a      	str	r2, [r3, #8]
 8000cba:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cbc:	4b2f      	ldr	r3, [pc, #188]	@ (8000d7c <MX_GPIO_Init+0xd4>)
 8000cbe:	699b      	ldr	r3, [r3, #24]
 8000cc0:	4a2e      	ldr	r2, [pc, #184]	@ (8000d7c <MX_GPIO_Init+0xd4>)
 8000cc2:	f043 0310 	orr.w	r3, r3, #16
 8000cc6:	6193      	str	r3, [r2, #24]
 8000cc8:	4b2c      	ldr	r3, [pc, #176]	@ (8000d7c <MX_GPIO_Init+0xd4>)
 8000cca:	699b      	ldr	r3, [r3, #24]
 8000ccc:	f003 0310 	and.w	r3, r3, #16
 8000cd0:	60fb      	str	r3, [r7, #12]
 8000cd2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cd4:	4b29      	ldr	r3, [pc, #164]	@ (8000d7c <MX_GPIO_Init+0xd4>)
 8000cd6:	699b      	ldr	r3, [r3, #24]
 8000cd8:	4a28      	ldr	r2, [pc, #160]	@ (8000d7c <MX_GPIO_Init+0xd4>)
 8000cda:	f043 0304 	orr.w	r3, r3, #4
 8000cde:	6193      	str	r3, [r2, #24]
 8000ce0:	4b26      	ldr	r3, [pc, #152]	@ (8000d7c <MX_GPIO_Init+0xd4>)
 8000ce2:	699b      	ldr	r3, [r3, #24]
 8000ce4:	f003 0304 	and.w	r3, r3, #4
 8000ce8:	60bb      	str	r3, [r7, #8]
 8000cea:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cec:	4b23      	ldr	r3, [pc, #140]	@ (8000d7c <MX_GPIO_Init+0xd4>)
 8000cee:	699b      	ldr	r3, [r3, #24]
 8000cf0:	4a22      	ldr	r2, [pc, #136]	@ (8000d7c <MX_GPIO_Init+0xd4>)
 8000cf2:	f043 0308 	orr.w	r3, r3, #8
 8000cf6:	6193      	str	r3, [r2, #24]
 8000cf8:	4b20      	ldr	r3, [pc, #128]	@ (8000d7c <MX_GPIO_Init+0xd4>)
 8000cfa:	699b      	ldr	r3, [r3, #24]
 8000cfc:	f003 0308 	and.w	r3, r3, #8
 8000d00:	607b      	str	r3, [r7, #4]
 8000d02:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000d04:	2200      	movs	r2, #0
 8000d06:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000d0a:	481d      	ldr	r0, [pc, #116]	@ (8000d80 <MX_GPIO_Init+0xd8>)
 8000d0c:	f000 fe3b 	bl	8001986 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TRIG_GPIO_Port, TRIG_Pin, GPIO_PIN_RESET);
 8000d10:	2200      	movs	r2, #0
 8000d12:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000d16:	481b      	ldr	r0, [pc, #108]	@ (8000d84 <MX_GPIO_Init+0xdc>)
 8000d18:	f000 fe35 	bl	8001986 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000d1c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000d20:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d22:	2301      	movs	r3, #1
 8000d24:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d26:	2300      	movs	r3, #0
 8000d28:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d2a:	2302      	movs	r3, #2
 8000d2c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d2e:	f107 0310 	add.w	r3, r7, #16
 8000d32:	4619      	mov	r1, r3
 8000d34:	4812      	ldr	r0, [pc, #72]	@ (8000d80 <MX_GPIO_Init+0xd8>)
 8000d36:	f000 fc8b 	bl	8001650 <HAL_GPIO_Init>

  /*Configure GPIO pin : ECHO_Pin */
  GPIO_InitStruct.Pin = ECHO_Pin;
 8000d3a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000d3e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d40:	2300      	movs	r3, #0
 8000d42:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d44:	2300      	movs	r3, #0
 8000d46:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(ECHO_GPIO_Port, &GPIO_InitStruct);
 8000d48:	f107 0310 	add.w	r3, r7, #16
 8000d4c:	4619      	mov	r1, r3
 8000d4e:	480e      	ldr	r0, [pc, #56]	@ (8000d88 <MX_GPIO_Init+0xe0>)
 8000d50:	f000 fc7e 	bl	8001650 <HAL_GPIO_Init>

  /*Configure GPIO pin : TRIG_Pin */
  GPIO_InitStruct.Pin = TRIG_Pin;
 8000d54:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000d58:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d5a:	2301      	movs	r3, #1
 8000d5c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d5e:	2300      	movs	r3, #0
 8000d60:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d62:	2302      	movs	r3, #2
 8000d64:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TRIG_GPIO_Port, &GPIO_InitStruct);
 8000d66:	f107 0310 	add.w	r3, r7, #16
 8000d6a:	4619      	mov	r1, r3
 8000d6c:	4805      	ldr	r0, [pc, #20]	@ (8000d84 <MX_GPIO_Init+0xdc>)
 8000d6e:	f000 fc6f 	bl	8001650 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000d72:	bf00      	nop
 8000d74:	3720      	adds	r7, #32
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bd80      	pop	{r7, pc}
 8000d7a:	bf00      	nop
 8000d7c:	40021000 	.word	0x40021000
 8000d80:	40011000 	.word	0x40011000
 8000d84:	40010800 	.word	0x40010800
 8000d88:	40010c00 	.word	0x40010c00

08000d8c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b082      	sub	sp, #8
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2)
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000d9c:	d101      	bne.n	8000da2 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000d9e:	f000 fa85 	bl	80012ac <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  // FreeRTOS tick handler - generate tick with TIM2
  if (htim->Instance == TIM2)
 8000da2:	687b      	ldr	r3, [r7, #4]
 8000da4:	681b      	ldr	r3, [r3, #0]
 8000da6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000daa:	d106      	bne.n	8000dba <HAL_TIM_PeriodElapsedCallback+0x2e>
  {
    if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000dac:	f003 fdc6 	bl	800493c <xTaskGetSchedulerState>
 8000db0:	4603      	mov	r3, r0
 8000db2:	2b01      	cmp	r3, #1
 8000db4:	d001      	beq.n	8000dba <HAL_TIM_PeriodElapsedCallback+0x2e>
    {
      xPortSysTickHandler();
 8000db6:	f004 f8c7 	bl	8004f48 <xPortSysTickHandler>
    }
  }
  /* USER CODE END Callback 1 */
}
 8000dba:	bf00      	nop
 8000dbc:	3708      	adds	r7, #8
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	bd80      	pop	{r7, pc}
	...

08000dc4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b082      	sub	sp, #8
 8000dc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  while (1)
  {
    // Fast blink - error indicator
    HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8000dca:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000dce:	4807      	ldr	r0, [pc, #28]	@ (8000dec <Error_Handler+0x28>)
 8000dd0:	f000 fdf1 	bl	80019b6 <HAL_GPIO_TogglePin>
    for(volatile uint32_t i = 0; i < 50000; i++);
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	607b      	str	r3, [r7, #4]
 8000dd8:	e002      	b.n	8000de0 <Error_Handler+0x1c>
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	3301      	adds	r3, #1
 8000dde:	607b      	str	r3, [r7, #4]
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 8000de6:	4293      	cmp	r3, r2
 8000de8:	d9f7      	bls.n	8000dda <Error_Handler+0x16>
    HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8000dea:	e7ee      	b.n	8000dca <Error_Handler+0x6>
 8000dec:	40011000 	.word	0x40011000

08000df0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b084      	sub	sp, #16
 8000df4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000df6:	4b18      	ldr	r3, [pc, #96]	@ (8000e58 <HAL_MspInit+0x68>)
 8000df8:	699b      	ldr	r3, [r3, #24]
 8000dfa:	4a17      	ldr	r2, [pc, #92]	@ (8000e58 <HAL_MspInit+0x68>)
 8000dfc:	f043 0301 	orr.w	r3, r3, #1
 8000e00:	6193      	str	r3, [r2, #24]
 8000e02:	4b15      	ldr	r3, [pc, #84]	@ (8000e58 <HAL_MspInit+0x68>)
 8000e04:	699b      	ldr	r3, [r3, #24]
 8000e06:	f003 0301 	and.w	r3, r3, #1
 8000e0a:	60bb      	str	r3, [r7, #8]
 8000e0c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e0e:	4b12      	ldr	r3, [pc, #72]	@ (8000e58 <HAL_MspInit+0x68>)
 8000e10:	69db      	ldr	r3, [r3, #28]
 8000e12:	4a11      	ldr	r2, [pc, #68]	@ (8000e58 <HAL_MspInit+0x68>)
 8000e14:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e18:	61d3      	str	r3, [r2, #28]
 8000e1a:	4b0f      	ldr	r3, [pc, #60]	@ (8000e58 <HAL_MspInit+0x68>)
 8000e1c:	69db      	ldr	r3, [r3, #28]
 8000e1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e22:	607b      	str	r3, [r7, #4]
 8000e24:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000e26:	2200      	movs	r2, #0
 8000e28:	210f      	movs	r1, #15
 8000e2a:	f06f 0001 	mvn.w	r0, #1
 8000e2e:	f000 fb32 	bl	8001496 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000e32:	4b0a      	ldr	r3, [pc, #40]	@ (8000e5c <HAL_MspInit+0x6c>)
 8000e34:	685b      	ldr	r3, [r3, #4]
 8000e36:	60fb      	str	r3, [r7, #12]
 8000e38:	68fb      	ldr	r3, [r7, #12]
 8000e3a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000e3e:	60fb      	str	r3, [r7, #12]
 8000e40:	68fb      	ldr	r3, [r7, #12]
 8000e42:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000e46:	60fb      	str	r3, [r7, #12]
 8000e48:	4a04      	ldr	r2, [pc, #16]	@ (8000e5c <HAL_MspInit+0x6c>)
 8000e4a:	68fb      	ldr	r3, [r7, #12]
 8000e4c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000e4e:	bf00      	nop
 8000e50:	3710      	adds	r7, #16
 8000e52:	46bd      	mov	sp, r7
 8000e54:	bd80      	pop	{r7, pc}
 8000e56:	bf00      	nop
 8000e58:	40021000 	.word	0x40021000
 8000e5c:	40010000 	.word	0x40010000

08000e60 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000e60:	b480      	push	{r7}
 8000e62:	b085      	sub	sp, #20
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	4a09      	ldr	r2, [pc, #36]	@ (8000e94 <HAL_TIM_Base_MspInit+0x34>)
 8000e6e:	4293      	cmp	r3, r2
 8000e70:	d10b      	bne.n	8000e8a <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000e72:	4b09      	ldr	r3, [pc, #36]	@ (8000e98 <HAL_TIM_Base_MspInit+0x38>)
 8000e74:	699b      	ldr	r3, [r3, #24]
 8000e76:	4a08      	ldr	r2, [pc, #32]	@ (8000e98 <HAL_TIM_Base_MspInit+0x38>)
 8000e78:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000e7c:	6193      	str	r3, [r2, #24]
 8000e7e:	4b06      	ldr	r3, [pc, #24]	@ (8000e98 <HAL_TIM_Base_MspInit+0x38>)
 8000e80:	699b      	ldr	r3, [r3, #24]
 8000e82:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000e86:	60fb      	str	r3, [r7, #12]
 8000e88:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8000e8a:	bf00      	nop
 8000e8c:	3714      	adds	r7, #20
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bc80      	pop	{r7}
 8000e92:	4770      	bx	lr
 8000e94:	40012c00 	.word	0x40012c00
 8000e98:	40021000 	.word	0x40021000

08000e9c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b088      	sub	sp, #32
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ea4:	f107 0310 	add.w	r3, r7, #16
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	601a      	str	r2, [r3, #0]
 8000eac:	605a      	str	r2, [r3, #4]
 8000eae:	609a      	str	r2, [r3, #8]
 8000eb0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	4a1f      	ldr	r2, [pc, #124]	@ (8000f34 <HAL_UART_MspInit+0x98>)
 8000eb8:	4293      	cmp	r3, r2
 8000eba:	d137      	bne.n	8000f2c <HAL_UART_MspInit+0x90>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000ebc:	4b1e      	ldr	r3, [pc, #120]	@ (8000f38 <HAL_UART_MspInit+0x9c>)
 8000ebe:	69db      	ldr	r3, [r3, #28]
 8000ec0:	4a1d      	ldr	r2, [pc, #116]	@ (8000f38 <HAL_UART_MspInit+0x9c>)
 8000ec2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ec6:	61d3      	str	r3, [r2, #28]
 8000ec8:	4b1b      	ldr	r3, [pc, #108]	@ (8000f38 <HAL_UART_MspInit+0x9c>)
 8000eca:	69db      	ldr	r3, [r3, #28]
 8000ecc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ed0:	60fb      	str	r3, [r7, #12]
 8000ed2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ed4:	4b18      	ldr	r3, [pc, #96]	@ (8000f38 <HAL_UART_MspInit+0x9c>)
 8000ed6:	699b      	ldr	r3, [r3, #24]
 8000ed8:	4a17      	ldr	r2, [pc, #92]	@ (8000f38 <HAL_UART_MspInit+0x9c>)
 8000eda:	f043 0304 	orr.w	r3, r3, #4
 8000ede:	6193      	str	r3, [r2, #24]
 8000ee0:	4b15      	ldr	r3, [pc, #84]	@ (8000f38 <HAL_UART_MspInit+0x9c>)
 8000ee2:	699b      	ldr	r3, [r3, #24]
 8000ee4:	f003 0304 	and.w	r3, r3, #4
 8000ee8:	60bb      	str	r3, [r7, #8]
 8000eea:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000eec:	2304      	movs	r3, #4
 8000eee:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ef0:	2302      	movs	r3, #2
 8000ef2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ef4:	2303      	movs	r3, #3
 8000ef6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ef8:	f107 0310 	add.w	r3, r7, #16
 8000efc:	4619      	mov	r1, r3
 8000efe:	480f      	ldr	r0, [pc, #60]	@ (8000f3c <HAL_UART_MspInit+0xa0>)
 8000f00:	f000 fba6 	bl	8001650 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000f04:	2308      	movs	r3, #8
 8000f06:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f08:	2300      	movs	r3, #0
 8000f0a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f10:	f107 0310 	add.w	r3, r7, #16
 8000f14:	4619      	mov	r1, r3
 8000f16:	4809      	ldr	r0, [pc, #36]	@ (8000f3c <HAL_UART_MspInit+0xa0>)
 8000f18:	f000 fb9a 	bl	8001650 <HAL_GPIO_Init>

    /* USER CODE BEGIN USART2_MspInit 1 */
    /* USART2 interrupt - FreeRTOS uyumlu priority (5 veya st) */
    HAL_NVIC_SetPriority(USART2_IRQn, 6, 0);
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	2106      	movs	r1, #6
 8000f20:	2026      	movs	r0, #38	@ 0x26
 8000f22:	f000 fab8 	bl	8001496 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000f26:	2026      	movs	r0, #38	@ 0x26
 8000f28:	f000 fad1 	bl	80014ce <HAL_NVIC_EnableIRQ>
    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000f2c:	bf00      	nop
 8000f2e:	3720      	adds	r7, #32
 8000f30:	46bd      	mov	sp, r7
 8000f32:	bd80      	pop	{r7, pc}
 8000f34:	40004400 	.word	0x40004400
 8000f38:	40021000 	.word	0x40021000
 8000f3c:	40010800 	.word	0x40010800

08000f40 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b08e      	sub	sp, #56	@ 0x38
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000f48:	2300      	movs	r3, #0
 8000f4a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000f4c:	2300      	movs	r3, #0
 8000f4e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8000f50:	2300      	movs	r3, #0
 8000f52:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8000f56:	4b34      	ldr	r3, [pc, #208]	@ (8001028 <HAL_InitTick+0xe8>)
 8000f58:	69db      	ldr	r3, [r3, #28]
 8000f5a:	4a33      	ldr	r2, [pc, #204]	@ (8001028 <HAL_InitTick+0xe8>)
 8000f5c:	f043 0301 	orr.w	r3, r3, #1
 8000f60:	61d3      	str	r3, [r2, #28]
 8000f62:	4b31      	ldr	r3, [pc, #196]	@ (8001028 <HAL_InitTick+0xe8>)
 8000f64:	69db      	ldr	r3, [r3, #28]
 8000f66:	f003 0301 	and.w	r3, r3, #1
 8000f6a:	60fb      	str	r3, [r7, #12]
 8000f6c:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000f6e:	f107 0210 	add.w	r2, r7, #16
 8000f72:	f107 0314 	add.w	r3, r7, #20
 8000f76:	4611      	mov	r1, r2
 8000f78:	4618      	mov	r0, r3
 8000f7a:	f001 f933 	bl	80021e4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000f7e:	6a3b      	ldr	r3, [r7, #32]
 8000f80:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000f82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d103      	bne.n	8000f90 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000f88:	f001 f904 	bl	8002194 <HAL_RCC_GetPCLK1Freq>
 8000f8c:	6378      	str	r0, [r7, #52]	@ 0x34
 8000f8e:	e004      	b.n	8000f9a <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000f90:	f001 f900 	bl	8002194 <HAL_RCC_GetPCLK1Freq>
 8000f94:	4603      	mov	r3, r0
 8000f96:	005b      	lsls	r3, r3, #1
 8000f98:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000f9a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000f9c:	4a23      	ldr	r2, [pc, #140]	@ (800102c <HAL_InitTick+0xec>)
 8000f9e:	fba2 2303 	umull	r2, r3, r2, r3
 8000fa2:	0c9b      	lsrs	r3, r3, #18
 8000fa4:	3b01      	subs	r3, #1
 8000fa6:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 8000fa8:	4b21      	ldr	r3, [pc, #132]	@ (8001030 <HAL_InitTick+0xf0>)
 8000faa:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000fae:	601a      	str	r2, [r3, #0]
   * Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 8000fb0:	4b1f      	ldr	r3, [pc, #124]	@ (8001030 <HAL_InitTick+0xf0>)
 8000fb2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000fb6:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 8000fb8:	4a1d      	ldr	r2, [pc, #116]	@ (8001030 <HAL_InitTick+0xf0>)
 8000fba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000fbc:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 8000fbe:	4b1c      	ldr	r3, [pc, #112]	@ (8001030 <HAL_InitTick+0xf0>)
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fc4:	4b1a      	ldr	r3, [pc, #104]	@ (8001030 <HAL_InitTick+0xf0>)
 8000fc6:	2200      	movs	r2, #0
 8000fc8:	609a      	str	r2, [r3, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000fca:	4b19      	ldr	r3, [pc, #100]	@ (8001030 <HAL_InitTick+0xf0>)
 8000fcc:	2200      	movs	r2, #0
 8000fce:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim2);
 8000fd0:	4817      	ldr	r0, [pc, #92]	@ (8001030 <HAL_InitTick+0xf0>)
 8000fd2:	f001 f955 	bl	8002280 <HAL_TIM_Base_Init>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000fdc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d11b      	bne.n	800101c <HAL_InitTick+0xdc>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 8000fe4:	4812      	ldr	r0, [pc, #72]	@ (8001030 <HAL_InitTick+0xf0>)
 8000fe6:	f001 f9e5 	bl	80023b4 <HAL_TIM_Base_Start_IT>
 8000fea:	4603      	mov	r3, r0
 8000fec:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000ff0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d111      	bne.n	800101c <HAL_InitTick+0xdc>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000ff8:	201c      	movs	r0, #28
 8000ffa:	f000 fa68 	bl	80014ce <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	2b0f      	cmp	r3, #15
 8001002:	d808      	bhi.n	8001016 <HAL_InitTick+0xd6>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 8001004:	2200      	movs	r2, #0
 8001006:	6879      	ldr	r1, [r7, #4]
 8001008:	201c      	movs	r0, #28
 800100a:	f000 fa44 	bl	8001496 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800100e:	4a09      	ldr	r2, [pc, #36]	@ (8001034 <HAL_InitTick+0xf4>)
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	6013      	str	r3, [r2, #0]
 8001014:	e002      	b.n	800101c <HAL_InitTick+0xdc>
      }
      else
      {
        status = HAL_ERROR;
 8001016:	2301      	movs	r3, #1
 8001018:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800101c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001020:	4618      	mov	r0, r3
 8001022:	3738      	adds	r7, #56	@ 0x38
 8001024:	46bd      	mov	sp, r7
 8001026:	bd80      	pop	{r7, pc}
 8001028:	40021000 	.word	0x40021000
 800102c:	431bde83 	.word	0x431bde83
 8001030:	20000390 	.word	0x20000390
 8001034:	2000000c 	.word	0x2000000c

08001038 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001038:	b480      	push	{r7}
 800103a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800103c:	bf00      	nop
 800103e:	e7fd      	b.n	800103c <NMI_Handler+0x4>

08001040 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	af00      	add	r7, sp, #0
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
    // HARD FAULT: 2 Hzl Blink, Uzun Bekle
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET); HAL_Delay(100);
 8001044:	2200      	movs	r2, #0
 8001046:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800104a:	4812      	ldr	r0, [pc, #72]	@ (8001094 <HardFault_Handler+0x54>)
 800104c:	f000 fc9b 	bl	8001986 <HAL_GPIO_WritePin>
 8001050:	2064      	movs	r0, #100	@ 0x64
 8001052:	f000 f947 	bl	80012e4 <HAL_Delay>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);   HAL_Delay(100);
 8001056:	2201      	movs	r2, #1
 8001058:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800105c:	480d      	ldr	r0, [pc, #52]	@ (8001094 <HardFault_Handler+0x54>)
 800105e:	f000 fc92 	bl	8001986 <HAL_GPIO_WritePin>
 8001062:	2064      	movs	r0, #100	@ 0x64
 8001064:	f000 f93e 	bl	80012e4 <HAL_Delay>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET); HAL_Delay(100);
 8001068:	2200      	movs	r2, #0
 800106a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800106e:	4809      	ldr	r0, [pc, #36]	@ (8001094 <HardFault_Handler+0x54>)
 8001070:	f000 fc89 	bl	8001986 <HAL_GPIO_WritePin>
 8001074:	2064      	movs	r0, #100	@ 0x64
 8001076:	f000 f935 	bl	80012e4 <HAL_Delay>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);   HAL_Delay(2000);
 800107a:	2201      	movs	r2, #1
 800107c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001080:	4804      	ldr	r0, [pc, #16]	@ (8001094 <HardFault_Handler+0x54>)
 8001082:	f000 fc80 	bl	8001986 <HAL_GPIO_WritePin>
 8001086:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800108a:	f000 f92b 	bl	80012e4 <HAL_Delay>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET); HAL_Delay(100);
 800108e:	bf00      	nop
 8001090:	e7d8      	b.n	8001044 <HardFault_Handler+0x4>
 8001092:	bf00      	nop
 8001094:	40011000 	.word	0x40011000

08001098 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b082      	sub	sp, #8
 800109c:	af00      	add	r7, sp, #0
  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
    // MEM FAULT: 3 Hzl Blink
    for(int i=0; i<3; i++) {
 800109e:	2300      	movs	r3, #0
 80010a0:	607b      	str	r3, [r7, #4]
 80010a2:	e014      	b.n	80010ce <MemManage_Handler+0x36>
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET); HAL_Delay(100);
 80010a4:	2200      	movs	r2, #0
 80010a6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80010aa:	480d      	ldr	r0, [pc, #52]	@ (80010e0 <MemManage_Handler+0x48>)
 80010ac:	f000 fc6b 	bl	8001986 <HAL_GPIO_WritePin>
 80010b0:	2064      	movs	r0, #100	@ 0x64
 80010b2:	f000 f917 	bl	80012e4 <HAL_Delay>
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);   HAL_Delay(100);
 80010b6:	2201      	movs	r2, #1
 80010b8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80010bc:	4808      	ldr	r0, [pc, #32]	@ (80010e0 <MemManage_Handler+0x48>)
 80010be:	f000 fc62 	bl	8001986 <HAL_GPIO_WritePin>
 80010c2:	2064      	movs	r0, #100	@ 0x64
 80010c4:	f000 f90e 	bl	80012e4 <HAL_Delay>
    for(int i=0; i<3; i++) {
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	3301      	adds	r3, #1
 80010cc:	607b      	str	r3, [r7, #4]
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	2b02      	cmp	r3, #2
 80010d2:	dde7      	ble.n	80010a4 <MemManage_Handler+0xc>
    }
    HAL_Delay(2000);
 80010d4:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80010d8:	f000 f904 	bl	80012e4 <HAL_Delay>
    for(int i=0; i<3; i++) {
 80010dc:	e7df      	b.n	800109e <MemManage_Handler+0x6>
 80010de:	bf00      	nop
 80010e0:	40011000 	.word	0x40011000

080010e4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b082      	sub	sp, #8
 80010e8:	af00      	add	r7, sp, #0
  /* USER CODE END BusFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_BusFault_IRQn 0 */
    // BUS FAULT: 4 Hzl Blink
    for(int i=0; i<4; i++) {
 80010ea:	2300      	movs	r3, #0
 80010ec:	607b      	str	r3, [r7, #4]
 80010ee:	e014      	b.n	800111a <BusFault_Handler+0x36>
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET); HAL_Delay(100);
 80010f0:	2200      	movs	r2, #0
 80010f2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80010f6:	480d      	ldr	r0, [pc, #52]	@ (800112c <BusFault_Handler+0x48>)
 80010f8:	f000 fc45 	bl	8001986 <HAL_GPIO_WritePin>
 80010fc:	2064      	movs	r0, #100	@ 0x64
 80010fe:	f000 f8f1 	bl	80012e4 <HAL_Delay>
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);   HAL_Delay(100);
 8001102:	2201      	movs	r2, #1
 8001104:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001108:	4808      	ldr	r0, [pc, #32]	@ (800112c <BusFault_Handler+0x48>)
 800110a:	f000 fc3c 	bl	8001986 <HAL_GPIO_WritePin>
 800110e:	2064      	movs	r0, #100	@ 0x64
 8001110:	f000 f8e8 	bl	80012e4 <HAL_Delay>
    for(int i=0; i<4; i++) {
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	3301      	adds	r3, #1
 8001118:	607b      	str	r3, [r7, #4]
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	2b03      	cmp	r3, #3
 800111e:	dde7      	ble.n	80010f0 <BusFault_Handler+0xc>
    }
    HAL_Delay(2000);
 8001120:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001124:	f000 f8de 	bl	80012e4 <HAL_Delay>
    for(int i=0; i<4; i++) {
 8001128:	e7df      	b.n	80010ea <BusFault_Handler+0x6>
 800112a:	bf00      	nop
 800112c:	40011000 	.word	0x40011000

08001130 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b082      	sub	sp, #8
 8001134:	af00      	add	r7, sp, #0
  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
    // USAGE FAULT: 5 Hzl Blink
    for(int i=0; i<5; i++) {
 8001136:	2300      	movs	r3, #0
 8001138:	607b      	str	r3, [r7, #4]
 800113a:	e014      	b.n	8001166 <UsageFault_Handler+0x36>
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET); HAL_Delay(100);
 800113c:	2200      	movs	r2, #0
 800113e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001142:	480d      	ldr	r0, [pc, #52]	@ (8001178 <UsageFault_Handler+0x48>)
 8001144:	f000 fc1f 	bl	8001986 <HAL_GPIO_WritePin>
 8001148:	2064      	movs	r0, #100	@ 0x64
 800114a:	f000 f8cb 	bl	80012e4 <HAL_Delay>
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);   HAL_Delay(100);
 800114e:	2201      	movs	r2, #1
 8001150:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001154:	4808      	ldr	r0, [pc, #32]	@ (8001178 <UsageFault_Handler+0x48>)
 8001156:	f000 fc16 	bl	8001986 <HAL_GPIO_WritePin>
 800115a:	2064      	movs	r0, #100	@ 0x64
 800115c:	f000 f8c2 	bl	80012e4 <HAL_Delay>
    for(int i=0; i<5; i++) {
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	3301      	adds	r3, #1
 8001164:	607b      	str	r3, [r7, #4]
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	2b04      	cmp	r3, #4
 800116a:	dde7      	ble.n	800113c <UsageFault_Handler+0xc>
    }
    HAL_Delay(2000);
 800116c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001170:	f000 f8b8 	bl	80012e4 <HAL_Delay>
    for(int i=0; i<5; i++) {
 8001174:	e7df      	b.n	8001136 <UsageFault_Handler+0x6>
 8001176:	bf00      	nop
 8001178:	40011000 	.word	0x40011000

0800117c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800117c:	b480      	push	{r7}
 800117e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001180:	bf00      	nop
 8001182:	46bd      	mov	sp, r7
 8001184:	bc80      	pop	{r7}
 8001186:	4770      	bx	lr

08001188 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800118c:	4802      	ldr	r0, [pc, #8]	@ (8001198 <TIM2_IRQHandler+0x10>)
 800118e:	f001 f963 	bl	8002458 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001192:	bf00      	nop
 8001194:	bd80      	pop	{r7, pc}
 8001196:	bf00      	nop
 8001198:	20000390 	.word	0x20000390

0800119c <USART2_IRQHandler>:
/* USER CODE BEGIN 1 */

/* USART2 Interrupt Handler */
extern UART_HandleTypeDef huart2;
void USART2_IRQHandler(void)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	af00      	add	r7, sp, #0
  HAL_UART_IRQHandler(&huart2);
 80011a0:	4802      	ldr	r0, [pc, #8]	@ (80011ac <USART2_IRQHandler+0x10>)
 80011a2:	f001 fda9 	bl	8002cf8 <HAL_UART_IRQHandler>
}
 80011a6:	bf00      	nop
 80011a8:	bd80      	pop	{r7, pc}
 80011aa:	bf00      	nop
 80011ac:	20000320 	.word	0x20000320

080011b0 <SysTick_Handler>:

/* SysTick handler - empty because we use TIM2 for FreeRTOS tick */
/* SVC_Handler and PendSV_Handler are provided by port.c via macros */
void SysTick_Handler(void)
{
 80011b0:	b480      	push	{r7}
 80011b2:	af00      	add	r7, sp, #0
  /* Not used - TIM2 provides the tick via HAL_TIM_PeriodElapsedCallback */
}
 80011b4:	bf00      	nop
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bc80      	pop	{r7}
 80011ba:	4770      	bx	lr

080011bc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011bc:	b580      	push	{r7, lr}
 80011be:	b086      	sub	sp, #24
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80011c4:	4a14      	ldr	r2, [pc, #80]	@ (8001218 <_sbrk+0x5c>)
 80011c6:	4b15      	ldr	r3, [pc, #84]	@ (800121c <_sbrk+0x60>)
 80011c8:	1ad3      	subs	r3, r2, r3
 80011ca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011cc:	697b      	ldr	r3, [r7, #20]
 80011ce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011d0:	4b13      	ldr	r3, [pc, #76]	@ (8001220 <_sbrk+0x64>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d102      	bne.n	80011de <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80011d8:	4b11      	ldr	r3, [pc, #68]	@ (8001220 <_sbrk+0x64>)
 80011da:	4a12      	ldr	r2, [pc, #72]	@ (8001224 <_sbrk+0x68>)
 80011dc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80011de:	4b10      	ldr	r3, [pc, #64]	@ (8001220 <_sbrk+0x64>)
 80011e0:	681a      	ldr	r2, [r3, #0]
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	4413      	add	r3, r2
 80011e6:	693a      	ldr	r2, [r7, #16]
 80011e8:	429a      	cmp	r2, r3
 80011ea:	d207      	bcs.n	80011fc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80011ec:	f004 f8ae 	bl	800534c <__errno>
 80011f0:	4603      	mov	r3, r0
 80011f2:	220c      	movs	r2, #12
 80011f4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80011f6:	f04f 33ff 	mov.w	r3, #4294967295
 80011fa:	e009      	b.n	8001210 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80011fc:	4b08      	ldr	r3, [pc, #32]	@ (8001220 <_sbrk+0x64>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001202:	4b07      	ldr	r3, [pc, #28]	@ (8001220 <_sbrk+0x64>)
 8001204:	681a      	ldr	r2, [r3, #0]
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	4413      	add	r3, r2
 800120a:	4a05      	ldr	r2, [pc, #20]	@ (8001220 <_sbrk+0x64>)
 800120c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800120e:	68fb      	ldr	r3, [r7, #12]
}
 8001210:	4618      	mov	r0, r3
 8001212:	3718      	adds	r7, #24
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}
 8001218:	20005000 	.word	0x20005000
 800121c:	00000400 	.word	0x00000400
 8001220:	200003d8 	.word	0x200003d8
 8001224:	20001680 	.word	0x20001680

08001228 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001228:	b480      	push	{r7}
 800122a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800122c:	bf00      	nop
 800122e:	46bd      	mov	sp, r7
 8001230:	bc80      	pop	{r7}
 8001232:	4770      	bx	lr

08001234 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001234:	f7ff fff8 	bl	8001228 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001238:	480b      	ldr	r0, [pc, #44]	@ (8001268 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800123a:	490c      	ldr	r1, [pc, #48]	@ (800126c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800123c:	4a0c      	ldr	r2, [pc, #48]	@ (8001270 <LoopFillZerobss+0x16>)
  movs r3, #0
 800123e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001240:	e002      	b.n	8001248 <LoopCopyDataInit>

08001242 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001242:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001244:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001246:	3304      	adds	r3, #4

08001248 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001248:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800124a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800124c:	d3f9      	bcc.n	8001242 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800124e:	4a09      	ldr	r2, [pc, #36]	@ (8001274 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001250:	4c09      	ldr	r4, [pc, #36]	@ (8001278 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001252:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001254:	e001      	b.n	800125a <LoopFillZerobss>

08001256 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001256:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001258:	3204      	adds	r2, #4

0800125a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800125a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800125c:	d3fb      	bcc.n	8001256 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800125e:	f004 f87b 	bl	8005358 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001262:	f7ff fbad 	bl	80009c0 <main>
  bx lr
 8001266:	4770      	bx	lr
  ldr r0, =_sdata
 8001268:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800126c:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001270:	08005e90 	.word	0x08005e90
  ldr r2, =_sbss
 8001274:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001278:	2000167c 	.word	0x2000167c

0800127c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800127c:	e7fe      	b.n	800127c <ADC1_2_IRQHandler>
	...

08001280 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001284:	4b08      	ldr	r3, [pc, #32]	@ (80012a8 <HAL_Init+0x28>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	4a07      	ldr	r2, [pc, #28]	@ (80012a8 <HAL_Init+0x28>)
 800128a:	f043 0310 	orr.w	r3, r3, #16
 800128e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001290:	2003      	movs	r0, #3
 8001292:	f000 f8f5 	bl	8001480 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001296:	2000      	movs	r0, #0
 8001298:	f7ff fe52 	bl	8000f40 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800129c:	f7ff fda8 	bl	8000df0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012a0:	2300      	movs	r3, #0
}
 80012a2:	4618      	mov	r0, r3
 80012a4:	bd80      	pop	{r7, pc}
 80012a6:	bf00      	nop
 80012a8:	40022000 	.word	0x40022000

080012ac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012ac:	b480      	push	{r7}
 80012ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80012b0:	4b05      	ldr	r3, [pc, #20]	@ (80012c8 <HAL_IncTick+0x1c>)
 80012b2:	781b      	ldrb	r3, [r3, #0]
 80012b4:	461a      	mov	r2, r3
 80012b6:	4b05      	ldr	r3, [pc, #20]	@ (80012cc <HAL_IncTick+0x20>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	4413      	add	r3, r2
 80012bc:	4a03      	ldr	r2, [pc, #12]	@ (80012cc <HAL_IncTick+0x20>)
 80012be:	6013      	str	r3, [r2, #0]
}
 80012c0:	bf00      	nop
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bc80      	pop	{r7}
 80012c6:	4770      	bx	lr
 80012c8:	20000010 	.word	0x20000010
 80012cc:	200003dc 	.word	0x200003dc

080012d0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012d0:	b480      	push	{r7}
 80012d2:	af00      	add	r7, sp, #0
  return uwTick;
 80012d4:	4b02      	ldr	r3, [pc, #8]	@ (80012e0 <HAL_GetTick+0x10>)
 80012d6:	681b      	ldr	r3, [r3, #0]
}
 80012d8:	4618      	mov	r0, r3
 80012da:	46bd      	mov	sp, r7
 80012dc:	bc80      	pop	{r7}
 80012de:	4770      	bx	lr
 80012e0:	200003dc 	.word	0x200003dc

080012e4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b084      	sub	sp, #16
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80012ec:	f7ff fff0 	bl	80012d0 <HAL_GetTick>
 80012f0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80012f6:	68fb      	ldr	r3, [r7, #12]
 80012f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80012fc:	d005      	beq.n	800130a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80012fe:	4b0a      	ldr	r3, [pc, #40]	@ (8001328 <HAL_Delay+0x44>)
 8001300:	781b      	ldrb	r3, [r3, #0]
 8001302:	461a      	mov	r2, r3
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	4413      	add	r3, r2
 8001308:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800130a:	bf00      	nop
 800130c:	f7ff ffe0 	bl	80012d0 <HAL_GetTick>
 8001310:	4602      	mov	r2, r0
 8001312:	68bb      	ldr	r3, [r7, #8]
 8001314:	1ad3      	subs	r3, r2, r3
 8001316:	68fa      	ldr	r2, [r7, #12]
 8001318:	429a      	cmp	r2, r3
 800131a:	d8f7      	bhi.n	800130c <HAL_Delay+0x28>
  {
  }
}
 800131c:	bf00      	nop
 800131e:	bf00      	nop
 8001320:	3710      	adds	r7, #16
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}
 8001326:	bf00      	nop
 8001328:	20000010 	.word	0x20000010

0800132c <__NVIC_SetPriorityGrouping>:
{
 800132c:	b480      	push	{r7}
 800132e:	b085      	sub	sp, #20
 8001330:	af00      	add	r7, sp, #0
 8001332:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	f003 0307 	and.w	r3, r3, #7
 800133a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800133c:	4b0c      	ldr	r3, [pc, #48]	@ (8001370 <__NVIC_SetPriorityGrouping+0x44>)
 800133e:	68db      	ldr	r3, [r3, #12]
 8001340:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001342:	68ba      	ldr	r2, [r7, #8]
 8001344:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001348:	4013      	ands	r3, r2
 800134a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001350:	68bb      	ldr	r3, [r7, #8]
 8001352:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001354:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001358:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800135c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800135e:	4a04      	ldr	r2, [pc, #16]	@ (8001370 <__NVIC_SetPriorityGrouping+0x44>)
 8001360:	68bb      	ldr	r3, [r7, #8]
 8001362:	60d3      	str	r3, [r2, #12]
}
 8001364:	bf00      	nop
 8001366:	3714      	adds	r7, #20
 8001368:	46bd      	mov	sp, r7
 800136a:	bc80      	pop	{r7}
 800136c:	4770      	bx	lr
 800136e:	bf00      	nop
 8001370:	e000ed00 	.word	0xe000ed00

08001374 <__NVIC_GetPriorityGrouping>:
{
 8001374:	b480      	push	{r7}
 8001376:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001378:	4b04      	ldr	r3, [pc, #16]	@ (800138c <__NVIC_GetPriorityGrouping+0x18>)
 800137a:	68db      	ldr	r3, [r3, #12]
 800137c:	0a1b      	lsrs	r3, r3, #8
 800137e:	f003 0307 	and.w	r3, r3, #7
}
 8001382:	4618      	mov	r0, r3
 8001384:	46bd      	mov	sp, r7
 8001386:	bc80      	pop	{r7}
 8001388:	4770      	bx	lr
 800138a:	bf00      	nop
 800138c:	e000ed00 	.word	0xe000ed00

08001390 <__NVIC_EnableIRQ>:
{
 8001390:	b480      	push	{r7}
 8001392:	b083      	sub	sp, #12
 8001394:	af00      	add	r7, sp, #0
 8001396:	4603      	mov	r3, r0
 8001398:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800139a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800139e:	2b00      	cmp	r3, #0
 80013a0:	db0b      	blt.n	80013ba <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013a2:	79fb      	ldrb	r3, [r7, #7]
 80013a4:	f003 021f 	and.w	r2, r3, #31
 80013a8:	4906      	ldr	r1, [pc, #24]	@ (80013c4 <__NVIC_EnableIRQ+0x34>)
 80013aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013ae:	095b      	lsrs	r3, r3, #5
 80013b0:	2001      	movs	r0, #1
 80013b2:	fa00 f202 	lsl.w	r2, r0, r2
 80013b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80013ba:	bf00      	nop
 80013bc:	370c      	adds	r7, #12
 80013be:	46bd      	mov	sp, r7
 80013c0:	bc80      	pop	{r7}
 80013c2:	4770      	bx	lr
 80013c4:	e000e100 	.word	0xe000e100

080013c8 <__NVIC_SetPriority>:
{
 80013c8:	b480      	push	{r7}
 80013ca:	b083      	sub	sp, #12
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	4603      	mov	r3, r0
 80013d0:	6039      	str	r1, [r7, #0]
 80013d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013d8:	2b00      	cmp	r3, #0
 80013da:	db0a      	blt.n	80013f2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013dc:	683b      	ldr	r3, [r7, #0]
 80013de:	b2da      	uxtb	r2, r3
 80013e0:	490c      	ldr	r1, [pc, #48]	@ (8001414 <__NVIC_SetPriority+0x4c>)
 80013e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013e6:	0112      	lsls	r2, r2, #4
 80013e8:	b2d2      	uxtb	r2, r2
 80013ea:	440b      	add	r3, r1
 80013ec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80013f0:	e00a      	b.n	8001408 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013f2:	683b      	ldr	r3, [r7, #0]
 80013f4:	b2da      	uxtb	r2, r3
 80013f6:	4908      	ldr	r1, [pc, #32]	@ (8001418 <__NVIC_SetPriority+0x50>)
 80013f8:	79fb      	ldrb	r3, [r7, #7]
 80013fa:	f003 030f 	and.w	r3, r3, #15
 80013fe:	3b04      	subs	r3, #4
 8001400:	0112      	lsls	r2, r2, #4
 8001402:	b2d2      	uxtb	r2, r2
 8001404:	440b      	add	r3, r1
 8001406:	761a      	strb	r2, [r3, #24]
}
 8001408:	bf00      	nop
 800140a:	370c      	adds	r7, #12
 800140c:	46bd      	mov	sp, r7
 800140e:	bc80      	pop	{r7}
 8001410:	4770      	bx	lr
 8001412:	bf00      	nop
 8001414:	e000e100 	.word	0xe000e100
 8001418:	e000ed00 	.word	0xe000ed00

0800141c <NVIC_EncodePriority>:
{
 800141c:	b480      	push	{r7}
 800141e:	b089      	sub	sp, #36	@ 0x24
 8001420:	af00      	add	r7, sp, #0
 8001422:	60f8      	str	r0, [r7, #12]
 8001424:	60b9      	str	r1, [r7, #8]
 8001426:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	f003 0307 	and.w	r3, r3, #7
 800142e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001430:	69fb      	ldr	r3, [r7, #28]
 8001432:	f1c3 0307 	rsb	r3, r3, #7
 8001436:	2b04      	cmp	r3, #4
 8001438:	bf28      	it	cs
 800143a:	2304      	movcs	r3, #4
 800143c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800143e:	69fb      	ldr	r3, [r7, #28]
 8001440:	3304      	adds	r3, #4
 8001442:	2b06      	cmp	r3, #6
 8001444:	d902      	bls.n	800144c <NVIC_EncodePriority+0x30>
 8001446:	69fb      	ldr	r3, [r7, #28]
 8001448:	3b03      	subs	r3, #3
 800144a:	e000      	b.n	800144e <NVIC_EncodePriority+0x32>
 800144c:	2300      	movs	r3, #0
 800144e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001450:	f04f 32ff 	mov.w	r2, #4294967295
 8001454:	69bb      	ldr	r3, [r7, #24]
 8001456:	fa02 f303 	lsl.w	r3, r2, r3
 800145a:	43da      	mvns	r2, r3
 800145c:	68bb      	ldr	r3, [r7, #8]
 800145e:	401a      	ands	r2, r3
 8001460:	697b      	ldr	r3, [r7, #20]
 8001462:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001464:	f04f 31ff 	mov.w	r1, #4294967295
 8001468:	697b      	ldr	r3, [r7, #20]
 800146a:	fa01 f303 	lsl.w	r3, r1, r3
 800146e:	43d9      	mvns	r1, r3
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001474:	4313      	orrs	r3, r2
}
 8001476:	4618      	mov	r0, r3
 8001478:	3724      	adds	r7, #36	@ 0x24
 800147a:	46bd      	mov	sp, r7
 800147c:	bc80      	pop	{r7}
 800147e:	4770      	bx	lr

08001480 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b082      	sub	sp, #8
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001488:	6878      	ldr	r0, [r7, #4]
 800148a:	f7ff ff4f 	bl	800132c <__NVIC_SetPriorityGrouping>
}
 800148e:	bf00      	nop
 8001490:	3708      	adds	r7, #8
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}

08001496 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001496:	b580      	push	{r7, lr}
 8001498:	b086      	sub	sp, #24
 800149a:	af00      	add	r7, sp, #0
 800149c:	4603      	mov	r3, r0
 800149e:	60b9      	str	r1, [r7, #8]
 80014a0:	607a      	str	r2, [r7, #4]
 80014a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80014a4:	2300      	movs	r3, #0
 80014a6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80014a8:	f7ff ff64 	bl	8001374 <__NVIC_GetPriorityGrouping>
 80014ac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80014ae:	687a      	ldr	r2, [r7, #4]
 80014b0:	68b9      	ldr	r1, [r7, #8]
 80014b2:	6978      	ldr	r0, [r7, #20]
 80014b4:	f7ff ffb2 	bl	800141c <NVIC_EncodePriority>
 80014b8:	4602      	mov	r2, r0
 80014ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014be:	4611      	mov	r1, r2
 80014c0:	4618      	mov	r0, r3
 80014c2:	f7ff ff81 	bl	80013c8 <__NVIC_SetPriority>
}
 80014c6:	bf00      	nop
 80014c8:	3718      	adds	r7, #24
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}

080014ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014ce:	b580      	push	{r7, lr}
 80014d0:	b082      	sub	sp, #8
 80014d2:	af00      	add	r7, sp, #0
 80014d4:	4603      	mov	r3, r0
 80014d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80014d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014dc:	4618      	mov	r0, r3
 80014de:	f7ff ff57 	bl	8001390 <__NVIC_EnableIRQ>
}
 80014e2:	bf00      	nop
 80014e4:	3708      	adds	r7, #8
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}

080014ea <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80014ea:	b480      	push	{r7}
 80014ec:	b085      	sub	sp, #20
 80014ee:	af00      	add	r7, sp, #0
 80014f0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80014f2:	2300      	movs	r3, #0
 80014f4:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80014fc:	b2db      	uxtb	r3, r3
 80014fe:	2b02      	cmp	r3, #2
 8001500:	d008      	beq.n	8001514 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	2204      	movs	r2, #4
 8001506:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	2200      	movs	r2, #0
 800150c:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001510:	2301      	movs	r3, #1
 8001512:	e020      	b.n	8001556 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	681a      	ldr	r2, [r3, #0]
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f022 020e 	bic.w	r2, r2, #14
 8001522:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	681a      	ldr	r2, [r3, #0]
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	f022 0201 	bic.w	r2, r2, #1
 8001532:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800153c:	2101      	movs	r1, #1
 800153e:	fa01 f202 	lsl.w	r2, r1, r2
 8001542:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	2201      	movs	r2, #1
 8001548:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	2200      	movs	r2, #0
 8001550:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001554:	7bfb      	ldrb	r3, [r7, #15]
}
 8001556:	4618      	mov	r0, r3
 8001558:	3714      	adds	r7, #20
 800155a:	46bd      	mov	sp, r7
 800155c:	bc80      	pop	{r7}
 800155e:	4770      	bx	lr

08001560 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001560:	b580      	push	{r7, lr}
 8001562:	b084      	sub	sp, #16
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001568:	2300      	movs	r3, #0
 800156a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001572:	b2db      	uxtb	r3, r3
 8001574:	2b02      	cmp	r3, #2
 8001576:	d005      	beq.n	8001584 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	2204      	movs	r2, #4
 800157c:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 800157e:	2301      	movs	r3, #1
 8001580:	73fb      	strb	r3, [r7, #15]
 8001582:	e051      	b.n	8001628 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	681a      	ldr	r2, [r3, #0]
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	f022 020e 	bic.w	r2, r2, #14
 8001592:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	681a      	ldr	r2, [r3, #0]
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	f022 0201 	bic.w	r2, r2, #1
 80015a2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	4a22      	ldr	r2, [pc, #136]	@ (8001634 <HAL_DMA_Abort_IT+0xd4>)
 80015aa:	4293      	cmp	r3, r2
 80015ac:	d029      	beq.n	8001602 <HAL_DMA_Abort_IT+0xa2>
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	4a21      	ldr	r2, [pc, #132]	@ (8001638 <HAL_DMA_Abort_IT+0xd8>)
 80015b4:	4293      	cmp	r3, r2
 80015b6:	d022      	beq.n	80015fe <HAL_DMA_Abort_IT+0x9e>
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	4a1f      	ldr	r2, [pc, #124]	@ (800163c <HAL_DMA_Abort_IT+0xdc>)
 80015be:	4293      	cmp	r3, r2
 80015c0:	d01a      	beq.n	80015f8 <HAL_DMA_Abort_IT+0x98>
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	4a1e      	ldr	r2, [pc, #120]	@ (8001640 <HAL_DMA_Abort_IT+0xe0>)
 80015c8:	4293      	cmp	r3, r2
 80015ca:	d012      	beq.n	80015f2 <HAL_DMA_Abort_IT+0x92>
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	4a1c      	ldr	r2, [pc, #112]	@ (8001644 <HAL_DMA_Abort_IT+0xe4>)
 80015d2:	4293      	cmp	r3, r2
 80015d4:	d00a      	beq.n	80015ec <HAL_DMA_Abort_IT+0x8c>
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	4a1b      	ldr	r2, [pc, #108]	@ (8001648 <HAL_DMA_Abort_IT+0xe8>)
 80015dc:	4293      	cmp	r3, r2
 80015de:	d102      	bne.n	80015e6 <HAL_DMA_Abort_IT+0x86>
 80015e0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80015e4:	e00e      	b.n	8001604 <HAL_DMA_Abort_IT+0xa4>
 80015e6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80015ea:	e00b      	b.n	8001604 <HAL_DMA_Abort_IT+0xa4>
 80015ec:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80015f0:	e008      	b.n	8001604 <HAL_DMA_Abort_IT+0xa4>
 80015f2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015f6:	e005      	b.n	8001604 <HAL_DMA_Abort_IT+0xa4>
 80015f8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80015fc:	e002      	b.n	8001604 <HAL_DMA_Abort_IT+0xa4>
 80015fe:	2310      	movs	r3, #16
 8001600:	e000      	b.n	8001604 <HAL_DMA_Abort_IT+0xa4>
 8001602:	2301      	movs	r3, #1
 8001604:	4a11      	ldr	r2, [pc, #68]	@ (800164c <HAL_DMA_Abort_IT+0xec>)
 8001606:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	2201      	movs	r2, #1
 800160c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	2200      	movs	r2, #0
 8001614:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800161c:	2b00      	cmp	r3, #0
 800161e:	d003      	beq.n	8001628 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001624:	6878      	ldr	r0, [r7, #4]
 8001626:	4798      	blx	r3
    } 
  }
  return status;
 8001628:	7bfb      	ldrb	r3, [r7, #15]
}
 800162a:	4618      	mov	r0, r3
 800162c:	3710      	adds	r7, #16
 800162e:	46bd      	mov	sp, r7
 8001630:	bd80      	pop	{r7, pc}
 8001632:	bf00      	nop
 8001634:	40020008 	.word	0x40020008
 8001638:	4002001c 	.word	0x4002001c
 800163c:	40020030 	.word	0x40020030
 8001640:	40020044 	.word	0x40020044
 8001644:	40020058 	.word	0x40020058
 8001648:	4002006c 	.word	0x4002006c
 800164c:	40020000 	.word	0x40020000

08001650 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001650:	b480      	push	{r7}
 8001652:	b08b      	sub	sp, #44	@ 0x2c
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
 8001658:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800165a:	2300      	movs	r3, #0
 800165c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800165e:	2300      	movs	r3, #0
 8001660:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001662:	e169      	b.n	8001938 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001664:	2201      	movs	r2, #1
 8001666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001668:	fa02 f303 	lsl.w	r3, r2, r3
 800166c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800166e:	683b      	ldr	r3, [r7, #0]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	69fa      	ldr	r2, [r7, #28]
 8001674:	4013      	ands	r3, r2
 8001676:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001678:	69ba      	ldr	r2, [r7, #24]
 800167a:	69fb      	ldr	r3, [r7, #28]
 800167c:	429a      	cmp	r2, r3
 800167e:	f040 8158 	bne.w	8001932 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001682:	683b      	ldr	r3, [r7, #0]
 8001684:	685b      	ldr	r3, [r3, #4]
 8001686:	4a9a      	ldr	r2, [pc, #616]	@ (80018f0 <HAL_GPIO_Init+0x2a0>)
 8001688:	4293      	cmp	r3, r2
 800168a:	d05e      	beq.n	800174a <HAL_GPIO_Init+0xfa>
 800168c:	4a98      	ldr	r2, [pc, #608]	@ (80018f0 <HAL_GPIO_Init+0x2a0>)
 800168e:	4293      	cmp	r3, r2
 8001690:	d875      	bhi.n	800177e <HAL_GPIO_Init+0x12e>
 8001692:	4a98      	ldr	r2, [pc, #608]	@ (80018f4 <HAL_GPIO_Init+0x2a4>)
 8001694:	4293      	cmp	r3, r2
 8001696:	d058      	beq.n	800174a <HAL_GPIO_Init+0xfa>
 8001698:	4a96      	ldr	r2, [pc, #600]	@ (80018f4 <HAL_GPIO_Init+0x2a4>)
 800169a:	4293      	cmp	r3, r2
 800169c:	d86f      	bhi.n	800177e <HAL_GPIO_Init+0x12e>
 800169e:	4a96      	ldr	r2, [pc, #600]	@ (80018f8 <HAL_GPIO_Init+0x2a8>)
 80016a0:	4293      	cmp	r3, r2
 80016a2:	d052      	beq.n	800174a <HAL_GPIO_Init+0xfa>
 80016a4:	4a94      	ldr	r2, [pc, #592]	@ (80018f8 <HAL_GPIO_Init+0x2a8>)
 80016a6:	4293      	cmp	r3, r2
 80016a8:	d869      	bhi.n	800177e <HAL_GPIO_Init+0x12e>
 80016aa:	4a94      	ldr	r2, [pc, #592]	@ (80018fc <HAL_GPIO_Init+0x2ac>)
 80016ac:	4293      	cmp	r3, r2
 80016ae:	d04c      	beq.n	800174a <HAL_GPIO_Init+0xfa>
 80016b0:	4a92      	ldr	r2, [pc, #584]	@ (80018fc <HAL_GPIO_Init+0x2ac>)
 80016b2:	4293      	cmp	r3, r2
 80016b4:	d863      	bhi.n	800177e <HAL_GPIO_Init+0x12e>
 80016b6:	4a92      	ldr	r2, [pc, #584]	@ (8001900 <HAL_GPIO_Init+0x2b0>)
 80016b8:	4293      	cmp	r3, r2
 80016ba:	d046      	beq.n	800174a <HAL_GPIO_Init+0xfa>
 80016bc:	4a90      	ldr	r2, [pc, #576]	@ (8001900 <HAL_GPIO_Init+0x2b0>)
 80016be:	4293      	cmp	r3, r2
 80016c0:	d85d      	bhi.n	800177e <HAL_GPIO_Init+0x12e>
 80016c2:	2b12      	cmp	r3, #18
 80016c4:	d82a      	bhi.n	800171c <HAL_GPIO_Init+0xcc>
 80016c6:	2b12      	cmp	r3, #18
 80016c8:	d859      	bhi.n	800177e <HAL_GPIO_Init+0x12e>
 80016ca:	a201      	add	r2, pc, #4	@ (adr r2, 80016d0 <HAL_GPIO_Init+0x80>)
 80016cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016d0:	0800174b 	.word	0x0800174b
 80016d4:	08001725 	.word	0x08001725
 80016d8:	08001737 	.word	0x08001737
 80016dc:	08001779 	.word	0x08001779
 80016e0:	0800177f 	.word	0x0800177f
 80016e4:	0800177f 	.word	0x0800177f
 80016e8:	0800177f 	.word	0x0800177f
 80016ec:	0800177f 	.word	0x0800177f
 80016f0:	0800177f 	.word	0x0800177f
 80016f4:	0800177f 	.word	0x0800177f
 80016f8:	0800177f 	.word	0x0800177f
 80016fc:	0800177f 	.word	0x0800177f
 8001700:	0800177f 	.word	0x0800177f
 8001704:	0800177f 	.word	0x0800177f
 8001708:	0800177f 	.word	0x0800177f
 800170c:	0800177f 	.word	0x0800177f
 8001710:	0800177f 	.word	0x0800177f
 8001714:	0800172d 	.word	0x0800172d
 8001718:	08001741 	.word	0x08001741
 800171c:	4a79      	ldr	r2, [pc, #484]	@ (8001904 <HAL_GPIO_Init+0x2b4>)
 800171e:	4293      	cmp	r3, r2
 8001720:	d013      	beq.n	800174a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001722:	e02c      	b.n	800177e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001724:	683b      	ldr	r3, [r7, #0]
 8001726:	68db      	ldr	r3, [r3, #12]
 8001728:	623b      	str	r3, [r7, #32]
          break;
 800172a:	e029      	b.n	8001780 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	68db      	ldr	r3, [r3, #12]
 8001730:	3304      	adds	r3, #4
 8001732:	623b      	str	r3, [r7, #32]
          break;
 8001734:	e024      	b.n	8001780 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001736:	683b      	ldr	r3, [r7, #0]
 8001738:	68db      	ldr	r3, [r3, #12]
 800173a:	3308      	adds	r3, #8
 800173c:	623b      	str	r3, [r7, #32]
          break;
 800173e:	e01f      	b.n	8001780 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001740:	683b      	ldr	r3, [r7, #0]
 8001742:	68db      	ldr	r3, [r3, #12]
 8001744:	330c      	adds	r3, #12
 8001746:	623b      	str	r3, [r7, #32]
          break;
 8001748:	e01a      	b.n	8001780 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800174a:	683b      	ldr	r3, [r7, #0]
 800174c:	689b      	ldr	r3, [r3, #8]
 800174e:	2b00      	cmp	r3, #0
 8001750:	d102      	bne.n	8001758 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001752:	2304      	movs	r3, #4
 8001754:	623b      	str	r3, [r7, #32]
          break;
 8001756:	e013      	b.n	8001780 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001758:	683b      	ldr	r3, [r7, #0]
 800175a:	689b      	ldr	r3, [r3, #8]
 800175c:	2b01      	cmp	r3, #1
 800175e:	d105      	bne.n	800176c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001760:	2308      	movs	r3, #8
 8001762:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	69fa      	ldr	r2, [r7, #28]
 8001768:	611a      	str	r2, [r3, #16]
          break;
 800176a:	e009      	b.n	8001780 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800176c:	2308      	movs	r3, #8
 800176e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	69fa      	ldr	r2, [r7, #28]
 8001774:	615a      	str	r2, [r3, #20]
          break;
 8001776:	e003      	b.n	8001780 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001778:	2300      	movs	r3, #0
 800177a:	623b      	str	r3, [r7, #32]
          break;
 800177c:	e000      	b.n	8001780 <HAL_GPIO_Init+0x130>
          break;
 800177e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001780:	69bb      	ldr	r3, [r7, #24]
 8001782:	2bff      	cmp	r3, #255	@ 0xff
 8001784:	d801      	bhi.n	800178a <HAL_GPIO_Init+0x13a>
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	e001      	b.n	800178e <HAL_GPIO_Init+0x13e>
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	3304      	adds	r3, #4
 800178e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001790:	69bb      	ldr	r3, [r7, #24]
 8001792:	2bff      	cmp	r3, #255	@ 0xff
 8001794:	d802      	bhi.n	800179c <HAL_GPIO_Init+0x14c>
 8001796:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001798:	009b      	lsls	r3, r3, #2
 800179a:	e002      	b.n	80017a2 <HAL_GPIO_Init+0x152>
 800179c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800179e:	3b08      	subs	r3, #8
 80017a0:	009b      	lsls	r3, r3, #2
 80017a2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80017a4:	697b      	ldr	r3, [r7, #20]
 80017a6:	681a      	ldr	r2, [r3, #0]
 80017a8:	210f      	movs	r1, #15
 80017aa:	693b      	ldr	r3, [r7, #16]
 80017ac:	fa01 f303 	lsl.w	r3, r1, r3
 80017b0:	43db      	mvns	r3, r3
 80017b2:	401a      	ands	r2, r3
 80017b4:	6a39      	ldr	r1, [r7, #32]
 80017b6:	693b      	ldr	r3, [r7, #16]
 80017b8:	fa01 f303 	lsl.w	r3, r1, r3
 80017bc:	431a      	orrs	r2, r3
 80017be:	697b      	ldr	r3, [r7, #20]
 80017c0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80017c2:	683b      	ldr	r3, [r7, #0]
 80017c4:	685b      	ldr	r3, [r3, #4]
 80017c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	f000 80b1 	beq.w	8001932 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80017d0:	4b4d      	ldr	r3, [pc, #308]	@ (8001908 <HAL_GPIO_Init+0x2b8>)
 80017d2:	699b      	ldr	r3, [r3, #24]
 80017d4:	4a4c      	ldr	r2, [pc, #304]	@ (8001908 <HAL_GPIO_Init+0x2b8>)
 80017d6:	f043 0301 	orr.w	r3, r3, #1
 80017da:	6193      	str	r3, [r2, #24]
 80017dc:	4b4a      	ldr	r3, [pc, #296]	@ (8001908 <HAL_GPIO_Init+0x2b8>)
 80017de:	699b      	ldr	r3, [r3, #24]
 80017e0:	f003 0301 	and.w	r3, r3, #1
 80017e4:	60bb      	str	r3, [r7, #8]
 80017e6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80017e8:	4a48      	ldr	r2, [pc, #288]	@ (800190c <HAL_GPIO_Init+0x2bc>)
 80017ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017ec:	089b      	lsrs	r3, r3, #2
 80017ee:	3302      	adds	r3, #2
 80017f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017f4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80017f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017f8:	f003 0303 	and.w	r3, r3, #3
 80017fc:	009b      	lsls	r3, r3, #2
 80017fe:	220f      	movs	r2, #15
 8001800:	fa02 f303 	lsl.w	r3, r2, r3
 8001804:	43db      	mvns	r3, r3
 8001806:	68fa      	ldr	r2, [r7, #12]
 8001808:	4013      	ands	r3, r2
 800180a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	4a40      	ldr	r2, [pc, #256]	@ (8001910 <HAL_GPIO_Init+0x2c0>)
 8001810:	4293      	cmp	r3, r2
 8001812:	d013      	beq.n	800183c <HAL_GPIO_Init+0x1ec>
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	4a3f      	ldr	r2, [pc, #252]	@ (8001914 <HAL_GPIO_Init+0x2c4>)
 8001818:	4293      	cmp	r3, r2
 800181a:	d00d      	beq.n	8001838 <HAL_GPIO_Init+0x1e8>
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	4a3e      	ldr	r2, [pc, #248]	@ (8001918 <HAL_GPIO_Init+0x2c8>)
 8001820:	4293      	cmp	r3, r2
 8001822:	d007      	beq.n	8001834 <HAL_GPIO_Init+0x1e4>
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	4a3d      	ldr	r2, [pc, #244]	@ (800191c <HAL_GPIO_Init+0x2cc>)
 8001828:	4293      	cmp	r3, r2
 800182a:	d101      	bne.n	8001830 <HAL_GPIO_Init+0x1e0>
 800182c:	2303      	movs	r3, #3
 800182e:	e006      	b.n	800183e <HAL_GPIO_Init+0x1ee>
 8001830:	2304      	movs	r3, #4
 8001832:	e004      	b.n	800183e <HAL_GPIO_Init+0x1ee>
 8001834:	2302      	movs	r3, #2
 8001836:	e002      	b.n	800183e <HAL_GPIO_Init+0x1ee>
 8001838:	2301      	movs	r3, #1
 800183a:	e000      	b.n	800183e <HAL_GPIO_Init+0x1ee>
 800183c:	2300      	movs	r3, #0
 800183e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001840:	f002 0203 	and.w	r2, r2, #3
 8001844:	0092      	lsls	r2, r2, #2
 8001846:	4093      	lsls	r3, r2
 8001848:	68fa      	ldr	r2, [r7, #12]
 800184a:	4313      	orrs	r3, r2
 800184c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800184e:	492f      	ldr	r1, [pc, #188]	@ (800190c <HAL_GPIO_Init+0x2bc>)
 8001850:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001852:	089b      	lsrs	r3, r3, #2
 8001854:	3302      	adds	r3, #2
 8001856:	68fa      	ldr	r2, [r7, #12]
 8001858:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800185c:	683b      	ldr	r3, [r7, #0]
 800185e:	685b      	ldr	r3, [r3, #4]
 8001860:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001864:	2b00      	cmp	r3, #0
 8001866:	d006      	beq.n	8001876 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001868:	4b2d      	ldr	r3, [pc, #180]	@ (8001920 <HAL_GPIO_Init+0x2d0>)
 800186a:	689a      	ldr	r2, [r3, #8]
 800186c:	492c      	ldr	r1, [pc, #176]	@ (8001920 <HAL_GPIO_Init+0x2d0>)
 800186e:	69bb      	ldr	r3, [r7, #24]
 8001870:	4313      	orrs	r3, r2
 8001872:	608b      	str	r3, [r1, #8]
 8001874:	e006      	b.n	8001884 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001876:	4b2a      	ldr	r3, [pc, #168]	@ (8001920 <HAL_GPIO_Init+0x2d0>)
 8001878:	689a      	ldr	r2, [r3, #8]
 800187a:	69bb      	ldr	r3, [r7, #24]
 800187c:	43db      	mvns	r3, r3
 800187e:	4928      	ldr	r1, [pc, #160]	@ (8001920 <HAL_GPIO_Init+0x2d0>)
 8001880:	4013      	ands	r3, r2
 8001882:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001884:	683b      	ldr	r3, [r7, #0]
 8001886:	685b      	ldr	r3, [r3, #4]
 8001888:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800188c:	2b00      	cmp	r3, #0
 800188e:	d006      	beq.n	800189e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001890:	4b23      	ldr	r3, [pc, #140]	@ (8001920 <HAL_GPIO_Init+0x2d0>)
 8001892:	68da      	ldr	r2, [r3, #12]
 8001894:	4922      	ldr	r1, [pc, #136]	@ (8001920 <HAL_GPIO_Init+0x2d0>)
 8001896:	69bb      	ldr	r3, [r7, #24]
 8001898:	4313      	orrs	r3, r2
 800189a:	60cb      	str	r3, [r1, #12]
 800189c:	e006      	b.n	80018ac <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800189e:	4b20      	ldr	r3, [pc, #128]	@ (8001920 <HAL_GPIO_Init+0x2d0>)
 80018a0:	68da      	ldr	r2, [r3, #12]
 80018a2:	69bb      	ldr	r3, [r7, #24]
 80018a4:	43db      	mvns	r3, r3
 80018a6:	491e      	ldr	r1, [pc, #120]	@ (8001920 <HAL_GPIO_Init+0x2d0>)
 80018a8:	4013      	ands	r3, r2
 80018aa:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80018ac:	683b      	ldr	r3, [r7, #0]
 80018ae:	685b      	ldr	r3, [r3, #4]
 80018b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d006      	beq.n	80018c6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80018b8:	4b19      	ldr	r3, [pc, #100]	@ (8001920 <HAL_GPIO_Init+0x2d0>)
 80018ba:	685a      	ldr	r2, [r3, #4]
 80018bc:	4918      	ldr	r1, [pc, #96]	@ (8001920 <HAL_GPIO_Init+0x2d0>)
 80018be:	69bb      	ldr	r3, [r7, #24]
 80018c0:	4313      	orrs	r3, r2
 80018c2:	604b      	str	r3, [r1, #4]
 80018c4:	e006      	b.n	80018d4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80018c6:	4b16      	ldr	r3, [pc, #88]	@ (8001920 <HAL_GPIO_Init+0x2d0>)
 80018c8:	685a      	ldr	r2, [r3, #4]
 80018ca:	69bb      	ldr	r3, [r7, #24]
 80018cc:	43db      	mvns	r3, r3
 80018ce:	4914      	ldr	r1, [pc, #80]	@ (8001920 <HAL_GPIO_Init+0x2d0>)
 80018d0:	4013      	ands	r3, r2
 80018d2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	685b      	ldr	r3, [r3, #4]
 80018d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d021      	beq.n	8001924 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80018e0:	4b0f      	ldr	r3, [pc, #60]	@ (8001920 <HAL_GPIO_Init+0x2d0>)
 80018e2:	681a      	ldr	r2, [r3, #0]
 80018e4:	490e      	ldr	r1, [pc, #56]	@ (8001920 <HAL_GPIO_Init+0x2d0>)
 80018e6:	69bb      	ldr	r3, [r7, #24]
 80018e8:	4313      	orrs	r3, r2
 80018ea:	600b      	str	r3, [r1, #0]
 80018ec:	e021      	b.n	8001932 <HAL_GPIO_Init+0x2e2>
 80018ee:	bf00      	nop
 80018f0:	10320000 	.word	0x10320000
 80018f4:	10310000 	.word	0x10310000
 80018f8:	10220000 	.word	0x10220000
 80018fc:	10210000 	.word	0x10210000
 8001900:	10120000 	.word	0x10120000
 8001904:	10110000 	.word	0x10110000
 8001908:	40021000 	.word	0x40021000
 800190c:	40010000 	.word	0x40010000
 8001910:	40010800 	.word	0x40010800
 8001914:	40010c00 	.word	0x40010c00
 8001918:	40011000 	.word	0x40011000
 800191c:	40011400 	.word	0x40011400
 8001920:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001924:	4b0b      	ldr	r3, [pc, #44]	@ (8001954 <HAL_GPIO_Init+0x304>)
 8001926:	681a      	ldr	r2, [r3, #0]
 8001928:	69bb      	ldr	r3, [r7, #24]
 800192a:	43db      	mvns	r3, r3
 800192c:	4909      	ldr	r1, [pc, #36]	@ (8001954 <HAL_GPIO_Init+0x304>)
 800192e:	4013      	ands	r3, r2
 8001930:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001932:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001934:	3301      	adds	r3, #1
 8001936:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001938:	683b      	ldr	r3, [r7, #0]
 800193a:	681a      	ldr	r2, [r3, #0]
 800193c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800193e:	fa22 f303 	lsr.w	r3, r2, r3
 8001942:	2b00      	cmp	r3, #0
 8001944:	f47f ae8e 	bne.w	8001664 <HAL_GPIO_Init+0x14>
  }
}
 8001948:	bf00      	nop
 800194a:	bf00      	nop
 800194c:	372c      	adds	r7, #44	@ 0x2c
 800194e:	46bd      	mov	sp, r7
 8001950:	bc80      	pop	{r7}
 8001952:	4770      	bx	lr
 8001954:	40010400 	.word	0x40010400

08001958 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001958:	b480      	push	{r7}
 800195a:	b085      	sub	sp, #20
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
 8001960:	460b      	mov	r3, r1
 8001962:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	689a      	ldr	r2, [r3, #8]
 8001968:	887b      	ldrh	r3, [r7, #2]
 800196a:	4013      	ands	r3, r2
 800196c:	2b00      	cmp	r3, #0
 800196e:	d002      	beq.n	8001976 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001970:	2301      	movs	r3, #1
 8001972:	73fb      	strb	r3, [r7, #15]
 8001974:	e001      	b.n	800197a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001976:	2300      	movs	r3, #0
 8001978:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800197a:	7bfb      	ldrb	r3, [r7, #15]
}
 800197c:	4618      	mov	r0, r3
 800197e:	3714      	adds	r7, #20
 8001980:	46bd      	mov	sp, r7
 8001982:	bc80      	pop	{r7}
 8001984:	4770      	bx	lr

08001986 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001986:	b480      	push	{r7}
 8001988:	b083      	sub	sp, #12
 800198a:	af00      	add	r7, sp, #0
 800198c:	6078      	str	r0, [r7, #4]
 800198e:	460b      	mov	r3, r1
 8001990:	807b      	strh	r3, [r7, #2]
 8001992:	4613      	mov	r3, r2
 8001994:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001996:	787b      	ldrb	r3, [r7, #1]
 8001998:	2b00      	cmp	r3, #0
 800199a:	d003      	beq.n	80019a4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800199c:	887a      	ldrh	r2, [r7, #2]
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80019a2:	e003      	b.n	80019ac <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80019a4:	887b      	ldrh	r3, [r7, #2]
 80019a6:	041a      	lsls	r2, r3, #16
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	611a      	str	r2, [r3, #16]
}
 80019ac:	bf00      	nop
 80019ae:	370c      	adds	r7, #12
 80019b0:	46bd      	mov	sp, r7
 80019b2:	bc80      	pop	{r7}
 80019b4:	4770      	bx	lr

080019b6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80019b6:	b480      	push	{r7}
 80019b8:	b085      	sub	sp, #20
 80019ba:	af00      	add	r7, sp, #0
 80019bc:	6078      	str	r0, [r7, #4]
 80019be:	460b      	mov	r3, r1
 80019c0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	68db      	ldr	r3, [r3, #12]
 80019c6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80019c8:	887a      	ldrh	r2, [r7, #2]
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	4013      	ands	r3, r2
 80019ce:	041a      	lsls	r2, r3, #16
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	43d9      	mvns	r1, r3
 80019d4:	887b      	ldrh	r3, [r7, #2]
 80019d6:	400b      	ands	r3, r1
 80019d8:	431a      	orrs	r2, r3
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	611a      	str	r2, [r3, #16]
}
 80019de:	bf00      	nop
 80019e0:	3714      	adds	r7, #20
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bc80      	pop	{r7}
 80019e6:	4770      	bx	lr

080019e8 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80019e8:	b480      	push	{r7}
 80019ea:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 80019ec:	4b03      	ldr	r3, [pc, #12]	@ (80019fc <HAL_PWR_EnableBkUpAccess+0x14>)
 80019ee:	2201      	movs	r2, #1
 80019f0:	601a      	str	r2, [r3, #0]
}
 80019f2:	bf00      	nop
 80019f4:	46bd      	mov	sp, r7
 80019f6:	bc80      	pop	{r7}
 80019f8:	4770      	bx	lr
 80019fa:	bf00      	nop
 80019fc:	420e0020 	.word	0x420e0020

08001a00 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b086      	sub	sp, #24
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d101      	bne.n	8001a12 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001a0e:	2301      	movs	r3, #1
 8001a10:	e272      	b.n	8001ef8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f003 0301 	and.w	r3, r3, #1
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	f000 8087 	beq.w	8001b2e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001a20:	4b92      	ldr	r3, [pc, #584]	@ (8001c6c <HAL_RCC_OscConfig+0x26c>)
 8001a22:	685b      	ldr	r3, [r3, #4]
 8001a24:	f003 030c 	and.w	r3, r3, #12
 8001a28:	2b04      	cmp	r3, #4
 8001a2a:	d00c      	beq.n	8001a46 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001a2c:	4b8f      	ldr	r3, [pc, #572]	@ (8001c6c <HAL_RCC_OscConfig+0x26c>)
 8001a2e:	685b      	ldr	r3, [r3, #4]
 8001a30:	f003 030c 	and.w	r3, r3, #12
 8001a34:	2b08      	cmp	r3, #8
 8001a36:	d112      	bne.n	8001a5e <HAL_RCC_OscConfig+0x5e>
 8001a38:	4b8c      	ldr	r3, [pc, #560]	@ (8001c6c <HAL_RCC_OscConfig+0x26c>)
 8001a3a:	685b      	ldr	r3, [r3, #4]
 8001a3c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001a40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a44:	d10b      	bne.n	8001a5e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a46:	4b89      	ldr	r3, [pc, #548]	@ (8001c6c <HAL_RCC_OscConfig+0x26c>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d06c      	beq.n	8001b2c <HAL_RCC_OscConfig+0x12c>
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	685b      	ldr	r3, [r3, #4]
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d168      	bne.n	8001b2c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001a5a:	2301      	movs	r3, #1
 8001a5c:	e24c      	b.n	8001ef8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	685b      	ldr	r3, [r3, #4]
 8001a62:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a66:	d106      	bne.n	8001a76 <HAL_RCC_OscConfig+0x76>
 8001a68:	4b80      	ldr	r3, [pc, #512]	@ (8001c6c <HAL_RCC_OscConfig+0x26c>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	4a7f      	ldr	r2, [pc, #508]	@ (8001c6c <HAL_RCC_OscConfig+0x26c>)
 8001a6e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a72:	6013      	str	r3, [r2, #0]
 8001a74:	e02e      	b.n	8001ad4 <HAL_RCC_OscConfig+0xd4>
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	685b      	ldr	r3, [r3, #4]
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d10c      	bne.n	8001a98 <HAL_RCC_OscConfig+0x98>
 8001a7e:	4b7b      	ldr	r3, [pc, #492]	@ (8001c6c <HAL_RCC_OscConfig+0x26c>)
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	4a7a      	ldr	r2, [pc, #488]	@ (8001c6c <HAL_RCC_OscConfig+0x26c>)
 8001a84:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001a88:	6013      	str	r3, [r2, #0]
 8001a8a:	4b78      	ldr	r3, [pc, #480]	@ (8001c6c <HAL_RCC_OscConfig+0x26c>)
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	4a77      	ldr	r2, [pc, #476]	@ (8001c6c <HAL_RCC_OscConfig+0x26c>)
 8001a90:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001a94:	6013      	str	r3, [r2, #0]
 8001a96:	e01d      	b.n	8001ad4 <HAL_RCC_OscConfig+0xd4>
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	685b      	ldr	r3, [r3, #4]
 8001a9c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001aa0:	d10c      	bne.n	8001abc <HAL_RCC_OscConfig+0xbc>
 8001aa2:	4b72      	ldr	r3, [pc, #456]	@ (8001c6c <HAL_RCC_OscConfig+0x26c>)
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	4a71      	ldr	r2, [pc, #452]	@ (8001c6c <HAL_RCC_OscConfig+0x26c>)
 8001aa8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001aac:	6013      	str	r3, [r2, #0]
 8001aae:	4b6f      	ldr	r3, [pc, #444]	@ (8001c6c <HAL_RCC_OscConfig+0x26c>)
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	4a6e      	ldr	r2, [pc, #440]	@ (8001c6c <HAL_RCC_OscConfig+0x26c>)
 8001ab4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ab8:	6013      	str	r3, [r2, #0]
 8001aba:	e00b      	b.n	8001ad4 <HAL_RCC_OscConfig+0xd4>
 8001abc:	4b6b      	ldr	r3, [pc, #428]	@ (8001c6c <HAL_RCC_OscConfig+0x26c>)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	4a6a      	ldr	r2, [pc, #424]	@ (8001c6c <HAL_RCC_OscConfig+0x26c>)
 8001ac2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001ac6:	6013      	str	r3, [r2, #0]
 8001ac8:	4b68      	ldr	r3, [pc, #416]	@ (8001c6c <HAL_RCC_OscConfig+0x26c>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	4a67      	ldr	r2, [pc, #412]	@ (8001c6c <HAL_RCC_OscConfig+0x26c>)
 8001ace:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001ad2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	685b      	ldr	r3, [r3, #4]
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d013      	beq.n	8001b04 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001adc:	f7ff fbf8 	bl	80012d0 <HAL_GetTick>
 8001ae0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ae2:	e008      	b.n	8001af6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ae4:	f7ff fbf4 	bl	80012d0 <HAL_GetTick>
 8001ae8:	4602      	mov	r2, r0
 8001aea:	693b      	ldr	r3, [r7, #16]
 8001aec:	1ad3      	subs	r3, r2, r3
 8001aee:	2b64      	cmp	r3, #100	@ 0x64
 8001af0:	d901      	bls.n	8001af6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001af2:	2303      	movs	r3, #3
 8001af4:	e200      	b.n	8001ef8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001af6:	4b5d      	ldr	r3, [pc, #372]	@ (8001c6c <HAL_RCC_OscConfig+0x26c>)
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d0f0      	beq.n	8001ae4 <HAL_RCC_OscConfig+0xe4>
 8001b02:	e014      	b.n	8001b2e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b04:	f7ff fbe4 	bl	80012d0 <HAL_GetTick>
 8001b08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b0a:	e008      	b.n	8001b1e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b0c:	f7ff fbe0 	bl	80012d0 <HAL_GetTick>
 8001b10:	4602      	mov	r2, r0
 8001b12:	693b      	ldr	r3, [r7, #16]
 8001b14:	1ad3      	subs	r3, r2, r3
 8001b16:	2b64      	cmp	r3, #100	@ 0x64
 8001b18:	d901      	bls.n	8001b1e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001b1a:	2303      	movs	r3, #3
 8001b1c:	e1ec      	b.n	8001ef8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b1e:	4b53      	ldr	r3, [pc, #332]	@ (8001c6c <HAL_RCC_OscConfig+0x26c>)
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d1f0      	bne.n	8001b0c <HAL_RCC_OscConfig+0x10c>
 8001b2a:	e000      	b.n	8001b2e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b2c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	f003 0302 	and.w	r3, r3, #2
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d063      	beq.n	8001c02 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001b3a:	4b4c      	ldr	r3, [pc, #304]	@ (8001c6c <HAL_RCC_OscConfig+0x26c>)
 8001b3c:	685b      	ldr	r3, [r3, #4]
 8001b3e:	f003 030c 	and.w	r3, r3, #12
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d00b      	beq.n	8001b5e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001b46:	4b49      	ldr	r3, [pc, #292]	@ (8001c6c <HAL_RCC_OscConfig+0x26c>)
 8001b48:	685b      	ldr	r3, [r3, #4]
 8001b4a:	f003 030c 	and.w	r3, r3, #12
 8001b4e:	2b08      	cmp	r3, #8
 8001b50:	d11c      	bne.n	8001b8c <HAL_RCC_OscConfig+0x18c>
 8001b52:	4b46      	ldr	r3, [pc, #280]	@ (8001c6c <HAL_RCC_OscConfig+0x26c>)
 8001b54:	685b      	ldr	r3, [r3, #4]
 8001b56:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d116      	bne.n	8001b8c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b5e:	4b43      	ldr	r3, [pc, #268]	@ (8001c6c <HAL_RCC_OscConfig+0x26c>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f003 0302 	and.w	r3, r3, #2
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d005      	beq.n	8001b76 <HAL_RCC_OscConfig+0x176>
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	691b      	ldr	r3, [r3, #16]
 8001b6e:	2b01      	cmp	r3, #1
 8001b70:	d001      	beq.n	8001b76 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001b72:	2301      	movs	r3, #1
 8001b74:	e1c0      	b.n	8001ef8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b76:	4b3d      	ldr	r3, [pc, #244]	@ (8001c6c <HAL_RCC_OscConfig+0x26c>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	695b      	ldr	r3, [r3, #20]
 8001b82:	00db      	lsls	r3, r3, #3
 8001b84:	4939      	ldr	r1, [pc, #228]	@ (8001c6c <HAL_RCC_OscConfig+0x26c>)
 8001b86:	4313      	orrs	r3, r2
 8001b88:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b8a:	e03a      	b.n	8001c02 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	691b      	ldr	r3, [r3, #16]
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d020      	beq.n	8001bd6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b94:	4b36      	ldr	r3, [pc, #216]	@ (8001c70 <HAL_RCC_OscConfig+0x270>)
 8001b96:	2201      	movs	r2, #1
 8001b98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b9a:	f7ff fb99 	bl	80012d0 <HAL_GetTick>
 8001b9e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ba0:	e008      	b.n	8001bb4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ba2:	f7ff fb95 	bl	80012d0 <HAL_GetTick>
 8001ba6:	4602      	mov	r2, r0
 8001ba8:	693b      	ldr	r3, [r7, #16]
 8001baa:	1ad3      	subs	r3, r2, r3
 8001bac:	2b02      	cmp	r3, #2
 8001bae:	d901      	bls.n	8001bb4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001bb0:	2303      	movs	r3, #3
 8001bb2:	e1a1      	b.n	8001ef8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bb4:	4b2d      	ldr	r3, [pc, #180]	@ (8001c6c <HAL_RCC_OscConfig+0x26c>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	f003 0302 	and.w	r3, r3, #2
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d0f0      	beq.n	8001ba2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bc0:	4b2a      	ldr	r3, [pc, #168]	@ (8001c6c <HAL_RCC_OscConfig+0x26c>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	695b      	ldr	r3, [r3, #20]
 8001bcc:	00db      	lsls	r3, r3, #3
 8001bce:	4927      	ldr	r1, [pc, #156]	@ (8001c6c <HAL_RCC_OscConfig+0x26c>)
 8001bd0:	4313      	orrs	r3, r2
 8001bd2:	600b      	str	r3, [r1, #0]
 8001bd4:	e015      	b.n	8001c02 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001bd6:	4b26      	ldr	r3, [pc, #152]	@ (8001c70 <HAL_RCC_OscConfig+0x270>)
 8001bd8:	2200      	movs	r2, #0
 8001bda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bdc:	f7ff fb78 	bl	80012d0 <HAL_GetTick>
 8001be0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001be2:	e008      	b.n	8001bf6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001be4:	f7ff fb74 	bl	80012d0 <HAL_GetTick>
 8001be8:	4602      	mov	r2, r0
 8001bea:	693b      	ldr	r3, [r7, #16]
 8001bec:	1ad3      	subs	r3, r2, r3
 8001bee:	2b02      	cmp	r3, #2
 8001bf0:	d901      	bls.n	8001bf6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001bf2:	2303      	movs	r3, #3
 8001bf4:	e180      	b.n	8001ef8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001bf6:	4b1d      	ldr	r3, [pc, #116]	@ (8001c6c <HAL_RCC_OscConfig+0x26c>)
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	f003 0302 	and.w	r3, r3, #2
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d1f0      	bne.n	8001be4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	f003 0308 	and.w	r3, r3, #8
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d03a      	beq.n	8001c84 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	699b      	ldr	r3, [r3, #24]
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d019      	beq.n	8001c4a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c16:	4b17      	ldr	r3, [pc, #92]	@ (8001c74 <HAL_RCC_OscConfig+0x274>)
 8001c18:	2201      	movs	r2, #1
 8001c1a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c1c:	f7ff fb58 	bl	80012d0 <HAL_GetTick>
 8001c20:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c22:	e008      	b.n	8001c36 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c24:	f7ff fb54 	bl	80012d0 <HAL_GetTick>
 8001c28:	4602      	mov	r2, r0
 8001c2a:	693b      	ldr	r3, [r7, #16]
 8001c2c:	1ad3      	subs	r3, r2, r3
 8001c2e:	2b02      	cmp	r3, #2
 8001c30:	d901      	bls.n	8001c36 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001c32:	2303      	movs	r3, #3
 8001c34:	e160      	b.n	8001ef8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c36:	4b0d      	ldr	r3, [pc, #52]	@ (8001c6c <HAL_RCC_OscConfig+0x26c>)
 8001c38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c3a:	f003 0302 	and.w	r3, r3, #2
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d0f0      	beq.n	8001c24 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001c42:	2001      	movs	r0, #1
 8001c44:	f000 fafe 	bl	8002244 <RCC_Delay>
 8001c48:	e01c      	b.n	8001c84 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c4a:	4b0a      	ldr	r3, [pc, #40]	@ (8001c74 <HAL_RCC_OscConfig+0x274>)
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c50:	f7ff fb3e 	bl	80012d0 <HAL_GetTick>
 8001c54:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c56:	e00f      	b.n	8001c78 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c58:	f7ff fb3a 	bl	80012d0 <HAL_GetTick>
 8001c5c:	4602      	mov	r2, r0
 8001c5e:	693b      	ldr	r3, [r7, #16]
 8001c60:	1ad3      	subs	r3, r2, r3
 8001c62:	2b02      	cmp	r3, #2
 8001c64:	d908      	bls.n	8001c78 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001c66:	2303      	movs	r3, #3
 8001c68:	e146      	b.n	8001ef8 <HAL_RCC_OscConfig+0x4f8>
 8001c6a:	bf00      	nop
 8001c6c:	40021000 	.word	0x40021000
 8001c70:	42420000 	.word	0x42420000
 8001c74:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c78:	4b92      	ldr	r3, [pc, #584]	@ (8001ec4 <HAL_RCC_OscConfig+0x4c4>)
 8001c7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c7c:	f003 0302 	and.w	r3, r3, #2
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d1e9      	bne.n	8001c58 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	f003 0304 	and.w	r3, r3, #4
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	f000 80a6 	beq.w	8001dde <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c92:	2300      	movs	r3, #0
 8001c94:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c96:	4b8b      	ldr	r3, [pc, #556]	@ (8001ec4 <HAL_RCC_OscConfig+0x4c4>)
 8001c98:	69db      	ldr	r3, [r3, #28]
 8001c9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d10d      	bne.n	8001cbe <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ca2:	4b88      	ldr	r3, [pc, #544]	@ (8001ec4 <HAL_RCC_OscConfig+0x4c4>)
 8001ca4:	69db      	ldr	r3, [r3, #28]
 8001ca6:	4a87      	ldr	r2, [pc, #540]	@ (8001ec4 <HAL_RCC_OscConfig+0x4c4>)
 8001ca8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001cac:	61d3      	str	r3, [r2, #28]
 8001cae:	4b85      	ldr	r3, [pc, #532]	@ (8001ec4 <HAL_RCC_OscConfig+0x4c4>)
 8001cb0:	69db      	ldr	r3, [r3, #28]
 8001cb2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cb6:	60bb      	str	r3, [r7, #8]
 8001cb8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001cba:	2301      	movs	r3, #1
 8001cbc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cbe:	4b82      	ldr	r3, [pc, #520]	@ (8001ec8 <HAL_RCC_OscConfig+0x4c8>)
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d118      	bne.n	8001cfc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001cca:	4b7f      	ldr	r3, [pc, #508]	@ (8001ec8 <HAL_RCC_OscConfig+0x4c8>)
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	4a7e      	ldr	r2, [pc, #504]	@ (8001ec8 <HAL_RCC_OscConfig+0x4c8>)
 8001cd0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001cd4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001cd6:	f7ff fafb 	bl	80012d0 <HAL_GetTick>
 8001cda:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cdc:	e008      	b.n	8001cf0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001cde:	f7ff faf7 	bl	80012d0 <HAL_GetTick>
 8001ce2:	4602      	mov	r2, r0
 8001ce4:	693b      	ldr	r3, [r7, #16]
 8001ce6:	1ad3      	subs	r3, r2, r3
 8001ce8:	2b64      	cmp	r3, #100	@ 0x64
 8001cea:	d901      	bls.n	8001cf0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001cec:	2303      	movs	r3, #3
 8001cee:	e103      	b.n	8001ef8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cf0:	4b75      	ldr	r3, [pc, #468]	@ (8001ec8 <HAL_RCC_OscConfig+0x4c8>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d0f0      	beq.n	8001cde <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	68db      	ldr	r3, [r3, #12]
 8001d00:	2b01      	cmp	r3, #1
 8001d02:	d106      	bne.n	8001d12 <HAL_RCC_OscConfig+0x312>
 8001d04:	4b6f      	ldr	r3, [pc, #444]	@ (8001ec4 <HAL_RCC_OscConfig+0x4c4>)
 8001d06:	6a1b      	ldr	r3, [r3, #32]
 8001d08:	4a6e      	ldr	r2, [pc, #440]	@ (8001ec4 <HAL_RCC_OscConfig+0x4c4>)
 8001d0a:	f043 0301 	orr.w	r3, r3, #1
 8001d0e:	6213      	str	r3, [r2, #32]
 8001d10:	e02d      	b.n	8001d6e <HAL_RCC_OscConfig+0x36e>
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	68db      	ldr	r3, [r3, #12]
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d10c      	bne.n	8001d34 <HAL_RCC_OscConfig+0x334>
 8001d1a:	4b6a      	ldr	r3, [pc, #424]	@ (8001ec4 <HAL_RCC_OscConfig+0x4c4>)
 8001d1c:	6a1b      	ldr	r3, [r3, #32]
 8001d1e:	4a69      	ldr	r2, [pc, #420]	@ (8001ec4 <HAL_RCC_OscConfig+0x4c4>)
 8001d20:	f023 0301 	bic.w	r3, r3, #1
 8001d24:	6213      	str	r3, [r2, #32]
 8001d26:	4b67      	ldr	r3, [pc, #412]	@ (8001ec4 <HAL_RCC_OscConfig+0x4c4>)
 8001d28:	6a1b      	ldr	r3, [r3, #32]
 8001d2a:	4a66      	ldr	r2, [pc, #408]	@ (8001ec4 <HAL_RCC_OscConfig+0x4c4>)
 8001d2c:	f023 0304 	bic.w	r3, r3, #4
 8001d30:	6213      	str	r3, [r2, #32]
 8001d32:	e01c      	b.n	8001d6e <HAL_RCC_OscConfig+0x36e>
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	68db      	ldr	r3, [r3, #12]
 8001d38:	2b05      	cmp	r3, #5
 8001d3a:	d10c      	bne.n	8001d56 <HAL_RCC_OscConfig+0x356>
 8001d3c:	4b61      	ldr	r3, [pc, #388]	@ (8001ec4 <HAL_RCC_OscConfig+0x4c4>)
 8001d3e:	6a1b      	ldr	r3, [r3, #32]
 8001d40:	4a60      	ldr	r2, [pc, #384]	@ (8001ec4 <HAL_RCC_OscConfig+0x4c4>)
 8001d42:	f043 0304 	orr.w	r3, r3, #4
 8001d46:	6213      	str	r3, [r2, #32]
 8001d48:	4b5e      	ldr	r3, [pc, #376]	@ (8001ec4 <HAL_RCC_OscConfig+0x4c4>)
 8001d4a:	6a1b      	ldr	r3, [r3, #32]
 8001d4c:	4a5d      	ldr	r2, [pc, #372]	@ (8001ec4 <HAL_RCC_OscConfig+0x4c4>)
 8001d4e:	f043 0301 	orr.w	r3, r3, #1
 8001d52:	6213      	str	r3, [r2, #32]
 8001d54:	e00b      	b.n	8001d6e <HAL_RCC_OscConfig+0x36e>
 8001d56:	4b5b      	ldr	r3, [pc, #364]	@ (8001ec4 <HAL_RCC_OscConfig+0x4c4>)
 8001d58:	6a1b      	ldr	r3, [r3, #32]
 8001d5a:	4a5a      	ldr	r2, [pc, #360]	@ (8001ec4 <HAL_RCC_OscConfig+0x4c4>)
 8001d5c:	f023 0301 	bic.w	r3, r3, #1
 8001d60:	6213      	str	r3, [r2, #32]
 8001d62:	4b58      	ldr	r3, [pc, #352]	@ (8001ec4 <HAL_RCC_OscConfig+0x4c4>)
 8001d64:	6a1b      	ldr	r3, [r3, #32]
 8001d66:	4a57      	ldr	r2, [pc, #348]	@ (8001ec4 <HAL_RCC_OscConfig+0x4c4>)
 8001d68:	f023 0304 	bic.w	r3, r3, #4
 8001d6c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	68db      	ldr	r3, [r3, #12]
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d015      	beq.n	8001da2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d76:	f7ff faab 	bl	80012d0 <HAL_GetTick>
 8001d7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d7c:	e00a      	b.n	8001d94 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d7e:	f7ff faa7 	bl	80012d0 <HAL_GetTick>
 8001d82:	4602      	mov	r2, r0
 8001d84:	693b      	ldr	r3, [r7, #16]
 8001d86:	1ad3      	subs	r3, r2, r3
 8001d88:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d8c:	4293      	cmp	r3, r2
 8001d8e:	d901      	bls.n	8001d94 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001d90:	2303      	movs	r3, #3
 8001d92:	e0b1      	b.n	8001ef8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d94:	4b4b      	ldr	r3, [pc, #300]	@ (8001ec4 <HAL_RCC_OscConfig+0x4c4>)
 8001d96:	6a1b      	ldr	r3, [r3, #32]
 8001d98:	f003 0302 	and.w	r3, r3, #2
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d0ee      	beq.n	8001d7e <HAL_RCC_OscConfig+0x37e>
 8001da0:	e014      	b.n	8001dcc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001da2:	f7ff fa95 	bl	80012d0 <HAL_GetTick>
 8001da6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001da8:	e00a      	b.n	8001dc0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001daa:	f7ff fa91 	bl	80012d0 <HAL_GetTick>
 8001dae:	4602      	mov	r2, r0
 8001db0:	693b      	ldr	r3, [r7, #16]
 8001db2:	1ad3      	subs	r3, r2, r3
 8001db4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001db8:	4293      	cmp	r3, r2
 8001dba:	d901      	bls.n	8001dc0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001dbc:	2303      	movs	r3, #3
 8001dbe:	e09b      	b.n	8001ef8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001dc0:	4b40      	ldr	r3, [pc, #256]	@ (8001ec4 <HAL_RCC_OscConfig+0x4c4>)
 8001dc2:	6a1b      	ldr	r3, [r3, #32]
 8001dc4:	f003 0302 	and.w	r3, r3, #2
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d1ee      	bne.n	8001daa <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001dcc:	7dfb      	ldrb	r3, [r7, #23]
 8001dce:	2b01      	cmp	r3, #1
 8001dd0:	d105      	bne.n	8001dde <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001dd2:	4b3c      	ldr	r3, [pc, #240]	@ (8001ec4 <HAL_RCC_OscConfig+0x4c4>)
 8001dd4:	69db      	ldr	r3, [r3, #28]
 8001dd6:	4a3b      	ldr	r2, [pc, #236]	@ (8001ec4 <HAL_RCC_OscConfig+0x4c4>)
 8001dd8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001ddc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	69db      	ldr	r3, [r3, #28]
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	f000 8087 	beq.w	8001ef6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001de8:	4b36      	ldr	r3, [pc, #216]	@ (8001ec4 <HAL_RCC_OscConfig+0x4c4>)
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	f003 030c 	and.w	r3, r3, #12
 8001df0:	2b08      	cmp	r3, #8
 8001df2:	d061      	beq.n	8001eb8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	69db      	ldr	r3, [r3, #28]
 8001df8:	2b02      	cmp	r3, #2
 8001dfa:	d146      	bne.n	8001e8a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001dfc:	4b33      	ldr	r3, [pc, #204]	@ (8001ecc <HAL_RCC_OscConfig+0x4cc>)
 8001dfe:	2200      	movs	r2, #0
 8001e00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e02:	f7ff fa65 	bl	80012d0 <HAL_GetTick>
 8001e06:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e08:	e008      	b.n	8001e1c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e0a:	f7ff fa61 	bl	80012d0 <HAL_GetTick>
 8001e0e:	4602      	mov	r2, r0
 8001e10:	693b      	ldr	r3, [r7, #16]
 8001e12:	1ad3      	subs	r3, r2, r3
 8001e14:	2b02      	cmp	r3, #2
 8001e16:	d901      	bls.n	8001e1c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001e18:	2303      	movs	r3, #3
 8001e1a:	e06d      	b.n	8001ef8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e1c:	4b29      	ldr	r3, [pc, #164]	@ (8001ec4 <HAL_RCC_OscConfig+0x4c4>)
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d1f0      	bne.n	8001e0a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	6a1b      	ldr	r3, [r3, #32]
 8001e2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001e30:	d108      	bne.n	8001e44 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001e32:	4b24      	ldr	r3, [pc, #144]	@ (8001ec4 <HAL_RCC_OscConfig+0x4c4>)
 8001e34:	685b      	ldr	r3, [r3, #4]
 8001e36:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	689b      	ldr	r3, [r3, #8]
 8001e3e:	4921      	ldr	r1, [pc, #132]	@ (8001ec4 <HAL_RCC_OscConfig+0x4c4>)
 8001e40:	4313      	orrs	r3, r2
 8001e42:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001e44:	4b1f      	ldr	r3, [pc, #124]	@ (8001ec4 <HAL_RCC_OscConfig+0x4c4>)
 8001e46:	685b      	ldr	r3, [r3, #4]
 8001e48:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	6a19      	ldr	r1, [r3, #32]
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e54:	430b      	orrs	r3, r1
 8001e56:	491b      	ldr	r1, [pc, #108]	@ (8001ec4 <HAL_RCC_OscConfig+0x4c4>)
 8001e58:	4313      	orrs	r3, r2
 8001e5a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e5c:	4b1b      	ldr	r3, [pc, #108]	@ (8001ecc <HAL_RCC_OscConfig+0x4cc>)
 8001e5e:	2201      	movs	r2, #1
 8001e60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e62:	f7ff fa35 	bl	80012d0 <HAL_GetTick>
 8001e66:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e68:	e008      	b.n	8001e7c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e6a:	f7ff fa31 	bl	80012d0 <HAL_GetTick>
 8001e6e:	4602      	mov	r2, r0
 8001e70:	693b      	ldr	r3, [r7, #16]
 8001e72:	1ad3      	subs	r3, r2, r3
 8001e74:	2b02      	cmp	r3, #2
 8001e76:	d901      	bls.n	8001e7c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001e78:	2303      	movs	r3, #3
 8001e7a:	e03d      	b.n	8001ef8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001e7c:	4b11      	ldr	r3, [pc, #68]	@ (8001ec4 <HAL_RCC_OscConfig+0x4c4>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d0f0      	beq.n	8001e6a <HAL_RCC_OscConfig+0x46a>
 8001e88:	e035      	b.n	8001ef6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e8a:	4b10      	ldr	r3, [pc, #64]	@ (8001ecc <HAL_RCC_OscConfig+0x4cc>)
 8001e8c:	2200      	movs	r2, #0
 8001e8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e90:	f7ff fa1e 	bl	80012d0 <HAL_GetTick>
 8001e94:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001e96:	e008      	b.n	8001eaa <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e98:	f7ff fa1a 	bl	80012d0 <HAL_GetTick>
 8001e9c:	4602      	mov	r2, r0
 8001e9e:	693b      	ldr	r3, [r7, #16]
 8001ea0:	1ad3      	subs	r3, r2, r3
 8001ea2:	2b02      	cmp	r3, #2
 8001ea4:	d901      	bls.n	8001eaa <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001ea6:	2303      	movs	r3, #3
 8001ea8:	e026      	b.n	8001ef8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001eaa:	4b06      	ldr	r3, [pc, #24]	@ (8001ec4 <HAL_RCC_OscConfig+0x4c4>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d1f0      	bne.n	8001e98 <HAL_RCC_OscConfig+0x498>
 8001eb6:	e01e      	b.n	8001ef6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	69db      	ldr	r3, [r3, #28]
 8001ebc:	2b01      	cmp	r3, #1
 8001ebe:	d107      	bne.n	8001ed0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001ec0:	2301      	movs	r3, #1
 8001ec2:	e019      	b.n	8001ef8 <HAL_RCC_OscConfig+0x4f8>
 8001ec4:	40021000 	.word	0x40021000
 8001ec8:	40007000 	.word	0x40007000
 8001ecc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001ed0:	4b0b      	ldr	r3, [pc, #44]	@ (8001f00 <HAL_RCC_OscConfig+0x500>)
 8001ed2:	685b      	ldr	r3, [r3, #4]
 8001ed4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	6a1b      	ldr	r3, [r3, #32]
 8001ee0:	429a      	cmp	r2, r3
 8001ee2:	d106      	bne.n	8001ef2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001eee:	429a      	cmp	r2, r3
 8001ef0:	d001      	beq.n	8001ef6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	e000      	b.n	8001ef8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001ef6:	2300      	movs	r3, #0
}
 8001ef8:	4618      	mov	r0, r3
 8001efa:	3718      	adds	r7, #24
 8001efc:	46bd      	mov	sp, r7
 8001efe:	bd80      	pop	{r7, pc}
 8001f00:	40021000 	.word	0x40021000

08001f04 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b084      	sub	sp, #16
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
 8001f0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d101      	bne.n	8001f18 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001f14:	2301      	movs	r3, #1
 8001f16:	e0d0      	b.n	80020ba <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001f18:	4b6a      	ldr	r3, [pc, #424]	@ (80020c4 <HAL_RCC_ClockConfig+0x1c0>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f003 0307 	and.w	r3, r3, #7
 8001f20:	683a      	ldr	r2, [r7, #0]
 8001f22:	429a      	cmp	r2, r3
 8001f24:	d910      	bls.n	8001f48 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f26:	4b67      	ldr	r3, [pc, #412]	@ (80020c4 <HAL_RCC_ClockConfig+0x1c0>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f023 0207 	bic.w	r2, r3, #7
 8001f2e:	4965      	ldr	r1, [pc, #404]	@ (80020c4 <HAL_RCC_ClockConfig+0x1c0>)
 8001f30:	683b      	ldr	r3, [r7, #0]
 8001f32:	4313      	orrs	r3, r2
 8001f34:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f36:	4b63      	ldr	r3, [pc, #396]	@ (80020c4 <HAL_RCC_ClockConfig+0x1c0>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f003 0307 	and.w	r3, r3, #7
 8001f3e:	683a      	ldr	r2, [r7, #0]
 8001f40:	429a      	cmp	r2, r3
 8001f42:	d001      	beq.n	8001f48 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001f44:	2301      	movs	r3, #1
 8001f46:	e0b8      	b.n	80020ba <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f003 0302 	and.w	r3, r3, #2
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d020      	beq.n	8001f96 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f003 0304 	and.w	r3, r3, #4
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d005      	beq.n	8001f6c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001f60:	4b59      	ldr	r3, [pc, #356]	@ (80020c8 <HAL_RCC_ClockConfig+0x1c4>)
 8001f62:	685b      	ldr	r3, [r3, #4]
 8001f64:	4a58      	ldr	r2, [pc, #352]	@ (80020c8 <HAL_RCC_ClockConfig+0x1c4>)
 8001f66:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001f6a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	f003 0308 	and.w	r3, r3, #8
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d005      	beq.n	8001f84 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001f78:	4b53      	ldr	r3, [pc, #332]	@ (80020c8 <HAL_RCC_ClockConfig+0x1c4>)
 8001f7a:	685b      	ldr	r3, [r3, #4]
 8001f7c:	4a52      	ldr	r2, [pc, #328]	@ (80020c8 <HAL_RCC_ClockConfig+0x1c4>)
 8001f7e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001f82:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f84:	4b50      	ldr	r3, [pc, #320]	@ (80020c8 <HAL_RCC_ClockConfig+0x1c4>)
 8001f86:	685b      	ldr	r3, [r3, #4]
 8001f88:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	689b      	ldr	r3, [r3, #8]
 8001f90:	494d      	ldr	r1, [pc, #308]	@ (80020c8 <HAL_RCC_ClockConfig+0x1c4>)
 8001f92:	4313      	orrs	r3, r2
 8001f94:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f003 0301 	and.w	r3, r3, #1
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d040      	beq.n	8002024 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	2b01      	cmp	r3, #1
 8001fa8:	d107      	bne.n	8001fba <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001faa:	4b47      	ldr	r3, [pc, #284]	@ (80020c8 <HAL_RCC_ClockConfig+0x1c4>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d115      	bne.n	8001fe2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001fb6:	2301      	movs	r3, #1
 8001fb8:	e07f      	b.n	80020ba <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	685b      	ldr	r3, [r3, #4]
 8001fbe:	2b02      	cmp	r3, #2
 8001fc0:	d107      	bne.n	8001fd2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001fc2:	4b41      	ldr	r3, [pc, #260]	@ (80020c8 <HAL_RCC_ClockConfig+0x1c4>)
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d109      	bne.n	8001fe2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001fce:	2301      	movs	r3, #1
 8001fd0:	e073      	b.n	80020ba <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fd2:	4b3d      	ldr	r3, [pc, #244]	@ (80020c8 <HAL_RCC_ClockConfig+0x1c4>)
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f003 0302 	and.w	r3, r3, #2
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d101      	bne.n	8001fe2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001fde:	2301      	movs	r3, #1
 8001fe0:	e06b      	b.n	80020ba <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001fe2:	4b39      	ldr	r3, [pc, #228]	@ (80020c8 <HAL_RCC_ClockConfig+0x1c4>)
 8001fe4:	685b      	ldr	r3, [r3, #4]
 8001fe6:	f023 0203 	bic.w	r2, r3, #3
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	685b      	ldr	r3, [r3, #4]
 8001fee:	4936      	ldr	r1, [pc, #216]	@ (80020c8 <HAL_RCC_ClockConfig+0x1c4>)
 8001ff0:	4313      	orrs	r3, r2
 8001ff2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001ff4:	f7ff f96c 	bl	80012d0 <HAL_GetTick>
 8001ff8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ffa:	e00a      	b.n	8002012 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ffc:	f7ff f968 	bl	80012d0 <HAL_GetTick>
 8002000:	4602      	mov	r2, r0
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	1ad3      	subs	r3, r2, r3
 8002006:	f241 3288 	movw	r2, #5000	@ 0x1388
 800200a:	4293      	cmp	r3, r2
 800200c:	d901      	bls.n	8002012 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800200e:	2303      	movs	r3, #3
 8002010:	e053      	b.n	80020ba <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002012:	4b2d      	ldr	r3, [pc, #180]	@ (80020c8 <HAL_RCC_ClockConfig+0x1c4>)
 8002014:	685b      	ldr	r3, [r3, #4]
 8002016:	f003 020c 	and.w	r2, r3, #12
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	685b      	ldr	r3, [r3, #4]
 800201e:	009b      	lsls	r3, r3, #2
 8002020:	429a      	cmp	r2, r3
 8002022:	d1eb      	bne.n	8001ffc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002024:	4b27      	ldr	r3, [pc, #156]	@ (80020c4 <HAL_RCC_ClockConfig+0x1c0>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f003 0307 	and.w	r3, r3, #7
 800202c:	683a      	ldr	r2, [r7, #0]
 800202e:	429a      	cmp	r2, r3
 8002030:	d210      	bcs.n	8002054 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002032:	4b24      	ldr	r3, [pc, #144]	@ (80020c4 <HAL_RCC_ClockConfig+0x1c0>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f023 0207 	bic.w	r2, r3, #7
 800203a:	4922      	ldr	r1, [pc, #136]	@ (80020c4 <HAL_RCC_ClockConfig+0x1c0>)
 800203c:	683b      	ldr	r3, [r7, #0]
 800203e:	4313      	orrs	r3, r2
 8002040:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002042:	4b20      	ldr	r3, [pc, #128]	@ (80020c4 <HAL_RCC_ClockConfig+0x1c0>)
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f003 0307 	and.w	r3, r3, #7
 800204a:	683a      	ldr	r2, [r7, #0]
 800204c:	429a      	cmp	r2, r3
 800204e:	d001      	beq.n	8002054 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002050:	2301      	movs	r3, #1
 8002052:	e032      	b.n	80020ba <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f003 0304 	and.w	r3, r3, #4
 800205c:	2b00      	cmp	r3, #0
 800205e:	d008      	beq.n	8002072 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002060:	4b19      	ldr	r3, [pc, #100]	@ (80020c8 <HAL_RCC_ClockConfig+0x1c4>)
 8002062:	685b      	ldr	r3, [r3, #4]
 8002064:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	68db      	ldr	r3, [r3, #12]
 800206c:	4916      	ldr	r1, [pc, #88]	@ (80020c8 <HAL_RCC_ClockConfig+0x1c4>)
 800206e:	4313      	orrs	r3, r2
 8002070:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	f003 0308 	and.w	r3, r3, #8
 800207a:	2b00      	cmp	r3, #0
 800207c:	d009      	beq.n	8002092 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800207e:	4b12      	ldr	r3, [pc, #72]	@ (80020c8 <HAL_RCC_ClockConfig+0x1c4>)
 8002080:	685b      	ldr	r3, [r3, #4]
 8002082:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	691b      	ldr	r3, [r3, #16]
 800208a:	00db      	lsls	r3, r3, #3
 800208c:	490e      	ldr	r1, [pc, #56]	@ (80020c8 <HAL_RCC_ClockConfig+0x1c4>)
 800208e:	4313      	orrs	r3, r2
 8002090:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002092:	f000 f821 	bl	80020d8 <HAL_RCC_GetSysClockFreq>
 8002096:	4602      	mov	r2, r0
 8002098:	4b0b      	ldr	r3, [pc, #44]	@ (80020c8 <HAL_RCC_ClockConfig+0x1c4>)
 800209a:	685b      	ldr	r3, [r3, #4]
 800209c:	091b      	lsrs	r3, r3, #4
 800209e:	f003 030f 	and.w	r3, r3, #15
 80020a2:	490a      	ldr	r1, [pc, #40]	@ (80020cc <HAL_RCC_ClockConfig+0x1c8>)
 80020a4:	5ccb      	ldrb	r3, [r1, r3]
 80020a6:	fa22 f303 	lsr.w	r3, r2, r3
 80020aa:	4a09      	ldr	r2, [pc, #36]	@ (80020d0 <HAL_RCC_ClockConfig+0x1cc>)
 80020ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80020ae:	4b09      	ldr	r3, [pc, #36]	@ (80020d4 <HAL_RCC_ClockConfig+0x1d0>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	4618      	mov	r0, r3
 80020b4:	f7fe ff44 	bl	8000f40 <HAL_InitTick>

  return HAL_OK;
 80020b8:	2300      	movs	r3, #0
}
 80020ba:	4618      	mov	r0, r3
 80020bc:	3710      	adds	r7, #16
 80020be:	46bd      	mov	sp, r7
 80020c0:	bd80      	pop	{r7, pc}
 80020c2:	bf00      	nop
 80020c4:	40022000 	.word	0x40022000
 80020c8:	40021000 	.word	0x40021000
 80020cc:	08005e20 	.word	0x08005e20
 80020d0:	20000008 	.word	0x20000008
 80020d4:	2000000c 	.word	0x2000000c

080020d8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80020d8:	b480      	push	{r7}
 80020da:	b087      	sub	sp, #28
 80020dc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80020de:	2300      	movs	r3, #0
 80020e0:	60fb      	str	r3, [r7, #12]
 80020e2:	2300      	movs	r3, #0
 80020e4:	60bb      	str	r3, [r7, #8]
 80020e6:	2300      	movs	r3, #0
 80020e8:	617b      	str	r3, [r7, #20]
 80020ea:	2300      	movs	r3, #0
 80020ec:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80020ee:	2300      	movs	r3, #0
 80020f0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80020f2:	4b1e      	ldr	r3, [pc, #120]	@ (800216c <HAL_RCC_GetSysClockFreq+0x94>)
 80020f4:	685b      	ldr	r3, [r3, #4]
 80020f6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	f003 030c 	and.w	r3, r3, #12
 80020fe:	2b04      	cmp	r3, #4
 8002100:	d002      	beq.n	8002108 <HAL_RCC_GetSysClockFreq+0x30>
 8002102:	2b08      	cmp	r3, #8
 8002104:	d003      	beq.n	800210e <HAL_RCC_GetSysClockFreq+0x36>
 8002106:	e027      	b.n	8002158 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002108:	4b19      	ldr	r3, [pc, #100]	@ (8002170 <HAL_RCC_GetSysClockFreq+0x98>)
 800210a:	613b      	str	r3, [r7, #16]
      break;
 800210c:	e027      	b.n	800215e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	0c9b      	lsrs	r3, r3, #18
 8002112:	f003 030f 	and.w	r3, r3, #15
 8002116:	4a17      	ldr	r2, [pc, #92]	@ (8002174 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002118:	5cd3      	ldrb	r3, [r2, r3]
 800211a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002122:	2b00      	cmp	r3, #0
 8002124:	d010      	beq.n	8002148 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002126:	4b11      	ldr	r3, [pc, #68]	@ (800216c <HAL_RCC_GetSysClockFreq+0x94>)
 8002128:	685b      	ldr	r3, [r3, #4]
 800212a:	0c5b      	lsrs	r3, r3, #17
 800212c:	f003 0301 	and.w	r3, r3, #1
 8002130:	4a11      	ldr	r2, [pc, #68]	@ (8002178 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002132:	5cd3      	ldrb	r3, [r2, r3]
 8002134:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	4a0d      	ldr	r2, [pc, #52]	@ (8002170 <HAL_RCC_GetSysClockFreq+0x98>)
 800213a:	fb03 f202 	mul.w	r2, r3, r2
 800213e:	68bb      	ldr	r3, [r7, #8]
 8002140:	fbb2 f3f3 	udiv	r3, r2, r3
 8002144:	617b      	str	r3, [r7, #20]
 8002146:	e004      	b.n	8002152 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	4a0c      	ldr	r2, [pc, #48]	@ (800217c <HAL_RCC_GetSysClockFreq+0xa4>)
 800214c:	fb02 f303 	mul.w	r3, r2, r3
 8002150:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002152:	697b      	ldr	r3, [r7, #20]
 8002154:	613b      	str	r3, [r7, #16]
      break;
 8002156:	e002      	b.n	800215e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002158:	4b05      	ldr	r3, [pc, #20]	@ (8002170 <HAL_RCC_GetSysClockFreq+0x98>)
 800215a:	613b      	str	r3, [r7, #16]
      break;
 800215c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800215e:	693b      	ldr	r3, [r7, #16]
}
 8002160:	4618      	mov	r0, r3
 8002162:	371c      	adds	r7, #28
 8002164:	46bd      	mov	sp, r7
 8002166:	bc80      	pop	{r7}
 8002168:	4770      	bx	lr
 800216a:	bf00      	nop
 800216c:	40021000 	.word	0x40021000
 8002170:	007a1200 	.word	0x007a1200
 8002174:	08005e38 	.word	0x08005e38
 8002178:	08005e48 	.word	0x08005e48
 800217c:	003d0900 	.word	0x003d0900

08002180 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002180:	b480      	push	{r7}
 8002182:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002184:	4b02      	ldr	r3, [pc, #8]	@ (8002190 <HAL_RCC_GetHCLKFreq+0x10>)
 8002186:	681b      	ldr	r3, [r3, #0]
}
 8002188:	4618      	mov	r0, r3
 800218a:	46bd      	mov	sp, r7
 800218c:	bc80      	pop	{r7}
 800218e:	4770      	bx	lr
 8002190:	20000008 	.word	0x20000008

08002194 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002198:	f7ff fff2 	bl	8002180 <HAL_RCC_GetHCLKFreq>
 800219c:	4602      	mov	r2, r0
 800219e:	4b05      	ldr	r3, [pc, #20]	@ (80021b4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80021a0:	685b      	ldr	r3, [r3, #4]
 80021a2:	0a1b      	lsrs	r3, r3, #8
 80021a4:	f003 0307 	and.w	r3, r3, #7
 80021a8:	4903      	ldr	r1, [pc, #12]	@ (80021b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80021aa:	5ccb      	ldrb	r3, [r1, r3]
 80021ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80021b0:	4618      	mov	r0, r3
 80021b2:	bd80      	pop	{r7, pc}
 80021b4:	40021000 	.word	0x40021000
 80021b8:	08005e30 	.word	0x08005e30

080021bc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80021c0:	f7ff ffde 	bl	8002180 <HAL_RCC_GetHCLKFreq>
 80021c4:	4602      	mov	r2, r0
 80021c6:	4b05      	ldr	r3, [pc, #20]	@ (80021dc <HAL_RCC_GetPCLK2Freq+0x20>)
 80021c8:	685b      	ldr	r3, [r3, #4]
 80021ca:	0adb      	lsrs	r3, r3, #11
 80021cc:	f003 0307 	and.w	r3, r3, #7
 80021d0:	4903      	ldr	r1, [pc, #12]	@ (80021e0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80021d2:	5ccb      	ldrb	r3, [r1, r3]
 80021d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80021d8:	4618      	mov	r0, r3
 80021da:	bd80      	pop	{r7, pc}
 80021dc:	40021000 	.word	0x40021000
 80021e0:	08005e30 	.word	0x08005e30

080021e4 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80021e4:	b480      	push	{r7}
 80021e6:	b083      	sub	sp, #12
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
 80021ec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	220f      	movs	r2, #15
 80021f2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80021f4:	4b11      	ldr	r3, [pc, #68]	@ (800223c <HAL_RCC_GetClockConfig+0x58>)
 80021f6:	685b      	ldr	r3, [r3, #4]
 80021f8:	f003 0203 	and.w	r2, r3, #3
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002200:	4b0e      	ldr	r3, [pc, #56]	@ (800223c <HAL_RCC_GetClockConfig+0x58>)
 8002202:	685b      	ldr	r3, [r3, #4]
 8002204:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800220c:	4b0b      	ldr	r3, [pc, #44]	@ (800223c <HAL_RCC_GetClockConfig+0x58>)
 800220e:	685b      	ldr	r3, [r3, #4]
 8002210:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8002218:	4b08      	ldr	r3, [pc, #32]	@ (800223c <HAL_RCC_GetClockConfig+0x58>)
 800221a:	685b      	ldr	r3, [r3, #4]
 800221c:	08db      	lsrs	r3, r3, #3
 800221e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002226:	4b06      	ldr	r3, [pc, #24]	@ (8002240 <HAL_RCC_GetClockConfig+0x5c>)
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f003 0207 	and.w	r2, r3, #7
 800222e:	683b      	ldr	r3, [r7, #0]
 8002230:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8002232:	bf00      	nop
 8002234:	370c      	adds	r7, #12
 8002236:	46bd      	mov	sp, r7
 8002238:	bc80      	pop	{r7}
 800223a:	4770      	bx	lr
 800223c:	40021000 	.word	0x40021000
 8002240:	40022000 	.word	0x40022000

08002244 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002244:	b480      	push	{r7}
 8002246:	b085      	sub	sp, #20
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800224c:	4b0a      	ldr	r3, [pc, #40]	@ (8002278 <RCC_Delay+0x34>)
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	4a0a      	ldr	r2, [pc, #40]	@ (800227c <RCC_Delay+0x38>)
 8002252:	fba2 2303 	umull	r2, r3, r2, r3
 8002256:	0a5b      	lsrs	r3, r3, #9
 8002258:	687a      	ldr	r2, [r7, #4]
 800225a:	fb02 f303 	mul.w	r3, r2, r3
 800225e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002260:	bf00      	nop
  }
  while (Delay --);
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	1e5a      	subs	r2, r3, #1
 8002266:	60fa      	str	r2, [r7, #12]
 8002268:	2b00      	cmp	r3, #0
 800226a:	d1f9      	bne.n	8002260 <RCC_Delay+0x1c>
}
 800226c:	bf00      	nop
 800226e:	bf00      	nop
 8002270:	3714      	adds	r7, #20
 8002272:	46bd      	mov	sp, r7
 8002274:	bc80      	pop	{r7}
 8002276:	4770      	bx	lr
 8002278:	20000008 	.word	0x20000008
 800227c:	10624dd3 	.word	0x10624dd3

08002280 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b082      	sub	sp, #8
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	2b00      	cmp	r3, #0
 800228c:	d101      	bne.n	8002292 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800228e:	2301      	movs	r3, #1
 8002290:	e041      	b.n	8002316 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002298:	b2db      	uxtb	r3, r3
 800229a:	2b00      	cmp	r3, #0
 800229c:	d106      	bne.n	80022ac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	2200      	movs	r2, #0
 80022a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80022a6:	6878      	ldr	r0, [r7, #4]
 80022a8:	f7fe fdda 	bl	8000e60 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	2202      	movs	r2, #2
 80022b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681a      	ldr	r2, [r3, #0]
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	3304      	adds	r3, #4
 80022bc:	4619      	mov	r1, r3
 80022be:	4610      	mov	r0, r2
 80022c0:	f000 faa6 	bl	8002810 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	2201      	movs	r2, #1
 80022c8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	2201      	movs	r2, #1
 80022d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2201      	movs	r2, #1
 80022d8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	2201      	movs	r2, #1
 80022e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	2201      	movs	r2, #1
 80022e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	2201      	movs	r2, #1
 80022f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	2201      	movs	r2, #1
 80022f8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	2201      	movs	r2, #1
 8002300:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	2201      	movs	r2, #1
 8002308:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	2201      	movs	r2, #1
 8002310:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002314:	2300      	movs	r3, #0
}
 8002316:	4618      	mov	r0, r3
 8002318:	3708      	adds	r7, #8
 800231a:	46bd      	mov	sp, r7
 800231c:	bd80      	pop	{r7, pc}
	...

08002320 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8002320:	b480      	push	{r7}
 8002322:	b085      	sub	sp, #20
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800232e:	b2db      	uxtb	r3, r3
 8002330:	2b01      	cmp	r3, #1
 8002332:	d001      	beq.n	8002338 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8002334:	2301      	movs	r3, #1
 8002336:	e032      	b.n	800239e <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	2202      	movs	r2, #2
 800233c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	4a18      	ldr	r2, [pc, #96]	@ (80023a8 <HAL_TIM_Base_Start+0x88>)
 8002346:	4293      	cmp	r3, r2
 8002348:	d00e      	beq.n	8002368 <HAL_TIM_Base_Start+0x48>
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002352:	d009      	beq.n	8002368 <HAL_TIM_Base_Start+0x48>
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	4a14      	ldr	r2, [pc, #80]	@ (80023ac <HAL_TIM_Base_Start+0x8c>)
 800235a:	4293      	cmp	r3, r2
 800235c:	d004      	beq.n	8002368 <HAL_TIM_Base_Start+0x48>
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	4a13      	ldr	r2, [pc, #76]	@ (80023b0 <HAL_TIM_Base_Start+0x90>)
 8002364:	4293      	cmp	r3, r2
 8002366:	d111      	bne.n	800238c <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	689b      	ldr	r3, [r3, #8]
 800236e:	f003 0307 	and.w	r3, r3, #7
 8002372:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	2b06      	cmp	r3, #6
 8002378:	d010      	beq.n	800239c <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	681a      	ldr	r2, [r3, #0]
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f042 0201 	orr.w	r2, r2, #1
 8002388:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800238a:	e007      	b.n	800239c <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	681a      	ldr	r2, [r3, #0]
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f042 0201 	orr.w	r2, r2, #1
 800239a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800239c:	2300      	movs	r3, #0
}
 800239e:	4618      	mov	r0, r3
 80023a0:	3714      	adds	r7, #20
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bc80      	pop	{r7}
 80023a6:	4770      	bx	lr
 80023a8:	40012c00 	.word	0x40012c00
 80023ac:	40000400 	.word	0x40000400
 80023b0:	40000800 	.word	0x40000800

080023b4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80023b4:	b480      	push	{r7}
 80023b6:	b085      	sub	sp, #20
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80023c2:	b2db      	uxtb	r3, r3
 80023c4:	2b01      	cmp	r3, #1
 80023c6:	d001      	beq.n	80023cc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80023c8:	2301      	movs	r3, #1
 80023ca:	e03a      	b.n	8002442 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	2202      	movs	r2, #2
 80023d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	68da      	ldr	r2, [r3, #12]
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f042 0201 	orr.w	r2, r2, #1
 80023e2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	4a18      	ldr	r2, [pc, #96]	@ (800244c <HAL_TIM_Base_Start_IT+0x98>)
 80023ea:	4293      	cmp	r3, r2
 80023ec:	d00e      	beq.n	800240c <HAL_TIM_Base_Start_IT+0x58>
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80023f6:	d009      	beq.n	800240c <HAL_TIM_Base_Start_IT+0x58>
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	4a14      	ldr	r2, [pc, #80]	@ (8002450 <HAL_TIM_Base_Start_IT+0x9c>)
 80023fe:	4293      	cmp	r3, r2
 8002400:	d004      	beq.n	800240c <HAL_TIM_Base_Start_IT+0x58>
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	4a13      	ldr	r2, [pc, #76]	@ (8002454 <HAL_TIM_Base_Start_IT+0xa0>)
 8002408:	4293      	cmp	r3, r2
 800240a:	d111      	bne.n	8002430 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	689b      	ldr	r3, [r3, #8]
 8002412:	f003 0307 	and.w	r3, r3, #7
 8002416:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	2b06      	cmp	r3, #6
 800241c:	d010      	beq.n	8002440 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	681a      	ldr	r2, [r3, #0]
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	f042 0201 	orr.w	r2, r2, #1
 800242c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800242e:	e007      	b.n	8002440 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	681a      	ldr	r2, [r3, #0]
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f042 0201 	orr.w	r2, r2, #1
 800243e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002440:	2300      	movs	r3, #0
}
 8002442:	4618      	mov	r0, r3
 8002444:	3714      	adds	r7, #20
 8002446:	46bd      	mov	sp, r7
 8002448:	bc80      	pop	{r7}
 800244a:	4770      	bx	lr
 800244c:	40012c00 	.word	0x40012c00
 8002450:	40000400 	.word	0x40000400
 8002454:	40000800 	.word	0x40000800

08002458 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b084      	sub	sp, #16
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	68db      	ldr	r3, [r3, #12]
 8002466:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	691b      	ldr	r3, [r3, #16]
 800246e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002470:	68bb      	ldr	r3, [r7, #8]
 8002472:	f003 0302 	and.w	r3, r3, #2
 8002476:	2b00      	cmp	r3, #0
 8002478:	d020      	beq.n	80024bc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	f003 0302 	and.w	r3, r3, #2
 8002480:	2b00      	cmp	r3, #0
 8002482:	d01b      	beq.n	80024bc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f06f 0202 	mvn.w	r2, #2
 800248c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	2201      	movs	r2, #1
 8002492:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	699b      	ldr	r3, [r3, #24]
 800249a:	f003 0303 	and.w	r3, r3, #3
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d003      	beq.n	80024aa <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80024a2:	6878      	ldr	r0, [r7, #4]
 80024a4:	f000 f998 	bl	80027d8 <HAL_TIM_IC_CaptureCallback>
 80024a8:	e005      	b.n	80024b6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80024aa:	6878      	ldr	r0, [r7, #4]
 80024ac:	f000 f98b 	bl	80027c6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024b0:	6878      	ldr	r0, [r7, #4]
 80024b2:	f000 f99a 	bl	80027ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	2200      	movs	r2, #0
 80024ba:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80024bc:	68bb      	ldr	r3, [r7, #8]
 80024be:	f003 0304 	and.w	r3, r3, #4
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d020      	beq.n	8002508 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	f003 0304 	and.w	r3, r3, #4
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d01b      	beq.n	8002508 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f06f 0204 	mvn.w	r2, #4
 80024d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	2202      	movs	r2, #2
 80024de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	699b      	ldr	r3, [r3, #24]
 80024e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d003      	beq.n	80024f6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80024ee:	6878      	ldr	r0, [r7, #4]
 80024f0:	f000 f972 	bl	80027d8 <HAL_TIM_IC_CaptureCallback>
 80024f4:	e005      	b.n	8002502 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80024f6:	6878      	ldr	r0, [r7, #4]
 80024f8:	f000 f965 	bl	80027c6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80024fc:	6878      	ldr	r0, [r7, #4]
 80024fe:	f000 f974 	bl	80027ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	2200      	movs	r2, #0
 8002506:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002508:	68bb      	ldr	r3, [r7, #8]
 800250a:	f003 0308 	and.w	r3, r3, #8
 800250e:	2b00      	cmp	r3, #0
 8002510:	d020      	beq.n	8002554 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	f003 0308 	and.w	r3, r3, #8
 8002518:	2b00      	cmp	r3, #0
 800251a:	d01b      	beq.n	8002554 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f06f 0208 	mvn.w	r2, #8
 8002524:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	2204      	movs	r2, #4
 800252a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	69db      	ldr	r3, [r3, #28]
 8002532:	f003 0303 	and.w	r3, r3, #3
 8002536:	2b00      	cmp	r3, #0
 8002538:	d003      	beq.n	8002542 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800253a:	6878      	ldr	r0, [r7, #4]
 800253c:	f000 f94c 	bl	80027d8 <HAL_TIM_IC_CaptureCallback>
 8002540:	e005      	b.n	800254e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002542:	6878      	ldr	r0, [r7, #4]
 8002544:	f000 f93f 	bl	80027c6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002548:	6878      	ldr	r0, [r7, #4]
 800254a:	f000 f94e 	bl	80027ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	2200      	movs	r2, #0
 8002552:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002554:	68bb      	ldr	r3, [r7, #8]
 8002556:	f003 0310 	and.w	r3, r3, #16
 800255a:	2b00      	cmp	r3, #0
 800255c:	d020      	beq.n	80025a0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	f003 0310 	and.w	r3, r3, #16
 8002564:	2b00      	cmp	r3, #0
 8002566:	d01b      	beq.n	80025a0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	f06f 0210 	mvn.w	r2, #16
 8002570:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	2208      	movs	r2, #8
 8002576:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	69db      	ldr	r3, [r3, #28]
 800257e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002582:	2b00      	cmp	r3, #0
 8002584:	d003      	beq.n	800258e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002586:	6878      	ldr	r0, [r7, #4]
 8002588:	f000 f926 	bl	80027d8 <HAL_TIM_IC_CaptureCallback>
 800258c:	e005      	b.n	800259a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800258e:	6878      	ldr	r0, [r7, #4]
 8002590:	f000 f919 	bl	80027c6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002594:	6878      	ldr	r0, [r7, #4]
 8002596:	f000 f928 	bl	80027ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	2200      	movs	r2, #0
 800259e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80025a0:	68bb      	ldr	r3, [r7, #8]
 80025a2:	f003 0301 	and.w	r3, r3, #1
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d00c      	beq.n	80025c4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	f003 0301 	and.w	r3, r3, #1
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d007      	beq.n	80025c4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	f06f 0201 	mvn.w	r2, #1
 80025bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80025be:	6878      	ldr	r0, [r7, #4]
 80025c0:	f7fe fbe4 	bl	8000d8c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80025c4:	68bb      	ldr	r3, [r7, #8]
 80025c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d00c      	beq.n	80025e8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d007      	beq.n	80025e8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80025e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80025e2:	6878      	ldr	r0, [r7, #4]
 80025e4:	f000 fa7f 	bl	8002ae6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80025e8:	68bb      	ldr	r3, [r7, #8]
 80025ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d00c      	beq.n	800260c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d007      	beq.n	800260c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002604:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002606:	6878      	ldr	r0, [r7, #4]
 8002608:	f000 f8f8 	bl	80027fc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800260c:	68bb      	ldr	r3, [r7, #8]
 800260e:	f003 0320 	and.w	r3, r3, #32
 8002612:	2b00      	cmp	r3, #0
 8002614:	d00c      	beq.n	8002630 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	f003 0320 	and.w	r3, r3, #32
 800261c:	2b00      	cmp	r3, #0
 800261e:	d007      	beq.n	8002630 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f06f 0220 	mvn.w	r2, #32
 8002628:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800262a:	6878      	ldr	r0, [r7, #4]
 800262c:	f000 fa52 	bl	8002ad4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002630:	bf00      	nop
 8002632:	3710      	adds	r7, #16
 8002634:	46bd      	mov	sp, r7
 8002636:	bd80      	pop	{r7, pc}

08002638 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b084      	sub	sp, #16
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
 8002640:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002642:	2300      	movs	r3, #0
 8002644:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800264c:	2b01      	cmp	r3, #1
 800264e:	d101      	bne.n	8002654 <HAL_TIM_ConfigClockSource+0x1c>
 8002650:	2302      	movs	r3, #2
 8002652:	e0b4      	b.n	80027be <HAL_TIM_ConfigClockSource+0x186>
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	2201      	movs	r2, #1
 8002658:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	2202      	movs	r2, #2
 8002660:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	689b      	ldr	r3, [r3, #8]
 800266a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800266c:	68bb      	ldr	r3, [r7, #8]
 800266e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002672:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002674:	68bb      	ldr	r3, [r7, #8]
 8002676:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800267a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	68ba      	ldr	r2, [r7, #8]
 8002682:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002684:	683b      	ldr	r3, [r7, #0]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800268c:	d03e      	beq.n	800270c <HAL_TIM_ConfigClockSource+0xd4>
 800268e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002692:	f200 8087 	bhi.w	80027a4 <HAL_TIM_ConfigClockSource+0x16c>
 8002696:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800269a:	f000 8086 	beq.w	80027aa <HAL_TIM_ConfigClockSource+0x172>
 800269e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80026a2:	d87f      	bhi.n	80027a4 <HAL_TIM_ConfigClockSource+0x16c>
 80026a4:	2b70      	cmp	r3, #112	@ 0x70
 80026a6:	d01a      	beq.n	80026de <HAL_TIM_ConfigClockSource+0xa6>
 80026a8:	2b70      	cmp	r3, #112	@ 0x70
 80026aa:	d87b      	bhi.n	80027a4 <HAL_TIM_ConfigClockSource+0x16c>
 80026ac:	2b60      	cmp	r3, #96	@ 0x60
 80026ae:	d050      	beq.n	8002752 <HAL_TIM_ConfigClockSource+0x11a>
 80026b0:	2b60      	cmp	r3, #96	@ 0x60
 80026b2:	d877      	bhi.n	80027a4 <HAL_TIM_ConfigClockSource+0x16c>
 80026b4:	2b50      	cmp	r3, #80	@ 0x50
 80026b6:	d03c      	beq.n	8002732 <HAL_TIM_ConfigClockSource+0xfa>
 80026b8:	2b50      	cmp	r3, #80	@ 0x50
 80026ba:	d873      	bhi.n	80027a4 <HAL_TIM_ConfigClockSource+0x16c>
 80026bc:	2b40      	cmp	r3, #64	@ 0x40
 80026be:	d058      	beq.n	8002772 <HAL_TIM_ConfigClockSource+0x13a>
 80026c0:	2b40      	cmp	r3, #64	@ 0x40
 80026c2:	d86f      	bhi.n	80027a4 <HAL_TIM_ConfigClockSource+0x16c>
 80026c4:	2b30      	cmp	r3, #48	@ 0x30
 80026c6:	d064      	beq.n	8002792 <HAL_TIM_ConfigClockSource+0x15a>
 80026c8:	2b30      	cmp	r3, #48	@ 0x30
 80026ca:	d86b      	bhi.n	80027a4 <HAL_TIM_ConfigClockSource+0x16c>
 80026cc:	2b20      	cmp	r3, #32
 80026ce:	d060      	beq.n	8002792 <HAL_TIM_ConfigClockSource+0x15a>
 80026d0:	2b20      	cmp	r3, #32
 80026d2:	d867      	bhi.n	80027a4 <HAL_TIM_ConfigClockSource+0x16c>
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d05c      	beq.n	8002792 <HAL_TIM_ConfigClockSource+0x15a>
 80026d8:	2b10      	cmp	r3, #16
 80026da:	d05a      	beq.n	8002792 <HAL_TIM_ConfigClockSource+0x15a>
 80026dc:	e062      	b.n	80027a4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80026e2:	683b      	ldr	r3, [r7, #0]
 80026e4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80026e6:	683b      	ldr	r3, [r7, #0]
 80026e8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80026ea:	683b      	ldr	r3, [r7, #0]
 80026ec:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80026ee:	f000 f974 	bl	80029da <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	689b      	ldr	r3, [r3, #8]
 80026f8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80026fa:	68bb      	ldr	r3, [r7, #8]
 80026fc:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002700:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	68ba      	ldr	r2, [r7, #8]
 8002708:	609a      	str	r2, [r3, #8]
      break;
 800270a:	e04f      	b.n	80027ac <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002710:	683b      	ldr	r3, [r7, #0]
 8002712:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002714:	683b      	ldr	r3, [r7, #0]
 8002716:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002718:	683b      	ldr	r3, [r7, #0]
 800271a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800271c:	f000 f95d 	bl	80029da <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	689a      	ldr	r2, [r3, #8]
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800272e:	609a      	str	r2, [r3, #8]
      break;
 8002730:	e03c      	b.n	80027ac <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800273e:	461a      	mov	r2, r3
 8002740:	f000 f8d4 	bl	80028ec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	2150      	movs	r1, #80	@ 0x50
 800274a:	4618      	mov	r0, r3
 800274c:	f000 f92b 	bl	80029a6 <TIM_ITRx_SetConfig>
      break;
 8002750:	e02c      	b.n	80027ac <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800275e:	461a      	mov	r2, r3
 8002760:	f000 f8f2 	bl	8002948 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	2160      	movs	r1, #96	@ 0x60
 800276a:	4618      	mov	r0, r3
 800276c:	f000 f91b 	bl	80029a6 <TIM_ITRx_SetConfig>
      break;
 8002770:	e01c      	b.n	80027ac <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800277e:	461a      	mov	r2, r3
 8002780:	f000 f8b4 	bl	80028ec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	2140      	movs	r1, #64	@ 0x40
 800278a:	4618      	mov	r0, r3
 800278c:	f000 f90b 	bl	80029a6 <TIM_ITRx_SetConfig>
      break;
 8002790:	e00c      	b.n	80027ac <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681a      	ldr	r2, [r3, #0]
 8002796:	683b      	ldr	r3, [r7, #0]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	4619      	mov	r1, r3
 800279c:	4610      	mov	r0, r2
 800279e:	f000 f902 	bl	80029a6 <TIM_ITRx_SetConfig>
      break;
 80027a2:	e003      	b.n	80027ac <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80027a4:	2301      	movs	r3, #1
 80027a6:	73fb      	strb	r3, [r7, #15]
      break;
 80027a8:	e000      	b.n	80027ac <HAL_TIM_ConfigClockSource+0x174>
      break;
 80027aa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	2201      	movs	r2, #1
 80027b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	2200      	movs	r2, #0
 80027b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80027bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80027be:	4618      	mov	r0, r3
 80027c0:	3710      	adds	r7, #16
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bd80      	pop	{r7, pc}

080027c6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80027c6:	b480      	push	{r7}
 80027c8:	b083      	sub	sp, #12
 80027ca:	af00      	add	r7, sp, #0
 80027cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80027ce:	bf00      	nop
 80027d0:	370c      	adds	r7, #12
 80027d2:	46bd      	mov	sp, r7
 80027d4:	bc80      	pop	{r7}
 80027d6:	4770      	bx	lr

080027d8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80027d8:	b480      	push	{r7}
 80027da:	b083      	sub	sp, #12
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80027e0:	bf00      	nop
 80027e2:	370c      	adds	r7, #12
 80027e4:	46bd      	mov	sp, r7
 80027e6:	bc80      	pop	{r7}
 80027e8:	4770      	bx	lr

080027ea <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80027ea:	b480      	push	{r7}
 80027ec:	b083      	sub	sp, #12
 80027ee:	af00      	add	r7, sp, #0
 80027f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80027f2:	bf00      	nop
 80027f4:	370c      	adds	r7, #12
 80027f6:	46bd      	mov	sp, r7
 80027f8:	bc80      	pop	{r7}
 80027fa:	4770      	bx	lr

080027fc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80027fc:	b480      	push	{r7}
 80027fe:	b083      	sub	sp, #12
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002804:	bf00      	nop
 8002806:	370c      	adds	r7, #12
 8002808:	46bd      	mov	sp, r7
 800280a:	bc80      	pop	{r7}
 800280c:	4770      	bx	lr
	...

08002810 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002810:	b480      	push	{r7}
 8002812:	b085      	sub	sp, #20
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
 8002818:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	4a2f      	ldr	r2, [pc, #188]	@ (80028e0 <TIM_Base_SetConfig+0xd0>)
 8002824:	4293      	cmp	r3, r2
 8002826:	d00b      	beq.n	8002840 <TIM_Base_SetConfig+0x30>
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800282e:	d007      	beq.n	8002840 <TIM_Base_SetConfig+0x30>
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	4a2c      	ldr	r2, [pc, #176]	@ (80028e4 <TIM_Base_SetConfig+0xd4>)
 8002834:	4293      	cmp	r3, r2
 8002836:	d003      	beq.n	8002840 <TIM_Base_SetConfig+0x30>
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	4a2b      	ldr	r2, [pc, #172]	@ (80028e8 <TIM_Base_SetConfig+0xd8>)
 800283c:	4293      	cmp	r3, r2
 800283e:	d108      	bne.n	8002852 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002846:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002848:	683b      	ldr	r3, [r7, #0]
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	68fa      	ldr	r2, [r7, #12]
 800284e:	4313      	orrs	r3, r2
 8002850:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	4a22      	ldr	r2, [pc, #136]	@ (80028e0 <TIM_Base_SetConfig+0xd0>)
 8002856:	4293      	cmp	r3, r2
 8002858:	d00b      	beq.n	8002872 <TIM_Base_SetConfig+0x62>
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002860:	d007      	beq.n	8002872 <TIM_Base_SetConfig+0x62>
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	4a1f      	ldr	r2, [pc, #124]	@ (80028e4 <TIM_Base_SetConfig+0xd4>)
 8002866:	4293      	cmp	r3, r2
 8002868:	d003      	beq.n	8002872 <TIM_Base_SetConfig+0x62>
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	4a1e      	ldr	r2, [pc, #120]	@ (80028e8 <TIM_Base_SetConfig+0xd8>)
 800286e:	4293      	cmp	r3, r2
 8002870:	d108      	bne.n	8002884 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002878:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800287a:	683b      	ldr	r3, [r7, #0]
 800287c:	68db      	ldr	r3, [r3, #12]
 800287e:	68fa      	ldr	r2, [r7, #12]
 8002880:	4313      	orrs	r3, r2
 8002882:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800288a:	683b      	ldr	r3, [r7, #0]
 800288c:	695b      	ldr	r3, [r3, #20]
 800288e:	4313      	orrs	r3, r2
 8002890:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	68fa      	ldr	r2, [r7, #12]
 8002896:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002898:	683b      	ldr	r3, [r7, #0]
 800289a:	689a      	ldr	r2, [r3, #8]
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	681a      	ldr	r2, [r3, #0]
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	4a0d      	ldr	r2, [pc, #52]	@ (80028e0 <TIM_Base_SetConfig+0xd0>)
 80028ac:	4293      	cmp	r3, r2
 80028ae:	d103      	bne.n	80028b8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80028b0:	683b      	ldr	r3, [r7, #0]
 80028b2:	691a      	ldr	r2, [r3, #16]
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	2201      	movs	r2, #1
 80028bc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	691b      	ldr	r3, [r3, #16]
 80028c2:	f003 0301 	and.w	r3, r3, #1
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d005      	beq.n	80028d6 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	691b      	ldr	r3, [r3, #16]
 80028ce:	f023 0201 	bic.w	r2, r3, #1
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	611a      	str	r2, [r3, #16]
  }
}
 80028d6:	bf00      	nop
 80028d8:	3714      	adds	r7, #20
 80028da:	46bd      	mov	sp, r7
 80028dc:	bc80      	pop	{r7}
 80028de:	4770      	bx	lr
 80028e0:	40012c00 	.word	0x40012c00
 80028e4:	40000400 	.word	0x40000400
 80028e8:	40000800 	.word	0x40000800

080028ec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80028ec:	b480      	push	{r7}
 80028ee:	b087      	sub	sp, #28
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	60f8      	str	r0, [r7, #12]
 80028f4:	60b9      	str	r1, [r7, #8]
 80028f6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	6a1b      	ldr	r3, [r3, #32]
 80028fc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	6a1b      	ldr	r3, [r3, #32]
 8002902:	f023 0201 	bic.w	r2, r3, #1
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	699b      	ldr	r3, [r3, #24]
 800290e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002910:	693b      	ldr	r3, [r7, #16]
 8002912:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002916:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	011b      	lsls	r3, r3, #4
 800291c:	693a      	ldr	r2, [r7, #16]
 800291e:	4313      	orrs	r3, r2
 8002920:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002922:	697b      	ldr	r3, [r7, #20]
 8002924:	f023 030a 	bic.w	r3, r3, #10
 8002928:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800292a:	697a      	ldr	r2, [r7, #20]
 800292c:	68bb      	ldr	r3, [r7, #8]
 800292e:	4313      	orrs	r3, r2
 8002930:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	693a      	ldr	r2, [r7, #16]
 8002936:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	697a      	ldr	r2, [r7, #20]
 800293c:	621a      	str	r2, [r3, #32]
}
 800293e:	bf00      	nop
 8002940:	371c      	adds	r7, #28
 8002942:	46bd      	mov	sp, r7
 8002944:	bc80      	pop	{r7}
 8002946:	4770      	bx	lr

08002948 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002948:	b480      	push	{r7}
 800294a:	b087      	sub	sp, #28
 800294c:	af00      	add	r7, sp, #0
 800294e:	60f8      	str	r0, [r7, #12]
 8002950:	60b9      	str	r1, [r7, #8]
 8002952:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	6a1b      	ldr	r3, [r3, #32]
 8002958:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	6a1b      	ldr	r3, [r3, #32]
 800295e:	f023 0210 	bic.w	r2, r3, #16
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	699b      	ldr	r3, [r3, #24]
 800296a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800296c:	693b      	ldr	r3, [r7, #16]
 800296e:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002972:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	031b      	lsls	r3, r3, #12
 8002978:	693a      	ldr	r2, [r7, #16]
 800297a:	4313      	orrs	r3, r2
 800297c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800297e:	697b      	ldr	r3, [r7, #20]
 8002980:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002984:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002986:	68bb      	ldr	r3, [r7, #8]
 8002988:	011b      	lsls	r3, r3, #4
 800298a:	697a      	ldr	r2, [r7, #20]
 800298c:	4313      	orrs	r3, r2
 800298e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	693a      	ldr	r2, [r7, #16]
 8002994:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	697a      	ldr	r2, [r7, #20]
 800299a:	621a      	str	r2, [r3, #32]
}
 800299c:	bf00      	nop
 800299e:	371c      	adds	r7, #28
 80029a0:	46bd      	mov	sp, r7
 80029a2:	bc80      	pop	{r7}
 80029a4:	4770      	bx	lr

080029a6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80029a6:	b480      	push	{r7}
 80029a8:	b085      	sub	sp, #20
 80029aa:	af00      	add	r7, sp, #0
 80029ac:	6078      	str	r0, [r7, #4]
 80029ae:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	689b      	ldr	r3, [r3, #8]
 80029b4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80029bc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80029be:	683a      	ldr	r2, [r7, #0]
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	4313      	orrs	r3, r2
 80029c4:	f043 0307 	orr.w	r3, r3, #7
 80029c8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	68fa      	ldr	r2, [r7, #12]
 80029ce:	609a      	str	r2, [r3, #8]
}
 80029d0:	bf00      	nop
 80029d2:	3714      	adds	r7, #20
 80029d4:	46bd      	mov	sp, r7
 80029d6:	bc80      	pop	{r7}
 80029d8:	4770      	bx	lr

080029da <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80029da:	b480      	push	{r7}
 80029dc:	b087      	sub	sp, #28
 80029de:	af00      	add	r7, sp, #0
 80029e0:	60f8      	str	r0, [r7, #12]
 80029e2:	60b9      	str	r1, [r7, #8]
 80029e4:	607a      	str	r2, [r7, #4]
 80029e6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	689b      	ldr	r3, [r3, #8]
 80029ec:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80029ee:	697b      	ldr	r3, [r7, #20]
 80029f0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80029f4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	021a      	lsls	r2, r3, #8
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	431a      	orrs	r2, r3
 80029fe:	68bb      	ldr	r3, [r7, #8]
 8002a00:	4313      	orrs	r3, r2
 8002a02:	697a      	ldr	r2, [r7, #20]
 8002a04:	4313      	orrs	r3, r2
 8002a06:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	697a      	ldr	r2, [r7, #20]
 8002a0c:	609a      	str	r2, [r3, #8]
}
 8002a0e:	bf00      	nop
 8002a10:	371c      	adds	r7, #28
 8002a12:	46bd      	mov	sp, r7
 8002a14:	bc80      	pop	{r7}
 8002a16:	4770      	bx	lr

08002a18 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	b085      	sub	sp, #20
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
 8002a20:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002a28:	2b01      	cmp	r3, #1
 8002a2a:	d101      	bne.n	8002a30 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002a2c:	2302      	movs	r3, #2
 8002a2e:	e046      	b.n	8002abe <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2201      	movs	r2, #1
 8002a34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	2202      	movs	r2, #2
 8002a3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	685b      	ldr	r3, [r3, #4]
 8002a46:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	689b      	ldr	r3, [r3, #8]
 8002a4e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002a56:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002a58:	683b      	ldr	r3, [r7, #0]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	68fa      	ldr	r2, [r7, #12]
 8002a5e:	4313      	orrs	r3, r2
 8002a60:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	68fa      	ldr	r2, [r7, #12]
 8002a68:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	4a16      	ldr	r2, [pc, #88]	@ (8002ac8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8002a70:	4293      	cmp	r3, r2
 8002a72:	d00e      	beq.n	8002a92 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002a7c:	d009      	beq.n	8002a92 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	4a12      	ldr	r2, [pc, #72]	@ (8002acc <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8002a84:	4293      	cmp	r3, r2
 8002a86:	d004      	beq.n	8002a92 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	4a10      	ldr	r2, [pc, #64]	@ (8002ad0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8002a8e:	4293      	cmp	r3, r2
 8002a90:	d10c      	bne.n	8002aac <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002a92:	68bb      	ldr	r3, [r7, #8]
 8002a94:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002a98:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002a9a:	683b      	ldr	r3, [r7, #0]
 8002a9c:	685b      	ldr	r3, [r3, #4]
 8002a9e:	68ba      	ldr	r2, [r7, #8]
 8002aa0:	4313      	orrs	r3, r2
 8002aa2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	68ba      	ldr	r2, [r7, #8]
 8002aaa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	2201      	movs	r2, #1
 8002ab0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002abc:	2300      	movs	r3, #0
}
 8002abe:	4618      	mov	r0, r3
 8002ac0:	3714      	adds	r7, #20
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	bc80      	pop	{r7}
 8002ac6:	4770      	bx	lr
 8002ac8:	40012c00 	.word	0x40012c00
 8002acc:	40000400 	.word	0x40000400
 8002ad0:	40000800 	.word	0x40000800

08002ad4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002ad4:	b480      	push	{r7}
 8002ad6:	b083      	sub	sp, #12
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002adc:	bf00      	nop
 8002ade:	370c      	adds	r7, #12
 8002ae0:	46bd      	mov	sp, r7
 8002ae2:	bc80      	pop	{r7}
 8002ae4:	4770      	bx	lr

08002ae6 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002ae6:	b480      	push	{r7}
 8002ae8:	b083      	sub	sp, #12
 8002aea:	af00      	add	r7, sp, #0
 8002aec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002aee:	bf00      	nop
 8002af0:	370c      	adds	r7, #12
 8002af2:	46bd      	mov	sp, r7
 8002af4:	bc80      	pop	{r7}
 8002af6:	4770      	bx	lr

08002af8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	b082      	sub	sp, #8
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d101      	bne.n	8002b0a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002b06:	2301      	movs	r3, #1
 8002b08:	e042      	b.n	8002b90 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002b10:	b2db      	uxtb	r3, r3
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d106      	bne.n	8002b24 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	2200      	movs	r2, #0
 8002b1a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002b1e:	6878      	ldr	r0, [r7, #4]
 8002b20:	f7fe f9bc 	bl	8000e9c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	2224      	movs	r2, #36	@ 0x24
 8002b28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	68da      	ldr	r2, [r3, #12]
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002b3a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002b3c:	6878      	ldr	r0, [r7, #4]
 8002b3e:	f000 fdb7 	bl	80036b0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	691a      	ldr	r2, [r3, #16]
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002b50:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	695a      	ldr	r2, [r3, #20]
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002b60:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	68da      	ldr	r2, [r3, #12]
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002b70:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	2200      	movs	r2, #0
 8002b76:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	2220      	movs	r2, #32
 8002b7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2220      	movs	r2, #32
 8002b84:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	2200      	movs	r2, #0
 8002b8c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002b8e:	2300      	movs	r3, #0
}
 8002b90:	4618      	mov	r0, r3
 8002b92:	3708      	adds	r7, #8
 8002b94:	46bd      	mov	sp, r7
 8002b96:	bd80      	pop	{r7, pc}

08002b98 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b08a      	sub	sp, #40	@ 0x28
 8002b9c:	af02      	add	r7, sp, #8
 8002b9e:	60f8      	str	r0, [r7, #12]
 8002ba0:	60b9      	str	r1, [r7, #8]
 8002ba2:	603b      	str	r3, [r7, #0]
 8002ba4:	4613      	mov	r3, r2
 8002ba6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002ba8:	2300      	movs	r3, #0
 8002baa:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002bb2:	b2db      	uxtb	r3, r3
 8002bb4:	2b20      	cmp	r3, #32
 8002bb6:	d175      	bne.n	8002ca4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002bb8:	68bb      	ldr	r3, [r7, #8]
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d002      	beq.n	8002bc4 <HAL_UART_Transmit+0x2c>
 8002bbe:	88fb      	ldrh	r3, [r7, #6]
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d101      	bne.n	8002bc8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002bc4:	2301      	movs	r3, #1
 8002bc6:	e06e      	b.n	8002ca6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	2200      	movs	r2, #0
 8002bcc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	2221      	movs	r2, #33	@ 0x21
 8002bd2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002bd6:	f7fe fb7b 	bl	80012d0 <HAL_GetTick>
 8002bda:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	88fa      	ldrh	r2, [r7, #6]
 8002be0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	88fa      	ldrh	r2, [r7, #6]
 8002be6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	689b      	ldr	r3, [r3, #8]
 8002bec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002bf0:	d108      	bne.n	8002c04 <HAL_UART_Transmit+0x6c>
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	691b      	ldr	r3, [r3, #16]
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d104      	bne.n	8002c04 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002bfe:	68bb      	ldr	r3, [r7, #8]
 8002c00:	61bb      	str	r3, [r7, #24]
 8002c02:	e003      	b.n	8002c0c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002c04:	68bb      	ldr	r3, [r7, #8]
 8002c06:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002c08:	2300      	movs	r3, #0
 8002c0a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002c0c:	e02e      	b.n	8002c6c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002c0e:	683b      	ldr	r3, [r7, #0]
 8002c10:	9300      	str	r3, [sp, #0]
 8002c12:	697b      	ldr	r3, [r7, #20]
 8002c14:	2200      	movs	r2, #0
 8002c16:	2180      	movs	r1, #128	@ 0x80
 8002c18:	68f8      	ldr	r0, [r7, #12]
 8002c1a:	f000 fb1c 	bl	8003256 <UART_WaitOnFlagUntilTimeout>
 8002c1e:	4603      	mov	r3, r0
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d005      	beq.n	8002c30 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	2220      	movs	r2, #32
 8002c28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002c2c:	2303      	movs	r3, #3
 8002c2e:	e03a      	b.n	8002ca6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002c30:	69fb      	ldr	r3, [r7, #28]
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d10b      	bne.n	8002c4e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002c36:	69bb      	ldr	r3, [r7, #24]
 8002c38:	881b      	ldrh	r3, [r3, #0]
 8002c3a:	461a      	mov	r2, r3
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002c44:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002c46:	69bb      	ldr	r3, [r7, #24]
 8002c48:	3302      	adds	r3, #2
 8002c4a:	61bb      	str	r3, [r7, #24]
 8002c4c:	e007      	b.n	8002c5e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002c4e:	69fb      	ldr	r3, [r7, #28]
 8002c50:	781a      	ldrb	r2, [r3, #0]
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002c58:	69fb      	ldr	r3, [r7, #28]
 8002c5a:	3301      	adds	r3, #1
 8002c5c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002c62:	b29b      	uxth	r3, r3
 8002c64:	3b01      	subs	r3, #1
 8002c66:	b29a      	uxth	r2, r3
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002c70:	b29b      	uxth	r3, r3
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d1cb      	bne.n	8002c0e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	9300      	str	r3, [sp, #0]
 8002c7a:	697b      	ldr	r3, [r7, #20]
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	2140      	movs	r1, #64	@ 0x40
 8002c80:	68f8      	ldr	r0, [r7, #12]
 8002c82:	f000 fae8 	bl	8003256 <UART_WaitOnFlagUntilTimeout>
 8002c86:	4603      	mov	r3, r0
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d005      	beq.n	8002c98 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	2220      	movs	r2, #32
 8002c90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002c94:	2303      	movs	r3, #3
 8002c96:	e006      	b.n	8002ca6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	2220      	movs	r2, #32
 8002c9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	e000      	b.n	8002ca6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002ca4:	2302      	movs	r3, #2
  }
}
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	3720      	adds	r7, #32
 8002caa:	46bd      	mov	sp, r7
 8002cac:	bd80      	pop	{r7, pc}

08002cae <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002cae:	b580      	push	{r7, lr}
 8002cb0:	b084      	sub	sp, #16
 8002cb2:	af00      	add	r7, sp, #0
 8002cb4:	60f8      	str	r0, [r7, #12]
 8002cb6:	60b9      	str	r1, [r7, #8]
 8002cb8:	4613      	mov	r3, r2
 8002cba:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002cc2:	b2db      	uxtb	r3, r3
 8002cc4:	2b20      	cmp	r3, #32
 8002cc6:	d112      	bne.n	8002cee <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8002cc8:	68bb      	ldr	r3, [r7, #8]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d002      	beq.n	8002cd4 <HAL_UART_Receive_IT+0x26>
 8002cce:	88fb      	ldrh	r3, [r7, #6]
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d101      	bne.n	8002cd8 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8002cd4:	2301      	movs	r3, #1
 8002cd6:	e00b      	b.n	8002cf0 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	2200      	movs	r2, #0
 8002cdc:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8002cde:	88fb      	ldrh	r3, [r7, #6]
 8002ce0:	461a      	mov	r2, r3
 8002ce2:	68b9      	ldr	r1, [r7, #8]
 8002ce4:	68f8      	ldr	r0, [r7, #12]
 8002ce6:	f000 fb0f 	bl	8003308 <UART_Start_Receive_IT>
 8002cea:	4603      	mov	r3, r0
 8002cec:	e000      	b.n	8002cf0 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8002cee:	2302      	movs	r3, #2
  }
}
 8002cf0:	4618      	mov	r0, r3
 8002cf2:	3710      	adds	r7, #16
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	bd80      	pop	{r7, pc}

08002cf8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	b0ba      	sub	sp, #232	@ 0xe8
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	68db      	ldr	r3, [r3, #12]
 8002d10:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	695b      	ldr	r3, [r3, #20]
 8002d1a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8002d1e:	2300      	movs	r3, #0
 8002d20:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8002d24:	2300      	movs	r3, #0
 8002d26:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8002d2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002d2e:	f003 030f 	and.w	r3, r3, #15
 8002d32:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8002d36:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d10f      	bne.n	8002d5e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002d3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002d42:	f003 0320 	and.w	r3, r3, #32
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d009      	beq.n	8002d5e <HAL_UART_IRQHandler+0x66>
 8002d4a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002d4e:	f003 0320 	and.w	r3, r3, #32
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d003      	beq.n	8002d5e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8002d56:	6878      	ldr	r0, [r7, #4]
 8002d58:	f000 fbec 	bl	8003534 <UART_Receive_IT>
      return;
 8002d5c:	e25b      	b.n	8003216 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8002d5e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	f000 80de 	beq.w	8002f24 <HAL_UART_IRQHandler+0x22c>
 8002d68:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002d6c:	f003 0301 	and.w	r3, r3, #1
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d106      	bne.n	8002d82 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002d74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002d78:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	f000 80d1 	beq.w	8002f24 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002d82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002d86:	f003 0301 	and.w	r3, r3, #1
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d00b      	beq.n	8002da6 <HAL_UART_IRQHandler+0xae>
 8002d8e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002d92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d005      	beq.n	8002da6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d9e:	f043 0201 	orr.w	r2, r3, #1
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002da6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002daa:	f003 0304 	and.w	r3, r3, #4
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d00b      	beq.n	8002dca <HAL_UART_IRQHandler+0xd2>
 8002db2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002db6:	f003 0301 	and.w	r3, r3, #1
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d005      	beq.n	8002dca <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dc2:	f043 0202 	orr.w	r2, r3, #2
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002dca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002dce:	f003 0302 	and.w	r3, r3, #2
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d00b      	beq.n	8002dee <HAL_UART_IRQHandler+0xf6>
 8002dd6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002dda:	f003 0301 	and.w	r3, r3, #1
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d005      	beq.n	8002dee <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002de6:	f043 0204 	orr.w	r2, r3, #4
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002dee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002df2:	f003 0308 	and.w	r3, r3, #8
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d011      	beq.n	8002e1e <HAL_UART_IRQHandler+0x126>
 8002dfa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002dfe:	f003 0320 	and.w	r3, r3, #32
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d105      	bne.n	8002e12 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8002e06:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002e0a:	f003 0301 	and.w	r3, r3, #1
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d005      	beq.n	8002e1e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e16:	f043 0208 	orr.w	r2, r3, #8
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	f000 81f2 	beq.w	800320c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002e28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002e2c:	f003 0320 	and.w	r3, r3, #32
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d008      	beq.n	8002e46 <HAL_UART_IRQHandler+0x14e>
 8002e34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002e38:	f003 0320 	and.w	r3, r3, #32
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d002      	beq.n	8002e46 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002e40:	6878      	ldr	r0, [r7, #4]
 8002e42:	f000 fb77 	bl	8003534 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	695b      	ldr	r3, [r3, #20]
 8002e4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	bf14      	ite	ne
 8002e54:	2301      	movne	r3, #1
 8002e56:	2300      	moveq	r3, #0
 8002e58:	b2db      	uxtb	r3, r3
 8002e5a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e62:	f003 0308 	and.w	r3, r3, #8
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d103      	bne.n	8002e72 <HAL_UART_IRQHandler+0x17a>
 8002e6a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d04f      	beq.n	8002f12 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002e72:	6878      	ldr	r0, [r7, #4]
 8002e74:	f000 fa81 	bl	800337a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	695b      	ldr	r3, [r3, #20]
 8002e7e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d041      	beq.n	8002f0a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	3314      	adds	r3, #20
 8002e8c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e90:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002e94:	e853 3f00 	ldrex	r3, [r3]
 8002e98:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8002e9c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002ea0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002ea4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	3314      	adds	r3, #20
 8002eae:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8002eb2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8002eb6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002eba:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8002ebe:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8002ec2:	e841 2300 	strex	r3, r2, [r1]
 8002ec6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8002eca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d1d9      	bne.n	8002e86 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d013      	beq.n	8002f02 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ede:	4a7e      	ldr	r2, [pc, #504]	@ (80030d8 <HAL_UART_IRQHandler+0x3e0>)
 8002ee0:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	f7fe fb3a 	bl	8001560 <HAL_DMA_Abort_IT>
 8002eec:	4603      	mov	r3, r0
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d016      	beq.n	8002f20 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ef6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ef8:	687a      	ldr	r2, [r7, #4]
 8002efa:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002efc:	4610      	mov	r0, r2
 8002efe:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002f00:	e00e      	b.n	8002f20 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002f02:	6878      	ldr	r0, [r7, #4]
 8002f04:	f000 f993 	bl	800322e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002f08:	e00a      	b.n	8002f20 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002f0a:	6878      	ldr	r0, [r7, #4]
 8002f0c:	f000 f98f 	bl	800322e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002f10:	e006      	b.n	8002f20 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002f12:	6878      	ldr	r0, [r7, #4]
 8002f14:	f000 f98b 	bl	800322e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8002f1e:	e175      	b.n	800320c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002f20:	bf00      	nop
    return;
 8002f22:	e173      	b.n	800320c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f28:	2b01      	cmp	r3, #1
 8002f2a:	f040 814f 	bne.w	80031cc <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002f2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002f32:	f003 0310 	and.w	r3, r3, #16
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	f000 8148 	beq.w	80031cc <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8002f3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002f40:	f003 0310 	and.w	r3, r3, #16
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	f000 8141 	beq.w	80031cc <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002f4a:	2300      	movs	r3, #0
 8002f4c:	60bb      	str	r3, [r7, #8]
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	60bb      	str	r3, [r7, #8]
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	685b      	ldr	r3, [r3, #4]
 8002f5c:	60bb      	str	r3, [r7, #8]
 8002f5e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	695b      	ldr	r3, [r3, #20]
 8002f66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	f000 80b6 	beq.w	80030dc <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	685b      	ldr	r3, [r3, #4]
 8002f78:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002f7c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	f000 8145 	beq.w	8003210 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002f8a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002f8e:	429a      	cmp	r2, r3
 8002f90:	f080 813e 	bcs.w	8003210 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002f9a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002fa0:	699b      	ldr	r3, [r3, #24]
 8002fa2:	2b20      	cmp	r3, #32
 8002fa4:	f000 8088 	beq.w	80030b8 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	330c      	adds	r3, #12
 8002fae:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fb2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002fb6:	e853 3f00 	ldrex	r3, [r3]
 8002fba:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8002fbe:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002fc2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002fc6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	330c      	adds	r3, #12
 8002fd0:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8002fd4:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002fd8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fdc:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8002fe0:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002fe4:	e841 2300 	strex	r3, r2, [r1]
 8002fe8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8002fec:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d1d9      	bne.n	8002fa8 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	3314      	adds	r3, #20
 8002ffa:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ffc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002ffe:	e853 3f00 	ldrex	r3, [r3]
 8003002:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003004:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003006:	f023 0301 	bic.w	r3, r3, #1
 800300a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	3314      	adds	r3, #20
 8003014:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003018:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800301c:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800301e:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003020:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003024:	e841 2300 	strex	r3, r2, [r1]
 8003028:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800302a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800302c:	2b00      	cmp	r3, #0
 800302e:	d1e1      	bne.n	8002ff4 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	3314      	adds	r3, #20
 8003036:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003038:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800303a:	e853 3f00 	ldrex	r3, [r3]
 800303e:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003040:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003042:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003046:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	3314      	adds	r3, #20
 8003050:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003054:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003056:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003058:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800305a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800305c:	e841 2300 	strex	r3, r2, [r1]
 8003060:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003062:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003064:	2b00      	cmp	r3, #0
 8003066:	d1e3      	bne.n	8003030 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2220      	movs	r2, #32
 800306c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	2200      	movs	r2, #0
 8003074:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	330c      	adds	r3, #12
 800307c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800307e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003080:	e853 3f00 	ldrex	r3, [r3]
 8003084:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003086:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003088:	f023 0310 	bic.w	r3, r3, #16
 800308c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	330c      	adds	r3, #12
 8003096:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800309a:	65ba      	str	r2, [r7, #88]	@ 0x58
 800309c:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800309e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80030a0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80030a2:	e841 2300 	strex	r3, r2, [r1]
 80030a6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80030a8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d1e3      	bne.n	8003076 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030b2:	4618      	mov	r0, r3
 80030b4:	f7fe fa19 	bl	80014ea <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2202      	movs	r2, #2
 80030bc:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80030c6:	b29b      	uxth	r3, r3
 80030c8:	1ad3      	subs	r3, r2, r3
 80030ca:	b29b      	uxth	r3, r3
 80030cc:	4619      	mov	r1, r3
 80030ce:	6878      	ldr	r0, [r7, #4]
 80030d0:	f000 f8b6 	bl	8003240 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80030d4:	e09c      	b.n	8003210 <HAL_UART_IRQHandler+0x518>
 80030d6:	bf00      	nop
 80030d8:	0800343f 	.word	0x0800343f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80030e4:	b29b      	uxth	r3, r3
 80030e6:	1ad3      	subs	r3, r2, r3
 80030e8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80030f0:	b29b      	uxth	r3, r3
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	f000 808e 	beq.w	8003214 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80030f8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	f000 8089 	beq.w	8003214 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	330c      	adds	r3, #12
 8003108:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800310a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800310c:	e853 3f00 	ldrex	r3, [r3]
 8003110:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003112:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003114:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003118:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	330c      	adds	r3, #12
 8003122:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8003126:	647a      	str	r2, [r7, #68]	@ 0x44
 8003128:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800312a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800312c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800312e:	e841 2300 	strex	r3, r2, [r1]
 8003132:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003134:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003136:	2b00      	cmp	r3, #0
 8003138:	d1e3      	bne.n	8003102 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	3314      	adds	r3, #20
 8003140:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003142:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003144:	e853 3f00 	ldrex	r3, [r3]
 8003148:	623b      	str	r3, [r7, #32]
   return(result);
 800314a:	6a3b      	ldr	r3, [r7, #32]
 800314c:	f023 0301 	bic.w	r3, r3, #1
 8003150:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	3314      	adds	r3, #20
 800315a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800315e:	633a      	str	r2, [r7, #48]	@ 0x30
 8003160:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003162:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003164:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003166:	e841 2300 	strex	r3, r2, [r1]
 800316a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800316c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800316e:	2b00      	cmp	r3, #0
 8003170:	d1e3      	bne.n	800313a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	2220      	movs	r2, #32
 8003176:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	2200      	movs	r2, #0
 800317e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	330c      	adds	r3, #12
 8003186:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003188:	693b      	ldr	r3, [r7, #16]
 800318a:	e853 3f00 	ldrex	r3, [r3]
 800318e:	60fb      	str	r3, [r7, #12]
   return(result);
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	f023 0310 	bic.w	r3, r3, #16
 8003196:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	330c      	adds	r3, #12
 80031a0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80031a4:	61fa      	str	r2, [r7, #28]
 80031a6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80031a8:	69b9      	ldr	r1, [r7, #24]
 80031aa:	69fa      	ldr	r2, [r7, #28]
 80031ac:	e841 2300 	strex	r3, r2, [r1]
 80031b0:	617b      	str	r3, [r7, #20]
   return(result);
 80031b2:	697b      	ldr	r3, [r7, #20]
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d1e3      	bne.n	8003180 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2202      	movs	r2, #2
 80031bc:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80031be:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80031c2:	4619      	mov	r1, r3
 80031c4:	6878      	ldr	r0, [r7, #4]
 80031c6:	f000 f83b 	bl	8003240 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80031ca:	e023      	b.n	8003214 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80031cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80031d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d009      	beq.n	80031ec <HAL_UART_IRQHandler+0x4f4>
 80031d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80031dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d003      	beq.n	80031ec <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80031e4:	6878      	ldr	r0, [r7, #4]
 80031e6:	f000 f93e 	bl	8003466 <UART_Transmit_IT>
    return;
 80031ea:	e014      	b.n	8003216 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80031ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80031f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d00e      	beq.n	8003216 <HAL_UART_IRQHandler+0x51e>
 80031f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80031fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003200:	2b00      	cmp	r3, #0
 8003202:	d008      	beq.n	8003216 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8003204:	6878      	ldr	r0, [r7, #4]
 8003206:	f000 f97d 	bl	8003504 <UART_EndTransmit_IT>
    return;
 800320a:	e004      	b.n	8003216 <HAL_UART_IRQHandler+0x51e>
    return;
 800320c:	bf00      	nop
 800320e:	e002      	b.n	8003216 <HAL_UART_IRQHandler+0x51e>
      return;
 8003210:	bf00      	nop
 8003212:	e000      	b.n	8003216 <HAL_UART_IRQHandler+0x51e>
      return;
 8003214:	bf00      	nop
  }
}
 8003216:	37e8      	adds	r7, #232	@ 0xe8
 8003218:	46bd      	mov	sp, r7
 800321a:	bd80      	pop	{r7, pc}

0800321c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800321c:	b480      	push	{r7}
 800321e:	b083      	sub	sp, #12
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003224:	bf00      	nop
 8003226:	370c      	adds	r7, #12
 8003228:	46bd      	mov	sp, r7
 800322a:	bc80      	pop	{r7}
 800322c:	4770      	bx	lr

0800322e <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800322e:	b480      	push	{r7}
 8003230:	b083      	sub	sp, #12
 8003232:	af00      	add	r7, sp, #0
 8003234:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003236:	bf00      	nop
 8003238:	370c      	adds	r7, #12
 800323a:	46bd      	mov	sp, r7
 800323c:	bc80      	pop	{r7}
 800323e:	4770      	bx	lr

08003240 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003240:	b480      	push	{r7}
 8003242:	b083      	sub	sp, #12
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
 8003248:	460b      	mov	r3, r1
 800324a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800324c:	bf00      	nop
 800324e:	370c      	adds	r7, #12
 8003250:	46bd      	mov	sp, r7
 8003252:	bc80      	pop	{r7}
 8003254:	4770      	bx	lr

08003256 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003256:	b580      	push	{r7, lr}
 8003258:	b086      	sub	sp, #24
 800325a:	af00      	add	r7, sp, #0
 800325c:	60f8      	str	r0, [r7, #12]
 800325e:	60b9      	str	r1, [r7, #8]
 8003260:	603b      	str	r3, [r7, #0]
 8003262:	4613      	mov	r3, r2
 8003264:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003266:	e03b      	b.n	80032e0 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003268:	6a3b      	ldr	r3, [r7, #32]
 800326a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800326e:	d037      	beq.n	80032e0 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003270:	f7fe f82e 	bl	80012d0 <HAL_GetTick>
 8003274:	4602      	mov	r2, r0
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	1ad3      	subs	r3, r2, r3
 800327a:	6a3a      	ldr	r2, [r7, #32]
 800327c:	429a      	cmp	r2, r3
 800327e:	d302      	bcc.n	8003286 <UART_WaitOnFlagUntilTimeout+0x30>
 8003280:	6a3b      	ldr	r3, [r7, #32]
 8003282:	2b00      	cmp	r3, #0
 8003284:	d101      	bne.n	800328a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003286:	2303      	movs	r3, #3
 8003288:	e03a      	b.n	8003300 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	68db      	ldr	r3, [r3, #12]
 8003290:	f003 0304 	and.w	r3, r3, #4
 8003294:	2b00      	cmp	r3, #0
 8003296:	d023      	beq.n	80032e0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003298:	68bb      	ldr	r3, [r7, #8]
 800329a:	2b80      	cmp	r3, #128	@ 0x80
 800329c:	d020      	beq.n	80032e0 <UART_WaitOnFlagUntilTimeout+0x8a>
 800329e:	68bb      	ldr	r3, [r7, #8]
 80032a0:	2b40      	cmp	r3, #64	@ 0x40
 80032a2:	d01d      	beq.n	80032e0 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f003 0308 	and.w	r3, r3, #8
 80032ae:	2b08      	cmp	r3, #8
 80032b0:	d116      	bne.n	80032e0 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80032b2:	2300      	movs	r3, #0
 80032b4:	617b      	str	r3, [r7, #20]
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	617b      	str	r3, [r7, #20]
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	685b      	ldr	r3, [r3, #4]
 80032c4:	617b      	str	r3, [r7, #20]
 80032c6:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80032c8:	68f8      	ldr	r0, [r7, #12]
 80032ca:	f000 f856 	bl	800337a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	2208      	movs	r2, #8
 80032d2:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	2200      	movs	r2, #0
 80032d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80032dc:	2301      	movs	r3, #1
 80032de:	e00f      	b.n	8003300 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	681a      	ldr	r2, [r3, #0]
 80032e6:	68bb      	ldr	r3, [r7, #8]
 80032e8:	4013      	ands	r3, r2
 80032ea:	68ba      	ldr	r2, [r7, #8]
 80032ec:	429a      	cmp	r2, r3
 80032ee:	bf0c      	ite	eq
 80032f0:	2301      	moveq	r3, #1
 80032f2:	2300      	movne	r3, #0
 80032f4:	b2db      	uxtb	r3, r3
 80032f6:	461a      	mov	r2, r3
 80032f8:	79fb      	ldrb	r3, [r7, #7]
 80032fa:	429a      	cmp	r2, r3
 80032fc:	d0b4      	beq.n	8003268 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80032fe:	2300      	movs	r3, #0
}
 8003300:	4618      	mov	r0, r3
 8003302:	3718      	adds	r7, #24
 8003304:	46bd      	mov	sp, r7
 8003306:	bd80      	pop	{r7, pc}

08003308 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003308:	b480      	push	{r7}
 800330a:	b085      	sub	sp, #20
 800330c:	af00      	add	r7, sp, #0
 800330e:	60f8      	str	r0, [r7, #12]
 8003310:	60b9      	str	r1, [r7, #8]
 8003312:	4613      	mov	r3, r2
 8003314:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	68ba      	ldr	r2, [r7, #8]
 800331a:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	88fa      	ldrh	r2, [r7, #6]
 8003320:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	88fa      	ldrh	r2, [r7, #6]
 8003326:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	2200      	movs	r2, #0
 800332c:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	2222      	movs	r2, #34	@ 0x22
 8003332:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	691b      	ldr	r3, [r3, #16]
 800333a:	2b00      	cmp	r3, #0
 800333c:	d007      	beq.n	800334e <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	68da      	ldr	r2, [r3, #12]
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800334c:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	695a      	ldr	r2, [r3, #20]
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f042 0201 	orr.w	r2, r2, #1
 800335c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	68da      	ldr	r2, [r3, #12]
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f042 0220 	orr.w	r2, r2, #32
 800336c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800336e:	2300      	movs	r3, #0
}
 8003370:	4618      	mov	r0, r3
 8003372:	3714      	adds	r7, #20
 8003374:	46bd      	mov	sp, r7
 8003376:	bc80      	pop	{r7}
 8003378:	4770      	bx	lr

0800337a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800337a:	b480      	push	{r7}
 800337c:	b095      	sub	sp, #84	@ 0x54
 800337e:	af00      	add	r7, sp, #0
 8003380:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	330c      	adds	r3, #12
 8003388:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800338a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800338c:	e853 3f00 	ldrex	r3, [r3]
 8003390:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003392:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003394:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003398:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	330c      	adds	r3, #12
 80033a0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80033a2:	643a      	str	r2, [r7, #64]	@ 0x40
 80033a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033a6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80033a8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80033aa:	e841 2300 	strex	r3, r2, [r1]
 80033ae:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80033b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d1e5      	bne.n	8003382 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	3314      	adds	r3, #20
 80033bc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033be:	6a3b      	ldr	r3, [r7, #32]
 80033c0:	e853 3f00 	ldrex	r3, [r3]
 80033c4:	61fb      	str	r3, [r7, #28]
   return(result);
 80033c6:	69fb      	ldr	r3, [r7, #28]
 80033c8:	f023 0301 	bic.w	r3, r3, #1
 80033cc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	3314      	adds	r3, #20
 80033d4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80033d6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80033d8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033da:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80033dc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80033de:	e841 2300 	strex	r3, r2, [r1]
 80033e2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80033e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d1e5      	bne.n	80033b6 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033ee:	2b01      	cmp	r3, #1
 80033f0:	d119      	bne.n	8003426 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	330c      	adds	r3, #12
 80033f8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	e853 3f00 	ldrex	r3, [r3]
 8003400:	60bb      	str	r3, [r7, #8]
   return(result);
 8003402:	68bb      	ldr	r3, [r7, #8]
 8003404:	f023 0310 	bic.w	r3, r3, #16
 8003408:	647b      	str	r3, [r7, #68]	@ 0x44
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	330c      	adds	r3, #12
 8003410:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003412:	61ba      	str	r2, [r7, #24]
 8003414:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003416:	6979      	ldr	r1, [r7, #20]
 8003418:	69ba      	ldr	r2, [r7, #24]
 800341a:	e841 2300 	strex	r3, r2, [r1]
 800341e:	613b      	str	r3, [r7, #16]
   return(result);
 8003420:	693b      	ldr	r3, [r7, #16]
 8003422:	2b00      	cmp	r3, #0
 8003424:	d1e5      	bne.n	80033f2 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	2220      	movs	r2, #32
 800342a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	2200      	movs	r2, #0
 8003432:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003434:	bf00      	nop
 8003436:	3754      	adds	r7, #84	@ 0x54
 8003438:	46bd      	mov	sp, r7
 800343a:	bc80      	pop	{r7}
 800343c:	4770      	bx	lr

0800343e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800343e:	b580      	push	{r7, lr}
 8003440:	b084      	sub	sp, #16
 8003442:	af00      	add	r7, sp, #0
 8003444:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800344a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	2200      	movs	r2, #0
 8003450:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	2200      	movs	r2, #0
 8003456:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003458:	68f8      	ldr	r0, [r7, #12]
 800345a:	f7ff fee8 	bl	800322e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800345e:	bf00      	nop
 8003460:	3710      	adds	r7, #16
 8003462:	46bd      	mov	sp, r7
 8003464:	bd80      	pop	{r7, pc}

08003466 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003466:	b480      	push	{r7}
 8003468:	b085      	sub	sp, #20
 800346a:	af00      	add	r7, sp, #0
 800346c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003474:	b2db      	uxtb	r3, r3
 8003476:	2b21      	cmp	r3, #33	@ 0x21
 8003478:	d13e      	bne.n	80034f8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	689b      	ldr	r3, [r3, #8]
 800347e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003482:	d114      	bne.n	80034ae <UART_Transmit_IT+0x48>
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	691b      	ldr	r3, [r3, #16]
 8003488:	2b00      	cmp	r3, #0
 800348a:	d110      	bne.n	80034ae <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	6a1b      	ldr	r3, [r3, #32]
 8003490:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	881b      	ldrh	r3, [r3, #0]
 8003496:	461a      	mov	r2, r3
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80034a0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6a1b      	ldr	r3, [r3, #32]
 80034a6:	1c9a      	adds	r2, r3, #2
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	621a      	str	r2, [r3, #32]
 80034ac:	e008      	b.n	80034c0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6a1b      	ldr	r3, [r3, #32]
 80034b2:	1c59      	adds	r1, r3, #1
 80034b4:	687a      	ldr	r2, [r7, #4]
 80034b6:	6211      	str	r1, [r2, #32]
 80034b8:	781a      	ldrb	r2, [r3, #0]
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80034c4:	b29b      	uxth	r3, r3
 80034c6:	3b01      	subs	r3, #1
 80034c8:	b29b      	uxth	r3, r3
 80034ca:	687a      	ldr	r2, [r7, #4]
 80034cc:	4619      	mov	r1, r3
 80034ce:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d10f      	bne.n	80034f4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	68da      	ldr	r2, [r3, #12]
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80034e2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	68da      	ldr	r2, [r3, #12]
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80034f2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80034f4:	2300      	movs	r3, #0
 80034f6:	e000      	b.n	80034fa <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80034f8:	2302      	movs	r3, #2
  }
}
 80034fa:	4618      	mov	r0, r3
 80034fc:	3714      	adds	r7, #20
 80034fe:	46bd      	mov	sp, r7
 8003500:	bc80      	pop	{r7}
 8003502:	4770      	bx	lr

08003504 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003504:	b580      	push	{r7, lr}
 8003506:	b082      	sub	sp, #8
 8003508:	af00      	add	r7, sp, #0
 800350a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	68da      	ldr	r2, [r3, #12]
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800351a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2220      	movs	r2, #32
 8003520:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003524:	6878      	ldr	r0, [r7, #4]
 8003526:	f7ff fe79 	bl	800321c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800352a:	2300      	movs	r3, #0
}
 800352c:	4618      	mov	r0, r3
 800352e:	3708      	adds	r7, #8
 8003530:	46bd      	mov	sp, r7
 8003532:	bd80      	pop	{r7, pc}

08003534 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b08c      	sub	sp, #48	@ 0x30
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003542:	b2db      	uxtb	r3, r3
 8003544:	2b22      	cmp	r3, #34	@ 0x22
 8003546:	f040 80ae 	bne.w	80036a6 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	689b      	ldr	r3, [r3, #8]
 800354e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003552:	d117      	bne.n	8003584 <UART_Receive_IT+0x50>
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	691b      	ldr	r3, [r3, #16]
 8003558:	2b00      	cmp	r3, #0
 800355a:	d113      	bne.n	8003584 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800355c:	2300      	movs	r3, #0
 800355e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003564:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	685b      	ldr	r3, [r3, #4]
 800356c:	b29b      	uxth	r3, r3
 800356e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003572:	b29a      	uxth	r2, r3
 8003574:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003576:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800357c:	1c9a      	adds	r2, r3, #2
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	629a      	str	r2, [r3, #40]	@ 0x28
 8003582:	e026      	b.n	80035d2 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003588:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800358a:	2300      	movs	r3, #0
 800358c:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	689b      	ldr	r3, [r3, #8]
 8003592:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003596:	d007      	beq.n	80035a8 <UART_Receive_IT+0x74>
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	689b      	ldr	r3, [r3, #8]
 800359c:	2b00      	cmp	r3, #0
 800359e:	d10a      	bne.n	80035b6 <UART_Receive_IT+0x82>
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	691b      	ldr	r3, [r3, #16]
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d106      	bne.n	80035b6 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	685b      	ldr	r3, [r3, #4]
 80035ae:	b2da      	uxtb	r2, r3
 80035b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80035b2:	701a      	strb	r2, [r3, #0]
 80035b4:	e008      	b.n	80035c8 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	685b      	ldr	r3, [r3, #4]
 80035bc:	b2db      	uxtb	r3, r3
 80035be:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80035c2:	b2da      	uxtb	r2, r3
 80035c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80035c6:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035cc:	1c5a      	adds	r2, r3, #1
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80035d6:	b29b      	uxth	r3, r3
 80035d8:	3b01      	subs	r3, #1
 80035da:	b29b      	uxth	r3, r3
 80035dc:	687a      	ldr	r2, [r7, #4]
 80035de:	4619      	mov	r1, r3
 80035e0:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d15d      	bne.n	80036a2 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	68da      	ldr	r2, [r3, #12]
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f022 0220 	bic.w	r2, r2, #32
 80035f4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	68da      	ldr	r2, [r3, #12]
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003604:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	695a      	ldr	r2, [r3, #20]
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f022 0201 	bic.w	r2, r2, #1
 8003614:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	2220      	movs	r2, #32
 800361a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	2200      	movs	r2, #0
 8003622:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003628:	2b01      	cmp	r3, #1
 800362a:	d135      	bne.n	8003698 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	2200      	movs	r2, #0
 8003630:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	330c      	adds	r3, #12
 8003638:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800363a:	697b      	ldr	r3, [r7, #20]
 800363c:	e853 3f00 	ldrex	r3, [r3]
 8003640:	613b      	str	r3, [r7, #16]
   return(result);
 8003642:	693b      	ldr	r3, [r7, #16]
 8003644:	f023 0310 	bic.w	r3, r3, #16
 8003648:	627b      	str	r3, [r7, #36]	@ 0x24
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	330c      	adds	r3, #12
 8003650:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003652:	623a      	str	r2, [r7, #32]
 8003654:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003656:	69f9      	ldr	r1, [r7, #28]
 8003658:	6a3a      	ldr	r2, [r7, #32]
 800365a:	e841 2300 	strex	r3, r2, [r1]
 800365e:	61bb      	str	r3, [r7, #24]
   return(result);
 8003660:	69bb      	ldr	r3, [r7, #24]
 8003662:	2b00      	cmp	r3, #0
 8003664:	d1e5      	bne.n	8003632 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f003 0310 	and.w	r3, r3, #16
 8003670:	2b10      	cmp	r3, #16
 8003672:	d10a      	bne.n	800368a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003674:	2300      	movs	r3, #0
 8003676:	60fb      	str	r3, [r7, #12]
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	60fb      	str	r3, [r7, #12]
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	685b      	ldr	r3, [r3, #4]
 8003686:	60fb      	str	r3, [r7, #12]
 8003688:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800368e:	4619      	mov	r1, r3
 8003690:	6878      	ldr	r0, [r7, #4]
 8003692:	f7ff fdd5 	bl	8003240 <HAL_UARTEx_RxEventCallback>
 8003696:	e002      	b.n	800369e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003698:	6878      	ldr	r0, [r7, #4]
 800369a:	f7fd f97b 	bl	8000994 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800369e:	2300      	movs	r3, #0
 80036a0:	e002      	b.n	80036a8 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80036a2:	2300      	movs	r3, #0
 80036a4:	e000      	b.n	80036a8 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80036a6:	2302      	movs	r3, #2
  }
}
 80036a8:	4618      	mov	r0, r3
 80036aa:	3730      	adds	r7, #48	@ 0x30
 80036ac:	46bd      	mov	sp, r7
 80036ae:	bd80      	pop	{r7, pc}

080036b0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80036b0:	b580      	push	{r7, lr}
 80036b2:	b084      	sub	sp, #16
 80036b4:	af00      	add	r7, sp, #0
 80036b6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	691b      	ldr	r3, [r3, #16]
 80036be:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	68da      	ldr	r2, [r3, #12]
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	430a      	orrs	r2, r1
 80036cc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	689a      	ldr	r2, [r3, #8]
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	691b      	ldr	r3, [r3, #16]
 80036d6:	431a      	orrs	r2, r3
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	695b      	ldr	r3, [r3, #20]
 80036dc:	4313      	orrs	r3, r2
 80036de:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	68db      	ldr	r3, [r3, #12]
 80036e6:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80036ea:	f023 030c 	bic.w	r3, r3, #12
 80036ee:	687a      	ldr	r2, [r7, #4]
 80036f0:	6812      	ldr	r2, [r2, #0]
 80036f2:	68b9      	ldr	r1, [r7, #8]
 80036f4:	430b      	orrs	r3, r1
 80036f6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	695b      	ldr	r3, [r3, #20]
 80036fe:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	699a      	ldr	r2, [r3, #24]
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	430a      	orrs	r2, r1
 800370c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	4a2c      	ldr	r2, [pc, #176]	@ (80037c4 <UART_SetConfig+0x114>)
 8003714:	4293      	cmp	r3, r2
 8003716:	d103      	bne.n	8003720 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003718:	f7fe fd50 	bl	80021bc <HAL_RCC_GetPCLK2Freq>
 800371c:	60f8      	str	r0, [r7, #12]
 800371e:	e002      	b.n	8003726 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003720:	f7fe fd38 	bl	8002194 <HAL_RCC_GetPCLK1Freq>
 8003724:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003726:	68fa      	ldr	r2, [r7, #12]
 8003728:	4613      	mov	r3, r2
 800372a:	009b      	lsls	r3, r3, #2
 800372c:	4413      	add	r3, r2
 800372e:	009a      	lsls	r2, r3, #2
 8003730:	441a      	add	r2, r3
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	685b      	ldr	r3, [r3, #4]
 8003736:	009b      	lsls	r3, r3, #2
 8003738:	fbb2 f3f3 	udiv	r3, r2, r3
 800373c:	4a22      	ldr	r2, [pc, #136]	@ (80037c8 <UART_SetConfig+0x118>)
 800373e:	fba2 2303 	umull	r2, r3, r2, r3
 8003742:	095b      	lsrs	r3, r3, #5
 8003744:	0119      	lsls	r1, r3, #4
 8003746:	68fa      	ldr	r2, [r7, #12]
 8003748:	4613      	mov	r3, r2
 800374a:	009b      	lsls	r3, r3, #2
 800374c:	4413      	add	r3, r2
 800374e:	009a      	lsls	r2, r3, #2
 8003750:	441a      	add	r2, r3
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	685b      	ldr	r3, [r3, #4]
 8003756:	009b      	lsls	r3, r3, #2
 8003758:	fbb2 f2f3 	udiv	r2, r2, r3
 800375c:	4b1a      	ldr	r3, [pc, #104]	@ (80037c8 <UART_SetConfig+0x118>)
 800375e:	fba3 0302 	umull	r0, r3, r3, r2
 8003762:	095b      	lsrs	r3, r3, #5
 8003764:	2064      	movs	r0, #100	@ 0x64
 8003766:	fb00 f303 	mul.w	r3, r0, r3
 800376a:	1ad3      	subs	r3, r2, r3
 800376c:	011b      	lsls	r3, r3, #4
 800376e:	3332      	adds	r3, #50	@ 0x32
 8003770:	4a15      	ldr	r2, [pc, #84]	@ (80037c8 <UART_SetConfig+0x118>)
 8003772:	fba2 2303 	umull	r2, r3, r2, r3
 8003776:	095b      	lsrs	r3, r3, #5
 8003778:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800377c:	4419      	add	r1, r3
 800377e:	68fa      	ldr	r2, [r7, #12]
 8003780:	4613      	mov	r3, r2
 8003782:	009b      	lsls	r3, r3, #2
 8003784:	4413      	add	r3, r2
 8003786:	009a      	lsls	r2, r3, #2
 8003788:	441a      	add	r2, r3
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	685b      	ldr	r3, [r3, #4]
 800378e:	009b      	lsls	r3, r3, #2
 8003790:	fbb2 f2f3 	udiv	r2, r2, r3
 8003794:	4b0c      	ldr	r3, [pc, #48]	@ (80037c8 <UART_SetConfig+0x118>)
 8003796:	fba3 0302 	umull	r0, r3, r3, r2
 800379a:	095b      	lsrs	r3, r3, #5
 800379c:	2064      	movs	r0, #100	@ 0x64
 800379e:	fb00 f303 	mul.w	r3, r0, r3
 80037a2:	1ad3      	subs	r3, r2, r3
 80037a4:	011b      	lsls	r3, r3, #4
 80037a6:	3332      	adds	r3, #50	@ 0x32
 80037a8:	4a07      	ldr	r2, [pc, #28]	@ (80037c8 <UART_SetConfig+0x118>)
 80037aa:	fba2 2303 	umull	r2, r3, r2, r3
 80037ae:	095b      	lsrs	r3, r3, #5
 80037b0:	f003 020f 	and.w	r2, r3, #15
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	440a      	add	r2, r1
 80037ba:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80037bc:	bf00      	nop
 80037be:	3710      	adds	r7, #16
 80037c0:	46bd      	mov	sp, r7
 80037c2:	bd80      	pop	{r7, pc}
 80037c4:	40013800 	.word	0x40013800
 80037c8:	51eb851f 	.word	0x51eb851f

080037cc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80037cc:	b480      	push	{r7}
 80037ce:	b083      	sub	sp, #12
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	f103 0208 	add.w	r2, r3, #8
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	f04f 32ff 	mov.w	r2, #4294967295
 80037e4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	f103 0208 	add.w	r2, r3, #8
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	f103 0208 	add.w	r2, r3, #8
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	2200      	movs	r2, #0
 80037fe:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003800:	bf00      	nop
 8003802:	370c      	adds	r7, #12
 8003804:	46bd      	mov	sp, r7
 8003806:	bc80      	pop	{r7}
 8003808:	4770      	bx	lr

0800380a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800380a:	b480      	push	{r7}
 800380c:	b083      	sub	sp, #12
 800380e:	af00      	add	r7, sp, #0
 8003810:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	2200      	movs	r2, #0
 8003816:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003818:	bf00      	nop
 800381a:	370c      	adds	r7, #12
 800381c:	46bd      	mov	sp, r7
 800381e:	bc80      	pop	{r7}
 8003820:	4770      	bx	lr

08003822 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003822:	b480      	push	{r7}
 8003824:	b085      	sub	sp, #20
 8003826:	af00      	add	r7, sp, #0
 8003828:	6078      	str	r0, [r7, #4]
 800382a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	685b      	ldr	r3, [r3, #4]
 8003830:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003832:	683b      	ldr	r3, [r7, #0]
 8003834:	68fa      	ldr	r2, [r7, #12]
 8003836:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	689a      	ldr	r2, [r3, #8]
 800383c:	683b      	ldr	r3, [r7, #0]
 800383e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	689b      	ldr	r3, [r3, #8]
 8003844:	683a      	ldr	r2, [r7, #0]
 8003846:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	683a      	ldr	r2, [r7, #0]
 800384c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800384e:	683b      	ldr	r3, [r7, #0]
 8003850:	687a      	ldr	r2, [r7, #4]
 8003852:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	1c5a      	adds	r2, r3, #1
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	601a      	str	r2, [r3, #0]
}
 800385e:	bf00      	nop
 8003860:	3714      	adds	r7, #20
 8003862:	46bd      	mov	sp, r7
 8003864:	bc80      	pop	{r7}
 8003866:	4770      	bx	lr

08003868 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003868:	b480      	push	{r7}
 800386a:	b085      	sub	sp, #20
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
 8003870:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003872:	683b      	ldr	r3, [r7, #0]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003878:	68bb      	ldr	r3, [r7, #8]
 800387a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800387e:	d103      	bne.n	8003888 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	691b      	ldr	r3, [r3, #16]
 8003884:	60fb      	str	r3, [r7, #12]
 8003886:	e00c      	b.n	80038a2 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	3308      	adds	r3, #8
 800388c:	60fb      	str	r3, [r7, #12]
 800388e:	e002      	b.n	8003896 <vListInsert+0x2e>
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	685b      	ldr	r3, [r3, #4]
 8003894:	60fb      	str	r3, [r7, #12]
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	685b      	ldr	r3, [r3, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	68ba      	ldr	r2, [r7, #8]
 800389e:	429a      	cmp	r2, r3
 80038a0:	d2f6      	bcs.n	8003890 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	685a      	ldr	r2, [r3, #4]
 80038a6:	683b      	ldr	r3, [r7, #0]
 80038a8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80038aa:	683b      	ldr	r3, [r7, #0]
 80038ac:	685b      	ldr	r3, [r3, #4]
 80038ae:	683a      	ldr	r2, [r7, #0]
 80038b0:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	68fa      	ldr	r2, [r7, #12]
 80038b6:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	683a      	ldr	r2, [r7, #0]
 80038bc:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80038be:	683b      	ldr	r3, [r7, #0]
 80038c0:	687a      	ldr	r2, [r7, #4]
 80038c2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	1c5a      	adds	r2, r3, #1
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	601a      	str	r2, [r3, #0]
}
 80038ce:	bf00      	nop
 80038d0:	3714      	adds	r7, #20
 80038d2:	46bd      	mov	sp, r7
 80038d4:	bc80      	pop	{r7}
 80038d6:	4770      	bx	lr

080038d8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80038d8:	b480      	push	{r7}
 80038da:	b085      	sub	sp, #20
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	691b      	ldr	r3, [r3, #16]
 80038e4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	685b      	ldr	r3, [r3, #4]
 80038ea:	687a      	ldr	r2, [r7, #4]
 80038ec:	6892      	ldr	r2, [r2, #8]
 80038ee:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	689b      	ldr	r3, [r3, #8]
 80038f4:	687a      	ldr	r2, [r7, #4]
 80038f6:	6852      	ldr	r2, [r2, #4]
 80038f8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	685b      	ldr	r3, [r3, #4]
 80038fe:	687a      	ldr	r2, [r7, #4]
 8003900:	429a      	cmp	r2, r3
 8003902:	d103      	bne.n	800390c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	689a      	ldr	r2, [r3, #8]
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	2200      	movs	r2, #0
 8003910:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	1e5a      	subs	r2, r3, #1
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	681b      	ldr	r3, [r3, #0]
}
 8003920:	4618      	mov	r0, r3
 8003922:	3714      	adds	r7, #20
 8003924:	46bd      	mov	sp, r7
 8003926:	bc80      	pop	{r7}
 8003928:	4770      	bx	lr
	...

0800392c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800392c:	b580      	push	{r7, lr}
 800392e:	b084      	sub	sp, #16
 8003930:	af00      	add	r7, sp, #0
 8003932:	6078      	str	r0, [r7, #4]
 8003934:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );

	taskENTER_CRITICAL();
 800393a:	f001 faad 	bl	8004e98 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	681a      	ldr	r2, [r3, #0]
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003946:	68f9      	ldr	r1, [r7, #12]
 8003948:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800394a:	fb01 f303 	mul.w	r3, r1, r3
 800394e:	441a      	add	r2, r3
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	2200      	movs	r2, #0
 8003958:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	681a      	ldr	r2, [r3, #0]
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	681a      	ldr	r2, [r3, #0]
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800396a:	3b01      	subs	r3, #1
 800396c:	68f9      	ldr	r1, [r7, #12]
 800396e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003970:	fb01 f303 	mul.w	r3, r1, r3
 8003974:	441a      	add	r2, r3
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	22ff      	movs	r2, #255	@ 0xff
 800397e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	22ff      	movs	r2, #255	@ 0xff
 8003986:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800398a:	683b      	ldr	r3, [r7, #0]
 800398c:	2b00      	cmp	r3, #0
 800398e:	d114      	bne.n	80039ba <xQueueGenericReset+0x8e>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	691b      	ldr	r3, [r3, #16]
 8003994:	2b00      	cmp	r3, #0
 8003996:	d01a      	beq.n	80039ce <xQueueGenericReset+0xa2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	3310      	adds	r3, #16
 800399c:	4618      	mov	r0, r3
 800399e:	f000 fe4d 	bl	800463c <xTaskRemoveFromEventList>
 80039a2:	4603      	mov	r3, r0
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d012      	beq.n	80039ce <xQueueGenericReset+0xa2>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80039a8:	4b0c      	ldr	r3, [pc, #48]	@ (80039dc <xQueueGenericReset+0xb0>)
 80039aa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80039ae:	601a      	str	r2, [r3, #0]
 80039b0:	f3bf 8f4f 	dsb	sy
 80039b4:	f3bf 8f6f 	isb	sy
 80039b8:	e009      	b.n	80039ce <xQueueGenericReset+0xa2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	3310      	adds	r3, #16
 80039be:	4618      	mov	r0, r3
 80039c0:	f7ff ff04 	bl	80037cc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	3324      	adds	r3, #36	@ 0x24
 80039c8:	4618      	mov	r0, r3
 80039ca:	f7ff feff 	bl	80037cc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80039ce:	f001 fa7d 	bl	8004ecc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80039d2:	2301      	movs	r3, #1
}
 80039d4:	4618      	mov	r0, r3
 80039d6:	3710      	adds	r7, #16
 80039d8:	46bd      	mov	sp, r7
 80039da:	bd80      	pop	{r7, pc}
 80039dc:	e000ed04 	.word	0xe000ed04

080039e0 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80039e0:	b580      	push	{r7, lr}
 80039e2:	b08a      	sub	sp, #40	@ 0x28
 80039e4:	af02      	add	r7, sp, #8
 80039e6:	60f8      	str	r0, [r7, #12]
 80039e8:	60b9      	str	r1, [r7, #8]
 80039ea:	4613      	mov	r3, r2
 80039ec:	71fb      	strb	r3, [r7, #7]
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	68ba      	ldr	r2, [r7, #8]
 80039f2:	fb02 f303 	mul.w	r3, r2, r3
 80039f6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80039f8:	69fb      	ldr	r3, [r7, #28]
 80039fa:	3348      	adds	r3, #72	@ 0x48
 80039fc:	4618      	mov	r0, r3
 80039fe:	f001 fae7 	bl	8004fd0 <pvPortMalloc>
 8003a02:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8003a04:	69bb      	ldr	r3, [r7, #24]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d011      	beq.n	8003a2e <xQueueGenericCreate+0x4e>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8003a0a:	69bb      	ldr	r3, [r7, #24]
 8003a0c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003a0e:	697b      	ldr	r3, [r7, #20]
 8003a10:	3348      	adds	r3, #72	@ 0x48
 8003a12:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8003a14:	69bb      	ldr	r3, [r7, #24]
 8003a16:	2200      	movs	r2, #0
 8003a18:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003a1c:	79fa      	ldrb	r2, [r7, #7]
 8003a1e:	69bb      	ldr	r3, [r7, #24]
 8003a20:	9300      	str	r3, [sp, #0]
 8003a22:	4613      	mov	r3, r2
 8003a24:	697a      	ldr	r2, [r7, #20]
 8003a26:	68b9      	ldr	r1, [r7, #8]
 8003a28:	68f8      	ldr	r0, [r7, #12]
 8003a2a:	f000 f805 	bl	8003a38 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003a2e:	69bb      	ldr	r3, [r7, #24]
	}
 8003a30:	4618      	mov	r0, r3
 8003a32:	3720      	adds	r7, #32
 8003a34:	46bd      	mov	sp, r7
 8003a36:	bd80      	pop	{r7, pc}

08003a38 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8003a38:	b580      	push	{r7, lr}
 8003a3a:	b084      	sub	sp, #16
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	60f8      	str	r0, [r7, #12]
 8003a40:	60b9      	str	r1, [r7, #8]
 8003a42:	607a      	str	r2, [r7, #4]
 8003a44:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003a46:	68bb      	ldr	r3, [r7, #8]
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d103      	bne.n	8003a54 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003a4c:	69bb      	ldr	r3, [r7, #24]
 8003a4e:	69ba      	ldr	r2, [r7, #24]
 8003a50:	601a      	str	r2, [r3, #0]
 8003a52:	e002      	b.n	8003a5a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003a54:	69bb      	ldr	r3, [r7, #24]
 8003a56:	687a      	ldr	r2, [r7, #4]
 8003a58:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8003a5a:	69bb      	ldr	r3, [r7, #24]
 8003a5c:	68fa      	ldr	r2, [r7, #12]
 8003a5e:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003a60:	69bb      	ldr	r3, [r7, #24]
 8003a62:	68ba      	ldr	r2, [r7, #8]
 8003a64:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003a66:	2101      	movs	r1, #1
 8003a68:	69b8      	ldr	r0, [r7, #24]
 8003a6a:	f7ff ff5f 	bl	800392c <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003a6e:	bf00      	nop
 8003a70:	3710      	adds	r7, #16
 8003a72:	46bd      	mov	sp, r7
 8003a74:	bd80      	pop	{r7, pc}
	...

08003a78 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	b08a      	sub	sp, #40	@ 0x28
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	60f8      	str	r0, [r7, #12]
 8003a80:	60b9      	str	r1, [r7, #8]
 8003a82:	607a      	str	r2, [r7, #4]
 8003a84:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003a86:	2300      	movs	r3, #0
 8003a88:	627b      	str	r3, [r7, #36]	@ 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	623b      	str	r3, [r7, #32]
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003a8e:	f001 fa03 	bl	8004e98 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003a92:	6a3b      	ldr	r3, [r7, #32]
 8003a94:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003a96:	6a3b      	ldr	r3, [r7, #32]
 8003a98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a9a:	429a      	cmp	r2, r3
 8003a9c:	d302      	bcc.n	8003aa4 <xQueueGenericSend+0x2c>
 8003a9e:	683b      	ldr	r3, [r7, #0]
 8003aa0:	2b02      	cmp	r3, #2
 8003aa2:	d129      	bne.n	8003af8 <xQueueGenericSend+0x80>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003aa4:	683a      	ldr	r2, [r7, #0]
 8003aa6:	68b9      	ldr	r1, [r7, #8]
 8003aa8:	6a38      	ldr	r0, [r7, #32]
 8003aaa:	f000 f96e 	bl	8003d8a <prvCopyDataToQueue>
 8003aae:	61f8      	str	r0, [r7, #28]

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003ab0:	6a3b      	ldr	r3, [r7, #32]
 8003ab2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d010      	beq.n	8003ada <xQueueGenericSend+0x62>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003ab8:	6a3b      	ldr	r3, [r7, #32]
 8003aba:	3324      	adds	r3, #36	@ 0x24
 8003abc:	4618      	mov	r0, r3
 8003abe:	f000 fdbd 	bl	800463c <xTaskRemoveFromEventList>
 8003ac2:	4603      	mov	r3, r0
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d013      	beq.n	8003af0 <xQueueGenericSend+0x78>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003ac8:	4b3f      	ldr	r3, [pc, #252]	@ (8003bc8 <xQueueGenericSend+0x150>)
 8003aca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003ace:	601a      	str	r2, [r3, #0]
 8003ad0:	f3bf 8f4f 	dsb	sy
 8003ad4:	f3bf 8f6f 	isb	sy
 8003ad8:	e00a      	b.n	8003af0 <xQueueGenericSend+0x78>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8003ada:	69fb      	ldr	r3, [r7, #28]
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d007      	beq.n	8003af0 <xQueueGenericSend+0x78>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003ae0:	4b39      	ldr	r3, [pc, #228]	@ (8003bc8 <xQueueGenericSend+0x150>)
 8003ae2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003ae6:	601a      	str	r2, [r3, #0]
 8003ae8:	f3bf 8f4f 	dsb	sy
 8003aec:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003af0:	f001 f9ec 	bl	8004ecc <vPortExitCritical>
				return pdPASS;
 8003af4:	2301      	movs	r3, #1
 8003af6:	e063      	b.n	8003bc0 <xQueueGenericSend+0x148>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d103      	bne.n	8003b06 <xQueueGenericSend+0x8e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003afe:	f001 f9e5 	bl	8004ecc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003b02:	2300      	movs	r3, #0
 8003b04:	e05c      	b.n	8003bc0 <xQueueGenericSend+0x148>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003b06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d106      	bne.n	8003b1a <xQueueGenericSend+0xa2>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003b0c:	f107 0314 	add.w	r3, r7, #20
 8003b10:	4618      	mov	r0, r3
 8003b12:	f000 fde7 	bl	80046e4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003b16:	2301      	movs	r3, #1
 8003b18:	627b      	str	r3, [r7, #36]	@ 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003b1a:	f001 f9d7 	bl	8004ecc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003b1e:	f000 fbed 	bl	80042fc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003b22:	f001 f9b9 	bl	8004e98 <vPortEnterCritical>
 8003b26:	6a3b      	ldr	r3, [r7, #32]
 8003b28:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003b2c:	b25b      	sxtb	r3, r3
 8003b2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b32:	d103      	bne.n	8003b3c <xQueueGenericSend+0xc4>
 8003b34:	6a3b      	ldr	r3, [r7, #32]
 8003b36:	2200      	movs	r2, #0
 8003b38:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003b3c:	6a3b      	ldr	r3, [r7, #32]
 8003b3e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003b42:	b25b      	sxtb	r3, r3
 8003b44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b48:	d103      	bne.n	8003b52 <xQueueGenericSend+0xda>
 8003b4a:	6a3b      	ldr	r3, [r7, #32]
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003b52:	f001 f9bb 	bl	8004ecc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003b56:	1d3a      	adds	r2, r7, #4
 8003b58:	f107 0314 	add.w	r3, r7, #20
 8003b5c:	4611      	mov	r1, r2
 8003b5e:	4618      	mov	r0, r3
 8003b60:	f000 fdd6 	bl	8004710 <xTaskCheckForTimeOut>
 8003b64:	4603      	mov	r3, r0
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d124      	bne.n	8003bb4 <xQueueGenericSend+0x13c>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003b6a:	6a38      	ldr	r0, [r7, #32]
 8003b6c:	f000 f9df 	bl	8003f2e <prvIsQueueFull>
 8003b70:	4603      	mov	r3, r0
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d018      	beq.n	8003ba8 <xQueueGenericSend+0x130>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003b76:	6a3b      	ldr	r3, [r7, #32]
 8003b78:	3310      	adds	r3, #16
 8003b7a:	687a      	ldr	r2, [r7, #4]
 8003b7c:	4611      	mov	r1, r2
 8003b7e:	4618      	mov	r0, r3
 8003b80:	f000 fd46 	bl	8004610 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003b84:	6a38      	ldr	r0, [r7, #32]
 8003b86:	f000 f96a 	bl	8003e5e <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8003b8a:	f000 fbc5 	bl	8004318 <xTaskResumeAll>
 8003b8e:	4603      	mov	r3, r0
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	f47f af7c 	bne.w	8003a8e <xQueueGenericSend+0x16>
				{
					portYIELD_WITHIN_API();
 8003b96:	4b0c      	ldr	r3, [pc, #48]	@ (8003bc8 <xQueueGenericSend+0x150>)
 8003b98:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003b9c:	601a      	str	r2, [r3, #0]
 8003b9e:	f3bf 8f4f 	dsb	sy
 8003ba2:	f3bf 8f6f 	isb	sy
 8003ba6:	e772      	b.n	8003a8e <xQueueGenericSend+0x16>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003ba8:	6a38      	ldr	r0, [r7, #32]
 8003baa:	f000 f958 	bl	8003e5e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003bae:	f000 fbb3 	bl	8004318 <xTaskResumeAll>
 8003bb2:	e76c      	b.n	8003a8e <xQueueGenericSend+0x16>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003bb4:	6a38      	ldr	r0, [r7, #32]
 8003bb6:	f000 f952 	bl	8003e5e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003bba:	f000 fbad 	bl	8004318 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8003bbe:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8003bc0:	4618      	mov	r0, r3
 8003bc2:	3728      	adds	r7, #40	@ 0x28
 8003bc4:	46bd      	mov	sp, r7
 8003bc6:	bd80      	pop	{r7, pc}
 8003bc8:	e000ed04 	.word	0xe000ed04

08003bcc <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	b08a      	sub	sp, #40	@ 0x28
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	6078      	str	r0, [r7, #4]
 8003bd4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	627b      	str	r3, [r7, #36]	@ 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	61fb      	str	r3, [r7, #28]

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8003bde:	2300      	movs	r3, #0
 8003be0:	623b      	str	r3, [r7, #32]
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003be2:	f001 f959 	bl	8004e98 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8003be6:	69fb      	ldr	r3, [r7, #28]
 8003be8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bea:	61bb      	str	r3, [r7, #24]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8003bec:	69bb      	ldr	r3, [r7, #24]
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d024      	beq.n	8003c3c <xQueueSemaphoreTake+0x70>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8003bf2:	69bb      	ldr	r3, [r7, #24]
 8003bf4:	1e5a      	subs	r2, r3, #1
 8003bf6:	69fb      	ldr	r3, [r7, #28]
 8003bf8:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003bfa:	69fb      	ldr	r3, [r7, #28]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d104      	bne.n	8003c0c <xQueueSemaphoreTake+0x40>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8003c02:	f001 f801 	bl	8004c08 <pvTaskIncrementMutexHeldCount>
 8003c06:	4602      	mov	r2, r0
 8003c08:	69fb      	ldr	r3, [r7, #28]
 8003c0a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003c0c:	69fb      	ldr	r3, [r7, #28]
 8003c0e:	691b      	ldr	r3, [r3, #16]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d00f      	beq.n	8003c34 <xQueueSemaphoreTake+0x68>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003c14:	69fb      	ldr	r3, [r7, #28]
 8003c16:	3310      	adds	r3, #16
 8003c18:	4618      	mov	r0, r3
 8003c1a:	f000 fd0f 	bl	800463c <xTaskRemoveFromEventList>
 8003c1e:	4603      	mov	r3, r0
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d007      	beq.n	8003c34 <xQueueSemaphoreTake+0x68>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003c24:	4b4c      	ldr	r3, [pc, #304]	@ (8003d58 <xQueueSemaphoreTake+0x18c>)
 8003c26:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003c2a:	601a      	str	r2, [r3, #0]
 8003c2c:	f3bf 8f4f 	dsb	sy
 8003c30:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003c34:	f001 f94a 	bl	8004ecc <vPortExitCritical>
				return pdPASS;
 8003c38:	2301      	movs	r3, #1
 8003c3a:	e089      	b.n	8003d50 <xQueueSemaphoreTake+0x184>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003c3c:	683b      	ldr	r3, [r7, #0]
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d103      	bne.n	8003c4a <xQueueSemaphoreTake+0x7e>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8003c42:	f001 f943 	bl	8004ecc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003c46:	2300      	movs	r3, #0
 8003c48:	e082      	b.n	8003d50 <xQueueSemaphoreTake+0x184>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003c4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d106      	bne.n	8003c5e <xQueueSemaphoreTake+0x92>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003c50:	f107 030c 	add.w	r3, r7, #12
 8003c54:	4618      	mov	r0, r3
 8003c56:	f000 fd45 	bl	80046e4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003c5a:	2301      	movs	r3, #1
 8003c5c:	627b      	str	r3, [r7, #36]	@ 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003c5e:	f001 f935 	bl	8004ecc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003c62:	f000 fb4b 	bl	80042fc <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003c66:	f001 f917 	bl	8004e98 <vPortEnterCritical>
 8003c6a:	69fb      	ldr	r3, [r7, #28]
 8003c6c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003c70:	b25b      	sxtb	r3, r3
 8003c72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c76:	d103      	bne.n	8003c80 <xQueueSemaphoreTake+0xb4>
 8003c78:	69fb      	ldr	r3, [r7, #28]
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003c80:	69fb      	ldr	r3, [r7, #28]
 8003c82:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003c86:	b25b      	sxtb	r3, r3
 8003c88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c8c:	d103      	bne.n	8003c96 <xQueueSemaphoreTake+0xca>
 8003c8e:	69fb      	ldr	r3, [r7, #28]
 8003c90:	2200      	movs	r2, #0
 8003c92:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003c96:	f001 f919 	bl	8004ecc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003c9a:	463a      	mov	r2, r7
 8003c9c:	f107 030c 	add.w	r3, r7, #12
 8003ca0:	4611      	mov	r1, r2
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	f000 fd34 	bl	8004710 <xTaskCheckForTimeOut>
 8003ca8:	4603      	mov	r3, r0
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d132      	bne.n	8003d14 <xQueueSemaphoreTake+0x148>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003cae:	69f8      	ldr	r0, [r7, #28]
 8003cb0:	f000 f927 	bl	8003f02 <prvIsQueueEmpty>
 8003cb4:	4603      	mov	r3, r0
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d026      	beq.n	8003d08 <xQueueSemaphoreTake+0x13c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003cba:	69fb      	ldr	r3, [r7, #28]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d109      	bne.n	8003cd6 <xQueueSemaphoreTake+0x10a>
					{
						taskENTER_CRITICAL();
 8003cc2:	f001 f8e9 	bl	8004e98 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003cc6:	69fb      	ldr	r3, [r7, #28]
 8003cc8:	689b      	ldr	r3, [r3, #8]
 8003cca:	4618      	mov	r0, r3
 8003ccc:	f000 fe54 	bl	8004978 <xTaskPriorityInherit>
 8003cd0:	6238      	str	r0, [r7, #32]
						}
						taskEXIT_CRITICAL();
 8003cd2:	f001 f8fb 	bl	8004ecc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003cd6:	69fb      	ldr	r3, [r7, #28]
 8003cd8:	3324      	adds	r3, #36	@ 0x24
 8003cda:	683a      	ldr	r2, [r7, #0]
 8003cdc:	4611      	mov	r1, r2
 8003cde:	4618      	mov	r0, r3
 8003ce0:	f000 fc96 	bl	8004610 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003ce4:	69f8      	ldr	r0, [r7, #28]
 8003ce6:	f000 f8ba 	bl	8003e5e <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003cea:	f000 fb15 	bl	8004318 <xTaskResumeAll>
 8003cee:	4603      	mov	r3, r0
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	f47f af76 	bne.w	8003be2 <xQueueSemaphoreTake+0x16>
				{
					portYIELD_WITHIN_API();
 8003cf6:	4b18      	ldr	r3, [pc, #96]	@ (8003d58 <xQueueSemaphoreTake+0x18c>)
 8003cf8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003cfc:	601a      	str	r2, [r3, #0]
 8003cfe:	f3bf 8f4f 	dsb	sy
 8003d02:	f3bf 8f6f 	isb	sy
 8003d06:	e76c      	b.n	8003be2 <xQueueSemaphoreTake+0x16>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8003d08:	69f8      	ldr	r0, [r7, #28]
 8003d0a:	f000 f8a8 	bl	8003e5e <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003d0e:	f000 fb03 	bl	8004318 <xTaskResumeAll>
 8003d12:	e766      	b.n	8003be2 <xQueueSemaphoreTake+0x16>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8003d14:	69f8      	ldr	r0, [r7, #28]
 8003d16:	f000 f8a2 	bl	8003e5e <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003d1a:	f000 fafd 	bl	8004318 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003d1e:	69f8      	ldr	r0, [r7, #28]
 8003d20:	f000 f8ef 	bl	8003f02 <prvIsQueueEmpty>
 8003d24:	4603      	mov	r3, r0
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	f43f af5b 	beq.w	8003be2 <xQueueSemaphoreTake+0x16>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8003d2c:	6a3b      	ldr	r3, [r7, #32]
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d00d      	beq.n	8003d4e <xQueueSemaphoreTake+0x182>
					{
						taskENTER_CRITICAL();
 8003d32:	f001 f8b1 	bl	8004e98 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8003d36:	69f8      	ldr	r0, [r7, #28]
 8003d38:	f000 f810 	bl	8003d5c <prvGetDisinheritPriorityAfterTimeout>
 8003d3c:	6178      	str	r0, [r7, #20]
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8003d3e:	69fb      	ldr	r3, [r7, #28]
 8003d40:	689b      	ldr	r3, [r3, #8]
 8003d42:	6979      	ldr	r1, [r7, #20]
 8003d44:	4618      	mov	r0, r3
 8003d46:	f000 fef1 	bl	8004b2c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8003d4a:	f001 f8bf 	bl	8004ecc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003d4e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003d50:	4618      	mov	r0, r3
 8003d52:	3728      	adds	r7, #40	@ 0x28
 8003d54:	46bd      	mov	sp, r7
 8003d56:	bd80      	pop	{r7, pc}
 8003d58:	e000ed04 	.word	0xe000ed04

08003d5c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8003d5c:	b480      	push	{r7}
 8003d5e:	b085      	sub	sp, #20
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d006      	beq.n	8003d7a <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	f1c3 0307 	rsb	r3, r3, #7
 8003d76:	60fb      	str	r3, [r7, #12]
 8003d78:	e001      	b.n	8003d7e <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8003d7a:	2300      	movs	r3, #0
 8003d7c:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8003d7e:	68fb      	ldr	r3, [r7, #12]
	}
 8003d80:	4618      	mov	r0, r3
 8003d82:	3714      	adds	r7, #20
 8003d84:	46bd      	mov	sp, r7
 8003d86:	bc80      	pop	{r7}
 8003d88:	4770      	bx	lr

08003d8a <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8003d8a:	b580      	push	{r7, lr}
 8003d8c:	b086      	sub	sp, #24
 8003d8e:	af00      	add	r7, sp, #0
 8003d90:	60f8      	str	r0, [r7, #12]
 8003d92:	60b9      	str	r1, [r7, #8]
 8003d94:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003d96:	2300      	movs	r3, #0
 8003d98:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d9e:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d10d      	bne.n	8003dc4 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d14d      	bne.n	8003e4c <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	689b      	ldr	r3, [r3, #8]
 8003db4:	4618      	mov	r0, r3
 8003db6:	f000 fe55 	bl	8004a64 <xTaskPriorityDisinherit>
 8003dba:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	2200      	movs	r2, #0
 8003dc0:	609a      	str	r2, [r3, #8]
 8003dc2:	e043      	b.n	8003e4c <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d119      	bne.n	8003dfe <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	6858      	ldr	r0, [r3, #4]
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dd2:	461a      	mov	r2, r3
 8003dd4:	68b9      	ldr	r1, [r7, #8]
 8003dd6:	f001 fae5 	bl	80053a4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	685a      	ldr	r2, [r3, #4]
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003de2:	441a      	add	r2, r3
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	685a      	ldr	r2, [r3, #4]
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	689b      	ldr	r3, [r3, #8]
 8003df0:	429a      	cmp	r2, r3
 8003df2:	d32b      	bcc.n	8003e4c <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	681a      	ldr	r2, [r3, #0]
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	605a      	str	r2, [r3, #4]
 8003dfc:	e026      	b.n	8003e4c <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	68d8      	ldr	r0, [r3, #12]
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e06:	461a      	mov	r2, r3
 8003e08:	68b9      	ldr	r1, [r7, #8]
 8003e0a:	f001 facb 	bl	80053a4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	68da      	ldr	r2, [r3, #12]
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e16:	425b      	negs	r3, r3
 8003e18:	441a      	add	r2, r3
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	68da      	ldr	r2, [r3, #12]
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	429a      	cmp	r2, r3
 8003e28:	d207      	bcs.n	8003e3a <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	689a      	ldr	r2, [r3, #8]
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e32:	425b      	negs	r3, r3
 8003e34:	441a      	add	r2, r3
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	2b02      	cmp	r3, #2
 8003e3e:	d105      	bne.n	8003e4c <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003e40:	693b      	ldr	r3, [r7, #16]
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d002      	beq.n	8003e4c <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003e46:	693b      	ldr	r3, [r7, #16]
 8003e48:	3b01      	subs	r3, #1
 8003e4a:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003e4c:	693b      	ldr	r3, [r7, #16]
 8003e4e:	1c5a      	adds	r2, r3, #1
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8003e54:	697b      	ldr	r3, [r7, #20]
}
 8003e56:	4618      	mov	r0, r3
 8003e58:	3718      	adds	r7, #24
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	bd80      	pop	{r7, pc}

08003e5e <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003e5e:	b580      	push	{r7, lr}
 8003e60:	b084      	sub	sp, #16
 8003e62:	af00      	add	r7, sp, #0
 8003e64:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003e66:	f001 f817 	bl	8004e98 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003e70:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003e72:	e011      	b.n	8003e98 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d012      	beq.n	8003ea2 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	3324      	adds	r3, #36	@ 0x24
 8003e80:	4618      	mov	r0, r3
 8003e82:	f000 fbdb 	bl	800463c <xTaskRemoveFromEventList>
 8003e86:	4603      	mov	r3, r0
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d001      	beq.n	8003e90 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8003e8c:	f000 fc86 	bl	800479c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8003e90:	7bfb      	ldrb	r3, [r7, #15]
 8003e92:	3b01      	subs	r3, #1
 8003e94:	b2db      	uxtb	r3, r3
 8003e96:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003e98:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	dce9      	bgt.n	8003e74 <prvUnlockQueue+0x16>
 8003ea0:	e000      	b.n	8003ea4 <prvUnlockQueue+0x46>
					break;
 8003ea2:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	22ff      	movs	r2, #255	@ 0xff
 8003ea8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8003eac:	f001 f80e 	bl	8004ecc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003eb0:	f000 fff2 	bl	8004e98 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003eba:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003ebc:	e011      	b.n	8003ee2 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	691b      	ldr	r3, [r3, #16]
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d012      	beq.n	8003eec <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	3310      	adds	r3, #16
 8003eca:	4618      	mov	r0, r3
 8003ecc:	f000 fbb6 	bl	800463c <xTaskRemoveFromEventList>
 8003ed0:	4603      	mov	r3, r0
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d001      	beq.n	8003eda <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8003ed6:	f000 fc61 	bl	800479c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003eda:	7bbb      	ldrb	r3, [r7, #14]
 8003edc:	3b01      	subs	r3, #1
 8003ede:	b2db      	uxtb	r3, r3
 8003ee0:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003ee2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	dce9      	bgt.n	8003ebe <prvUnlockQueue+0x60>
 8003eea:	e000      	b.n	8003eee <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8003eec:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	22ff      	movs	r2, #255	@ 0xff
 8003ef2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8003ef6:	f000 ffe9 	bl	8004ecc <vPortExitCritical>
}
 8003efa:	bf00      	nop
 8003efc:	3710      	adds	r7, #16
 8003efe:	46bd      	mov	sp, r7
 8003f00:	bd80      	pop	{r7, pc}

08003f02 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003f02:	b580      	push	{r7, lr}
 8003f04:	b084      	sub	sp, #16
 8003f06:	af00      	add	r7, sp, #0
 8003f08:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003f0a:	f000 ffc5 	bl	8004e98 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d102      	bne.n	8003f1c <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003f16:	2301      	movs	r3, #1
 8003f18:	60fb      	str	r3, [r7, #12]
 8003f1a:	e001      	b.n	8003f20 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8003f1c:	2300      	movs	r3, #0
 8003f1e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003f20:	f000 ffd4 	bl	8004ecc <vPortExitCritical>

	return xReturn;
 8003f24:	68fb      	ldr	r3, [r7, #12]
}
 8003f26:	4618      	mov	r0, r3
 8003f28:	3710      	adds	r7, #16
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	bd80      	pop	{r7, pc}

08003f2e <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003f2e:	b580      	push	{r7, lr}
 8003f30:	b084      	sub	sp, #16
 8003f32:	af00      	add	r7, sp, #0
 8003f34:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003f36:	f000 ffaf 	bl	8004e98 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f42:	429a      	cmp	r2, r3
 8003f44:	d102      	bne.n	8003f4c <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003f46:	2301      	movs	r3, #1
 8003f48:	60fb      	str	r3, [r7, #12]
 8003f4a:	e001      	b.n	8003f50 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8003f4c:	2300      	movs	r3, #0
 8003f4e:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003f50:	f000 ffbc 	bl	8004ecc <vPortExitCritical>

	return xReturn;
 8003f54:	68fb      	ldr	r3, [r7, #12]
}
 8003f56:	4618      	mov	r0, r3
 8003f58:	3710      	adds	r7, #16
 8003f5a:	46bd      	mov	sp, r7
 8003f5c:	bd80      	pop	{r7, pc}

08003f5e <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003f5e:	b580      	push	{r7, lr}
 8003f60:	b08c      	sub	sp, #48	@ 0x30
 8003f62:	af04      	add	r7, sp, #16
 8003f64:	60f8      	str	r0, [r7, #12]
 8003f66:	60b9      	str	r1, [r7, #8]
 8003f68:	607a      	str	r2, [r7, #4]
 8003f6a:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8003f6c:	2354      	movs	r3, #84	@ 0x54
 8003f6e:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8003f70:	697b      	ldr	r3, [r7, #20]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003f72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d01e      	beq.n	8003fb6 <xTaskCreateStatic+0x58>
 8003f78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d01b      	beq.n	8003fb6 <xTaskCreateStatic+0x58>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003f7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f80:	61fb      	str	r3, [r7, #28]
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8003f82:	69fb      	ldr	r3, [r7, #28]
 8003f84:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003f86:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003f88:	69fb      	ldr	r3, [r7, #28]
 8003f8a:	2202      	movs	r2, #2
 8003f8c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8003f90:	2300      	movs	r3, #0
 8003f92:	9303      	str	r3, [sp, #12]
 8003f94:	69fb      	ldr	r3, [r7, #28]
 8003f96:	9302      	str	r3, [sp, #8]
 8003f98:	f107 0318 	add.w	r3, r7, #24
 8003f9c:	9301      	str	r3, [sp, #4]
 8003f9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fa0:	9300      	str	r3, [sp, #0]
 8003fa2:	683b      	ldr	r3, [r7, #0]
 8003fa4:	687a      	ldr	r2, [r7, #4]
 8003fa6:	68b9      	ldr	r1, [r7, #8]
 8003fa8:	68f8      	ldr	r0, [r7, #12]
 8003faa:	f000 f850 	bl	800404e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003fae:	69f8      	ldr	r0, [r7, #28]
 8003fb0:	f000 f8c4 	bl	800413c <prvAddNewTaskToReadyList>
 8003fb4:	e001      	b.n	8003fba <xTaskCreateStatic+0x5c>
		}
		else
		{
			xReturn = NULL;
 8003fb6:	2300      	movs	r3, #0
 8003fb8:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003fba:	69bb      	ldr	r3, [r7, #24]
	}
 8003fbc:	4618      	mov	r0, r3
 8003fbe:	3720      	adds	r7, #32
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	bd80      	pop	{r7, pc}

08003fc4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003fc4:	b580      	push	{r7, lr}
 8003fc6:	b08c      	sub	sp, #48	@ 0x30
 8003fc8:	af04      	add	r7, sp, #16
 8003fca:	60f8      	str	r0, [r7, #12]
 8003fcc:	60b9      	str	r1, [r7, #8]
 8003fce:	603b      	str	r3, [r7, #0]
 8003fd0:	4613      	mov	r3, r2
 8003fd2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003fd4:	88fb      	ldrh	r3, [r7, #6]
 8003fd6:	009b      	lsls	r3, r3, #2
 8003fd8:	4618      	mov	r0, r3
 8003fda:	f000 fff9 	bl	8004fd0 <pvPortMalloc>
 8003fde:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8003fe0:	697b      	ldr	r3, [r7, #20]
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d00e      	beq.n	8004004 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003fe6:	2054      	movs	r0, #84	@ 0x54
 8003fe8:	f000 fff2 	bl	8004fd0 <pvPortMalloc>
 8003fec:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003fee:	69fb      	ldr	r3, [r7, #28]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d003      	beq.n	8003ffc <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003ff4:	69fb      	ldr	r3, [r7, #28]
 8003ff6:	697a      	ldr	r2, [r7, #20]
 8003ff8:	631a      	str	r2, [r3, #48]	@ 0x30
 8003ffa:	e005      	b.n	8004008 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003ffc:	6978      	ldr	r0, [r7, #20]
 8003ffe:	f001 f881 	bl	8005104 <vPortFree>
 8004002:	e001      	b.n	8004008 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004004:	2300      	movs	r3, #0
 8004006:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004008:	69fb      	ldr	r3, [r7, #28]
 800400a:	2b00      	cmp	r3, #0
 800400c:	d017      	beq.n	800403e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800400e:	69fb      	ldr	r3, [r7, #28]
 8004010:	2200      	movs	r2, #0
 8004012:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004016:	88fa      	ldrh	r2, [r7, #6]
 8004018:	2300      	movs	r3, #0
 800401a:	9303      	str	r3, [sp, #12]
 800401c:	69fb      	ldr	r3, [r7, #28]
 800401e:	9302      	str	r3, [sp, #8]
 8004020:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004022:	9301      	str	r3, [sp, #4]
 8004024:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004026:	9300      	str	r3, [sp, #0]
 8004028:	683b      	ldr	r3, [r7, #0]
 800402a:	68b9      	ldr	r1, [r7, #8]
 800402c:	68f8      	ldr	r0, [r7, #12]
 800402e:	f000 f80e 	bl	800404e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004032:	69f8      	ldr	r0, [r7, #28]
 8004034:	f000 f882 	bl	800413c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004038:	2301      	movs	r3, #1
 800403a:	61bb      	str	r3, [r7, #24]
 800403c:	e002      	b.n	8004044 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800403e:	f04f 33ff 	mov.w	r3, #4294967295
 8004042:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004044:	69bb      	ldr	r3, [r7, #24]
	}
 8004046:	4618      	mov	r0, r3
 8004048:	3720      	adds	r7, #32
 800404a:	46bd      	mov	sp, r7
 800404c:	bd80      	pop	{r7, pc}

0800404e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800404e:	b580      	push	{r7, lr}
 8004050:	b086      	sub	sp, #24
 8004052:	af00      	add	r7, sp, #0
 8004054:	60f8      	str	r0, [r7, #12]
 8004056:	60b9      	str	r1, [r7, #8]
 8004058:	607a      	str	r2, [r7, #4]
 800405a:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800405c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800405e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004066:	3b01      	subs	r3, #1
 8004068:	009b      	lsls	r3, r3, #2
 800406a:	4413      	add	r3, r2
 800406c:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800406e:	693b      	ldr	r3, [r7, #16]
 8004070:	f023 0307 	bic.w	r3, r3, #7
 8004074:	613b      	str	r3, [r7, #16]
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004076:	68bb      	ldr	r3, [r7, #8]
 8004078:	2b00      	cmp	r3, #0
 800407a:	d01f      	beq.n	80040bc <prvInitialiseNewTask+0x6e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800407c:	2300      	movs	r3, #0
 800407e:	617b      	str	r3, [r7, #20]
 8004080:	e012      	b.n	80040a8 <prvInitialiseNewTask+0x5a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004082:	68ba      	ldr	r2, [r7, #8]
 8004084:	697b      	ldr	r3, [r7, #20]
 8004086:	4413      	add	r3, r2
 8004088:	7819      	ldrb	r1, [r3, #0]
 800408a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800408c:	697b      	ldr	r3, [r7, #20]
 800408e:	4413      	add	r3, r2
 8004090:	3334      	adds	r3, #52	@ 0x34
 8004092:	460a      	mov	r2, r1
 8004094:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004096:	68ba      	ldr	r2, [r7, #8]
 8004098:	697b      	ldr	r3, [r7, #20]
 800409a:	4413      	add	r3, r2
 800409c:	781b      	ldrb	r3, [r3, #0]
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d006      	beq.n	80040b0 <prvInitialiseNewTask+0x62>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80040a2:	697b      	ldr	r3, [r7, #20]
 80040a4:	3301      	adds	r3, #1
 80040a6:	617b      	str	r3, [r7, #20]
 80040a8:	697b      	ldr	r3, [r7, #20]
 80040aa:	2b0f      	cmp	r3, #15
 80040ac:	d9e9      	bls.n	8004082 <prvInitialiseNewTask+0x34>
 80040ae:	e000      	b.n	80040b2 <prvInitialiseNewTask+0x64>
			{
				break;
 80040b0:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80040b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040b4:	2200      	movs	r2, #0
 80040b6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80040ba:	e003      	b.n	80040c4 <prvInitialiseNewTask+0x76>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80040bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040be:	2200      	movs	r2, #0
 80040c0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80040c4:	6a3b      	ldr	r3, [r7, #32]
 80040c6:	2b06      	cmp	r3, #6
 80040c8:	d901      	bls.n	80040ce <prvInitialiseNewTask+0x80>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80040ca:	2306      	movs	r3, #6
 80040cc:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80040ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040d0:	6a3a      	ldr	r2, [r7, #32]
 80040d2:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80040d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040d6:	6a3a      	ldr	r2, [r7, #32]
 80040d8:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80040da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040dc:	2200      	movs	r2, #0
 80040de:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80040e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040e2:	3304      	adds	r3, #4
 80040e4:	4618      	mov	r0, r3
 80040e6:	f7ff fb90 	bl	800380a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80040ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040ec:	3318      	adds	r3, #24
 80040ee:	4618      	mov	r0, r3
 80040f0:	f7ff fb8b 	bl	800380a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80040f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040f6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80040f8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80040fa:	6a3b      	ldr	r3, [r7, #32]
 80040fc:	f1c3 0207 	rsb	r2, r3, #7
 8004100:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004102:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004104:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004106:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004108:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800410a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800410c:	2200      	movs	r2, #0
 800410e:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004110:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004112:	2200      	movs	r2, #0
 8004114:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004118:	683a      	ldr	r2, [r7, #0]
 800411a:	68f9      	ldr	r1, [r7, #12]
 800411c:	6938      	ldr	r0, [r7, #16]
 800411e:	f000 fded 	bl	8004cfc <pxPortInitialiseStack>
 8004122:	4602      	mov	r2, r0
 8004124:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004126:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004128:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800412a:	2b00      	cmp	r3, #0
 800412c:	d002      	beq.n	8004134 <prvInitialiseNewTask+0xe6>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800412e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004130:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004132:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004134:	bf00      	nop
 8004136:	3718      	adds	r7, #24
 8004138:	46bd      	mov	sp, r7
 800413a:	bd80      	pop	{r7, pc}

0800413c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800413c:	b580      	push	{r7, lr}
 800413e:	b082      	sub	sp, #8
 8004140:	af00      	add	r7, sp, #0
 8004142:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004144:	f000 fea8 	bl	8004e98 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004148:	4b2a      	ldr	r3, [pc, #168]	@ (80041f4 <prvAddNewTaskToReadyList+0xb8>)
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	3301      	adds	r3, #1
 800414e:	4a29      	ldr	r2, [pc, #164]	@ (80041f4 <prvAddNewTaskToReadyList+0xb8>)
 8004150:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004152:	4b29      	ldr	r3, [pc, #164]	@ (80041f8 <prvAddNewTaskToReadyList+0xbc>)
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	2b00      	cmp	r3, #0
 8004158:	d109      	bne.n	800416e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800415a:	4a27      	ldr	r2, [pc, #156]	@ (80041f8 <prvAddNewTaskToReadyList+0xbc>)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004160:	4b24      	ldr	r3, [pc, #144]	@ (80041f4 <prvAddNewTaskToReadyList+0xb8>)
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	2b01      	cmp	r3, #1
 8004166:	d110      	bne.n	800418a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004168:	f000 fb3c 	bl	80047e4 <prvInitialiseTaskLists>
 800416c:	e00d      	b.n	800418a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800416e:	4b23      	ldr	r3, [pc, #140]	@ (80041fc <prvAddNewTaskToReadyList+0xc0>)
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	2b00      	cmp	r3, #0
 8004174:	d109      	bne.n	800418a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004176:	4b20      	ldr	r3, [pc, #128]	@ (80041f8 <prvAddNewTaskToReadyList+0xbc>)
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004180:	429a      	cmp	r2, r3
 8004182:	d802      	bhi.n	800418a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004184:	4a1c      	ldr	r2, [pc, #112]	@ (80041f8 <prvAddNewTaskToReadyList+0xbc>)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800418a:	4b1d      	ldr	r3, [pc, #116]	@ (8004200 <prvAddNewTaskToReadyList+0xc4>)
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	3301      	adds	r3, #1
 8004190:	4a1b      	ldr	r2, [pc, #108]	@ (8004200 <prvAddNewTaskToReadyList+0xc4>)
 8004192:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004198:	2201      	movs	r2, #1
 800419a:	409a      	lsls	r2, r3
 800419c:	4b19      	ldr	r3, [pc, #100]	@ (8004204 <prvAddNewTaskToReadyList+0xc8>)
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	4313      	orrs	r3, r2
 80041a2:	4a18      	ldr	r2, [pc, #96]	@ (8004204 <prvAddNewTaskToReadyList+0xc8>)
 80041a4:	6013      	str	r3, [r2, #0]
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80041aa:	4613      	mov	r3, r2
 80041ac:	009b      	lsls	r3, r3, #2
 80041ae:	4413      	add	r3, r2
 80041b0:	009b      	lsls	r3, r3, #2
 80041b2:	4a15      	ldr	r2, [pc, #84]	@ (8004208 <prvAddNewTaskToReadyList+0xcc>)
 80041b4:	441a      	add	r2, r3
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	3304      	adds	r3, #4
 80041ba:	4619      	mov	r1, r3
 80041bc:	4610      	mov	r0, r2
 80041be:	f7ff fb30 	bl	8003822 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80041c2:	f000 fe83 	bl	8004ecc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80041c6:	4b0d      	ldr	r3, [pc, #52]	@ (80041fc <prvAddNewTaskToReadyList+0xc0>)
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d00e      	beq.n	80041ec <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80041ce:	4b0a      	ldr	r3, [pc, #40]	@ (80041f8 <prvAddNewTaskToReadyList+0xbc>)
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041d8:	429a      	cmp	r2, r3
 80041da:	d207      	bcs.n	80041ec <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80041dc:	4b0b      	ldr	r3, [pc, #44]	@ (800420c <prvAddNewTaskToReadyList+0xd0>)
 80041de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80041e2:	601a      	str	r2, [r3, #0]
 80041e4:	f3bf 8f4f 	dsb	sy
 80041e8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80041ec:	bf00      	nop
 80041ee:	3708      	adds	r7, #8
 80041f0:	46bd      	mov	sp, r7
 80041f2:	bd80      	pop	{r7, pc}
 80041f4:	200004e0 	.word	0x200004e0
 80041f8:	200003e0 	.word	0x200003e0
 80041fc:	200004ec 	.word	0x200004ec
 8004200:	200004fc 	.word	0x200004fc
 8004204:	200004e8 	.word	0x200004e8
 8004208:	200003e4 	.word	0x200003e4
 800420c:	e000ed04 	.word	0xe000ed04

08004210 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004210:	b580      	push	{r7, lr}
 8004212:	b084      	sub	sp, #16
 8004214:	af00      	add	r7, sp, #0
 8004216:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004218:	2300      	movs	r3, #0
 800421a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2b00      	cmp	r3, #0
 8004220:	d008      	beq.n	8004234 <vTaskDelay+0x24>
		{
			configASSERT( uxSchedulerSuspended == 0 );
			vTaskSuspendAll();
 8004222:	f000 f86b 	bl	80042fc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004226:	2100      	movs	r1, #0
 8004228:	6878      	ldr	r0, [r7, #4]
 800422a:	f000 fd01 	bl	8004c30 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800422e:	f000 f873 	bl	8004318 <xTaskResumeAll>
 8004232:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	2b00      	cmp	r3, #0
 8004238:	d107      	bne.n	800424a <vTaskDelay+0x3a>
		{
			portYIELD_WITHIN_API();
 800423a:	4b06      	ldr	r3, [pc, #24]	@ (8004254 <vTaskDelay+0x44>)
 800423c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004240:	601a      	str	r2, [r3, #0]
 8004242:	f3bf 8f4f 	dsb	sy
 8004246:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800424a:	bf00      	nop
 800424c:	3710      	adds	r7, #16
 800424e:	46bd      	mov	sp, r7
 8004250:	bd80      	pop	{r7, pc}
 8004252:	bf00      	nop
 8004254:	e000ed04 	.word	0xe000ed04

08004258 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004258:	b580      	push	{r7, lr}
 800425a:	b08a      	sub	sp, #40	@ 0x28
 800425c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800425e:	2300      	movs	r3, #0
 8004260:	60fb      	str	r3, [r7, #12]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004262:	2300      	movs	r3, #0
 8004264:	60bb      	str	r3, [r7, #8]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004266:	1d3a      	adds	r2, r7, #4
 8004268:	f107 0108 	add.w	r1, r7, #8
 800426c:	f107 030c 	add.w	r3, r7, #12
 8004270:	4618      	mov	r0, r3
 8004272:	f7fb ff75 	bl	8000160 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004276:	6879      	ldr	r1, [r7, #4]
 8004278:	68bb      	ldr	r3, [r7, #8]
 800427a:	68fa      	ldr	r2, [r7, #12]
 800427c:	9202      	str	r2, [sp, #8]
 800427e:	9301      	str	r3, [sp, #4]
 8004280:	2300      	movs	r3, #0
 8004282:	9300      	str	r3, [sp, #0]
 8004284:	2300      	movs	r3, #0
 8004286:	460a      	mov	r2, r1
 8004288:	4916      	ldr	r1, [pc, #88]	@ (80042e4 <vTaskStartScheduler+0x8c>)
 800428a:	4817      	ldr	r0, [pc, #92]	@ (80042e8 <vTaskStartScheduler+0x90>)
 800428c:	f7ff fe67 	bl	8003f5e <xTaskCreateStatic>
 8004290:	4603      	mov	r3, r0
 8004292:	4a16      	ldr	r2, [pc, #88]	@ (80042ec <vTaskStartScheduler+0x94>)
 8004294:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004296:	4b15      	ldr	r3, [pc, #84]	@ (80042ec <vTaskStartScheduler+0x94>)
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	2b00      	cmp	r3, #0
 800429c:	d002      	beq.n	80042a4 <vTaskStartScheduler+0x4c>
		{
			xReturn = pdPASS;
 800429e:	2301      	movs	r3, #1
 80042a0:	617b      	str	r3, [r7, #20]
 80042a2:	e001      	b.n	80042a8 <vTaskStartScheduler+0x50>
		}
		else
		{
			xReturn = pdFAIL;
 80042a4:	2300      	movs	r3, #0
 80042a6:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80042a8:	697b      	ldr	r3, [r7, #20]
 80042aa:	2b01      	cmp	r3, #1
 80042ac:	d115      	bne.n	80042da <vTaskStartScheduler+0x82>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80042ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042b2:	f383 8811 	msr	BASEPRI, r3
 80042b6:	f3bf 8f6f 	isb	sy
 80042ba:	f3bf 8f4f 	dsb	sy
 80042be:	613b      	str	r3, [r7, #16]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80042c0:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80042c2:	4b0b      	ldr	r3, [pc, #44]	@ (80042f0 <vTaskStartScheduler+0x98>)
 80042c4:	f04f 32ff 	mov.w	r2, #4294967295
 80042c8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80042ca:	4b0a      	ldr	r3, [pc, #40]	@ (80042f4 <vTaskStartScheduler+0x9c>)
 80042cc:	2201      	movs	r2, #1
 80042ce:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80042d0:	4b09      	ldr	r3, [pc, #36]	@ (80042f8 <vTaskStartScheduler+0xa0>)
 80042d2:	2200      	movs	r2, #0
 80042d4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80042d6:	f000 fd7f 	bl	8004dd8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80042da:	bf00      	nop
 80042dc:	3718      	adds	r7, #24
 80042de:	46bd      	mov	sp, r7
 80042e0:	bd80      	pop	{r7, pc}
 80042e2:	bf00      	nop
 80042e4:	08005e18 	.word	0x08005e18
 80042e8:	080047b5 	.word	0x080047b5
 80042ec:	20000504 	.word	0x20000504
 80042f0:	20000500 	.word	0x20000500
 80042f4:	200004ec 	.word	0x200004ec
 80042f8:	200004e4 	.word	0x200004e4

080042fc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80042fc:	b480      	push	{r7}
 80042fe:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8004300:	4b04      	ldr	r3, [pc, #16]	@ (8004314 <vTaskSuspendAll+0x18>)
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	3301      	adds	r3, #1
 8004306:	4a03      	ldr	r2, [pc, #12]	@ (8004314 <vTaskSuspendAll+0x18>)
 8004308:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800430a:	bf00      	nop
 800430c:	46bd      	mov	sp, r7
 800430e:	bc80      	pop	{r7}
 8004310:	4770      	bx	lr
 8004312:	bf00      	nop
 8004314:	20000508 	.word	0x20000508

08004318 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004318:	b580      	push	{r7, lr}
 800431a:	b084      	sub	sp, #16
 800431c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800431e:	2300      	movs	r3, #0
 8004320:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004322:	2300      	movs	r3, #0
 8004324:	60bb      	str	r3, [r7, #8]
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004326:	f000 fdb7 	bl	8004e98 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800432a:	4b39      	ldr	r3, [pc, #228]	@ (8004410 <xTaskResumeAll+0xf8>)
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	3b01      	subs	r3, #1
 8004330:	4a37      	ldr	r2, [pc, #220]	@ (8004410 <xTaskResumeAll+0xf8>)
 8004332:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004334:	4b36      	ldr	r3, [pc, #216]	@ (8004410 <xTaskResumeAll+0xf8>)
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	2b00      	cmp	r3, #0
 800433a:	d161      	bne.n	8004400 <xTaskResumeAll+0xe8>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800433c:	4b35      	ldr	r3, [pc, #212]	@ (8004414 <xTaskResumeAll+0xfc>)
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	2b00      	cmp	r3, #0
 8004342:	d05d      	beq.n	8004400 <xTaskResumeAll+0xe8>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004344:	e02e      	b.n	80043a4 <xTaskResumeAll+0x8c>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004346:	4b34      	ldr	r3, [pc, #208]	@ (8004418 <xTaskResumeAll+0x100>)
 8004348:	68db      	ldr	r3, [r3, #12]
 800434a:	68db      	ldr	r3, [r3, #12]
 800434c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	3318      	adds	r3, #24
 8004352:	4618      	mov	r0, r3
 8004354:	f7ff fac0 	bl	80038d8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	3304      	adds	r3, #4
 800435c:	4618      	mov	r0, r3
 800435e:	f7ff fabb 	bl	80038d8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004366:	2201      	movs	r2, #1
 8004368:	409a      	lsls	r2, r3
 800436a:	4b2c      	ldr	r3, [pc, #176]	@ (800441c <xTaskResumeAll+0x104>)
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	4313      	orrs	r3, r2
 8004370:	4a2a      	ldr	r2, [pc, #168]	@ (800441c <xTaskResumeAll+0x104>)
 8004372:	6013      	str	r3, [r2, #0]
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004378:	4613      	mov	r3, r2
 800437a:	009b      	lsls	r3, r3, #2
 800437c:	4413      	add	r3, r2
 800437e:	009b      	lsls	r3, r3, #2
 8004380:	4a27      	ldr	r2, [pc, #156]	@ (8004420 <xTaskResumeAll+0x108>)
 8004382:	441a      	add	r2, r3
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	3304      	adds	r3, #4
 8004388:	4619      	mov	r1, r3
 800438a:	4610      	mov	r0, r2
 800438c:	f7ff fa49 	bl	8003822 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004394:	4b23      	ldr	r3, [pc, #140]	@ (8004424 <xTaskResumeAll+0x10c>)
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800439a:	429a      	cmp	r2, r3
 800439c:	d302      	bcc.n	80043a4 <xTaskResumeAll+0x8c>
					{
						xYieldPending = pdTRUE;
 800439e:	4b22      	ldr	r3, [pc, #136]	@ (8004428 <xTaskResumeAll+0x110>)
 80043a0:	2201      	movs	r2, #1
 80043a2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80043a4:	4b1c      	ldr	r3, [pc, #112]	@ (8004418 <xTaskResumeAll+0x100>)
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d1cc      	bne.n	8004346 <xTaskResumeAll+0x2e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d001      	beq.n	80043b6 <xTaskResumeAll+0x9e>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80043b2:	f000 faa3 	bl	80048fc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80043b6:	4b1d      	ldr	r3, [pc, #116]	@ (800442c <xTaskResumeAll+0x114>)
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d010      	beq.n	80043e4 <xTaskResumeAll+0xcc>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80043c2:	f000 f837 	bl	8004434 <xTaskIncrementTick>
 80043c6:	4603      	mov	r3, r0
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d002      	beq.n	80043d2 <xTaskResumeAll+0xba>
							{
								xYieldPending = pdTRUE;
 80043cc:	4b16      	ldr	r3, [pc, #88]	@ (8004428 <xTaskResumeAll+0x110>)
 80043ce:	2201      	movs	r2, #1
 80043d0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	3b01      	subs	r3, #1
 80043d6:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d1f1      	bne.n	80043c2 <xTaskResumeAll+0xaa>

						xPendedTicks = 0;
 80043de:	4b13      	ldr	r3, [pc, #76]	@ (800442c <xTaskResumeAll+0x114>)
 80043e0:	2200      	movs	r2, #0
 80043e2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80043e4:	4b10      	ldr	r3, [pc, #64]	@ (8004428 <xTaskResumeAll+0x110>)
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d009      	beq.n	8004400 <xTaskResumeAll+0xe8>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80043ec:	2301      	movs	r3, #1
 80043ee:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80043f0:	4b0f      	ldr	r3, [pc, #60]	@ (8004430 <xTaskResumeAll+0x118>)
 80043f2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80043f6:	601a      	str	r2, [r3, #0]
 80043f8:	f3bf 8f4f 	dsb	sy
 80043fc:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004400:	f000 fd64 	bl	8004ecc <vPortExitCritical>

	return xAlreadyYielded;
 8004404:	68bb      	ldr	r3, [r7, #8]
}
 8004406:	4618      	mov	r0, r3
 8004408:	3710      	adds	r7, #16
 800440a:	46bd      	mov	sp, r7
 800440c:	bd80      	pop	{r7, pc}
 800440e:	bf00      	nop
 8004410:	20000508 	.word	0x20000508
 8004414:	200004e0 	.word	0x200004e0
 8004418:	200004a0 	.word	0x200004a0
 800441c:	200004e8 	.word	0x200004e8
 8004420:	200003e4 	.word	0x200003e4
 8004424:	200003e0 	.word	0x200003e0
 8004428:	200004f4 	.word	0x200004f4
 800442c:	200004f0 	.word	0x200004f0
 8004430:	e000ed04 	.word	0xe000ed04

08004434 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004434:	b580      	push	{r7, lr}
 8004436:	b086      	sub	sp, #24
 8004438:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800443a:	2300      	movs	r3, #0
 800443c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800443e:	4b46      	ldr	r3, [pc, #280]	@ (8004558 <xTaskIncrementTick+0x124>)
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	2b00      	cmp	r3, #0
 8004444:	d17d      	bne.n	8004542 <xTaskIncrementTick+0x10e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004446:	4b45      	ldr	r3, [pc, #276]	@ (800455c <xTaskIncrementTick+0x128>)
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	3301      	adds	r3, #1
 800444c:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800444e:	4a43      	ldr	r2, [pc, #268]	@ (800455c <xTaskIncrementTick+0x128>)
 8004450:	693b      	ldr	r3, [r7, #16]
 8004452:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004454:	693b      	ldr	r3, [r7, #16]
 8004456:	2b00      	cmp	r3, #0
 8004458:	d110      	bne.n	800447c <xTaskIncrementTick+0x48>
		{
			taskSWITCH_DELAYED_LISTS();
 800445a:	4b41      	ldr	r3, [pc, #260]	@ (8004560 <xTaskIncrementTick+0x12c>)
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	60fb      	str	r3, [r7, #12]
 8004460:	4b40      	ldr	r3, [pc, #256]	@ (8004564 <xTaskIncrementTick+0x130>)
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	4a3e      	ldr	r2, [pc, #248]	@ (8004560 <xTaskIncrementTick+0x12c>)
 8004466:	6013      	str	r3, [r2, #0]
 8004468:	4a3e      	ldr	r2, [pc, #248]	@ (8004564 <xTaskIncrementTick+0x130>)
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	6013      	str	r3, [r2, #0]
 800446e:	4b3e      	ldr	r3, [pc, #248]	@ (8004568 <xTaskIncrementTick+0x134>)
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	3301      	adds	r3, #1
 8004474:	4a3c      	ldr	r2, [pc, #240]	@ (8004568 <xTaskIncrementTick+0x134>)
 8004476:	6013      	str	r3, [r2, #0]
 8004478:	f000 fa40 	bl	80048fc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800447c:	4b3b      	ldr	r3, [pc, #236]	@ (800456c <xTaskIncrementTick+0x138>)
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	693a      	ldr	r2, [r7, #16]
 8004482:	429a      	cmp	r2, r3
 8004484:	d348      	bcc.n	8004518 <xTaskIncrementTick+0xe4>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004486:	4b36      	ldr	r3, [pc, #216]	@ (8004560 <xTaskIncrementTick+0x12c>)
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	2b00      	cmp	r3, #0
 800448e:	d104      	bne.n	800449a <xTaskIncrementTick+0x66>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004490:	4b36      	ldr	r3, [pc, #216]	@ (800456c <xTaskIncrementTick+0x138>)
 8004492:	f04f 32ff 	mov.w	r2, #4294967295
 8004496:	601a      	str	r2, [r3, #0]
					break;
 8004498:	e03e      	b.n	8004518 <xTaskIncrementTick+0xe4>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800449a:	4b31      	ldr	r3, [pc, #196]	@ (8004560 <xTaskIncrementTick+0x12c>)
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	68db      	ldr	r3, [r3, #12]
 80044a0:	68db      	ldr	r3, [r3, #12]
 80044a2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80044a4:	68bb      	ldr	r3, [r7, #8]
 80044a6:	685b      	ldr	r3, [r3, #4]
 80044a8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80044aa:	693a      	ldr	r2, [r7, #16]
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	429a      	cmp	r2, r3
 80044b0:	d203      	bcs.n	80044ba <xTaskIncrementTick+0x86>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80044b2:	4a2e      	ldr	r2, [pc, #184]	@ (800456c <xTaskIncrementTick+0x138>)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80044b8:	e02e      	b.n	8004518 <xTaskIncrementTick+0xe4>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80044ba:	68bb      	ldr	r3, [r7, #8]
 80044bc:	3304      	adds	r3, #4
 80044be:	4618      	mov	r0, r3
 80044c0:	f7ff fa0a 	bl	80038d8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80044c4:	68bb      	ldr	r3, [r7, #8]
 80044c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d004      	beq.n	80044d6 <xTaskIncrementTick+0xa2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80044cc:	68bb      	ldr	r3, [r7, #8]
 80044ce:	3318      	adds	r3, #24
 80044d0:	4618      	mov	r0, r3
 80044d2:	f7ff fa01 	bl	80038d8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80044d6:	68bb      	ldr	r3, [r7, #8]
 80044d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044da:	2201      	movs	r2, #1
 80044dc:	409a      	lsls	r2, r3
 80044de:	4b24      	ldr	r3, [pc, #144]	@ (8004570 <xTaskIncrementTick+0x13c>)
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	4313      	orrs	r3, r2
 80044e4:	4a22      	ldr	r2, [pc, #136]	@ (8004570 <xTaskIncrementTick+0x13c>)
 80044e6:	6013      	str	r3, [r2, #0]
 80044e8:	68bb      	ldr	r3, [r7, #8]
 80044ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80044ec:	4613      	mov	r3, r2
 80044ee:	009b      	lsls	r3, r3, #2
 80044f0:	4413      	add	r3, r2
 80044f2:	009b      	lsls	r3, r3, #2
 80044f4:	4a1f      	ldr	r2, [pc, #124]	@ (8004574 <xTaskIncrementTick+0x140>)
 80044f6:	441a      	add	r2, r3
 80044f8:	68bb      	ldr	r3, [r7, #8]
 80044fa:	3304      	adds	r3, #4
 80044fc:	4619      	mov	r1, r3
 80044fe:	4610      	mov	r0, r2
 8004500:	f7ff f98f 	bl	8003822 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004504:	68bb      	ldr	r3, [r7, #8]
 8004506:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004508:	4b1b      	ldr	r3, [pc, #108]	@ (8004578 <xTaskIncrementTick+0x144>)
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800450e:	429a      	cmp	r2, r3
 8004510:	d3b9      	bcc.n	8004486 <xTaskIncrementTick+0x52>
						{
							xSwitchRequired = pdTRUE;
 8004512:	2301      	movs	r3, #1
 8004514:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004516:	e7b6      	b.n	8004486 <xTaskIncrementTick+0x52>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004518:	4b17      	ldr	r3, [pc, #92]	@ (8004578 <xTaskIncrementTick+0x144>)
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800451e:	4915      	ldr	r1, [pc, #84]	@ (8004574 <xTaskIncrementTick+0x140>)
 8004520:	4613      	mov	r3, r2
 8004522:	009b      	lsls	r3, r3, #2
 8004524:	4413      	add	r3, r2
 8004526:	009b      	lsls	r3, r3, #2
 8004528:	440b      	add	r3, r1
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	2b01      	cmp	r3, #1
 800452e:	d901      	bls.n	8004534 <xTaskIncrementTick+0x100>
			{
				xSwitchRequired = pdTRUE;
 8004530:	2301      	movs	r3, #1
 8004532:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8004534:	4b11      	ldr	r3, [pc, #68]	@ (800457c <xTaskIncrementTick+0x148>)
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	2b00      	cmp	r3, #0
 800453a:	d007      	beq.n	800454c <xTaskIncrementTick+0x118>
			{
				xSwitchRequired = pdTRUE;
 800453c:	2301      	movs	r3, #1
 800453e:	617b      	str	r3, [r7, #20]
 8004540:	e004      	b.n	800454c <xTaskIncrementTick+0x118>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8004542:	4b0f      	ldr	r3, [pc, #60]	@ (8004580 <xTaskIncrementTick+0x14c>)
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	3301      	adds	r3, #1
 8004548:	4a0d      	ldr	r2, [pc, #52]	@ (8004580 <xTaskIncrementTick+0x14c>)
 800454a:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800454c:	697b      	ldr	r3, [r7, #20]
}
 800454e:	4618      	mov	r0, r3
 8004550:	3718      	adds	r7, #24
 8004552:	46bd      	mov	sp, r7
 8004554:	bd80      	pop	{r7, pc}
 8004556:	bf00      	nop
 8004558:	20000508 	.word	0x20000508
 800455c:	200004e4 	.word	0x200004e4
 8004560:	20000498 	.word	0x20000498
 8004564:	2000049c 	.word	0x2000049c
 8004568:	200004f8 	.word	0x200004f8
 800456c:	20000500 	.word	0x20000500
 8004570:	200004e8 	.word	0x200004e8
 8004574:	200003e4 	.word	0x200003e4
 8004578:	200003e0 	.word	0x200003e0
 800457c:	200004f4 	.word	0x200004f4
 8004580:	200004f0 	.word	0x200004f0

08004584 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004584:	b480      	push	{r7}
 8004586:	b085      	sub	sp, #20
 8004588:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800458a:	4b1c      	ldr	r3, [pc, #112]	@ (80045fc <vTaskSwitchContext+0x78>)
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	2b00      	cmp	r3, #0
 8004590:	d003      	beq.n	800459a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004592:	4b1b      	ldr	r3, [pc, #108]	@ (8004600 <vTaskSwitchContext+0x7c>)
 8004594:	2201      	movs	r2, #1
 8004596:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004598:	e02a      	b.n	80045f0 <vTaskSwitchContext+0x6c>
		xYieldPending = pdFALSE;
 800459a:	4b19      	ldr	r3, [pc, #100]	@ (8004600 <vTaskSwitchContext+0x7c>)
 800459c:	2200      	movs	r2, #0
 800459e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80045a0:	4b18      	ldr	r3, [pc, #96]	@ (8004604 <vTaskSwitchContext+0x80>)
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	607b      	str	r3, [r7, #4]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	fab3 f383 	clz	r3, r3
 80045ac:	70fb      	strb	r3, [r7, #3]
		return ucReturn;
 80045ae:	78fb      	ldrb	r3, [r7, #3]
 80045b0:	f1c3 031f 	rsb	r3, r3, #31
 80045b4:	60fb      	str	r3, [r7, #12]
 80045b6:	68fa      	ldr	r2, [r7, #12]
 80045b8:	4613      	mov	r3, r2
 80045ba:	009b      	lsls	r3, r3, #2
 80045bc:	4413      	add	r3, r2
 80045be:	009b      	lsls	r3, r3, #2
 80045c0:	4a11      	ldr	r2, [pc, #68]	@ (8004608 <vTaskSwitchContext+0x84>)
 80045c2:	4413      	add	r3, r2
 80045c4:	60bb      	str	r3, [r7, #8]
 80045c6:	68bb      	ldr	r3, [r7, #8]
 80045c8:	685b      	ldr	r3, [r3, #4]
 80045ca:	685a      	ldr	r2, [r3, #4]
 80045cc:	68bb      	ldr	r3, [r7, #8]
 80045ce:	605a      	str	r2, [r3, #4]
 80045d0:	68bb      	ldr	r3, [r7, #8]
 80045d2:	685a      	ldr	r2, [r3, #4]
 80045d4:	68bb      	ldr	r3, [r7, #8]
 80045d6:	3308      	adds	r3, #8
 80045d8:	429a      	cmp	r2, r3
 80045da:	d104      	bne.n	80045e6 <vTaskSwitchContext+0x62>
 80045dc:	68bb      	ldr	r3, [r7, #8]
 80045de:	685b      	ldr	r3, [r3, #4]
 80045e0:	685a      	ldr	r2, [r3, #4]
 80045e2:	68bb      	ldr	r3, [r7, #8]
 80045e4:	605a      	str	r2, [r3, #4]
 80045e6:	68bb      	ldr	r3, [r7, #8]
 80045e8:	685b      	ldr	r3, [r3, #4]
 80045ea:	68db      	ldr	r3, [r3, #12]
 80045ec:	4a07      	ldr	r2, [pc, #28]	@ (800460c <vTaskSwitchContext+0x88>)
 80045ee:	6013      	str	r3, [r2, #0]
}
 80045f0:	bf00      	nop
 80045f2:	3714      	adds	r7, #20
 80045f4:	46bd      	mov	sp, r7
 80045f6:	bc80      	pop	{r7}
 80045f8:	4770      	bx	lr
 80045fa:	bf00      	nop
 80045fc:	20000508 	.word	0x20000508
 8004600:	200004f4 	.word	0x200004f4
 8004604:	200004e8 	.word	0x200004e8
 8004608:	200003e4 	.word	0x200003e4
 800460c:	200003e0 	.word	0x200003e0

08004610 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004610:	b580      	push	{r7, lr}
 8004612:	b082      	sub	sp, #8
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]
 8004618:	6039      	str	r1, [r7, #0]

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800461a:	4b07      	ldr	r3, [pc, #28]	@ (8004638 <vTaskPlaceOnEventList+0x28>)
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	3318      	adds	r3, #24
 8004620:	4619      	mov	r1, r3
 8004622:	6878      	ldr	r0, [r7, #4]
 8004624:	f7ff f920 	bl	8003868 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004628:	2101      	movs	r1, #1
 800462a:	6838      	ldr	r0, [r7, #0]
 800462c:	f000 fb00 	bl	8004c30 <prvAddCurrentTaskToDelayedList>
}
 8004630:	bf00      	nop
 8004632:	3708      	adds	r7, #8
 8004634:	46bd      	mov	sp, r7
 8004636:	bd80      	pop	{r7, pc}
 8004638:	200003e0 	.word	0x200003e0

0800463c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800463c:	b580      	push	{r7, lr}
 800463e:	b084      	sub	sp, #16
 8004640:	af00      	add	r7, sp, #0
 8004642:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	68db      	ldr	r3, [r3, #12]
 8004648:	68db      	ldr	r3, [r3, #12]
 800464a:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800464c:	68bb      	ldr	r3, [r7, #8]
 800464e:	3318      	adds	r3, #24
 8004650:	4618      	mov	r0, r3
 8004652:	f7ff f941 	bl	80038d8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004656:	4b1d      	ldr	r3, [pc, #116]	@ (80046cc <xTaskRemoveFromEventList+0x90>)
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	2b00      	cmp	r3, #0
 800465c:	d11c      	bne.n	8004698 <xTaskRemoveFromEventList+0x5c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800465e:	68bb      	ldr	r3, [r7, #8]
 8004660:	3304      	adds	r3, #4
 8004662:	4618      	mov	r0, r3
 8004664:	f7ff f938 	bl	80038d8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004668:	68bb      	ldr	r3, [r7, #8]
 800466a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800466c:	2201      	movs	r2, #1
 800466e:	409a      	lsls	r2, r3
 8004670:	4b17      	ldr	r3, [pc, #92]	@ (80046d0 <xTaskRemoveFromEventList+0x94>)
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	4313      	orrs	r3, r2
 8004676:	4a16      	ldr	r2, [pc, #88]	@ (80046d0 <xTaskRemoveFromEventList+0x94>)
 8004678:	6013      	str	r3, [r2, #0]
 800467a:	68bb      	ldr	r3, [r7, #8]
 800467c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800467e:	4613      	mov	r3, r2
 8004680:	009b      	lsls	r3, r3, #2
 8004682:	4413      	add	r3, r2
 8004684:	009b      	lsls	r3, r3, #2
 8004686:	4a13      	ldr	r2, [pc, #76]	@ (80046d4 <xTaskRemoveFromEventList+0x98>)
 8004688:	441a      	add	r2, r3
 800468a:	68bb      	ldr	r3, [r7, #8]
 800468c:	3304      	adds	r3, #4
 800468e:	4619      	mov	r1, r3
 8004690:	4610      	mov	r0, r2
 8004692:	f7ff f8c6 	bl	8003822 <vListInsertEnd>
 8004696:	e005      	b.n	80046a4 <xTaskRemoveFromEventList+0x68>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004698:	68bb      	ldr	r3, [r7, #8]
 800469a:	3318      	adds	r3, #24
 800469c:	4619      	mov	r1, r3
 800469e:	480e      	ldr	r0, [pc, #56]	@ (80046d8 <xTaskRemoveFromEventList+0x9c>)
 80046a0:	f7ff f8bf 	bl	8003822 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80046a4:	68bb      	ldr	r3, [r7, #8]
 80046a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80046a8:	4b0c      	ldr	r3, [pc, #48]	@ (80046dc <xTaskRemoveFromEventList+0xa0>)
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046ae:	429a      	cmp	r2, r3
 80046b0:	d905      	bls.n	80046be <xTaskRemoveFromEventList+0x82>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80046b2:	2301      	movs	r3, #1
 80046b4:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80046b6:	4b0a      	ldr	r3, [pc, #40]	@ (80046e0 <xTaskRemoveFromEventList+0xa4>)
 80046b8:	2201      	movs	r2, #1
 80046ba:	601a      	str	r2, [r3, #0]
 80046bc:	e001      	b.n	80046c2 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		xReturn = pdFALSE;
 80046be:	2300      	movs	r3, #0
 80046c0:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
 80046c2:	68fb      	ldr	r3, [r7, #12]
}
 80046c4:	4618      	mov	r0, r3
 80046c6:	3710      	adds	r7, #16
 80046c8:	46bd      	mov	sp, r7
 80046ca:	bd80      	pop	{r7, pc}
 80046cc:	20000508 	.word	0x20000508
 80046d0:	200004e8 	.word	0x200004e8
 80046d4:	200003e4 	.word	0x200003e4
 80046d8:	200004a0 	.word	0x200004a0
 80046dc:	200003e0 	.word	0x200003e0
 80046e0:	200004f4 	.word	0x200004f4

080046e4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80046e4:	b480      	push	{r7}
 80046e6:	b083      	sub	sp, #12
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80046ec:	4b06      	ldr	r3, [pc, #24]	@ (8004708 <vTaskInternalSetTimeOutState+0x24>)
 80046ee:	681a      	ldr	r2, [r3, #0]
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80046f4:	4b05      	ldr	r3, [pc, #20]	@ (800470c <vTaskInternalSetTimeOutState+0x28>)
 80046f6:	681a      	ldr	r2, [r3, #0]
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	605a      	str	r2, [r3, #4]
}
 80046fc:	bf00      	nop
 80046fe:	370c      	adds	r7, #12
 8004700:	46bd      	mov	sp, r7
 8004702:	bc80      	pop	{r7}
 8004704:	4770      	bx	lr
 8004706:	bf00      	nop
 8004708:	200004f8 	.word	0x200004f8
 800470c:	200004e4 	.word	0x200004e4

08004710 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004710:	b580      	push	{r7, lr}
 8004712:	b086      	sub	sp, #24
 8004714:	af00      	add	r7, sp, #0
 8004716:	6078      	str	r0, [r7, #4]
 8004718:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
	configASSERT( pxTicksToWait );

	taskENTER_CRITICAL();
 800471a:	f000 fbbd 	bl	8004e98 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800471e:	4b1d      	ldr	r3, [pc, #116]	@ (8004794 <xTaskCheckForTimeOut+0x84>)
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	685b      	ldr	r3, [r3, #4]
 8004728:	693a      	ldr	r2, [r7, #16]
 800472a:	1ad3      	subs	r3, r2, r3
 800472c:	60fb      	str	r3, [r7, #12]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800472e:	683b      	ldr	r3, [r7, #0]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004736:	d102      	bne.n	800473e <xTaskCheckForTimeOut+0x2e>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004738:	2300      	movs	r3, #0
 800473a:	617b      	str	r3, [r7, #20]
 800473c:	e023      	b.n	8004786 <xTaskCheckForTimeOut+0x76>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681a      	ldr	r2, [r3, #0]
 8004742:	4b15      	ldr	r3, [pc, #84]	@ (8004798 <xTaskCheckForTimeOut+0x88>)
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	429a      	cmp	r2, r3
 8004748:	d007      	beq.n	800475a <xTaskCheckForTimeOut+0x4a>
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	685b      	ldr	r3, [r3, #4]
 800474e:	693a      	ldr	r2, [r7, #16]
 8004750:	429a      	cmp	r2, r3
 8004752:	d302      	bcc.n	800475a <xTaskCheckForTimeOut+0x4a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004754:	2301      	movs	r3, #1
 8004756:	617b      	str	r3, [r7, #20]
 8004758:	e015      	b.n	8004786 <xTaskCheckForTimeOut+0x76>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800475a:	683b      	ldr	r3, [r7, #0]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	68fa      	ldr	r2, [r7, #12]
 8004760:	429a      	cmp	r2, r3
 8004762:	d20b      	bcs.n	800477c <xTaskCheckForTimeOut+0x6c>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004764:	683b      	ldr	r3, [r7, #0]
 8004766:	681a      	ldr	r2, [r3, #0]
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	1ad2      	subs	r2, r2, r3
 800476c:	683b      	ldr	r3, [r7, #0]
 800476e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004770:	6878      	ldr	r0, [r7, #4]
 8004772:	f7ff ffb7 	bl	80046e4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004776:	2300      	movs	r3, #0
 8004778:	617b      	str	r3, [r7, #20]
 800477a:	e004      	b.n	8004786 <xTaskCheckForTimeOut+0x76>
		}
		else
		{
			*pxTicksToWait = 0;
 800477c:	683b      	ldr	r3, [r7, #0]
 800477e:	2200      	movs	r2, #0
 8004780:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8004782:	2301      	movs	r3, #1
 8004784:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
 8004786:	f000 fba1 	bl	8004ecc <vPortExitCritical>

	return xReturn;
 800478a:	697b      	ldr	r3, [r7, #20]
}
 800478c:	4618      	mov	r0, r3
 800478e:	3718      	adds	r7, #24
 8004790:	46bd      	mov	sp, r7
 8004792:	bd80      	pop	{r7, pc}
 8004794:	200004e4 	.word	0x200004e4
 8004798:	200004f8 	.word	0x200004f8

0800479c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800479c:	b480      	push	{r7}
 800479e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80047a0:	4b03      	ldr	r3, [pc, #12]	@ (80047b0 <vTaskMissedYield+0x14>)
 80047a2:	2201      	movs	r2, #1
 80047a4:	601a      	str	r2, [r3, #0]
}
 80047a6:	bf00      	nop
 80047a8:	46bd      	mov	sp, r7
 80047aa:	bc80      	pop	{r7}
 80047ac:	4770      	bx	lr
 80047ae:	bf00      	nop
 80047b0:	200004f4 	.word	0x200004f4

080047b4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80047b4:	b580      	push	{r7, lr}
 80047b6:	b082      	sub	sp, #8
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80047bc:	f000 f852 	bl	8004864 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80047c0:	4b06      	ldr	r3, [pc, #24]	@ (80047dc <prvIdleTask+0x28>)
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	2b01      	cmp	r3, #1
 80047c6:	d9f9      	bls.n	80047bc <prvIdleTask+0x8>
			{
				taskYIELD();
 80047c8:	4b05      	ldr	r3, [pc, #20]	@ (80047e0 <prvIdleTask+0x2c>)
 80047ca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80047ce:	601a      	str	r2, [r3, #0]
 80047d0:	f3bf 8f4f 	dsb	sy
 80047d4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80047d8:	e7f0      	b.n	80047bc <prvIdleTask+0x8>
 80047da:	bf00      	nop
 80047dc:	200003e4 	.word	0x200003e4
 80047e0:	e000ed04 	.word	0xe000ed04

080047e4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80047e4:	b580      	push	{r7, lr}
 80047e6:	b082      	sub	sp, #8
 80047e8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80047ea:	2300      	movs	r3, #0
 80047ec:	607b      	str	r3, [r7, #4]
 80047ee:	e00c      	b.n	800480a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80047f0:	687a      	ldr	r2, [r7, #4]
 80047f2:	4613      	mov	r3, r2
 80047f4:	009b      	lsls	r3, r3, #2
 80047f6:	4413      	add	r3, r2
 80047f8:	009b      	lsls	r3, r3, #2
 80047fa:	4a12      	ldr	r2, [pc, #72]	@ (8004844 <prvInitialiseTaskLists+0x60>)
 80047fc:	4413      	add	r3, r2
 80047fe:	4618      	mov	r0, r3
 8004800:	f7fe ffe4 	bl	80037cc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	3301      	adds	r3, #1
 8004808:	607b      	str	r3, [r7, #4]
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	2b06      	cmp	r3, #6
 800480e:	d9ef      	bls.n	80047f0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004810:	480d      	ldr	r0, [pc, #52]	@ (8004848 <prvInitialiseTaskLists+0x64>)
 8004812:	f7fe ffdb 	bl	80037cc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004816:	480d      	ldr	r0, [pc, #52]	@ (800484c <prvInitialiseTaskLists+0x68>)
 8004818:	f7fe ffd8 	bl	80037cc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800481c:	480c      	ldr	r0, [pc, #48]	@ (8004850 <prvInitialiseTaskLists+0x6c>)
 800481e:	f7fe ffd5 	bl	80037cc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004822:	480c      	ldr	r0, [pc, #48]	@ (8004854 <prvInitialiseTaskLists+0x70>)
 8004824:	f7fe ffd2 	bl	80037cc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004828:	480b      	ldr	r0, [pc, #44]	@ (8004858 <prvInitialiseTaskLists+0x74>)
 800482a:	f7fe ffcf 	bl	80037cc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800482e:	4b0b      	ldr	r3, [pc, #44]	@ (800485c <prvInitialiseTaskLists+0x78>)
 8004830:	4a05      	ldr	r2, [pc, #20]	@ (8004848 <prvInitialiseTaskLists+0x64>)
 8004832:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004834:	4b0a      	ldr	r3, [pc, #40]	@ (8004860 <prvInitialiseTaskLists+0x7c>)
 8004836:	4a05      	ldr	r2, [pc, #20]	@ (800484c <prvInitialiseTaskLists+0x68>)
 8004838:	601a      	str	r2, [r3, #0]
}
 800483a:	bf00      	nop
 800483c:	3708      	adds	r7, #8
 800483e:	46bd      	mov	sp, r7
 8004840:	bd80      	pop	{r7, pc}
 8004842:	bf00      	nop
 8004844:	200003e4 	.word	0x200003e4
 8004848:	20000470 	.word	0x20000470
 800484c:	20000484 	.word	0x20000484
 8004850:	200004a0 	.word	0x200004a0
 8004854:	200004b4 	.word	0x200004b4
 8004858:	200004cc 	.word	0x200004cc
 800485c:	20000498 	.word	0x20000498
 8004860:	2000049c 	.word	0x2000049c

08004864 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004864:	b580      	push	{r7, lr}
 8004866:	b082      	sub	sp, #8
 8004868:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800486a:	e019      	b.n	80048a0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800486c:	f000 fb14 	bl	8004e98 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004870:	4b10      	ldr	r3, [pc, #64]	@ (80048b4 <prvCheckTasksWaitingTermination+0x50>)
 8004872:	68db      	ldr	r3, [r3, #12]
 8004874:	68db      	ldr	r3, [r3, #12]
 8004876:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	3304      	adds	r3, #4
 800487c:	4618      	mov	r0, r3
 800487e:	f7ff f82b 	bl	80038d8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004882:	4b0d      	ldr	r3, [pc, #52]	@ (80048b8 <prvCheckTasksWaitingTermination+0x54>)
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	3b01      	subs	r3, #1
 8004888:	4a0b      	ldr	r2, [pc, #44]	@ (80048b8 <prvCheckTasksWaitingTermination+0x54>)
 800488a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800488c:	4b0b      	ldr	r3, [pc, #44]	@ (80048bc <prvCheckTasksWaitingTermination+0x58>)
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	3b01      	subs	r3, #1
 8004892:	4a0a      	ldr	r2, [pc, #40]	@ (80048bc <prvCheckTasksWaitingTermination+0x58>)
 8004894:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004896:	f000 fb19 	bl	8004ecc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800489a:	6878      	ldr	r0, [r7, #4]
 800489c:	f000 f810 	bl	80048c0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80048a0:	4b06      	ldr	r3, [pc, #24]	@ (80048bc <prvCheckTasksWaitingTermination+0x58>)
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d1e1      	bne.n	800486c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80048a8:	bf00      	nop
 80048aa:	bf00      	nop
 80048ac:	3708      	adds	r7, #8
 80048ae:	46bd      	mov	sp, r7
 80048b0:	bd80      	pop	{r7, pc}
 80048b2:	bf00      	nop
 80048b4:	200004b4 	.word	0x200004b4
 80048b8:	200004e0 	.word	0x200004e0
 80048bc:	200004c8 	.word	0x200004c8

080048c0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80048c0:	b580      	push	{r7, lr}
 80048c2:	b082      	sub	sp, #8
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d108      	bne.n	80048e4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048d6:	4618      	mov	r0, r3
 80048d8:	f000 fc14 	bl	8005104 <vPortFree>
				vPortFree( pxTCB );
 80048dc:	6878      	ldr	r0, [r7, #4]
 80048de:	f000 fc11 	bl	8005104 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80048e2:	e007      	b.n	80048f4 <prvDeleteTCB+0x34>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80048ea:	2b01      	cmp	r3, #1
 80048ec:	d102      	bne.n	80048f4 <prvDeleteTCB+0x34>
				vPortFree( pxTCB );
 80048ee:	6878      	ldr	r0, [r7, #4]
 80048f0:	f000 fc08 	bl	8005104 <vPortFree>
	}
 80048f4:	bf00      	nop
 80048f6:	3708      	adds	r7, #8
 80048f8:	46bd      	mov	sp, r7
 80048fa:	bd80      	pop	{r7, pc}

080048fc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80048fc:	b480      	push	{r7}
 80048fe:	b083      	sub	sp, #12
 8004900:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004902:	4b0c      	ldr	r3, [pc, #48]	@ (8004934 <prvResetNextTaskUnblockTime+0x38>)
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	2b00      	cmp	r3, #0
 800490a:	d104      	bne.n	8004916 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800490c:	4b0a      	ldr	r3, [pc, #40]	@ (8004938 <prvResetNextTaskUnblockTime+0x3c>)
 800490e:	f04f 32ff 	mov.w	r2, #4294967295
 8004912:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004914:	e008      	b.n	8004928 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004916:	4b07      	ldr	r3, [pc, #28]	@ (8004934 <prvResetNextTaskUnblockTime+0x38>)
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	68db      	ldr	r3, [r3, #12]
 800491c:	68db      	ldr	r3, [r3, #12]
 800491e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	685b      	ldr	r3, [r3, #4]
 8004924:	4a04      	ldr	r2, [pc, #16]	@ (8004938 <prvResetNextTaskUnblockTime+0x3c>)
 8004926:	6013      	str	r3, [r2, #0]
}
 8004928:	bf00      	nop
 800492a:	370c      	adds	r7, #12
 800492c:	46bd      	mov	sp, r7
 800492e:	bc80      	pop	{r7}
 8004930:	4770      	bx	lr
 8004932:	bf00      	nop
 8004934:	20000498 	.word	0x20000498
 8004938:	20000500 	.word	0x20000500

0800493c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800493c:	b480      	push	{r7}
 800493e:	b083      	sub	sp, #12
 8004940:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004942:	4b0b      	ldr	r3, [pc, #44]	@ (8004970 <xTaskGetSchedulerState+0x34>)
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	2b00      	cmp	r3, #0
 8004948:	d102      	bne.n	8004950 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800494a:	2301      	movs	r3, #1
 800494c:	607b      	str	r3, [r7, #4]
 800494e:	e008      	b.n	8004962 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004950:	4b08      	ldr	r3, [pc, #32]	@ (8004974 <xTaskGetSchedulerState+0x38>)
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	2b00      	cmp	r3, #0
 8004956:	d102      	bne.n	800495e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004958:	2302      	movs	r3, #2
 800495a:	607b      	str	r3, [r7, #4]
 800495c:	e001      	b.n	8004962 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800495e:	2300      	movs	r3, #0
 8004960:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004962:	687b      	ldr	r3, [r7, #4]
	}
 8004964:	4618      	mov	r0, r3
 8004966:	370c      	adds	r7, #12
 8004968:	46bd      	mov	sp, r7
 800496a:	bc80      	pop	{r7}
 800496c:	4770      	bx	lr
 800496e:	bf00      	nop
 8004970:	200004ec 	.word	0x200004ec
 8004974:	20000508 	.word	0x20000508

08004978 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8004978:	b580      	push	{r7, lr}
 800497a:	b084      	sub	sp, #16
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8004984:	2300      	movs	r3, #0
 8004986:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2b00      	cmp	r3, #0
 800498c:	d05e      	beq.n	8004a4c <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800498e:	68bb      	ldr	r3, [r7, #8]
 8004990:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004992:	4b31      	ldr	r3, [pc, #196]	@ (8004a58 <xTaskPriorityInherit+0xe0>)
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004998:	429a      	cmp	r2, r3
 800499a:	d24e      	bcs.n	8004a3a <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800499c:	68bb      	ldr	r3, [r7, #8]
 800499e:	699b      	ldr	r3, [r3, #24]
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	db06      	blt.n	80049b2 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80049a4:	4b2c      	ldr	r3, [pc, #176]	@ (8004a58 <xTaskPriorityInherit+0xe0>)
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049aa:	f1c3 0207 	rsb	r2, r3, #7
 80049ae:	68bb      	ldr	r3, [r7, #8]
 80049b0:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80049b2:	68bb      	ldr	r3, [r7, #8]
 80049b4:	6959      	ldr	r1, [r3, #20]
 80049b6:	68bb      	ldr	r3, [r7, #8]
 80049b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80049ba:	4613      	mov	r3, r2
 80049bc:	009b      	lsls	r3, r3, #2
 80049be:	4413      	add	r3, r2
 80049c0:	009b      	lsls	r3, r3, #2
 80049c2:	4a26      	ldr	r2, [pc, #152]	@ (8004a5c <xTaskPriorityInherit+0xe4>)
 80049c4:	4413      	add	r3, r2
 80049c6:	4299      	cmp	r1, r3
 80049c8:	d12f      	bne.n	8004a2a <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80049ca:	68bb      	ldr	r3, [r7, #8]
 80049cc:	3304      	adds	r3, #4
 80049ce:	4618      	mov	r0, r3
 80049d0:	f7fe ff82 	bl	80038d8 <uxListRemove>
 80049d4:	4603      	mov	r3, r0
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d10a      	bne.n	80049f0 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 80049da:	68bb      	ldr	r3, [r7, #8]
 80049dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049de:	2201      	movs	r2, #1
 80049e0:	fa02 f303 	lsl.w	r3, r2, r3
 80049e4:	43da      	mvns	r2, r3
 80049e6:	4b1e      	ldr	r3, [pc, #120]	@ (8004a60 <xTaskPriorityInherit+0xe8>)
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	4013      	ands	r3, r2
 80049ec:	4a1c      	ldr	r2, [pc, #112]	@ (8004a60 <xTaskPriorityInherit+0xe8>)
 80049ee:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80049f0:	4b19      	ldr	r3, [pc, #100]	@ (8004a58 <xTaskPriorityInherit+0xe0>)
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80049f6:	68bb      	ldr	r3, [r7, #8]
 80049f8:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 80049fa:	68bb      	ldr	r3, [r7, #8]
 80049fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049fe:	2201      	movs	r2, #1
 8004a00:	409a      	lsls	r2, r3
 8004a02:	4b17      	ldr	r3, [pc, #92]	@ (8004a60 <xTaskPriorityInherit+0xe8>)
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	4313      	orrs	r3, r2
 8004a08:	4a15      	ldr	r2, [pc, #84]	@ (8004a60 <xTaskPriorityInherit+0xe8>)
 8004a0a:	6013      	str	r3, [r2, #0]
 8004a0c:	68bb      	ldr	r3, [r7, #8]
 8004a0e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a10:	4613      	mov	r3, r2
 8004a12:	009b      	lsls	r3, r3, #2
 8004a14:	4413      	add	r3, r2
 8004a16:	009b      	lsls	r3, r3, #2
 8004a18:	4a10      	ldr	r2, [pc, #64]	@ (8004a5c <xTaskPriorityInherit+0xe4>)
 8004a1a:	441a      	add	r2, r3
 8004a1c:	68bb      	ldr	r3, [r7, #8]
 8004a1e:	3304      	adds	r3, #4
 8004a20:	4619      	mov	r1, r3
 8004a22:	4610      	mov	r0, r2
 8004a24:	f7fe fefd 	bl	8003822 <vListInsertEnd>
 8004a28:	e004      	b.n	8004a34 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8004a2a:	4b0b      	ldr	r3, [pc, #44]	@ (8004a58 <xTaskPriorityInherit+0xe0>)
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a30:	68bb      	ldr	r3, [r7, #8]
 8004a32:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8004a34:	2301      	movs	r3, #1
 8004a36:	60fb      	str	r3, [r7, #12]
 8004a38:	e008      	b.n	8004a4c <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8004a3a:	68bb      	ldr	r3, [r7, #8]
 8004a3c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004a3e:	4b06      	ldr	r3, [pc, #24]	@ (8004a58 <xTaskPriorityInherit+0xe0>)
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a44:	429a      	cmp	r2, r3
 8004a46:	d201      	bcs.n	8004a4c <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8004a48:	2301      	movs	r3, #1
 8004a4a:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004a4c:	68fb      	ldr	r3, [r7, #12]
	}
 8004a4e:	4618      	mov	r0, r3
 8004a50:	3710      	adds	r7, #16
 8004a52:	46bd      	mov	sp, r7
 8004a54:	bd80      	pop	{r7, pc}
 8004a56:	bf00      	nop
 8004a58:	200003e0 	.word	0x200003e0
 8004a5c:	200003e4 	.word	0x200003e4
 8004a60:	200004e8 	.word	0x200004e8

08004a64 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004a64:	b580      	push	{r7, lr}
 8004a66:	b084      	sub	sp, #16
 8004a68:	af00      	add	r7, sp, #0
 8004a6a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8004a70:	2300      	movs	r3, #0
 8004a72:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d04f      	beq.n	8004b1a <xTaskPriorityDisinherit+0xb6>
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
			configASSERT( pxTCB->uxMutexesHeld );
			( pxTCB->uxMutexesHeld )--;
 8004a7a:	68bb      	ldr	r3, [r7, #8]
 8004a7c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a7e:	1e5a      	subs	r2, r3, #1
 8004a80:	68bb      	ldr	r3, [r7, #8]
 8004a82:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004a84:	68bb      	ldr	r3, [r7, #8]
 8004a86:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a88:	68bb      	ldr	r3, [r7, #8]
 8004a8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a8c:	429a      	cmp	r2, r3
 8004a8e:	d044      	beq.n	8004b1a <xTaskPriorityDisinherit+0xb6>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004a90:	68bb      	ldr	r3, [r7, #8]
 8004a92:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d140      	bne.n	8004b1a <xTaskPriorityDisinherit+0xb6>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004a98:	68bb      	ldr	r3, [r7, #8]
 8004a9a:	3304      	adds	r3, #4
 8004a9c:	4618      	mov	r0, r3
 8004a9e:	f7fe ff1b 	bl	80038d8 <uxListRemove>
 8004aa2:	4603      	mov	r3, r0
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d115      	bne.n	8004ad4 <xTaskPriorityDisinherit+0x70>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8004aa8:	68bb      	ldr	r3, [r7, #8]
 8004aaa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004aac:	491d      	ldr	r1, [pc, #116]	@ (8004b24 <xTaskPriorityDisinherit+0xc0>)
 8004aae:	4613      	mov	r3, r2
 8004ab0:	009b      	lsls	r3, r3, #2
 8004ab2:	4413      	add	r3, r2
 8004ab4:	009b      	lsls	r3, r3, #2
 8004ab6:	440b      	add	r3, r1
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d10a      	bne.n	8004ad4 <xTaskPriorityDisinherit+0x70>
 8004abe:	68bb      	ldr	r3, [r7, #8]
 8004ac0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ac2:	2201      	movs	r2, #1
 8004ac4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ac8:	43da      	mvns	r2, r3
 8004aca:	4b17      	ldr	r3, [pc, #92]	@ (8004b28 <xTaskPriorityDisinherit+0xc4>)
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	4013      	ands	r3, r2
 8004ad0:	4a15      	ldr	r2, [pc, #84]	@ (8004b28 <xTaskPriorityDisinherit+0xc4>)
 8004ad2:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004ad4:	68bb      	ldr	r3, [r7, #8]
 8004ad6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004ad8:	68bb      	ldr	r3, [r7, #8]
 8004ada:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004adc:	68bb      	ldr	r3, [r7, #8]
 8004ade:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ae0:	f1c3 0207 	rsb	r2, r3, #7
 8004ae4:	68bb      	ldr	r3, [r7, #8]
 8004ae6:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004ae8:	68bb      	ldr	r3, [r7, #8]
 8004aea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004aec:	2201      	movs	r2, #1
 8004aee:	409a      	lsls	r2, r3
 8004af0:	4b0d      	ldr	r3, [pc, #52]	@ (8004b28 <xTaskPriorityDisinherit+0xc4>)
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	4313      	orrs	r3, r2
 8004af6:	4a0c      	ldr	r2, [pc, #48]	@ (8004b28 <xTaskPriorityDisinherit+0xc4>)
 8004af8:	6013      	str	r3, [r2, #0]
 8004afa:	68bb      	ldr	r3, [r7, #8]
 8004afc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004afe:	4613      	mov	r3, r2
 8004b00:	009b      	lsls	r3, r3, #2
 8004b02:	4413      	add	r3, r2
 8004b04:	009b      	lsls	r3, r3, #2
 8004b06:	4a07      	ldr	r2, [pc, #28]	@ (8004b24 <xTaskPriorityDisinherit+0xc0>)
 8004b08:	441a      	add	r2, r3
 8004b0a:	68bb      	ldr	r3, [r7, #8]
 8004b0c:	3304      	adds	r3, #4
 8004b0e:	4619      	mov	r1, r3
 8004b10:	4610      	mov	r0, r2
 8004b12:	f7fe fe86 	bl	8003822 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004b16:	2301      	movs	r3, #1
 8004b18:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
	}
 8004b1c:	4618      	mov	r0, r3
 8004b1e:	3710      	adds	r7, #16
 8004b20:	46bd      	mov	sp, r7
 8004b22:	bd80      	pop	{r7, pc}
 8004b24:	200003e4 	.word	0x200003e4
 8004b28:	200004e8 	.word	0x200004e8

08004b2c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8004b2c:	b580      	push	{r7, lr}
 8004b2e:	b086      	sub	sp, #24
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	6078      	str	r0, [r7, #4]
 8004b34:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	613b      	str	r3, [r7, #16]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8004b3a:	2301      	movs	r3, #1
 8004b3c:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d058      	beq.n	8004bf6 <vTaskPriorityDisinheritAfterTimeout+0xca>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8004b44:	693b      	ldr	r3, [r7, #16]
 8004b46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b48:	683a      	ldr	r2, [r7, #0]
 8004b4a:	429a      	cmp	r2, r3
 8004b4c:	d902      	bls.n	8004b54 <vTaskPriorityDisinheritAfterTimeout+0x28>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	617b      	str	r3, [r7, #20]
 8004b52:	e002      	b.n	8004b5a <vTaskPriorityDisinheritAfterTimeout+0x2e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8004b54:	693b      	ldr	r3, [r7, #16]
 8004b56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b58:	617b      	str	r3, [r7, #20]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8004b5a:	693b      	ldr	r3, [r7, #16]
 8004b5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b5e:	697a      	ldr	r2, [r7, #20]
 8004b60:	429a      	cmp	r2, r3
 8004b62:	d048      	beq.n	8004bf6 <vTaskPriorityDisinheritAfterTimeout+0xca>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8004b64:	693b      	ldr	r3, [r7, #16]
 8004b66:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004b68:	68fa      	ldr	r2, [r7, #12]
 8004b6a:	429a      	cmp	r2, r3
 8004b6c:	d143      	bne.n	8004bf6 <vTaskPriorityDisinheritAfterTimeout+0xca>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8004b6e:	693b      	ldr	r3, [r7, #16]
 8004b70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b72:	60bb      	str	r3, [r7, #8]
					pxTCB->uxPriority = uxPriorityToUse;
 8004b74:	693b      	ldr	r3, [r7, #16]
 8004b76:	697a      	ldr	r2, [r7, #20]
 8004b78:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8004b7a:	693b      	ldr	r3, [r7, #16]
 8004b7c:	699b      	ldr	r3, [r3, #24]
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	db04      	blt.n	8004b8c <vTaskPriorityDisinheritAfterTimeout+0x60>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004b82:	697b      	ldr	r3, [r7, #20]
 8004b84:	f1c3 0207 	rsb	r2, r3, #7
 8004b88:	693b      	ldr	r3, [r7, #16]
 8004b8a:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8004b8c:	693b      	ldr	r3, [r7, #16]
 8004b8e:	6959      	ldr	r1, [r3, #20]
 8004b90:	68ba      	ldr	r2, [r7, #8]
 8004b92:	4613      	mov	r3, r2
 8004b94:	009b      	lsls	r3, r3, #2
 8004b96:	4413      	add	r3, r2
 8004b98:	009b      	lsls	r3, r3, #2
 8004b9a:	4a19      	ldr	r2, [pc, #100]	@ (8004c00 <vTaskPriorityDisinheritAfterTimeout+0xd4>)
 8004b9c:	4413      	add	r3, r2
 8004b9e:	4299      	cmp	r1, r3
 8004ba0:	d129      	bne.n	8004bf6 <vTaskPriorityDisinheritAfterTimeout+0xca>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004ba2:	693b      	ldr	r3, [r7, #16]
 8004ba4:	3304      	adds	r3, #4
 8004ba6:	4618      	mov	r0, r3
 8004ba8:	f7fe fe96 	bl	80038d8 <uxListRemove>
 8004bac:	4603      	mov	r3, r0
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d10a      	bne.n	8004bc8 <vTaskPriorityDisinheritAfterTimeout+0x9c>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8004bb2:	693b      	ldr	r3, [r7, #16]
 8004bb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bb6:	2201      	movs	r2, #1
 8004bb8:	fa02 f303 	lsl.w	r3, r2, r3
 8004bbc:	43da      	mvns	r2, r3
 8004bbe:	4b11      	ldr	r3, [pc, #68]	@ (8004c04 <vTaskPriorityDisinheritAfterTimeout+0xd8>)
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	4013      	ands	r3, r2
 8004bc4:	4a0f      	ldr	r2, [pc, #60]	@ (8004c04 <vTaskPriorityDisinheritAfterTimeout+0xd8>)
 8004bc6:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8004bc8:	693b      	ldr	r3, [r7, #16]
 8004bca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bcc:	2201      	movs	r2, #1
 8004bce:	409a      	lsls	r2, r3
 8004bd0:	4b0c      	ldr	r3, [pc, #48]	@ (8004c04 <vTaskPriorityDisinheritAfterTimeout+0xd8>)
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	4313      	orrs	r3, r2
 8004bd6:	4a0b      	ldr	r2, [pc, #44]	@ (8004c04 <vTaskPriorityDisinheritAfterTimeout+0xd8>)
 8004bd8:	6013      	str	r3, [r2, #0]
 8004bda:	693b      	ldr	r3, [r7, #16]
 8004bdc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004bde:	4613      	mov	r3, r2
 8004be0:	009b      	lsls	r3, r3, #2
 8004be2:	4413      	add	r3, r2
 8004be4:	009b      	lsls	r3, r3, #2
 8004be6:	4a06      	ldr	r2, [pc, #24]	@ (8004c00 <vTaskPriorityDisinheritAfterTimeout+0xd4>)
 8004be8:	441a      	add	r2, r3
 8004bea:	693b      	ldr	r3, [r7, #16]
 8004bec:	3304      	adds	r3, #4
 8004bee:	4619      	mov	r1, r3
 8004bf0:	4610      	mov	r0, r2
 8004bf2:	f7fe fe16 	bl	8003822 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004bf6:	bf00      	nop
 8004bf8:	3718      	adds	r7, #24
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	bd80      	pop	{r7, pc}
 8004bfe:	bf00      	nop
 8004c00:	200003e4 	.word	0x200003e4
 8004c04:	200004e8 	.word	0x200004e8

08004c08 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8004c08:	b480      	push	{r7}
 8004c0a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8004c0c:	4b07      	ldr	r3, [pc, #28]	@ (8004c2c <pvTaskIncrementMutexHeldCount+0x24>)
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d004      	beq.n	8004c1e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8004c14:	4b05      	ldr	r3, [pc, #20]	@ (8004c2c <pvTaskIncrementMutexHeldCount+0x24>)
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004c1a:	3201      	adds	r2, #1
 8004c1c:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 8004c1e:	4b03      	ldr	r3, [pc, #12]	@ (8004c2c <pvTaskIncrementMutexHeldCount+0x24>)
 8004c20:	681b      	ldr	r3, [r3, #0]
	}
 8004c22:	4618      	mov	r0, r3
 8004c24:	46bd      	mov	sp, r7
 8004c26:	bc80      	pop	{r7}
 8004c28:	4770      	bx	lr
 8004c2a:	bf00      	nop
 8004c2c:	200003e0 	.word	0x200003e0

08004c30 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004c30:	b580      	push	{r7, lr}
 8004c32:	b084      	sub	sp, #16
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	6078      	str	r0, [r7, #4]
 8004c38:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004c3a:	4b29      	ldr	r3, [pc, #164]	@ (8004ce0 <prvAddCurrentTaskToDelayedList+0xb0>)
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004c40:	4b28      	ldr	r3, [pc, #160]	@ (8004ce4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	3304      	adds	r3, #4
 8004c46:	4618      	mov	r0, r3
 8004c48:	f7fe fe46 	bl	80038d8 <uxListRemove>
 8004c4c:	4603      	mov	r3, r0
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d10b      	bne.n	8004c6a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8004c52:	4b24      	ldr	r3, [pc, #144]	@ (8004ce4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c58:	2201      	movs	r2, #1
 8004c5a:	fa02 f303 	lsl.w	r3, r2, r3
 8004c5e:	43da      	mvns	r2, r3
 8004c60:	4b21      	ldr	r3, [pc, #132]	@ (8004ce8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	4013      	ands	r3, r2
 8004c66:	4a20      	ldr	r2, [pc, #128]	@ (8004ce8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004c68:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c70:	d10a      	bne.n	8004c88 <prvAddCurrentTaskToDelayedList+0x58>
 8004c72:	683b      	ldr	r3, [r7, #0]
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d007      	beq.n	8004c88 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004c78:	4b1a      	ldr	r3, [pc, #104]	@ (8004ce4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	3304      	adds	r3, #4
 8004c7e:	4619      	mov	r1, r3
 8004c80:	481a      	ldr	r0, [pc, #104]	@ (8004cec <prvAddCurrentTaskToDelayedList+0xbc>)
 8004c82:	f7fe fdce 	bl	8003822 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004c86:	e026      	b.n	8004cd6 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004c88:	68fa      	ldr	r2, [r7, #12]
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	4413      	add	r3, r2
 8004c8e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004c90:	4b14      	ldr	r3, [pc, #80]	@ (8004ce4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	68ba      	ldr	r2, [r7, #8]
 8004c96:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004c98:	68ba      	ldr	r2, [r7, #8]
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	429a      	cmp	r2, r3
 8004c9e:	d209      	bcs.n	8004cb4 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004ca0:	4b13      	ldr	r3, [pc, #76]	@ (8004cf0 <prvAddCurrentTaskToDelayedList+0xc0>)
 8004ca2:	681a      	ldr	r2, [r3, #0]
 8004ca4:	4b0f      	ldr	r3, [pc, #60]	@ (8004ce4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	3304      	adds	r3, #4
 8004caa:	4619      	mov	r1, r3
 8004cac:	4610      	mov	r0, r2
 8004cae:	f7fe fddb 	bl	8003868 <vListInsert>
}
 8004cb2:	e010      	b.n	8004cd6 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004cb4:	4b0f      	ldr	r3, [pc, #60]	@ (8004cf4 <prvAddCurrentTaskToDelayedList+0xc4>)
 8004cb6:	681a      	ldr	r2, [r3, #0]
 8004cb8:	4b0a      	ldr	r3, [pc, #40]	@ (8004ce4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	3304      	adds	r3, #4
 8004cbe:	4619      	mov	r1, r3
 8004cc0:	4610      	mov	r0, r2
 8004cc2:	f7fe fdd1 	bl	8003868 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004cc6:	4b0c      	ldr	r3, [pc, #48]	@ (8004cf8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	68ba      	ldr	r2, [r7, #8]
 8004ccc:	429a      	cmp	r2, r3
 8004cce:	d202      	bcs.n	8004cd6 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8004cd0:	4a09      	ldr	r2, [pc, #36]	@ (8004cf8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004cd2:	68bb      	ldr	r3, [r7, #8]
 8004cd4:	6013      	str	r3, [r2, #0]
}
 8004cd6:	bf00      	nop
 8004cd8:	3710      	adds	r7, #16
 8004cda:	46bd      	mov	sp, r7
 8004cdc:	bd80      	pop	{r7, pc}
 8004cde:	bf00      	nop
 8004ce0:	200004e4 	.word	0x200004e4
 8004ce4:	200003e0 	.word	0x200003e0
 8004ce8:	200004e8 	.word	0x200004e8
 8004cec:	200004cc 	.word	0x200004cc
 8004cf0:	2000049c 	.word	0x2000049c
 8004cf4:	20000498 	.word	0x20000498
 8004cf8:	20000500 	.word	0x20000500

08004cfc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004cfc:	b480      	push	{r7}
 8004cfe:	b085      	sub	sp, #20
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	60f8      	str	r0, [r7, #12]
 8004d04:	60b9      	str	r1, [r7, #8]
 8004d06:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	3b04      	subs	r3, #4
 8004d0c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004d14:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	3b04      	subs	r3, #4
 8004d1a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004d1c:	68bb      	ldr	r3, [r7, #8]
 8004d1e:	f023 0201 	bic.w	r2, r3, #1
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	3b04      	subs	r3, #4
 8004d2a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004d2c:	4a08      	ldr	r2, [pc, #32]	@ (8004d50 <pxPortInitialiseStack+0x54>)
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	3b14      	subs	r3, #20
 8004d36:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004d38:	687a      	ldr	r2, [r7, #4]
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	3b20      	subs	r3, #32
 8004d42:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004d44:	68fb      	ldr	r3, [r7, #12]
}
 8004d46:	4618      	mov	r0, r3
 8004d48:	3714      	adds	r7, #20
 8004d4a:	46bd      	mov	sp, r7
 8004d4c:	bc80      	pop	{r7}
 8004d4e:	4770      	bx	lr
 8004d50:	08004d55 	.word	0x08004d55

08004d54 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004d54:	b480      	push	{r7}
 8004d56:	b083      	sub	sp, #12
 8004d58:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8004d5a:	2300      	movs	r3, #0
 8004d5c:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004d5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d62:	f383 8811 	msr	BASEPRI, r3
 8004d66:	f3bf 8f6f 	isb	sy
 8004d6a:	f3bf 8f4f 	dsb	sy
 8004d6e:	607b      	str	r3, [r7, #4]
}
 8004d70:	bf00      	nop

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004d72:	bf00      	nop
 8004d74:	683b      	ldr	r3, [r7, #0]
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d0fc      	beq.n	8004d74 <prvTaskExitError+0x20>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004d7a:	bf00      	nop
 8004d7c:	bf00      	nop
 8004d7e:	370c      	adds	r7, #12
 8004d80:	46bd      	mov	sp, r7
 8004d82:	bc80      	pop	{r7}
 8004d84:	4770      	bx	lr
	...

08004d90 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004d90:	4b07      	ldr	r3, [pc, #28]	@ (8004db0 <pxCurrentTCBConst2>)
 8004d92:	6819      	ldr	r1, [r3, #0]
 8004d94:	6808      	ldr	r0, [r1, #0]
 8004d96:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004d9a:	f380 8809 	msr	PSP, r0
 8004d9e:	f3bf 8f6f 	isb	sy
 8004da2:	f04f 0000 	mov.w	r0, #0
 8004da6:	f380 8811 	msr	BASEPRI, r0
 8004daa:	f04e 0e0d 	orr.w	lr, lr, #13
 8004dae:	4770      	bx	lr

08004db0 <pxCurrentTCBConst2>:
 8004db0:	200003e0 	.word	0x200003e0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004db4:	bf00      	nop
 8004db6:	bf00      	nop

08004db8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8004db8:	4806      	ldr	r0, [pc, #24]	@ (8004dd4 <prvPortStartFirstTask+0x1c>)
 8004dba:	6800      	ldr	r0, [r0, #0]
 8004dbc:	6800      	ldr	r0, [r0, #0]
 8004dbe:	f380 8808 	msr	MSP, r0
 8004dc2:	b662      	cpsie	i
 8004dc4:	b661      	cpsie	f
 8004dc6:	f3bf 8f4f 	dsb	sy
 8004dca:	f3bf 8f6f 	isb	sy
 8004dce:	df00      	svc	0
 8004dd0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004dd2:	bf00      	nop
 8004dd4:	e000ed08 	.word	0xe000ed08

08004dd8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004dd8:	b580      	push	{r7, lr}
 8004dda:	b084      	sub	sp, #16
 8004ddc:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004dde:	4b29      	ldr	r3, [pc, #164]	@ (8004e84 <xPortStartScheduler+0xac>)
 8004de0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	781b      	ldrb	r3, [r3, #0]
 8004de6:	b2db      	uxtb	r3, r3
 8004de8:	60bb      	str	r3, [r7, #8]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	22ff      	movs	r2, #255	@ 0xff
 8004dee:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	781b      	ldrb	r3, [r3, #0]
 8004df4:	b2db      	uxtb	r3, r3
 8004df6:	71fb      	strb	r3, [r7, #7]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004df8:	79fb      	ldrb	r3, [r7, #7]
 8004dfa:	b2db      	uxtb	r3, r3
 8004dfc:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004e00:	b2da      	uxtb	r2, r3
 8004e02:	4b21      	ldr	r3, [pc, #132]	@ (8004e88 <xPortStartScheduler+0xb0>)
 8004e04:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004e06:	4b21      	ldr	r3, [pc, #132]	@ (8004e8c <xPortStartScheduler+0xb4>)
 8004e08:	2207      	movs	r2, #7
 8004e0a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004e0c:	e009      	b.n	8004e22 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8004e0e:	4b1f      	ldr	r3, [pc, #124]	@ (8004e8c <xPortStartScheduler+0xb4>)
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	3b01      	subs	r3, #1
 8004e14:	4a1d      	ldr	r2, [pc, #116]	@ (8004e8c <xPortStartScheduler+0xb4>)
 8004e16:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004e18:	79fb      	ldrb	r3, [r7, #7]
 8004e1a:	b2db      	uxtb	r3, r3
 8004e1c:	005b      	lsls	r3, r3, #1
 8004e1e:	b2db      	uxtb	r3, r3
 8004e20:	71fb      	strb	r3, [r7, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004e22:	79fb      	ldrb	r3, [r7, #7]
 8004e24:	b2db      	uxtb	r3, r3
 8004e26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e2a:	2b80      	cmp	r3, #128	@ 0x80
 8004e2c:	d0ef      	beq.n	8004e0e <xPortStartScheduler+0x36>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004e2e:	4b17      	ldr	r3, [pc, #92]	@ (8004e8c <xPortStartScheduler+0xb4>)
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	021b      	lsls	r3, r3, #8
 8004e34:	4a15      	ldr	r2, [pc, #84]	@ (8004e8c <xPortStartScheduler+0xb4>)
 8004e36:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004e38:	4b14      	ldr	r3, [pc, #80]	@ (8004e8c <xPortStartScheduler+0xb4>)
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004e40:	4a12      	ldr	r2, [pc, #72]	@ (8004e8c <xPortStartScheduler+0xb4>)
 8004e42:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004e44:	68bb      	ldr	r3, [r7, #8]
 8004e46:	b2da      	uxtb	r2, r3
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004e4c:	4b10      	ldr	r3, [pc, #64]	@ (8004e90 <xPortStartScheduler+0xb8>)
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	4a0f      	ldr	r2, [pc, #60]	@ (8004e90 <xPortStartScheduler+0xb8>)
 8004e52:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004e56:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004e58:	4b0d      	ldr	r3, [pc, #52]	@ (8004e90 <xPortStartScheduler+0xb8>)
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	4a0c      	ldr	r2, [pc, #48]	@ (8004e90 <xPortStartScheduler+0xb8>)
 8004e5e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8004e62:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004e64:	f000 f892 	bl	8004f8c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004e68:	4b0a      	ldr	r3, [pc, #40]	@ (8004e94 <xPortStartScheduler+0xbc>)
 8004e6a:	2200      	movs	r2, #0
 8004e6c:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004e6e:	f7ff ffa3 	bl	8004db8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004e72:	f7ff fb87 	bl	8004584 <vTaskSwitchContext>
	prvTaskExitError();
 8004e76:	f7ff ff6d 	bl	8004d54 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004e7a:	2300      	movs	r3, #0
}
 8004e7c:	4618      	mov	r0, r3
 8004e7e:	3710      	adds	r7, #16
 8004e80:	46bd      	mov	sp, r7
 8004e82:	bd80      	pop	{r7, pc}
 8004e84:	e000e400 	.word	0xe000e400
 8004e88:	2000050c 	.word	0x2000050c
 8004e8c:	20000510 	.word	0x20000510
 8004e90:	e000ed20 	.word	0xe000ed20
 8004e94:	20000014 	.word	0x20000014

08004e98 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004e98:	b480      	push	{r7}
 8004e9a:	b083      	sub	sp, #12
 8004e9c:	af00      	add	r7, sp, #0
	__asm volatile
 8004e9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ea2:	f383 8811 	msr	BASEPRI, r3
 8004ea6:	f3bf 8f6f 	isb	sy
 8004eaa:	f3bf 8f4f 	dsb	sy
 8004eae:	607b      	str	r3, [r7, #4]
}
 8004eb0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004eb2:	4b05      	ldr	r3, [pc, #20]	@ (8004ec8 <vPortEnterCritical+0x30>)
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	3301      	adds	r3, #1
 8004eb8:	4a03      	ldr	r2, [pc, #12]	@ (8004ec8 <vPortEnterCritical+0x30>)
 8004eba:	6013      	str	r3, [r2, #0]
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
	}
}
 8004ebc:	bf00      	nop
 8004ebe:	370c      	adds	r7, #12
 8004ec0:	46bd      	mov	sp, r7
 8004ec2:	bc80      	pop	{r7}
 8004ec4:	4770      	bx	lr
 8004ec6:	bf00      	nop
 8004ec8:	20000014 	.word	0x20000014

08004ecc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004ecc:	b480      	push	{r7}
 8004ece:	b083      	sub	sp, #12
 8004ed0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
	uxCriticalNesting--;
 8004ed2:	4b0a      	ldr	r3, [pc, #40]	@ (8004efc <vPortExitCritical+0x30>)
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	3b01      	subs	r3, #1
 8004ed8:	4a08      	ldr	r2, [pc, #32]	@ (8004efc <vPortExitCritical+0x30>)
 8004eda:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004edc:	4b07      	ldr	r3, [pc, #28]	@ (8004efc <vPortExitCritical+0x30>)
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d105      	bne.n	8004ef0 <vPortExitCritical+0x24>
 8004ee4:	2300      	movs	r3, #0
 8004ee6:	607b      	str	r3, [r7, #4]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004eee:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004ef0:	bf00      	nop
 8004ef2:	370c      	adds	r7, #12
 8004ef4:	46bd      	mov	sp, r7
 8004ef6:	bc80      	pop	{r7}
 8004ef8:	4770      	bx	lr
 8004efa:	bf00      	nop
 8004efc:	20000014 	.word	0x20000014

08004f00 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004f00:	f3ef 8009 	mrs	r0, PSP
 8004f04:	f3bf 8f6f 	isb	sy
 8004f08:	4b0d      	ldr	r3, [pc, #52]	@ (8004f40 <pxCurrentTCBConst>)
 8004f0a:	681a      	ldr	r2, [r3, #0]
 8004f0c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004f10:	6010      	str	r0, [r2, #0]
 8004f12:	e92d 4008 	stmdb	sp!, {r3, lr}
 8004f16:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8004f1a:	f380 8811 	msr	BASEPRI, r0
 8004f1e:	f7ff fb31 	bl	8004584 <vTaskSwitchContext>
 8004f22:	f04f 0000 	mov.w	r0, #0
 8004f26:	f380 8811 	msr	BASEPRI, r0
 8004f2a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8004f2e:	6819      	ldr	r1, [r3, #0]
 8004f30:	6808      	ldr	r0, [r1, #0]
 8004f32:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8004f36:	f380 8809 	msr	PSP, r0
 8004f3a:	f3bf 8f6f 	isb	sy
 8004f3e:	4770      	bx	lr

08004f40 <pxCurrentTCBConst>:
 8004f40:	200003e0 	.word	0x200003e0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004f44:	bf00      	nop
 8004f46:	bf00      	nop

08004f48 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004f48:	b580      	push	{r7, lr}
 8004f4a:	b082      	sub	sp, #8
 8004f4c:	af00      	add	r7, sp, #0
	__asm volatile
 8004f4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f52:	f383 8811 	msr	BASEPRI, r3
 8004f56:	f3bf 8f6f 	isb	sy
 8004f5a:	f3bf 8f4f 	dsb	sy
 8004f5e:	607b      	str	r3, [r7, #4]
}
 8004f60:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004f62:	f7ff fa67 	bl	8004434 <xTaskIncrementTick>
 8004f66:	4603      	mov	r3, r0
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d003      	beq.n	8004f74 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004f6c:	4b06      	ldr	r3, [pc, #24]	@ (8004f88 <xPortSysTickHandler+0x40>)
 8004f6e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004f72:	601a      	str	r2, [r3, #0]
 8004f74:	2300      	movs	r3, #0
 8004f76:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004f78:	683b      	ldr	r3, [r7, #0]
 8004f7a:	f383 8811 	msr	BASEPRI, r3
}
 8004f7e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004f80:	bf00      	nop
 8004f82:	3708      	adds	r7, #8
 8004f84:	46bd      	mov	sp, r7
 8004f86:	bd80      	pop	{r7, pc}
 8004f88:	e000ed04 	.word	0xe000ed04

08004f8c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004f8c:	b480      	push	{r7}
 8004f8e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004f90:	4b0a      	ldr	r3, [pc, #40]	@ (8004fbc <vPortSetupTimerInterrupt+0x30>)
 8004f92:	2200      	movs	r2, #0
 8004f94:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004f96:	4b0a      	ldr	r3, [pc, #40]	@ (8004fc0 <vPortSetupTimerInterrupt+0x34>)
 8004f98:	2200      	movs	r2, #0
 8004f9a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004f9c:	4b09      	ldr	r3, [pc, #36]	@ (8004fc4 <vPortSetupTimerInterrupt+0x38>)
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	4a09      	ldr	r2, [pc, #36]	@ (8004fc8 <vPortSetupTimerInterrupt+0x3c>)
 8004fa2:	fba2 2303 	umull	r2, r3, r2, r3
 8004fa6:	099b      	lsrs	r3, r3, #6
 8004fa8:	4a08      	ldr	r2, [pc, #32]	@ (8004fcc <vPortSetupTimerInterrupt+0x40>)
 8004faa:	3b01      	subs	r3, #1
 8004fac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004fae:	4b03      	ldr	r3, [pc, #12]	@ (8004fbc <vPortSetupTimerInterrupt+0x30>)
 8004fb0:	2207      	movs	r2, #7
 8004fb2:	601a      	str	r2, [r3, #0]
}
 8004fb4:	bf00      	nop
 8004fb6:	46bd      	mov	sp, r7
 8004fb8:	bc80      	pop	{r7}
 8004fba:	4770      	bx	lr
 8004fbc:	e000e010 	.word	0xe000e010
 8004fc0:	e000e018 	.word	0xe000e018
 8004fc4:	20000008 	.word	0x20000008
 8004fc8:	10624dd3 	.word	0x10624dd3
 8004fcc:	e000e014 	.word	0xe000e014

08004fd0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004fd0:	b580      	push	{r7, lr}
 8004fd2:	b086      	sub	sp, #24
 8004fd4:	af00      	add	r7, sp, #0
 8004fd6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004fd8:	2300      	movs	r3, #0
 8004fda:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 8004fdc:	f7ff f98e 	bl	80042fc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004fe0:	4b42      	ldr	r3, [pc, #264]	@ (80050ec <pvPortMalloc+0x11c>)
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d101      	bne.n	8004fec <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004fe8:	f000 f8cc 	bl	8005184 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004fec:	4b40      	ldr	r3, [pc, #256]	@ (80050f0 <pvPortMalloc+0x120>)
 8004fee:	681a      	ldr	r2, [r3, #0]
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	4013      	ands	r3, r2
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d172      	bne.n	80050de <pvPortMalloc+0x10e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d00d      	beq.n	800501a <pvPortMalloc+0x4a>
			{
				xWantedSize += xHeapStructSize;
 8004ffe:	2208      	movs	r2, #8
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	4413      	add	r3, r2
 8005004:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	f003 0307 	and.w	r3, r3, #7
 800500c:	2b00      	cmp	r3, #0
 800500e:	d004      	beq.n	800501a <pvPortMalloc+0x4a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	f023 0307 	bic.w	r3, r3, #7
 8005016:	3308      	adds	r3, #8
 8005018:	607b      	str	r3, [r7, #4]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	2b00      	cmp	r3, #0
 800501e:	d05e      	beq.n	80050de <pvPortMalloc+0x10e>
 8005020:	4b34      	ldr	r3, [pc, #208]	@ (80050f4 <pvPortMalloc+0x124>)
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	687a      	ldr	r2, [r7, #4]
 8005026:	429a      	cmp	r2, r3
 8005028:	d859      	bhi.n	80050de <pvPortMalloc+0x10e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800502a:	4b33      	ldr	r3, [pc, #204]	@ (80050f8 <pvPortMalloc+0x128>)
 800502c:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 800502e:	4b32      	ldr	r3, [pc, #200]	@ (80050f8 <pvPortMalloc+0x128>)
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005034:	e004      	b.n	8005040 <pvPortMalloc+0x70>
				{
					pxPreviousBlock = pxBlock;
 8005036:	697b      	ldr	r3, [r7, #20]
 8005038:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 800503a:	697b      	ldr	r3, [r7, #20]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005040:	697b      	ldr	r3, [r7, #20]
 8005042:	685b      	ldr	r3, [r3, #4]
 8005044:	687a      	ldr	r2, [r7, #4]
 8005046:	429a      	cmp	r2, r3
 8005048:	d903      	bls.n	8005052 <pvPortMalloc+0x82>
 800504a:	697b      	ldr	r3, [r7, #20]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	2b00      	cmp	r3, #0
 8005050:	d1f1      	bne.n	8005036 <pvPortMalloc+0x66>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005052:	4b26      	ldr	r3, [pc, #152]	@ (80050ec <pvPortMalloc+0x11c>)
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	697a      	ldr	r2, [r7, #20]
 8005058:	429a      	cmp	r2, r3
 800505a:	d040      	beq.n	80050de <pvPortMalloc+0x10e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800505c:	693b      	ldr	r3, [r7, #16]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	2208      	movs	r2, #8
 8005062:	4413      	add	r3, r2
 8005064:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005066:	697b      	ldr	r3, [r7, #20]
 8005068:	681a      	ldr	r2, [r3, #0]
 800506a:	693b      	ldr	r3, [r7, #16]
 800506c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800506e:	697b      	ldr	r3, [r7, #20]
 8005070:	685a      	ldr	r2, [r3, #4]
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	1ad2      	subs	r2, r2, r3
 8005076:	2308      	movs	r3, #8
 8005078:	005b      	lsls	r3, r3, #1
 800507a:	429a      	cmp	r2, r3
 800507c:	d90f      	bls.n	800509e <pvPortMalloc+0xce>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800507e:	697a      	ldr	r2, [r7, #20]
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	4413      	add	r3, r2
 8005084:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005086:	697b      	ldr	r3, [r7, #20]
 8005088:	685a      	ldr	r2, [r3, #4]
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	1ad2      	subs	r2, r2, r3
 800508e:	68bb      	ldr	r3, [r7, #8]
 8005090:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005092:	697b      	ldr	r3, [r7, #20]
 8005094:	687a      	ldr	r2, [r7, #4]
 8005096:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005098:	68b8      	ldr	r0, [r7, #8]
 800509a:	f000 f8d5 	bl	8005248 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800509e:	4b15      	ldr	r3, [pc, #84]	@ (80050f4 <pvPortMalloc+0x124>)
 80050a0:	681a      	ldr	r2, [r3, #0]
 80050a2:	697b      	ldr	r3, [r7, #20]
 80050a4:	685b      	ldr	r3, [r3, #4]
 80050a6:	1ad3      	subs	r3, r2, r3
 80050a8:	4a12      	ldr	r2, [pc, #72]	@ (80050f4 <pvPortMalloc+0x124>)
 80050aa:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80050ac:	4b11      	ldr	r3, [pc, #68]	@ (80050f4 <pvPortMalloc+0x124>)
 80050ae:	681a      	ldr	r2, [r3, #0]
 80050b0:	4b12      	ldr	r3, [pc, #72]	@ (80050fc <pvPortMalloc+0x12c>)
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	429a      	cmp	r2, r3
 80050b6:	d203      	bcs.n	80050c0 <pvPortMalloc+0xf0>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80050b8:	4b0e      	ldr	r3, [pc, #56]	@ (80050f4 <pvPortMalloc+0x124>)
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	4a0f      	ldr	r2, [pc, #60]	@ (80050fc <pvPortMalloc+0x12c>)
 80050be:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80050c0:	697b      	ldr	r3, [r7, #20]
 80050c2:	685a      	ldr	r2, [r3, #4]
 80050c4:	4b0a      	ldr	r3, [pc, #40]	@ (80050f0 <pvPortMalloc+0x120>)
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	431a      	orrs	r2, r3
 80050ca:	697b      	ldr	r3, [r7, #20]
 80050cc:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80050ce:	697b      	ldr	r3, [r7, #20]
 80050d0:	2200      	movs	r2, #0
 80050d2:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80050d4:	4b0a      	ldr	r3, [pc, #40]	@ (8005100 <pvPortMalloc+0x130>)
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	3301      	adds	r3, #1
 80050da:	4a09      	ldr	r2, [pc, #36]	@ (8005100 <pvPortMalloc+0x130>)
 80050dc:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80050de:	f7ff f91b 	bl	8004318 <xTaskResumeAll>
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
	return pvReturn;
 80050e2:	68fb      	ldr	r3, [r7, #12]
}
 80050e4:	4618      	mov	r0, r3
 80050e6:	3718      	adds	r7, #24
 80050e8:	46bd      	mov	sp, r7
 80050ea:	bd80      	pop	{r7, pc}
 80050ec:	2000151c 	.word	0x2000151c
 80050f0:	20001530 	.word	0x20001530
 80050f4:	20001520 	.word	0x20001520
 80050f8:	20001514 	.word	0x20001514
 80050fc:	20001524 	.word	0x20001524
 8005100:	20001528 	.word	0x20001528

08005104 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005104:	b580      	push	{r7, lr}
 8005106:	b084      	sub	sp, #16
 8005108:	af00      	add	r7, sp, #0
 800510a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2b00      	cmp	r3, #0
 8005114:	d02c      	beq.n	8005170 <vPortFree+0x6c>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005116:	2308      	movs	r3, #8
 8005118:	425b      	negs	r3, r3
 800511a:	68fa      	ldr	r2, [r7, #12]
 800511c:	4413      	add	r3, r2
 800511e:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
		configASSERT( pxLink->pxNextFreeBlock == NULL );

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005124:	68bb      	ldr	r3, [r7, #8]
 8005126:	685a      	ldr	r2, [r3, #4]
 8005128:	4b13      	ldr	r3, [pc, #76]	@ (8005178 <vPortFree+0x74>)
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	4013      	ands	r3, r2
 800512e:	2b00      	cmp	r3, #0
 8005130:	d01e      	beq.n	8005170 <vPortFree+0x6c>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005132:	68bb      	ldr	r3, [r7, #8]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	2b00      	cmp	r3, #0
 8005138:	d11a      	bne.n	8005170 <vPortFree+0x6c>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800513a:	68bb      	ldr	r3, [r7, #8]
 800513c:	685a      	ldr	r2, [r3, #4]
 800513e:	4b0e      	ldr	r3, [pc, #56]	@ (8005178 <vPortFree+0x74>)
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	43db      	mvns	r3, r3
 8005144:	401a      	ands	r2, r3
 8005146:	68bb      	ldr	r3, [r7, #8]
 8005148:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800514a:	f7ff f8d7 	bl	80042fc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800514e:	68bb      	ldr	r3, [r7, #8]
 8005150:	685a      	ldr	r2, [r3, #4]
 8005152:	4b0a      	ldr	r3, [pc, #40]	@ (800517c <vPortFree+0x78>)
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	4413      	add	r3, r2
 8005158:	4a08      	ldr	r2, [pc, #32]	@ (800517c <vPortFree+0x78>)
 800515a:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800515c:	68b8      	ldr	r0, [r7, #8]
 800515e:	f000 f873 	bl	8005248 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005162:	4b07      	ldr	r3, [pc, #28]	@ (8005180 <vPortFree+0x7c>)
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	3301      	adds	r3, #1
 8005168:	4a05      	ldr	r2, [pc, #20]	@ (8005180 <vPortFree+0x7c>)
 800516a:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800516c:	f7ff f8d4 	bl	8004318 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005170:	bf00      	nop
 8005172:	3710      	adds	r7, #16
 8005174:	46bd      	mov	sp, r7
 8005176:	bd80      	pop	{r7, pc}
 8005178:	20001530 	.word	0x20001530
 800517c:	20001520 	.word	0x20001520
 8005180:	2000152c 	.word	0x2000152c

08005184 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005184:	b480      	push	{r7}
 8005186:	b085      	sub	sp, #20
 8005188:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800518a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800518e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005190:	4b27      	ldr	r3, [pc, #156]	@ (8005230 <prvHeapInit+0xac>)
 8005192:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	f003 0307 	and.w	r3, r3, #7
 800519a:	2b00      	cmp	r3, #0
 800519c:	d00c      	beq.n	80051b8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	3307      	adds	r3, #7
 80051a2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	f023 0307 	bic.w	r3, r3, #7
 80051aa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80051ac:	68ba      	ldr	r2, [r7, #8]
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	1ad3      	subs	r3, r2, r3
 80051b2:	4a1f      	ldr	r2, [pc, #124]	@ (8005230 <prvHeapInit+0xac>)
 80051b4:	4413      	add	r3, r2
 80051b6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80051bc:	4a1d      	ldr	r2, [pc, #116]	@ (8005234 <prvHeapInit+0xb0>)
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80051c2:	4b1c      	ldr	r3, [pc, #112]	@ (8005234 <prvHeapInit+0xb0>)
 80051c4:	2200      	movs	r2, #0
 80051c6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	68ba      	ldr	r2, [r7, #8]
 80051cc:	4413      	add	r3, r2
 80051ce:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80051d0:	2208      	movs	r2, #8
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	1a9b      	subs	r3, r3, r2
 80051d6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	f023 0307 	bic.w	r3, r3, #7
 80051de:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	4a15      	ldr	r2, [pc, #84]	@ (8005238 <prvHeapInit+0xb4>)
 80051e4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80051e6:	4b14      	ldr	r3, [pc, #80]	@ (8005238 <prvHeapInit+0xb4>)
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	2200      	movs	r2, #0
 80051ec:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80051ee:	4b12      	ldr	r3, [pc, #72]	@ (8005238 <prvHeapInit+0xb4>)
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	2200      	movs	r2, #0
 80051f4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80051fa:	683b      	ldr	r3, [r7, #0]
 80051fc:	68fa      	ldr	r2, [r7, #12]
 80051fe:	1ad2      	subs	r2, r2, r3
 8005200:	683b      	ldr	r3, [r7, #0]
 8005202:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005204:	4b0c      	ldr	r3, [pc, #48]	@ (8005238 <prvHeapInit+0xb4>)
 8005206:	681a      	ldr	r2, [r3, #0]
 8005208:	683b      	ldr	r3, [r7, #0]
 800520a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800520c:	683b      	ldr	r3, [r7, #0]
 800520e:	685b      	ldr	r3, [r3, #4]
 8005210:	4a0a      	ldr	r2, [pc, #40]	@ (800523c <prvHeapInit+0xb8>)
 8005212:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005214:	683b      	ldr	r3, [r7, #0]
 8005216:	685b      	ldr	r3, [r3, #4]
 8005218:	4a09      	ldr	r2, [pc, #36]	@ (8005240 <prvHeapInit+0xbc>)
 800521a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800521c:	4b09      	ldr	r3, [pc, #36]	@ (8005244 <prvHeapInit+0xc0>)
 800521e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8005222:	601a      	str	r2, [r3, #0]
}
 8005224:	bf00      	nop
 8005226:	3714      	adds	r7, #20
 8005228:	46bd      	mov	sp, r7
 800522a:	bc80      	pop	{r7}
 800522c:	4770      	bx	lr
 800522e:	bf00      	nop
 8005230:	20000514 	.word	0x20000514
 8005234:	20001514 	.word	0x20001514
 8005238:	2000151c 	.word	0x2000151c
 800523c:	20001524 	.word	0x20001524
 8005240:	20001520 	.word	0x20001520
 8005244:	20001530 	.word	0x20001530

08005248 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005248:	b480      	push	{r7}
 800524a:	b085      	sub	sp, #20
 800524c:	af00      	add	r7, sp, #0
 800524e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005250:	4b27      	ldr	r3, [pc, #156]	@ (80052f0 <prvInsertBlockIntoFreeList+0xa8>)
 8005252:	60fb      	str	r3, [r7, #12]
 8005254:	e002      	b.n	800525c <prvInsertBlockIntoFreeList+0x14>
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	60fb      	str	r3, [r7, #12]
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	687a      	ldr	r2, [r7, #4]
 8005262:	429a      	cmp	r2, r3
 8005264:	d8f7      	bhi.n	8005256 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	685b      	ldr	r3, [r3, #4]
 800526e:	68ba      	ldr	r2, [r7, #8]
 8005270:	4413      	add	r3, r2
 8005272:	687a      	ldr	r2, [r7, #4]
 8005274:	429a      	cmp	r2, r3
 8005276:	d108      	bne.n	800528a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	685a      	ldr	r2, [r3, #4]
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	685b      	ldr	r3, [r3, #4]
 8005280:	441a      	add	r2, r3
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	685b      	ldr	r3, [r3, #4]
 8005292:	68ba      	ldr	r2, [r7, #8]
 8005294:	441a      	add	r2, r3
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	429a      	cmp	r2, r3
 800529c:	d118      	bne.n	80052d0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	681a      	ldr	r2, [r3, #0]
 80052a2:	4b14      	ldr	r3, [pc, #80]	@ (80052f4 <prvInsertBlockIntoFreeList+0xac>)
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	429a      	cmp	r2, r3
 80052a8:	d00d      	beq.n	80052c6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	685a      	ldr	r2, [r3, #4]
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	685b      	ldr	r3, [r3, #4]
 80052b4:	441a      	add	r2, r3
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	681a      	ldr	r2, [r3, #0]
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	601a      	str	r2, [r3, #0]
 80052c4:	e008      	b.n	80052d8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80052c6:	4b0b      	ldr	r3, [pc, #44]	@ (80052f4 <prvInsertBlockIntoFreeList+0xac>)
 80052c8:	681a      	ldr	r2, [r3, #0]
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	601a      	str	r2, [r3, #0]
 80052ce:	e003      	b.n	80052d8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	681a      	ldr	r2, [r3, #0]
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80052d8:	68fa      	ldr	r2, [r7, #12]
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	429a      	cmp	r2, r3
 80052de:	d002      	beq.n	80052e6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	687a      	ldr	r2, [r7, #4]
 80052e4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80052e6:	bf00      	nop
 80052e8:	3714      	adds	r7, #20
 80052ea:	46bd      	mov	sp, r7
 80052ec:	bc80      	pop	{r7}
 80052ee:	4770      	bx	lr
 80052f0:	20001514 	.word	0x20001514
 80052f4:	2000151c 	.word	0x2000151c

080052f8 <siprintf>:
 80052f8:	b40e      	push	{r1, r2, r3}
 80052fa:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80052fe:	b510      	push	{r4, lr}
 8005300:	2400      	movs	r4, #0
 8005302:	b09d      	sub	sp, #116	@ 0x74
 8005304:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005306:	9002      	str	r0, [sp, #8]
 8005308:	9006      	str	r0, [sp, #24]
 800530a:	9107      	str	r1, [sp, #28]
 800530c:	9104      	str	r1, [sp, #16]
 800530e:	4809      	ldr	r0, [pc, #36]	@ (8005334 <siprintf+0x3c>)
 8005310:	4909      	ldr	r1, [pc, #36]	@ (8005338 <siprintf+0x40>)
 8005312:	f853 2b04 	ldr.w	r2, [r3], #4
 8005316:	9105      	str	r1, [sp, #20]
 8005318:	6800      	ldr	r0, [r0, #0]
 800531a:	a902      	add	r1, sp, #8
 800531c:	9301      	str	r3, [sp, #4]
 800531e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005320:	f000 f9a0 	bl	8005664 <_svfiprintf_r>
 8005324:	9b02      	ldr	r3, [sp, #8]
 8005326:	701c      	strb	r4, [r3, #0]
 8005328:	b01d      	add	sp, #116	@ 0x74
 800532a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800532e:	b003      	add	sp, #12
 8005330:	4770      	bx	lr
 8005332:	bf00      	nop
 8005334:	20000018 	.word	0x20000018
 8005338:	ffff0208 	.word	0xffff0208

0800533c <memset>:
 800533c:	4603      	mov	r3, r0
 800533e:	4402      	add	r2, r0
 8005340:	4293      	cmp	r3, r2
 8005342:	d100      	bne.n	8005346 <memset+0xa>
 8005344:	4770      	bx	lr
 8005346:	f803 1b01 	strb.w	r1, [r3], #1
 800534a:	e7f9      	b.n	8005340 <memset+0x4>

0800534c <__errno>:
 800534c:	4b01      	ldr	r3, [pc, #4]	@ (8005354 <__errno+0x8>)
 800534e:	6818      	ldr	r0, [r3, #0]
 8005350:	4770      	bx	lr
 8005352:	bf00      	nop
 8005354:	20000018 	.word	0x20000018

08005358 <__libc_init_array>:
 8005358:	b570      	push	{r4, r5, r6, lr}
 800535a:	2600      	movs	r6, #0
 800535c:	4d0c      	ldr	r5, [pc, #48]	@ (8005390 <__libc_init_array+0x38>)
 800535e:	4c0d      	ldr	r4, [pc, #52]	@ (8005394 <__libc_init_array+0x3c>)
 8005360:	1b64      	subs	r4, r4, r5
 8005362:	10a4      	asrs	r4, r4, #2
 8005364:	42a6      	cmp	r6, r4
 8005366:	d109      	bne.n	800537c <__libc_init_array+0x24>
 8005368:	f000 fc76 	bl	8005c58 <_init>
 800536c:	2600      	movs	r6, #0
 800536e:	4d0a      	ldr	r5, [pc, #40]	@ (8005398 <__libc_init_array+0x40>)
 8005370:	4c0a      	ldr	r4, [pc, #40]	@ (800539c <__libc_init_array+0x44>)
 8005372:	1b64      	subs	r4, r4, r5
 8005374:	10a4      	asrs	r4, r4, #2
 8005376:	42a6      	cmp	r6, r4
 8005378:	d105      	bne.n	8005386 <__libc_init_array+0x2e>
 800537a:	bd70      	pop	{r4, r5, r6, pc}
 800537c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005380:	4798      	blx	r3
 8005382:	3601      	adds	r6, #1
 8005384:	e7ee      	b.n	8005364 <__libc_init_array+0xc>
 8005386:	f855 3b04 	ldr.w	r3, [r5], #4
 800538a:	4798      	blx	r3
 800538c:	3601      	adds	r6, #1
 800538e:	e7f2      	b.n	8005376 <__libc_init_array+0x1e>
 8005390:	08005e88 	.word	0x08005e88
 8005394:	08005e88 	.word	0x08005e88
 8005398:	08005e88 	.word	0x08005e88
 800539c:	08005e8c 	.word	0x08005e8c

080053a0 <__retarget_lock_acquire_recursive>:
 80053a0:	4770      	bx	lr

080053a2 <__retarget_lock_release_recursive>:
 80053a2:	4770      	bx	lr

080053a4 <memcpy>:
 80053a4:	440a      	add	r2, r1
 80053a6:	4291      	cmp	r1, r2
 80053a8:	f100 33ff 	add.w	r3, r0, #4294967295
 80053ac:	d100      	bne.n	80053b0 <memcpy+0xc>
 80053ae:	4770      	bx	lr
 80053b0:	b510      	push	{r4, lr}
 80053b2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80053b6:	4291      	cmp	r1, r2
 80053b8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80053bc:	d1f9      	bne.n	80053b2 <memcpy+0xe>
 80053be:	bd10      	pop	{r4, pc}

080053c0 <_free_r>:
 80053c0:	b538      	push	{r3, r4, r5, lr}
 80053c2:	4605      	mov	r5, r0
 80053c4:	2900      	cmp	r1, #0
 80053c6:	d040      	beq.n	800544a <_free_r+0x8a>
 80053c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80053cc:	1f0c      	subs	r4, r1, #4
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	bfb8      	it	lt
 80053d2:	18e4      	addlt	r4, r4, r3
 80053d4:	f000 f8de 	bl	8005594 <__malloc_lock>
 80053d8:	4a1c      	ldr	r2, [pc, #112]	@ (800544c <_free_r+0x8c>)
 80053da:	6813      	ldr	r3, [r2, #0]
 80053dc:	b933      	cbnz	r3, 80053ec <_free_r+0x2c>
 80053de:	6063      	str	r3, [r4, #4]
 80053e0:	6014      	str	r4, [r2, #0]
 80053e2:	4628      	mov	r0, r5
 80053e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80053e8:	f000 b8da 	b.w	80055a0 <__malloc_unlock>
 80053ec:	42a3      	cmp	r3, r4
 80053ee:	d908      	bls.n	8005402 <_free_r+0x42>
 80053f0:	6820      	ldr	r0, [r4, #0]
 80053f2:	1821      	adds	r1, r4, r0
 80053f4:	428b      	cmp	r3, r1
 80053f6:	bf01      	itttt	eq
 80053f8:	6819      	ldreq	r1, [r3, #0]
 80053fa:	685b      	ldreq	r3, [r3, #4]
 80053fc:	1809      	addeq	r1, r1, r0
 80053fe:	6021      	streq	r1, [r4, #0]
 8005400:	e7ed      	b.n	80053de <_free_r+0x1e>
 8005402:	461a      	mov	r2, r3
 8005404:	685b      	ldr	r3, [r3, #4]
 8005406:	b10b      	cbz	r3, 800540c <_free_r+0x4c>
 8005408:	42a3      	cmp	r3, r4
 800540a:	d9fa      	bls.n	8005402 <_free_r+0x42>
 800540c:	6811      	ldr	r1, [r2, #0]
 800540e:	1850      	adds	r0, r2, r1
 8005410:	42a0      	cmp	r0, r4
 8005412:	d10b      	bne.n	800542c <_free_r+0x6c>
 8005414:	6820      	ldr	r0, [r4, #0]
 8005416:	4401      	add	r1, r0
 8005418:	1850      	adds	r0, r2, r1
 800541a:	4283      	cmp	r3, r0
 800541c:	6011      	str	r1, [r2, #0]
 800541e:	d1e0      	bne.n	80053e2 <_free_r+0x22>
 8005420:	6818      	ldr	r0, [r3, #0]
 8005422:	685b      	ldr	r3, [r3, #4]
 8005424:	4408      	add	r0, r1
 8005426:	6010      	str	r0, [r2, #0]
 8005428:	6053      	str	r3, [r2, #4]
 800542a:	e7da      	b.n	80053e2 <_free_r+0x22>
 800542c:	d902      	bls.n	8005434 <_free_r+0x74>
 800542e:	230c      	movs	r3, #12
 8005430:	602b      	str	r3, [r5, #0]
 8005432:	e7d6      	b.n	80053e2 <_free_r+0x22>
 8005434:	6820      	ldr	r0, [r4, #0]
 8005436:	1821      	adds	r1, r4, r0
 8005438:	428b      	cmp	r3, r1
 800543a:	bf01      	itttt	eq
 800543c:	6819      	ldreq	r1, [r3, #0]
 800543e:	685b      	ldreq	r3, [r3, #4]
 8005440:	1809      	addeq	r1, r1, r0
 8005442:	6021      	streq	r1, [r4, #0]
 8005444:	6063      	str	r3, [r4, #4]
 8005446:	6054      	str	r4, [r2, #4]
 8005448:	e7cb      	b.n	80053e2 <_free_r+0x22>
 800544a:	bd38      	pop	{r3, r4, r5, pc}
 800544c:	20001678 	.word	0x20001678

08005450 <sbrk_aligned>:
 8005450:	b570      	push	{r4, r5, r6, lr}
 8005452:	4e0f      	ldr	r6, [pc, #60]	@ (8005490 <sbrk_aligned+0x40>)
 8005454:	460c      	mov	r4, r1
 8005456:	6831      	ldr	r1, [r6, #0]
 8005458:	4605      	mov	r5, r0
 800545a:	b911      	cbnz	r1, 8005462 <sbrk_aligned+0x12>
 800545c:	f000 fba8 	bl	8005bb0 <_sbrk_r>
 8005460:	6030      	str	r0, [r6, #0]
 8005462:	4621      	mov	r1, r4
 8005464:	4628      	mov	r0, r5
 8005466:	f000 fba3 	bl	8005bb0 <_sbrk_r>
 800546a:	1c43      	adds	r3, r0, #1
 800546c:	d103      	bne.n	8005476 <sbrk_aligned+0x26>
 800546e:	f04f 34ff 	mov.w	r4, #4294967295
 8005472:	4620      	mov	r0, r4
 8005474:	bd70      	pop	{r4, r5, r6, pc}
 8005476:	1cc4      	adds	r4, r0, #3
 8005478:	f024 0403 	bic.w	r4, r4, #3
 800547c:	42a0      	cmp	r0, r4
 800547e:	d0f8      	beq.n	8005472 <sbrk_aligned+0x22>
 8005480:	1a21      	subs	r1, r4, r0
 8005482:	4628      	mov	r0, r5
 8005484:	f000 fb94 	bl	8005bb0 <_sbrk_r>
 8005488:	3001      	adds	r0, #1
 800548a:	d1f2      	bne.n	8005472 <sbrk_aligned+0x22>
 800548c:	e7ef      	b.n	800546e <sbrk_aligned+0x1e>
 800548e:	bf00      	nop
 8005490:	20001674 	.word	0x20001674

08005494 <_malloc_r>:
 8005494:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005498:	1ccd      	adds	r5, r1, #3
 800549a:	f025 0503 	bic.w	r5, r5, #3
 800549e:	3508      	adds	r5, #8
 80054a0:	2d0c      	cmp	r5, #12
 80054a2:	bf38      	it	cc
 80054a4:	250c      	movcc	r5, #12
 80054a6:	2d00      	cmp	r5, #0
 80054a8:	4606      	mov	r6, r0
 80054aa:	db01      	blt.n	80054b0 <_malloc_r+0x1c>
 80054ac:	42a9      	cmp	r1, r5
 80054ae:	d904      	bls.n	80054ba <_malloc_r+0x26>
 80054b0:	230c      	movs	r3, #12
 80054b2:	6033      	str	r3, [r6, #0]
 80054b4:	2000      	movs	r0, #0
 80054b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80054ba:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005590 <_malloc_r+0xfc>
 80054be:	f000 f869 	bl	8005594 <__malloc_lock>
 80054c2:	f8d8 3000 	ldr.w	r3, [r8]
 80054c6:	461c      	mov	r4, r3
 80054c8:	bb44      	cbnz	r4, 800551c <_malloc_r+0x88>
 80054ca:	4629      	mov	r1, r5
 80054cc:	4630      	mov	r0, r6
 80054ce:	f7ff ffbf 	bl	8005450 <sbrk_aligned>
 80054d2:	1c43      	adds	r3, r0, #1
 80054d4:	4604      	mov	r4, r0
 80054d6:	d158      	bne.n	800558a <_malloc_r+0xf6>
 80054d8:	f8d8 4000 	ldr.w	r4, [r8]
 80054dc:	4627      	mov	r7, r4
 80054de:	2f00      	cmp	r7, #0
 80054e0:	d143      	bne.n	800556a <_malloc_r+0xd6>
 80054e2:	2c00      	cmp	r4, #0
 80054e4:	d04b      	beq.n	800557e <_malloc_r+0xea>
 80054e6:	6823      	ldr	r3, [r4, #0]
 80054e8:	4639      	mov	r1, r7
 80054ea:	4630      	mov	r0, r6
 80054ec:	eb04 0903 	add.w	r9, r4, r3
 80054f0:	f000 fb5e 	bl	8005bb0 <_sbrk_r>
 80054f4:	4581      	cmp	r9, r0
 80054f6:	d142      	bne.n	800557e <_malloc_r+0xea>
 80054f8:	6821      	ldr	r1, [r4, #0]
 80054fa:	4630      	mov	r0, r6
 80054fc:	1a6d      	subs	r5, r5, r1
 80054fe:	4629      	mov	r1, r5
 8005500:	f7ff ffa6 	bl	8005450 <sbrk_aligned>
 8005504:	3001      	adds	r0, #1
 8005506:	d03a      	beq.n	800557e <_malloc_r+0xea>
 8005508:	6823      	ldr	r3, [r4, #0]
 800550a:	442b      	add	r3, r5
 800550c:	6023      	str	r3, [r4, #0]
 800550e:	f8d8 3000 	ldr.w	r3, [r8]
 8005512:	685a      	ldr	r2, [r3, #4]
 8005514:	bb62      	cbnz	r2, 8005570 <_malloc_r+0xdc>
 8005516:	f8c8 7000 	str.w	r7, [r8]
 800551a:	e00f      	b.n	800553c <_malloc_r+0xa8>
 800551c:	6822      	ldr	r2, [r4, #0]
 800551e:	1b52      	subs	r2, r2, r5
 8005520:	d420      	bmi.n	8005564 <_malloc_r+0xd0>
 8005522:	2a0b      	cmp	r2, #11
 8005524:	d917      	bls.n	8005556 <_malloc_r+0xc2>
 8005526:	1961      	adds	r1, r4, r5
 8005528:	42a3      	cmp	r3, r4
 800552a:	6025      	str	r5, [r4, #0]
 800552c:	bf18      	it	ne
 800552e:	6059      	strne	r1, [r3, #4]
 8005530:	6863      	ldr	r3, [r4, #4]
 8005532:	bf08      	it	eq
 8005534:	f8c8 1000 	streq.w	r1, [r8]
 8005538:	5162      	str	r2, [r4, r5]
 800553a:	604b      	str	r3, [r1, #4]
 800553c:	4630      	mov	r0, r6
 800553e:	f000 f82f 	bl	80055a0 <__malloc_unlock>
 8005542:	f104 000b 	add.w	r0, r4, #11
 8005546:	1d23      	adds	r3, r4, #4
 8005548:	f020 0007 	bic.w	r0, r0, #7
 800554c:	1ac2      	subs	r2, r0, r3
 800554e:	bf1c      	itt	ne
 8005550:	1a1b      	subne	r3, r3, r0
 8005552:	50a3      	strne	r3, [r4, r2]
 8005554:	e7af      	b.n	80054b6 <_malloc_r+0x22>
 8005556:	6862      	ldr	r2, [r4, #4]
 8005558:	42a3      	cmp	r3, r4
 800555a:	bf0c      	ite	eq
 800555c:	f8c8 2000 	streq.w	r2, [r8]
 8005560:	605a      	strne	r2, [r3, #4]
 8005562:	e7eb      	b.n	800553c <_malloc_r+0xa8>
 8005564:	4623      	mov	r3, r4
 8005566:	6864      	ldr	r4, [r4, #4]
 8005568:	e7ae      	b.n	80054c8 <_malloc_r+0x34>
 800556a:	463c      	mov	r4, r7
 800556c:	687f      	ldr	r7, [r7, #4]
 800556e:	e7b6      	b.n	80054de <_malloc_r+0x4a>
 8005570:	461a      	mov	r2, r3
 8005572:	685b      	ldr	r3, [r3, #4]
 8005574:	42a3      	cmp	r3, r4
 8005576:	d1fb      	bne.n	8005570 <_malloc_r+0xdc>
 8005578:	2300      	movs	r3, #0
 800557a:	6053      	str	r3, [r2, #4]
 800557c:	e7de      	b.n	800553c <_malloc_r+0xa8>
 800557e:	230c      	movs	r3, #12
 8005580:	4630      	mov	r0, r6
 8005582:	6033      	str	r3, [r6, #0]
 8005584:	f000 f80c 	bl	80055a0 <__malloc_unlock>
 8005588:	e794      	b.n	80054b4 <_malloc_r+0x20>
 800558a:	6005      	str	r5, [r0, #0]
 800558c:	e7d6      	b.n	800553c <_malloc_r+0xa8>
 800558e:	bf00      	nop
 8005590:	20001678 	.word	0x20001678

08005594 <__malloc_lock>:
 8005594:	4801      	ldr	r0, [pc, #4]	@ (800559c <__malloc_lock+0x8>)
 8005596:	f7ff bf03 	b.w	80053a0 <__retarget_lock_acquire_recursive>
 800559a:	bf00      	nop
 800559c:	20001670 	.word	0x20001670

080055a0 <__malloc_unlock>:
 80055a0:	4801      	ldr	r0, [pc, #4]	@ (80055a8 <__malloc_unlock+0x8>)
 80055a2:	f7ff befe 	b.w	80053a2 <__retarget_lock_release_recursive>
 80055a6:	bf00      	nop
 80055a8:	20001670 	.word	0x20001670

080055ac <__ssputs_r>:
 80055ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80055b0:	461f      	mov	r7, r3
 80055b2:	688e      	ldr	r6, [r1, #8]
 80055b4:	4682      	mov	sl, r0
 80055b6:	42be      	cmp	r6, r7
 80055b8:	460c      	mov	r4, r1
 80055ba:	4690      	mov	r8, r2
 80055bc:	680b      	ldr	r3, [r1, #0]
 80055be:	d82d      	bhi.n	800561c <__ssputs_r+0x70>
 80055c0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80055c4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80055c8:	d026      	beq.n	8005618 <__ssputs_r+0x6c>
 80055ca:	6965      	ldr	r5, [r4, #20]
 80055cc:	6909      	ldr	r1, [r1, #16]
 80055ce:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80055d2:	eba3 0901 	sub.w	r9, r3, r1
 80055d6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80055da:	1c7b      	adds	r3, r7, #1
 80055dc:	444b      	add	r3, r9
 80055de:	106d      	asrs	r5, r5, #1
 80055e0:	429d      	cmp	r5, r3
 80055e2:	bf38      	it	cc
 80055e4:	461d      	movcc	r5, r3
 80055e6:	0553      	lsls	r3, r2, #21
 80055e8:	d527      	bpl.n	800563a <__ssputs_r+0x8e>
 80055ea:	4629      	mov	r1, r5
 80055ec:	f7ff ff52 	bl	8005494 <_malloc_r>
 80055f0:	4606      	mov	r6, r0
 80055f2:	b360      	cbz	r0, 800564e <__ssputs_r+0xa2>
 80055f4:	464a      	mov	r2, r9
 80055f6:	6921      	ldr	r1, [r4, #16]
 80055f8:	f7ff fed4 	bl	80053a4 <memcpy>
 80055fc:	89a3      	ldrh	r3, [r4, #12]
 80055fe:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005602:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005606:	81a3      	strh	r3, [r4, #12]
 8005608:	6126      	str	r6, [r4, #16]
 800560a:	444e      	add	r6, r9
 800560c:	6026      	str	r6, [r4, #0]
 800560e:	463e      	mov	r6, r7
 8005610:	6165      	str	r5, [r4, #20]
 8005612:	eba5 0509 	sub.w	r5, r5, r9
 8005616:	60a5      	str	r5, [r4, #8]
 8005618:	42be      	cmp	r6, r7
 800561a:	d900      	bls.n	800561e <__ssputs_r+0x72>
 800561c:	463e      	mov	r6, r7
 800561e:	4632      	mov	r2, r6
 8005620:	4641      	mov	r1, r8
 8005622:	6820      	ldr	r0, [r4, #0]
 8005624:	f000 faaa 	bl	8005b7c <memmove>
 8005628:	2000      	movs	r0, #0
 800562a:	68a3      	ldr	r3, [r4, #8]
 800562c:	1b9b      	subs	r3, r3, r6
 800562e:	60a3      	str	r3, [r4, #8]
 8005630:	6823      	ldr	r3, [r4, #0]
 8005632:	4433      	add	r3, r6
 8005634:	6023      	str	r3, [r4, #0]
 8005636:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800563a:	462a      	mov	r2, r5
 800563c:	f000 fad6 	bl	8005bec <_realloc_r>
 8005640:	4606      	mov	r6, r0
 8005642:	2800      	cmp	r0, #0
 8005644:	d1e0      	bne.n	8005608 <__ssputs_r+0x5c>
 8005646:	4650      	mov	r0, sl
 8005648:	6921      	ldr	r1, [r4, #16]
 800564a:	f7ff feb9 	bl	80053c0 <_free_r>
 800564e:	230c      	movs	r3, #12
 8005650:	f8ca 3000 	str.w	r3, [sl]
 8005654:	89a3      	ldrh	r3, [r4, #12]
 8005656:	f04f 30ff 	mov.w	r0, #4294967295
 800565a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800565e:	81a3      	strh	r3, [r4, #12]
 8005660:	e7e9      	b.n	8005636 <__ssputs_r+0x8a>
	...

08005664 <_svfiprintf_r>:
 8005664:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005668:	4698      	mov	r8, r3
 800566a:	898b      	ldrh	r3, [r1, #12]
 800566c:	4607      	mov	r7, r0
 800566e:	061b      	lsls	r3, r3, #24
 8005670:	460d      	mov	r5, r1
 8005672:	4614      	mov	r4, r2
 8005674:	b09d      	sub	sp, #116	@ 0x74
 8005676:	d510      	bpl.n	800569a <_svfiprintf_r+0x36>
 8005678:	690b      	ldr	r3, [r1, #16]
 800567a:	b973      	cbnz	r3, 800569a <_svfiprintf_r+0x36>
 800567c:	2140      	movs	r1, #64	@ 0x40
 800567e:	f7ff ff09 	bl	8005494 <_malloc_r>
 8005682:	6028      	str	r0, [r5, #0]
 8005684:	6128      	str	r0, [r5, #16]
 8005686:	b930      	cbnz	r0, 8005696 <_svfiprintf_r+0x32>
 8005688:	230c      	movs	r3, #12
 800568a:	603b      	str	r3, [r7, #0]
 800568c:	f04f 30ff 	mov.w	r0, #4294967295
 8005690:	b01d      	add	sp, #116	@ 0x74
 8005692:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005696:	2340      	movs	r3, #64	@ 0x40
 8005698:	616b      	str	r3, [r5, #20]
 800569a:	2300      	movs	r3, #0
 800569c:	9309      	str	r3, [sp, #36]	@ 0x24
 800569e:	2320      	movs	r3, #32
 80056a0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80056a4:	2330      	movs	r3, #48	@ 0x30
 80056a6:	f04f 0901 	mov.w	r9, #1
 80056aa:	f8cd 800c 	str.w	r8, [sp, #12]
 80056ae:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8005848 <_svfiprintf_r+0x1e4>
 80056b2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80056b6:	4623      	mov	r3, r4
 80056b8:	469a      	mov	sl, r3
 80056ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 80056be:	b10a      	cbz	r2, 80056c4 <_svfiprintf_r+0x60>
 80056c0:	2a25      	cmp	r2, #37	@ 0x25
 80056c2:	d1f9      	bne.n	80056b8 <_svfiprintf_r+0x54>
 80056c4:	ebba 0b04 	subs.w	fp, sl, r4
 80056c8:	d00b      	beq.n	80056e2 <_svfiprintf_r+0x7e>
 80056ca:	465b      	mov	r3, fp
 80056cc:	4622      	mov	r2, r4
 80056ce:	4629      	mov	r1, r5
 80056d0:	4638      	mov	r0, r7
 80056d2:	f7ff ff6b 	bl	80055ac <__ssputs_r>
 80056d6:	3001      	adds	r0, #1
 80056d8:	f000 80a7 	beq.w	800582a <_svfiprintf_r+0x1c6>
 80056dc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80056de:	445a      	add	r2, fp
 80056e0:	9209      	str	r2, [sp, #36]	@ 0x24
 80056e2:	f89a 3000 	ldrb.w	r3, [sl]
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	f000 809f 	beq.w	800582a <_svfiprintf_r+0x1c6>
 80056ec:	2300      	movs	r3, #0
 80056ee:	f04f 32ff 	mov.w	r2, #4294967295
 80056f2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80056f6:	f10a 0a01 	add.w	sl, sl, #1
 80056fa:	9304      	str	r3, [sp, #16]
 80056fc:	9307      	str	r3, [sp, #28]
 80056fe:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005702:	931a      	str	r3, [sp, #104]	@ 0x68
 8005704:	4654      	mov	r4, sl
 8005706:	2205      	movs	r2, #5
 8005708:	f814 1b01 	ldrb.w	r1, [r4], #1
 800570c:	484e      	ldr	r0, [pc, #312]	@ (8005848 <_svfiprintf_r+0x1e4>)
 800570e:	f000 fa5f 	bl	8005bd0 <memchr>
 8005712:	9a04      	ldr	r2, [sp, #16]
 8005714:	b9d8      	cbnz	r0, 800574e <_svfiprintf_r+0xea>
 8005716:	06d0      	lsls	r0, r2, #27
 8005718:	bf44      	itt	mi
 800571a:	2320      	movmi	r3, #32
 800571c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005720:	0711      	lsls	r1, r2, #28
 8005722:	bf44      	itt	mi
 8005724:	232b      	movmi	r3, #43	@ 0x2b
 8005726:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800572a:	f89a 3000 	ldrb.w	r3, [sl]
 800572e:	2b2a      	cmp	r3, #42	@ 0x2a
 8005730:	d015      	beq.n	800575e <_svfiprintf_r+0xfa>
 8005732:	4654      	mov	r4, sl
 8005734:	2000      	movs	r0, #0
 8005736:	f04f 0c0a 	mov.w	ip, #10
 800573a:	9a07      	ldr	r2, [sp, #28]
 800573c:	4621      	mov	r1, r4
 800573e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005742:	3b30      	subs	r3, #48	@ 0x30
 8005744:	2b09      	cmp	r3, #9
 8005746:	d94b      	bls.n	80057e0 <_svfiprintf_r+0x17c>
 8005748:	b1b0      	cbz	r0, 8005778 <_svfiprintf_r+0x114>
 800574a:	9207      	str	r2, [sp, #28]
 800574c:	e014      	b.n	8005778 <_svfiprintf_r+0x114>
 800574e:	eba0 0308 	sub.w	r3, r0, r8
 8005752:	fa09 f303 	lsl.w	r3, r9, r3
 8005756:	4313      	orrs	r3, r2
 8005758:	46a2      	mov	sl, r4
 800575a:	9304      	str	r3, [sp, #16]
 800575c:	e7d2      	b.n	8005704 <_svfiprintf_r+0xa0>
 800575e:	9b03      	ldr	r3, [sp, #12]
 8005760:	1d19      	adds	r1, r3, #4
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	9103      	str	r1, [sp, #12]
 8005766:	2b00      	cmp	r3, #0
 8005768:	bfbb      	ittet	lt
 800576a:	425b      	neglt	r3, r3
 800576c:	f042 0202 	orrlt.w	r2, r2, #2
 8005770:	9307      	strge	r3, [sp, #28]
 8005772:	9307      	strlt	r3, [sp, #28]
 8005774:	bfb8      	it	lt
 8005776:	9204      	strlt	r2, [sp, #16]
 8005778:	7823      	ldrb	r3, [r4, #0]
 800577a:	2b2e      	cmp	r3, #46	@ 0x2e
 800577c:	d10a      	bne.n	8005794 <_svfiprintf_r+0x130>
 800577e:	7863      	ldrb	r3, [r4, #1]
 8005780:	2b2a      	cmp	r3, #42	@ 0x2a
 8005782:	d132      	bne.n	80057ea <_svfiprintf_r+0x186>
 8005784:	9b03      	ldr	r3, [sp, #12]
 8005786:	3402      	adds	r4, #2
 8005788:	1d1a      	adds	r2, r3, #4
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	9203      	str	r2, [sp, #12]
 800578e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005792:	9305      	str	r3, [sp, #20]
 8005794:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800584c <_svfiprintf_r+0x1e8>
 8005798:	2203      	movs	r2, #3
 800579a:	4650      	mov	r0, sl
 800579c:	7821      	ldrb	r1, [r4, #0]
 800579e:	f000 fa17 	bl	8005bd0 <memchr>
 80057a2:	b138      	cbz	r0, 80057b4 <_svfiprintf_r+0x150>
 80057a4:	2240      	movs	r2, #64	@ 0x40
 80057a6:	9b04      	ldr	r3, [sp, #16]
 80057a8:	eba0 000a 	sub.w	r0, r0, sl
 80057ac:	4082      	lsls	r2, r0
 80057ae:	4313      	orrs	r3, r2
 80057b0:	3401      	adds	r4, #1
 80057b2:	9304      	str	r3, [sp, #16]
 80057b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80057b8:	2206      	movs	r2, #6
 80057ba:	4825      	ldr	r0, [pc, #148]	@ (8005850 <_svfiprintf_r+0x1ec>)
 80057bc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80057c0:	f000 fa06 	bl	8005bd0 <memchr>
 80057c4:	2800      	cmp	r0, #0
 80057c6:	d036      	beq.n	8005836 <_svfiprintf_r+0x1d2>
 80057c8:	4b22      	ldr	r3, [pc, #136]	@ (8005854 <_svfiprintf_r+0x1f0>)
 80057ca:	bb1b      	cbnz	r3, 8005814 <_svfiprintf_r+0x1b0>
 80057cc:	9b03      	ldr	r3, [sp, #12]
 80057ce:	3307      	adds	r3, #7
 80057d0:	f023 0307 	bic.w	r3, r3, #7
 80057d4:	3308      	adds	r3, #8
 80057d6:	9303      	str	r3, [sp, #12]
 80057d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80057da:	4433      	add	r3, r6
 80057dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80057de:	e76a      	b.n	80056b6 <_svfiprintf_r+0x52>
 80057e0:	460c      	mov	r4, r1
 80057e2:	2001      	movs	r0, #1
 80057e4:	fb0c 3202 	mla	r2, ip, r2, r3
 80057e8:	e7a8      	b.n	800573c <_svfiprintf_r+0xd8>
 80057ea:	2300      	movs	r3, #0
 80057ec:	f04f 0c0a 	mov.w	ip, #10
 80057f0:	4619      	mov	r1, r3
 80057f2:	3401      	adds	r4, #1
 80057f4:	9305      	str	r3, [sp, #20]
 80057f6:	4620      	mov	r0, r4
 80057f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80057fc:	3a30      	subs	r2, #48	@ 0x30
 80057fe:	2a09      	cmp	r2, #9
 8005800:	d903      	bls.n	800580a <_svfiprintf_r+0x1a6>
 8005802:	2b00      	cmp	r3, #0
 8005804:	d0c6      	beq.n	8005794 <_svfiprintf_r+0x130>
 8005806:	9105      	str	r1, [sp, #20]
 8005808:	e7c4      	b.n	8005794 <_svfiprintf_r+0x130>
 800580a:	4604      	mov	r4, r0
 800580c:	2301      	movs	r3, #1
 800580e:	fb0c 2101 	mla	r1, ip, r1, r2
 8005812:	e7f0      	b.n	80057f6 <_svfiprintf_r+0x192>
 8005814:	ab03      	add	r3, sp, #12
 8005816:	9300      	str	r3, [sp, #0]
 8005818:	462a      	mov	r2, r5
 800581a:	4638      	mov	r0, r7
 800581c:	4b0e      	ldr	r3, [pc, #56]	@ (8005858 <_svfiprintf_r+0x1f4>)
 800581e:	a904      	add	r1, sp, #16
 8005820:	f3af 8000 	nop.w
 8005824:	1c42      	adds	r2, r0, #1
 8005826:	4606      	mov	r6, r0
 8005828:	d1d6      	bne.n	80057d8 <_svfiprintf_r+0x174>
 800582a:	89ab      	ldrh	r3, [r5, #12]
 800582c:	065b      	lsls	r3, r3, #25
 800582e:	f53f af2d 	bmi.w	800568c <_svfiprintf_r+0x28>
 8005832:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005834:	e72c      	b.n	8005690 <_svfiprintf_r+0x2c>
 8005836:	ab03      	add	r3, sp, #12
 8005838:	9300      	str	r3, [sp, #0]
 800583a:	462a      	mov	r2, r5
 800583c:	4638      	mov	r0, r7
 800583e:	4b06      	ldr	r3, [pc, #24]	@ (8005858 <_svfiprintf_r+0x1f4>)
 8005840:	a904      	add	r1, sp, #16
 8005842:	f000 f87d 	bl	8005940 <_printf_i>
 8005846:	e7ed      	b.n	8005824 <_svfiprintf_r+0x1c0>
 8005848:	08005e4a 	.word	0x08005e4a
 800584c:	08005e50 	.word	0x08005e50
 8005850:	08005e54 	.word	0x08005e54
 8005854:	00000000 	.word	0x00000000
 8005858:	080055ad 	.word	0x080055ad

0800585c <_printf_common>:
 800585c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005860:	4616      	mov	r6, r2
 8005862:	4698      	mov	r8, r3
 8005864:	688a      	ldr	r2, [r1, #8]
 8005866:	690b      	ldr	r3, [r1, #16]
 8005868:	4607      	mov	r7, r0
 800586a:	4293      	cmp	r3, r2
 800586c:	bfb8      	it	lt
 800586e:	4613      	movlt	r3, r2
 8005870:	6033      	str	r3, [r6, #0]
 8005872:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005876:	460c      	mov	r4, r1
 8005878:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800587c:	b10a      	cbz	r2, 8005882 <_printf_common+0x26>
 800587e:	3301      	adds	r3, #1
 8005880:	6033      	str	r3, [r6, #0]
 8005882:	6823      	ldr	r3, [r4, #0]
 8005884:	0699      	lsls	r1, r3, #26
 8005886:	bf42      	ittt	mi
 8005888:	6833      	ldrmi	r3, [r6, #0]
 800588a:	3302      	addmi	r3, #2
 800588c:	6033      	strmi	r3, [r6, #0]
 800588e:	6825      	ldr	r5, [r4, #0]
 8005890:	f015 0506 	ands.w	r5, r5, #6
 8005894:	d106      	bne.n	80058a4 <_printf_common+0x48>
 8005896:	f104 0a19 	add.w	sl, r4, #25
 800589a:	68e3      	ldr	r3, [r4, #12]
 800589c:	6832      	ldr	r2, [r6, #0]
 800589e:	1a9b      	subs	r3, r3, r2
 80058a0:	42ab      	cmp	r3, r5
 80058a2:	dc2b      	bgt.n	80058fc <_printf_common+0xa0>
 80058a4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80058a8:	6822      	ldr	r2, [r4, #0]
 80058aa:	3b00      	subs	r3, #0
 80058ac:	bf18      	it	ne
 80058ae:	2301      	movne	r3, #1
 80058b0:	0692      	lsls	r2, r2, #26
 80058b2:	d430      	bmi.n	8005916 <_printf_common+0xba>
 80058b4:	4641      	mov	r1, r8
 80058b6:	4638      	mov	r0, r7
 80058b8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80058bc:	47c8      	blx	r9
 80058be:	3001      	adds	r0, #1
 80058c0:	d023      	beq.n	800590a <_printf_common+0xae>
 80058c2:	6823      	ldr	r3, [r4, #0]
 80058c4:	6922      	ldr	r2, [r4, #16]
 80058c6:	f003 0306 	and.w	r3, r3, #6
 80058ca:	2b04      	cmp	r3, #4
 80058cc:	bf14      	ite	ne
 80058ce:	2500      	movne	r5, #0
 80058d0:	6833      	ldreq	r3, [r6, #0]
 80058d2:	f04f 0600 	mov.w	r6, #0
 80058d6:	bf08      	it	eq
 80058d8:	68e5      	ldreq	r5, [r4, #12]
 80058da:	f104 041a 	add.w	r4, r4, #26
 80058de:	bf08      	it	eq
 80058e0:	1aed      	subeq	r5, r5, r3
 80058e2:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80058e6:	bf08      	it	eq
 80058e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80058ec:	4293      	cmp	r3, r2
 80058ee:	bfc4      	itt	gt
 80058f0:	1a9b      	subgt	r3, r3, r2
 80058f2:	18ed      	addgt	r5, r5, r3
 80058f4:	42b5      	cmp	r5, r6
 80058f6:	d11a      	bne.n	800592e <_printf_common+0xd2>
 80058f8:	2000      	movs	r0, #0
 80058fa:	e008      	b.n	800590e <_printf_common+0xb2>
 80058fc:	2301      	movs	r3, #1
 80058fe:	4652      	mov	r2, sl
 8005900:	4641      	mov	r1, r8
 8005902:	4638      	mov	r0, r7
 8005904:	47c8      	blx	r9
 8005906:	3001      	adds	r0, #1
 8005908:	d103      	bne.n	8005912 <_printf_common+0xb6>
 800590a:	f04f 30ff 	mov.w	r0, #4294967295
 800590e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005912:	3501      	adds	r5, #1
 8005914:	e7c1      	b.n	800589a <_printf_common+0x3e>
 8005916:	2030      	movs	r0, #48	@ 0x30
 8005918:	18e1      	adds	r1, r4, r3
 800591a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800591e:	1c5a      	adds	r2, r3, #1
 8005920:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005924:	4422      	add	r2, r4
 8005926:	3302      	adds	r3, #2
 8005928:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800592c:	e7c2      	b.n	80058b4 <_printf_common+0x58>
 800592e:	2301      	movs	r3, #1
 8005930:	4622      	mov	r2, r4
 8005932:	4641      	mov	r1, r8
 8005934:	4638      	mov	r0, r7
 8005936:	47c8      	blx	r9
 8005938:	3001      	adds	r0, #1
 800593a:	d0e6      	beq.n	800590a <_printf_common+0xae>
 800593c:	3601      	adds	r6, #1
 800593e:	e7d9      	b.n	80058f4 <_printf_common+0x98>

08005940 <_printf_i>:
 8005940:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005944:	7e0f      	ldrb	r7, [r1, #24]
 8005946:	4691      	mov	r9, r2
 8005948:	2f78      	cmp	r7, #120	@ 0x78
 800594a:	4680      	mov	r8, r0
 800594c:	460c      	mov	r4, r1
 800594e:	469a      	mov	sl, r3
 8005950:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005952:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005956:	d807      	bhi.n	8005968 <_printf_i+0x28>
 8005958:	2f62      	cmp	r7, #98	@ 0x62
 800595a:	d80a      	bhi.n	8005972 <_printf_i+0x32>
 800595c:	2f00      	cmp	r7, #0
 800595e:	f000 80d1 	beq.w	8005b04 <_printf_i+0x1c4>
 8005962:	2f58      	cmp	r7, #88	@ 0x58
 8005964:	f000 80b8 	beq.w	8005ad8 <_printf_i+0x198>
 8005968:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800596c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005970:	e03a      	b.n	80059e8 <_printf_i+0xa8>
 8005972:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005976:	2b15      	cmp	r3, #21
 8005978:	d8f6      	bhi.n	8005968 <_printf_i+0x28>
 800597a:	a101      	add	r1, pc, #4	@ (adr r1, 8005980 <_printf_i+0x40>)
 800597c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005980:	080059d9 	.word	0x080059d9
 8005984:	080059ed 	.word	0x080059ed
 8005988:	08005969 	.word	0x08005969
 800598c:	08005969 	.word	0x08005969
 8005990:	08005969 	.word	0x08005969
 8005994:	08005969 	.word	0x08005969
 8005998:	080059ed 	.word	0x080059ed
 800599c:	08005969 	.word	0x08005969
 80059a0:	08005969 	.word	0x08005969
 80059a4:	08005969 	.word	0x08005969
 80059a8:	08005969 	.word	0x08005969
 80059ac:	08005aeb 	.word	0x08005aeb
 80059b0:	08005a17 	.word	0x08005a17
 80059b4:	08005aa5 	.word	0x08005aa5
 80059b8:	08005969 	.word	0x08005969
 80059bc:	08005969 	.word	0x08005969
 80059c0:	08005b0d 	.word	0x08005b0d
 80059c4:	08005969 	.word	0x08005969
 80059c8:	08005a17 	.word	0x08005a17
 80059cc:	08005969 	.word	0x08005969
 80059d0:	08005969 	.word	0x08005969
 80059d4:	08005aad 	.word	0x08005aad
 80059d8:	6833      	ldr	r3, [r6, #0]
 80059da:	1d1a      	adds	r2, r3, #4
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	6032      	str	r2, [r6, #0]
 80059e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80059e4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80059e8:	2301      	movs	r3, #1
 80059ea:	e09c      	b.n	8005b26 <_printf_i+0x1e6>
 80059ec:	6833      	ldr	r3, [r6, #0]
 80059ee:	6820      	ldr	r0, [r4, #0]
 80059f0:	1d19      	adds	r1, r3, #4
 80059f2:	6031      	str	r1, [r6, #0]
 80059f4:	0606      	lsls	r6, r0, #24
 80059f6:	d501      	bpl.n	80059fc <_printf_i+0xbc>
 80059f8:	681d      	ldr	r5, [r3, #0]
 80059fa:	e003      	b.n	8005a04 <_printf_i+0xc4>
 80059fc:	0645      	lsls	r5, r0, #25
 80059fe:	d5fb      	bpl.n	80059f8 <_printf_i+0xb8>
 8005a00:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005a04:	2d00      	cmp	r5, #0
 8005a06:	da03      	bge.n	8005a10 <_printf_i+0xd0>
 8005a08:	232d      	movs	r3, #45	@ 0x2d
 8005a0a:	426d      	negs	r5, r5
 8005a0c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005a10:	230a      	movs	r3, #10
 8005a12:	4858      	ldr	r0, [pc, #352]	@ (8005b74 <_printf_i+0x234>)
 8005a14:	e011      	b.n	8005a3a <_printf_i+0xfa>
 8005a16:	6821      	ldr	r1, [r4, #0]
 8005a18:	6833      	ldr	r3, [r6, #0]
 8005a1a:	0608      	lsls	r0, r1, #24
 8005a1c:	f853 5b04 	ldr.w	r5, [r3], #4
 8005a20:	d402      	bmi.n	8005a28 <_printf_i+0xe8>
 8005a22:	0649      	lsls	r1, r1, #25
 8005a24:	bf48      	it	mi
 8005a26:	b2ad      	uxthmi	r5, r5
 8005a28:	2f6f      	cmp	r7, #111	@ 0x6f
 8005a2a:	6033      	str	r3, [r6, #0]
 8005a2c:	bf14      	ite	ne
 8005a2e:	230a      	movne	r3, #10
 8005a30:	2308      	moveq	r3, #8
 8005a32:	4850      	ldr	r0, [pc, #320]	@ (8005b74 <_printf_i+0x234>)
 8005a34:	2100      	movs	r1, #0
 8005a36:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005a3a:	6866      	ldr	r6, [r4, #4]
 8005a3c:	2e00      	cmp	r6, #0
 8005a3e:	60a6      	str	r6, [r4, #8]
 8005a40:	db05      	blt.n	8005a4e <_printf_i+0x10e>
 8005a42:	6821      	ldr	r1, [r4, #0]
 8005a44:	432e      	orrs	r6, r5
 8005a46:	f021 0104 	bic.w	r1, r1, #4
 8005a4a:	6021      	str	r1, [r4, #0]
 8005a4c:	d04b      	beq.n	8005ae6 <_printf_i+0x1a6>
 8005a4e:	4616      	mov	r6, r2
 8005a50:	fbb5 f1f3 	udiv	r1, r5, r3
 8005a54:	fb03 5711 	mls	r7, r3, r1, r5
 8005a58:	5dc7      	ldrb	r7, [r0, r7]
 8005a5a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005a5e:	462f      	mov	r7, r5
 8005a60:	42bb      	cmp	r3, r7
 8005a62:	460d      	mov	r5, r1
 8005a64:	d9f4      	bls.n	8005a50 <_printf_i+0x110>
 8005a66:	2b08      	cmp	r3, #8
 8005a68:	d10b      	bne.n	8005a82 <_printf_i+0x142>
 8005a6a:	6823      	ldr	r3, [r4, #0]
 8005a6c:	07df      	lsls	r7, r3, #31
 8005a6e:	d508      	bpl.n	8005a82 <_printf_i+0x142>
 8005a70:	6923      	ldr	r3, [r4, #16]
 8005a72:	6861      	ldr	r1, [r4, #4]
 8005a74:	4299      	cmp	r1, r3
 8005a76:	bfde      	ittt	le
 8005a78:	2330      	movle	r3, #48	@ 0x30
 8005a7a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005a7e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005a82:	1b92      	subs	r2, r2, r6
 8005a84:	6122      	str	r2, [r4, #16]
 8005a86:	464b      	mov	r3, r9
 8005a88:	4621      	mov	r1, r4
 8005a8a:	4640      	mov	r0, r8
 8005a8c:	f8cd a000 	str.w	sl, [sp]
 8005a90:	aa03      	add	r2, sp, #12
 8005a92:	f7ff fee3 	bl	800585c <_printf_common>
 8005a96:	3001      	adds	r0, #1
 8005a98:	d14a      	bne.n	8005b30 <_printf_i+0x1f0>
 8005a9a:	f04f 30ff 	mov.w	r0, #4294967295
 8005a9e:	b004      	add	sp, #16
 8005aa0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005aa4:	6823      	ldr	r3, [r4, #0]
 8005aa6:	f043 0320 	orr.w	r3, r3, #32
 8005aaa:	6023      	str	r3, [r4, #0]
 8005aac:	2778      	movs	r7, #120	@ 0x78
 8005aae:	4832      	ldr	r0, [pc, #200]	@ (8005b78 <_printf_i+0x238>)
 8005ab0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005ab4:	6823      	ldr	r3, [r4, #0]
 8005ab6:	6831      	ldr	r1, [r6, #0]
 8005ab8:	061f      	lsls	r7, r3, #24
 8005aba:	f851 5b04 	ldr.w	r5, [r1], #4
 8005abe:	d402      	bmi.n	8005ac6 <_printf_i+0x186>
 8005ac0:	065f      	lsls	r7, r3, #25
 8005ac2:	bf48      	it	mi
 8005ac4:	b2ad      	uxthmi	r5, r5
 8005ac6:	6031      	str	r1, [r6, #0]
 8005ac8:	07d9      	lsls	r1, r3, #31
 8005aca:	bf44      	itt	mi
 8005acc:	f043 0320 	orrmi.w	r3, r3, #32
 8005ad0:	6023      	strmi	r3, [r4, #0]
 8005ad2:	b11d      	cbz	r5, 8005adc <_printf_i+0x19c>
 8005ad4:	2310      	movs	r3, #16
 8005ad6:	e7ad      	b.n	8005a34 <_printf_i+0xf4>
 8005ad8:	4826      	ldr	r0, [pc, #152]	@ (8005b74 <_printf_i+0x234>)
 8005ada:	e7e9      	b.n	8005ab0 <_printf_i+0x170>
 8005adc:	6823      	ldr	r3, [r4, #0]
 8005ade:	f023 0320 	bic.w	r3, r3, #32
 8005ae2:	6023      	str	r3, [r4, #0]
 8005ae4:	e7f6      	b.n	8005ad4 <_printf_i+0x194>
 8005ae6:	4616      	mov	r6, r2
 8005ae8:	e7bd      	b.n	8005a66 <_printf_i+0x126>
 8005aea:	6833      	ldr	r3, [r6, #0]
 8005aec:	6825      	ldr	r5, [r4, #0]
 8005aee:	1d18      	adds	r0, r3, #4
 8005af0:	6961      	ldr	r1, [r4, #20]
 8005af2:	6030      	str	r0, [r6, #0]
 8005af4:	062e      	lsls	r6, r5, #24
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	d501      	bpl.n	8005afe <_printf_i+0x1be>
 8005afa:	6019      	str	r1, [r3, #0]
 8005afc:	e002      	b.n	8005b04 <_printf_i+0x1c4>
 8005afe:	0668      	lsls	r0, r5, #25
 8005b00:	d5fb      	bpl.n	8005afa <_printf_i+0x1ba>
 8005b02:	8019      	strh	r1, [r3, #0]
 8005b04:	2300      	movs	r3, #0
 8005b06:	4616      	mov	r6, r2
 8005b08:	6123      	str	r3, [r4, #16]
 8005b0a:	e7bc      	b.n	8005a86 <_printf_i+0x146>
 8005b0c:	6833      	ldr	r3, [r6, #0]
 8005b0e:	2100      	movs	r1, #0
 8005b10:	1d1a      	adds	r2, r3, #4
 8005b12:	6032      	str	r2, [r6, #0]
 8005b14:	681e      	ldr	r6, [r3, #0]
 8005b16:	6862      	ldr	r2, [r4, #4]
 8005b18:	4630      	mov	r0, r6
 8005b1a:	f000 f859 	bl	8005bd0 <memchr>
 8005b1e:	b108      	cbz	r0, 8005b24 <_printf_i+0x1e4>
 8005b20:	1b80      	subs	r0, r0, r6
 8005b22:	6060      	str	r0, [r4, #4]
 8005b24:	6863      	ldr	r3, [r4, #4]
 8005b26:	6123      	str	r3, [r4, #16]
 8005b28:	2300      	movs	r3, #0
 8005b2a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005b2e:	e7aa      	b.n	8005a86 <_printf_i+0x146>
 8005b30:	4632      	mov	r2, r6
 8005b32:	4649      	mov	r1, r9
 8005b34:	4640      	mov	r0, r8
 8005b36:	6923      	ldr	r3, [r4, #16]
 8005b38:	47d0      	blx	sl
 8005b3a:	3001      	adds	r0, #1
 8005b3c:	d0ad      	beq.n	8005a9a <_printf_i+0x15a>
 8005b3e:	6823      	ldr	r3, [r4, #0]
 8005b40:	079b      	lsls	r3, r3, #30
 8005b42:	d413      	bmi.n	8005b6c <_printf_i+0x22c>
 8005b44:	68e0      	ldr	r0, [r4, #12]
 8005b46:	9b03      	ldr	r3, [sp, #12]
 8005b48:	4298      	cmp	r0, r3
 8005b4a:	bfb8      	it	lt
 8005b4c:	4618      	movlt	r0, r3
 8005b4e:	e7a6      	b.n	8005a9e <_printf_i+0x15e>
 8005b50:	2301      	movs	r3, #1
 8005b52:	4632      	mov	r2, r6
 8005b54:	4649      	mov	r1, r9
 8005b56:	4640      	mov	r0, r8
 8005b58:	47d0      	blx	sl
 8005b5a:	3001      	adds	r0, #1
 8005b5c:	d09d      	beq.n	8005a9a <_printf_i+0x15a>
 8005b5e:	3501      	adds	r5, #1
 8005b60:	68e3      	ldr	r3, [r4, #12]
 8005b62:	9903      	ldr	r1, [sp, #12]
 8005b64:	1a5b      	subs	r3, r3, r1
 8005b66:	42ab      	cmp	r3, r5
 8005b68:	dcf2      	bgt.n	8005b50 <_printf_i+0x210>
 8005b6a:	e7eb      	b.n	8005b44 <_printf_i+0x204>
 8005b6c:	2500      	movs	r5, #0
 8005b6e:	f104 0619 	add.w	r6, r4, #25
 8005b72:	e7f5      	b.n	8005b60 <_printf_i+0x220>
 8005b74:	08005e5b 	.word	0x08005e5b
 8005b78:	08005e6c 	.word	0x08005e6c

08005b7c <memmove>:
 8005b7c:	4288      	cmp	r0, r1
 8005b7e:	b510      	push	{r4, lr}
 8005b80:	eb01 0402 	add.w	r4, r1, r2
 8005b84:	d902      	bls.n	8005b8c <memmove+0x10>
 8005b86:	4284      	cmp	r4, r0
 8005b88:	4623      	mov	r3, r4
 8005b8a:	d807      	bhi.n	8005b9c <memmove+0x20>
 8005b8c:	1e43      	subs	r3, r0, #1
 8005b8e:	42a1      	cmp	r1, r4
 8005b90:	d008      	beq.n	8005ba4 <memmove+0x28>
 8005b92:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005b96:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005b9a:	e7f8      	b.n	8005b8e <memmove+0x12>
 8005b9c:	4601      	mov	r1, r0
 8005b9e:	4402      	add	r2, r0
 8005ba0:	428a      	cmp	r2, r1
 8005ba2:	d100      	bne.n	8005ba6 <memmove+0x2a>
 8005ba4:	bd10      	pop	{r4, pc}
 8005ba6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005baa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005bae:	e7f7      	b.n	8005ba0 <memmove+0x24>

08005bb0 <_sbrk_r>:
 8005bb0:	b538      	push	{r3, r4, r5, lr}
 8005bb2:	2300      	movs	r3, #0
 8005bb4:	4d05      	ldr	r5, [pc, #20]	@ (8005bcc <_sbrk_r+0x1c>)
 8005bb6:	4604      	mov	r4, r0
 8005bb8:	4608      	mov	r0, r1
 8005bba:	602b      	str	r3, [r5, #0]
 8005bbc:	f7fb fafe 	bl	80011bc <_sbrk>
 8005bc0:	1c43      	adds	r3, r0, #1
 8005bc2:	d102      	bne.n	8005bca <_sbrk_r+0x1a>
 8005bc4:	682b      	ldr	r3, [r5, #0]
 8005bc6:	b103      	cbz	r3, 8005bca <_sbrk_r+0x1a>
 8005bc8:	6023      	str	r3, [r4, #0]
 8005bca:	bd38      	pop	{r3, r4, r5, pc}
 8005bcc:	2000166c 	.word	0x2000166c

08005bd0 <memchr>:
 8005bd0:	4603      	mov	r3, r0
 8005bd2:	b510      	push	{r4, lr}
 8005bd4:	b2c9      	uxtb	r1, r1
 8005bd6:	4402      	add	r2, r0
 8005bd8:	4293      	cmp	r3, r2
 8005bda:	4618      	mov	r0, r3
 8005bdc:	d101      	bne.n	8005be2 <memchr+0x12>
 8005bde:	2000      	movs	r0, #0
 8005be0:	e003      	b.n	8005bea <memchr+0x1a>
 8005be2:	7804      	ldrb	r4, [r0, #0]
 8005be4:	3301      	adds	r3, #1
 8005be6:	428c      	cmp	r4, r1
 8005be8:	d1f6      	bne.n	8005bd8 <memchr+0x8>
 8005bea:	bd10      	pop	{r4, pc}

08005bec <_realloc_r>:
 8005bec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005bf0:	4607      	mov	r7, r0
 8005bf2:	4614      	mov	r4, r2
 8005bf4:	460d      	mov	r5, r1
 8005bf6:	b921      	cbnz	r1, 8005c02 <_realloc_r+0x16>
 8005bf8:	4611      	mov	r1, r2
 8005bfa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005bfe:	f7ff bc49 	b.w	8005494 <_malloc_r>
 8005c02:	b92a      	cbnz	r2, 8005c10 <_realloc_r+0x24>
 8005c04:	f7ff fbdc 	bl	80053c0 <_free_r>
 8005c08:	4625      	mov	r5, r4
 8005c0a:	4628      	mov	r0, r5
 8005c0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005c10:	f000 f81a 	bl	8005c48 <_malloc_usable_size_r>
 8005c14:	4284      	cmp	r4, r0
 8005c16:	4606      	mov	r6, r0
 8005c18:	d802      	bhi.n	8005c20 <_realloc_r+0x34>
 8005c1a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8005c1e:	d8f4      	bhi.n	8005c0a <_realloc_r+0x1e>
 8005c20:	4621      	mov	r1, r4
 8005c22:	4638      	mov	r0, r7
 8005c24:	f7ff fc36 	bl	8005494 <_malloc_r>
 8005c28:	4680      	mov	r8, r0
 8005c2a:	b908      	cbnz	r0, 8005c30 <_realloc_r+0x44>
 8005c2c:	4645      	mov	r5, r8
 8005c2e:	e7ec      	b.n	8005c0a <_realloc_r+0x1e>
 8005c30:	42b4      	cmp	r4, r6
 8005c32:	4622      	mov	r2, r4
 8005c34:	4629      	mov	r1, r5
 8005c36:	bf28      	it	cs
 8005c38:	4632      	movcs	r2, r6
 8005c3a:	f7ff fbb3 	bl	80053a4 <memcpy>
 8005c3e:	4629      	mov	r1, r5
 8005c40:	4638      	mov	r0, r7
 8005c42:	f7ff fbbd 	bl	80053c0 <_free_r>
 8005c46:	e7f1      	b.n	8005c2c <_realloc_r+0x40>

08005c48 <_malloc_usable_size_r>:
 8005c48:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005c4c:	1f18      	subs	r0, r3, #4
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	bfbc      	itt	lt
 8005c52:	580b      	ldrlt	r3, [r1, r0]
 8005c54:	18c0      	addlt	r0, r0, r3
 8005c56:	4770      	bx	lr

08005c58 <_init>:
 8005c58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c5a:	bf00      	nop
 8005c5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c5e:	bc08      	pop	{r3}
 8005c60:	469e      	mov	lr, r3
 8005c62:	4770      	bx	lr

08005c64 <_fini>:
 8005c64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c66:	bf00      	nop
 8005c68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c6a:	bc08      	pop	{r3}
 8005c6c:	469e      	mov	lr, r3
 8005c6e:	4770      	bx	lr
