# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../memwr.v" \
"../../../../lab1_smp.ip_user_files/bd/design_lab1/ip/design_lab1_bus_0_0/sim/design_lab1_bus_0_0.v" \
"../../../../lab1_smp.ip_user_files/bd/design_lab1/ip/design_lab1_i21143_0_0/sim/design_lab1_i21143_0_0.v" \
"../../../../lab1_smp.ip_user_files/bd/design_lab1/sim/design_lab1.v" \
"../../../../lab1_smp.srcs/sources_1/bd/design_lab1/hdl/design_lab1_wrapper.v" \
"../../../../lab1_smp.srcs/sim_1/new/testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
