This was my course project for the Spring'24 offering of EE309: Microprocessors by Prof. Virendra Singh. We designed a 16 bit 6-stage pipelined RISC microprocessor on VHDL.
