// Seed: 1916145704
module module_0 #(
    parameter id_2 = 32'd34
) (
    input wand id_0,
    output tri id_1[-1  &  1  ==  id_2 : -1 'h0],
    input tri1 _id_2,
    input supply0 id_3
);
  wand id_5;
  assign id_5 = (-1) - "";
  wire id_6;
endmodule
module module_1 #(
    parameter id_13 = 32'd3,
    parameter id_4  = 32'd60
) (
    output tri0 id_0,
    input wor id_1,
    input uwire id_2,
    input wire id_3,
    input supply1 _id_4,
    input wire id_5,
    output uwire id_6,
    input uwire id_7,
    input wor id_8,
    input tri id_9,
    input wand id_10,
    output tri1 id_11,
    output tri1 id_12,
    input uwire _id_13,
    input uwire id_14
);
  wire id_16;
  logic [7:0][-1 : id_13] id_17;
  assign id_16 = id_3;
  reg id_18;
  always
  `define pp_19 0
  assign id_17#(
      .id_18(1),
      .id_4 (~1)
  ) [id_4] = id_14 - ~1 | 1;
  wire id_20;
  initial id_18 = -1;
  wire [-1 : -1] id_21;
  assign id_11 = id_10;
  assign id_11 = id_17;
  wire id_22;
  assign id_18 = id_1;
  logic id_23;
  ;
  assign id_23 = - -1;
  wire id_24, id_25;
  module_0 modCall_1 (
      id_5,
      id_11,
      id_4,
      id_10
  );
endmodule
