[N
4
4
8 num_bits
3
10 behavioral
2
11 divnrda_fsm
1
49 D:/RTL_FPGA/Projeto_Final/inverterv1/sim_inv/work
]
[G
1
2
3
1
4
1
0
32
0
0 0
0
0
]
