Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sat Nov 19 15:52:31 2022
| Host         : liara running 64-bit Arch Linux
| Command      : report_utilization -hierarchical -hierarchical_depth 7 -file ./report/corr_accel_utilization_hierarchical_routed.rpt
| Design       : bd_0_wrapper
| Device       : xczu7ev-ffvc1156-2-e
| Speed File   : -2
| Design State : Physopt postRoute
--------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+
|                                    Instance                                   |                                      Module                                     | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | URAM | DSP Blocks |
+-------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+
| bd_0_wrapper                                                                  |                                                                           (top) |       2361 |       2324 |       0 |   37 | 1804 |     32 |      0 |    0 |         12 |
|   bd_0_i                                                                      |                                                                            bd_0 |       2361 |       2324 |       0 |   37 | 1804 |     32 |      0 |    0 |         12 |
|     hls_inst                                                                  |                                                                 bd_0_hls_inst_0 |       2361 |       2324 |       0 |   37 | 1804 |     32 |      0 |    0 |         12 |
|       (hls_inst)                                                              |                                                                 bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|       inst                                                                    |                                                      bd_0_hls_inst_0_corr_accel |       2361 |       2324 |       0 |   37 | 1804 |     32 |      0 |    0 |         12 |
|         (inst)                                                                |                                                      bd_0_hls_inst_0_corr_accel |          0 |          0 |       0 |    0 |  141 |      0 |      0 |    0 |          0 |
|         control_s_axi_U                                                       |                                        bd_0_hls_inst_0_corr_accel_control_s_axi |         67 |         67 |       0 |    0 |  183 |      0 |      0 |    0 |          0 |
|         grp_compute_fu_291                                                    |                                              bd_0_hls_inst_0_corr_accel_compute |       1883 |       1846 |       0 |   37 | 1234 |      0 |      0 |    0 |         12 |
|           (grp_compute_fu_291)                                                |                                              bd_0_hls_inst_0_corr_accel_compute |          9 |          9 |       0 |    0 |   66 |      0 |      0 |    0 |          0 |
|           grp_compute_Pipeline_VITIS_LOOP_134_1_fu_82                         |                    bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_134_1 |         20 |         20 |       0 |    0 |    8 |      0 |      0 |    0 |          0 |
|             (grp_compute_Pipeline_VITIS_LOOP_134_1_fu_82)                     |                    bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_134_1 |          0 |          0 |       0 |    0 |    6 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                          |           bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_333 |         20 |         20 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|           grp_compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3_fu_98        |   bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3 |         49 |         49 |       0 |    0 |   39 |      0 |      0 |    0 |          0 |
|             (grp_compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3_fu_98)    |   bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_140_2_VITIS_LOOP_141_3 |          2 |          2 |       0 |    0 |   37 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                          |           bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_332 |         47 |         47 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|           grp_compute_Pipeline_VITIS_LOOP_150_4_fu_110                        |                    bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_150_4 |         29 |         22 |       0 |    7 |   22 |      0 |      0 |    0 |          0 |
|             (grp_compute_Pipeline_VITIS_LOOP_150_4_fu_110)                    |                    bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_150_4 |         10 |          3 |       0 |    7 |   20 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                          |           bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_331 |         19 |         19 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|           grp_compute_Pipeline_VITIS_LOOP_156_5_fu_90                         |                    bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_156_5 |         13 |         13 |       0 |    0 |    8 |      0 |      0 |    0 |          0 |
|             (grp_compute_Pipeline_VITIS_LOOP_156_5_fu_90)                     |                    bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_156_5 |          0 |          0 |       0 |    0 |    6 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                          |           bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_330 |         13 |         13 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|           grp_compute_Pipeline_VITIS_LOOP_162_6_VITIS_LOOP_163_7_fu_120       |   bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_162_6_VITIS_LOOP_163_7 |         76 |         76 |       0 |    0 |   91 |      0 |      0 |    0 |          0 |
|             (grp_compute_Pipeline_VITIS_LOOP_162_6_VITIS_LOOP_163_7_fu_120)   |   bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_162_6_VITIS_LOOP_163_7 |         42 |         42 |       0 |    0 |   89 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                          |           bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_329 |         34 |         34 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|           grp_compute_Pipeline_VITIS_LOOP_172_8_VITIS_LOOP_173_9_fu_132       |   bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_172_8_VITIS_LOOP_173_9 |        131 |        131 |       0 |    0 |   78 |      0 |      0 |    0 |          0 |
|             (grp_compute_Pipeline_VITIS_LOOP_172_8_VITIS_LOOP_173_9_fu_132)   |   bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_172_8_VITIS_LOOP_173_9 |         80 |         80 |       0 |    0 |   76 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                          |           bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_328 |         51 |         51 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|           grp_compute_Pipeline_VITIS_LOOP_181_10_VITIS_LOOP_182_11_fu_144     | bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_181_10_VITIS_LOOP_182_11 |         43 |         43 |       0 |    0 |   39 |      0 |      0 |    0 |          0 |
|             (grp_compute_Pipeline_VITIS_LOOP_181_10_VITIS_LOOP_182_11_fu_144) | bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_181_10_VITIS_LOOP_182_11 |          1 |          1 |       0 |    0 |   37 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                          |           bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_327 |         42 |         42 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|           grp_compute_Pipeline_VITIS_LOOP_190_12_fu_156                       |                   bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_190_12 |         26 |         19 |       0 |    7 |   22 |      0 |      0 |    0 |          0 |
|             (grp_compute_Pipeline_VITIS_LOOP_190_12_fu_156)                   |                   bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_190_12 |          9 |          2 |       0 |    7 |   20 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                          |           bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_326 |         17 |         17 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|           grp_compute_Pipeline_VITIS_LOOP_199_13_fu_165                       |                   bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_199_13 |        311 |        304 |       0 |    7 |  202 |      0 |      0 |    0 |          0 |
|             (grp_compute_Pipeline_VITIS_LOOP_199_13_fu_165)                   |                   bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_199_13 |         20 |         13 |       0 |    7 |   56 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                          |           bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_254 |         12 |         12 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|             hsqrt_16ns_16_4_no_dsp_1_U75                                      |                             bd_0_hls_inst_0_corr_accel_hsqrt_16ns_16_4_no_dsp_1 |        139 |        139 |       0 |    0 |   72 |      0 |      0 |    0 |          0 |
|               (hsqrt_16ns_16_4_no_dsp_1_U75)                                  |                             bd_0_hls_inst_0_corr_accel_hsqrt_16ns_16_4_no_dsp_1 |         12 |         12 |       0 |    0 |   32 |      0 |      0 |    0 |          0 |
|               corr_accel_hsqrt_16ns_16_4_no_dsp_1_ip_u                        |                      bd_0_hls_inst_0_corr_accel_hsqrt_16ns_16_4_no_dsp_1_ip_268 |        127 |        127 |       0 |    0 |   40 |      0 |      0 |    0 |          0 |
|             hsqrt_16ns_16_4_no_dsp_1_U76                                      |                         bd_0_hls_inst_0_corr_accel_hsqrt_16ns_16_4_no_dsp_1_255 |        140 |        140 |       0 |    0 |   72 |      0 |      0 |    0 |          0 |
|               (hsqrt_16ns_16_4_no_dsp_1_U76)                                  |                         bd_0_hls_inst_0_corr_accel_hsqrt_16ns_16_4_no_dsp_1_255 |         12 |         12 |       0 |    0 |   32 |      0 |      0 |    0 |          0 |
|               corr_accel_hsqrt_16ns_16_4_no_dsp_1_ip_u                        |                          bd_0_hls_inst_0_corr_accel_hsqrt_16ns_16_4_no_dsp_1_ip |        128 |        128 |       0 |    0 |   40 |      0 |      0 |    0 |          0 |
|           grp_compute_Pipeline_VITIS_LOOP_210_14_fu_173                       |                   bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_210_14 |        136 |        130 |       0 |    6 |  199 |      0 |      0 |    0 |          0 |
|             (grp_compute_Pipeline_VITIS_LOOP_210_14_fu_173)                   |                   bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_210_14 |         18 |         12 |       0 |    6 |  159 |      0 |      0 |    0 |          0 |
|             fcmp_32ns_32ns_1_2_no_dsp_1_U80                                   |                          bd_0_hls_inst_0_corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1 |         33 |         33 |       0 |    0 |   19 |      0 |      0 |    0 |          0 |
|               (fcmp_32ns_32ns_1_2_no_dsp_1_U80)                               |                          bd_0_hls_inst_0_corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1 |          0 |          0 |       0 |    0 |   19 |      0 |      0 |    0 |          0 |
|               corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u                     |                   bd_0_hls_inst_0_corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_240 |         33 |         33 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|             fcmp_32ns_32ns_1_2_no_dsp_1_U81                                   |                      bd_0_hls_inst_0_corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1_225 |         33 |         33 |       0 |    0 |   19 |      0 |      0 |    0 |          0 |
|               (fcmp_32ns_32ns_1_2_no_dsp_1_U81)                               |                      bd_0_hls_inst_0_corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1_225 |          0 |          0 |       0 |    0 |   19 |      0 |      0 |    0 |          0 |
|               corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u                     |                       bd_0_hls_inst_0_corr_accel_fcmp_32ns_32ns_1_2_no_dsp_1_ip |         33 |         33 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                          |           bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_226 |         22 |         22 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|             hptosp_16ns_32_1_no_dsp_1_U82                                     |                            bd_0_hls_inst_0_corr_accel_hptosp_16ns_32_1_no_dsp_1 |         15 |         15 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|               corr_accel_hptosp_16ns_32_1_no_dsp_1_ip_u                       |                     bd_0_hls_inst_0_corr_accel_hptosp_16ns_32_1_no_dsp_1_ip_228 |         15 |         15 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|             hptosp_16ns_32_1_no_dsp_1_U83                                     |                        bd_0_hls_inst_0_corr_accel_hptosp_16ns_32_1_no_dsp_1_227 |         15 |         15 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|               corr_accel_hptosp_16ns_32_1_no_dsp_1_ip_u                       |                         bd_0_hls_inst_0_corr_accel_hptosp_16ns_32_1_no_dsp_1_ip |         15 |         15 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|           grp_compute_Pipeline_VITIS_LOOP_216_15_fu_181                       |                   bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_216_15 |        114 |        114 |       0 |    0 |   66 |      0 |      0 |    0 |          4 |
|             (grp_compute_Pipeline_VITIS_LOOP_216_15_fu_181)                   |                   bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_216_15 |          7 |          7 |       0 |    0 |   16 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                          |           bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_182 |         11 |         11 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|             hmul_16ns_16ns_16_2_max_dsp_1_U90                                 |                    bd_0_hls_inst_0_corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_183 |         49 |         49 |       0 |    0 |   32 |      0 |      0 |    0 |          2 |
|               (hmul_16ns_16ns_16_2_max_dsp_1_U90)                             |                    bd_0_hls_inst_0_corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_183 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |    0 |          0 |
|               corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u                   |                 bd_0_hls_inst_0_corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_205 |         49 |         49 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|             hmul_16ns_16ns_16_2_max_dsp_1_U91                                 |                    bd_0_hls_inst_0_corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_184 |         48 |         48 |       0 |    0 |   16 |      0 |      0 |    0 |          2 |
|               (hmul_16ns_16ns_16_2_max_dsp_1_U91)                             |                    bd_0_hls_inst_0_corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_184 |          0 |          0 |       0 |    0 |   16 |      0 |      0 |    0 |          0 |
|               corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u                   |                 bd_0_hls_inst_0_corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_185 |         48 |         48 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|           grp_compute_Pipeline_VITIS_LOOP_222_16_VITIS_LOOP_223_17_fu_195     | bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_222_16_VITIS_LOOP_223_17 |         77 |         67 |       0 |   10 |   52 |      0 |      0 |    0 |          0 |
|             (grp_compute_Pipeline_VITIS_LOOP_222_16_VITIS_LOOP_223_17_fu_195) | bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_222_16_VITIS_LOOP_223_17 |         23 |         13 |       0 |   10 |   50 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                          |           bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_181 |         54 |         54 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|           hadd_16ns_16ns_16_2_full_dsp_1_U103                                 |                       bd_0_hls_inst_0_corr_accel_hadd_16ns_16ns_16_2_full_dsp_1 |        105 |        105 |       0 |    0 |   32 |      0 |      0 |    0 |          2 |
|             (hadd_16ns_16ns_16_2_full_dsp_1_U103)                             |                       bd_0_hls_inst_0_corr_accel_hadd_16ns_16ns_16_2_full_dsp_1 |         16 |         16 |       0 |    0 |   32 |      0 |      0 |    0 |          0 |
|             corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u                    |                bd_0_hls_inst_0_corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_160 |         89 |         89 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|               inst                                                            |                       bd_0_hls_inst_0_floating_point_v7_1_15__parameterized3__1 |         89 |         89 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|           hadd_16ns_16ns_16_2_full_dsp_1_U104                                 |                    bd_0_hls_inst_0_corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_32 |        105 |        105 |       0 |    0 |   32 |      0 |      0 |    0 |          2 |
|             (hadd_16ns_16ns_16_2_full_dsp_1_U104)                             |                    bd_0_hls_inst_0_corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_32 |         16 |         16 |       0 |    0 |   32 |      0 |      0 |    0 |          0 |
|             corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u                    |                    bd_0_hls_inst_0_corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip |         89 |         89 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|               inst                                                            |                          bd_0_hls_inst_0_floating_point_v7_1_15__parameterized3 |         89 |         89 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|           hdiv_16ns_16ns_16_5_no_dsp_1_U105                                   |                         bd_0_hls_inst_0_corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1 |        276 |        276 |       0 |    0 |  107 |      0 |      0 |    0 |          0 |
|             (hdiv_16ns_16ns_16_5_no_dsp_1_U105)                               |                         bd_0_hls_inst_0_corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1 |         24 |         24 |       0 |    0 |   32 |      0 |      0 |    0 |          0 |
|             corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1_ip_u                      |                   bd_0_hls_inst_0_corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1_ip_92 |        252 |        252 |       0 |    0 |   75 |      0 |      0 |    0 |          0 |
|               (corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1_ip_u)                  |                   bd_0_hls_inst_0_corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1_ip_92 |         48 |         48 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|               inst                                                            |                       bd_0_hls_inst_0_floating_point_v7_1_15__parameterized4__1 |        204 |        204 |       0 |    0 |   75 |      0 |      0 |    0 |          0 |
|           hdiv_16ns_16ns_16_5_no_dsp_1_U106                                   |                      bd_0_hls_inst_0_corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1_33 |        276 |        276 |       0 |    0 |  107 |      0 |      0 |    0 |          0 |
|             (hdiv_16ns_16ns_16_5_no_dsp_1_U106)                               |                      bd_0_hls_inst_0_corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1_33 |         24 |         24 |       0 |    0 |   32 |      0 |      0 |    0 |          0 |
|             corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1_ip_u                      |                      bd_0_hls_inst_0_corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1_ip |        252 |        252 |       0 |    0 |   75 |      0 |      0 |    0 |          0 |
|               (corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1_ip_u)                  |                      bd_0_hls_inst_0_corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1_ip |         48 |         48 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|               inst                                                            |                          bd_0_hls_inst_0_floating_point_v7_1_15__parameterized4 |        204 |        204 |       0 |    0 |   75 |      0 |      0 |    0 |          0 |
|           hmul_16ns_16ns_16_2_max_dsp_1_U107                                  |                        bd_0_hls_inst_0_corr_accel_hmul_16ns_16ns_16_2_max_dsp_1 |         41 |         41 |       0 |    0 |   32 |      0 |      0 |    0 |          2 |
|             (hmul_16ns_16ns_16_2_max_dsp_1_U107)                              |                        bd_0_hls_inst_0_corr_accel_hmul_16ns_16ns_16_2_max_dsp_1 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |    0 |          0 |
|             corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u                     |                  bd_0_hls_inst_0_corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_38 |         41 |         41 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|               (corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u)                 |                  bd_0_hls_inst_0_corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_38 |          8 |          8 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|               inst                                                            |                       bd_0_hls_inst_0_floating_point_v7_1_15__parameterized2__3 |         33 |         33 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|           hmul_16ns_16ns_16_2_max_dsp_1_U108                                  |                     bd_0_hls_inst_0_corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_34 |         48 |         48 |       0 |    0 |   32 |      0 |      0 |    0 |          2 |
|             (hmul_16ns_16ns_16_2_max_dsp_1_U108)                              |                     bd_0_hls_inst_0_corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_34 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |    0 |          0 |
|             corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u                     |                     bd_0_hls_inst_0_corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip |         48 |         48 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|               (corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u)                 |                     bd_0_hls_inst_0_corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip |         16 |         16 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|               inst                                                            |                          bd_0_hls_inst_0_floating_point_v7_1_15__parameterized2 |         32 |         32 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|         grp_recv_data_burst_fu_221                                            |                                      bd_0_hls_inst_0_corr_accel_recv_data_burst |         59 |         59 |       0 |    0 |  105 |      0 |      0 |    0 |          0 |
|           (grp_recv_data_burst_fu_221)                                        |                                      bd_0_hls_inst_0_corr_accel_recv_data_burst |         50 |         50 |       0 |    0 |  103 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                            |            bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_31 |          9 |          9 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|         grp_send_data_burst_fu_305                                            |                                      bd_0_hls_inst_0_corr_accel_send_data_burst |        336 |        336 |       0 |    0 |  141 |      0 |      0 |    0 |          0 |
|           (grp_send_data_burst_fu_305)                                        |                                      bd_0_hls_inst_0_corr_accel_send_data_burst |        330 |        330 |       0 |    0 |  139 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                            |               bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init |          6 |          6 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|         reg_file_10_U                                                         |                           bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_11_U                                                         |                         bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_0 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_12_U                                                         |                         bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_1 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_13_U                                                         |                         bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_2 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_14_U                                                         |                         bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_3 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_15_U                                                         |                         bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_4 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_16_U                                                         |                         bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_5 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_17_U                                                         |                         bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_6 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_18_U                                                         |                         bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_7 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_19_U                                                         |                         bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_8 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_1_U                                                          |                         bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_9 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_20_U                                                         |                        bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_10 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_21_U                                                         |                        bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_11 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_22_U                                                         |                        bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_12 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_23_U                                                         |                        bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_13 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_24_U                                                         |                        bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_14 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_25_U                                                         |                        bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_15 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_26_U                                                         |                        bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_16 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_27_U                                                         |                        bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_17 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_28_U                                                         |                        bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_18 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_29_U                                                         |                        bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_19 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_2_U                                                          |                        bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_20 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_30_U                                                         |                        bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_21 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_31_U                                                         |                        bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_22 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_3_U                                                          |                        bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_23 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_4_U                                                          |                        bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_24 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_5_U                                                          |                        bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_25 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_6_U                                                          |                        bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_26 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_7_U                                                          |                        bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_27 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_8_U                                                          |                        bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_28 |          8 |          8 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_9_U                                                          |                        bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_29 |          8 |          8 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_U                                                            |                        bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_30 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
+-------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


