Abhishek Bhattacharjee , Margaret Martonosi, Characterizing the TLB Behavior of Emerging Parallel Workloads on Chip Multiprocessors, Proceedings of the 2009 18th International Conference on Parallel Architectures and Compilation Techniques, p.29-40, September 12-16, 2009[doi>10.1109/PACT.2009.26]
Bienia, C. and Li, K. 2010. Fidelity and scaling of the PARSEC benchmark inputs. InProceedings of the International Semantic Web Conference (ISWC).
Christian Bienia , Sanjeev Kumar , Jaswinder Pal Singh , Kai Li, The PARSEC benchmark suite: characterization and architectural implications, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada[doi>10.1145/1454115.1454128]
Jean-Loup Baer , Tien-Fu Chen, Effective Hardware-Based Data Prefetching for High-Performance Processors, IEEE Transactions on Computers, v.44 n.5, p.609-623, May 1995[doi>10.1109/12.381947]
Chen, J. B., Borg, A., and Jouppi, N. 1992. A simulation based study of TLB performance. InProceedings of the International Symposium on Computer Architecture (ISCA).
Jeonghwan Choi , Chen-Yong Cher , Hubertus Franke , Henrdrik Hamann , Alan Weger , Pradip Bose, Thermal-aware task scheduling at the system software level, Proceedings of the 2007 international symposium on Low power electronics and design, August 27-29, 2007, Portland, OR, USA[doi>10.1145/1283780.1283826]
Clark, D. and Emer, J. 1985. Performance of the VAX-11/780 translation buffers: Simulation and measurement.ACM Trans. Comput. Syst. 3,1.
Dahlgren, F., Dubois, M., and Stenström, P. 1993. Fixed and adaptive sequential prefetching in shared memory multiprocessors. InProceedings of the International Conference on Parallel Processing.
James Donald , Margaret Martonosi, Techniques for Multicore Thermal Management: Classification and New Exploration, Proceedings of the 33rd annual international symposium on Computer Architecture, p.78-88, June 17-21, 2006[doi>10.1109/ISCA.2006.39]
Drongowski, P. 2008. Basic performance measurements for AMD Athlon 64, AMD Opteron and AMD Phenom processors. http://developer.amd.com/Assets/Basic_Performance_Measurements.pdf.
Ebrahimi, E., Lee, C. J., Mutlu, O, and Patt, Y. N. 2010. Fairness via source throttling: A configurable and high-perfonnance fairness substrate for multi-core memory systems. InProceedings of the International Symposium on Computer Architecture (ISCA).
Hinton, G., Sager, D., Upton, M., Boggs, D., Carmean, D., et al. 2001. The microarchitecture of the Pentium 4.Intel Technol. J. QI.
Huck, H. and Hays, H. 1993. Architectural support for translation table management in large address space machines. InProceedings of the International Symposium on Computer Architecture (ISCA).
Intel. 2012. Intel 64 and IA-32 architectures software developer’s manual. http://download.intel.com/products/processor/manual/325462.pdf.
Bruce L. Jacob , Trevor N. Mudge, A look at several memory management units, TLB-refill mechanisms, and page table organizations, Proceedings of the eighth international conference on Architectural support for programming languages and operating systems, p.295-306, October 02-07, 1998, San Jose, California, USA[doi>10.1145/291069.291065]
Jacob, B. and Mudge, T. 1998b. Virtual memory in contemporary microprocessors.IEEE Trans. Comput. 48,2.
Doug Joseph , Dirk Grunwald, Prefetching using Markov predictors, Proceedings of the 24th annual international symposium on Computer architecture, p.252-263, June 01-04, 1997, Denver, Colorado, USA[doi>10.1145/264107.264207]
Gokul B. Kandiraju , Anand Sivasubramaniam, Characterizing thed-TLB behavior of SPEC CPU2000 benchmarks, Proceedings of the 2002 ACM SIGMETRICS international conference on Measurement and modeling of computer systems, June 15-19, 2002, Marina Del Rey, California[doi>10.1145/511334.511351]
Gokul B. Kandiraju , Anand Sivasubramaniam, Going the distance for TLB prefetching: an application-driven study, Proceedings of the 29th annual international symposium on Computer architecture, May 25-29, 2002, Anchorage, Alaska
Changkyu Kim , Doug Burger , Stephen W. Keckler, Nonuniform Cache Architectures for Wire-Delay Dominated On-Chip Caches, IEEE Micro, v.23 n.6, p.99-107, November 2003[doi>10.1109/MM.2003.1261393]
Wendy Korn , Moon S. Chang, SPEC CPU2006 sensitivity to memory page sizes, ACM SIGARCH Computer Architecture News, v.35 n.1, March 2007[doi>10.1145/1241601.1241620]
Milo M. K. Martin , Daniel J. Sorin , Bradford M. Beckmann , Michael R. Marty , Min Xu , Alaa R. Alameldeen , Kevin E. Moore , Mark D. Hill , David A. Wood, Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset, ACM SIGARCH Computer Architecture News, v.33 n.4, November 2005[doi>10.1145/1105734.1105747]
Muralimanohar, N., Balasubramonian, R., and Jouppi, N. 2009. CACTI 6.0: A tool to model large caches. Tech. rep. HPL-2009-85, HP Labs.
Nagle, D., Uhlig, R., Stanley, T., Sechrest, S., Mudge, T., and Brown, R. 1993. Design tradeoffs for software managed TLBs. InProceedings of the International Symposium on Computer Architecture (ISCA).
Aashish Phansalkar , Ajay Joshi , Lizy K. John, Subsetting the SPEC CPU2006 benchmark suite, ACM SIGARCH Computer Architecture News, v.35 n.1, March 2007[doi>10.1145/1241601.1241616]
Xiaogang Qiu , Michel Dubois, Options for dynamic address translation in COMAs, Proceedings of the 25th annual international symposium on Computer architecture, p.214-225, June 27-July 02, 1998, Barcelona, Spain[doi>10.1145/279358.279390]
Krishna K. Rangan , Gu-Yeon Wei , David Brooks, Thread motion: fine-grained power management for multi-core systems, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555793]
Romanescu, B., Lebeck, A., Sorin, D., and Bracy, A. 2010. UNified instruction/translation/data (UNITD) coherence: One protocol to rule them all. InProceedings of the International Symposium on High Performance Computer Architecture (HPCA).
M. Rosenblum , E. Bugnion , S. A. Herrod , E. Witchel , A. Gupta, The impact of architectural trends on operating system performance, ACM SIGOPS Operating Systems Review, v.29 n.5, p.285-298, Dec. 3, 1995[doi>10.1145/224057.224078]
Ashley Saulsbury , Fredrik Dahlgren , Per Stenström, Recency-based TLB preloading, Proceedings of the 27th annual international symposium on Computer architecture, p.117-127, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339666]
Sharif, A. and Lee, H.-H. 2009. Data prefetching mechanism by exploiting global and local access patterns.J. Instruction-Level Parallel. Data Prefetch. Championship (DPC).
SPEC. 2006. SPEC CPU2006 results. The Standard Performance Evaluation Corporation. http://www.spec.org/cpu2006.
Shekhar Srikantaiah , Mahmut Kandemir, Synergistic TLBs for High Performance Address Translation in Chip Multiprocessors, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.313-324, December 04-08, 2010[doi>10.1109/MICRO.2010.26]
Viji Srinivasan , Edward S. Davidson , Gary S. Tyson, A Prefetch Taxonomy, IEEE Transactions on Computers, v.53 n.2, p.126-140, February 2004[doi>10.1109/TC.2004.1261824]
Sun. 2003. An overview of UltraSPARC III Cu. http://www.sun.com/processors/UltraSPARCIII/ USII1Cuoverview.pgf.
Talluri, M. and Hill, M. 1994. Surpassing the TLB performance of superpages with less operating system support. InProceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS).
Omesh Tickoo , Hari Kannan , Vineet Chadha , Ramesh Illikkal , Ravi Iyer , Donald Newell, qTLB: looking inside the look-aside buffer, Proceedings of the 14th international conference on High performance computing, December 18-21, 2007, Goa, India
Girish Venkatasubramanian , Renato J. Figueiredo , Ramesh Illikkal , Donald Newell, TMT - A TLB Tag Management Framework for Virtualized Platforms, Proceedings of the 2009 21st International Symposium on Computer Architecture and High Performance Computing, p.153-160, October 28-31, 2009[doi>10.1109/SBAC-PAD.2009.21]
Carlos Villavieja , Vasileios Karakostas , Lluis Vilanova , Yoav Etsion , Alex Ramirez , Avi Mendelson , Nacho Navarro , Adrian Cristal , Osman S. Unsal, DiDi: Mitigating the Performance Impact of TLB Shootdowns Using a Shared TLB Directory, Proceedings of the 2011 International Conference on Parallel Architectures and Compilation Techniques, p.340-349, October 10-14, 2011[doi>10.1109/PACT.2011.65]
Virtutech. 2007. Simics for multicore software. http://www.virtutech.com/.
Wilton, S. and Jouppi, N. 1994. An enhanced access and cycle time model for on-chip caches.West. Res. Lab. Res. Rep. 93,5.
Woo, D. H., Seong, N. H., Lewis, D. L., and Lee, H.-H. S. 2010. An optimized 3D-stacked memory architecture by exploiting excessive, high-density TSV bandwidth. InProceedings of the International Symposium on High Performance Computer Architecture (HPCA).
