<profile>

<section name = "Vitis HLS Report for 'eucHW'" level="0">
<item name = "Date">Tue Mar 15 23:02:16 2022
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)</item>
<item name = "Project">EucHLS</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a12ti-csg325-1L</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.007 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">528, 528, 5.280 us, 5.280 us, 529, 529, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_sqrt_fixed_32_32_s_fu_99">sqrt_fixed_32_32_s, 8, 8, 80.000 ns, 80.000 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loopManDist">517, 517, 7, 1, 1, 512, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 35969, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 1803, 1683, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 89, -</column>
<column name="Register">-, -, 24754, 32, -</column>
<specialColumn name="Available">40, 40, 16000, 8000, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 2, 165, 472, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_9s_9s_18_1_1_U4">mul_9s_9s_18_1_1, 0, 0, 0, 51, 0</column>
<column name="grp_sqrt_fixed_32_32_s_fu_99">sqrt_fixed_32_32_s, 0, 0, 643, 1368, 0</column>
<column name="sub_8192ns_8192ns_8192_2_1_U2">sub_8192ns_8192ns_8192_2_1, 0, 0, 580, 132, 0</column>
<column name="sub_8192ns_8192ns_8192_2_1_U3">sub_8192ns_8192ns_8192_2_1, 0, 0, 580, 132, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_9s_9s_18s_18_4_1_U5">mac_muladd_9s_9s_18s_18_4_1, i0 + i1 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln14_fu_199_p2">+, 0, 0, 18, 11, 2</column>
<column name="add_ln18_1_fu_167_p2">+, 0, 0, 21, 14, 1</column>
<column name="add_ln18_fu_151_p2">+, 0, 0, 21, 14, 1</column>
<column name="result_1_fu_359_p2">+, 0, 0, 34, 27, 27</column>
<column name="sub_ln18_1_fu_297_p2">-, 0, 0, 16, 9, 9</column>
<column name="sub_ln18_3_fu_341_p2">-, 0, 0, 16, 9, 9</column>
<column name="and_ln18_1_fu_279_p2">and, 0, 0, 3584, 8192, 8192</column>
<column name="and_ln18_2_fu_307_p2">and, 0, 0, 3584, 8192, 8192</column>
<column name="and_ln18_3_fu_324_p2">and, 0, 0, 3584, 8192, 8192</column>
<column name="and_ln18_fu_261_p2">and, 0, 0, 3584, 8192, 8192</column>
<column name="lshr_ln18_1_fu_283_p2">lshr, 0, 0, 2171, 8192, 8192</column>
<column name="lshr_ln18_2_fu_311_p2">lshr, 0, 0, 2171, 8192, 8192</column>
<column name="lshr_ln18_3_fu_328_p2">lshr, 0, 0, 2171, 8192, 8192</column>
<column name="lshr_ln18_fu_265_p2">lshr, 0, 0, 2171, 8192, 8192</column>
<column name="or_ln18_1_fu_238_p2">or, 0, 0, 13, 13, 4</column>
<column name="or_ln18_2_fu_157_p2">or, 0, 0, 13, 13, 4</column>
<column name="or_ln18_fu_141_p2">or, 0, 0, 13, 13, 3</column>
<column name="select_ln18_fu_191_p3">select, 0, 0, 4096, 1, 1</column>
<column name="grp_fu_232_p0">shl, 0, 0, 2171, 1, 8192</column>
<column name="grp_fu_253_p1">shl, 0, 0, 2171, 1, 8192</column>
<column name="shl_ln18_1_fu_222_p2">shl, 0, 0, 2171, 1, 8185</column>
<column name="shl_ln18_2_fu_177_p2">shl, 0, 0, 2171, 1, 8192</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">53, 13, 1, 13</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter6">9, 2, 1, 2</column>
<column name="i_fu_76">9, 2, 11, 22</column>
<column name="result_fu_72">9, 2, 27, 54</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln18_reg_420">11, 0, 14, 3</column>
<column name="ap_CS_fsm">12, 0, 12, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="i_fu_76">11, 0, 11, 0</column>
<column name="result_fu_72">27, 0, 27, 0</column>
<column name="select_ln18_reg_425">8192, 0, 8192, 0</column>
<column name="shl_ln_reg_413">10, 0, 13, 3</column>
<column name="sub_ln18_2_reg_457">8192, 0, 8192, 0</column>
<column name="sub_ln18_3_reg_469">9, 0, 9, 0</column>
<column name="sub_ln18_3_reg_469_pp0_iter4_reg">9, 0, 9, 0</column>
<column name="sub_ln18_reg_451">8192, 0, 8192, 0</column>
<column name="zext_ln18_4_reg_440">9, 0, 8192, 8183</column>
<column name="zext_ln18_4_reg_440_pp0_iter2_reg">9, 0, 8192, 8183</column>
<column name="shl_ln_reg_413">64, 32, 13, 3</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, eucHW, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, eucHW, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, eucHW, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, eucHW, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, eucHW, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, eucHW, return value</column>
<column name="A">in, 8192, ap_none, A, pointer</column>
<column name="B">in, 8192, ap_none, B, pointer</column>
<column name="C">out, 32, ap_vld, C, pointer</column>
<column name="C_ap_vld">out, 1, ap_vld, C, pointer</column>
</table>
</item>
</section>
</profile>
