// Seed: 3160241377
module module_0 (
    output tri id_0
);
  tri1 id_2;
  id_3 :
  assert property (@(posedge id_2) 1) @($display) id_3 = {id_2 & 1'b0, 1 == 1'h0};
  wire id_4;
endmodule
module module_1 (
    output tri1 id_0,
    input uwire id_1,
    output tri0 id_2,
    output supply0 id_3,
    input wire id_4,
    input wand id_5,
    input supply0 id_6
    , id_16,
    input supply1 id_7,
    input wor id_8,
    output tri0 id_9,
    input uwire id_10,
    input tri0 id_11,
    input wand id_12,
    input tri id_13,
    input tri0 id_14
);
  final disable id_17;
  module_0(
      id_0
  );
endmodule
