lcdc_hsync_skew	,	V_61
drm_panel_enable	,	F_37
drm_encoder_helper_add	,	F_64
"mode=%d"	,	L_7
dev	,	V_6
drm_panel	,	V_47
drm_encoder_init	,	F_63
MDP4_LCDC_CTRL_POLARITY_HSYNC_LOW	,	V_82
mdp4_write	,	F_20
"lvds.0"	,	L_1
ARRAY_SIZE	,	F_33
"failed to get lvds_clk\n"	,	L_15
to_mdp4_kms	,	F_2
INTF_LCDC_DTV	,	V_105
DRM_MODE_DPMS_OFF	,	V_99
adjusted_mode	,	V_60
hsync_end_x	,	V_68
MDP4_LVDS_PHY_CFG0_CHANNEL0	,	V_35
bsc	,	V_15
MDP4_LVDS_PHY_CFG0_CHANNEL1	,	V_38
"failed to disable regulator: %d\n"	,	L_12
lcdc_pdata	,	V_13
REG_MDP4_LCDC_DISPLAY_VSTART	,	V_89
GFP_KERNEL	,	V_109
"failed to configure lcdc_clk: %d\n"	,	L_10
MDP4_DMA_CONFIG_DITHER_EN	,	V_104
mdp4_lcdc_encoder_funcs	,	V_112
MDP4_LCDC_DISPLAY_HCTRL_END	,	F_47
MDP4_LCDC_UNDERFLOW_CLR_ENABLE_RECOVERY	,	V_93
hdisplay	,	V_72
MDP4_DMA_CONFIG_PACK_ALIGN_MSB	,	V_102
display_info	,	V_24
devm_regulator_get	,	F_68
msm_bus_scale_client_update_request	,	F_12
MDP4_LCDC_ACTIVE_HCTL_END	,	F_50
"unknown bpp: %d\n"	,	L_5
mdp4_kms	,	V_1
setup_phy	,	F_19
panel	,	V_48
MDP4_LCDC_LVDS_INTF_CTL_CH1_CLK_LANE_EN	,	V_36
mpd4_lvds_pll_init	,	F_65
msm_bus_scale_unregister_client	,	F_10
MDP4_LCDC_LVDS_INTF_CTL_CH2_CLK_LANE_EN	,	V_39
MDP4_LCDC_LVDS_INTF_CTL_RGB_OUT	,	V_34
uint32_t	,	T_1
i	,	V_51
regs	,	V_55
mdp4_lcdc_encoder	,	V_9
mdp4_lcdc_encoder_destroy	,	F_13
vsync_end	,	V_78
MDP4_DMA_CONFIG_G_BPC	,	F_55
REG_MDP4_LCDC_BORDER_CLR	,	V_91
ERR_PTR	,	F_69
to_mdp_kms	,	F_3
"lvds-pll-vdda"	,	L_18
REG_MDP4_LCDC_ENABLE	,	V_57
vsync_period	,	V_62
MDP4_DMA_CONFIG_R_BPC	,	F_54
get_connector	,	F_17
mdp4_lcdc_encoder_init	,	F_61
pixclock	,	V_54
mdp4_lcdc_round_pixclk	,	F_59
reg	,	V_108
hsync_start	,	V_73
MDP4_LCDC_ACTIVE_HCTL_START	,	F_49
MDP4_LVDS_PHY_CFG0_SERIALIZATION_ENBLE	,	V_45
priv	,	V_5
MDP4_LCDC_LVDS_INTF_CTL_CH_SWAP	,	V_40
ret	,	V_52
drm_display_mode	,	V_59
DRM_MODE_FLAG_NHSYNC	,	V_81
"failed to get lvds-vccs-3p3v: %d\n"	,	L_17
mdp4_lcdc_encoder_dpms	,	F_32
MDP4_LCDC_LVDS_INTF_CTL_CH1_DATA_LANE1_EN	,	V_32
name	,	V_70
regulator	,	V_107
idx	,	V_16
mdp4_lcdc_encoder_mode_fixup	,	F_42
DRM_MODE_DPMS_ON	,	V_50
lcdc_platform_data	,	V_12
"could not find lvds pdata\n"	,	L_2
bs_set	,	F_11
dev_err	,	F_6
"unknown # of channels: %d\n"	,	L_6
MDP4_LCDC_LVDS_INTF_CTL_CH1_DATA_LANE0_EN	,	V_33
mdp4_lcdc_encoder_mode_set	,	F_43
rate	,	V_106
kzalloc	,	F_62
MDP4_IRQ_PRIMARY_VSYNC	,	V_58
lvds_phy_cfg0	,	V_20
REG_MDP4_LCDC_VSYNC_PERIOD	,	V_86
display_v_start	,	V_65
vdisplay	,	V_76
mdp4_find_pdata	,	F_5
msm_drm_private	,	V_4
clk_disable_unprepare	,	F_40
bus_scale_table	,	V_14
"failed to enable lcdc_clk: %d\n"	,	L_11
DRM_MODE_ENCODER_LVDS	,	V_113
dev_private	,	V_7
MDP4_LCDC_LVDS_INTF_CTL_CH2_DATA_LANE0_EN	,	V_29
regulator_enable	,	F_34
nchan	,	V_22
MDP4_DMA_CONFIG_PACK	,	F_57
base	,	V_11
ENOMEM	,	V_110
REG_MDP4_LCDC_CTRL_POLARITY	,	V_95
MDP4_LCDC_LVDS_INTF_CTL_MODE_SEL	,	V_37
drm_device	,	V_10
drm_encoder_cleanup	,	F_15
MDP4_LCDC_LVDS_INTF_CTL_CH1_DATA_LANE2_EN	,	V_31
mdp_irq_wait	,	F_39
REG_MDP4_LVDS_PHY_CFG0	,	V_42
REG_MDP4_LVDS_PHY_CFG2	,	V_44
"lvds : bus scale client: %08x"	,	L_3
id	,	V_69
MDP4_LCDC_LVDS_INTF_CTL_CH2_DATA_LANE1_EN	,	V_28
"set mode: %d:\"%s\" %d %d %d %d %d %d %d %d %d %d 0x%x 0x%x"	,	L_13
bs_fini	,	F_9
regulator_disable	,	F_41
"set bus scaling: %d"	,	L_4
encoder	,	V_3
"pixclock=%lu"	,	L_14
REG_MDP4_LCDC_LVDS_MUX_CTL_6_TO_4	,	F_26
crtc	,	V_100
fail	,	V_111
MDP4_LCDC_HSYNC_CTRL_PULSEW	,	F_44
connector	,	V_18
"failed to get lvds-vdda: %d\n"	,	L_21
vsync_len	,	V_63
BPC6	,	V_101
hsync_start_x	,	V_67
kfree	,	F_16
flags	,	V_80
mdp4_lcdc_encoder_commit	,	F_52
REG_MDP4_LCDC_ACTIVE_HCTL	,	V_96
mdp4_lcdc_encoder_prepare	,	F_51
enabled	,	V_49
kms	,	V_8
MDP4_LCDC_LVDS_INTF_CTL_ENABLE	,	V_41
clk_round_rate	,	F_60
REG_MDP4_LCDC_ACTIVE_VEND	,	V_98
clk_prepare_enable	,	F_36
get_kms	,	F_1
display_v_end	,	V_66
MDP4_LCDC_UNDERFLOW_CLR_COLOR	,	F_48
REG_MDP4_LCDC_VSYNC_LEN	,	V_87
REG_MDP4_LCDC_DISPLAY_VEND	,	V_90
ctrl_pol	,	V_64
DRM_MODE_FLAG_NVSYNC	,	V_83
REG_MDP4_LCDC_HSYNC_CTRL	,	V_85
udelay	,	F_31
vtotal	,	V_79
"lvds-vccs-3p3v"	,	L_16
lvds_intf	,	V_19
"failed to enable regulator: %d\n"	,	L_8
hsync_end	,	V_74
"lvds-vdda"	,	L_20
vsync_start	,	V_77
DBG	,	F_8
mode	,	V_46
drm_encoder	,	V_2
mb	,	F_30
MDP4_LCDC_CTRL_POLARITY_VSYNC_LOW	,	V_84
REG_MDP4_LCDC_ACTIVE_VSTART	,	V_97
swap	,	V_23
REG_MDP4_LCDC_DISPLAY_HCTRL	,	V_88
mdp4_lcdc_encoder_helper_funcs	,	V_114
PTR_ERR	,	F_67
MDP4_LCDC_LVDS_MUX_CTL_3_TO_0_BIT3	,	F_25
MDP4_LCDC_LVDS_MUX_CTL_3_TO_0_BIT2	,	F_24
MDP4_DMA_CONFIG_DEFLKR_EN	,	V_103
REG_MDP4_LCDC_LVDS_MUX_CTL_3_TO_0	,	F_21
REG_MDP4_LCDC_LVDS_INTF_CTL	,	V_43
list_for_each_entry	,	F_18
MDP4_LCDC_LVDS_INTF_CTL_CH2_DATA_LANE2_EN	,	V_27
MDP4_LCDC_LVDS_MUX_CTL_3_TO_0_BIT1	,	F_23
clk_set_rate	,	F_35
MDP4_LCDC_LVDS_MUX_CTL_3_TO_0_BIT0	,	F_22
MDP4_DMA_CONFIG_B_BPC	,	F_56
REG_MDP4_LCDC_HSYNC_SKEW	,	V_94
REG_MDP4_LCDC_UNDERFLOW_CLR	,	V_92
mdp4_crtc_set_intf	,	F_58
drm_connector	,	V_17
MDP4_LCDC_LVDS_INTF_CTL_CH2_DATA_LANE3_EN	,	V_26
htotal	,	V_75
bpc	,	V_25
lcdc_clk	,	V_56
MDP4_LCDC_DISPLAY_HCTRL_START	,	F_46
"setting lcdc_clk=%lu"	,	L_9
MDP4_LCDC_HSYNC_CTRL_PERIOD	,	F_45
vrefresh	,	V_71
"failed to get lvds-pll-vdda: %d\n"	,	L_19
bpp	,	V_21
msm_bus_scale_register_client	,	F_7
to_mdp4_lcdc_encoder	,	F_14
MDP4_LCDC_LVDS_MUX_CTL_6_TO_4_BIT5	,	F_28
MDP4_LCDC_LVDS_MUX_CTL_6_TO_4_BIT6	,	F_29
bs_init	,	F_4
MDP4_LCDC_LVDS_MUX_CTL_6_TO_4_BIT4	,	F_27
pc	,	V_53
mdp4_crtc_set_config	,	F_53
MDP4_LCDC_LVDS_INTF_CTL_CH1_DATA_LANE3_EN	,	V_30
drm_panel_disable	,	F_38
IS_ERR	,	F_66
