// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _accel_in_circle_accel_in_circle_HH_
#define _accel_in_circle_accel_in_circle_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "accel_in_circle_accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1.h"
#include "accel_in_circle_accel_in_circle_fadd_32ns_32ns_32_3_full_dsp_1.h"
#include "accel_in_circle_accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1.h"
#include "accel_in_circle_accel_in_circle_fcmp_32ns_32ns_1_1_1.h"
#include "accel_in_circle_accel_in_circle_control_s_axi.h"
#include "accel_in_circle_accel_in_circle_gmem1_m_axi.h"
#include "accel_in_circle_accel_in_circle_gmem0_m_axi.h"

namespace ap_rtl {

template<unsigned int C_M_AXI_GMEM1_ADDR_WIDTH = 64,
         unsigned int C_M_AXI_GMEM1_ID_WIDTH = 1,
         unsigned int C_M_AXI_GMEM1_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM1_DATA_WIDTH = 512,
         unsigned int C_M_AXI_GMEM1_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM1_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM1_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM1_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM0_ADDR_WIDTH = 64,
         unsigned int C_M_AXI_GMEM0_ID_WIDTH = 1,
         unsigned int C_M_AXI_GMEM0_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM0_DATA_WIDTH = 64,
         unsigned int C_M_AXI_GMEM0_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM0_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM0_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_GMEM0_BUSER_WIDTH = 1,
         unsigned int C_S_AXI_CONTROL_ADDR_WIDTH = 6,
         unsigned int C_S_AXI_CONTROL_DATA_WIDTH = 32>
struct accel_in_circle_accel_in_circle : public sc_module {
    // Port declarations 110
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > m_axi_gmem1_AWVALID;
    sc_in< sc_logic > m_axi_gmem1_AWREADY;
    sc_out< sc_uint<C_M_AXI_GMEM1_ADDR_WIDTH> > m_axi_gmem1_AWADDR;
    sc_out< sc_uint<C_M_AXI_GMEM1_ID_WIDTH> > m_axi_gmem1_AWID;
    sc_out< sc_lv<8> > m_axi_gmem1_AWLEN;
    sc_out< sc_lv<3> > m_axi_gmem1_AWSIZE;
    sc_out< sc_lv<2> > m_axi_gmem1_AWBURST;
    sc_out< sc_lv<2> > m_axi_gmem1_AWLOCK;
    sc_out< sc_lv<4> > m_axi_gmem1_AWCACHE;
    sc_out< sc_lv<3> > m_axi_gmem1_AWPROT;
    sc_out< sc_lv<4> > m_axi_gmem1_AWQOS;
    sc_out< sc_lv<4> > m_axi_gmem1_AWREGION;
    sc_out< sc_uint<C_M_AXI_GMEM1_AWUSER_WIDTH> > m_axi_gmem1_AWUSER;
    sc_out< sc_logic > m_axi_gmem1_WVALID;
    sc_in< sc_logic > m_axi_gmem1_WREADY;
    sc_out< sc_uint<C_M_AXI_GMEM1_DATA_WIDTH> > m_axi_gmem1_WDATA;
    sc_out< sc_uint<C_M_AXI_GMEM1_DATA_WIDTH/8> > m_axi_gmem1_WSTRB;
    sc_out< sc_logic > m_axi_gmem1_WLAST;
    sc_out< sc_uint<C_M_AXI_GMEM1_ID_WIDTH> > m_axi_gmem1_WID;
    sc_out< sc_uint<C_M_AXI_GMEM1_WUSER_WIDTH> > m_axi_gmem1_WUSER;
    sc_out< sc_logic > m_axi_gmem1_ARVALID;
    sc_in< sc_logic > m_axi_gmem1_ARREADY;
    sc_out< sc_uint<C_M_AXI_GMEM1_ADDR_WIDTH> > m_axi_gmem1_ARADDR;
    sc_out< sc_uint<C_M_AXI_GMEM1_ID_WIDTH> > m_axi_gmem1_ARID;
    sc_out< sc_lv<8> > m_axi_gmem1_ARLEN;
    sc_out< sc_lv<3> > m_axi_gmem1_ARSIZE;
    sc_out< sc_lv<2> > m_axi_gmem1_ARBURST;
    sc_out< sc_lv<2> > m_axi_gmem1_ARLOCK;
    sc_out< sc_lv<4> > m_axi_gmem1_ARCACHE;
    sc_out< sc_lv<3> > m_axi_gmem1_ARPROT;
    sc_out< sc_lv<4> > m_axi_gmem1_ARQOS;
    sc_out< sc_lv<4> > m_axi_gmem1_ARREGION;
    sc_out< sc_uint<C_M_AXI_GMEM1_ARUSER_WIDTH> > m_axi_gmem1_ARUSER;
    sc_in< sc_logic > m_axi_gmem1_RVALID;
    sc_out< sc_logic > m_axi_gmem1_RREADY;
    sc_in< sc_uint<C_M_AXI_GMEM1_DATA_WIDTH> > m_axi_gmem1_RDATA;
    sc_in< sc_logic > m_axi_gmem1_RLAST;
    sc_in< sc_uint<C_M_AXI_GMEM1_ID_WIDTH> > m_axi_gmem1_RID;
    sc_in< sc_uint<C_M_AXI_GMEM1_RUSER_WIDTH> > m_axi_gmem1_RUSER;
    sc_in< sc_lv<2> > m_axi_gmem1_RRESP;
    sc_in< sc_logic > m_axi_gmem1_BVALID;
    sc_out< sc_logic > m_axi_gmem1_BREADY;
    sc_in< sc_lv<2> > m_axi_gmem1_BRESP;
    sc_in< sc_uint<C_M_AXI_GMEM1_ID_WIDTH> > m_axi_gmem1_BID;
    sc_in< sc_uint<C_M_AXI_GMEM1_BUSER_WIDTH> > m_axi_gmem1_BUSER;
    sc_out< sc_logic > m_axi_gmem0_AWVALID;
    sc_in< sc_logic > m_axi_gmem0_AWREADY;
    sc_out< sc_uint<C_M_AXI_GMEM0_ADDR_WIDTH> > m_axi_gmem0_AWADDR;
    sc_out< sc_uint<C_M_AXI_GMEM0_ID_WIDTH> > m_axi_gmem0_AWID;
    sc_out< sc_lv<8> > m_axi_gmem0_AWLEN;
    sc_out< sc_lv<3> > m_axi_gmem0_AWSIZE;
    sc_out< sc_lv<2> > m_axi_gmem0_AWBURST;
    sc_out< sc_lv<2> > m_axi_gmem0_AWLOCK;
    sc_out< sc_lv<4> > m_axi_gmem0_AWCACHE;
    sc_out< sc_lv<3> > m_axi_gmem0_AWPROT;
    sc_out< sc_lv<4> > m_axi_gmem0_AWQOS;
    sc_out< sc_lv<4> > m_axi_gmem0_AWREGION;
    sc_out< sc_uint<C_M_AXI_GMEM0_AWUSER_WIDTH> > m_axi_gmem0_AWUSER;
    sc_out< sc_logic > m_axi_gmem0_WVALID;
    sc_in< sc_logic > m_axi_gmem0_WREADY;
    sc_out< sc_uint<C_M_AXI_GMEM0_DATA_WIDTH> > m_axi_gmem0_WDATA;
    sc_out< sc_uint<C_M_AXI_GMEM0_DATA_WIDTH/8> > m_axi_gmem0_WSTRB;
    sc_out< sc_logic > m_axi_gmem0_WLAST;
    sc_out< sc_uint<C_M_AXI_GMEM0_ID_WIDTH> > m_axi_gmem0_WID;
    sc_out< sc_uint<C_M_AXI_GMEM0_WUSER_WIDTH> > m_axi_gmem0_WUSER;
    sc_out< sc_logic > m_axi_gmem0_ARVALID;
    sc_in< sc_logic > m_axi_gmem0_ARREADY;
    sc_out< sc_uint<C_M_AXI_GMEM0_ADDR_WIDTH> > m_axi_gmem0_ARADDR;
    sc_out< sc_uint<C_M_AXI_GMEM0_ID_WIDTH> > m_axi_gmem0_ARID;
    sc_out< sc_lv<8> > m_axi_gmem0_ARLEN;
    sc_out< sc_lv<3> > m_axi_gmem0_ARSIZE;
    sc_out< sc_lv<2> > m_axi_gmem0_ARBURST;
    sc_out< sc_lv<2> > m_axi_gmem0_ARLOCK;
    sc_out< sc_lv<4> > m_axi_gmem0_ARCACHE;
    sc_out< sc_lv<3> > m_axi_gmem0_ARPROT;
    sc_out< sc_lv<4> > m_axi_gmem0_ARQOS;
    sc_out< sc_lv<4> > m_axi_gmem0_ARREGION;
    sc_out< sc_uint<C_M_AXI_GMEM0_ARUSER_WIDTH> > m_axi_gmem0_ARUSER;
    sc_in< sc_logic > m_axi_gmem0_RVALID;
    sc_out< sc_logic > m_axi_gmem0_RREADY;
    sc_in< sc_uint<C_M_AXI_GMEM0_DATA_WIDTH> > m_axi_gmem0_RDATA;
    sc_in< sc_logic > m_axi_gmem0_RLAST;
    sc_in< sc_uint<C_M_AXI_GMEM0_ID_WIDTH> > m_axi_gmem0_RID;
    sc_in< sc_uint<C_M_AXI_GMEM0_RUSER_WIDTH> > m_axi_gmem0_RUSER;
    sc_in< sc_lv<2> > m_axi_gmem0_RRESP;
    sc_in< sc_logic > m_axi_gmem0_BVALID;
    sc_out< sc_logic > m_axi_gmem0_BREADY;
    sc_in< sc_lv<2> > m_axi_gmem0_BRESP;
    sc_in< sc_uint<C_M_AXI_GMEM0_ID_WIDTH> > m_axi_gmem0_BID;
    sc_in< sc_uint<C_M_AXI_GMEM0_BUSER_WIDTH> > m_axi_gmem0_BUSER;
    sc_in< sc_logic > s_axi_control_AWVALID;
    sc_out< sc_logic > s_axi_control_AWREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_ADDR_WIDTH> > s_axi_control_AWADDR;
    sc_in< sc_logic > s_axi_control_WVALID;
    sc_out< sc_logic > s_axi_control_WREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH> > s_axi_control_WDATA;
    sc_in< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH/8> > s_axi_control_WSTRB;
    sc_in< sc_logic > s_axi_control_ARVALID;
    sc_out< sc_logic > s_axi_control_ARREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_ADDR_WIDTH> > s_axi_control_ARADDR;
    sc_out< sc_logic > s_axi_control_RVALID;
    sc_in< sc_logic > s_axi_control_RREADY;
    sc_out< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH> > s_axi_control_RDATA;
    sc_out< sc_lv<2> > s_axi_control_RRESP;
    sc_out< sc_logic > s_axi_control_BVALID;
    sc_in< sc_logic > s_axi_control_BREADY;
    sc_out< sc_lv<2> > s_axi_control_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const6;
    sc_signal< sc_lv<32> > ap_var_for_const8;
    sc_signal< sc_lv<1> > ap_var_for_const1;
    sc_signal< sc_lv<4> > ap_var_for_const5;
    sc_signal< sc_lv<32> > ap_var_for_const2;
    sc_signal< sc_lv<3> > ap_var_for_const3;
    sc_signal< sc_lv<2> > ap_var_for_const4;
    sc_signal< sc_lv<8> > ap_var_for_const10;
    sc_signal< sc_lv<5> > ap_var_for_const11;
    sc_signal< sc_lv<64> > ap_var_for_const7;
    sc_signal< sc_lv<512> > ap_var_for_const9;


    // Module declarations
    accel_in_circle_accel_in_circle(sc_module_name name);
    SC_HAS_PROCESS(accel_in_circle_accel_in_circle);

    ~accel_in_circle_accel_in_circle();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    accel_in_circle_accel_in_circle_control_s_axi<C_S_AXI_CONTROL_ADDR_WIDTH,C_S_AXI_CONTROL_DATA_WIDTH>* accel_in_circle_control_s_axi_U;
    accel_in_circle_accel_in_circle_gmem1_m_axi<0,512,64,5,16,16,16,16,C_M_AXI_GMEM1_ID_WIDTH,C_M_AXI_GMEM1_ADDR_WIDTH,C_M_AXI_GMEM1_DATA_WIDTH,C_M_AXI_GMEM1_AWUSER_WIDTH,C_M_AXI_GMEM1_ARUSER_WIDTH,C_M_AXI_GMEM1_WUSER_WIDTH,C_M_AXI_GMEM1_RUSER_WIDTH,C_M_AXI_GMEM1_BUSER_WIDTH,C_M_AXI_GMEM1_USER_VALUE,C_M_AXI_GMEM1_PROT_VALUE,C_M_AXI_GMEM1_CACHE_VALUE>* accel_in_circle_gmem1_m_axi_U;
    accel_in_circle_accel_in_circle_gmem0_m_axi<0,64,64,5,16,16,16,16,C_M_AXI_GMEM0_ID_WIDTH,C_M_AXI_GMEM0_ADDR_WIDTH,C_M_AXI_GMEM0_DATA_WIDTH,C_M_AXI_GMEM0_AWUSER_WIDTH,C_M_AXI_GMEM0_ARUSER_WIDTH,C_M_AXI_GMEM0_WUSER_WIDTH,C_M_AXI_GMEM0_RUSER_WIDTH,C_M_AXI_GMEM0_BUSER_WIDTH,C_M_AXI_GMEM0_USER_VALUE,C_M_AXI_GMEM0_PROT_VALUE,C_M_AXI_GMEM0_CACHE_VALUE>* accel_in_circle_gmem0_m_axi_U;
    accel_in_circle_accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1<1,3,32,32,32>* accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U1;
    accel_in_circle_accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1<1,3,32,32,32>* accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U2;
    accel_in_circle_accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1<1,3,32,32,32>* accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U3;
    accel_in_circle_accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1<1,3,32,32,32>* accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U4;
    accel_in_circle_accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1<1,3,32,32,32>* accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U5;
    accel_in_circle_accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1<1,3,32,32,32>* accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U6;
    accel_in_circle_accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1<1,3,32,32,32>* accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U7;
    accel_in_circle_accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1<1,3,32,32,32>* accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U8;
    accel_in_circle_accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1<1,3,32,32,32>* accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U9;
    accel_in_circle_accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1<1,3,32,32,32>* accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U10;
    accel_in_circle_accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1<1,3,32,32,32>* accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U11;
    accel_in_circle_accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1<1,3,32,32,32>* accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U12;
    accel_in_circle_accel_in_circle_fadd_32ns_32ns_32_3_full_dsp_1<1,3,32,32,32>* accel_in_circle_fadd_32ns_32ns_32_3_full_dsp_1_U13;
    accel_in_circle_accel_in_circle_fadd_32ns_32ns_32_3_full_dsp_1<1,3,32,32,32>* accel_in_circle_fadd_32ns_32ns_32_3_full_dsp_1_U14;
    accel_in_circle_accel_in_circle_fadd_32ns_32ns_32_3_full_dsp_1<1,3,32,32,32>* accel_in_circle_fadd_32ns_32ns_32_3_full_dsp_1_U15;
    accel_in_circle_accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1<1,3,32,32,32>* accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U16;
    accel_in_circle_accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1<1,3,32,32,32>* accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U17;
    accel_in_circle_accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1<1,3,32,32,32>* accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U18;
    accel_in_circle_accel_in_circle_fadd_32ns_32ns_32_3_full_dsp_1<1,3,32,32,32>* accel_in_circle_fadd_32ns_32ns_32_3_full_dsp_1_U19;
    accel_in_circle_accel_in_circle_fadd_32ns_32ns_32_3_full_dsp_1<1,3,32,32,32>* accel_in_circle_fadd_32ns_32ns_32_3_full_dsp_1_U20;
    accel_in_circle_accel_in_circle_fadd_32ns_32ns_32_3_full_dsp_1<1,3,32,32,32>* accel_in_circle_fadd_32ns_32ns_32_3_full_dsp_1_U21;
    accel_in_circle_accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1<1,3,32,32,32>* accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U22;
    accel_in_circle_accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1<1,3,32,32,32>* accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U23;
    accel_in_circle_accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1<1,3,32,32,32>* accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U24;
    accel_in_circle_accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1<1,3,32,32,32>* accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U25;
    accel_in_circle_accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1<1,3,32,32,32>* accel_in_circle_fsub_32ns_32ns_32_3_full_dsp_1_U26;
    accel_in_circle_accel_in_circle_fadd_32ns_32ns_32_3_full_dsp_1<1,3,32,32,32>* accel_in_circle_fadd_32ns_32ns_32_3_full_dsp_1_U27;
    accel_in_circle_accel_in_circle_fadd_32ns_32ns_32_3_full_dsp_1<1,3,32,32,32>* accel_in_circle_fadd_32ns_32ns_32_3_full_dsp_1_U28;
    accel_in_circle_accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1<1,2,32,32,32>* accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1_U29;
    accel_in_circle_accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1<1,2,32,32,32>* accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1_U30;
    accel_in_circle_accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1<1,2,32,32,32>* accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1_U31;
    accel_in_circle_accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1<1,2,32,32,32>* accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1_U32;
    accel_in_circle_accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1<1,2,32,32,32>* accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1_U33;
    accel_in_circle_accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1<1,2,32,32,32>* accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1_U34;
    accel_in_circle_accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1<1,2,32,32,32>* accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1_U35;
    accel_in_circle_accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1<1,2,32,32,32>* accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1_U36;
    accel_in_circle_accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1<1,2,32,32,32>* accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1_U37;
    accel_in_circle_accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1<1,2,32,32,32>* accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1_U38;
    accel_in_circle_accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1<1,2,32,32,32>* accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1_U39;
    accel_in_circle_accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1<1,2,32,32,32>* accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1_U40;
    accel_in_circle_accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1<1,2,32,32,32>* accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1_U41;
    accel_in_circle_accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1<1,2,32,32,32>* accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1_U42;
    accel_in_circle_accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1<1,2,32,32,32>* accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1_U43;
    accel_in_circle_accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1<1,2,32,32,32>* accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1_U44;
    accel_in_circle_accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1<1,2,32,32,32>* accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1_U45;
    accel_in_circle_accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1<1,2,32,32,32>* accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1_U46;
    accel_in_circle_accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1<1,2,32,32,32>* accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1_U47;
    accel_in_circle_accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1<1,2,32,32,32>* accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1_U48;
    accel_in_circle_accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1<1,2,32,32,32>* accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1_U49;
    accel_in_circle_accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1<1,2,32,32,32>* accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1_U50;
    accel_in_circle_accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1<1,2,32,32,32>* accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1_U51;
    accel_in_circle_accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1<1,2,32,32,32>* accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1_U52;
    accel_in_circle_accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1<1,2,32,32,32>* accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1_U53;
    accel_in_circle_accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1<1,2,32,32,32>* accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1_U54;
    accel_in_circle_accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1<1,2,32,32,32>* accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1_U55;
    accel_in_circle_accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1<1,2,32,32,32>* accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1_U56;
    accel_in_circle_accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1<1,2,32,32,32>* accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1_U57;
    accel_in_circle_accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1<1,2,32,32,32>* accel_in_circle_fmul_32ns_32ns_32_2_max_dsp_1_U58;
    accel_in_circle_accel_in_circle_fcmp_32ns_32ns_1_1_1<1,1,32,32,1>* accel_in_circle_fcmp_32ns_32ns_1_1_1_U59;
    accel_in_circle_accel_in_circle_fcmp_32ns_32ns_1_1_1<1,1,32,32,1>* accel_in_circle_fcmp_32ns_32ns_1_1_1_U60;
    sc_signal< sc_logic > ap_rst_reg_2;
    sc_signal< sc_logic > ap_rst_reg_1;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<14> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<64> > indata_V;
    sc_signal< sc_lv<64> > instate_V;
    sc_signal< sc_logic > gmem1_blk_n_AR;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > gmem1_blk_n_R;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln53_reg_905;
    sc_signal< sc_logic > gmem0_blk_n_AR;
    sc_signal< sc_logic > gmem0_blk_n_AW;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > gmem0_blk_n_R;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter17;
    sc_signal< sc_lv<1> > icmp_ln53_reg_905_pp0_iter16_reg;
    sc_signal< sc_logic > gmem0_blk_n_W;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter19;
    sc_signal< sc_lv<1> > icmp_ln53_reg_905_pp0_iter18_reg;
    sc_signal< sc_logic > gmem0_blk_n_B;
    sc_signal< sc_logic > ap_CS_fsm_state33;
    sc_signal< sc_logic > gmem1_AWREADY;
    sc_signal< sc_logic > gmem1_WREADY;
    sc_signal< sc_logic > gmem1_ARVALID;
    sc_signal< sc_logic > gmem1_ARREADY;
    sc_signal< sc_logic > gmem1_RVALID;
    sc_signal< sc_logic > gmem1_RREADY;
    sc_signal< sc_lv<512> > gmem1_RDATA;
    sc_signal< sc_logic > gmem1_RLAST;
    sc_signal< sc_lv<1> > gmem1_RID;
    sc_signal< sc_lv<1> > gmem1_RUSER;
    sc_signal< sc_lv<2> > gmem1_RRESP;
    sc_signal< sc_logic > gmem1_BVALID;
    sc_signal< sc_lv<2> > gmem1_BRESP;
    sc_signal< sc_lv<1> > gmem1_BID;
    sc_signal< sc_lv<1> > gmem1_BUSER;
    sc_signal< sc_logic > gmem0_AWVALID;
    sc_signal< sc_logic > gmem0_AWREADY;
    sc_signal< sc_logic > gmem0_WVALID;
    sc_signal< sc_logic > gmem0_WREADY;
    sc_signal< sc_lv<64> > gmem0_WDATA;
    sc_signal< sc_logic > gmem0_ARVALID;
    sc_signal< sc_logic > gmem0_ARREADY;
    sc_signal< sc_logic > gmem0_RVALID;
    sc_signal< sc_logic > gmem0_RREADY;
    sc_signal< sc_lv<64> > gmem0_RDATA;
    sc_signal< sc_logic > gmem0_RLAST;
    sc_signal< sc_lv<1> > gmem0_RID;
    sc_signal< sc_lv<1> > gmem0_RUSER;
    sc_signal< sc_lv<2> > gmem0_RRESP;
    sc_signal< sc_logic > gmem0_BVALID;
    sc_signal< sc_logic > gmem0_BREADY;
    sc_signal< sc_lv<2> > gmem0_BRESP;
    sc_signal< sc_lv<1> > gmem0_BID;
    sc_signal< sc_lv<1> > gmem0_BUSER;
    sc_signal< sc_lv<4> > i_0_reg_208;
    sc_signal< sc_lv<61> > tmp_5_reg_882;
    sc_signal< sc_lv<58> > indata_V1_reg_887;
    sc_signal< bool > ap_block_state2_io;
    sc_signal< sc_lv<64> > gmem0_addr_reg_898;
    sc_signal< sc_lv<1> > icmp_ln53_fu_501_p2;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter13;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter14;
    sc_signal< bool > ap_block_state24_pp0_stage0_iter15;
    sc_signal< bool > ap_block_state25_pp0_stage0_iter16;
    sc_signal< bool > ap_block_state26_pp0_stage0_iter17;
    sc_signal< bool > ap_block_state27_pp0_stage0_iter18;
    sc_signal< bool > ap_block_state28_pp0_stage0_iter19;
    sc_signal< bool > ap_block_state28_io;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln53_reg_905_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln53_reg_905_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln53_reg_905_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln53_reg_905_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln53_reg_905_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln53_reg_905_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln53_reg_905_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln53_reg_905_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln53_reg_905_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln53_reg_905_pp0_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln53_reg_905_pp0_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln53_reg_905_pp0_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln53_reg_905_pp0_iter13_reg;
    sc_signal< sc_lv<1> > icmp_ln53_reg_905_pp0_iter14_reg;
    sc_signal< sc_lv<1> > icmp_ln53_reg_905_pp0_iter15_reg;
    sc_signal< sc_lv<1> > icmp_ln53_reg_905_pp0_iter17_reg;
    sc_signal< sc_lv<4> > i_fu_507_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<32> > trunc_ln647_fu_513_p1;
    sc_signal< sc_lv<32> > trunc_ln647_reg_914;
    sc_signal< sc_lv<32> > p_Result_0_1_reg_919;
    sc_signal< sc_lv<32> > p_Result_0_2_reg_924;
    sc_signal< sc_lv<32> > p_Result_0_3_reg_929;
    sc_signal< sc_lv<32> > p_Result_0_4_reg_934;
    sc_signal< sc_lv<32> > p_Result_0_5_reg_939;
    sc_signal< sc_lv<32> > p_Result_0_6_reg_944;
    sc_signal< sc_lv<32> > p_Result_0_7_reg_949;
    sc_signal< sc_lv<32> > p_Result_1_reg_954;
    sc_signal< sc_lv<32> > p_Result_1_1_reg_959;
    sc_signal< sc_lv<32> > p_Result_1_2_reg_964;
    sc_signal< sc_lv<32> > p_Result_1_3_reg_969;
    sc_signal< sc_lv<32> > p_Result_1_4_reg_974;
    sc_signal< sc_lv<32> > p_Result_1_5_reg_979;
    sc_signal< sc_lv<32> > p_Result_1_6_reg_984;
    sc_signal< sc_lv<32> > p_Result_1_7_reg_989;
    sc_signal< sc_lv<32> > data_0_0_fu_667_p1;
    sc_signal< sc_lv<32> > data_0_1_fu_673_p1;
    sc_signal< sc_lv<32> > data_1_0_fu_703_p1;
    sc_signal< sc_lv<32> > data_1_1_fu_709_p1;
    sc_signal< sc_lv<32> > grp_fu_219_p2;
    sc_signal< sc_lv<32> > xda_reg_1082;
    sc_signal< sc_lv<32> > grp_fu_223_p2;
    sc_signal< sc_lv<32> > xdb_reg_1090;
    sc_signal< sc_lv<32> > grp_fu_227_p2;
    sc_signal< sc_lv<32> > xdc_reg_1098;
    sc_signal< sc_lv<32> > grp_fu_231_p2;
    sc_signal< sc_lv<32> > yda_reg_1106;
    sc_signal< sc_lv<32> > grp_fu_235_p2;
    sc_signal< sc_lv<32> > ydb_reg_1114;
    sc_signal< sc_lv<32> > grp_fu_239_p2;
    sc_signal< sc_lv<32> > ydc_reg_1122;
    sc_signal< sc_lv<32> > grp_fu_243_p2;
    sc_signal< sc_lv<32> > xda_1_reg_1130;
    sc_signal< sc_lv<32> > grp_fu_247_p2;
    sc_signal< sc_lv<32> > xdb_1_reg_1138;
    sc_signal< sc_lv<32> > grp_fu_251_p2;
    sc_signal< sc_lv<32> > xdc_1_reg_1146;
    sc_signal< sc_lv<32> > grp_fu_255_p2;
    sc_signal< sc_lv<32> > yda_1_reg_1154;
    sc_signal< sc_lv<32> > grp_fu_259_p2;
    sc_signal< sc_lv<32> > ydb_1_reg_1162;
    sc_signal< sc_lv<32> > grp_fu_263_p2;
    sc_signal< sc_lv<32> > ydc_1_reg_1170;
    sc_signal< sc_lv<32> > grp_fu_331_p2;
    sc_signal< sc_lv<32> > tmp_i_reg_1178;
    sc_signal< sc_lv<32> > grp_fu_335_p2;
    sc_signal< sc_lv<32> > tmp_1_i_reg_1183;
    sc_signal< sc_lv<32> > grp_fu_339_p2;
    sc_signal< sc_lv<32> > tmp_2_i_reg_1188;
    sc_signal< sc_lv<32> > grp_fu_343_p2;
    sc_signal< sc_lv<32> > tmp_3_i_reg_1193;
    sc_signal< sc_lv<32> > grp_fu_347_p2;
    sc_signal< sc_lv<32> > tmp_4_i_reg_1198;
    sc_signal< sc_lv<32> > grp_fu_351_p2;
    sc_signal< sc_lv<32> > tmp_5_i_reg_1203;
    sc_signal< sc_lv<32> > grp_fu_355_p2;
    sc_signal< sc_lv<32> > tmp_6_i_reg_1208;
    sc_signal< sc_lv<32> > grp_fu_359_p2;
    sc_signal< sc_lv<32> > tmp_7_i_reg_1213;
    sc_signal< sc_lv<32> > grp_fu_363_p2;
    sc_signal< sc_lv<32> > tmp_8_i_reg_1218;
    sc_signal< sc_lv<32> > grp_fu_367_p2;
    sc_signal< sc_lv<32> > tmp_9_i_reg_1223;
    sc_signal< sc_lv<32> > grp_fu_371_p2;
    sc_signal< sc_lv<32> > tmp_i_9_reg_1228;
    sc_signal< sc_lv<32> > grp_fu_375_p2;
    sc_signal< sc_lv<32> > tmp_10_i_reg_1233;
    sc_signal< sc_lv<32> > grp_fu_379_p2;
    sc_signal< sc_lv<32> > tmp_i1_reg_1238;
    sc_signal< sc_lv<32> > grp_fu_383_p2;
    sc_signal< sc_lv<32> > tmp_1_i1_reg_1243;
    sc_signal< sc_lv<32> > grp_fu_387_p2;
    sc_signal< sc_lv<32> > tmp_2_i1_reg_1248;
    sc_signal< sc_lv<32> > grp_fu_391_p2;
    sc_signal< sc_lv<32> > tmp_3_i1_reg_1253;
    sc_signal< sc_lv<32> > grp_fu_395_p2;
    sc_signal< sc_lv<32> > tmp_4_i1_reg_1258;
    sc_signal< sc_lv<32> > grp_fu_399_p2;
    sc_signal< sc_lv<32> > tmp_5_i1_reg_1263;
    sc_signal< sc_lv<32> > grp_fu_403_p2;
    sc_signal< sc_lv<32> > tmp_6_i1_reg_1268;
    sc_signal< sc_lv<32> > grp_fu_407_p2;
    sc_signal< sc_lv<32> > tmp_7_i1_reg_1273;
    sc_signal< sc_lv<32> > grp_fu_411_p2;
    sc_signal< sc_lv<32> > tmp_8_i1_reg_1278;
    sc_signal< sc_lv<32> > grp_fu_415_p2;
    sc_signal< sc_lv<32> > tmp_9_i1_reg_1283;
    sc_signal< sc_lv<32> > grp_fu_419_p2;
    sc_signal< sc_lv<32> > tmp_i1_10_reg_1288;
    sc_signal< sc_lv<32> > grp_fu_423_p2;
    sc_signal< sc_lv<32> > tmp_10_i1_reg_1293;
    sc_signal< sc_lv<32> > grp_fu_267_p2;
    sc_signal< sc_lv<32> > da2da2_reg_1298;
    sc_signal< sc_lv<32> > grp_fu_271_p2;
    sc_signal< sc_lv<32> > db2db2_reg_1303;
    sc_signal< sc_lv<32> > grp_fu_275_p2;
    sc_signal< sc_lv<32> > dc2dc2_reg_1308;
    sc_signal< sc_lv<32> > grp_fu_279_p2;
    sc_signal< sc_lv<32> > min1_reg_1313;
    sc_signal< sc_lv<32> > grp_fu_283_p2;
    sc_signal< sc_lv<32> > min2_reg_1318;
    sc_signal< sc_lv<32> > grp_fu_287_p2;
    sc_signal< sc_lv<32> > min3_reg_1323;
    sc_signal< sc_lv<32> > grp_fu_291_p2;
    sc_signal< sc_lv<32> > da2da2_1_reg_1328;
    sc_signal< sc_lv<32> > grp_fu_295_p2;
    sc_signal< sc_lv<32> > db2db2_1_reg_1333;
    sc_signal< sc_lv<32> > grp_fu_299_p2;
    sc_signal< sc_lv<32> > dc2dc2_1_reg_1338;
    sc_signal< sc_lv<32> > grp_fu_303_p2;
    sc_signal< sc_lv<32> > min1_1_reg_1343;
    sc_signal< sc_lv<32> > grp_fu_307_p2;
    sc_signal< sc_lv<32> > min2_1_reg_1348;
    sc_signal< sc_lv<32> > grp_fu_311_p2;
    sc_signal< sc_lv<32> > min3_1_reg_1353;
    sc_signal< sc_lv<32> > grp_fu_427_p2;
    sc_signal< sc_lv<32> > tmp_11_i_reg_1358;
    sc_signal< sc_lv<32> > grp_fu_431_p2;
    sc_signal< sc_lv<32> > tmp_12_i_reg_1363;
    sc_signal< sc_lv<32> > grp_fu_435_p2;
    sc_signal< sc_lv<32> > tmp_14_i_reg_1368;
    sc_signal< sc_lv<32> > tmp_14_i_reg_1368_pp0_iter12_reg;
    sc_signal< sc_lv<32> > tmp_14_i_reg_1368_pp0_iter13_reg;
    sc_signal< sc_lv<32> > tmp_14_i_reg_1368_pp0_iter14_reg;
    sc_signal< sc_lv<32> > grp_fu_439_p2;
    sc_signal< sc_lv<32> > tmp_11_i1_reg_1373;
    sc_signal< sc_lv<32> > grp_fu_443_p2;
    sc_signal< sc_lv<32> > tmp_12_i1_reg_1378;
    sc_signal< sc_lv<32> > grp_fu_447_p2;
    sc_signal< sc_lv<32> > tmp_14_i1_reg_1383;
    sc_signal< sc_lv<32> > tmp_14_i1_reg_1383_pp0_iter12_reg;
    sc_signal< sc_lv<32> > tmp_14_i1_reg_1383_pp0_iter13_reg;
    sc_signal< sc_lv<32> > tmp_14_i1_reg_1383_pp0_iter14_reg;
    sc_signal< sc_lv<32> > grp_fu_315_p2;
    sc_signal< sc_lv<32> > tmp_13_i_reg_1388;
    sc_signal< sc_lv<32> > grp_fu_319_p2;
    sc_signal< sc_lv<32> > tmp_13_i1_reg_1393;
    sc_signal< sc_lv<32> > state_0_V_fu_739_p1;
    sc_signal< sc_lv<32> > state_0_V_reg_1398;
    sc_signal< sc_lv<32> > state_1_V_reg_1404;
    sc_signal< sc_lv<32> > grp_fu_323_p2;
    sc_signal< sc_lv<32> > det_reg_1410;
    sc_signal< sc_lv<32> > grp_fu_327_p2;
    sc_signal< sc_lv<32> > det_1_reg_1416;
    sc_signal< sc_lv<32> > v2_V_fu_806_p3;
    sc_signal< sc_lv<32> > v2_V_reg_1422;
    sc_signal< sc_lv<32> > v1_V_fu_867_p3;
    sc_signal< sc_lv<32> > v1_V_reg_1427;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter18;
    sc_signal< sc_lv<64> > empty_fu_481_p1;
    sc_signal< sc_lv<64> > zext_ln58_fu_491_p1;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<32> > grp_fu_219_p0;
    sc_signal< sc_lv<32> > grp_fu_223_p0;
    sc_signal< sc_lv<32> > grp_fu_227_p0;
    sc_signal< sc_lv<32> > grp_fu_231_p0;
    sc_signal< sc_lv<32> > grp_fu_235_p0;
    sc_signal< sc_lv<32> > grp_fu_239_p0;
    sc_signal< sc_lv<32> > grp_fu_243_p0;
    sc_signal< sc_lv<32> > grp_fu_247_p0;
    sc_signal< sc_lv<32> > grp_fu_251_p0;
    sc_signal< sc_lv<32> > grp_fu_255_p0;
    sc_signal< sc_lv<32> > grp_fu_259_p0;
    sc_signal< sc_lv<32> > grp_fu_263_p0;
    sc_signal< sc_lv<32> > bitcast_ln30_fu_758_p1;
    sc_signal< sc_lv<8> > tmp_1_fu_761_p4;
    sc_signal< sc_lv<23> > trunc_ln30_fu_771_p1;
    sc_signal< sc_lv<1> > icmp_ln30_1_fu_781_p2;
    sc_signal< sc_lv<1> > icmp_ln30_fu_775_p2;
    sc_signal< sc_lv<1> > or_ln30_fu_787_p2;
    sc_signal< sc_lv<1> > tmp_2_fu_451_p2;
    sc_signal< sc_lv<1> > and_ln30_fu_793_p2;
    sc_signal< sc_lv<1> > icmp_ln883_fu_753_p2;
    sc_signal< sc_lv<32> > select_ln82_fu_799_p3;
    sc_signal< sc_lv<32> > bitcast_ln30_1_fu_819_p1;
    sc_signal< sc_lv<8> > tmp_3_fu_822_p4;
    sc_signal< sc_lv<23> > trunc_ln30_1_fu_832_p1;
    sc_signal< sc_lv<1> > icmp_ln30_3_fu_842_p2;
    sc_signal< sc_lv<1> > icmp_ln30_2_fu_836_p2;
    sc_signal< sc_lv<1> > or_ln30_1_fu_848_p2;
    sc_signal< sc_lv<1> > tmp_4_fu_456_p2;
    sc_signal< sc_lv<1> > and_ln30_1_fu_854_p2;
    sc_signal< sc_lv<1> > icmp_ln883_1_fu_814_p2;
    sc_signal< sc_lv<32> > select_ln82_1_fu_860_p3;
    sc_signal< sc_logic > grp_fu_219_ce;
    sc_signal< sc_logic > grp_fu_223_ce;
    sc_signal< sc_logic > grp_fu_227_ce;
    sc_signal< sc_logic > grp_fu_231_ce;
    sc_signal< sc_logic > grp_fu_235_ce;
    sc_signal< sc_logic > grp_fu_239_ce;
    sc_signal< sc_logic > grp_fu_243_ce;
    sc_signal< sc_logic > grp_fu_247_ce;
    sc_signal< sc_logic > grp_fu_251_ce;
    sc_signal< sc_logic > grp_fu_255_ce;
    sc_signal< sc_logic > grp_fu_259_ce;
    sc_signal< sc_logic > grp_fu_263_ce;
    sc_signal< sc_logic > grp_fu_267_ce;
    sc_signal< sc_logic > grp_fu_271_ce;
    sc_signal< sc_logic > grp_fu_275_ce;
    sc_signal< sc_logic > grp_fu_279_ce;
    sc_signal< sc_logic > grp_fu_283_ce;
    sc_signal< sc_logic > grp_fu_287_ce;
    sc_signal< sc_logic > grp_fu_291_ce;
    sc_signal< sc_logic > grp_fu_295_ce;
    sc_signal< sc_logic > grp_fu_299_ce;
    sc_signal< sc_logic > grp_fu_303_ce;
    sc_signal< sc_logic > grp_fu_307_ce;
    sc_signal< sc_logic > grp_fu_311_ce;
    sc_signal< sc_logic > grp_fu_315_ce;
    sc_signal< sc_logic > grp_fu_319_ce;
    sc_signal< sc_logic > grp_fu_323_ce;
    sc_signal< sc_logic > grp_fu_327_ce;
    sc_signal< sc_logic > grp_fu_331_ce;
    sc_signal< sc_logic > grp_fu_335_ce;
    sc_signal< sc_logic > grp_fu_339_ce;
    sc_signal< sc_logic > grp_fu_343_ce;
    sc_signal< sc_logic > grp_fu_347_ce;
    sc_signal< sc_logic > grp_fu_351_ce;
    sc_signal< sc_logic > grp_fu_355_ce;
    sc_signal< sc_logic > grp_fu_359_ce;
    sc_signal< sc_logic > grp_fu_363_ce;
    sc_signal< sc_logic > grp_fu_367_ce;
    sc_signal< sc_logic > grp_fu_371_ce;
    sc_signal< sc_logic > grp_fu_375_ce;
    sc_signal< sc_logic > grp_fu_379_ce;
    sc_signal< sc_logic > grp_fu_383_ce;
    sc_signal< sc_logic > grp_fu_387_ce;
    sc_signal< sc_logic > grp_fu_391_ce;
    sc_signal< sc_logic > grp_fu_395_ce;
    sc_signal< sc_logic > grp_fu_399_ce;
    sc_signal< sc_logic > grp_fu_403_ce;
    sc_signal< sc_logic > grp_fu_407_ce;
    sc_signal< sc_logic > grp_fu_411_ce;
    sc_signal< sc_logic > grp_fu_415_ce;
    sc_signal< sc_logic > grp_fu_419_ce;
    sc_signal< sc_logic > grp_fu_423_ce;
    sc_signal< sc_logic > grp_fu_427_ce;
    sc_signal< sc_logic > grp_fu_431_ce;
    sc_signal< sc_logic > grp_fu_435_ce;
    sc_signal< sc_logic > grp_fu_439_ce;
    sc_signal< sc_logic > grp_fu_443_ce;
    sc_signal< sc_logic > grp_fu_447_ce;
    sc_signal< bool > ap_block_pp0_stage0_00001;
    sc_signal< sc_lv<14> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<14> ap_ST_fsm_state1;
    static const sc_lv<14> ap_ST_fsm_state2;
    static const sc_lv<14> ap_ST_fsm_state3;
    static const sc_lv<14> ap_ST_fsm_state4;
    static const sc_lv<14> ap_ST_fsm_state5;
    static const sc_lv<14> ap_ST_fsm_state6;
    static const sc_lv<14> ap_ST_fsm_state7;
    static const sc_lv<14> ap_ST_fsm_state8;
    static const sc_lv<14> ap_ST_fsm_pp0_stage0;
    static const sc_lv<14> ap_ST_fsm_state29;
    static const sc_lv<14> ap_ST_fsm_state30;
    static const sc_lv<14> ap_ST_fsm_state31;
    static const sc_lv<14> ap_ST_fsm_state32;
    static const sc_lv<14> ap_ST_fsm_state33;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_8;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_D;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_M_AXI_GMEM1_USER_VALUE;
    static const int C_M_AXI_GMEM1_PROT_VALUE;
    static const int C_M_AXI_GMEM1_CACHE_VALUE;
    static const int C_M_AXI_DATA_WIDTH;
    static const int C_M_AXI_GMEM0_USER_VALUE;
    static const int C_M_AXI_GMEM0_PROT_VALUE;
    static const int C_M_AXI_GMEM0_CACHE_VALUE;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<32> ap_const_lv32_5F;
    static const sc_lv<32> ap_const_lv32_60;
    static const sc_lv<32> ap_const_lv32_7F;
    static const sc_lv<32> ap_const_lv32_80;
    static const sc_lv<32> ap_const_lv32_9F;
    static const sc_lv<32> ap_const_lv32_A0;
    static const sc_lv<32> ap_const_lv32_BF;
    static const sc_lv<32> ap_const_lv32_C0;
    static const sc_lv<32> ap_const_lv32_DF;
    static const sc_lv<32> ap_const_lv32_E0;
    static const sc_lv<32> ap_const_lv32_FF;
    static const sc_lv<32> ap_const_lv32_100;
    static const sc_lv<32> ap_const_lv32_11F;
    static const sc_lv<32> ap_const_lv32_120;
    static const sc_lv<32> ap_const_lv32_13F;
    static const sc_lv<32> ap_const_lv32_140;
    static const sc_lv<32> ap_const_lv32_15F;
    static const sc_lv<32> ap_const_lv32_160;
    static const sc_lv<32> ap_const_lv32_17F;
    static const sc_lv<32> ap_const_lv32_180;
    static const sc_lv<32> ap_const_lv32_19F;
    static const sc_lv<32> ap_const_lv32_1A0;
    static const sc_lv<32> ap_const_lv32_1BF;
    static const sc_lv<32> ap_const_lv32_1C0;
    static const sc_lv<32> ap_const_lv32_1DF;
    static const sc_lv<32> ap_const_lv32_1E0;
    static const sc_lv<32> ap_const_lv32_1FF;
    static const sc_lv<32> ap_const_lv32_FFFFFFFF;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<23> ap_const_lv23_0;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<512> ap_const_lv512_lc_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const8();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const10();
    void thread_ap_var_for_const11();
    void thread_ap_var_for_const7();
    void thread_ap_var_for_const9();
    void thread_ap_clk_no_reset_();
    void thread_and_ln30_1_fu_854_p2();
    void thread_and_ln30_fu_793_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state33();
    void thread_ap_CS_fsm_state8();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_00001();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter1();
    void thread_ap_block_state11_pp0_stage0_iter2();
    void thread_ap_block_state12_pp0_stage0_iter3();
    void thread_ap_block_state13_pp0_stage0_iter4();
    void thread_ap_block_state14_pp0_stage0_iter5();
    void thread_ap_block_state15_pp0_stage0_iter6();
    void thread_ap_block_state16_pp0_stage0_iter7();
    void thread_ap_block_state17_pp0_stage0_iter8();
    void thread_ap_block_state18_pp0_stage0_iter9();
    void thread_ap_block_state19_pp0_stage0_iter10();
    void thread_ap_block_state20_pp0_stage0_iter11();
    void thread_ap_block_state21_pp0_stage0_iter12();
    void thread_ap_block_state22_pp0_stage0_iter13();
    void thread_ap_block_state23_pp0_stage0_iter14();
    void thread_ap_block_state24_pp0_stage0_iter15();
    void thread_ap_block_state25_pp0_stage0_iter16();
    void thread_ap_block_state26_pp0_stage0_iter17();
    void thread_ap_block_state27_pp0_stage0_iter18();
    void thread_ap_block_state28_io();
    void thread_ap_block_state28_pp0_stage0_iter19();
    void thread_ap_block_state2_io();
    void thread_ap_block_state9_pp0_stage0_iter0();
    void thread_ap_condition_pp0_exit_iter0_state9();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_bitcast_ln30_1_fu_819_p1();
    void thread_bitcast_ln30_fu_758_p1();
    void thread_data_0_0_fu_667_p1();
    void thread_data_0_1_fu_673_p1();
    void thread_data_1_0_fu_703_p1();
    void thread_data_1_1_fu_709_p1();
    void thread_empty_fu_481_p1();
    void thread_gmem0_ARVALID();
    void thread_gmem0_AWVALID();
    void thread_gmem0_BREADY();
    void thread_gmem0_RREADY();
    void thread_gmem0_WDATA();
    void thread_gmem0_WVALID();
    void thread_gmem0_blk_n_AR();
    void thread_gmem0_blk_n_AW();
    void thread_gmem0_blk_n_B();
    void thread_gmem0_blk_n_R();
    void thread_gmem0_blk_n_W();
    void thread_gmem1_ARVALID();
    void thread_gmem1_RREADY();
    void thread_gmem1_blk_n_AR();
    void thread_gmem1_blk_n_R();
    void thread_grp_fu_219_ce();
    void thread_grp_fu_219_p0();
    void thread_grp_fu_223_ce();
    void thread_grp_fu_223_p0();
    void thread_grp_fu_227_ce();
    void thread_grp_fu_227_p0();
    void thread_grp_fu_231_ce();
    void thread_grp_fu_231_p0();
    void thread_grp_fu_235_ce();
    void thread_grp_fu_235_p0();
    void thread_grp_fu_239_ce();
    void thread_grp_fu_239_p0();
    void thread_grp_fu_243_ce();
    void thread_grp_fu_243_p0();
    void thread_grp_fu_247_ce();
    void thread_grp_fu_247_p0();
    void thread_grp_fu_251_ce();
    void thread_grp_fu_251_p0();
    void thread_grp_fu_255_ce();
    void thread_grp_fu_255_p0();
    void thread_grp_fu_259_ce();
    void thread_grp_fu_259_p0();
    void thread_grp_fu_263_ce();
    void thread_grp_fu_263_p0();
    void thread_grp_fu_267_ce();
    void thread_grp_fu_271_ce();
    void thread_grp_fu_275_ce();
    void thread_grp_fu_279_ce();
    void thread_grp_fu_283_ce();
    void thread_grp_fu_287_ce();
    void thread_grp_fu_291_ce();
    void thread_grp_fu_295_ce();
    void thread_grp_fu_299_ce();
    void thread_grp_fu_303_ce();
    void thread_grp_fu_307_ce();
    void thread_grp_fu_311_ce();
    void thread_grp_fu_315_ce();
    void thread_grp_fu_319_ce();
    void thread_grp_fu_323_ce();
    void thread_grp_fu_327_ce();
    void thread_grp_fu_331_ce();
    void thread_grp_fu_335_ce();
    void thread_grp_fu_339_ce();
    void thread_grp_fu_343_ce();
    void thread_grp_fu_347_ce();
    void thread_grp_fu_351_ce();
    void thread_grp_fu_355_ce();
    void thread_grp_fu_359_ce();
    void thread_grp_fu_363_ce();
    void thread_grp_fu_367_ce();
    void thread_grp_fu_371_ce();
    void thread_grp_fu_375_ce();
    void thread_grp_fu_379_ce();
    void thread_grp_fu_383_ce();
    void thread_grp_fu_387_ce();
    void thread_grp_fu_391_ce();
    void thread_grp_fu_395_ce();
    void thread_grp_fu_399_ce();
    void thread_grp_fu_403_ce();
    void thread_grp_fu_407_ce();
    void thread_grp_fu_411_ce();
    void thread_grp_fu_415_ce();
    void thread_grp_fu_419_ce();
    void thread_grp_fu_423_ce();
    void thread_grp_fu_427_ce();
    void thread_grp_fu_431_ce();
    void thread_grp_fu_435_ce();
    void thread_grp_fu_439_ce();
    void thread_grp_fu_443_ce();
    void thread_grp_fu_447_ce();
    void thread_i_fu_507_p2();
    void thread_icmp_ln30_1_fu_781_p2();
    void thread_icmp_ln30_2_fu_836_p2();
    void thread_icmp_ln30_3_fu_842_p2();
    void thread_icmp_ln30_fu_775_p2();
    void thread_icmp_ln53_fu_501_p2();
    void thread_icmp_ln883_1_fu_814_p2();
    void thread_icmp_ln883_fu_753_p2();
    void thread_or_ln30_1_fu_848_p2();
    void thread_or_ln30_fu_787_p2();
    void thread_select_ln82_1_fu_860_p3();
    void thread_select_ln82_fu_799_p3();
    void thread_state_0_V_fu_739_p1();
    void thread_tmp_1_fu_761_p4();
    void thread_tmp_3_fu_822_p4();
    void thread_trunc_ln30_1_fu_832_p1();
    void thread_trunc_ln30_fu_771_p1();
    void thread_trunc_ln647_fu_513_p1();
    void thread_v1_V_fu_867_p3();
    void thread_v2_V_fu_806_p3();
    void thread_zext_ln58_fu_491_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
