# 💻 Chapter 14: Build Your Own RISC-V Processor - Single-Cycle Design
## From ISA to Silicon - Complete Working CPU in Verilog!

> **"ISA was the plan. Now BUILD it. Time to create your own RISC-V processor!"**
>
> **"ISA ছিল plan। এবার বানাও। নিজের RISC-V processor তৈরি করো!"**

---

## 🎯 এই Chapter এ তুমি বানাবে:

```
✅ Complete RV32I Processor - 47 instructions
✅ Datapath Design - all paths & components
✅ Control Unit - instruction decoder
✅ Memory Interface - instruction & data
✅ ALU with all operations
✅ Branch Logic - comparisons & jumps
✅ Working CPU - runs real programs!
✅ তোমার নিজের RISC-V processor! 🎉
```

**Time Required:** 2 weeks (6-7 hours/day)  
**Prerequisites:** Chapters 12-13 complete

---

## 🚀 Quick Overview - Single-Cycle Processor

### What is Single-Cycle?

```
Single-Cycle Processor:
- Each instruction completes in ONE clock cycle
- Simple design
- Easy to understand
- Not very fast (long cycle time)

Advantages:
✅ Simple control logic
✅ Easy to implement
✅ Easy to debug
✅ Perfect for learning!

Disadvantages:
❌ Slow clock (limited by slowest instruction)
❌ Wasteful (most instructions faster than needed)
❌ Not used in real processors (but great for learning!)

Clock Period = Longest instruction path
All instructions take same time
```

### Datapath Overview:

```
┌─────────┐
│   PC    │───┐
└─────────┘   │
    ↓         ↓
┌─────────────────┐
│ Instruction Mem │
└────────┬────────┘
         ↓
    [Instruction]
         ↓
    ┌────────┐
    │Decoder │
    └────┬───┘
         ↓
    [Control Signals]
         ↓
┌─────────────────┐
│  Register File  │
└───────┬─────────┘
        ↓
    [rs1, rs2]
        ↓
    ┌───────┐
    │  ALU  │
    └───┬───┘
        ↓
    [Result]
        ↓
┌─────────────────┐
│   Data Memory   │
└────────┬────────┘
         ↓
    [Write Back]
         ↓
    Register File
```

🎉 **This chapter = Complete working CPU!**

---

## ১৪.১ Complete Datapath Design

### Major Components:

```
1. Program Counter (PC)
   - Tracks current instruction
   - Updates every cycle

2. Instruction Memory
   - Stores program
   - Read-only

3. Register File
   - 32 registers
   - 2 read ports, 1 write port

4. ALU
   - All arithmetic/logic operations
   - Comparisons

5. Data Memory
   - Load/Store data
   - Read & Write

6. Control Unit
   - Decodes instructions
   - Generates control signals

7. Multiplexers
   - Select data paths
   - Route signals

8. Adders
   - PC+4
   - Branch target
   - ALU
```

### Datapath Diagram:

```
                PC
                │
                ↓
        ┌───────────────┐
        │ Instruction   │
        │   Memory      │
        └───────┬───────┘
                │
        [Instruction 32-bit]
                │
        ┌───────┴────────────────────┐
        │                            │
    [opcode] [rs1][rs2][rd] [imm]  │
        │       │   │   │     │     │
        ↓       ↓   ↓   ↓     ↓     │
    ┌──────┐ ┌──────────────┐      │
    │Ctrl  │ │  Register    │      │
    │Unit  │ │    File      │      │
    └──┬───┘ └──┬────┬──────┘      │
       │        │    │              │
    [signals]  rd1  rd2             │
       │        │    │              │
       │        ↓    ↓     imm      │
       │     ┌──────────┐  ↓        │
       │     │   MUX    │←─┘        │
       │     └────┬─────┘           │
       │          │                 │
       │          ↓                 │
       │      ┌───────┐             │
       │      │  ALU  │             │
       │      └───┬───┘             │
       │          │                 │
       │      [ALU_result]          │
       │          │                 │
       │          ↓                 │
       │     ┌─────────┐            │
       │     │  Data   │            │
       │     │ Memory  │            │
       │     └────┬────┘            │
       │          │                 │
       │          ↓                 │
       │     ┌─────────┐            │
       │     │   MUX   │            │
       │     └────┬────┘            │
       │          │                 │
       └──────────┴─────────────────┘
                  │
              [Write Data]
                  │
                  ↓
            Register File
```

---

## ১৪.২ Program Counter Module

```verilog
module program_counter(
    input wire clk,
    input wire reset,
    input wire [31:0] pc_next,
    output reg [31:0] pc
);
    always @(posedge clk or posedge reset) begin
        if (reset)
            pc <= 32'h00000000;  // Start at address 0
        else
            pc <= pc_next;
    end
endmodule
```

### PC Update Logic:

```verilog
module pc_update(
    input wire [31:0] pc_current,
    input wire [31:0] branch_target,
    input wire [31:0] jump_target,
    input wire branch_taken,
    input wire jump,
    output reg [31:0] pc_next
);
    always @(*) begin
        if (jump)
            pc_next = jump_target;
        else if (branch_taken)
            pc_next = branch_target;
        else
            pc_next = pc_current + 4;  // Sequential
    end
endmodule
```

---

## ১৪.৩ Register File - 32 Registers

```verilog
module register_file(
    input wire clk,
    input wire reset,
    // Read ports
    input wire [4:0] rs1_addr,
    input wire [4:0] rs2_addr,
    output wire [31:0] rs1_data,
    output wire [31:0] rs2_data,
    // Write port
    input wire [4:0] rd_addr,
    input wire [31:0] rd_data,
    input wire reg_write
);
    // 32 registers, x0-x31
    reg [31:0] registers [0:31];
    
    integer i;
    always @(posedge clk or posedge reset) begin
        if (reset) begin
            for (i = 0; i < 32; i = i + 1)
                registers[i] <= 32'h00000000;
        end else if (reg_write && rd_addr != 0) begin
            registers[rd_addr] <= rd_data;
        end
    end
    
    // x0 is always 0
    assign rs1_data = (rs1_addr == 0) ? 32'h00000000 : registers[rs1_addr];
    assign rs2_data = (rs2_addr == 0) ? 32'h00000000 : registers[rs2_addr];
endmodule
```

---

## ১৪.৪ ALU - Complete Operations

```verilog
module alu(
    input wire [31:0] a,
    input wire [31:0] b,
    input wire [3:0] alu_control,
    output reg [31:0] result,
    output wire zero,
    output wire negative
);
    // ALU operations
    localparam ALU_ADD  = 4'b0000;
    localparam ALU_SUB  = 4'b0001;
    localparam ALU_AND  = 4'b0010;
    localparam ALU_OR   = 4'b0011;
    localparam ALU_XOR  = 4'b0100;
    localparam ALU_SLL  = 4'b0101;  // Shift left logical
    localparam ALU_SRL  = 4'b0110;  // Shift right logical
    localparam ALU_SRA  = 4'b0111;  // Shift right arithmetic
    localparam ALU_SLT  = 4'b1000;  // Set less than (signed)
    localparam ALU_SLTU = 4'b1001;  // Set less than (unsigned)
    
    always @(*) begin
        case (alu_control)
            ALU_ADD:  result = a + b;
            ALU_SUB:  result = a - b;
            ALU_AND:  result = a & b;
            ALU_OR:   result = a | b;
            ALU_XOR:  result = a ^ b;
            ALU_SLL:  result = a << b[4:0];
            ALU_SRL:  result = a >> b[4:0];
            ALU_SRA:  result = $signed(a) >>> b[4:0];
            ALU_SLT:  result = ($signed(a) < $signed(b)) ? 32'h00000001 : 32'h00000000;
            ALU_SLTU: result = (a < b) ? 32'h00000001 : 32'h00000000;
            default:  result = 32'h00000000;
        endcase
    end
    
    assign zero = (result == 32'h00000000);
    assign negative = result[31];
endmodule
```

---

## ১৪.৫ Branch Comparator

```verilog
module branch_comparator(
    input wire [31:0] rs1_data,
    input wire [31:0] rs2_data,
    input wire [2:0] funct3,
    output reg branch_taken
);
    wire signed [31:0] rs1_signed = rs1_data;
    wire signed [31:0] rs2_signed = rs2_data;
    
    always @(*) begin
        case (funct3)
            3'b000: branch_taken = (rs1_data == rs2_data);              // BEQ
            3'b001: branch_taken = (rs1_data != rs2_data);              // BNE
            3'b100: branch_taken = (rs1_signed < rs2_signed);           // BLT
            3'b101: branch_taken = (rs1_signed >= rs2_signed);          // BGE
            3'b110: branch_taken = (rs1_data < rs2_data);               // BLTU
            3'b111: branch_taken = (rs1_data >= rs2_data);              // BGEU
            default: branch_taken = 1'b0;
        endcase
    end
endmodule
```

---

## ১৪.৬ Immediate Generator

```verilog
module imm_gen(
    input wire [31:0] instruction,
    output reg [31:0] immediate
);
    wire [6:0] opcode = instruction[6:0];
    
    always @(*) begin
        case (opcode)
            // I-Type (ADDI, SLTI, XORI, ORI, ANDI, loads, JALR)
            7'b0010011, 7'b0000011, 7'b1100111: begin
                immediate = {{20{instruction[31]}}, instruction[31:20]};
            end
            
            // S-Type (stores)
            7'b0100011: begin
                immediate = {{20{instruction[31]}}, instruction[31:25], instruction[11:7]};
            end
            
            // B-Type (branches)
            7'b1100011: begin
                immediate = {{19{instruction[31]}}, instruction[31], 
                            instruction[7], instruction[30:25], 
                            instruction[11:8], 1'b0};
            end
            
            // U-Type (LUI, AUIPC)
            7'b0110111, 7'b0010111: begin
                immediate = {instruction[31:12], 12'b0};
            end
            
            // J-Type (JAL)
            7'b1101111: begin
                immediate = {{11{instruction[31]}}, instruction[31], 
                            instruction[19:12], instruction[20], 
                            instruction[30:21], 1'b0};
            end
            
            default: immediate = 32'h00000000;
        endcase
    end
endmodule
```

---

## ১৪.৭ Control Unit - Complete Decoder

```verilog
module control_unit(
    input wire [6:0] opcode,
    input wire [2:0] funct3,
    input wire [6:0] funct7,
    // Control signals
    output reg branch,
    output reg mem_read,
    output reg mem_to_reg,
    output reg [1:0] alu_op,
    output reg mem_write,
    output reg alu_src,
    output reg reg_write,
    output reg jump,
    output reg auipc,
    output reg lui
);
    always @(*) begin
        // Default values
        branch = 0;
        mem_read = 0;
        mem_to_reg = 0;
        alu_op = 2'b00;
        mem_write = 0;
        alu_src = 0;
        reg_write = 0;
        jump = 0;
        auipc = 0;
        lui = 0;
        
        case (opcode)
            // R-type (ADD, SUB, AND, OR, XOR, SLL, SRL, SRA, SLT, SLTU)
            7'b0110011: begin
                reg_write = 1;
                alu_op = 2'b10;  // ALU uses funct3/funct7
            end
            
            // I-type arithmetic (ADDI, SLTI, SLTIU, XORI, ORI, ANDI)
            7'b0010011: begin
                reg_write = 1;
                alu_src = 1;  // Use immediate
                alu_op = 2'b10;
            end
            
            // Load instructions (LW, LH, LB, LHU, LBU)
            7'b0000011: begin
                reg_write = 1;
                alu_src = 1;
                mem_read = 1;
                mem_to_reg = 1;
                alu_op = 2'b00;  // ADD for address
            end
            
            // Store instructions (SW, SH, SB)
            7'b0100011: begin
                alu_src = 1;
                mem_write = 1;
                alu_op = 2'b00;  // ADD for address
            end
            
            // Branch instructions (BEQ, BNE, BLT, BGE, BLTU, BGEU)
            7'b1100011: begin
                branch = 1;
                alu_op = 2'b01;  // Subtraction for compare
            end
            
            // JAL
            7'b1101111: begin
                reg_write = 1;
                jump = 1;
            end
            
            // JALR
            7'b1100111: begin
                reg_write = 1;
                alu_src = 1;
                jump = 1;
                alu_op = 2'b00;  // ADD for target
            end
            
            // LUI
            7'b0110111: begin
                reg_write = 1;
                lui = 1;
            end
            
            // AUIPC
            7'b0010111: begin
                reg_write = 1;
                auipc = 1;
            end
            
            default: begin
                // NOP or invalid instruction
            end
        endcase
    end
endmodule
```

### ALU Control:

```verilog
module alu_control(
    input wire [1:0] alu_op,
    input wire [2:0] funct3,
    input wire [6:0] funct7,
    input wire is_rtype,   // 1 only for R-type (OP); ADDI must never become SUB
    output reg [3:0] alu_control_out
);
    always @(*) begin
        case (alu_op)
            2'b00: begin  // Load/Store (ADD)
                alu_control_out = 4'b0000;  // ADD
            end
            
            2'b01: begin  // Branch (SUB)
                alu_control_out = 4'b0001;  // SUB
            end
            
            2'b10: begin  // R-type or I-type
                case (funct3)
                    3'b000: begin  // ADD / SUB
                        // SUB only for R-type. For I-type (ADDI) instr[30] is an
                        // immediate bit, NOT funct7 — there is no SUBI in RV32I.
                        if (funct7[5] && is_rtype)
                            alu_control_out = 4'b0001;  // SUB
                        else
                            alu_control_out = 4'b0000;  // ADD
                    end
                    3'b001: alu_control_out = 4'b0101;  // SLL
                    3'b010: alu_control_out = 4'b1000;  // SLT
                    3'b011: alu_control_out = 4'b1001;  // SLTU
                    3'b100: alu_control_out = 4'b0100;  // XOR
                    3'b101: begin  // SRL/SRA
                        if (funct7[5])
                            alu_control_out = 4'b0111;  // SRA
                        else
                            alu_control_out = 4'b0110;  // SRL
                    end
                    3'b110: alu_control_out = 4'b0011;  // OR
                    3'b111: alu_control_out = 4'b0010;  // AND
                    default: alu_control_out = 4'b0000;
                endcase
            end
            
            default: alu_control_out = 4'b0000;
        endcase
    end
endmodule
```

---

## ১৪.৮ Top-Level Processor

```verilog
module riscv_single_cycle(
    input wire clk,
    input wire reset,
    // Memory interfaces
    output wire [31:0] instr_addr,
    input wire [31:0] instruction,
    output wire [31:0] data_addr,
    output wire [31:0] data_write,
    input wire [31:0] data_read,
    output wire mem_write,
    output wire mem_read,
    output wire [2:0] mem_size,  // Byte, halfword, word
    // Debug
    output wire [31:0] pc_debug
);
    // Internal signals
    wire [31:0] pc, pc_next;
    wire [31:0] immediate;
    wire [31:0] rs1_data, rs2_data, rd_data;
    wire [31:0] alu_result, alu_b;
    wire [31:0] branch_target, jump_target;
    wire [3:0] alu_control_sig;
    wire [1:0] alu_op;
    
    wire branch, jump, alu_src, reg_write;
    wire mem_to_reg, auipc, lui;
    wire branch_taken;
    wire zero, negative;
    
    // Extract instruction fields
    wire [6:0] opcode = instruction[6:0];
    wire [4:0] rd = instruction[11:7];
    wire [2:0] funct3 = instruction[14:12];
    wire [4:0] rs1 = instruction[19:15];
    wire [4:0] rs2 = instruction[24:20];
    wire [6:0] funct7 = instruction[31:25];
    
    // Program Counter
    program_counter pc_inst(
        .clk(clk),
        .reset(reset),
        .pc_next(pc_next),
        .pc(pc)
    );
    
    // PC Update Logic
    assign branch_target = pc + immediate;
    assign jump_target = (opcode == 7'b1100111) ? 
                        (rs1_data + immediate) & ~32'h1 :  // JALR
                        (pc + immediate);                    // JAL
    
    pc_update pc_update_inst(
        .pc_current(pc),
        .branch_target(branch_target),
        .jump_target(jump_target),
        .branch_taken(branch & branch_taken),
        .jump(jump),
        .pc_next(pc_next)
    );
    
    // Instruction memory interface
    assign instr_addr = pc;
    
    // Immediate Generator
    imm_gen imm_gen_inst(
        .instruction(instruction),
        .immediate(immediate)
    );
    
    // Register File
    register_file rf_inst(
        .clk(clk),
        .reset(reset),
        .rs1_addr(rs1),
        .rs2_addr(rs2),
        .rs1_data(rs1_data),
        .rs2_data(rs2_data),
        .rd_addr(rd),
        .rd_data(rd_data),
        .reg_write(reg_write)
    );
    
    // Control Unit
    control_unit ctrl_inst(
        .opcode(opcode),
        .funct3(funct3),
        .funct7(funct7),
        .branch(branch),
        .mem_read(mem_read),
        .mem_to_reg(mem_to_reg),
        .alu_op(alu_op),
        .mem_write(mem_write),
        .alu_src(alu_src),
        .reg_write(reg_write),
        .jump(jump),
        .auipc(auipc),
        .lui(lui)
    );
    
    // ALU Control
    alu_control alu_ctrl_inst(
        .alu_op(alu_op),
        .funct3(funct3),
        .funct7(funct7),
        .is_rtype(opcode == 7'b0110011),  // R-type only
        .alu_control_out(alu_control_sig)
    );
    
    // ALU Source Mux
    assign alu_b = alu_src ? immediate : rs2_data;
    
    // ALU
    alu alu_inst(
        .a(rs1_data),
        .b(alu_b),
        .alu_control(alu_control_sig),
        .result(alu_result),
        .zero(zero),
        .negative(negative)
    );
    
    // Branch Comparator
    branch_comparator branch_comp(
        .rs1_data(rs1_data),
        .rs2_data(rs2_data),
        .funct3(funct3),
        .branch_taken(branch_taken)
    );
    
    // Data Memory Interface
    assign data_addr = alu_result;
    assign data_write = rs2_data;
    assign mem_size = funct3;  // Byte/halfword/word from funct3
    
    // Write-back Mux
    assign rd_data = lui ? immediate :
                    auipc ? (pc + immediate) :
                    jump ? (pc + 4) :
                    mem_to_reg ? data_read :
                    alu_result;
    
    // Debug
    assign pc_debug = pc;
endmodule
```

---

## ১৪.৯ Memory System

### Instruction Memory:

```verilog
module instruction_memory #(
    parameter MEM_SIZE = 1024  // 1KB = 256 instructions
)(
    input wire [31:0] address,
    output wire [31:0] instruction
);
    reg [31:0] memory [0:MEM_SIZE/4-1];
    
    // Initialize with program
    initial begin
        $readmemh("program.hex", memory);
    end
    
    // Word-aligned read
    assign instruction = memory[address[31:2]];
endmodule
```

### Data Memory:

```verilog
module data_memory #(
    parameter MEM_SIZE = 4096  // 4KB
)(
    input wire clk,
    input wire [31:0] address,
    input wire [31:0] write_data,
    input wire mem_write,
    input wire mem_read,
    input wire [2:0] mem_size,  // 0=byte, 1=half, 2=word
    output reg [31:0] read_data
);
    reg [7:0] memory [0:MEM_SIZE-1];
    
    wire [1:0] byte_offset = address[1:0];
    
    // Read
    always @(*) begin
        if (mem_read) begin
            case (mem_size)
                3'b000: begin  // LB (sign-extend)
                    read_data = {{24{memory[address][7]}}, memory[address]};
                end
                3'b001: begin  // LH (sign-extend)
                    read_data = {{16{memory[address+1][7]}}, 
                                memory[address+1], memory[address]};
                end
                3'b010: begin  // LW
                    read_data = {memory[address+3], memory[address+2],
                                memory[address+1], memory[address]};
                end
                3'b100: begin  // LBU (zero-extend)
                    read_data = {24'b0, memory[address]};
                end
                3'b101: begin  // LHU (zero-extend)
                    read_data = {16'b0, memory[address+1], memory[address]};
                end
                default: read_data = 32'h00000000;
            endcase
        end else begin
            read_data = 32'h00000000;
        end
    end
    
    // Write
    always @(posedge clk) begin
        if (mem_write) begin
            case (mem_size)
                3'b000: begin  // SB
                    memory[address] <= write_data[7:0];
                end
                3'b001: begin  // SH
                    memory[address] <= write_data[7:0];
                    memory[address+1] <= write_data[15:8];
                end
                3'b010: begin  // SW
                    memory[address] <= write_data[7:0];
                    memory[address+1] <= write_data[15:8];
                    memory[address+2] <= write_data[23:16];
                    memory[address+3] <= write_data[31:24];
                end
            endcase
        end
    end
endmodule
```

---

## ১৪.১০ Complete System with Memories

```verilog
module riscv_system(
    input wire clk,
    input wire reset
);
    // Processor signals
    wire [31:0] instr_addr, instruction;
    wire [31:0] data_addr, data_write, data_read;
    wire mem_write, mem_read;
    wire [2:0] mem_size;
    wire [31:0] pc_debug;
    
    // Processor
    riscv_single_cycle cpu(
        .clk(clk),
        .reset(reset),
        .instr_addr(instr_addr),
        .instruction(instruction),
        .data_addr(data_addr),
        .data_write(data_write),
        .data_read(data_read),
        .mem_write(mem_write),
        .mem_read(mem_read),
        .mem_size(mem_size),
        .pc_debug(pc_debug)
    );
    
    // Instruction Memory
    instruction_memory #(.MEM_SIZE(1024)) imem(
        .address(instr_addr),
        .instruction(instruction)
    );
    
    // Data Memory
    data_memory #(.MEM_SIZE(4096)) dmem(
        .clk(clk),
        .address(data_addr),
        .write_data(data_write),
        .mem_write(mem_write),
        .mem_read(mem_read),
        .mem_size(mem_size),
        .read_data(data_read)
    );
endmodule
```

---

## ১৪.১১ Sample Programs

### Program 1: Simple Addition

```assembly
# Add two numbers and store result
# x5 = 10 + 20 = 30

main:
    addi x5, x0, 10     # x5 = 10
    addi x6, x0, 20     # x6 = 20
    add  x7, x5, x6     # x7 = x5 + x6 = 30
    sw   x7, 0(x0)      # Store result to address 0
    ebreak              # Stop

# Machine code (hex):
# 00A00293  # addi x5, x0, 10
# 01400313  # addi x6, x0, 20
# 006283B3  # add x7, x5, x6
# 00702023  # sw x7, 0(x0)
# 00100073  # ebreak
```

### Program 2: Loop (Sum 1 to 10)

```assembly
# Sum numbers from 1 to 10
# Result in x5

main:
    addi x5, x0, 0      # sum = 0
    addi x6, x0, 1      # i = 1
    addi x7, x0, 11     # limit = 11

loop:
    add  x5, x5, x6     # sum += i
    addi x6, x6, 1      # i++
    bne  x6, x7, loop   # if i != 11, continue
    
    sw   x5, 0(x0)      # Store result
    ebreak              # Stop
```

### Program 3: Function Call

```assembly
# Function call example
# Call add_func(5, 3)

main:
    addi sp, sp, -4     # Allocate stack
    sw   ra, 0(sp)      # Save return address
    
    addi a0, x0, 5      # arg1 = 5
    addi a1, x0, 3      # arg2 = 3
    jal  ra, add_func   # Call function
    
    # Result in a0
    sw   a0, 0(x0)      # Store result
    
    lw   ra, 0(sp)      # Restore ra
    addi sp, sp, 4      # Deallocate stack
    ebreak              # Stop

add_func:
    add  a0, a0, a1     # a0 = a0 + a1
    jalr x0, ra, 0      # Return
```

---

## ১৪.১২ Testing the Processor

### Comprehensive Testbench:

```verilog
module riscv_tb;
    reg clk;
    reg reset;
    
    // Instantiate system
    riscv_system dut(
        .clk(clk),
        .reset(reset)
    );
    
    // Clock generation
    initial begin
        clk = 0;
        forever #5 clk = ~clk;  // 10ns period
    end
    
    // Test
    initial begin
        $dumpfile("riscv.vcd");
        $dumpvars(0, riscv_tb);
        
        // Reset
        reset = 1;
        #20;
        reset = 0;
        
        // Run for 1000 cycles
        #10000;
        
        // Check results
        $display("Test Complete!");
        $display("PC = %h", dut.pc_debug);
        
        $finish;
    end
    
    // Monitor
    always @(posedge clk) begin
        if (!reset) begin
            $display("PC=%h Instr=%h", 
                    dut.cpu.pc, dut.cpu.instruction);
        end
    end
endmodule
```

---

## ১৪.১৩ Performance Analysis

### Clock Cycle Time:

```
Critical path (longest delay):
PC → Instruction Memory → Register File → 
ALU → Data Memory → Register File

Estimated delays (in ns, typical FPGA):
- Memory access: 5ns
- Register file: 2ns
- ALU: 3ns
- Muxes/routing: 2ns

Total: ~12ns
Max frequency: 1 / 12ns = 83 MHz

But all instructions take same time!
Waste for simple instructions!
```

### CPI (Cycles Per Instruction):

```
Single-cycle: CPI = 1 (by definition)

Every instruction takes 1 cycle
Even simple ADD takes as long as LOAD!

Improvement possible? Yes!
- Multi-cycle (Chapter 15)
- Pipeline (Chapter 16)
```

---

## ১৪.১৪ Your 2-Week Build Plan

### Week 1: Components

**Day 1-2: Basic Components**
```
□ Program Counter
□ Register File
□ ALU
□ Test individually
```

**Day 3-4: Control**
```
□ Immediate Generator
□ Control Unit
□ ALU Control
□ Test decoding
```

**Day 5-7: Integration**
```
□ Connect datapath
□ Add multiplexers
□ Memory interfaces
□ Initial integration test
```

### Week 2: Testing & Debugging

**Day 8-10: Memory System**
```
□ Instruction memory
□ Data memory
□ Load/Store logic
□ Test memory operations
```

**Day 11-12: Complete Testing**
```
□ All instruction types
□ Sample programs
□ Edge cases
□ Debug issues
```

**Day 13-14: Optimization & Deployment**
```
□ Fix bugs
□ Optimize timing
□ FPGA deployment
□ Final testing
```

---

## ১৪.১৫ Chapter 14 Mission Complete!

### তুমি এখন পারো:

```
✅ Design complete RISC-V processor
✅ Implement all RV32I instructions
✅ Create datapath from scratch
✅ Write control unit logic
✅ Handle all instruction formats
✅ Memory interface design
✅ Test with real programs
✅ Deploy to FPGA
✅ তোমার নিজের CPU বানিয়েছো! 🎉
```

### তুমি বানিয়েছো:
```
✅ Complete RV32I processor
✅ 32-register file
✅ Full ALU
✅ Control unit
✅ Memory system
✅ Working CPU!
✅ Runs real RISC-V code! 💻
```

### Stats:
```
Instructions: 47 (all RV32I)
Registers: 32 × 32-bit
Data width: 32-bit
Address space: 4GB
CPI: 1 (single-cycle)
Lines of code: 800+
Level: CPU Designer! 🏆
```

### Next Level Unlocked:
```
→ Chapter 15: Multi-Cycle Processor
   তুমি শিখবে: Resource sharing
   Multiple cycles per instruction!
   
   From simple → Efficient!
```

---

## 🎯 Final Project

### Project: Enhanced RISC-V Processor

**Add features:**
```
✅ Exception handling (basic)
✅ Performance counters
✅ Debug interface
✅ UART output
✅ Deploy to Tang Nano 9K
✅ Run Fibonacci on hardware!

Requirements:
- All features integrated
- Tested on FPGA
- Real program execution
- Documentation
```

---

## 🏆 Achievement Unlocked!

```
Level 14: ✅ COMPLETE - CPU Designer!
Progress: [████████████████████████████████] 70%

XP Gained: +10000 🎉🎉🎉
Skills: CPU Design, RISC-V Implementation

Badges Earned:
🥉 Datapath Designer
🥈 Control Unit Master
🥇 RISC-V Implementer
🏅 Memory System Designer
🎖️ Complete Processor
🏆 Professional CPU Architect
⭐ WORKING CPU BUILDER! ⭐

YOU BUILT A REAL PROCESSOR! 🖥️

Next: Chapter 15 - Multi-Cycle Processor!
      Better efficiency! 🚀
```

---

**[⬅️ Previous: Chapter 13](Chapter_13_RISCV_Basics.md)** | **[➡️ Next: Chapter 15](Chapter_15_Multi_Cycle_CPU.md)**

---

<div align="center">

**"You built a complete RISC-V processor! This is AMAZING!"**

**"তুমি complete RISC-V processor বানিয়েছো! এটা AMAZING!"**

Made with ❤️ for builders | বানানোর জন্য ভালোবাসা দিয়ে তৈরি

</div>
