-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
--
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ptcalc_top is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    pl2ptcalc_V : IN STD_LOGIC_VECTOR (62 downto 0);
    sf2ptcalc_inn_V : IN STD_LOGIC_VECTOR (63 downto 0);
    sf2ptcalc_mid_V : IN STD_LOGIC_VECTOR (63 downto 0);
    sf2ptcalc_out_V : IN STD_LOGIC_VECTOR (63 downto 0);
    ptcalc2mtc_V : OUT STD_LOGIC_VECTOR (53 downto 0);
    ptcalc2mtc_V_ap_vld : OUT STD_LOGIC;
    is_C_side : IN STD_LOGIC );
end;


architecture behav of ptcalc_top is
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "ptcalc_top,hls_ip_2019_2_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu13p-flga2577-1-e,HLS_INPUT_CLOCK=3.125000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=2.846000,HLS_SYN_LAT=26,HLS_SYN_TPT=4,HLS_SYN_MEM=26,HLS_SYN_DSP=22,HLS_SYN_FF=3256,HLS_SYN_LUT=3217,HLS_VERSION=2019_2_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv15_23 : STD_LOGIC_VECTOR (14 downto 0) := "000000000100011";
    constant ap_const_lv15_465 : STD_LOGIC_VECTOR (14 downto 0) := "000010001100101";
    constant ap_const_lv12_12 : STD_LOGIC_VECTOR (11 downto 0) := "000000010010";
    constant ap_const_lv12_21 : STD_LOGIC_VECTOR (11 downto 0) := "000000100001";
    constant ap_const_lv12_22 : STD_LOGIC_VECTOR (11 downto 0) := "000000100010";
    constant ap_const_lv12_23 : STD_LOGIC_VECTOR (11 downto 0) := "000000100011";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv12_32 : STD_LOGIC_VECTOR (11 downto 0) := "000000110010";
    constant ap_const_lv12_33 : STD_LOGIC_VECTOR (11 downto 0) := "000000110011";
    constant ap_const_lv12_43 : STD_LOGIC_VECTOR (11 downto 0) := "000001000011";
    constant ap_const_lv12_44 : STD_LOGIC_VECTOR (11 downto 0) := "000001000100";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv12_45 : STD_LOGIC_VECTOR (11 downto 0) := "000001000101";
    constant ap_const_lv12_54 : STD_LOGIC_VECTOR (11 downto 0) := "000001010100";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv12_55 : STD_LOGIC_VECTOR (11 downto 0) := "000001010101";
    constant ap_const_lv12_56 : STD_LOGIC_VECTOR (11 downto 0) := "000001010110";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv12_65 : STD_LOGIC_VECTOR (11 downto 0) := "000001100101";
    constant ap_const_lv12_66 : STD_LOGIC_VECTOR (11 downto 0) := "000001100110";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv15_25 : STD_LOGIC_VECTOR (14 downto 0) := "000000000100101";
    constant ap_const_lv12_112 : STD_LOGIC_VECTOR (11 downto 0) := "000100010010";
    constant ap_const_lv12_122 : STD_LOGIC_VECTOR (11 downto 0) := "000100100010";
    constant ap_const_lv12_211 : STD_LOGIC_VECTOR (11 downto 0) := "001000010001";
    constant ap_const_lv12_212 : STD_LOGIC_VECTOR (11 downto 0) := "001000010010";
    constant ap_const_lv12_221 : STD_LOGIC_VECTOR (11 downto 0) := "001000100001";
    constant ap_const_lv12_222 : STD_LOGIC_VECTOR (11 downto 0) := "001000100010";
    constant ap_const_lv12_223 : STD_LOGIC_VECTOR (11 downto 0) := "001000100011";
    constant ap_const_lv12_322 : STD_LOGIC_VECTOR (11 downto 0) := "001100100010";
    constant ap_const_lv12_323 : STD_LOGIC_VECTOR (11 downto 0) := "001100100011";
    constant ap_const_lv12_332 : STD_LOGIC_VECTOR (11 downto 0) := "001100110010";
    constant ap_const_lv12_333 : STD_LOGIC_VECTOR (11 downto 0) := "001100110011";
    constant ap_const_lv12_334 : STD_LOGIC_VECTOR (11 downto 0) := "001100110100";
    constant ap_const_lv12_433 : STD_LOGIC_VECTOR (11 downto 0) := "010000110011";
    constant ap_const_lv12_11 : STD_LOGIC_VECTOR (11 downto 0) := "000000010001";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv5_11 : STD_LOGIC_VECTOR (4 downto 0) := "10001";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_13 : STD_LOGIC_VECTOR (4 downto 0) := "10011";
    constant ap_const_lv5_12 : STD_LOGIC_VECTOR (4 downto 0) := "10010";
    constant ap_const_lv5_15 : STD_LOGIC_VECTOR (4 downto 0) := "10101";
    constant ap_const_lv5_14 : STD_LOGIC_VECTOR (4 downto 0) := "10100";
    constant ap_const_lv12_34 : STD_LOGIC_VECTOR (11 downto 0) := "000000110100";
    constant ap_const_lv5_17 : STD_LOGIC_VECTOR (4 downto 0) := "10111";
    constant ap_const_lv5_16 : STD_LOGIC_VECTOR (4 downto 0) := "10110";
    constant ap_const_lv15_65 : STD_LOGIC_VECTOR (14 downto 0) := "000000001100101";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv22_0 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000000";
    constant ap_const_lv38_3FFFFFFFF9 : STD_LOGIC_VECTOR (37 downto 0) := "11111111111111111111111111111111111001";
    constant ap_const_lv38_3FFFFFFC01 : STD_LOGIC_VECTOR (37 downto 0) := "11111111111111111111111111110000000001";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv12_434 : STD_LOGIC_VECTOR (11 downto 0) := "010000110100";
    constant ap_const_lv12_444 : STD_LOGIC_VECTOR (11 downto 0) := "010001000100";
    constant ap_const_lv12_445 : STD_LOGIC_VECTOR (11 downto 0) := "010001000101";
    constant ap_const_lv12_455 : STD_LOGIC_VECTOR (11 downto 0) := "010001010101";
    constant ap_const_lv12_544 : STD_LOGIC_VECTOR (11 downto 0) := "010101000100";
    constant ap_const_lv12_545 : STD_LOGIC_VECTOR (11 downto 0) := "010101000101";
    constant ap_const_lv12_554 : STD_LOGIC_VECTOR (11 downto 0) := "010101010100";
    constant ap_const_lv12_555 : STD_LOGIC_VECTOR (11 downto 0) := "010101010101";
    constant ap_const_lv12_556 : STD_LOGIC_VECTOR (11 downto 0) := "010101010110";
    constant ap_const_lv12_565 : STD_LOGIC_VECTOR (11 downto 0) := "010101100101";
    constant ap_const_lv12_566 : STD_LOGIC_VECTOR (11 downto 0) := "010101100110";
    constant ap_const_lv12_645 : STD_LOGIC_VECTOR (11 downto 0) := "011001000101";
    constant ap_const_lv12_655 : STD_LOGIC_VECTOR (11 downto 0) := "011001010101";
    constant ap_const_lv12_656 : STD_LOGIC_VECTOR (11 downto 0) := "011001010110";
    constant ap_const_lv12_665 : STD_LOGIC_VECTOR (11 downto 0) := "011001100101";
    constant ap_const_lv12_666 : STD_LOGIC_VECTOR (11 downto 0) := "011001100110";
    constant ap_const_lv5_19 : STD_LOGIC_VECTOR (4 downto 0) := "11001";
    constant ap_const_lv5_18 : STD_LOGIC_VECTOR (4 downto 0) := "11000";
    constant ap_const_lv5_1B : STD_LOGIC_VECTOR (4 downto 0) := "11011";
    constant ap_const_lv5_1A : STD_LOGIC_VECTOR (4 downto 0) := "11010";
    constant ap_const_lv5_1D : STD_LOGIC_VECTOR (4 downto 0) := "11101";
    constant ap_const_lv5_1C : STD_LOGIC_VECTOR (4 downto 0) := "11100";
    constant ap_const_lv5_1E : STD_LOGIC_VECTOR (4 downto 0) := "11110";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv6_1F : STD_LOGIC_VECTOR (5 downto 0) := "011111";
    constant ap_const_lv6_22 : STD_LOGIC_VECTOR (5 downto 0) := "100010";
    constant ap_const_lv6_21 : STD_LOGIC_VECTOR (5 downto 0) := "100001";
    constant ap_const_lv6_24 : STD_LOGIC_VECTOR (5 downto 0) := "100100";
    constant ap_const_lv6_23 : STD_LOGIC_VECTOR (5 downto 0) := "100011";
    constant ap_const_lv6_26 : STD_LOGIC_VECTOR (5 downto 0) := "100110";
    constant ap_const_lv6_25 : STD_LOGIC_VECTOR (5 downto 0) := "100101";
    constant ap_const_lv6_28 : STD_LOGIC_VECTOR (5 downto 0) := "101000";
    constant ap_const_lv6_27 : STD_LOGIC_VECTOR (5 downto 0) := "100111";
    constant ap_const_lv6_2A : STD_LOGIC_VECTOR (5 downto 0) := "101010";
    constant ap_const_lv6_29 : STD_LOGIC_VECTOR (5 downto 0) := "101001";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv11_3 : STD_LOGIC_VECTOR (10 downto 0) := "00000000011";
    constant ap_const_lv11_5 : STD_LOGIC_VECTOR (10 downto 0) := "00000000101";
    constant ap_const_lv11_2 : STD_LOGIC_VECTOR (10 downto 0) := "00000000010";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv11_4 : STD_LOGIC_VECTOR (10 downto 0) := "00000000100";
    constant ap_const_lv67_2E8BA2E8C : STD_LOGIC_VECTOR (66 downto 0) := "0000000000000000000000000000000001011101000101110100010111010001100";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv8_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000011";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv8_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_const_lv29_0 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000000000000000";
    constant ap_const_lv44_7333 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000000111001100110011";
    constant ap_const_lv42_111C000 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000001000100011100000000000000";
    constant ap_const_lv31_69F0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000110100111110000";
    constant ap_const_lv31_4970 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000100100101110000";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_state8_pp0_stage3_iter1 : BOOLEAN;
    signal ap_block_state12_pp0_stage3_iter2 : BOOLEAN;
    signal ap_block_state16_pp0_stage3_iter3 : BOOLEAN;
    signal ap_block_state20_pp0_stage3_iter4 : BOOLEAN;
    signal ap_block_state24_pp0_stage3_iter5 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal pl2ptcalc_V_0_data_reg : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000000";
    signal pl2ptcalc_V_0_vld_reg : STD_LOGIC := '0';
    signal pl2ptcalc_V_0_ack_out : STD_LOGIC;
    signal sf2ptcalc_inn_V_0_data_reg : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal sf2ptcalc_inn_V_0_vld_reg : STD_LOGIC := '0';
    signal sf2ptcalc_inn_V_0_ack_out : STD_LOGIC;
    signal sf2ptcalc_mid_V_0_data_reg : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal sf2ptcalc_mid_V_0_vld_reg : STD_LOGIC := '0';
    signal sf2ptcalc_mid_V_0_ack_out : STD_LOGIC;
    signal sf2ptcalc_out_V_0_data_reg : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal sf2ptcalc_out_V_0_vld_reg : STD_LOGIC := '0';
    signal sf2ptcalc_out_V_0_ack_out : STD_LOGIC;
    signal ptcalc2mtc_V_1_data_reg : STD_LOGIC_VECTOR (53 downto 0) := "000000000000000000000000000000000000000000000000000000";
    signal ptcalc2mtc_V_1_data_in : STD_LOGIC_VECTOR (53 downto 0);
    signal ptcalc2mtc_V_1_vld_reg : STD_LOGIC := '0';
    signal ptcalc2mtc_V_1_vld_in : STD_LOGIC;
    signal ptcalc2mtc_V_1_ack_in : STD_LOGIC;
    signal rsp_table_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal rsp_table_V_ce0 : STD_LOGIC;
    signal rsp_table_V_q0 : STD_LOGIC_VECTOR (6 downto 0);
    signal eta_table_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal eta_table_V_ce0 : STD_LOGIC;
    signal eta_table_V_q0 : STD_LOGIC_VECTOR (14 downto 0);
    signal params_a_2s_table_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal params_a_2s_table_V_ce0 : STD_LOGIC;
    signal params_a_2s_table_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal params_p_2s_table_V_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal params_p_2s_table_V_ce0 : STD_LOGIC;
    signal params_p_2s_table_V_q0 : STD_LOGIC_VECTOR (18 downto 0);
    signal params_p_2s_table_V_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal params_p_2s_table_V_ce1 : STD_LOGIC;
    signal params_p_2s_table_V_q1 : STD_LOGIC_VECTOR (18 downto 0);
    signal params_e_2s_table_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal params_e_2s_table_V_ce0 : STD_LOGIC;
    signal params_e_2s_table_V_q0 : STD_LOGIC_VECTOR (20 downto 0);
    signal params_a_3s_table_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal params_a_3s_table_V_ce0 : STD_LOGIC;
    signal params_a_3s_table_V_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal params_p_3s_table_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal params_p_3s_table_V_ce0 : STD_LOGIC;
    signal params_p_3s_table_V_q0 : STD_LOGIC_VECTOR (18 downto 0);
    signal params_p_3s_table_V_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal params_p_3s_table_V_ce1 : STD_LOGIC;
    signal params_p_3s_table_V_q1 : STD_LOGIC_VECTOR (18 downto 0);
    signal params_e_3s_table_V_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal params_e_3s_table_V_ce0 : STD_LOGIC;
    signal params_e_3s_table_V_q0 : STD_LOGIC_VECTOR (18 downto 0);
    signal inv_table_2_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal inv_table_2_V_ce0 : STD_LOGIC;
    signal inv_table_2_V_q0 : STD_LOGIC_VECTOR (29 downto 0);
    signal inv_table_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal inv_table_V_ce0 : STD_LOGIC;
    signal inv_table_V_q0 : STD_LOGIC_VECTOR (22 downto 0);
    signal p_Val2_12_reg_815 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_12_reg_815_pp0_iter3_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state21_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal p_Val2_12_reg_815_pp0_iter4_reg : STD_LOGIC_VECTOR (17 downto 0);
    signal empty_39_reg_850 : STD_LOGIC_VECTOR (11 downto 0);
    signal do_2s_assign_reg_885 : STD_LOGIC_VECTOR (0 downto 0);
    signal do_2s_assign_reg_885_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state6_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_state10_pp0_stage1_iter2 : BOOLEAN;
    signal ap_block_state14_pp0_stage1_iter3 : BOOLEAN;
    signal ap_block_state18_pp0_stage1_iter4 : BOOLEAN;
    signal ap_block_state22_pp0_stage1_iter5 : BOOLEAN;
    signal ap_block_state26_pp0_stage1_iter6 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal do_2s_assign_reg_885_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal do_2s_assign_reg_885_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_969 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_V_fu_981_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_3_fu_1189_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_94_fu_1213_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal reg_969_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal reg_973 : STD_LOGIC_VECTOR (4 downto 0);
    signal reg_973_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal reg_977 : STD_LOGIC_VECTOR (4 downto 0);
    signal reg_977_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_V_reg_3684 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_reg_3684_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_reg_3684_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_reg_3684_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_reg_3684_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_reg_3684_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_1_fu_989_p4 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_V_1_reg_3689 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_V_1_reg_3689_pp0_iter1_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_V_1_reg_3689_pp0_iter2_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_V_1_reg_3689_pp0_iter3_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_V_1_reg_3689_pp0_iter4_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_V_1_reg_3689_pp0_iter5_reg : STD_LOGIC_VECTOR (20 downto 0);
    signal p_Result_90_reg_3697 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Result_90_reg_3697_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Result_91_reg_3702 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Result_91_reg_3702_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Result_92_reg_3707 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Result_92_reg_3707_pp0_iter1_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_s_fu_1107_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_s_reg_3712 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_1_reg_3719 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_6_reg_3724 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_reg_3724_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_reg_3724_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_6_reg_3724_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_V_3_reg_3729 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_3_reg_3729_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_3_reg_3729_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_3_reg_3729_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_3_reg_3729_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_3_reg_3729_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Repl2_s_fu_1195_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Repl2_s_reg_3734 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Repl2_s_reg_3734_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Repl2_s_reg_3734_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Repl2_s_reg_3734_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Repl2_s_reg_3734_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Repl2_s_reg_3734_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal data_valid_mid_V_fu_1201_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal data_valid_mid_V_reg_3740 : STD_LOGIC_VECTOR (0 downto 0);
    signal data_valid_mid_V_reg_3740_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal data_valid_mid_V_reg_3740_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal data_valid_mid_V_reg_3740_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal data_valid_mid_V_reg_3740_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal data_valid_mid_V_reg_3740_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Repl2_14_fu_1207_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Repl2_14_reg_3746 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Repl2_14_reg_3746_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Repl2_14_reg_3746_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Repl2_14_reg_3746_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Repl2_14_reg_3746_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Repl2_14_reg_3746_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_94_reg_3752 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_94_reg_3752_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_94_reg_3752_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_94_reg_3752_pp0_iter3_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_94_reg_3752_pp0_iter4_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_94_reg_3752_pp0_iter5_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln647_6_fu_1223_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln647_6_reg_3756 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln647_6_reg_3756_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln647_7_fu_1227_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln647_7_reg_3761 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln647_7_reg_3761_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln647_8_fu_1231_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln647_8_reg_3766 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln647_8_reg_3766_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal sub_ln1192_fu_1255_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln1192_reg_3771 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln728_fu_1261_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sub_ln728_reg_3776 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln647_4_fu_1267_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln647_4_reg_3781 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln647_4_reg_3781_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln647_5_fu_1271_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln647_5_reg_3786 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln647_5_reg_3786_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln647_2_fu_1275_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln647_2_reg_3791 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln647_2_reg_3791_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln647_3_fu_1279_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln647_3_reg_3796 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln647_3_reg_3796_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln647_fu_1283_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln647_reg_3801 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln647_reg_3801_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln647_1_fu_1287_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln647_1_reg_3806 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln647_1_reg_3806_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal ret_V_35_fu_3587_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal ret_V_35_reg_3811 : STD_LOGIC_VECTOR (43 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state7_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_state11_pp0_stage2_iter2 : BOOLEAN;
    signal ap_block_state15_pp0_stage2_iter3 : BOOLEAN;
    signal ap_block_state19_pp0_stage2_iter4 : BOOLEAN;
    signal ap_block_state23_pp0_stage2_iter5 : BOOLEAN;
    signal ap_block_state27_pp0_stage2_iter6 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal p_Result_45_reg_3816 : STD_LOGIC_VECTOR (0 downto 0);
    signal is_C_side_read_reg_3821 : STD_LOGIC_VECTOR (0 downto 0);
    signal is_C_side_read_reg_3821_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal is_C_side_read_reg_3821_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal is_C_side_read_reg_3821_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal is_C_side_read_reg_3821_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal is_C_side_read_reg_3821_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_9_fu_1334_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_9_reg_3826 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln851_fu_1353_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln851_reg_3831 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln2_reg_3836 : STD_LOGIC_VECTOR (11 downto 0);
    signal ret_V_36_fu_3594_p2 : STD_LOGIC_VECTOR (41 downto 0);
    signal ret_V_36_reg_3843 : STD_LOGIC_VECTOR (41 downto 0);
    signal p_Val2_16_reg_3853 : STD_LOGIC_VECTOR (21 downto 0);
    signal p_Val2_58_reg_3858 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln68_3_fu_3600_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln68_3_reg_3863 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln68_2_fu_3606_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln68_2_reg_3868 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln68_1_fu_3612_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln68_1_reg_3873 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln68_fu_3618_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln68_reg_3878 : STD_LOGIC_VECTOR (30 downto 0);
    signal ret_V_38_fu_3624_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal ret_V_38_reg_3883 : STD_LOGIC_VECTOR (28 downto 0);
    signal trunc_ln180_3_reg_3888 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln180_2_reg_3893 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln180_1_reg_3898 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln_reg_3903 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_102_fu_1506_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Result_103_fu_1513_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Result_100_fu_1538_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Result_101_fu_1550_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln703_3_fu_1560_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal p_Result_98_fu_1570_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Result_99_fu_1582_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln703_2_fu_1592_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal p_Result_96_fu_1602_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Result_97_fu_1614_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln703_1_fu_1624_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal icmp_ln879_4_fu_1634_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_4_reg_3968 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_6_fu_1650_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_6_reg_3973 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_8_fu_1674_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_8_reg_3978 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln55_fu_1688_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln55_reg_3983 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_10_fu_1708_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_10_reg_3988 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_12_fu_1746_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_12_reg_3993 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_13_fu_1774_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_13_reg_3998 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_14_fu_1780_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_14_reg_4004 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln61_fu_1794_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln61_reg_4009 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_16_fu_1814_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_16_reg_4014 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln63_fu_1828_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln63_reg_4020 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_18_fu_1848_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_18_reg_4026 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln65_fu_1862_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln65_reg_4032 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln879_fu_1876_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln879_reg_4038 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln879_19_fu_1884_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_19_reg_4043 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln122_fu_2104_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln122_reg_4048 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln879_49_fu_2112_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_49_reg_4053 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln70_fu_2138_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln70_reg_4058 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_50_fu_2184_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_50_reg_4063 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln76_fu_2204_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln76_reg_4069 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln879_51_fu_2212_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_51_reg_4074 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_67_fu_2218_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_67_reg_4080 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_67_reg_4080_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_67_reg_4080_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_67_reg_4080_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_67_reg_4080_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_40_fu_2248_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_s_40_reg_4086 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_53_fu_2254_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_53_reg_4091 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln851_3_fu_2260_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln851_3_reg_4096 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln851_1_reg_4101 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_ln851_2_fu_2286_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln851_2_reg_4108 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln851_2_reg_4113 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln132_fu_2470_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln132_reg_4120 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln879_43_fu_2478_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_43_reg_4125 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_44_fu_2484_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_44_reg_4130 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_45_fu_2490_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_45_reg_4136 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_46_fu_2496_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_46_reg_4141 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_47_fu_2502_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_47_reg_4147 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_48_fu_2508_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_48_reg_4152 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln879_3_fu_2695_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln879_3_reg_4158 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln879_4_fu_2832_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln879_4_reg_4173 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln879_4_reg_4173_pp0_iter3_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal index_a_V_fu_2839_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal index_a_V_reg_4179 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_Val2_60_fu_2857_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal p_Val2_60_reg_4195 : STD_LOGIC_VECTOR (29 downto 0);
    signal index_p_V_fu_2879_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal index_p_V_reg_4200 : STD_LOGIC_VECTOR (9 downto 0);
    signal index_p_V_reg_4200_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_61_fu_2912_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_61_reg_4226 : STD_LOGIC_VECTOR (23 downto 0);
    signal params_a_2s_table_V_3_reg_4231 : STD_LOGIC_VECTOR (15 downto 0);
    signal params_a_3s_table_V_3_reg_4236 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_961_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal empty_42_reg_4251 : STD_LOGIC_VECTOR (18 downto 0);
    signal zext_ln215_1_fu_2932_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln215_1_reg_4256 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2926_p2 : STD_LOGIC_VECTOR (52 downto 0);
    signal ret_V_39_reg_4282 : STD_LOGIC_VECTOR (52 downto 0);
    signal p_Val2_62_fu_2987_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Val2_62_reg_4297 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Val2_38_reg_4303 : STD_LOGIC_VECTOR (11 downto 0);
    signal empty_43_reg_4309 : STD_LOGIC_VECTOR (18 downto 0);
    signal empty_44_fu_3041_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal empty_44_reg_4314 : STD_LOGIC_VECTOR (18 downto 0);
    signal params_p_2s_table_V_5_reg_4324 : STD_LOGIC_VECTOR (18 downto 0);
    signal params_p_3s_table_V_5_reg_4339 : STD_LOGIC_VECTOR (18 downto 0);
    signal ret_V_41_fu_3630_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal ret_V_41_reg_4349 : STD_LOGIC_VECTOR (30 downto 0);
    signal ret_V_42_fu_3636_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal ret_V_42_reg_4354 : STD_LOGIC_VECTOR (30 downto 0);
    signal ret_V_43_fu_3642_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal ret_V_43_reg_4359 : STD_LOGIC_VECTOR (30 downto 0);
    signal ret_V_44_fu_3648_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal ret_V_44_reg_4364 : STD_LOGIC_VECTOR (29 downto 0);
    signal p_Val2_63_fu_3159_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_63_reg_4374 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_64_fu_3165_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_64_reg_4379 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_26_reg_4384 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln700_fu_3180_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln700_reg_4389 : STD_LOGIC_VECTOR (20 downto 0);
    signal index_e_V_fu_3186_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal index_e_V_reg_4394 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_V_45_fu_3654_p2 : STD_LOGIC_VECTOR (38 downto 0);
    signal ret_V_45_reg_4411 : STD_LOGIC_VECTOR (38 downto 0);
    signal ret_V_46_fu_3660_p2 : STD_LOGIC_VECTOR (41 downto 0);
    signal ret_V_46_reg_4416 : STD_LOGIC_VECTOR (41 downto 0);
    signal ibin_V_1_reg_4421 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_48_fu_3297_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_48_reg_4436 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Val2_48_reg_4436_pp0_iter5_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal empty_46_fu_3302_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal empty_46_reg_4442 : STD_LOGIC_VECTOR (20 downto 0);
    signal empty_45_fu_3329_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal empty_45_reg_4462 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_Val2_50_reg_4467 : STD_LOGIC_VECTOR (14 downto 0);
    signal params_e_2s_table_V_5_reg_4477 : STD_LOGIC_VECTOR (20 downto 0);
    signal params_e_3s_table_V_5_reg_4487 : STD_LOGIC_VECTOR (18 downto 0);
    signal ret_V_48_fu_3666_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal ret_V_48_reg_4492 : STD_LOGIC_VECTOR (32 downto 0);
    signal ret_V_49_fu_3672_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal ret_V_49_reg_4497 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_13_reg_4502 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Result_89_fu_3361_p4 : STD_LOGIC_VECTOR (53 downto 0);
    signal p_Val2_42_fu_3388_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_Val2_42_reg_4512 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_11_reg_4517 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_Val2_65_fu_3414_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_65_reg_4522 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Result_93_fu_3420_p4 : STD_LOGIC_VECTOR (53 downto 0);
    signal ret_V_50_fu_3678_p2 : STD_LOGIC_VECTOR (38 downto 0);
    signal ret_V_50_reg_4532 : STD_LOGIC_VECTOR (38 downto 0);
    signal p_Result_95_fu_3435_p7 : STD_LOGIC_VECTOR (53 downto 0);
    signal corr_V_1_reg_4542 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Result_19_fu_3567_p11 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_p_Val2_12_reg_815 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_phi_reg_pp0_iter1_p_Val2_12_reg_815 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_phi_reg_pp0_iter2_p_Val2_12_reg_815 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_phi_reg_pp0_iter1_empty_reg_833 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_reg_pp0_iter2_empty_reg_833 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_reg_pp0_iter1_empty_39_reg_850 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter2_empty_39_reg_850 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_reg_pp0_iter0_p_Val2_11_reg_868 : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_phi_reg_pp0_iter1_p_Val2_11_reg_868 : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_phi_reg_pp0_iter2_p_Val2_11_reg_868 : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_phi_reg_pp0_iter1_do_2s_assign_reg_885 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_do_2s_assign_reg_885 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_p_Val2_59_reg_908 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter2_p_Val2_59_reg_908 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter3_p_Val2_59_reg_908 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter4_p_Val2_59_reg_908 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter5_p_Val2_59_reg_908 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter6_p_Val2_59_reg_908 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln544_fu_1405_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln544_14_fu_2734_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal zext_ln544_15_fu_2756_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_2_fu_2847_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal zext_ln544_3_fu_2894_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal zext_ln544_5_fu_2906_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_7_fu_2941_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_9_fu_2953_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_6_fu_2975_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_4_fu_3049_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_8_fu_3059_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_13_fu_3199_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_11_fu_3232_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_1_fu_3310_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_12_fu_3319_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln544_10_fu_3337_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage2_01001 : BOOLEAN;
    signal ap_block_pp0_stage3_01001 : BOOLEAN;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal ap_block_pp0_stage1_01001 : BOOLEAN;
    signal grp_fu_961_p0 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_5_fu_1023_p4 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_V_2_fu_999_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_fu_1147_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_6_fu_1033_p4 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_V_3_fu_1007_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_1_fu_1159_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_7_fu_1043_p4 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_V_4_fu_1015_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_2_fu_1171_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal data_valid_out_V_1_fu_1177_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal data_valid_inn_V_1_fu_1153_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln135_fu_1183_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal data_valid_mid_V_2_fu_1165_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_8_fu_1083_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_9_fu_1091_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_10_fu_1099_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1_fu_1235_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln728_1_fu_1245_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal z_out_V_fu_1127_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_57_fu_1291_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal p_Result_104_fu_1309_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal xs_V_1_fu_1318_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Result_105_fu_1324_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln851_fu_1341_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Result_12_fu_1345_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln851_fu_1387_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_Result_46_fu_1380_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln851_fu_1392_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal ibin_V_fu_1398_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_9_fu_1410_p4 : STD_LOGIC_VECTOR (21 downto 0);
    signal lhs_V_fu_1419_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal shl_ln_fu_1373_p3 : STD_LOGIC_VECTOR (22 downto 0);
    signal ret_V_37_fu_1427_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_4_fu_1532_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_5_fu_1542_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln708_2_fu_1503_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln708_1_fu_1500_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal deflection_V_2_fu_1554_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_2_fu_1564_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_3_fu_1574_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln708_fu_1497_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal deflection_V_1_fu_1586_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_fu_1596_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_1_fu_1606_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal deflection_V_fu_1618_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln879_5_fu_1640_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln879_fu_1646_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln53_fu_1656_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln879_7_fu_1668_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln55_1_fu_1680_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln53_fu_1664_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln879_9_fu_1702_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln57_fu_1722_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln57_1_fu_1714_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln55_fu_1694_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln57_fu_1728_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln879_11_fu_1740_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln59_fu_1760_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln59_1_fu_1752_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln57_fu_1736_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln61_1_fu_1786_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln59_fu_1766_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln879_15_fu_1808_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln63_1_fu_1820_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln61_fu_1800_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln879_17_fu_1842_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_1_fu_1854_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln63_fu_1834_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln879_3_fu_1628_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln65_fu_1868_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln879_20_fu_1890_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_22_fu_1906_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_21_fu_1900_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln112_fu_1920_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln112_1_fu_1912_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln879_2_fu_1896_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln112_fu_1926_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln879_24_fu_1944_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_23_fu_1938_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln114_fu_1958_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln114_1_fu_1950_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln112_fu_1934_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln879_26_fu_1978_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_25_fu_1972_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln116_fu_1992_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln116_1_fu_1984_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln114_fu_1964_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln116_fu_1998_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln879_28_fu_2016_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_27_fu_2010_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln118_fu_2030_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln118_1_fu_2022_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln116_fu_2006_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln879_30_fu_2050_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_29_fu_2044_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln120_fu_2064_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln120_1_fu_2056_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln118_fu_2036_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln879_32_fu_2084_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_31_fu_2078_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln122_fu_2098_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln122_1_fu_2090_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln120_fu_2070_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln68_fu_2118_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln70_1_fu_2130_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln68_4_fu_2126_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln72_1_fu_2152_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln70_fu_2144_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln74_1_fu_2168_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln72_fu_2160_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln76_fu_2198_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln76_1_fu_2190_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln74_fu_2176_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln703_fu_2226_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal p_Val2_19_fu_2232_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_s_fu_2240_p3 : STD_LOGIC_VECTOR (37 downto 0);
    signal trunc_ln851_4_fu_2274_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_15_fu_2278_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln879_34_fu_2311_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_33_fu_2305_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln124_fu_2325_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln124_1_fu_2317_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln124_fu_2331_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln879_36_fu_2348_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_35_fu_2342_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln126_fu_2362_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln126_1_fu_2354_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln124_fu_2338_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln879_38_fu_2382_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_37_fu_2376_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln128_fu_2396_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln128_1_fu_2388_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln126_fu_2368_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln879_40_fu_2416_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_39_fu_2410_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln130_fu_2430_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln130_1_fu_2422_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln128_fu_2402_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln879_42_fu_2450_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_41_fu_2444_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln132_fu_2464_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln132_1_fu_2456_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln130_fu_2436_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln78_1_fu_2514_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln80_1_fu_2527_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln78_fu_2521_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln82_1_fu_2541_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln80_fu_2534_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln82_fu_2548_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln879_1_fu_2302_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln879_1_fu_2555_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln85_fu_2566_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln87_1_fu_2577_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln85_fu_2573_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln89_1_fu_2591_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln87_fu_2584_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln91_fu_2612_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln91_1_fu_2605_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln89_fu_2598_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal or_ln93_fu_2631_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln93_1_fu_2624_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln91_fu_2616_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln95_1_fu_2643_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln93_fu_2635_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln97_1_fu_2657_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln95_fu_2650_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal and_ln879_fu_2671_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln97_fu_2664_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal xor_ln879_fu_2684_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln879_1_fu_2689_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln879_3_fu_2562_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln879_2_fu_2676_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_Result_14_fu_2703_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln851_1_fu_2710_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln851_1_fu_2716_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln851_1_fu_2721_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal ibin_V_2_fu_2728_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln851_2_fu_2739_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal select_ln851_2_fu_2744_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal ibin_V_3_fu_2750_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln134_fu_2768_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln134_1_fu_2761_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln136_fu_2786_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln136_1_fu_2779_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln134_fu_2772_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal or_ln138_fu_2805_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln138_1_fu_2798_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln136_fu_2790_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln138_fu_2809_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal sel_tmp5_fu_2821_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln879_2_fu_2827_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln138_fu_2817_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln24_fu_2853_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal shl_ln1_fu_2868_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln214_1_fu_2875_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln214_fu_2865_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ret_V_22_fu_2889_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ret_V_23_fu_2900_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln203_fu_2885_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_fu_2926_p0 : STD_LOGIC_VECTOR (29 downto 0);
    signal ret_V_25_fu_2935_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_27_fu_2947_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_s_38_fu_2959_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal ret_V_24_fu_2970_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln703_fu_2966_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal phimod_V_1_fu_2981_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln728_fu_3003_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal trunc_ln728_fu_3006_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal empty_41_fu_3009_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal zext_ln703_1_cast_fu_2994_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal rhs_V_fu_3017_p3 : STD_LOGIC_VECTOR (25 downto 0);
    signal ret_V_40_fu_3025_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal ret_V_26_fu_3054_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal t_V_fu_3080_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal grp_fu_3092_p0 : STD_LOGIC_VECTOR (34 downto 0);
    signal grp_fu_3092_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal p_Val2_29_fu_3098_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Val2_27_fu_3110_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Val2_26_fu_3120_p3 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Result_107_fu_3128_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_51_cast_fu_3116_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Result_108_fu_3137_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_53_cast_fu_3106_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_7_fu_3146_p4 : STD_LOGIC_VECTOR (20 downto 0);
    signal sext_ln703_4_fu_3155_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal ret_V_30_fu_3193_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_3092_p2 : STD_LOGIC_VECTOR (66 downto 0);
    signal ret_V_28_fu_3227_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_8_fu_3242_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal rhs_V_1_fu_3251_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal tmp_10_fu_3264_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal rhs_V_2_fu_3273_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln700_1_fu_3259_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal ret_V_47_fu_3281_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal corr_V_fu_3287_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln203_4_fu_3238_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal ret_V_29_fu_3314_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln203_2_fu_3325_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal sext_ln203_3_fu_3374_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_Val2_43_fu_3377_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal sext_ln203_1_fu_3370_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_Result_109_fu_3396_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_Val2_74_cast_fu_3384_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_12_fu_3452_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal rhs_V_3_fu_3461_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal add_ln700_2_fu_3448_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal ret_V_51_fu_3469_p2 : STD_LOGIC_VECTOR (20 downto 0);
    signal p_Val2_51_fu_3485_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln718_fu_3510_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal r_fu_3514_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_fu_3502_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_fu_3526_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln412_fu_3520_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln415_fu_3534_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln415_fu_3540_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ptcalc_pt_V_fu_3492_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln708_3_fu_3489_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal ptcalc_eta_V_fu_3550_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ptcalc_eta_V_2_fu_3556_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln256_fu_3563_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal p_Val2_66_fu_3544_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_V_35_fu_3587_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_36_fu_3594_p0 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln68_3_fu_3600_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln68_3_fu_3600_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln68_2_fu_3606_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln68_2_fu_3606_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln68_1_fu_3612_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln68_1_fu_3612_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln68_fu_3618_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln68_fu_3618_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ret_V_38_fu_3624_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal ret_V_41_fu_3630_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1352_fu_3068_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal ret_V_42_fu_3636_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal ret_V_43_fu_3642_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal ret_V_44_fu_3648_p0 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln1352_3_fu_3077_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal ret_V_44_fu_3648_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_48_fu_3666_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln1352_5_fu_3345_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal ret_V_49_fu_3672_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal ret_V_50_fu_3678_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_2926_ce : STD_LOGIC;
    signal grp_fu_3092_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to6 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_idle_pp0_0to5 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal grp_fu_2926_p00 : STD_LOGIC_VECTOR (52 downto 0);
    signal grp_fu_3092_p10 : STD_LOGIC_VECTOR (66 downto 0);
    signal mul_ln68_1_fu_3612_p10 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln68_2_fu_3606_p10 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln68_3_fu_3600_p10 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln68_fu_3618_p10 : STD_LOGIC_VECTOR (30 downto 0);
    signal ret_V_38_fu_3624_p10 : STD_LOGIC_VECTOR (28 downto 0);
    signal ret_V_50_fu_3678_p10 : STD_LOGIC_VECTOR (38 downto 0);
    signal ap_condition_559 : BOOLEAN;
    signal ap_condition_566 : BOOLEAN;
    signal ap_condition_571 : BOOLEAN;
    signal ap_condition_576 : BOOLEAN;
    signal ap_condition_912 : BOOLEAN;

    component ptcalc_top_mul_30lbW IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (29 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (52 downto 0) );
    end component;


    component ptcalc_top_mul_35mb6 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (34 downto 0);
        din1 : IN STD_LOGIC_VECTOR (32 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (66 downto 0) );
    end component;


    component ptcalc_top_mul_muncg IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (27 downto 0);
        dout : OUT STD_LOGIC_VECTOR (43 downto 0) );
    end component;


    component ptcalc_top_mul_muocq IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (25 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (41 downto 0) );
    end component;


    component ptcalc_top_mul_mupcA IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component ptcalc_top_mul_muqcK IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (21 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        dout : OUT STD_LOGIC_VECTOR (28 downto 0) );
    end component;


    component ptcalc_top_mul_murcU IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (18 downto 0);
        din1 : IN STD_LOGIC_VECTOR (11 downto 0);
        dout : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component ptcalc_top_mul_musc4 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (14 downto 0);
        din1 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;


    component ptcalc_top_mul_mutde IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (23 downto 0);
        din1 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (38 downto 0) );
    end component;


    component ptcalc_top_mul_muudo IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (23 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (41 downto 0) );
    end component;


    component ptcalc_top_mul_muvdy IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (20 downto 0);
        din1 : IN STD_LOGIC_VECTOR (11 downto 0);
        dout : OUT STD_LOGIC_VECTOR (32 downto 0) );
    end component;


    component ptcalc_top_mul_muwdI IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (23 downto 0);
        din1 : IN STD_LOGIC_VECTOR (14 downto 0);
        dout : OUT STD_LOGIC_VECTOR (38 downto 0) );
    end component;


    component ptcalc_top_rsp_tabkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;


    component ptcalc_top_eta_tacud IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component ptcalc_top_paramsdEe IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component ptcalc_top_paramseOg IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (18 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component ptcalc_top_paramsfYi IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (20 downto 0) );
    end component;


    component ptcalc_top_paramsg8j IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component ptcalc_top_paramshbi IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (18 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component ptcalc_top_paramsibs IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (18 downto 0) );
    end component;


    component ptcalc_top_inv_tajbC IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;


    component ptcalc_top_inv_takbM IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (22 downto 0) );
    end component;



begin
    rsp_table_V_U : component ptcalc_top_rsp_tabkb
    generic map (
        DataWidth => 7,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => rsp_table_V_address0,
        ce0 => rsp_table_V_ce0,
        q0 => rsp_table_V_q0);

    eta_table_V_U : component ptcalc_top_eta_tacud
    generic map (
        DataWidth => 15,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => eta_table_V_address0,
        ce0 => eta_table_V_ce0,
        q0 => eta_table_V_q0);

    params_a_2s_table_V_U : component ptcalc_top_paramsdEe
    generic map (
        DataWidth => 16,
        AddressRange => 86,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => params_a_2s_table_V_address0,
        ce0 => params_a_2s_table_V_ce0,
        q0 => params_a_2s_table_V_q0);

    params_p_2s_table_V_U : component ptcalc_top_paramseOg
    generic map (
        DataWidth => 19,
        AddressRange => 258,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => params_p_2s_table_V_address0,
        ce0 => params_p_2s_table_V_ce0,
        q0 => params_p_2s_table_V_q0,
        address1 => params_p_2s_table_V_address1,
        ce1 => params_p_2s_table_V_ce1,
        q1 => params_p_2s_table_V_q1);

    params_e_2s_table_V_U : component ptcalc_top_paramsfYi
    generic map (
        DataWidth => 21,
        AddressRange => 172,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => params_e_2s_table_V_address0,
        ce0 => params_e_2s_table_V_ce0,
        q0 => params_e_2s_table_V_q0);

    params_a_3s_table_V_U : component ptcalc_top_paramsg8j
    generic map (
        DataWidth => 24,
        AddressRange => 60,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => params_a_3s_table_V_address0,
        ce0 => params_a_3s_table_V_ce0,
        q0 => params_a_3s_table_V_q0);

    params_p_3s_table_V_U : component ptcalc_top_paramshbi
    generic map (
        DataWidth => 19,
        AddressRange => 180,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => params_p_3s_table_V_address0,
        ce0 => params_p_3s_table_V_ce0,
        q0 => params_p_3s_table_V_q0,
        address1 => params_p_3s_table_V_address1,
        ce1 => params_p_3s_table_V_ce1,
        q1 => params_p_3s_table_V_q1);

    params_e_3s_table_V_U : component ptcalc_top_paramsibs
    generic map (
        DataWidth => 19,
        AddressRange => 120,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => params_e_3s_table_V_address0,
        ce0 => params_e_3s_table_V_ce0,
        q0 => params_e_3s_table_V_q0);

    inv_table_2_V_U : component ptcalc_top_inv_tajbC
    generic map (
        DataWidth => 30,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inv_table_2_V_address0,
        ce0 => inv_table_2_V_ce0,
        q0 => inv_table_2_V_q0);

    inv_table_V_U : component ptcalc_top_inv_takbM
    generic map (
        DataWidth => 23,
        AddressRange => 4096,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inv_table_V_address0,
        ce0 => inv_table_V_ce0,
        q0 => inv_table_V_q0);

    ptcalc_top_mul_30lbW_U1 : component ptcalc_top_mul_30lbW
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 30,
        din1_WIDTH => 24,
        dout_WIDTH => 53)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2926_p0,
        din1 => p_Val2_61_reg_4226,
        ce => grp_fu_2926_ce,
        dout => grp_fu_2926_p2);

    ptcalc_top_mul_35mb6_U2 : component ptcalc_top_mul_35mb6
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 35,
        din1_WIDTH => 33,
        dout_WIDTH => 67)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_3092_p0,
        din1 => grp_fu_3092_p1,
        ce => grp_fu_3092_ce,
        dout => grp_fu_3092_p2);

    ptcalc_top_mul_muncg_U3 : component ptcalc_top_mul_muncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 28,
        dout_WIDTH => 44)
    port map (
        din0 => ret_V_35_fu_3587_p0,
        din1 => p_Val2_57_fu_1291_p3,
        dout => ret_V_35_fu_3587_p2);

    ptcalc_top_mul_muocq_U4 : component ptcalc_top_mul_muocq
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 26,
        din1_WIDTH => 16,
        dout_WIDTH => 42)
    port map (
        din0 => ret_V_36_fu_3594_p0,
        din1 => p_Result_104_fu_1309_p4,
        dout => ret_V_36_fu_3594_p2);

    ptcalc_top_mul_mupcA_U5 : component ptcalc_top_mul_mupcA
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 31)
    port map (
        din0 => mul_ln68_3_fu_3600_p0,
        din1 => mul_ln68_3_fu_3600_p1,
        dout => mul_ln68_3_fu_3600_p2);

    ptcalc_top_mul_mupcA_U6 : component ptcalc_top_mul_mupcA
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 31)
    port map (
        din0 => mul_ln68_2_fu_3606_p0,
        din1 => mul_ln68_2_fu_3606_p1,
        dout => mul_ln68_2_fu_3606_p2);

    ptcalc_top_mul_mupcA_U7 : component ptcalc_top_mul_mupcA
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 31)
    port map (
        din0 => mul_ln68_1_fu_3612_p0,
        din1 => mul_ln68_1_fu_3612_p1,
        dout => mul_ln68_1_fu_3612_p2);

    ptcalc_top_mul_mupcA_U8 : component ptcalc_top_mul_mupcA
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 31)
    port map (
        din0 => mul_ln68_fu_3618_p0,
        din1 => mul_ln68_fu_3618_p1,
        dout => mul_ln68_fu_3618_p2);

    ptcalc_top_mul_muqcK_U9 : component ptcalc_top_mul_muqcK
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 22,
        din1_WIDTH => 7,
        dout_WIDTH => 29)
    port map (
        din0 => p_Val2_16_reg_3853,
        din1 => ret_V_38_fu_3624_p1,
        dout => ret_V_38_fu_3624_p2);

    ptcalc_top_mul_murcU_U10 : component ptcalc_top_mul_murcU
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 12,
        dout_WIDTH => 31)
    port map (
        din0 => empty_42_reg_4251,
        din1 => ret_V_41_fu_3630_p1,
        dout => ret_V_41_fu_3630_p2);

    ptcalc_top_mul_murcU_U11 : component ptcalc_top_mul_murcU
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 12,
        dout_WIDTH => 31)
    port map (
        din0 => empty_43_reg_4309,
        din1 => ret_V_42_fu_3636_p1,
        dout => ret_V_42_fu_3636_p2);

    ptcalc_top_mul_murcU_U12 : component ptcalc_top_mul_murcU
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 12,
        dout_WIDTH => 31)
    port map (
        din0 => empty_44_reg_4314,
        din1 => ret_V_43_fu_3642_p1,
        dout => ret_V_43_fu_3642_p2);

    ptcalc_top_mul_musc4_U13 : component ptcalc_top_mul_musc4
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 15,
        din1_WIDTH => 15,
        dout_WIDTH => 30)
    port map (
        din0 => ret_V_44_fu_3648_p0,
        din1 => ret_V_44_fu_3648_p1,
        dout => ret_V_44_fu_3648_p2);

    ptcalc_top_mul_mutde_U14 : component ptcalc_top_mul_mutde
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 15,
        dout_WIDTH => 39)
    port map (
        din0 => p_Val2_63_reg_4374,
        din1 => p_Val2_62_reg_4297,
        dout => ret_V_45_fu_3654_p2);

    ptcalc_top_mul_muudo_U15 : component ptcalc_top_mul_muudo
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 16,
        dout_WIDTH => 42)
    port map (
        din0 => p_Val2_64_reg_4379,
        din1 => tmp_26_reg_4384,
        dout => ret_V_46_fu_3660_p2);

    ptcalc_top_mul_muvdy_U16 : component ptcalc_top_mul_muvdy
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 21,
        din1_WIDTH => 12,
        dout_WIDTH => 33)
    port map (
        din0 => empty_45_reg_4462,
        din1 => ret_V_48_fu_3666_p1,
        dout => ret_V_48_fu_3666_p2);

    ptcalc_top_mul_muvdy_U17 : component ptcalc_top_mul_muvdy
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 21,
        din1_WIDTH => 12,
        dout_WIDTH => 33)
    port map (
        din0 => empty_46_reg_4442,
        din1 => ret_V_49_fu_3672_p1,
        dout => ret_V_49_fu_3672_p2);

    ptcalc_top_mul_muwdI_U18 : component ptcalc_top_mul_muwdI
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 15,
        dout_WIDTH => 39)
    port map (
        din0 => p_Val2_65_reg_4522,
        din1 => ret_V_50_fu_3678_p1,
        dout => ret_V_50_fu_3678_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
                    ap_enable_reg_pp0_iter0_reg <= ap_start;
                end if;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                    ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
                end if;
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter2_do_2s_assign_reg_885_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (p_Result_94_reg_3752_pp0_iter1_reg = ap_const_lv3_3) and (ret_V_3_reg_3729_pp0_iter1_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (p_Result_94_reg_3752_pp0_iter1_reg = ap_const_lv3_5) and (ret_V_3_reg_3729_pp0_iter1_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (p_Result_94_reg_3752_pp0_iter1_reg = ap_const_lv3_6) and (ret_V_3_reg_3729_pp0_iter1_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)))) then
                ap_phi_reg_pp0_iter2_do_2s_assign_reg_885 <= ap_const_lv1_1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (p_Result_94_reg_3752_pp0_iter1_reg = ap_const_lv3_7) and (ret_V_3_reg_3729_pp0_iter1_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter2_do_2s_assign_reg_885 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter2_do_2s_assign_reg_885 <= ap_phi_reg_pp0_iter1_do_2s_assign_reg_885;
            end if;
        end if;
    end process;

    ap_phi_reg_pp0_iter2_empty_39_reg_850_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_912)) then
                if ((ap_const_boolean_1 = ap_condition_576)) then
                    ap_phi_reg_pp0_iter2_empty_39_reg_850 <= p_Result_96_fu_1602_p1;
                elsif ((ap_const_boolean_1 = ap_condition_571)) then
                    ap_phi_reg_pp0_iter2_empty_39_reg_850 <= p_Result_98_fu_1570_p1;
                elsif ((ap_const_boolean_1 = ap_condition_566)) then
                    ap_phi_reg_pp0_iter2_empty_39_reg_850 <= p_Result_100_fu_1538_p1;
                elsif ((ap_const_boolean_1 = ap_condition_559)) then
                    ap_phi_reg_pp0_iter2_empty_39_reg_850 <= p_Result_102_fu_1506_p4;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then
                    ap_phi_reg_pp0_iter2_empty_39_reg_850 <= ap_phi_reg_pp0_iter1_empty_39_reg_850;
                end if;
            end if;
        end if;
    end process;

    ap_phi_reg_pp0_iter2_empty_reg_833_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_912)) then
                if ((ap_const_boolean_1 = ap_condition_576)) then
                    ap_phi_reg_pp0_iter2_empty_reg_833 <= p_Result_97_fu_1614_p1;
                elsif ((ap_const_boolean_1 = ap_condition_571)) then
                    ap_phi_reg_pp0_iter2_empty_reg_833 <= p_Result_99_fu_1582_p1;
                elsif ((ap_const_boolean_1 = ap_condition_566)) then
                    ap_phi_reg_pp0_iter2_empty_reg_833 <= p_Result_101_fu_1550_p1;
                elsif ((ap_const_boolean_1 = ap_condition_559)) then
                    ap_phi_reg_pp0_iter2_empty_reg_833 <= p_Result_103_fu_1513_p4;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then
                    ap_phi_reg_pp0_iter2_empty_reg_833 <= ap_phi_reg_pp0_iter1_empty_reg_833;
                end if;
            end if;
        end if;
    end process;

    ap_phi_reg_pp0_iter2_p_Val2_11_reg_868_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_912)) then
                if ((ap_const_boolean_1 = ap_condition_576)) then
                    ap_phi_reg_pp0_iter2_p_Val2_11_reg_868 <= sext_ln703_1_fu_1624_p1;
                elsif ((ap_const_boolean_1 = ap_condition_571)) then
                    ap_phi_reg_pp0_iter2_p_Val2_11_reg_868 <= sext_ln703_2_fu_1592_p1;
                elsif ((ap_const_boolean_1 = ap_condition_566)) then
                    ap_phi_reg_pp0_iter2_p_Val2_11_reg_868 <= sext_ln703_3_fu_1560_p1;
                elsif ((ap_const_boolean_1 = ap_condition_559)) then
                    ap_phi_reg_pp0_iter2_p_Val2_11_reg_868 <= ret_V_38_reg_3883(27 downto 6);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then
                    ap_phi_reg_pp0_iter2_p_Val2_11_reg_868 <= ap_phi_reg_pp0_iter1_p_Val2_11_reg_868;
                end if;
            end if;
        end if;
    end process;

    ap_phi_reg_pp0_iter2_p_Val2_12_reg_815_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_912)) then
                if ((ap_const_boolean_1 = ap_condition_576)) then
                    ap_phi_reg_pp0_iter2_p_Val2_12_reg_815 <= trunc_ln_reg_3903;
                elsif ((ap_const_boolean_1 = ap_condition_571)) then
                    ap_phi_reg_pp0_iter2_p_Val2_12_reg_815 <= trunc_ln180_1_reg_3898;
                elsif ((ap_const_boolean_1 = ap_condition_566)) then
                    ap_phi_reg_pp0_iter2_p_Val2_12_reg_815 <= trunc_ln180_2_reg_3893;
                elsif ((ap_const_boolean_1 = ap_condition_559)) then
                    ap_phi_reg_pp0_iter2_p_Val2_12_reg_815 <= trunc_ln180_3_reg_3888;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then
                    ap_phi_reg_pp0_iter2_p_Val2_12_reg_815 <= ap_phi_reg_pp0_iter1_p_Val2_12_reg_815;
                end if;
            end if;
        end if;
    end process;

    ap_phi_reg_pp0_iter2_p_Val2_59_reg_908_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (p_Result_94_reg_3752_pp0_iter1_reg = ap_const_lv3_3) and (ret_V_3_reg_3729_pp0_iter1_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (p_Result_94_reg_3752_pp0_iter1_reg = ap_const_lv3_5) and (ret_V_3_reg_3729_pp0_iter1_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (p_Result_94_reg_3752_pp0_iter1_reg = ap_const_lv3_6) and (ret_V_3_reg_3729_pp0_iter1_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)))) then
                ap_phi_reg_pp0_iter2_p_Val2_59_reg_908 <= ap_const_lv2_2;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (p_Result_94_reg_3752_pp0_iter1_reg = ap_const_lv3_7) and (ret_V_3_reg_3729_pp0_iter1_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter2_p_Val2_59_reg_908 <= ap_const_lv2_3;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter2_p_Val2_59_reg_908 <= ap_phi_reg_pp0_iter1_p_Val2_59_reg_908;
            end if;
        end if;
    end process;

    pl2ptcalc_V_0_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    ptcalc2mtc_V_1_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ptcalc2mtc_V_1_vld_reg = ap_const_logic_0) and (ptcalc2mtc_V_1_vld_in = ap_const_logic_1))) then
                ptcalc2mtc_V_1_vld_reg <= ap_const_logic_1;
            elsif (((ptcalc2mtc_V_1_vld_in = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1) and (ptcalc2mtc_V_1_vld_reg = ap_const_logic_1))) then
                ptcalc2mtc_V_1_vld_reg <= ap_const_logic_0;
            end if;
        end if;
    end process;

    sf2ptcalc_inn_V_0_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    sf2ptcalc_mid_V_0_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    sf2ptcalc_out_V_0_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((p_Result_94_reg_3752_pp0_iter3_reg = ap_const_lv3_0)) and (ret_V_3_reg_3729_pp0_iter3_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                add_ln700_reg_4389 <= add_ln700_fu_3180_p2;
                p_Val2_63_reg_4374 <= p_Val2_63_fu_3159_p2;
                p_Val2_64_reg_4379 <= p_Val2_64_fu_3165_p2;
                tmp_26_reg_4384 <= ret_V_44_reg_4364(29 downto 14);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter1_p_Val2_11_reg_868 <= ap_phi_reg_pp0_iter0_p_Val2_11_reg_868;
                ap_phi_reg_pp0_iter1_p_Val2_12_reg_815 <= ap_phi_reg_pp0_iter0_p_Val2_12_reg_815;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter3_p_Val2_59_reg_908 <= ap_phi_reg_pp0_iter2_p_Val2_59_reg_908;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter4_p_Val2_59_reg_908 <= ap_phi_reg_pp0_iter3_p_Val2_59_reg_908;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter5_p_Val2_59_reg_908 <= ap_phi_reg_pp0_iter4_p_Val2_59_reg_908;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1))) then
                ap_phi_reg_pp0_iter6_p_Val2_59_reg_908 <= ap_phi_reg_pp0_iter5_p_Val2_59_reg_908;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((p_Result_94_reg_3752_pp0_iter5_reg = ap_const_lv3_0)) and (ret_V_3_reg_3729_pp0_iter5_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter5_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                corr_V_1_reg_4542 <= ret_V_51_fu_3469_p2(20 downto 9);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ret_V_3_fu_1189_p2 = ap_const_lv1_1) and (tmp_V_fu_981_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                data_valid_mid_V_reg_3740 <= data_valid_mid_V_fu_1201_p2;
                p_Repl2_14_reg_3746 <= p_Repl2_14_fu_1207_p2;
                p_Repl2_s_reg_3734 <= p_Repl2_s_fu_1195_p2;
                p_Result_94_reg_3752 <= p_Result_94_fu_1213_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                data_valid_mid_V_reg_3740_pp0_iter1_reg <= data_valid_mid_V_reg_3740;
                data_valid_mid_V_reg_3740_pp0_iter2_reg <= data_valid_mid_V_reg_3740_pp0_iter1_reg;
                data_valid_mid_V_reg_3740_pp0_iter3_reg <= data_valid_mid_V_reg_3740_pp0_iter2_reg;
                data_valid_mid_V_reg_3740_pp0_iter4_reg <= data_valid_mid_V_reg_3740_pp0_iter3_reg;
                data_valid_mid_V_reg_3740_pp0_iter5_reg <= data_valid_mid_V_reg_3740_pp0_iter4_reg;
                do_2s_assign_reg_885_pp0_iter3_reg <= do_2s_assign_reg_885;
                do_2s_assign_reg_885_pp0_iter4_reg <= do_2s_assign_reg_885_pp0_iter3_reg;
                do_2s_assign_reg_885_pp0_iter5_reg <= do_2s_assign_reg_885_pp0_iter4_reg;
                p_Repl2_14_reg_3746_pp0_iter1_reg <= p_Repl2_14_reg_3746;
                p_Repl2_14_reg_3746_pp0_iter2_reg <= p_Repl2_14_reg_3746_pp0_iter1_reg;
                p_Repl2_14_reg_3746_pp0_iter3_reg <= p_Repl2_14_reg_3746_pp0_iter2_reg;
                p_Repl2_14_reg_3746_pp0_iter4_reg <= p_Repl2_14_reg_3746_pp0_iter3_reg;
                p_Repl2_14_reg_3746_pp0_iter5_reg <= p_Repl2_14_reg_3746_pp0_iter4_reg;
                p_Repl2_s_reg_3734_pp0_iter1_reg <= p_Repl2_s_reg_3734;
                p_Repl2_s_reg_3734_pp0_iter2_reg <= p_Repl2_s_reg_3734_pp0_iter1_reg;
                p_Repl2_s_reg_3734_pp0_iter3_reg <= p_Repl2_s_reg_3734_pp0_iter2_reg;
                p_Repl2_s_reg_3734_pp0_iter4_reg <= p_Repl2_s_reg_3734_pp0_iter3_reg;
                p_Repl2_s_reg_3734_pp0_iter5_reg <= p_Repl2_s_reg_3734_pp0_iter4_reg;
                p_Result_90_reg_3697_pp0_iter1_reg <= p_Result_90_reg_3697;
                p_Result_91_reg_3702_pp0_iter1_reg <= p_Result_91_reg_3702;
                p_Result_92_reg_3707_pp0_iter1_reg <= p_Result_92_reg_3707;
                p_Result_94_reg_3752_pp0_iter1_reg <= p_Result_94_reg_3752;
                p_Result_94_reg_3752_pp0_iter2_reg <= p_Result_94_reg_3752_pp0_iter1_reg;
                p_Result_94_reg_3752_pp0_iter3_reg <= p_Result_94_reg_3752_pp0_iter2_reg;
                p_Result_94_reg_3752_pp0_iter4_reg <= p_Result_94_reg_3752_pp0_iter3_reg;
                p_Result_94_reg_3752_pp0_iter5_reg <= p_Result_94_reg_3752_pp0_iter4_reg;
                reg_969_pp0_iter1_reg <= reg_969;
                reg_973_pp0_iter1_reg <= reg_973;
                reg_977_pp0_iter1_reg <= reg_977;
                ret_V_3_reg_3729_pp0_iter1_reg <= ret_V_3_reg_3729;
                ret_V_3_reg_3729_pp0_iter2_reg <= ret_V_3_reg_3729_pp0_iter1_reg;
                ret_V_3_reg_3729_pp0_iter3_reg <= ret_V_3_reg_3729_pp0_iter2_reg;
                ret_V_3_reg_3729_pp0_iter4_reg <= ret_V_3_reg_3729_pp0_iter3_reg;
                ret_V_3_reg_3729_pp0_iter5_reg <= ret_V_3_reg_3729_pp0_iter4_reg;
                tmp_6_reg_3724_pp0_iter1_reg <= tmp_6_reg_3724;
                tmp_6_reg_3724_pp0_iter2_reg <= tmp_6_reg_3724_pp0_iter1_reg;
                tmp_6_reg_3724_pp0_iter3_reg <= tmp_6_reg_3724_pp0_iter2_reg;
                tmp_V_1_reg_3689 <= pl2ptcalc_V_0_data_reg(56 downto 36);
                tmp_V_1_reg_3689_pp0_iter1_reg <= tmp_V_1_reg_3689;
                tmp_V_1_reg_3689_pp0_iter2_reg <= tmp_V_1_reg_3689_pp0_iter1_reg;
                tmp_V_1_reg_3689_pp0_iter3_reg <= tmp_V_1_reg_3689_pp0_iter2_reg;
                tmp_V_1_reg_3689_pp0_iter4_reg <= tmp_V_1_reg_3689_pp0_iter3_reg;
                tmp_V_1_reg_3689_pp0_iter5_reg <= tmp_V_1_reg_3689_pp0_iter4_reg;
                tmp_V_reg_3684 <= pl2ptcalc_V_0_data_reg(62 downto 62);
                tmp_V_reg_3684_pp0_iter1_reg <= tmp_V_reg_3684;
                tmp_V_reg_3684_pp0_iter2_reg <= tmp_V_reg_3684_pp0_iter1_reg;
                tmp_V_reg_3684_pp0_iter3_reg <= tmp_V_reg_3684_pp0_iter2_reg;
                tmp_V_reg_3684_pp0_iter4_reg <= tmp_V_reg_3684_pp0_iter3_reg;
                tmp_V_reg_3684_pp0_iter5_reg <= tmp_V_reg_3684_pp0_iter4_reg;
                trunc_ln647_1_reg_3806_pp0_iter1_reg <= trunc_ln647_1_reg_3806;
                trunc_ln647_2_reg_3791_pp0_iter1_reg <= trunc_ln647_2_reg_3791;
                trunc_ln647_3_reg_3796_pp0_iter1_reg <= trunc_ln647_3_reg_3796;
                trunc_ln647_4_reg_3781_pp0_iter1_reg <= trunc_ln647_4_reg_3781;
                trunc_ln647_5_reg_3786_pp0_iter1_reg <= trunc_ln647_5_reg_3786;
                trunc_ln647_6_reg_3756_pp0_iter1_reg <= trunc_ln647_6_reg_3756;
                trunc_ln647_7_reg_3761_pp0_iter1_reg <= trunc_ln647_7_reg_3761;
                trunc_ln647_8_reg_3766_pp0_iter1_reg <= trunc_ln647_8_reg_3766;
                trunc_ln647_reg_3801_pp0_iter1_reg <= trunc_ln647_reg_3801;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                do_2s_assign_reg_885 <= ap_phi_reg_pp0_iter2_do_2s_assign_reg_885;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                empty_39_reg_850 <= ap_phi_reg_pp0_iter2_empty_39_reg_850;
                p_Val2_12_reg_815 <= ap_phi_reg_pp0_iter2_p_Val2_12_reg_815;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((p_Result_94_reg_3752_pp0_iter2_reg = ap_const_lv3_0)) and (ret_V_3_reg_3729_pp0_iter2_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                empty_42_reg_4251 <= grp_fu_961_p3;
                params_a_2s_table_V_3_reg_4231 <= params_a_2s_table_V_q0;
                params_a_3s_table_V_3_reg_4236 <= params_a_3s_table_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((p_Result_94_reg_3752_pp0_iter3_reg = ap_const_lv3_0)) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ret_V_3_reg_3729_pp0_iter3_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
                empty_43_reg_4309 <= grp_fu_961_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((p_Result_94_reg_3752_pp0_iter3_reg = ap_const_lv3_0)) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ret_V_3_reg_3729_pp0_iter3_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                empty_44_reg_4314 <= empty_44_fu_3041_p3;
                p_Val2_38_reg_4303 <= ret_V_40_fu_3025_p2(25 downto 14);
                    p_Val2_62_reg_4297(14 downto 6) <= p_Val2_62_fu_2987_p3(14 downto 6);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((p_Result_94_reg_3752_pp0_iter4_reg = ap_const_lv3_0)) and (ret_V_3_reg_3729_pp0_iter4_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                empty_45_reg_4462 <= empty_45_fu_3329_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((p_Result_94_reg_3752_pp0_iter4_reg = ap_const_lv3_0)) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ret_V_3_reg_3729_pp0_iter4_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                empty_46_reg_4442 <= empty_46_fu_3302_p3;
                ibin_V_1_reg_4421 <= grp_fu_3092_p2(64 downto 53);
                p_Val2_48_reg_4436 <= p_Val2_48_fu_3297_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((p_Result_94_reg_3752_pp0_iter1_reg = ap_const_lv3_0)) and (ret_V_3_reg_3729_pp0_iter1_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln851_2_reg_4108 <= icmp_ln851_2_fu_2286_p2;
                icmp_ln879_10_reg_3988 <= icmp_ln879_10_fu_1708_p2;
                icmp_ln879_12_reg_3993 <= icmp_ln879_12_fu_1746_p2;
                icmp_ln879_13_reg_3998 <= icmp_ln879_13_fu_1774_p2;
                icmp_ln879_14_reg_4004 <= icmp_ln879_14_fu_1780_p2;
                icmp_ln879_16_reg_4014 <= icmp_ln879_16_fu_1814_p2;
                icmp_ln879_18_reg_4026 <= icmp_ln879_18_fu_1848_p2;
                icmp_ln879_19_reg_4043 <= icmp_ln879_19_fu_1884_p2;
                icmp_ln879_49_reg_4053 <= icmp_ln879_49_fu_2112_p2;
                icmp_ln879_4_reg_3968 <= icmp_ln879_4_fu_1634_p2;
                icmp_ln879_50_reg_4063 <= icmp_ln879_50_fu_2184_p2;
                icmp_ln879_51_reg_4074 <= icmp_ln879_51_fu_2212_p2;
                icmp_ln879_6_reg_3973 <= icmp_ln879_6_fu_1650_p2;
                icmp_ln879_8_reg_3978 <= icmp_ln879_8_fu_1674_p2;
                or_ln55_reg_3983 <= or_ln55_fu_1688_p2;
                or_ln61_reg_4009 <= or_ln61_fu_1794_p2;
                or_ln63_reg_4020 <= or_ln63_fu_1828_p2;
                or_ln65_reg_4032 <= or_ln65_fu_1862_p2;
                or_ln70_reg_4058 <= or_ln70_fu_2138_p2;
                p_Result_53_reg_4091 <= p_Result_53_fu_2254_p2;
                p_Result_s_40_reg_4086 <= p_Result_s_40_fu_2248_p2;
                p_Val2_67_reg_4080 <= ap_phi_reg_pp0_iter2_p_Val2_11_reg_868(21 downto 21);
                select_ln122_reg_4048 <= select_ln122_fu_2104_p3;
                select_ln76_reg_4069 <= select_ln76_fu_2204_p3;
                select_ln879_reg_4038 <= select_ln879_fu_1876_p3;
                trunc_ln851_1_reg_4101 <= p_Val2_19_fu_2232_p3(12 downto 1);
                trunc_ln851_2_reg_4113 <= p_Val2_19_fu_2232_p3(19 downto 8);
                trunc_ln851_3_reg_4096 <= trunc_ln851_3_fu_2260_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (p_Result_94_reg_3752 = ap_const_lv3_7) and (ret_V_3_reg_3729 = ap_const_lv1_1) and (tmp_V_reg_3684 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                icmp_ln851_reg_3831 <= icmp_ln851_fu_1353_p2;
                p_Val2_9_reg_3826 <= p_Val2_9_fu_1334_p3;
                ret_V_36_reg_3843 <= ret_V_36_fu_3594_p2;
                trunc_ln2_reg_3836 <= p_Val2_9_fu_1334_p3(13 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((p_Result_94_reg_3752_pp0_iter1_reg = ap_const_lv3_0)) and (ret_V_3_reg_3729_pp0_iter1_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                icmp_ln879_43_reg_4125 <= icmp_ln879_43_fu_2478_p2;
                icmp_ln879_44_reg_4130 <= icmp_ln879_44_fu_2484_p2;
                icmp_ln879_45_reg_4136 <= icmp_ln879_45_fu_2490_p2;
                icmp_ln879_46_reg_4141 <= icmp_ln879_46_fu_2496_p2;
                icmp_ln879_47_reg_4147 <= icmp_ln879_47_fu_2502_p2;
                icmp_ln879_48_reg_4152 <= icmp_ln879_48_fu_2508_p2;
                select_ln132_reg_4120 <= select_ln132_fu_2470_p3;
                select_ln879_3_reg_4158 <= select_ln879_3_fu_2695_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((p_Result_94_reg_3752_pp0_iter2_reg = ap_const_lv3_0)) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ret_V_3_reg_3729_pp0_iter2_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                    index_a_V_reg_4179(6 downto 1) <= index_a_V_fu_2839_p3(6 downto 1);
                p_Val2_60_reg_4195 <= p_Val2_60_fu_2857_p3;
                select_ln879_4_reg_4173 <= select_ln879_4_fu_2832_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((p_Result_94_reg_3752_pp0_iter4_reg = ap_const_lv3_0)) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ret_V_3_reg_3729_pp0_iter4_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                    index_e_V_reg_4394(7 downto 2) <= index_e_V_fu_3186_p3(7 downto 2);
                ret_V_45_reg_4411 <= ret_V_45_fu_3654_p2;
                ret_V_46_reg_4416 <= ret_V_46_fu_3660_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((p_Result_94_reg_3752_pp0_iter2_reg = ap_const_lv3_0)) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ret_V_3_reg_3729_pp0_iter2_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                    index_p_V_reg_4200(9 downto 1) <= index_p_V_fu_2879_p2(9 downto 1);
                p_Val2_61_reg_4226 <= p_Val2_61_fu_2912_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                    index_p_V_reg_4200_pp0_iter3_reg(9 downto 1) <= index_p_V_reg_4200(9 downto 1);
                is_C_side_read_reg_3821 <= (0=>is_C_side, others=>'-');
                is_C_side_read_reg_3821_pp0_iter1_reg <= is_C_side_read_reg_3821;
                is_C_side_read_reg_3821_pp0_iter2_reg <= is_C_side_read_reg_3821_pp0_iter1_reg;
                is_C_side_read_reg_3821_pp0_iter3_reg <= is_C_side_read_reg_3821_pp0_iter2_reg;
                is_C_side_read_reg_3821_pp0_iter4_reg <= is_C_side_read_reg_3821_pp0_iter3_reg;
                is_C_side_read_reg_3821_pp0_iter5_reg <= is_C_side_read_reg_3821_pp0_iter4_reg;
                p_Val2_48_reg_4436_pp0_iter5_reg <= p_Val2_48_reg_4436;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_Result_94_reg_3752 = ap_const_lv3_5) and (ret_V_3_reg_3729 = ap_const_lv1_1) and (tmp_V_reg_3684 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                mul_ln68_1_reg_3873 <= mul_ln68_1_fu_3612_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_Result_94_reg_3752 = ap_const_lv3_6) and (ret_V_3_reg_3729 = ap_const_lv1_1) and (tmp_V_reg_3684 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                mul_ln68_2_reg_3868 <= mul_ln68_2_fu_3606_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_Result_94_reg_3752 = ap_const_lv3_7) and (ret_V_3_reg_3729 = ap_const_lv1_1) and (tmp_V_reg_3684 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                mul_ln68_3_reg_3863 <= mul_ln68_3_fu_3600_p2;
                p_Val2_58_reg_3858 <= rsp_table_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_Result_94_reg_3752 = ap_const_lv3_3) and (ret_V_3_reg_3729 = ap_const_lv1_1) and (tmp_V_reg_3684 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                mul_ln68_reg_3878 <= mul_ln68_fu_3618_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (p_Result_94_reg_3752 = ap_const_lv3_7) and (ret_V_3_reg_3729 = ap_const_lv1_1) and (tmp_V_reg_3684 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                p_Result_45_reg_3816 <= ret_V_35_fu_3587_p2(42 downto 42);
                ret_V_35_reg_3811 <= ret_V_35_fu_3587_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_V_fu_981_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                p_Result_90_reg_3697 <= sf2ptcalc_inn_V_0_data_reg(23 downto 10);
                p_Result_91_reg_3702 <= sf2ptcalc_mid_V_0_data_reg(23 downto 10);
                p_Result_92_reg_3707 <= sf2ptcalc_out_V_0_data_reg(23 downto 10);
                p_Val2_1_reg_3719 <= sf2ptcalc_mid_V_0_data_reg(41 downto 26);
                p_Val2_s_reg_3712 <= sf2ptcalc_inn_V_0_data_reg(41 downto 26);
                ret_V_3_reg_3729 <= ret_V_3_fu_1189_p2;
                tmp_6_reg_3724 <= pl2ptcalc_V_0_data_reg(35 downto 28);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                p_Val2_12_reg_815_pp0_iter3_reg <= p_Val2_12_reg_815;
                p_Val2_12_reg_815_pp0_iter4_reg <= p_Val2_12_reg_815_pp0_iter3_reg;
                p_Val2_67_reg_4080_pp0_iter3_reg <= p_Val2_67_reg_4080;
                p_Val2_67_reg_4080_pp0_iter4_reg <= p_Val2_67_reg_4080_pp0_iter3_reg;
                p_Val2_67_reg_4080_pp0_iter5_reg <= p_Val2_67_reg_4080_pp0_iter4_reg;
                p_Val2_67_reg_4080_pp0_iter6_reg <= p_Val2_67_reg_4080_pp0_iter5_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_Result_94_reg_3752 = ap_const_lv3_7) and (ret_V_3_reg_3729 = ap_const_lv1_1) and (tmp_V_reg_3684 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                p_Val2_16_reg_3853 <= ret_V_37_fu_1427_p2(22 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((p_Result_94_reg_3752_pp0_iter5_reg = ap_const_lv3_0)) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ret_V_3_reg_3729_pp0_iter5_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter5_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                p_Val2_42_reg_4512 <= p_Val2_42_fu_3388_p3;
                p_Val2_65_reg_4522 <= p_Val2_65_fu_3414_p2;
                tmp_11_reg_4517 <= ret_V_48_reg_4492(24 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((p_Result_94_reg_3752_pp0_iter4_reg = ap_const_lv3_0)) and (ret_V_3_reg_3729_pp0_iter4_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                p_Val2_50_reg_4467 <= eta_table_V_q0;
                ret_V_48_reg_4492 <= ret_V_48_fu_3666_p2;
                ret_V_49_reg_4497 <= ret_V_49_fu_3672_p2;
                tmp_13_reg_4502 <= eta_table_V_q0(14 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((p_Result_94_reg_3752_pp0_iter4_reg = ap_const_lv3_0)) and (ret_V_3_reg_3729_pp0_iter4_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter4_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                params_e_2s_table_V_5_reg_4477 <= params_e_2s_table_V_q0;
                params_e_3s_table_V_5_reg_4487 <= params_e_3s_table_V_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((p_Result_94_reg_3752_pp0_iter3_reg = ap_const_lv3_0)) and (ret_V_3_reg_3729_pp0_iter3_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                params_p_2s_table_V_5_reg_4324 <= params_p_2s_table_V_q1;
                params_p_3s_table_V_5_reg_4339 <= params_p_3s_table_V_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (pl2ptcalc_V_0_vld_reg = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (pl2ptcalc_V_0_ack_out = ap_const_logic_1) and (ap_const_logic_1 = ap_const_logic_1) and (pl2ptcalc_V_0_vld_reg = ap_const_logic_1)))) then
                pl2ptcalc_V_0_data_reg <= pl2ptcalc_V;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ptcalc2mtc_V_1_vld_reg = ap_const_logic_0) and (ptcalc2mtc_V_1_vld_in = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (ptcalc2mtc_V_1_vld_in = ap_const_logic_1) and (ptcalc2mtc_V_1_vld_reg = ap_const_logic_1)))) then
                ptcalc2mtc_V_1_data_reg <= ptcalc2mtc_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((p_Result_94_fu_1213_p4 = ap_const_lv3_5) and (ret_V_3_fu_1189_p2 = ap_const_lv1_1) and (tmp_V_fu_981_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((p_Result_94_fu_1213_p4 = ap_const_lv3_6) and (ret_V_3_fu_1189_p2 = ap_const_lv1_1) and (tmp_V_fu_981_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((p_Result_94_fu_1213_p4 = ap_const_lv3_7) and (ret_V_3_fu_1189_p2 = ap_const_lv1_1) and (tmp_V_fu_981_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then
                reg_969 <= sf2ptcalc_out_V_0_data_reg(8 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((p_Result_94_fu_1213_p4 = ap_const_lv3_3) and (ret_V_3_fu_1189_p2 = ap_const_lv1_1) and (tmp_V_fu_981_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((p_Result_94_fu_1213_p4 = ap_const_lv3_6) and (ret_V_3_fu_1189_p2 = ap_const_lv1_1) and (tmp_V_fu_981_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((p_Result_94_fu_1213_p4 = ap_const_lv3_7) and (ret_V_3_fu_1189_p2 = ap_const_lv1_1) and (tmp_V_fu_981_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then
                reg_973 <= sf2ptcalc_mid_V_0_data_reg(8 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((p_Result_94_fu_1213_p4 = ap_const_lv3_3) and (ret_V_3_fu_1189_p2 = ap_const_lv1_1) and (tmp_V_fu_981_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((p_Result_94_fu_1213_p4 = ap_const_lv3_5) and (ret_V_3_fu_1189_p2 = ap_const_lv1_1) and (tmp_V_fu_981_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((p_Result_94_fu_1213_p4 = ap_const_lv3_7) and (ret_V_3_fu_1189_p2 = ap_const_lv1_1) and (tmp_V_fu_981_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then
                reg_977 <= sf2ptcalc_inn_V_0_data_reg(8 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (p_Result_94_reg_3752_pp0_iter1_reg = ap_const_lv3_7) and (ret_V_3_reg_3729_pp0_iter1_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                ret_V_38_reg_3883 <= ret_V_38_fu_3624_p2;
                trunc_ln180_3_reg_3888 <= mul_ln68_3_reg_3863(30 downto 13);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((p_Result_94_reg_3752_pp0_iter3_reg = ap_const_lv3_0)) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ret_V_3_reg_3729_pp0_iter3_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                ret_V_39_reg_4282 <= grp_fu_2926_p2;
                    zext_ln215_1_reg_4256(9 downto 1) <= zext_ln215_1_fu_2932_p1(9 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((p_Result_94_reg_3752_pp0_iter3_reg = ap_const_lv3_0)) and (ret_V_3_reg_3729_pp0_iter3_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ret_V_41_reg_4349 <= ret_V_41_fu_3630_p2;
                ret_V_42_reg_4354 <= ret_V_42_fu_3636_p2;
                ret_V_43_reg_4359 <= ret_V_43_fu_3642_p2;
                ret_V_44_reg_4364 <= ret_V_44_fu_3648_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((p_Result_94_reg_3752_pp0_iter5_reg = ap_const_lv3_0)) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ret_V_3_reg_3729_pp0_iter5_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter5_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                ret_V_50_reg_4532 <= ret_V_50_fu_3678_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                select_ln879_4_reg_4173_pp0_iter3_reg <= select_ln879_4_reg_4173;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (sf2ptcalc_inn_V_0_vld_reg = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (ap_const_logic_1 = ap_const_logic_1) and (sf2ptcalc_inn_V_0_vld_reg = ap_const_logic_1) and (sf2ptcalc_inn_V_0_ack_out = ap_const_logic_1)))) then
                sf2ptcalc_inn_V_0_data_reg <= sf2ptcalc_inn_V;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (sf2ptcalc_mid_V_0_vld_reg = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (sf2ptcalc_mid_V_0_ack_out = ap_const_logic_1) and (ap_const_logic_1 = ap_const_logic_1) and (sf2ptcalc_mid_V_0_vld_reg = ap_const_logic_1)))) then
                sf2ptcalc_mid_V_0_data_reg <= sf2ptcalc_mid_V;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (sf2ptcalc_out_V_0_vld_reg = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_1)) or (not(((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) and (sf2ptcalc_out_V_0_ack_out = ap_const_logic_1) and (ap_const_logic_1 = ap_const_logic_1) and (sf2ptcalc_out_V_0_vld_reg = ap_const_logic_1)))) then
                sf2ptcalc_out_V_0_data_reg <= sf2ptcalc_out_V;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_Result_94_fu_1213_p4 = ap_const_lv3_7) and (ret_V_3_fu_1189_p2 = ap_const_lv1_1) and (tmp_V_fu_981_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                sub_ln1192_reg_3771 <= sub_ln1192_fu_1255_p2;
                sub_ln728_reg_3776 <= sub_ln728_fu_1261_p2;
                trunc_ln647_6_reg_3756 <= trunc_ln647_6_fu_1223_p1;
                trunc_ln647_7_reg_3761 <= trunc_ln647_7_fu_1227_p1;
                trunc_ln647_8_reg_3766 <= trunc_ln647_8_fu_1231_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (p_Result_94_reg_3752_pp0_iter1_reg = ap_const_lv3_5) and (ret_V_3_reg_3729_pp0_iter1_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                trunc_ln180_1_reg_3898 <= mul_ln68_1_reg_3873(30 downto 13);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (p_Result_94_reg_3752_pp0_iter1_reg = ap_const_lv3_6) and (ret_V_3_reg_3729_pp0_iter1_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                trunc_ln180_2_reg_3893 <= mul_ln68_2_reg_3868(30 downto 13);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_Result_94_fu_1213_p4 = ap_const_lv3_3) and (ret_V_3_fu_1189_p2 = ap_const_lv1_1) and (tmp_V_fu_981_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                trunc_ln647_1_reg_3806 <= trunc_ln647_1_fu_1287_p1;
                trunc_ln647_reg_3801 <= trunc_ln647_fu_1283_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_Result_94_fu_1213_p4 = ap_const_lv3_5) and (ret_V_3_fu_1189_p2 = ap_const_lv1_1) and (tmp_V_fu_981_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                trunc_ln647_2_reg_3791 <= trunc_ln647_2_fu_1275_p1;
                trunc_ln647_3_reg_3796 <= trunc_ln647_3_fu_1279_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((p_Result_94_fu_1213_p4 = ap_const_lv3_6) and (ret_V_3_fu_1189_p2 = ap_const_lv1_1) and (tmp_V_fu_981_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                trunc_ln647_4_reg_3781 <= trunc_ln647_4_fu_1267_p1;
                trunc_ln647_5_reg_3786 <= trunc_ln647_5_fu_1271_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (p_Result_94_reg_3752_pp0_iter1_reg = ap_const_lv3_3) and (ret_V_3_reg_3729_pp0_iter1_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                trunc_ln_reg_3903 <= mul_ln68_reg_3878(30 downto 13);
            end if;
        end if;
    end process;
    index_a_V_reg_4179(0) <= '0';
    index_p_V_reg_4200(0) <= '0';
    index_p_V_reg_4200_pp0_iter3_reg(0) <= '0';
    zext_ln215_1_reg_4256(0) <= '0';
    zext_ln215_1_reg_4256(10) <= '0';
    p_Val2_62_reg_4297(5 downto 0) <= "000000";
    index_e_V_reg_4394(1 downto 0) <= "00";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_block_pp0_stage3_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to6, ap_block_pp0_stage1_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 =>
                if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0_1to6 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 =>
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 =>
                if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_reset_idle_pp0 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 =>
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when others =>
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    add_ln700_1_fu_3259_p2 <= std_logic_vector(unsigned(rhs_V_1_fu_3251_p3) + unsigned(add_ln700_reg_4389));
    add_ln700_2_fu_3448_p2 <= std_logic_vector(unsigned(tmp_11_reg_4517) + unsigned(p_Val2_42_reg_4512));
    add_ln700_fu_3180_p2 <= std_logic_vector(unsigned(tmp_7_fu_3146_p4) + unsigned(sext_ln703_4_fu_3155_p1));
    add_ln851_1_fu_2716_p2 <= std_logic_vector(unsigned(ap_const_lv12_1) + unsigned(trunc_ln851_1_reg_4101));
    add_ln851_2_fu_2739_p2 <= std_logic_vector(unsigned(ap_const_lv12_1) + unsigned(trunc_ln851_2_reg_4113));
    add_ln851_fu_1387_p2 <= std_logic_vector(unsigned(ap_const_lv12_1) + unsigned(trunc_ln2_reg_3836));
    and_ln415_fu_3534_p2 <= (tmp_28_fu_3526_p3 and or_ln412_fu_3520_p2);
    and_ln879_1_fu_2689_p2 <= (xor_ln879_fu_2684_p2 and ap_phi_reg_pp0_iter2_do_2s_assign_reg_885);
    and_ln879_2_fu_2827_p2 <= (sel_tmp5_fu_2821_p2 and icmp_ln879_4_reg_3968);
    and_ln879_fu_2671_p2 <= (icmp_ln879_51_reg_4074 and ap_phi_reg_pp0_iter2_do_2s_assign_reg_885);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_01001_assign_proc : process(ap_enable_reg_pp0_iter6, ptcalc2mtc_V_1_ack_in)
    begin
                ap_block_pp0_stage2_01001 <= ((ptcalc2mtc_V_1_ack_in = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage2_11001_assign_proc : process(ap_enable_reg_pp0_iter6, ptcalc2mtc_V_1_ack_in)
    begin
                ap_block_pp0_stage2_11001 <= ((ptcalc2mtc_V_1_ack_in = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage2_subdone_assign_proc : process(ap_enable_reg_pp0_iter6, ptcalc2mtc_V_1_ack_in)
    begin
                ap_block_pp0_stage2_subdone <= ((ptcalc2mtc_V_1_ack_in = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage2_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage3_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage1_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage2_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage3_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage1_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage2_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start = ap_const_logic_0);
    end process;

        ap_block_state20_pp0_stage3_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage1_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage2_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage3_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage1_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state27_pp0_stage2_iter6_assign_proc : process(ptcalc2mtc_V_1_ack_in)
    begin
                ap_block_state27_pp0_stage2_iter6 <= (ptcalc2mtc_V_1_ack_in = ap_const_logic_0);
    end process;

        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage3_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_559_assign_proc : process(tmp_V_reg_3684_pp0_iter1_reg, ret_V_3_reg_3729_pp0_iter1_reg, p_Result_94_reg_3752_pp0_iter1_reg)
    begin
                ap_condition_559 <= ((p_Result_94_reg_3752_pp0_iter1_reg = ap_const_lv3_7) and (ret_V_3_reg_3729_pp0_iter1_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_condition_566_assign_proc : process(tmp_V_reg_3684_pp0_iter1_reg, ret_V_3_reg_3729_pp0_iter1_reg, p_Result_94_reg_3752_pp0_iter1_reg)
    begin
                ap_condition_566 <= ((p_Result_94_reg_3752_pp0_iter1_reg = ap_const_lv3_6) and (ret_V_3_reg_3729_pp0_iter1_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_condition_571_assign_proc : process(tmp_V_reg_3684_pp0_iter1_reg, ret_V_3_reg_3729_pp0_iter1_reg, p_Result_94_reg_3752_pp0_iter1_reg)
    begin
                ap_condition_571 <= ((p_Result_94_reg_3752_pp0_iter1_reg = ap_const_lv3_5) and (ret_V_3_reg_3729_pp0_iter1_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_condition_576_assign_proc : process(tmp_V_reg_3684_pp0_iter1_reg, ret_V_3_reg_3729_pp0_iter1_reg, p_Result_94_reg_3752_pp0_iter1_reg)
    begin
                ap_condition_576 <= ((p_Result_94_reg_3752_pp0_iter1_reg = ap_const_lv3_3) and (ret_V_3_reg_3729_pp0_iter1_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_condition_912_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
                ap_condition_912 <= ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_done_assign_proc : process(ap_enable_reg_pp0_iter6, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1))) then
            ap_done <= ap_const_logic_1;
        else
            ap_done <= ap_const_logic_0;
        end if;
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then
            ap_enable_reg_pp0_iter0 <= ap_start;
        else
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if;
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
            ap_idle <= ap_const_logic_1;
        else
            ap_idle <= ap_const_logic_0;
        end if;
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then
            ap_idle_pp0 <= ap_const_logic_1;
        else
            ap_idle_pp0 <= ap_const_logic_0;
        end if;
    end process;


    ap_idle_pp0_0to5_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then
            ap_idle_pp0_0to5 <= ap_const_logic_1;
        else
            ap_idle_pp0_0to5 <= ap_const_logic_0;
        end if;
    end process;


    ap_idle_pp0_1to6_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then
            ap_idle_pp0_1to6 <= ap_const_logic_1;
        else
            ap_idle_pp0_1to6 <= ap_const_logic_0;
        end if;
    end process;

    ap_phi_reg_pp0_iter0_p_Val2_11_reg_868 <= "XXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_Val2_12_reg_815 <= "XXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_do_2s_assign_reg_885 <= ap_const_lv1_0;
    ap_phi_reg_pp0_iter1_empty_39_reg_850 <= ap_const_lv12_0;
    ap_phi_reg_pp0_iter1_empty_reg_833 <= ap_const_lv15_0;
    ap_phi_reg_pp0_iter1_p_Val2_59_reg_908 <= ap_const_lv2_1;

    ap_ready_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
            ap_ready <= ap_const_logic_1;
        else
            ap_ready <= ap_const_logic_0;
        end if;
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to5)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to5 = ap_const_logic_1))) then
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if;
    end process;

    corr_V_fu_3287_p4 <= ret_V_47_fu_3281_p2(20 downto 9);
    data_valid_inn_V_1_fu_1153_p2 <= (tmp_V_2_fu_999_p3 and icmp_ln879_fu_1147_p2);
    data_valid_mid_V_2_fu_1165_p2 <= (tmp_V_3_fu_1007_p3 and icmp_ln879_1_fu_1159_p2);
    data_valid_mid_V_fu_1201_p2 <= (tmp_V_9_fu_1091_p3 and data_valid_mid_V_2_fu_1165_p2);
    data_valid_out_V_1_fu_1177_p2 <= (tmp_V_4_fu_1015_p3 and icmp_ln879_2_fu_1171_p2);
    deflection_V_1_fu_1586_p2 <= std_logic_vector(unsigned(zext_ln708_2_fu_1503_p1) - unsigned(zext_ln708_fu_1497_p1));
    deflection_V_2_fu_1554_p2 <= std_logic_vector(unsigned(zext_ln708_2_fu_1503_p1) - unsigned(zext_ln708_1_fu_1500_p1));
    deflection_V_fu_1618_p2 <= std_logic_vector(unsigned(zext_ln708_1_fu_1500_p1) - unsigned(zext_ln708_fu_1497_p1));
    empty_41_fu_3009_p3 <=
        sext_ln728_fu_3003_p1 when (do_2s_assign_reg_885_pp0_iter3_reg(0) = '1') else
        trunc_ln728_fu_3006_p1;
    empty_44_fu_3041_p3 <=
        params_p_2s_table_V_q1 when (do_2s_assign_reg_885_pp0_iter3_reg(0) = '1') else
        params_p_3s_table_V_q1;
    empty_45_fu_3329_p3 <=
        params_e_2s_table_V_q0 when (do_2s_assign_reg_885_pp0_iter4_reg(0) = '1') else
        sext_ln203_2_fu_3325_p1;
    empty_46_fu_3302_p3 <=
        params_e_2s_table_V_q0 when (do_2s_assign_reg_885_pp0_iter4_reg(0) = '1') else
        sext_ln203_4_fu_3238_p1;
    eta_table_V_address0 <= zext_ln544_1_fu_3310_p1(12 - 1 downto 0);

    eta_table_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
            eta_table_V_ce0 <= ap_const_logic_1;
        else
            eta_table_V_ce0 <= ap_const_logic_0;
        end if;
    end process;


    grp_fu_2926_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then
            grp_fu_2926_ce <= ap_const_logic_1;
        else
            grp_fu_2926_ce <= ap_const_logic_0;
        end if;
    end process;

    grp_fu_2926_p0 <= grp_fu_2926_p00(30 - 1 downto 0);
    grp_fu_2926_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_60_reg_4195),53));

    grp_fu_3092_ce_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then
            grp_fu_3092_ce <= ap_const_logic_1;
        else
            grp_fu_3092_ce <= ap_const_logic_0;
        end if;
    end process;

    grp_fu_3092_p0 <= ap_const_lv67_2E8BA2E8C(35 - 1 downto 0);
    grp_fu_3092_p1 <= grp_fu_3092_p10(33 - 1 downto 0);
    grp_fu_3092_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t_V_fu_3080_p3),67));

    grp_fu_961_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage3, do_2s_assign_reg_885, do_2s_assign_reg_885_pp0_iter3_reg, ap_block_pp0_stage0, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter3 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                grp_fu_961_p0 <= do_2s_assign_reg_885_pp0_iter3_reg;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                grp_fu_961_p0 <= do_2s_assign_reg_885;
            else
                grp_fu_961_p0 <= "X";
            end if;
        else
            grp_fu_961_p0 <= "X";
        end if;
    end process;

    grp_fu_961_p3 <=
        params_p_2s_table_V_q0 when (grp_fu_961_p0(0) = '1') else
        params_p_3s_table_V_q0;
    ibin_V_2_fu_2728_p3 <=
        select_ln851_1_fu_2721_p3 when (p_Result_s_40_reg_4086(0) = '1') else
        trunc_ln851_1_reg_4101;
    ibin_V_3_fu_2750_p3 <=
        select_ln851_2_fu_2744_p3 when (p_Result_53_reg_4091(0) = '1') else
        trunc_ln851_2_reg_4113;
    ibin_V_fu_1398_p3 <=
        select_ln851_fu_1392_p3 when (p_Result_46_fu_1380_p3(0) = '1') else
        trunc_ln2_reg_3836;
    icmp_ln851_1_fu_2710_p2 <= "1" when (p_Result_14_fu_2703_p3 = ap_const_lv14_0) else "0";
    icmp_ln851_2_fu_2286_p2 <= "1" when (p_Result_15_fu_2278_p3 = ap_const_lv14_0) else "0";
    icmp_ln851_fu_1353_p2 <= "1" when (p_Result_12_fu_1345_p3 = ap_const_lv13_0) else "0";
    icmp_ln879_10_fu_1708_p2 <= "1" when (ap_phi_reg_pp0_iter2_empty_39_reg_850 = ap_const_lv12_33) else "0";
    icmp_ln879_11_fu_1740_p2 <= "1" when (ap_phi_reg_pp0_iter2_empty_39_reg_850 = ap_const_lv12_43) else "0";
    icmp_ln879_12_fu_1746_p2 <= "1" when (ap_phi_reg_pp0_iter2_empty_39_reg_850 = ap_const_lv12_44) else "0";
    icmp_ln879_13_fu_1774_p2 <= "1" when (ap_phi_reg_pp0_iter2_empty_39_reg_850 = ap_const_lv12_45) else "0";
    icmp_ln879_14_fu_1780_p2 <= "1" when (ap_phi_reg_pp0_iter2_empty_39_reg_850 = ap_const_lv12_54) else "0";
    icmp_ln879_15_fu_1808_p2 <= "1" when (ap_phi_reg_pp0_iter2_empty_39_reg_850 = ap_const_lv12_55) else "0";
    icmp_ln879_16_fu_1814_p2 <= "1" when (ap_phi_reg_pp0_iter2_empty_39_reg_850 = ap_const_lv12_56) else "0";
    icmp_ln879_17_fu_1842_p2 <= "1" when (ap_phi_reg_pp0_iter2_empty_39_reg_850 = ap_const_lv12_65) else "0";
    icmp_ln879_18_fu_1848_p2 <= "1" when (ap_phi_reg_pp0_iter2_empty_39_reg_850 = ap_const_lv12_66) else "0";
    icmp_ln879_19_fu_1884_p2 <= "1" when (ap_phi_reg_pp0_iter2_empty_reg_833 = ap_const_lv15_25) else "0";
    icmp_ln879_1_fu_1159_p2 <= "1" when (tmp_V_1_fu_989_p4 = tmp_V_6_fu_1033_p4) else "0";
    icmp_ln879_20_fu_1890_p2 <= "1" when (ap_phi_reg_pp0_iter2_empty_39_reg_850 = ap_const_lv12_112) else "0";
    icmp_ln879_21_fu_1900_p2 <= "1" when (ap_phi_reg_pp0_iter2_empty_39_reg_850 = ap_const_lv12_122) else "0";
    icmp_ln879_22_fu_1906_p2 <= "1" when (ap_phi_reg_pp0_iter2_empty_39_reg_850 = ap_const_lv12_211) else "0";
    icmp_ln879_23_fu_1938_p2 <= "1" when (ap_phi_reg_pp0_iter2_empty_39_reg_850 = ap_const_lv12_212) else "0";
    icmp_ln879_24_fu_1944_p2 <= "1" when (ap_phi_reg_pp0_iter2_empty_39_reg_850 = ap_const_lv12_221) else "0";
    icmp_ln879_25_fu_1972_p2 <= "1" when (ap_phi_reg_pp0_iter2_empty_39_reg_850 = ap_const_lv12_222) else "0";
    icmp_ln879_26_fu_1978_p2 <= "1" when (ap_phi_reg_pp0_iter2_empty_39_reg_850 = ap_const_lv12_223) else "0";
    icmp_ln879_27_fu_2010_p2 <= "1" when (ap_phi_reg_pp0_iter2_empty_39_reg_850 = ap_const_lv12_322) else "0";
    icmp_ln879_28_fu_2016_p2 <= "1" when (ap_phi_reg_pp0_iter2_empty_39_reg_850 = ap_const_lv12_323) else "0";
    icmp_ln879_29_fu_2044_p2 <= "1" when (ap_phi_reg_pp0_iter2_empty_39_reg_850 = ap_const_lv12_332) else "0";
    icmp_ln879_2_fu_1171_p2 <= "1" when (tmp_V_1_fu_989_p4 = tmp_V_7_fu_1043_p4) else "0";
    icmp_ln879_30_fu_2050_p2 <= "1" when (ap_phi_reg_pp0_iter2_empty_39_reg_850 = ap_const_lv12_333) else "0";
    icmp_ln879_31_fu_2078_p2 <= "1" when (ap_phi_reg_pp0_iter2_empty_39_reg_850 = ap_const_lv12_334) else "0";
    icmp_ln879_32_fu_2084_p2 <= "1" when (ap_phi_reg_pp0_iter2_empty_39_reg_850 = ap_const_lv12_433) else "0";
    icmp_ln879_33_fu_2305_p2 <= "1" when (empty_39_reg_850 = ap_const_lv12_434) else "0";
    icmp_ln879_34_fu_2311_p2 <= "1" when (empty_39_reg_850 = ap_const_lv12_444) else "0";
    icmp_ln879_35_fu_2342_p2 <= "1" when (empty_39_reg_850 = ap_const_lv12_445) else "0";
    icmp_ln879_36_fu_2348_p2 <= "1" when (empty_39_reg_850 = ap_const_lv12_455) else "0";
    icmp_ln879_37_fu_2376_p2 <= "1" when (empty_39_reg_850 = ap_const_lv12_544) else "0";
    icmp_ln879_38_fu_2382_p2 <= "1" when (empty_39_reg_850 = ap_const_lv12_545) else "0";
    icmp_ln879_39_fu_2410_p2 <= "1" when (empty_39_reg_850 = ap_const_lv12_554) else "0";
    icmp_ln879_3_fu_1628_p2 <= "1" when (ap_phi_reg_pp0_iter2_empty_reg_833 = ap_const_lv15_23) else "0";
    icmp_ln879_40_fu_2416_p2 <= "1" when (empty_39_reg_850 = ap_const_lv12_555) else "0";
    icmp_ln879_41_fu_2444_p2 <= "1" when (empty_39_reg_850 = ap_const_lv12_556) else "0";
    icmp_ln879_42_fu_2450_p2 <= "1" when (empty_39_reg_850 = ap_const_lv12_565) else "0";
    icmp_ln879_43_fu_2478_p2 <= "1" when (empty_39_reg_850 = ap_const_lv12_566) else "0";
    icmp_ln879_44_fu_2484_p2 <= "1" when (empty_39_reg_850 = ap_const_lv12_645) else "0";
    icmp_ln879_45_fu_2490_p2 <= "1" when (empty_39_reg_850 = ap_const_lv12_655) else "0";
    icmp_ln879_46_fu_2496_p2 <= "1" when (empty_39_reg_850 = ap_const_lv12_656) else "0";
    icmp_ln879_47_fu_2502_p2 <= "1" when (empty_39_reg_850 = ap_const_lv12_665) else "0";
    icmp_ln879_48_fu_2508_p2 <= "1" when (empty_39_reg_850 = ap_const_lv12_666) else "0";
    icmp_ln879_49_fu_2112_p2 <= "1" when (ap_phi_reg_pp0_iter2_empty_39_reg_850 = ap_const_lv12_11) else "0";
    icmp_ln879_4_fu_1634_p2 <= "1" when (ap_phi_reg_pp0_iter2_empty_reg_833 = ap_const_lv15_465) else "0";
    icmp_ln879_50_fu_2184_p2 <= "1" when (ap_phi_reg_pp0_iter2_empty_39_reg_850 = ap_const_lv12_34) else "0";
    icmp_ln879_51_fu_2212_p2 <= "1" when (ap_phi_reg_pp0_iter2_empty_reg_833 = ap_const_lv15_65) else "0";
    icmp_ln879_5_fu_1640_p2 <= "1" when (ap_phi_reg_pp0_iter2_empty_39_reg_850 = ap_const_lv12_12) else "0";
    icmp_ln879_6_fu_1650_p2 <= "1" when (ap_phi_reg_pp0_iter2_empty_39_reg_850 = ap_const_lv12_21) else "0";
    icmp_ln879_7_fu_1668_p2 <= "1" when (ap_phi_reg_pp0_iter2_empty_39_reg_850 = ap_const_lv12_22) else "0";
    icmp_ln879_8_fu_1674_p2 <= "1" when (ap_phi_reg_pp0_iter2_empty_39_reg_850 = ap_const_lv12_23) else "0";
    icmp_ln879_9_fu_1702_p2 <= "1" when (ap_phi_reg_pp0_iter2_empty_39_reg_850 = ap_const_lv12_32) else "0";
    icmp_ln879_fu_1147_p2 <= "1" when (tmp_V_1_fu_989_p4 = tmp_V_5_fu_1023_p4) else "0";
    index_a_V_fu_2839_p3 <= (select_ln879_4_fu_2832_p3 & ap_const_lv1_0);
    index_e_V_fu_3186_p3 <= (select_ln879_4_reg_4173_pp0_iter3_reg & ap_const_lv2_0);
    index_p_V_fu_2879_p2 <= std_logic_vector(unsigned(zext_ln214_1_fu_2875_p1) - unsigned(zext_ln214_fu_2865_p1));
    inv_table_2_V_address0 <= zext_ln544_14_fu_2734_p1(12 - 1 downto 0);

    inv_table_2_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            inv_table_2_V_ce0 <= ap_const_logic_1;
        else
            inv_table_2_V_ce0 <= ap_const_logic_0;
        end if;
    end process;

    inv_table_V_address0 <= zext_ln544_15_fu_2756_p1(12 - 1 downto 0);

    inv_table_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            inv_table_V_ce0 <= ap_const_logic_1;
        else
            inv_table_V_ce0 <= ap_const_logic_0;
        end if;
    end process;

    lhs_V_fu_1419_p3 <= (tmp_9_fu_1410_p4 & ap_const_lv1_0);
    mul_ln68_1_fu_3612_p0 <= ap_const_lv31_69F0(16 - 1 downto 0);
    mul_ln68_1_fu_3612_p1 <= mul_ln68_1_fu_3612_p10(16 - 1 downto 0);
    mul_ln68_1_fu_3612_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_s_reg_3712),31));
    mul_ln68_2_fu_3606_p0 <= ap_const_lv31_4970(16 - 1 downto 0);
    mul_ln68_2_fu_3606_p1 <= mul_ln68_2_fu_3606_p10(16 - 1 downto 0);
    mul_ln68_2_fu_3606_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_1_reg_3719),31));
    mul_ln68_3_fu_3600_p0 <= ap_const_lv31_69F0(16 - 1 downto 0);
    mul_ln68_3_fu_3600_p1 <= mul_ln68_3_fu_3600_p10(16 - 1 downto 0);
    mul_ln68_3_fu_3600_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_s_reg_3712),31));
    mul_ln68_fu_3618_p0 <= ap_const_lv31_69F0(16 - 1 downto 0);
    mul_ln68_fu_3618_p1 <= mul_ln68_fu_3618_p10(16 - 1 downto 0);
    mul_ln68_fu_3618_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_s_reg_3712),31));
    or_ln112_fu_1920_p2 <= (icmp_ln879_22_fu_1906_p2 or icmp_ln879_21_fu_1900_p2);
    or_ln114_fu_1958_p2 <= (icmp_ln879_24_fu_1944_p2 or icmp_ln879_23_fu_1938_p2);
    or_ln116_fu_1992_p2 <= (icmp_ln879_26_fu_1978_p2 or icmp_ln879_25_fu_1972_p2);
    or_ln118_fu_2030_p2 <= (icmp_ln879_28_fu_2016_p2 or icmp_ln879_27_fu_2010_p2);
    or_ln120_fu_2064_p2 <= (icmp_ln879_30_fu_2050_p2 or icmp_ln879_29_fu_2044_p2);
    or_ln122_fu_2098_p2 <= (icmp_ln879_32_fu_2084_p2 or icmp_ln879_31_fu_2078_p2);
    or_ln124_fu_2325_p2 <= (icmp_ln879_34_fu_2311_p2 or icmp_ln879_33_fu_2305_p2);
    or_ln126_fu_2362_p2 <= (icmp_ln879_36_fu_2348_p2 or icmp_ln879_35_fu_2342_p2);
    or_ln128_fu_2396_p2 <= (icmp_ln879_38_fu_2382_p2 or icmp_ln879_37_fu_2376_p2);
    or_ln130_fu_2430_p2 <= (icmp_ln879_40_fu_2416_p2 or icmp_ln879_39_fu_2410_p2);
    or_ln132_fu_2464_p2 <= (icmp_ln879_42_fu_2450_p2 or icmp_ln879_41_fu_2444_p2);
    or_ln134_fu_2768_p2 <= (icmp_ln879_44_reg_4130 or icmp_ln879_43_reg_4125);
    or_ln135_fu_1183_p2 <= (data_valid_out_V_1_fu_1177_p2 or data_valid_inn_V_1_fu_1153_p2);
    or_ln136_fu_2786_p2 <= (icmp_ln879_46_reg_4141 or icmp_ln879_45_reg_4136);
    or_ln138_fu_2805_p2 <= (icmp_ln879_48_reg_4152 or icmp_ln879_47_reg_4147);
    or_ln412_fu_3520_p2 <= (tmp_27_fu_3502_p3 or r_fu_3514_p2);
    or_ln55_fu_1688_p2 <= (icmp_ln879_8_fu_1674_p2 or icmp_ln879_7_fu_1668_p2);
    or_ln57_fu_1722_p2 <= (icmp_ln879_9_fu_1702_p2 or icmp_ln879_10_fu_1708_p2);
    or_ln59_fu_1760_p2 <= (icmp_ln879_12_fu_1746_p2 or icmp_ln879_11_fu_1740_p2);
    or_ln61_fu_1794_p2 <= (icmp_ln879_14_fu_1780_p2 or icmp_ln879_13_fu_1774_p2);
    or_ln63_fu_1828_p2 <= (icmp_ln879_16_fu_1814_p2 or icmp_ln879_15_fu_1808_p2);
    or_ln65_fu_1862_p2 <= (icmp_ln879_18_fu_1848_p2 or icmp_ln879_17_fu_1842_p2);
    or_ln70_fu_2138_p2 <= (icmp_ln879_6_fu_1650_p2 or icmp_ln879_5_fu_1640_p2);
    or_ln76_fu_2198_p2 <= (icmp_ln879_50_fu_2184_p2 or icmp_ln879_12_fu_1746_p2);
    or_ln91_fu_2612_p2 <= (icmp_ln879_50_reg_4063 or icmp_ln879_10_reg_3988);
    or_ln93_fu_2631_p2 <= (icmp_ln879_13_reg_3998 or icmp_ln879_12_reg_3993);
    p_Repl2_14_fu_1207_p2 <= (tmp_V_10_fu_1099_p3 and data_valid_out_V_1_fu_1177_p2);
    p_Repl2_s_fu_1195_p2 <= (tmp_V_8_fu_1083_p3 and data_valid_inn_V_1_fu_1153_p2);
    p_Result_100_fu_1538_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_4_fu_1532_p3),12));
    p_Result_101_fu_1550_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_fu_1542_p3),15));
    p_Result_102_fu_1506_p4 <= ((trunc_ln647_8_reg_3766_pp0_iter1_reg & trunc_ln647_7_reg_3761_pp0_iter1_reg) & trunc_ln647_6_reg_3756_pp0_iter1_reg);
    p_Result_103_fu_1513_p4 <= ((reg_977_pp0_iter1_reg & reg_973_pp0_iter1_reg) & reg_969_pp0_iter1_reg);
    p_Result_104_fu_1309_p4 <= ret_V_35_reg_3811(42 downto 27);

    p_Result_105_fu_1324_p4_proc : process(xs_V_1_fu_1318_p2)
    begin
        p_Result_105_fu_1324_p4 <= xs_V_1_fu_1318_p2;
        p_Result_105_fu_1324_p4(15) <= ap_const_lv1_0(0);
    end process;

    p_Result_107_fu_3128_p4 <= ret_V_42_reg_4354(27 downto 4);
    p_Result_108_fu_3137_p4 <= ret_V_43_reg_4359(27 downto 4);
    p_Result_109_fu_3396_p4 <= ret_V_49_reg_4497(27 downto 4);
    p_Result_12_fu_1345_p3 <= (trunc_ln851_fu_1341_p1 & ap_const_lv11_0);
    p_Result_14_fu_2703_p3 <= (trunc_ln851_3_reg_4096 & ap_const_lv13_0);
    p_Result_15_fu_2278_p3 <= (trunc_ln851_4_fu_2274_p1 & ap_const_lv6_0);
    p_Result_19_fu_3567_p11 <= (((((((((ap_const_lv1_1 & tmp_V_1_reg_3689_pp0_iter5_reg) & sext_ln256_fu_3563_p1) & p_Val2_66_fu_3544_p2) & ap_const_lv4_0) & p_Val2_67_reg_4080_pp0_iter6_reg) & ap_phi_reg_pp0_iter6_p_Val2_59_reg_908) & p_Repl2_14_reg_3746_pp0_iter5_reg) & data_valid_mid_V_reg_3740_pp0_iter5_reg) & p_Repl2_s_reg_3734_pp0_iter5_reg);
    p_Result_46_fu_1380_p3 <= p_Val2_9_reg_3826(15 downto 15);
    p_Result_53_fu_2254_p2 <= "1" when (signed(tmp_s_fu_2240_p3) < signed(ap_const_lv38_3FFFFFFC01)) else "0";
    p_Result_89_fu_3361_p4 <= ((tmp_V_reg_3684_pp0_iter5_reg & tmp_V_1_reg_3689_pp0_iter5_reg) & ap_const_lv32_0);
    p_Result_93_fu_3420_p4 <= ((ret_V_3_reg_3729_pp0_iter5_reg & tmp_V_1_reg_3689_pp0_iter5_reg) & ap_const_lv32_0);
    p_Result_94_fu_1213_p4 <= ((p_Repl2_14_fu_1207_p2 & data_valid_mid_V_fu_1201_p2) & p_Repl2_s_fu_1195_p2);
    p_Result_95_fu_3435_p7 <= (((((ap_const_lv1_1 & tmp_V_1_reg_3689_pp0_iter5_reg) & ap_const_lv29_0) & p_Repl2_14_reg_3746_pp0_iter5_reg) & data_valid_mid_V_reg_3740_pp0_iter5_reg) & p_Repl2_s_reg_3734_pp0_iter5_reg);
    p_Result_96_fu_1602_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_1596_p3),12));
    p_Result_97_fu_1614_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_fu_1606_p3),15));
    p_Result_98_fu_1570_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_fu_1564_p3),12));
    p_Result_99_fu_1582_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_fu_1574_p3),15));
    p_Result_s_40_fu_2248_p2 <= "1" when (signed(tmp_s_fu_2240_p3) < signed(ap_const_lv38_3FFFFFFFF9)) else "0";
    p_Val2_19_fu_2232_p3 <=
        sub_ln703_fu_2226_p2 when (p_Val2_67_fu_2218_p3(0) = '1') else
        ap_phi_reg_pp0_iter2_p_Val2_11_reg_868;
    p_Val2_26_fu_3120_p3 <=
        params_p_2s_table_V_q0 when (do_2s_assign_reg_885_pp0_iter3_reg(0) = '1') else
        params_p_3s_table_V_q0;
    p_Val2_27_fu_3110_p3 <=
        params_p_2s_table_V_5_reg_4324 when (do_2s_assign_reg_885_pp0_iter3_reg(0) = '1') else
        params_p_3s_table_V_5_reg_4339;
    p_Val2_29_fu_3098_p3 <=
        params_p_2s_table_V_q1 when (do_2s_assign_reg_885_pp0_iter3_reg(0) = '1') else
        params_p_3s_table_V_q1;
    p_Val2_42_fu_3388_p3 <=
        params_e_2s_table_V_q0 when (do_2s_assign_reg_885_pp0_iter5_reg(0) = '1') else
        sext_ln203_1_fu_3370_p1;
    p_Val2_43_fu_3377_p3 <=
        params_e_2s_table_V_5_reg_4477 when (do_2s_assign_reg_885_pp0_iter5_reg(0) = '1') else
        sext_ln203_3_fu_3374_p1;
    p_Val2_48_fu_3297_p2 <= std_logic_vector(signed(p_Val2_38_reg_4303) - signed(corr_V_fu_3287_p4));
        p_Val2_51_cast_fu_3116_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_27_fu_3110_p3),24));

    p_Val2_51_fu_3485_p2 <= std_logic_vector(signed(p_Val2_48_reg_4436_pp0_iter5_reg) - signed(corr_V_1_reg_4542));
        p_Val2_53_cast_fu_3106_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_29_fu_3098_p3),24));

    p_Val2_57_fu_1291_p3 <= (sub_ln728_reg_3776 & ap_const_lv12_0);
    p_Val2_60_fu_2857_p3 <=
        inv_table_2_V_q0 when (do_2s_assign_reg_885(0) = '1') else
        zext_ln24_fu_2853_p1;
    p_Val2_61_fu_2912_p3 <=
        sext_ln203_fu_2885_p1 when (do_2s_assign_reg_885(0) = '1') else
        params_a_3s_table_V_q0;
    p_Val2_62_fu_2987_p3 <=
        phimod_V_1_fu_2981_p2 when (p_Val2_67_reg_4080_pp0_iter3_reg(0) = '1') else
        sext_ln703_fu_2966_p1;
    p_Val2_63_fu_3159_p2 <= std_logic_vector(unsigned(p_Result_107_fu_3128_p4) + unsigned(p_Val2_51_cast_fu_3116_p1));
    p_Val2_64_fu_3165_p2 <= std_logic_vector(unsigned(p_Result_108_fu_3137_p4) + unsigned(p_Val2_53_cast_fu_3106_p1));
    p_Val2_65_fu_3414_p2 <= std_logic_vector(unsigned(p_Result_109_fu_3396_p4) + unsigned(p_Val2_74_cast_fu_3384_p1));
    p_Val2_66_fu_3544_p2 <= std_logic_vector(unsigned(zext_ln415_fu_3540_p1) + unsigned(ptcalc_pt_V_fu_3492_p4));
    p_Val2_67_fu_2218_p3 <= ap_phi_reg_pp0_iter2_p_Val2_11_reg_868(21 downto 21);
        p_Val2_74_cast_fu_3384_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_43_fu_3377_p3),24));

    p_Val2_9_fu_1334_p3 <=
        p_Result_105_fu_1324_p4 when (p_Result_45_reg_3816(0) = '1') else
        p_Result_104_fu_1309_p4;
    p_Val2_s_38_fu_2959_p3 <= (tmp_6_reg_3724_pp0_iter3_reg & ap_const_lv6_0);
    p_Val2_s_fu_1107_p4 <= sf2ptcalc_inn_V_0_data_reg(41 downto 26);

    params_a_2s_table_V_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, zext_ln544_2_fu_2847_p1, ap_block_pp0_stage2, zext_ln544_3_fu_2894_p1, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                params_a_2s_table_V_address0 <= zext_ln544_3_fu_2894_p1(7 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                params_a_2s_table_V_address0 <= zext_ln544_2_fu_2847_p1(7 - 1 downto 0);
            else
                params_a_2s_table_V_address0 <= "XXXXXXX";
            end if;
        else
            params_a_2s_table_V_address0 <= "XXXXXXX";
        end if;
    end process;


    params_a_2s_table_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then
            params_a_2s_table_V_ce0 <= ap_const_logic_1;
        else
            params_a_2s_table_V_ce0 <= ap_const_logic_0;
        end if;
    end process;


    params_a_3s_table_V_address0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, zext_ln544_2_fu_2847_p1, ap_block_pp0_stage2, zext_ln544_3_fu_2894_p1, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                params_a_3s_table_V_address0 <= zext_ln544_3_fu_2894_p1(6 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                params_a_3s_table_V_address0 <= zext_ln544_2_fu_2847_p1(6 - 1 downto 0);
            else
                params_a_3s_table_V_address0 <= "XXXXXX";
            end if;
        else
            params_a_3s_table_V_address0 <= "XXXXXX";
        end if;
    end process;


    params_a_3s_table_V_ce0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)))) then
            params_a_3s_table_V_ce0 <= ap_const_logic_1;
        else
            params_a_3s_table_V_ce0 <= ap_const_logic_0;
        end if;
    end process;


    params_e_2s_table_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, zext_ln544_13_fu_3199_p1, zext_ln544_11_fu_3232_p1, zext_ln544_12_fu_3319_p1, zext_ln544_10_fu_3337_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
            params_e_2s_table_V_address0 <= zext_ln544_10_fu_3337_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
            params_e_2s_table_V_address0 <= zext_ln544_12_fu_3319_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
            params_e_2s_table_V_address0 <= zext_ln544_11_fu_3232_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
            params_e_2s_table_V_address0 <= zext_ln544_13_fu_3199_p1(8 - 1 downto 0);
        else
            params_e_2s_table_V_address0 <= "XXXXXXXX";
        end if;
    end process;


    params_e_2s_table_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then
            params_e_2s_table_V_ce0 <= ap_const_logic_1;
        else
            params_e_2s_table_V_ce0 <= ap_const_logic_0;
        end if;
    end process;


    params_e_3s_table_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_block_pp0_stage3, zext_ln544_13_fu_3199_p1, zext_ln544_11_fu_3232_p1, zext_ln544_12_fu_3319_p1, zext_ln544_10_fu_3337_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
            params_e_3s_table_V_address0 <= zext_ln544_10_fu_3337_p1(7 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
            params_e_3s_table_V_address0 <= zext_ln544_12_fu_3319_p1(7 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
            params_e_3s_table_V_address0 <= zext_ln544_11_fu_3232_p1(7 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then
            params_e_3s_table_V_address0 <= zext_ln544_13_fu_3199_p1(7 - 1 downto 0);
        else
            params_e_3s_table_V_address0 <= "XXXXXXX";
        end if;
    end process;


    params_e_3s_table_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then
            params_e_3s_table_V_ce0 <= ap_const_logic_1;
        else
            params_e_3s_table_V_ce0 <= ap_const_logic_0;
        end if;
    end process;


    params_p_2s_table_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage3, zext_ln544_5_fu_2906_p1, zext_ln544_7_fu_2941_p1, zext_ln544_4_fu_3049_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
            params_p_2s_table_V_address0 <= zext_ln544_4_fu_3049_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            params_p_2s_table_V_address0 <= zext_ln544_7_fu_2941_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            params_p_2s_table_V_address0 <= zext_ln544_5_fu_2906_p1(9 - 1 downto 0);
        else
            params_p_2s_table_V_address0 <= "XXXXXXXXX";
        end if;
    end process;


    params_p_2s_table_V_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage3, zext_ln544_9_fu_2953_p1, zext_ln544_6_fu_2975_p1, zext_ln544_8_fu_3059_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
            params_p_2s_table_V_address1 <= zext_ln544_8_fu_3059_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            params_p_2s_table_V_address1 <= zext_ln544_6_fu_2975_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            params_p_2s_table_V_address1 <= zext_ln544_9_fu_2953_p1(9 - 1 downto 0);
        else
            params_p_2s_table_V_address1 <= "XXXXXXXXX";
        end if;
    end process;


    params_p_2s_table_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then
            params_p_2s_table_V_ce0 <= ap_const_logic_1;
        else
            params_p_2s_table_V_ce0 <= ap_const_logic_0;
        end if;
    end process;


    params_p_2s_table_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then
            params_p_2s_table_V_ce1 <= ap_const_logic_1;
        else
            params_p_2s_table_V_ce1 <= ap_const_logic_0;
        end if;
    end process;


    params_p_3s_table_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage3, zext_ln544_5_fu_2906_p1, zext_ln544_7_fu_2941_p1, zext_ln544_4_fu_3049_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
            params_p_3s_table_V_address0 <= zext_ln544_4_fu_3049_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            params_p_3s_table_V_address0 <= zext_ln544_7_fu_2941_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            params_p_3s_table_V_address0 <= zext_ln544_5_fu_2906_p1(8 - 1 downto 0);
        else
            params_p_3s_table_V_address0 <= "XXXXXXXX";
        end if;
    end process;


    params_p_3s_table_V_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage3, zext_ln544_9_fu_2953_p1, zext_ln544_6_fu_2975_p1, zext_ln544_8_fu_3059_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
            params_p_3s_table_V_address1 <= zext_ln544_8_fu_3059_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            params_p_3s_table_V_address1 <= zext_ln544_6_fu_2975_p1(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1))) then
            params_p_3s_table_V_address1 <= zext_ln544_9_fu_2953_p1(8 - 1 downto 0);
        else
            params_p_3s_table_V_address1 <= "XXXXXXXX";
        end if;
    end process;


    params_p_3s_table_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then
            params_p_3s_table_V_ce0 <= ap_const_logic_1;
        else
            params_p_3s_table_V_ce0 <= ap_const_logic_0;
        end if;
    end process;


    params_p_3s_table_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then
            params_p_3s_table_V_ce1 <= ap_const_logic_1;
        else
            params_p_3s_table_V_ce1 <= ap_const_logic_0;
        end if;
    end process;

    phimod_V_1_fu_2981_p2 <= std_logic_vector(unsigned(ap_const_lv15_0) - unsigned(sext_ln703_fu_2966_p1));

    pl2ptcalc_V_0_ack_out_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then
            pl2ptcalc_V_0_ack_out <= ap_const_logic_1;
        else
            pl2ptcalc_V_0_ack_out <= ap_const_logic_0;
        end if;
    end process;

    ptcalc2mtc_V <= ptcalc2mtc_V_1_data_reg;

    ptcalc2mtc_V_1_ack_in_assign_proc : process(ptcalc2mtc_V_1_vld_reg)
    begin
        if (((ptcalc2mtc_V_1_vld_reg = ap_const_logic_0) or ((ap_const_logic_1 = ap_const_logic_1) and (ptcalc2mtc_V_1_vld_reg = ap_const_logic_1)))) then
            ptcalc2mtc_V_1_ack_in <= ap_const_logic_1;
        else
            ptcalc2mtc_V_1_ack_in <= ap_const_logic_0;
        end if;
    end process;


    ptcalc2mtc_V_1_data_in_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, tmp_V_reg_3684_pp0_iter5_reg, ret_V_3_reg_3729_pp0_iter5_reg, p_Result_94_reg_3752_pp0_iter5_reg, ap_CS_fsm_pp0_stage2, p_Result_89_fu_3361_p4, p_Result_93_fu_3420_p4, p_Result_95_fu_3435_p7, p_Result_19_fu_3567_p11, ap_block_pp0_stage2_01001, ap_block_pp0_stage3_01001, ap_block_pp0_stage0_01001, ap_block_pp0_stage1_01001)
    begin
        if ((not((p_Result_94_reg_3752_pp0_iter5_reg = ap_const_lv3_0)) and (ret_V_3_reg_3729_pp0_iter5_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_01001))) then
            ptcalc2mtc_V_1_data_in <= p_Result_19_fu_3567_p11;
        elsif (((ret_V_3_reg_3729_pp0_iter5_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter5_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then
            ptcalc2mtc_V_1_data_in <= p_Result_95_fu_3435_p7;
        elsif (((tmp_V_reg_3684_pp0_iter5_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_01001))) then
            ptcalc2mtc_V_1_data_in <= p_Result_93_fu_3420_p4;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_01001))) then
            ptcalc2mtc_V_1_data_in <= p_Result_89_fu_3361_p4;
        else
            ptcalc2mtc_V_1_data_in <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if;
    end process;


    ptcalc2mtc_V_1_vld_in_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, tmp_V_reg_3684_pp0_iter5_reg, ret_V_3_reg_3729_pp0_iter5_reg, p_Result_94_reg_3752_pp0_iter5_reg, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (tmp_V_reg_3684_pp0_iter5_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1)) or (not((p_Result_94_reg_3752_pp0_iter5_reg = ap_const_lv3_0)) and (ret_V_3_reg_3729_pp0_iter5_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter5_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ret_V_3_reg_3729_pp0_iter5_reg = ap_const_lv1_1) and (tmp_V_reg_3684_pp0_iter5_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then
            ptcalc2mtc_V_1_vld_in <= ap_const_logic_1;
        else
            ptcalc2mtc_V_1_vld_in <= ap_const_logic_0;
        end if;
    end process;

    ptcalc2mtc_V_ap_vld <= ptcalc2mtc_V_1_vld_reg;
    ptcalc_eta_V_2_fu_3556_p3 <=
        ptcalc_eta_V_fu_3550_p2 when (is_C_side_read_reg_3821_pp0_iter5_reg(0) = '1') else
        zext_ln708_3_fu_3489_p1;
    ptcalc_eta_V_fu_3550_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(zext_ln708_3_fu_3489_p1));
    ptcalc_pt_V_fu_3492_p4 <= p_Val2_51_fu_3485_p2(10 downto 3);
    r_fu_3514_p2 <= "0" when (trunc_ln718_fu_3510_p1 = ap_const_lv2_0) else "1";
    ret_V_22_fu_2889_p2 <= (index_a_V_reg_4179 or ap_const_lv7_1);
    ret_V_23_fu_2900_p2 <= (index_p_V_fu_2879_p2 or ap_const_lv10_1);
    ret_V_24_fu_2970_p2 <= std_logic_vector(unsigned(ap_const_lv11_2) + unsigned(zext_ln215_1_reg_4256));
    ret_V_25_fu_2935_p2 <= std_logic_vector(unsigned(ap_const_lv11_3) + unsigned(zext_ln215_1_fu_2932_p1));
    ret_V_26_fu_3054_p2 <= std_logic_vector(unsigned(ap_const_lv11_4) + unsigned(zext_ln215_1_reg_4256));
    ret_V_27_fu_2947_p2 <= std_logic_vector(unsigned(ap_const_lv11_5) + unsigned(zext_ln215_1_fu_2932_p1));
    ret_V_28_fu_3227_p2 <= (index_e_V_reg_4394 or ap_const_lv8_1);
    ret_V_29_fu_3314_p2 <= (index_e_V_reg_4394 or ap_const_lv8_2);
    ret_V_30_fu_3193_p2 <= (index_e_V_fu_3186_p3 or ap_const_lv8_3);
    ret_V_35_fu_3587_p0 <= ap_const_lv44_7333(16 - 1 downto 0);
    ret_V_36_fu_3594_p0 <= ap_const_lv42_111C000(26 - 1 downto 0);
    ret_V_37_fu_1427_p2 <= std_logic_vector(unsigned(lhs_V_fu_1419_p3) + unsigned(shl_ln_fu_1373_p3));
    ret_V_38_fu_3624_p1 <= ret_V_38_fu_3624_p10(7 - 1 downto 0);
    ret_V_38_fu_3624_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_58_reg_3858),29));
    ret_V_3_fu_1189_p2 <= (or_ln135_fu_1183_p2 or data_valid_mid_V_2_fu_1165_p2);
    ret_V_40_fu_3025_p2 <= std_logic_vector(unsigned(zext_ln703_1_cast_fu_2994_p4) - unsigned(rhs_V_fu_3017_p3));
    ret_V_41_fu_3630_p1 <= sext_ln1352_fu_3068_p1(12 - 1 downto 0);
    ret_V_42_fu_3636_p1 <= sext_ln1352_fu_3068_p1(12 - 1 downto 0);
    ret_V_43_fu_3642_p1 <= sext_ln1352_fu_3068_p1(12 - 1 downto 0);
    ret_V_44_fu_3648_p0 <= sext_ln1352_3_fu_3077_p1(15 - 1 downto 0);
    ret_V_44_fu_3648_p1 <= sext_ln1352_3_fu_3077_p1(15 - 1 downto 0);
    ret_V_47_fu_3281_p2 <= std_logic_vector(unsigned(rhs_V_2_fu_3273_p3) + unsigned(add_ln700_1_fu_3259_p2));
    ret_V_48_fu_3666_p1 <= sext_ln1352_5_fu_3345_p1(12 - 1 downto 0);
    ret_V_49_fu_3672_p1 <= sext_ln1352_5_fu_3345_p1(12 - 1 downto 0);
    ret_V_50_fu_3678_p1 <= ret_V_50_fu_3678_p10(15 - 1 downto 0);
    ret_V_50_fu_3678_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_50_reg_4467),39));
    ret_V_51_fu_3469_p2 <= std_logic_vector(unsigned(rhs_V_3_fu_3461_p3) + unsigned(add_ln700_2_fu_3448_p2));
    rhs_V_1_fu_3251_p3 <= (tmp_8_fu_3242_p4 & ap_const_lv9_0);
    rhs_V_2_fu_3273_p3 <= (tmp_10_fu_3264_p4 & ap_const_lv9_0);
    rhs_V_3_fu_3461_p3 <= (tmp_12_fu_3452_p4 & ap_const_lv9_0);
    rhs_V_fu_3017_p3 <= (empty_41_fu_3009_p3 & ap_const_lv5_0);
    rsp_table_V_address0 <= zext_ln544_fu_1405_p1(12 - 1 downto 0);

    rsp_table_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
            rsp_table_V_ce0 <= ap_const_logic_1;
        else
            rsp_table_V_ce0 <= ap_const_logic_0;
        end if;
    end process;

    sel_tmp5_fu_2821_p2 <= (do_2s_assign_reg_885 xor ap_const_lv1_1);
    select_ln112_1_fu_1912_p3 <=
        ap_const_lv2_3 when (icmp_ln879_22_fu_1906_p2(0) = '1') else
        ap_const_lv2_2;
    select_ln112_fu_1926_p3 <=
        select_ln112_1_fu_1912_p3 when (or_ln112_fu_1920_p2(0) = '1') else
        zext_ln879_2_fu_1896_p1;
    select_ln114_1_fu_1950_p3 <=
        ap_const_lv3_5 when (icmp_ln879_24_fu_1944_p2(0) = '1') else
        ap_const_lv3_4;
    select_ln114_fu_1964_p3 <=
        select_ln114_1_fu_1950_p3 when (or_ln114_fu_1958_p2(0) = '1') else
        zext_ln112_fu_1934_p1;
    select_ln116_1_fu_1984_p3 <=
        ap_const_lv3_7 when (icmp_ln879_26_fu_1978_p2(0) = '1') else
        ap_const_lv3_6;
    select_ln116_fu_1998_p3 <=
        select_ln116_1_fu_1984_p3 when (or_ln116_fu_1992_p2(0) = '1') else
        select_ln114_fu_1964_p3;
    select_ln118_1_fu_2022_p3 <=
        ap_const_lv4_9 when (icmp_ln879_28_fu_2016_p2(0) = '1') else
        ap_const_lv4_8;
    select_ln118_fu_2036_p3 <=
        select_ln118_1_fu_2022_p3 when (or_ln118_fu_2030_p2(0) = '1') else
        zext_ln116_fu_2006_p1;
    select_ln120_1_fu_2056_p3 <=
        ap_const_lv4_B when (icmp_ln879_30_fu_2050_p2(0) = '1') else
        ap_const_lv4_A;
    select_ln120_fu_2070_p3 <=
        select_ln120_1_fu_2056_p3 when (or_ln120_fu_2064_p2(0) = '1') else
        select_ln118_fu_2036_p3;
    select_ln122_1_fu_2090_p3 <=
        ap_const_lv4_D when (icmp_ln879_32_fu_2084_p2(0) = '1') else
        ap_const_lv4_C;
    select_ln122_fu_2104_p3 <=
        select_ln122_1_fu_2090_p3 when (or_ln122_fu_2098_p2(0) = '1') else
        select_ln120_fu_2070_p3;
    select_ln124_1_fu_2317_p3 <=
        ap_const_lv4_F when (icmp_ln879_34_fu_2311_p2(0) = '1') else
        ap_const_lv4_E;
    select_ln124_fu_2331_p3 <=
        select_ln124_1_fu_2317_p3 when (or_ln124_fu_2325_p2(0) = '1') else
        select_ln122_reg_4048;
    select_ln126_1_fu_2354_p3 <=
        ap_const_lv5_11 when (icmp_ln879_36_fu_2348_p2(0) = '1') else
        ap_const_lv5_10;
    select_ln126_fu_2368_p3 <=
        select_ln126_1_fu_2354_p3 when (or_ln126_fu_2362_p2(0) = '1') else
        zext_ln124_fu_2338_p1;
    select_ln128_1_fu_2388_p3 <=
        ap_const_lv5_13 when (icmp_ln879_38_fu_2382_p2(0) = '1') else
        ap_const_lv5_12;
    select_ln128_fu_2402_p3 <=
        select_ln128_1_fu_2388_p3 when (or_ln128_fu_2396_p2(0) = '1') else
        select_ln126_fu_2368_p3;
    select_ln130_1_fu_2422_p3 <=
        ap_const_lv5_15 when (icmp_ln879_40_fu_2416_p2(0) = '1') else
        ap_const_lv5_14;
    select_ln130_fu_2436_p3 <=
        select_ln130_1_fu_2422_p3 when (or_ln130_fu_2430_p2(0) = '1') else
        select_ln128_fu_2402_p3;
    select_ln132_1_fu_2456_p3 <=
        ap_const_lv5_17 when (icmp_ln879_42_fu_2450_p2(0) = '1') else
        ap_const_lv5_16;
    select_ln132_fu_2470_p3 <=
        select_ln132_1_fu_2456_p3 when (or_ln132_fu_2464_p2(0) = '1') else
        select_ln130_fu_2436_p3;
    select_ln134_1_fu_2761_p3 <=
        ap_const_lv5_19 when (icmp_ln879_44_reg_4130(0) = '1') else
        ap_const_lv5_18;
    select_ln134_fu_2772_p3 <=
        select_ln134_1_fu_2761_p3 when (or_ln134_fu_2768_p2(0) = '1') else
        select_ln132_reg_4120;
    select_ln136_1_fu_2779_p3 <=
        ap_const_lv5_1B when (icmp_ln879_46_reg_4141(0) = '1') else
        ap_const_lv5_1A;
    select_ln136_fu_2790_p3 <=
        select_ln136_1_fu_2779_p3 when (or_ln136_fu_2786_p2(0) = '1') else
        select_ln134_fu_2772_p3;
    select_ln138_1_fu_2798_p3 <=
        ap_const_lv5_1D when (icmp_ln879_48_reg_4152(0) = '1') else
        ap_const_lv5_1C;
    select_ln138_fu_2809_p3 <=
        select_ln138_1_fu_2798_p3 when (or_ln138_fu_2805_p2(0) = '1') else
        select_ln136_fu_2790_p3;
    select_ln53_fu_1656_p3 <=
        ap_const_lv2_2 when (icmp_ln879_6_fu_1650_p2(0) = '1') else
        zext_ln879_fu_1646_p1;
    select_ln55_1_fu_1680_p3 <=
        ap_const_lv3_4 when (icmp_ln879_8_fu_1674_p2(0) = '1') else
        ap_const_lv3_3;
    select_ln55_fu_1694_p3 <=
        select_ln55_1_fu_1680_p3 when (or_ln55_fu_1688_p2(0) = '1') else
        zext_ln53_fu_1664_p1;
    select_ln57_1_fu_1714_p3 <=
        ap_const_lv3_6 when (icmp_ln879_10_fu_1708_p2(0) = '1') else
        ap_const_lv3_5;
    select_ln57_fu_1728_p3 <=
        select_ln57_1_fu_1714_p3 when (or_ln57_fu_1722_p2(0) = '1') else
        select_ln55_fu_1694_p3;
    select_ln59_1_fu_1752_p3 <=
        ap_const_lv4_8 when (icmp_ln879_12_fu_1746_p2(0) = '1') else
        ap_const_lv4_7;
    select_ln59_fu_1766_p3 <=
        select_ln59_1_fu_1752_p3 when (or_ln59_fu_1760_p2(0) = '1') else
        zext_ln57_fu_1736_p1;
    select_ln61_1_fu_1786_p3 <=
        ap_const_lv4_A when (icmp_ln879_14_fu_1780_p2(0) = '1') else
        ap_const_lv4_9;
    select_ln61_fu_1800_p3 <=
        select_ln61_1_fu_1786_p3 when (or_ln61_fu_1794_p2(0) = '1') else
        select_ln59_fu_1766_p3;
    select_ln63_1_fu_1820_p3 <=
        ap_const_lv4_C when (icmp_ln879_16_fu_1814_p2(0) = '1') else
        ap_const_lv4_B;
    select_ln63_fu_1834_p3 <=
        select_ln63_1_fu_1820_p3 when (or_ln63_fu_1828_p2(0) = '1') else
        select_ln61_fu_1800_p3;
    select_ln65_1_fu_1854_p3 <=
        ap_const_lv4_E when (icmp_ln879_18_fu_1848_p2(0) = '1') else
        ap_const_lv4_D;
    select_ln65_fu_1868_p3 <=
        select_ln65_1_fu_1854_p3 when (or_ln65_fu_1862_p2(0) = '1') else
        select_ln63_fu_1834_p3;
    select_ln68_fu_2118_p3 <=
        ap_const_lv4_F when (icmp_ln879_49_fu_2112_p2(0) = '1') else
        select_ln879_fu_1876_p3;
    select_ln70_1_fu_2130_p3 <=
        ap_const_lv5_11 when (icmp_ln879_6_fu_1650_p2(0) = '1') else
        ap_const_lv5_10;
    select_ln70_fu_2144_p3 <=
        select_ln70_1_fu_2130_p3 when (or_ln70_fu_2138_p2(0) = '1') else
        zext_ln68_4_fu_2126_p1;
    select_ln72_1_fu_2152_p3 <=
        ap_const_lv5_13 when (icmp_ln879_8_fu_1674_p2(0) = '1') else
        ap_const_lv5_12;
    select_ln72_fu_2160_p3 <=
        select_ln72_1_fu_2152_p3 when (or_ln55_fu_1688_p2(0) = '1') else
        select_ln70_fu_2144_p3;
    select_ln74_1_fu_2168_p3 <=
        ap_const_lv5_15 when (icmp_ln879_10_fu_1708_p2(0) = '1') else
        ap_const_lv5_14;
    select_ln74_fu_2176_p3 <=
        select_ln74_1_fu_2168_p3 when (or_ln57_fu_1722_p2(0) = '1') else
        select_ln72_fu_2160_p3;
    select_ln76_1_fu_2190_p3 <=
        ap_const_lv5_17 when (icmp_ln879_12_fu_1746_p2(0) = '1') else
        ap_const_lv5_16;
    select_ln76_fu_2204_p3 <=
        select_ln76_1_fu_2190_p3 when (or_ln76_fu_2198_p2(0) = '1') else
        select_ln74_fu_2176_p3;
    select_ln78_1_fu_2514_p3 <=
        ap_const_lv5_19 when (icmp_ln879_14_reg_4004(0) = '1') else
        ap_const_lv5_18;
    select_ln78_fu_2521_p3 <=
        select_ln78_1_fu_2514_p3 when (or_ln61_reg_4009(0) = '1') else
        select_ln76_reg_4069;
    select_ln80_1_fu_2527_p3 <=
        ap_const_lv5_1B when (icmp_ln879_16_reg_4014(0) = '1') else
        ap_const_lv5_1A;
    select_ln80_fu_2534_p3 <=
        select_ln80_1_fu_2527_p3 when (or_ln63_reg_4020(0) = '1') else
        select_ln78_fu_2521_p3;
    select_ln82_1_fu_2541_p3 <=
        ap_const_lv5_1D when (icmp_ln879_18_reg_4026(0) = '1') else
        ap_const_lv5_1C;
    select_ln82_fu_2548_p3 <=
        select_ln82_1_fu_2541_p3 when (or_ln65_reg_4032(0) = '1') else
        select_ln80_fu_2534_p3;
    select_ln851_1_fu_2721_p3 <=
        trunc_ln851_1_reg_4101 when (icmp_ln851_1_fu_2710_p2(0) = '1') else
        add_ln851_1_fu_2716_p2;
    select_ln851_2_fu_2744_p3 <=
        trunc_ln851_2_reg_4113 when (icmp_ln851_2_reg_4108(0) = '1') else
        add_ln851_2_fu_2739_p2;
    select_ln851_fu_1392_p3 <=
        trunc_ln2_reg_3836 when (icmp_ln851_reg_3831(0) = '1') else
        add_ln851_fu_1387_p2;
    select_ln85_fu_2566_p3 <=
        ap_const_lv5_1E when (icmp_ln879_49_reg_4053(0) = '1') else
        select_ln879_1_fu_2555_p3;
    select_ln879_1_fu_2555_p3 <=
        select_ln82_fu_2548_p3 when (icmp_ln879_19_reg_4043(0) = '1') else
        zext_ln879_1_fu_2302_p1;
    select_ln879_2_fu_2676_p3 <=
        select_ln97_fu_2664_p3 when (and_ln879_fu_2671_p2(0) = '1') else
        ap_const_lv6_0;
    select_ln879_3_fu_2695_p3 <=
        zext_ln879_3_fu_2562_p1 when (and_ln879_1_fu_2689_p2(0) = '1') else
        select_ln879_2_fu_2676_p3;
    select_ln879_4_fu_2832_p3 <=
        zext_ln138_fu_2817_p1 when (and_ln879_2_fu_2827_p2(0) = '1') else
        select_ln879_3_reg_4158;
    select_ln879_fu_1876_p3 <=
        select_ln65_fu_1868_p3 when (icmp_ln879_3_fu_1628_p2(0) = '1') else
        ap_const_lv4_0;
    select_ln87_1_fu_2577_p3 <=
        ap_const_lv6_20 when (icmp_ln879_6_reg_3973(0) = '1') else
        ap_const_lv6_1F;
    select_ln87_fu_2584_p3 <=
        select_ln87_1_fu_2577_p3 when (or_ln70_reg_4058(0) = '1') else
        zext_ln85_fu_2573_p1;
    select_ln89_1_fu_2591_p3 <=
        ap_const_lv6_22 when (icmp_ln879_8_reg_3978(0) = '1') else
        ap_const_lv6_21;
    select_ln89_fu_2598_p3 <=
        select_ln89_1_fu_2591_p3 when (or_ln55_reg_3983(0) = '1') else
        select_ln87_fu_2584_p3;
    select_ln91_1_fu_2605_p3 <=
        ap_const_lv6_24 when (icmp_ln879_50_reg_4063(0) = '1') else
        ap_const_lv6_23;
    select_ln91_fu_2616_p3 <=
        select_ln91_1_fu_2605_p3 when (or_ln91_fu_2612_p2(0) = '1') else
        select_ln89_fu_2598_p3;
    select_ln93_1_fu_2624_p3 <=
        ap_const_lv6_26 when (icmp_ln879_13_reg_3998(0) = '1') else
        ap_const_lv6_25;
    select_ln93_fu_2635_p3 <=
        select_ln93_1_fu_2624_p3 when (or_ln93_fu_2631_p2(0) = '1') else
        select_ln91_fu_2616_p3;
    select_ln95_1_fu_2643_p3 <=
        ap_const_lv6_28 when (icmp_ln879_16_reg_4014(0) = '1') else
        ap_const_lv6_27;
    select_ln95_fu_2650_p3 <=
        select_ln95_1_fu_2643_p3 when (or_ln63_reg_4020(0) = '1') else
        select_ln93_fu_2635_p3;
    select_ln97_1_fu_2657_p3 <=
        ap_const_lv6_2A when (icmp_ln879_18_reg_4026(0) = '1') else
        ap_const_lv6_29;
    select_ln97_fu_2664_p3 <=
        select_ln97_1_fu_2657_p3 when (or_ln65_reg_4032(0) = '1') else
        select_ln95_fu_2650_p3;
        sext_ln1352_3_fu_3077_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_62_reg_4297),30));

        sext_ln1352_5_fu_3345_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_48_reg_4436),33));

        sext_ln1352_fu_3068_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_38_reg_4303),31));

        sext_ln203_1_fu_3370_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(params_e_3s_table_V_q0),21));

        sext_ln203_2_fu_3325_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(params_e_3s_table_V_q0),21));

        sext_ln203_3_fu_3374_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(params_e_3s_table_V_5_reg_4487),21));

        sext_ln203_4_fu_3238_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(params_e_3s_table_V_q0),21));

        sext_ln203_fu_2885_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(params_a_2s_table_V_q0),24));

        sext_ln256_fu_3563_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ptcalc_eta_V_2_fu_3556_p3),14));

        sext_ln703_1_fu_1624_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(deflection_V_fu_1618_p2),22));

        sext_ln703_2_fu_1592_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(deflection_V_1_fu_1586_p2),22));

        sext_ln703_3_fu_1560_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(deflection_V_2_fu_1554_p2),22));

        sext_ln703_4_fu_3155_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_26_fu_3120_p3),21));

        sext_ln703_fu_2966_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_s_38_fu_2959_p3),15));

        sext_ln728_fu_3003_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(params_a_2s_table_V_3_reg_4231),21));


    sf2ptcalc_inn_V_0_ack_out_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then
            sf2ptcalc_inn_V_0_ack_out <= ap_const_logic_1;
        else
            sf2ptcalc_inn_V_0_ack_out <= ap_const_logic_0;
        end if;
    end process;


    sf2ptcalc_mid_V_0_ack_out_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then
            sf2ptcalc_mid_V_0_ack_out <= ap_const_logic_1;
        else
            sf2ptcalc_mid_V_0_ack_out <= ap_const_logic_0;
        end if;
    end process;


    sf2ptcalc_out_V_0_ack_out_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)))) then
            sf2ptcalc_out_V_0_ack_out <= ap_const_logic_1;
        else
            sf2ptcalc_out_V_0_ack_out <= ap_const_logic_0;
        end if;
    end process;

    shl_ln1_fu_2868_p3 <= (select_ln879_4_reg_4173 & ap_const_lv3_0);
    shl_ln_fu_1373_p3 <= (sub_ln1192_reg_3771 & ap_const_lv12_0);
    sub_ln1192_fu_1255_p2 <= std_logic_vector(unsigned(trunc_ln1_fu_1235_p4) - unsigned(trunc_ln728_1_fu_1245_p4));
    sub_ln703_fu_2226_p2 <= std_logic_vector(unsigned(ap_const_lv22_0) - unsigned(ap_phi_reg_pp0_iter2_p_Val2_11_reg_868));
    sub_ln728_fu_1261_p2 <= std_logic_vector(unsigned(z_out_V_fu_1127_p4) - unsigned(p_Val2_s_fu_1107_p4));
    t_V_fu_3080_p3 <= (p_Val2_12_reg_815_pp0_iter4_reg & ap_const_lv15_0);
    tmp_10_fu_3264_p4 <= ret_V_46_reg_4416(34 downto 23);
    tmp_12_fu_3452_p4 <= ret_V_50_reg_4532(34 downto 23);
    tmp_1_fu_1606_p3 <= (reg_977_pp0_iter1_reg & reg_973_pp0_iter1_reg);
    tmp_27_fu_3502_p3 <= p_Val2_51_fu_3485_p2(3 downto 3);
    tmp_28_fu_3526_p3 <= p_Val2_51_fu_3485_p2(2 downto 2);
    tmp_2_fu_1564_p3 <= (trunc_ln647_3_reg_3796_pp0_iter1_reg & trunc_ln647_2_reg_3791_pp0_iter1_reg);
    tmp_3_fu_1574_p3 <= (reg_977_pp0_iter1_reg & reg_969_pp0_iter1_reg);
    tmp_4_fu_1532_p3 <= (trunc_ln647_5_reg_3786_pp0_iter1_reg & trunc_ln647_4_reg_3781_pp0_iter1_reg);
    tmp_5_fu_1542_p3 <= (reg_973_pp0_iter1_reg & reg_969_pp0_iter1_reg);
    tmp_7_fu_3146_p4 <= ret_V_41_reg_4349(24 downto 4);
    tmp_8_fu_3242_p4 <= ret_V_45_reg_4411(34 downto 23);
    tmp_9_fu_1410_p4 <= ret_V_36_reg_3843(35 downto 14);
    tmp_V_10_fu_1099_p3 <= sf2ptcalc_out_V_0_data_reg(9 downto 9);
    tmp_V_1_fu_989_p4 <= pl2ptcalc_V_0_data_reg(56 downto 36);
    tmp_V_2_fu_999_p3 <= sf2ptcalc_inn_V_0_data_reg(63 downto 63);
    tmp_V_3_fu_1007_p3 <= sf2ptcalc_mid_V_0_data_reg(63 downto 63);
    tmp_V_4_fu_1015_p3 <= sf2ptcalc_out_V_0_data_reg(63 downto 63);
    tmp_V_5_fu_1023_p4 <= sf2ptcalc_inn_V_0_data_reg(62 downto 42);
    tmp_V_6_fu_1033_p4 <= sf2ptcalc_mid_V_0_data_reg(62 downto 42);
    tmp_V_7_fu_1043_p4 <= sf2ptcalc_out_V_0_data_reg(62 downto 42);
    tmp_V_8_fu_1083_p3 <= sf2ptcalc_inn_V_0_data_reg(9 downto 9);
    tmp_V_9_fu_1091_p3 <= sf2ptcalc_mid_V_0_data_reg(9 downto 9);
    tmp_V_fu_981_p3 <= pl2ptcalc_V_0_data_reg(62 downto 62);
    tmp_fu_1596_p3 <= (trunc_ln647_1_reg_3806_pp0_iter1_reg & trunc_ln647_reg_3801_pp0_iter1_reg);
    tmp_s_fu_2240_p3 <= (p_Val2_19_fu_2232_p3 & ap_const_lv16_0);
    trunc_ln1_fu_1235_p4 <= sf2ptcalc_inn_V_0_data_reg(36 downto 26);
    trunc_ln647_1_fu_1287_p1 <= sf2ptcalc_inn_V_0_data_reg(4 - 1 downto 0);
    trunc_ln647_2_fu_1275_p1 <= sf2ptcalc_out_V_0_data_reg(4 - 1 downto 0);
    trunc_ln647_3_fu_1279_p1 <= sf2ptcalc_inn_V_0_data_reg(4 - 1 downto 0);
    trunc_ln647_4_fu_1267_p1 <= sf2ptcalc_out_V_0_data_reg(4 - 1 downto 0);
    trunc_ln647_5_fu_1271_p1 <= sf2ptcalc_mid_V_0_data_reg(4 - 1 downto 0);
    trunc_ln647_6_fu_1223_p1 <= sf2ptcalc_out_V_0_data_reg(4 - 1 downto 0);
    trunc_ln647_7_fu_1227_p1 <= sf2ptcalc_mid_V_0_data_reg(4 - 1 downto 0);
    trunc_ln647_8_fu_1231_p1 <= sf2ptcalc_inn_V_0_data_reg(4 - 1 downto 0);
    trunc_ln647_fu_1283_p1 <= sf2ptcalc_mid_V_0_data_reg(4 - 1 downto 0);
    trunc_ln718_fu_3510_p1 <= p_Val2_51_fu_3485_p2(2 - 1 downto 0);
    trunc_ln728_1_fu_1245_p4 <= sf2ptcalc_mid_V_0_data_reg(36 downto 26);
    trunc_ln728_fu_3006_p1 <= params_a_3s_table_V_3_reg_4236(21 - 1 downto 0);
    trunc_ln851_3_fu_2260_p1 <= p_Val2_19_fu_2232_p3(1 - 1 downto 0);
    trunc_ln851_4_fu_2274_p1 <= p_Val2_19_fu_2232_p3(8 - 1 downto 0);
    trunc_ln851_fu_1341_p1 <= p_Val2_9_fu_1334_p3(2 - 1 downto 0);
    xor_ln879_fu_2684_p2 <= (icmp_ln879_51_reg_4074 xor ap_const_lv1_1);
    xs_V_1_fu_1318_p2 <= std_logic_vector(unsigned(ap_const_lv16_0) - unsigned(p_Result_104_fu_1309_p4));
    z_out_V_fu_1127_p4 <= sf2ptcalc_out_V_0_data_reg(41 downto 26);
    zext_ln112_fu_1934_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln112_fu_1926_p3),3));
    zext_ln116_fu_2006_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln116_fu_1998_p3),4));
    zext_ln124_fu_2338_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln124_fu_2331_p3),5));
    zext_ln138_fu_2817_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln138_fu_2809_p3),6));
    zext_ln214_1_fu_2875_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1_fu_2868_p3),10));
    zext_ln214_fu_2865_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_a_V_reg_4179),10));
    zext_ln215_1_fu_2932_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_p_V_reg_4200),11));
    zext_ln24_fu_2853_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(inv_table_V_q0),30));
    zext_ln415_fu_3540_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln415_fu_3534_p2),8));
    zext_ln53_fu_1664_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln53_fu_1656_p3),3));
    zext_ln544_10_fu_3337_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_e_V_reg_4394),64));
    zext_ln544_11_fu_3232_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_28_fu_3227_p2),64));
    zext_ln544_12_fu_3319_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_29_fu_3314_p2),64));
    zext_ln544_13_fu_3199_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_30_fu_3193_p2),64));
    zext_ln544_14_fu_2734_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ibin_V_2_fu_2728_p3),64));
    zext_ln544_15_fu_2756_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ibin_V_3_fu_2750_p3),64));
    zext_ln544_1_fu_3310_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ibin_V_1_reg_4421),64));
    zext_ln544_2_fu_2847_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_a_V_fu_2839_p3),64));
    zext_ln544_3_fu_2894_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_22_fu_2889_p2),64));
    zext_ln544_4_fu_3049_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(index_p_V_reg_4200_pp0_iter3_reg),64));
    zext_ln544_5_fu_2906_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_23_fu_2900_p2),64));
    zext_ln544_6_fu_2975_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_24_fu_2970_p2),64));
    zext_ln544_7_fu_2941_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_25_fu_2935_p2),64));
    zext_ln544_8_fu_3059_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_26_fu_3054_p2),64));
    zext_ln544_9_fu_2953_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_27_fu_2947_p2),64));
    zext_ln544_fu_1405_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ibin_V_fu_1398_p3),64));
    zext_ln57_fu_1736_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln57_fu_1728_p3),4));
    zext_ln68_4_fu_2126_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln68_fu_2118_p3),5));
    zext_ln703_1_cast_fu_2994_p4 <= ret_V_39_reg_4282(38 downto 13);
    zext_ln708_1_fu_1500_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_91_reg_3702_pp0_iter1_reg),15));
    zext_ln708_2_fu_1503_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_92_reg_3707_pp0_iter1_reg),15));
    zext_ln708_3_fu_3489_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_13_reg_4502),13));
    zext_ln708_fu_1497_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_90_reg_3697_pp0_iter1_reg),15));
    zext_ln85_fu_2573_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln85_fu_2566_p3),6));
    zext_ln879_1_fu_2302_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln879_reg_4038),5));
    zext_ln879_2_fu_1896_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln879_20_fu_1890_p2),2));
    zext_ln879_3_fu_2562_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln879_1_fu_2555_p3),6));
    zext_ln879_fu_1646_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln879_5_fu_1640_p2),2));
end behav;
