---
permalink: /publication/
classes: wide
title: null
---

# Publications

## Book Chapters:

[b1] [**SANSCrypt: Sporadic-Authentication-Based Sequential Logic Encryption**](https://doi.org/10.1007/978-3-030-81641-4_12)\
**Y. Hu**, K. Yang, S. Nazarian, P. Nuzzo, *VLSI-SoC: Design Trends*, Springer, 2021. 

## Conference Papers: 

[c9] [**TriLock: IC Protection with Tunable Corruptibility and Resilience to SAT and Removal Attacks**](https://doi.org/10.23919/DATE54114.2022.9774649)\
Y. Zhang<sup>\*</sup>, **Y. Hu**<sup>\*</sup>, P. Nuzzo, P. A. Beerel, *IEEE Design, Automation & Test in Europe Conference & Exhibition (DATE)*, Mar. 2022. 

[c8] [**Fun-SAT: Functional Corruptibility-Guided SAT-Based Attack on Sequential Logic Encryption**](https://doi.org/10.1109/HOST49136.2021.9702267)\
**Y. Hu**<sup>\*</sup>, Y. Zhang<sup>\*</sup>, K. Yang, D. Chen, P. A. Beerel, P. Nuzzo, *IEEE International Symposium on Hardware Oriented Security and Trust (HOST)*, Dec. 2021. [[code]](https://github.com/descyphy/Fun-SAT)

[c7] [**Enhancing SAT-Attack Resiliency and Cost-Effectiveness of Reconfigurable-Logic-Based Circuit Obfuscation**](https://doi.org/10.1109/ISCAS51556.2021.9401458)\
S. Dutta Chowdhury, G. Zhang, **Y. Hu**, P. Nuzzo, *IEEE International Symposium on Circuits and Systems (ISCAS)*, May 2021. 

[c6] [**Risk-Aware Cost-Effective Design Methodology for Integrated Circuit Locking**](https://doi.org/10.23919/DATE51398.2021.9473956)
\
**Y. Hu**, K. Yang, S. Dutta Chowdhury, P. Nuzzo, *IEEE Design, Automation & Test in Europe Conference & Exhibition (DATE)*, Feb. 2021. 

[c5] [**SANSCrypt: A Sporadic-Authentication-Based Sequential Logic Encryption Scheme**](https://doi.org/10.1109/VLSI-SOC46417.2020.9344079)\
**Y. Hu**, K. Yang, S. Nazarian, P. Nuzzo, *IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)*, Oct. 2020. 

[c4] **Logic Obfuscation: Modeling Attack Resiliency**\
V. Menon, G. Kolhe, J. Fifty, A. G. Schmidt, J. Monson, M. French, **Y. Hu**, P. Beerel, and P. Nuzzo, *Government Microcircuit Applications & Critical Technology Conference (GOMACTech)*, Mar. 2020.

[c3] [**Security-driven Metrics and Models for Efficient Evaluation of Logic Encryption Schemes**](https://doi.org/10.1145/3359986.3361207)\
**Y. Hu**, V. Venugopalan, A. Schmidt, J. Monson, M. French, P. Nuzzo, *ACM-IEEE International Conference on Formal Methods and Models for System Design (MEMOCODE)*, Oct. 2019. 

[c2] [**System-Level Framework for Logic Obfuscation with Quantified Metrics for Evaluation**](https://doi.org/10.1109/SecDev.2019.00020)\
V. Venugopalan, G. Kolhe, A. Schmidt, J. Monson, M. French, **Y. Hu**, P. A. Beerel, P. Nuzzo, *IEEE Secure Development Conference (SecDev)*, Sept. 2019. 

[c1] [**Quantifying Security and Overheads for Obfuscation of Integrated Circuits**](https://apps.dtic.mil/sti/citations/AD1075410)\
V. Venugopalan, G. Kolhe, A. Schmidt, J. Monson, M. French, **Y. Hu**, P. A. Beerel, P. Nuzzo, *Government Microcircuit Applications & Critical Technology Conference (GOMACTech)*, Mar. 2019. 


## Demos & Posters:

[p2] [**Circumventing Machine Learning-Based Attacks to Logic Locking**](https://59dac.conference-program.com/presentation/?id=WIP207&sess=sess264)\
**Y. Hu**, S. Dutta Chowdhury, K. Yang, M. Munir, J. Bollareddy, P. Nuzzo, *Design Automation Conference (DAC)*, July 2022. 

[d1] **MIRAGE: A System-Level Framework for Inserting and Evaluating Logic Obfuscation**\
V. Venugopalan, G. Kolhe, A. Schmidt, J. Monson, M. French, **Y. Hu**, P. A. Beerel, P. Nuzzo, *IEEE International Symposium on Hardware Oriented Security and Trust (HOST)*, May 2019.

