Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri May  9 16:42:54 2025
| Host         : lapdune2 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                             Violations  
---------  ----------------  ------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks          4           
TIMING-7   Critical Warning  No common node between related clocks                   4           
LUTAR-1    Warning           LUT drives async reset alert                            3           
PDRC-190   Warning           Suboptimally placed synchronized register chain         8           
SYNTH-16   Warning           Address collision                                       51          
TIMING-16  Warning           Large setup violation                                   686         
XDCC-7     Warning           Scoped Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (2)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (12)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (2)
---------------------------------
 There are 2 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.689    -2785.083                    765                16247        0.068        0.000                      0                16247        0.264        0.000                       0                  6377  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                           Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                           ------------         ----------      --------------
gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXOUTCLK  {0.000 8.000}        16.000          62.500          
gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK  {0.000 8.000}        16.000          62.500          
  clkfbout                                                                                                                      {0.000 8.000}        16.000          62.500          
  clkout0                                                                                                                       {0.000 4.000}        8.000           125.000         
  clkout1                                                                                                                       {0.000 8.000}        16.000          62.500          
oeiclk                                                                                                                          {0.000 4.000}        8.000           125.000         
sysclk                                                                                                                          {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_1_1                                                                                                          {0.000 2.500}        5.000           200.000         
  clk_out2_clk_wiz_1_1                                                                                                          {0.000 8.000}        16.000          62.500          
  clk_out3_clk_wiz_1_1                                                                                                          {0.000 1.143}        2.286           437.500         
  clk_out6_clk_wiz_1_1                                                                                                          {0.000 12.000}       24.000          41.667          
  clkfbout_clk_wiz_1_1                                                                                                          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK                                                                                                                                                    5.000        0.000                       0                     3  
  clkfbout                                                                                                                                                                                                                                                                       14.751        0.000                       0                     2  
  clkout0                                                                                                                            -6.520      -71.662                     33                 7328        0.068        0.000                      0                 7328        3.146        0.000                       0                  2697  
  clkout1                                                                                                                            12.508        0.000                      0                  146        0.172        0.000                      0                  146        7.500        0.000                       0                   116  
oeiclk                                                                                                                                5.006        0.000                      0                  107        0.147        0.000                      0                  107        2.286        0.000                       0                    79  
sysclk                                                                                                                                                                                                                                                                            3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1_1                                                                                                                0.151        0.000                      0                  580        0.101        0.000                      0                  580        0.264        0.000                       0                   327  
  clk_out2_clk_wiz_1_1                                                                                                               11.513        0.000                      0                   45        0.221        0.000                      0                   45        7.500        0.000                       0                    42  
  clk_out3_clk_wiz_1_1                                                                                                                                                                                                                                                            0.693        0.000                       0                    38  
  clk_out6_clk_wiz_1_1                                                                                                                4.120        0.000                      0                 6979        0.088        0.000                      0                 6979       11.146        0.000                       0                  3069  
  clkfbout_clk_wiz_1_1                                                                                                                                                                                                                                                            8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout1               clkout0                     5.749        0.000                      0                   28        0.150        0.000                      0                   28  
clk_out6_clk_wiz_1_1  clkout0                    -0.557       -0.902                      4                   90        0.322        0.000                      0                   90  
clkout0               clkout1                     1.295        0.000                      0                   24        0.151        0.000                      0                   24  
clkout0               clk_out1_clk_wiz_1_1       -7.689      -15.274                      2                    2        3.138        0.000                      0                    2  
clkout0               clk_out2_clk_wiz_1_1       -3.772      -12.050                     12                   12        3.121        0.000                      0                   12  
clkout0               clk_out6_clk_wiz_1_1       -4.600    -2685.978                    716                  716        3.087        0.000                      0                  716  
clk_out2_clk_wiz_1_1  clk_out6_clk_wiz_1_1        1.515        0.000                      0                  856        0.153        0.000                      0                  856  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_1_1  clk_out1_clk_wiz_1_1        0.139        0.000                      0                   16        1.500        0.000                      0                   16  
**async_default**     clkout0               clkout0                     0.685        0.000                      0                   76        0.645        0.000                      0                   76  
**async_default**     oeiclk                oeiclk                      4.447        0.000                      0                   31        0.465        0.000                      0                   31  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                      clk_out1_clk_wiz_1_1  
(none)                clk_out1_clk_wiz_1_1  clk_out1_clk_wiz_1_1  
(none)                clkout0               clk_out1_clk_wiz_1_1  
(none)                clkout1               clk_out1_clk_wiz_1_1  
(none)                clk_out1_clk_wiz_1_1  clkout0               
(none)                clkout0               clkout0               
(none)                clk_out1_clk_wiz_1_1  clkout1               
(none)                clkout1               clkout1               
(none)                                      oeiclk                
(none)                clk_out1_clk_wiz_1_1  oeiclk                
(none)                oeiclk                oeiclk                


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out1_clk_wiz_1_1                        
(none)                clk_out2_clk_wiz_1_1                        
(none)                clkfbout                                    
(none)                clkfbout_clk_wiz_1_1                        
(none)                oeiclk                                      
(none)                                      clk_out1_clk_wiz_1_1  
(none)                                      clk_out3_clk_wiz_1_1  
(none)                                      clk_out6_clk_wiz_1_1  
(none)                                      clkout0               


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
  To Clock:  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXOUTCLK  n/a            2.424         16.000      13.576     GTPE2_CHANNEL_X0Y5  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.592         16.000      14.408     BUFGCTRL_X0Y17      gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y2     gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y2     gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y2     gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y2     gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y2     gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y2     gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y2  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y2  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y2  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y2  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :           33  Failing Endpoints,  Worst Slack       -6.520ns,  Total Violation      -71.662ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.520ns  (required time - arrival time)
  Source:                 AFE_0/gen_spy_buffers/gen_spy_bit[1].spy_inst/genbuffer[3].ramb_inst/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[14]
                            (rising edge-triggered cell FIFO36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        13.754ns  (logic 2.440ns (17.741%)  route 11.314ns (82.259%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.050ns = ( 14.050 - 8.000 ) 
    Source Clock Delay      (SCD):    6.423ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.832     6.423    AFE_0/gen_spy_buffers/gen_spy_bit[1].spy_inst/oeiclk_out
    RAMB18_X1Y5          RAMB18E1                                     r  AFE_0/gen_spy_buffers/gen_spy_bit[1].spy_inst/genbuffer[3].ramb_inst/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y5          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      2.125     8.548 r  AFE_0/gen_spy_buffers/gen_spy_bit[1].spy_inst/genbuffer[3].ramb_inst/DOBDO[2]
                         net (fo=1, routed)           1.968    10.517    gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_134_0[30]
    SLICE_X19Y57         LUT5 (Prop_lut5_I1_O)        0.105    10.622 r  gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_243/O
                         net (fo=1, routed)           0.520    11.141    gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_243_n_2
    SLICE_X20Y57         LUT5 (Prop_lut5_I4_O)        0.105    11.246 r  gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_138/O
                         net (fo=1, routed)           2.668    13.914    gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_138_n_2
    SLICE_X20Y49         LUT6 (Prop_lut6_I3_O)        0.105    14.019 r  gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_52/O
                         net (fo=1, routed)           6.158    20.177    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/DI[14]
    RAMB36_X0Y4          FIFO36E1                                     r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     8.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417    10.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.270    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.347 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.703    14.050    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X0Y4          FIFO36E1                                     r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
                         clock pessimism              0.324    14.374    
                         clock uncertainty           -0.077    14.298    
    RAMB36_X0Y4          FIFO36E1 (Setup_fifo36e1_WRCLK_DI[14])
                                                     -0.641    13.657    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         13.657    
                         arrival time                         -20.177    
  -------------------------------------------------------------------
                         slack                                 -6.520    

Slack (VIOLATED) :        -6.449ns  (required time - arrival time)
  Source:                 AFE_0/FIFO_TS_BOT/storage_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[0]
                            (rising edge-triggered cell FIFO36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        13.766ns  (logic 2.545ns (18.488%)  route 11.221ns (81.512%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.050ns = ( 14.050 - 8.000 ) 
    Source Clock Delay      (SCD):    6.340ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.749     6.340    AFE_0/FIFO_TS_BOT/oeiclk_out
    RAMB36_X2Y9          RAMB36E1                                     r  AFE_0/FIFO_TS_BOT/storage_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.125     8.465 r  AFE_0/FIFO_TS_BOT/storage_reg/DOADO[0]
                         net (fo=1, routed)           1.410     9.875    AFE_0/FIFO_TS_BOT/storage_reg_n_37
    SLICE_X20Y52         LUT2 (Prop_lut2_I1_O)        0.105     9.980 r  AFE_0/FIFO_TS_BOT/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_477/O
                         net (fo=1, routed)           0.726    10.706    AFE_0/FIFO_MID/bot_ts[0]
    SLICE_X20Y58         LUT6 (Prop_lut6_I5_O)        0.105    10.811 r  AFE_0/FIFO_MID/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_373/O
                         net (fo=1, routed)           1.749    12.561    gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_79
    SLICE_X20Y57         LUT6 (Prop_lut6_I4_O)        0.105    12.666 f  gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_179/O
                         net (fo=1, routed)           2.186    14.851    gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_179_n_2
    SLICE_X20Y45         LUT6 (Prop_lut6_I3_O)        0.105    14.956 r  gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_66/O
                         net (fo=1, routed)           5.149    20.106    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/DI[0]
    RAMB36_X0Y4          FIFO36E1                                     r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     8.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417    10.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.270    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.347 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.703    14.050    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X0Y4          FIFO36E1                                     r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
                         clock pessimism              0.324    14.374    
                         clock uncertainty           -0.077    14.298    
    RAMB36_X0Y4          FIFO36E1 (Setup_fifo36e1_WRCLK_DI[0])
                                                     -0.641    13.657    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         13.657    
                         arrival time                         -20.106    
  -------------------------------------------------------------------
                         slack                                 -6.449    

Slack (VIOLATED) :        -5.836ns  (required time - arrival time)
  Source:                 AFE_0/FIFO_TS_BOT/storage_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[10]
                            (rising edge-triggered cell FIFO36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        13.152ns  (logic 2.731ns (20.765%)  route 10.421ns (79.235%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.050ns = ( 14.050 - 8.000 ) 
    Source Clock Delay      (SCD):    6.340ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.749     6.340    AFE_0/FIFO_TS_BOT/oeiclk_out
    RAMB36_X2Y9          RAMB36E1                                     r  AFE_0/FIFO_TS_BOT/storage_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      2.125     8.465 r  AFE_0/FIFO_TS_BOT/storage_reg/DOADO[10]
                         net (fo=1, routed)           1.210     9.675    AFE_0/FIFO_TS_BOT/storage_reg_n_27
    SLICE_X26Y55         LUT2 (Prop_lut2_I1_O)        0.128     9.803 r  AFE_0/FIFO_TS_BOT/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_451/O
                         net (fo=1, routed)           0.351    10.153    AFE_0/FIFO_MID/bot_ts[7]
    SLICE_X25Y57         LUT6 (Prop_lut6_I5_O)        0.268    10.421 r  AFE_0/FIFO_MID/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_281/O
                         net (fo=1, routed)           1.950    12.372    gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_70
    SLICE_X22Y57         LUT6 (Prop_lut6_I4_O)        0.105    12.477 f  gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_150/O
                         net (fo=1, routed)           2.030    14.506    gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_150_n_2
    SLICE_X18Y34         LUT6 (Prop_lut6_I3_O)        0.105    14.611 r  gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_56/O
                         net (fo=1, routed)           4.881    19.492    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/DI[10]
    RAMB36_X0Y4          FIFO36E1                                     r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     8.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417    10.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.270    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.347 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.703    14.050    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X0Y4          FIFO36E1                                     r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
                         clock pessimism              0.324    14.374    
                         clock uncertainty           -0.077    14.298    
    RAMB36_X0Y4          FIFO36E1 (Setup_fifo36e1_WRCLK_DI[10])
                                                     -0.641    13.657    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         13.657    
                         arrival time                         -19.492    
  -------------------------------------------------------------------
                         slack                                 -5.836    

Slack (VIOLATED) :        -5.766ns  (required time - arrival time)
  Source:                 AFE_0/FIFO_TS_BOT/storage_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[9]
                            (rising edge-triggered cell FIFO36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        13.082ns  (logic 2.545ns (19.454%)  route 10.537ns (80.546%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.050ns = ( 14.050 - 8.000 ) 
    Source Clock Delay      (SCD):    6.340ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.749     6.340    AFE_0/FIFO_TS_BOT/oeiclk_out
    RAMB36_X2Y9          RAMB36E1                                     r  AFE_0/FIFO_TS_BOT/storage_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                      2.125     8.465 r  AFE_0/FIFO_TS_BOT/storage_reg/DOADO[9]
                         net (fo=1, routed)           1.423     9.888    AFE_0/FIFO_TS_BOT/storage_reg_n_28
    SLICE_X26Y55         LUT2 (Prop_lut2_I1_O)        0.105     9.993 r  AFE_0/FIFO_TS_BOT/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_454/O
                         net (fo=1, routed)           0.453    10.445    AFE_0/FIFO_MID/bot_ts[6]
    SLICE_X25Y55         LUT6 (Prop_lut6_I5_O)        0.105    10.550 r  AFE_0/FIFO_MID/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_292/O
                         net (fo=1, routed)           2.054    12.605    gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_72
    SLICE_X21Y55         LUT6 (Prop_lut6_I4_O)        0.105    12.710 f  gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_153/O
                         net (fo=1, routed)           1.956    14.666    gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_153_n_2
    SLICE_X21Y52         LUT6 (Prop_lut6_I3_O)        0.105    14.771 r  gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_57/O
                         net (fo=1, routed)           4.651    19.422    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/DI[9]
    RAMB36_X0Y4          FIFO36E1                                     r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     8.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417    10.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.270    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.347 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.703    14.050    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X0Y4          FIFO36E1                                     r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
                         clock pessimism              0.324    14.374    
                         clock uncertainty           -0.077    14.298    
    RAMB36_X0Y4          FIFO36E1 (Setup_fifo36e1_WRCLK_DI[9])
                                                     -0.641    13.657    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         13.657    
                         arrival time                         -19.422    
  -------------------------------------------------------------------
                         slack                                 -5.766    

Slack (VIOLATED) :        -5.736ns  (required time - arrival time)
  Source:                 gen_eth_mux/rx_addr_reg_int_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[4]
                            (rising edge-triggered cell FIFO36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        13.001ns  (logic 1.063ns (8.177%)  route 11.938ns (91.824%))
  Logic Levels:           6  (LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.050ns = ( 14.050 - 8.000 ) 
    Source Clock Delay      (SCD):    6.391ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.800     6.391    gen_eth_mux/userclk2_out
    SLICE_X18Y47         FDRE                                         r  gen_eth_mux/rx_addr_reg_int_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDRE (Prop_fdre_C_Q)         0.433     6.824 f  gen_eth_mux/rx_addr_reg_int_reg[21]/Q
                         net (fo=7, routed)           0.716     7.540    gen_eth_mux/rx_addr_reg[21]
    SLICE_X20Y47         LUT4 (Prop_lut4_I0_O)        0.105     7.645 f  gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_418/O
                         net (fo=13, routed)          1.190     8.836    gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_418_n_2
    SLICE_X20Y31         LUT6 (Prop_lut6_I4_O)        0.105     8.941 f  gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_441/O
                         net (fo=10, routed)          0.676     9.616    gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_441_n_2
    SLICE_X14Y36         LUT4 (Prop_lut4_I0_O)        0.105     9.721 r  gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_465/O
                         net (fo=1, routed)           1.063    10.785    gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_465_n_2
    SLICE_X20Y57         LUT5 (Prop_lut5_I0_O)        0.105    10.890 r  gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_336/O
                         net (fo=1, routed)           1.930    12.820    gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_336_n_2
    SLICE_X21Y55         LUT6 (Prop_lut6_I1_O)        0.105    12.925 r  gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_168/O
                         net (fo=1, routed)           1.932    14.856    gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_168_n_2
    SLICE_X21Y39         LUT6 (Prop_lut6_I3_O)        0.105    14.961 r  gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_62_comp/O
                         net (fo=1, routed)           4.431    19.392    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/DI[4]
    RAMB36_X0Y4          FIFO36E1                                     r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     8.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417    10.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.270    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.347 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.703    14.050    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X0Y4          FIFO36E1                                     r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
                         clock pessimism              0.324    14.374    
                         clock uncertainty           -0.077    14.298    
    RAMB36_X0Y4          FIFO36E1 (Setup_fifo36e1_WRCLK_DI[4])
                                                     -0.641    13.657    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         13.657    
                         arrival time                         -19.392    
  -------------------------------------------------------------------
                         slack                                 -5.736    

Slack (VIOLATED) :        -5.526ns  (required time - arrival time)
  Source:                 gen_eth_mux/rx_addr_reg_int_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[3]
                            (rising edge-triggered cell FIFO36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        12.793ns  (logic 1.009ns (7.887%)  route 11.784ns (92.113%))
  Logic Levels:           6  (LUT4=2 LUT6=4)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.050ns = ( 14.050 - 8.000 ) 
    Source Clock Delay      (SCD):    6.389ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.798     6.389    gen_eth_mux/userclk2_out
    SLICE_X21Y47         FDRE                                         r  gen_eth_mux/rx_addr_reg_int_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y47         FDRE (Prop_fdre_C_Q)         0.379     6.768 r  gen_eth_mux/rx_addr_reg_int_reg[26]/Q
                         net (fo=3, routed)           0.519     7.288    gen_eth_mux/rx_addr_reg[26]
    SLICE_X21Y47         LUT4 (Prop_lut4_I1_O)        0.105     7.393 r  gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_182/O
                         net (fo=17, routed)          0.868     8.260    gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_182_n_2
    SLICE_X20Y53         LUT6 (Prop_lut6_I4_O)        0.105     8.365 r  gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_385/O
                         net (fo=14, routed)          0.811     9.176    gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_385_n_2
    SLICE_X25Y57         LUT6 (Prop_lut6_I3_O)        0.105     9.281 r  gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_200/O
                         net (fo=12, routed)          0.938    10.219    gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_200_n_2
    SLICE_X25Y60         LUT4 (Prop_lut4_I0_O)        0.105    10.324 f  gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_342/O
                         net (fo=1, routed)           2.071    12.395    gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_342_n_2
    SLICE_X22Y55         LUT6 (Prop_lut6_I1_O)        0.105    12.500 f  gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_170/O
                         net (fo=1, routed)           2.213    14.712    gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_170_n_2
    SLICE_X8Y47          LUT6 (Prop_lut6_I3_O)        0.105    14.817 r  gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_63/O
                         net (fo=1, routed)           4.365    19.182    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/DI[3]
    RAMB36_X0Y4          FIFO36E1                                     r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     8.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417    10.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.270    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.347 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.703    14.050    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X0Y4          FIFO36E1                                     r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
                         clock pessimism              0.324    14.374    
                         clock uncertainty           -0.077    14.298    
    RAMB36_X0Y4          FIFO36E1 (Setup_fifo36e1_WRCLK_DI[3])
                                                     -0.641    13.657    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         13.657    
                         arrival time                         -19.182    
  -------------------------------------------------------------------
                         slack                                 -5.526    

Slack (VIOLATED) :        -5.398ns  (required time - arrival time)
  Source:                 AFE_0/FIFO_TS_BOT/storage_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[6]
                            (rising edge-triggered cell FIFO36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        12.714ns  (logic 2.545ns (20.017%)  route 10.169ns (79.983%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.050ns = ( 14.050 - 8.000 ) 
    Source Clock Delay      (SCD):    6.340ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.749     6.340    AFE_0/FIFO_TS_BOT/oeiclk_out
    RAMB36_X2Y9          RAMB36E1                                     r  AFE_0/FIFO_TS_BOT/storage_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.125     8.465 r  AFE_0/FIFO_TS_BOT/storage_reg/DOADO[6]
                         net (fo=1, routed)           1.217     9.682    AFE_0/FIFO_TS_BOT/storage_reg_n_31
    SLICE_X26Y53         LUT2 (Prop_lut2_I1_O)        0.105     9.787 r  AFE_0/FIFO_TS_BOT/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_460/O
                         net (fo=1, routed)           0.343    10.130    AFE_0/FIFO_MID/bot_ts[5]
    SLICE_X25Y55         LUT6 (Prop_lut6_I5_O)        0.105    10.235 r  AFE_0/FIFO_MID/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_319/O
                         net (fo=1, routed)           1.908    12.143    gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_73
    SLICE_X23Y55         LUT6 (Prop_lut6_I4_O)        0.105    12.248 f  gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_162/O
                         net (fo=1, routed)           2.116    14.364    gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_162_n_2
    SLICE_X8Y34          LUT6 (Prop_lut6_I3_O)        0.105    14.469 r  gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_60/O
                         net (fo=1, routed)           4.585    19.054    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/DI[6]
    RAMB36_X0Y4          FIFO36E1                                     r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     8.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417    10.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.270    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.347 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.703    14.050    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X0Y4          FIFO36E1                                     r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
                         clock pessimism              0.324    14.374    
                         clock uncertainty           -0.077    14.298    
    RAMB36_X0Y4          FIFO36E1 (Setup_fifo36e1_WRCLK_DI[6])
                                                     -0.641    13.657    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         13.657    
                         arrival time                         -19.054    
  -------------------------------------------------------------------
                         slack                                 -5.398    

Slack (VIOLATED) :        -5.171ns  (required time - arrival time)
  Source:                 AFE_0/FIFO_TS_BOT/storage_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[5]
                            (rising edge-triggered cell FIFO36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        12.487ns  (logic 2.710ns (21.703%)  route 9.777ns (78.297%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.050ns = ( 14.050 - 8.000 ) 
    Source Clock Delay      (SCD):    6.340ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.749     6.340    AFE_0/FIFO_TS_BOT/oeiclk_out
    RAMB36_X2Y9          RAMB36E1                                     r  AFE_0/FIFO_TS_BOT/storage_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.125     8.465 r  AFE_0/FIFO_TS_BOT/storage_reg/DOADO[5]
                         net (fo=1, routed)           1.119     9.584    AFE_0/FIFO_TS_BOT/storage_reg_n_32
    SLICE_X26Y53         LUT2 (Prop_lut2_I1_O)        0.108     9.692 r  AFE_0/FIFO_TS_BOT/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_462/O
                         net (fo=1, routed)           0.350    10.042    AFE_0/FIFO_MID/bot_ts[4]
    SLICE_X25Y55         LUT6 (Prop_lut6_I5_O)        0.267    10.309 r  AFE_0/FIFO_MID/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_328/O
                         net (fo=1, routed)           1.852    12.161    gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_74
    SLICE_X23Y55         LUT6 (Prop_lut6_I4_O)        0.105    12.266 f  gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_165/O
                         net (fo=1, routed)           2.482    14.749    gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_165_n_2
    SLICE_X8Y23          LUT6 (Prop_lut6_I3_O)        0.105    14.854 r  gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_61/O
                         net (fo=1, routed)           3.973    18.827    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/DI[5]
    RAMB36_X0Y4          FIFO36E1                                     r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     8.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417    10.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.270    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.347 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.703    14.050    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X0Y4          FIFO36E1                                     r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
                         clock pessimism              0.324    14.374    
                         clock uncertainty           -0.077    14.298    
    RAMB36_X0Y4          FIFO36E1 (Setup_fifo36e1_WRCLK_DI[5])
                                                     -0.641    13.657    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         13.657    
                         arrival time                         -18.827    
  -------------------------------------------------------------------
                         slack                                 -5.171    

Slack (VIOLATED) :        -5.101ns  (required time - arrival time)
  Source:                 AFE_0/FIFO_TS_BOT/storage_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[1]
                            (rising edge-triggered cell FIFO36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        12.417ns  (logic 2.545ns (20.496%)  route 9.872ns (79.504%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.050ns = ( 14.050 - 8.000 ) 
    Source Clock Delay      (SCD):    6.340ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.749     6.340    AFE_0/FIFO_TS_BOT/oeiclk_out
    RAMB36_X2Y9          RAMB36E1                                     r  AFE_0/FIFO_TS_BOT/storage_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.125     8.465 r  AFE_0/FIFO_TS_BOT/storage_reg/DOADO[1]
                         net (fo=1, routed)           1.173     9.638    AFE_0/FIFO_TS_BOT/storage_reg_n_36
    SLICE_X25Y57         LUT2 (Prop_lut2_I1_O)        0.105     9.743 r  AFE_0/FIFO_TS_BOT/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_475/O
                         net (fo=1, routed)           0.541    10.284    AFE_0/FIFO_MID/bot_ts[1]
    SLICE_X24Y57         LUT6 (Prop_lut6_I5_O)        0.105    10.389 r  AFE_0/FIFO_MID/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_363/O
                         net (fo=1, routed)           1.976    12.365    gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_78
    SLICE_X20Y55         LUT6 (Prop_lut6_I4_O)        0.105    12.470 f  gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_176/O
                         net (fo=1, routed)           2.469    14.939    gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_176_n_2
    SLICE_X8Y34          LUT6 (Prop_lut6_I3_O)        0.105    15.044 r  gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_65/O
                         net (fo=1, routed)           3.713    18.757    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/DI[1]
    RAMB36_X0Y4          FIFO36E1                                     r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     8.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417    10.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.270    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.347 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.703    14.050    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X0Y4          FIFO36E1                                     r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
                         clock pessimism              0.324    14.374    
                         clock uncertainty           -0.077    14.298    
    RAMB36_X0Y4          FIFO36E1 (Setup_fifo36e1_WRCLK_DI[1])
                                                     -0.641    13.657    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         13.657    
                         arrival time                         -18.757    
  -------------------------------------------------------------------
                         slack                                 -5.101    

Slack (VIOLATED) :        -3.381ns  (required time - arrival time)
  Source:                 gen_eth_mux/rx_addr_reg_int_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[13]
                            (rising edge-triggered cell FIFO36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        10.646ns  (logic 1.168ns (10.971%)  route 9.478ns (89.029%))
  Logic Levels:           7  (LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.050ns = ( 14.050 - 8.000 ) 
    Source Clock Delay      (SCD):    6.391ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.800     6.391    gen_eth_mux/userclk2_out
    SLICE_X18Y47         FDRE                                         r  gen_eth_mux/rx_addr_reg_int_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDRE (Prop_fdre_C_Q)         0.433     6.824 f  gen_eth_mux/rx_addr_reg_int_reg[21]/Q
                         net (fo=7, routed)           0.716     7.540    gen_eth_mux/rx_addr_reg[21]
    SLICE_X20Y47         LUT4 (Prop_lut4_I0_O)        0.105     7.645 f  gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_418/O
                         net (fo=13, routed)          0.953     8.599    gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_418_n_2
    SLICE_X21Y57         LUT5 (Prop_lut5_I2_O)        0.105     8.704 f  gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_427/O
                         net (fo=2, routed)           0.571     9.274    gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_427_n_2
    SLICE_X21Y59         LUT6 (Prop_lut6_I4_O)        0.105     9.379 f  gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_229/O
                         net (fo=6, routed)           0.766    10.145    gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_229_n_2
    SLICE_X24Y58         LUT4 (Prop_lut4_I2_O)        0.105    10.250 r  gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_252/O
                         net (fo=1, routed)           1.489    11.739    gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_252_n_2
    SLICE_X24Y53         LUT6 (Prop_lut6_I0_O)        0.105    11.844 r  gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_142/O
                         net (fo=1, routed)           1.708    13.551    gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_142_n_2
    SLICE_X19Y35         LUT5 (Prop_lut5_I3_O)        0.105    13.656 r  gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_143_comp/O
                         net (fo=1, routed)           1.627    15.284    gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_143_n_2
    SLICE_X18Y36         LUT6 (Prop_lut6_I4_O)        0.105    15.389 r  gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_53_comp/O
                         net (fo=1, routed)           1.648    17.037    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/DI[13]
    RAMB36_X0Y4          FIFO36E1                                     r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     8.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417    10.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.270    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.347 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.703    14.050    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X0Y4          FIFO36E1                                     r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
                         clock pessimism              0.324    14.374    
                         clock uncertainty           -0.077    14.298    
    RAMB36_X0Y4          FIFO36E1 (Setup_fifo36e1_WRCLK_DI[13])
                                                     -0.641    13.657    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         13.657    
                         arrival time                         -17.037    
  -------------------------------------------------------------------
                         slack                                 -3.381    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/eth_int_inst/data_manager_blk/GEC_RX_CTRL/data_fifo_wdata_sig_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[51]
                            (rising edge-triggered cell FIFO36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.128ns (33.070%)  route 0.259ns (66.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.187ns
    Source Clock Delay      (SCD):    2.507ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.756     2.507    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/GEC_RX_CTRL/userclk2_out
    SLICE_X24Y34         FDRE                                         r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/GEC_RX_CTRL/data_fifo_wdata_sig_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y34         FDRE (Prop_fdre_C_Q)         0.128     2.635 r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/GEC_RX_CTRL/data_fifo_wdata_sig_reg[51]/Q
                         net (fo=2, routed)           0.259     2.894    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_2[51]
    RAMB36_X1Y6          FIFO36E1                                     r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[51]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.072     3.187    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X1Y6          FIFO36E1                                     r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
                         clock pessimism             -0.605     2.582    
    RAMB36_X1Y6          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[51])
                                                      0.243     2.825    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         -2.825    
                         arrival time                           2.894    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/eth_int_inst/data_manager_blk/GEC_RX_CTRL/data_fifo_wdata_sig_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[47]
                            (rising edge-triggered cell FIFO36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.128ns (32.955%)  route 0.260ns (67.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.187ns
    Source Clock Delay      (SCD):    2.507ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.756     2.507    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/GEC_RX_CTRL/userclk2_out
    SLICE_X25Y34         FDRE                                         r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/GEC_RX_CTRL/data_fifo_wdata_sig_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y34         FDRE (Prop_fdre_C_Q)         0.128     2.635 r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/GEC_RX_CTRL/data_fifo_wdata_sig_reg[47]/Q
                         net (fo=2, routed)           0.260     2.895    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_2[47]
    RAMB36_X1Y6          FIFO36E1                                     r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[47]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.072     3.187    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X1Y6          FIFO36E1                                     r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
                         clock pessimism             -0.605     2.582    
    RAMB36_X1Y6          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[47])
                                                      0.242     2.824    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         -2.824    
                         arrival time                           2.895    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/eth_int_inst/data_manager_blk/GEC_RX_CTRL/data_fifo_wdata_sig_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[62]
                            (rising edge-triggered cell FIFO36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.128ns (32.538%)  route 0.265ns (67.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.187ns
    Source Clock Delay      (SCD):    2.504ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.753     2.504    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/GEC_RX_CTRL/userclk2_out
    SLICE_X25Y31         FDRE                                         r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/GEC_RX_CTRL/data_fifo_wdata_sig_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y31         FDRE (Prop_fdre_C_Q)         0.128     2.632 r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/GEC_RX_CTRL/data_fifo_wdata_sig_reg[62]/Q
                         net (fo=2, routed)           0.265     2.897    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1_2[62]
    RAMB36_X1Y6          FIFO36E1                                     r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[62]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.072     3.187    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X1Y6          FIFO36E1                                     r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
                         clock pessimism             -0.605     2.582    
    RAMB36_X1Y6          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[62])
                                                      0.243     2.825    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         -2.825    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 gen_eth_mux/rx_addr_reg_int_reg[3]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AFE_0/gen_spy_buffers/gen_spy_bit[5].spy_inst/genbuffer[1].ramb_inst/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.814%)  route 0.153ns (48.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.197ns
    Source Clock Delay      (SCD):    2.517ns
    Clock Pessimism Removal (CPR):    0.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.766     2.517    gen_eth_mux/userclk2_out
    SLICE_X8Y43          FDRE                                         r  gen_eth_mux/rx_addr_reg_int_reg[3]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.164     2.681 r  gen_eth_mux/rx_addr_reg_int_reg[3]_replica_3/Q
                         net (fo=10, routed)          0.153     2.833    AFE_0/gen_spy_buffers/gen_spy_bit[5].spy_inst/rx_addr_reg_int_reg[17]_0[3]_repN_3_alias
    RAMB18_X0Y16         RAMB18E1                                     r  AFE_0/gen_spy_buffers/gen_spy_bit[5].spy_inst/genbuffer[1].ramb_inst/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.082     3.197    AFE_0/gen_spy_buffers/gen_spy_bit[5].spy_inst/oeiclk_out
    RAMB18_X0Y16         RAMB18E1                                     r  AFE_0/gen_spy_buffers/gen_spy_bit[5].spy_inst/genbuffer[1].ramb_inst/CLKBWRCLK
                         clock pessimism             -0.627     2.570    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     2.753    AFE_0/gen_spy_buffers/gen_spy_bit[5].spy_inst/genbuffer[1].ramb_inst
  -------------------------------------------------------------------
                         required time                         -2.753    
                         arrival time                           2.833    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 gen_eth_mux/rx_addr_reg_int_reg[3]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AFE_0/gen_spy_buffers/gen_spy_bit[5].spy_inst/genbuffer[3].ramb_inst/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.814%)  route 0.153ns (48.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.197ns
    Source Clock Delay      (SCD):    2.517ns
    Clock Pessimism Removal (CPR):    0.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.766     2.517    gen_eth_mux/userclk2_out
    SLICE_X8Y43          FDRE                                         r  gen_eth_mux/rx_addr_reg_int_reg[3]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.164     2.681 r  gen_eth_mux/rx_addr_reg_int_reg[3]_replica_3/Q
                         net (fo=10, routed)          0.153     2.833    AFE_0/gen_spy_buffers/gen_spy_bit[5].spy_inst/rx_addr_reg_int_reg[17]_0[3]_repN_3_alias
    RAMB18_X0Y17         RAMB18E1                                     r  AFE_0/gen_spy_buffers/gen_spy_bit[5].spy_inst/genbuffer[3].ramb_inst/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.082     3.197    AFE_0/gen_spy_buffers/gen_spy_bit[5].spy_inst/oeiclk_out
    RAMB18_X0Y17         RAMB18E1                                     r  AFE_0/gen_spy_buffers/gen_spy_bit[5].spy_inst/genbuffer[3].ramb_inst/CLKBWRCLK
                         clock pessimism             -0.627     2.570    
    RAMB18_X0Y17         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     2.753    AFE_0/gen_spy_buffers/gen_spy_bit[5].spy_inst/genbuffer[3].ramb_inst
  -------------------------------------------------------------------
                         required time                         -2.753    
                         arrival time                           2.833    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/din_latch_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.128ns (53.624%)  route 0.111ns (46.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.107ns
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.718     2.469    gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/userclk2_out
    SLICE_X43Y31         FDRE                                         r  gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/din_latch_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.128     2.597 r  gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/din_latch_reg[5]/Q
                         net (fo=1, routed)           0.111     2.707    gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/din_latch[5]
    SLICE_X42Y30         SRLC32E                                      r  gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.993     3.107    gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/userclk2_out
    SLICE_X42Y30         SRLC32E                                      r  gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][5]_srl32/CLK
                         clock pessimism             -0.626     2.482    
    SLICE_X42Y30         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     2.612    gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -2.612    
                         arrival time                           2.707    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 gen_eth_mux/rx_addr_reg_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AFE_0/gen_spy_buffers/gen_spy_bit[0].spy_inst/genbuffer[2].ramb_inst/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.892%)  route 0.212ns (60.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.189ns
    Source Clock Delay      (SCD):    2.511ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.760     2.511    gen_eth_mux/userclk2_out
    SLICE_X11Y32         FDRE                                         r  gen_eth_mux/rx_addr_reg_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.141     2.652 r  gen_eth_mux/rx_addr_reg_int_reg[5]/Q
                         net (fo=10, routed)          0.212     2.864    AFE_0/gen_spy_buffers/gen_spy_bit[0].spy_inst/genbuffer[0].ramb_inst_0[5]
    RAMB18_X0Y12         RAMB18E1                                     r  AFE_0/gen_spy_buffers/gen_spy_bit[0].spy_inst/genbuffer[2].ramb_inst/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.074     3.189    AFE_0/gen_spy_buffers/gen_spy_bit[0].spy_inst/oeiclk_out
    RAMB18_X0Y12         RAMB18E1                                     r  AFE_0/gen_spy_buffers/gen_spy_bit[0].spy_inst/genbuffer[2].ramb_inst/CLKBWRCLK
                         clock pessimism             -0.605     2.584    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     2.767    AFE_0/gen_spy_buffers/gen_spy_bit[0].spy_inst/genbuffer[2].ramb_inst
  -------------------------------------------------------------------
                         required time                         -2.767    
                         arrival time                           2.864    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 gen_eth_mux/rx_addr_reg_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AFE_0/gen_spy_buffers/gen_spy_bit[1].spy_inst/genbuffer[2].ramb_inst/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.892%)  route 0.212ns (60.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.189ns
    Source Clock Delay      (SCD):    2.511ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.760     2.511    gen_eth_mux/userclk2_out
    SLICE_X11Y32         FDRE                                         r  gen_eth_mux/rx_addr_reg_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.141     2.652 r  gen_eth_mux/rx_addr_reg_int_reg[5]/Q
                         net (fo=10, routed)          0.212     2.864    AFE_0/gen_spy_buffers/gen_spy_bit[1].spy_inst/genbuffer[3].ramb_inst_1[5]
    RAMB18_X0Y13         RAMB18E1                                     r  AFE_0/gen_spy_buffers/gen_spy_bit[1].spy_inst/genbuffer[2].ramb_inst/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.074     3.189    AFE_0/gen_spy_buffers/gen_spy_bit[1].spy_inst/oeiclk_out
    RAMB18_X0Y13         RAMB18E1                                     r  AFE_0/gen_spy_buffers/gen_spy_bit[1].spy_inst/genbuffer[2].ramb_inst/CLKBWRCLK
                         clock pessimism             -0.605     2.584    
    RAMB18_X0Y13         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     2.767    AFE_0/gen_spy_buffers/gen_spy_bit[1].spy_inst/genbuffer[2].ramb_inst
  -------------------------------------------------------------------
                         required time                         -2.767    
                         arrival time                           2.864    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/din_latch_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.883%)  route 0.173ns (55.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.105ns
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.718     2.469    gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/userclk2_out
    SLICE_X43Y31         FDRE                                         r  gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/din_latch_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.141     2.610 r  gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/din_latch_reg[0]/Q
                         net (fo=1, routed)           0.173     2.783    gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/din_latch[0]
    SLICE_X44Y28         SRLC32E                                      r  gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.991     3.105    gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/userclk2_out
    SLICE_X44Y28         SRLC32E                                      r  gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][0]_srl32/CLK
                         clock pessimism             -0.605     2.501    
    SLICE_X44Y28         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     2.684    gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -2.684    
                         arrival time                           2.783    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/tx_info_fifo_wr_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/DI[2]
                            (rising edge-triggered cell FIFO18E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.881%)  route 0.331ns (70.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.156ns
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.718     2.469    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/userclk2_out
    SLICE_X43Y18         FDRE                                         r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/tx_info_fifo_wr_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.141     2.610 r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/tx_info_fifo_wr_data_reg[2]/Q
                         net (fo=1, routed)           0.331     2.941    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_INFO_FIFO/FIFO_SYNC_MACRO_inst/tx_ctrl_info_fifo_din[2]
    RAMB18_X2Y2          FIFO18E1                                     r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/DI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.041     3.156    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_INFO_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB18_X2Y2          FIFO18E1                                     r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.626     2.530    
    RAMB18_X2Y2          FIFO18E1 (Hold_fifo18e1_WRCLK_DI[2])
                                                      0.296     2.826    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -2.826    
                         arrival time                           2.941    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYE2/C          n/a            2.360         8.000       5.640      IDELAY_X0Y4      AFE_0/fe_inst/gen_bit[0].febit_d_inst/IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         8.000       5.640      IDELAY_X0Y6      AFE_0/fe_inst/gen_bit[1].febit_d_inst/IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         8.000       5.640      IDELAY_X0Y12     AFE_0/fe_inst/gen_bit[2].febit_d_inst/IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         8.000       5.640      IDELAY_X0Y18     AFE_0/fe_inst/gen_bit[3].febit_d_inst/IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         8.000       5.640      IDELAY_X0Y20     AFE_0/fe_inst/gen_bit[4].febit_d_inst/IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         8.000       5.640      IDELAY_X0Y34     AFE_0/fe_inst/gen_bit[5].febit_d_inst/IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         8.000       5.640      IDELAY_X0Y30     AFE_0/fe_inst/gen_bit[6].febit_d_inst/IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         8.000       5.640      IDELAY_X0Y36     AFE_0/fe_inst/gen_bit[7].febit_d_inst/IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         8.000       5.640      IDELAY_X0Y26     AFE_0/fe_inst/gen_bit[8].febit_d_inst/IDELAYE2_inst/C
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X3Y10     AFE_0/FIFO_BOT/storage_reg_0_0/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y2  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854         4.000       3.146      SLICE_X44Y28     gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.854         4.000       3.146      SLICE_X44Y28     gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854         4.000       3.146      SLICE_X44Y28     gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.854         4.000       3.146      SLICE_X44Y28     gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854         4.000       3.146      SLICE_X42Y31     gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][2]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.854         4.000       3.146      SLICE_X42Y31     gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][2]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854         4.000       3.146      SLICE_X42Y31     gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][3]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.854         4.000       3.146      SLICE_X42Y31     gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][3]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854         4.000       3.146      SLICE_X42Y25     gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][4]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.854         4.000       3.146      SLICE_X42Y25     gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.854         4.000       3.146      SLICE_X44Y28     gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854         4.000       3.146      SLICE_X44Y28     gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.854         4.000       3.146      SLICE_X44Y28     gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854         4.000       3.146      SLICE_X44Y28     gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.854         4.000       3.146      SLICE_X42Y31     gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][2]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854         4.000       3.146      SLICE_X42Y31     gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.854         4.000       3.146      SLICE_X42Y31     gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][3]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854         4.000       3.146      SLICE_X42Y31     gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.854         4.000       3.146      SLICE_X42Y25     gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][4]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854         4.000       3.146      SLICE_X42Y25     gigabit_ehternet_inst/eth_int_inst/ec_wrapper/ethernet_controller/ICMPPingShiftRegBlock/shReg_reg[31][4]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack       12.508ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.508ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.212ns  (logic 0.694ns (21.609%)  route 2.518ns (78.391%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.649ns = ( 21.649 - 16.000 ) 
    Source Clock Delay      (SCD):    6.003ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.412     6.003    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X50Y146        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y146        FDRE (Prop_fdre_C_Q)         0.379     6.382 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.665     7.047    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X51Y147        LUT6 (Prop_lut6_I2_O)        0.105     7.152 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__0/O
                         net (fo=1, routed)           0.651     7.803    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__0_n_0
    SLICE_X51Y146        LUT5 (Prop_lut5_I4_O)        0.105     7.908 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0/O
                         net (fo=2, routed)           0.517     8.425    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0_n_0
    SLICE_X50Y145        LUT2 (Prop_lut2_I0_O)        0.105     8.530 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.685     9.215    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X50Y149        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000    16.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    17.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    17.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417    18.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    20.270    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    20.347 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.302    21.649    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X50Y149        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.326    21.975    
                         clock uncertainty           -0.085    21.890    
    SLICE_X50Y149        FDRE (Setup_fdre_C_CE)      -0.168    21.722    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                         21.722    
                         arrival time                          -9.215    
  -------------------------------------------------------------------
                         slack                                 12.508    

Slack (MET) :             12.580ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.168ns  (logic 0.694ns (21.909%)  route 2.474ns (78.091%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.635ns = ( 21.635 - 16.000 ) 
    Source Clock Delay      (SCD):    5.987ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.396     5.987    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X43Y159        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y159        FDRE (Prop_fdre_C_Q)         0.379     6.366 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/Q
                         net (fo=2, routed)           0.679     7.046    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]
    SLICE_X42Y157        LUT4 (Prop_lut4_I0_O)        0.105     7.151 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_3/O
                         net (fo=1, routed)           0.524     7.675    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_3_n_0
    SLICE_X42Y156        LUT6 (Prop_lut6_I0_O)        0.105     7.780 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.577     8.358    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X42Y156        LUT2 (Prop_lut2_I0_O)        0.105     8.463 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.693     9.155    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X43Y159        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000    16.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    17.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    17.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417    18.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    20.270    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    20.347 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.287    21.635    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X43Y159        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                         clock pessimism              0.353    21.987    
                         clock uncertainty           -0.085    21.903    
    SLICE_X43Y159        FDRE (Setup_fdre_C_CE)      -0.168    21.735    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]
  -------------------------------------------------------------------
                         required time                         21.735    
                         arrival time                          -9.155    
  -------------------------------------------------------------------
                         slack                                 12.580    

Slack (MET) :             12.585ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.135ns  (logic 0.694ns (22.140%)  route 2.441ns (77.860%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.649ns = ( 21.649 - 16.000 ) 
    Source Clock Delay      (SCD):    6.003ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.412     6.003    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X50Y146        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y146        FDRE (Prop_fdre_C_Q)         0.379     6.382 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.665     7.047    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X51Y147        LUT6 (Prop_lut6_I2_O)        0.105     7.152 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__0/O
                         net (fo=1, routed)           0.651     7.803    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__0_n_0
    SLICE_X51Y146        LUT5 (Prop_lut5_I4_O)        0.105     7.908 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0/O
                         net (fo=2, routed)           0.517     8.425    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0_n_0
    SLICE_X50Y145        LUT2 (Prop_lut2_I0_O)        0.105     8.530 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.608     9.138    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X50Y147        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000    16.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    17.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    17.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417    18.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    20.270    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    20.347 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.302    21.649    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X50Y147        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism              0.326    21.975    
                         clock uncertainty           -0.085    21.890    
    SLICE_X50Y147        FDRE (Setup_fdre_C_CE)      -0.168    21.722    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                         21.722    
                         arrival time                          -9.138    
  -------------------------------------------------------------------
                         slack                                 12.585    

Slack (MET) :             12.585ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.135ns  (logic 0.694ns (22.140%)  route 2.441ns (77.860%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.649ns = ( 21.649 - 16.000 ) 
    Source Clock Delay      (SCD):    6.003ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.412     6.003    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X50Y146        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y146        FDRE (Prop_fdre_C_Q)         0.379     6.382 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.665     7.047    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X51Y147        LUT6 (Prop_lut6_I2_O)        0.105     7.152 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__0/O
                         net (fo=1, routed)           0.651     7.803    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__0_n_0
    SLICE_X51Y146        LUT5 (Prop_lut5_I4_O)        0.105     7.908 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0/O
                         net (fo=2, routed)           0.517     8.425    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0_n_0
    SLICE_X50Y145        LUT2 (Prop_lut2_I0_O)        0.105     8.530 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.608     9.138    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X50Y147        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000    16.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    17.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    17.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417    18.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    20.270    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    20.347 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.302    21.649    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X50Y147        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/C
                         clock pessimism              0.326    21.975    
                         clock uncertainty           -0.085    21.890    
    SLICE_X50Y147        FDRE (Setup_fdre_C_CE)      -0.168    21.722    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]
  -------------------------------------------------------------------
                         required time                         21.722    
                         arrival time                          -9.138    
  -------------------------------------------------------------------
                         slack                                 12.585    

Slack (MET) :             12.585ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.135ns  (logic 0.694ns (22.140%)  route 2.441ns (77.860%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.649ns = ( 21.649 - 16.000 ) 
    Source Clock Delay      (SCD):    6.003ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.412     6.003    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X50Y146        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y146        FDRE (Prop_fdre_C_Q)         0.379     6.382 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.665     7.047    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X51Y147        LUT6 (Prop_lut6_I2_O)        0.105     7.152 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__0/O
                         net (fo=1, routed)           0.651     7.803    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__0_n_0
    SLICE_X51Y146        LUT5 (Prop_lut5_I4_O)        0.105     7.908 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0/O
                         net (fo=2, routed)           0.517     8.425    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0_n_0
    SLICE_X50Y145        LUT2 (Prop_lut2_I0_O)        0.105     8.530 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.608     9.138    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X50Y147        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000    16.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    17.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    17.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417    18.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    20.270    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    20.347 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.302    21.649    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X50Y147        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C
                         clock pessimism              0.326    21.975    
                         clock uncertainty           -0.085    21.890    
    SLICE_X50Y147        FDRE (Setup_fdre_C_CE)      -0.168    21.722    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[6]
  -------------------------------------------------------------------
                         required time                         21.722    
                         arrival time                          -9.138    
  -------------------------------------------------------------------
                         slack                                 12.585    

Slack (MET) :             12.585ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.135ns  (logic 0.694ns (22.140%)  route 2.441ns (77.860%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.649ns = ( 21.649 - 16.000 ) 
    Source Clock Delay      (SCD):    6.003ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.412     6.003    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X50Y146        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y146        FDRE (Prop_fdre_C_Q)         0.379     6.382 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.665     7.047    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X51Y147        LUT6 (Prop_lut6_I2_O)        0.105     7.152 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__0/O
                         net (fo=1, routed)           0.651     7.803    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__0_n_0
    SLICE_X51Y146        LUT5 (Prop_lut5_I4_O)        0.105     7.908 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0/O
                         net (fo=2, routed)           0.517     8.425    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0_n_0
    SLICE_X50Y145        LUT2 (Prop_lut2_I0_O)        0.105     8.530 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.608     9.138    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X50Y147        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000    16.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    17.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    17.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417    18.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    20.270    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    20.347 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.302    21.649    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X50Y147        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/C
                         clock pessimism              0.326    21.975    
                         clock uncertainty           -0.085    21.890    
    SLICE_X50Y147        FDRE (Setup_fdre_C_CE)      -0.168    21.722    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[7]
  -------------------------------------------------------------------
                         required time                         21.722    
                         arrival time                          -9.138    
  -------------------------------------------------------------------
                         slack                                 12.585    

Slack (MET) :             12.619ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.101ns  (logic 0.694ns (22.382%)  route 2.407ns (77.618%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.649ns = ( 21.649 - 16.000 ) 
    Source Clock Delay      (SCD):    6.003ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.412     6.003    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X50Y146        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y146        FDRE (Prop_fdre_C_Q)         0.379     6.382 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.665     7.047    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X51Y147        LUT6 (Prop_lut6_I2_O)        0.105     7.152 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__0/O
                         net (fo=1, routed)           0.651     7.803    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__0_n_0
    SLICE_X51Y146        LUT5 (Prop_lut5_I4_O)        0.105     7.908 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0/O
                         net (fo=2, routed)           0.517     8.425    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0_n_0
    SLICE_X50Y145        LUT2 (Prop_lut2_I0_O)        0.105     8.530 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.574     9.104    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X50Y148        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000    16.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    17.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    17.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417    18.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    20.270    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    20.347 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.302    21.649    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X50Y148        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C
                         clock pessimism              0.326    21.975    
                         clock uncertainty           -0.085    21.890    
    SLICE_X50Y148        FDRE (Setup_fdre_C_CE)      -0.168    21.722    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[10]
  -------------------------------------------------------------------
                         required time                         21.722    
                         arrival time                          -9.104    
  -------------------------------------------------------------------
                         slack                                 12.619    

Slack (MET) :             12.619ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.101ns  (logic 0.694ns (22.382%)  route 2.407ns (77.618%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.649ns = ( 21.649 - 16.000 ) 
    Source Clock Delay      (SCD):    6.003ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.412     6.003    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X50Y146        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y146        FDRE (Prop_fdre_C_Q)         0.379     6.382 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.665     7.047    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X51Y147        LUT6 (Prop_lut6_I2_O)        0.105     7.152 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__0/O
                         net (fo=1, routed)           0.651     7.803    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__0_n_0
    SLICE_X51Y146        LUT5 (Prop_lut5_I4_O)        0.105     7.908 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0/O
                         net (fo=2, routed)           0.517     8.425    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0_n_0
    SLICE_X50Y145        LUT2 (Prop_lut2_I0_O)        0.105     8.530 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.574     9.104    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X50Y148        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000    16.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    17.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    17.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417    18.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    20.270    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    20.347 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.302    21.649    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X50Y148        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/C
                         clock pessimism              0.326    21.975    
                         clock uncertainty           -0.085    21.890    
    SLICE_X50Y148        FDRE (Setup_fdre_C_CE)      -0.168    21.722    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[11]
  -------------------------------------------------------------------
                         required time                         21.722    
                         arrival time                          -9.104    
  -------------------------------------------------------------------
                         slack                                 12.619    

Slack (MET) :             12.619ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.101ns  (logic 0.694ns (22.382%)  route 2.407ns (77.618%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.649ns = ( 21.649 - 16.000 ) 
    Source Clock Delay      (SCD):    6.003ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.412     6.003    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X50Y146        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y146        FDRE (Prop_fdre_C_Q)         0.379     6.382 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.665     7.047    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X51Y147        LUT6 (Prop_lut6_I2_O)        0.105     7.152 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__0/O
                         net (fo=1, routed)           0.651     7.803    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__0_n_0
    SLICE_X51Y146        LUT5 (Prop_lut5_I4_O)        0.105     7.908 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0/O
                         net (fo=2, routed)           0.517     8.425    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0_n_0
    SLICE_X50Y145        LUT2 (Prop_lut2_I0_O)        0.105     8.530 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.574     9.104    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X50Y148        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000    16.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    17.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    17.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417    18.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    20.270    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    20.347 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.302    21.649    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X50Y148        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[8]/C
                         clock pessimism              0.326    21.975    
                         clock uncertainty           -0.085    21.890    
    SLICE_X50Y148        FDRE (Setup_fdre_C_CE)      -0.168    21.722    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[8]
  -------------------------------------------------------------------
                         required time                         21.722    
                         arrival time                          -9.104    
  -------------------------------------------------------------------
                         slack                                 12.619    

Slack (MET) :             12.619ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clkout1 rise@16.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        3.101ns  (logic 0.694ns (22.382%)  route 2.407ns (77.618%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.649ns = ( 21.649 - 16.000 ) 
    Source Clock Delay      (SCD):    6.003ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.412     6.003    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X50Y146        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y146        FDRE (Prop_fdre_C_Q)         0.379     6.382 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.665     7.047    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X51Y147        LUT6 (Prop_lut6_I2_O)        0.105     7.152 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__0/O
                         net (fo=1, routed)           0.651     7.803    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_4__0_n_0
    SLICE_X51Y146        LUT5 (Prop_lut5_I4_O)        0.105     7.908 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0/O
                         net (fo=2, routed)           0.517     8.425    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_2__0_n_0
    SLICE_X50Y145        LUT2 (Prop_lut2_I0_O)        0.105     8.530 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.574     9.104    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X50Y148        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000    16.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    17.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    17.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417    18.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    20.270    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    20.347 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.302    21.649    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X50Y148        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/C
                         clock pessimism              0.326    21.975    
                         clock uncertainty           -0.085    21.890    
    SLICE_X50Y148        FDRE (Setup_fdre_C_CE)      -0.168    21.722    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[9]
  -------------------------------------------------------------------
                         required time                         21.722    
                         arrival time                          -9.104    
  -------------------------------------------------------------------
                         slack                                 12.619    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.255%)  route 0.114ns (44.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.970ns
    Source Clock Delay      (SCD):    2.337ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.586     2.337    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1_0
    SLICE_X50Y144        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y144        FDRE (Prop_fdre_C_Q)         0.141     2.478 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.114     2.592    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s2
    SLICE_X51Y144        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.856     2.970    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X51Y144        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
                         clock pessimism             -0.621     2.350    
    SLICE_X51Y144        FDRE (Hold_fdre_C_D)         0.070     2.420    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -2.420    
                         arrival time                           2.592    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[14]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.164ns (30.237%)  route 0.378ns (69.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.275ns
    Source Clock Delay      (SCD):    2.419ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.668     2.419    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X48Y212        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y212        FDRE (Prop_fdre_C_Q)         0.164     2.583 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/Q
                         net (fo=1, routed)           0.378     2.961    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/Q[14]
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[14]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.160     3.275    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txn_0
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                         clock pessimism             -0.602     2.673    
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[14])
                                                      0.108     2.781    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -2.781    
                         arrival time                           2.961    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[8]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.164ns (29.919%)  route 0.384ns (70.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.275ns
    Source Clock Delay      (SCD):    2.419ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.668     2.419    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X48Y212        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y212        FDRE (Prop_fdre_C_Q)         0.164     2.583 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[8]/Q
                         net (fo=1, routed)           0.384     2.967    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/Q[8]
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.160     3.275    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txn_0
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                         clock pessimism             -0.602     2.673    
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[8])
                                                      0.108     2.781    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -2.781    
                         arrival time                           2.967    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.542%)  route 0.111ns (40.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.969ns
    Source Clock Delay      (SCD):    2.335ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.584     2.335    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1_0
    SLICE_X44Y156        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y156        FDRE (Prop_fdre_C_Q)         0.164     2.499 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.111     2.610    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_s2
    SLICE_X45Y156        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.854     2.969    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X45Y156        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
                         clock pessimism             -0.622     2.348    
    SLICE_X45Y156        FDRE (Hold_fdre_C_D)         0.070     2.418    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -2.418    
                         arrival time                           2.610    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXCHARDISPMODE[1]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.141ns (26.572%)  route 0.390ns (73.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.275ns
    Source Clock Delay      (SCD):    2.420ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.669     2.420    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X45Y212        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y212        FDRE (Prop_fdre_C_Q)         0.141     2.561 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/Q
                         net (fo=1, routed)           0.390     2.951    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txn_1[1]
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXCHARDISPMODE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.160     3.275    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txn_0
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                         clock pessimism             -0.602     2.673    
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXCHARDISPMODE[1])
                                                      0.084     2.757    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -2.757    
                         arrival time                           2.951    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.457%)  route 0.156ns (45.543%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.970ns
    Source Clock Delay      (SCD):    2.337ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.586     2.337    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X51Y144        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y144        FDRE (Prop_fdre_C_Q)         0.141     2.478 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/Q
                         net (fo=2, routed)           0.156     2.633    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg_n_0
    SLICE_X50Y145        LUT4 (Prop_lut4_I3_O)        0.045     2.678 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_1/O
                         net (fo=1, routed)           0.000     2.678    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_1_n_0
    SLICE_X50Y145        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.856     2.970    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X50Y145        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.618     2.353    
    SLICE_X50Y145        FDRE (Hold_fdre_C_D)         0.091     2.444    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -2.444    
                         arrival time                           2.678    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.525%)  route 0.148ns (41.475%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.969ns
    Source Clock Delay      (SCD):    2.335ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.584     2.335    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X44Y156        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y156        FDRE (Prop_fdre_C_Q)         0.164     2.499 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_reg/Q
                         net (fo=2, routed)           0.148     2.647    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_reg_n_0
    SLICE_X44Y156        LUT4 (Prop_lut4_I0_O)        0.045     2.692 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_1/O
                         net (fo=1, routed)           0.000     2.692    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_1_n_0
    SLICE_X44Y156        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.854     2.969    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X44Y156        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.635     2.335    
    SLICE_X44Y156        FDRE (Hold_fdre_C_D)         0.121     2.456    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -2.456    
                         arrival time                           2.692    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[9]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.141ns (23.337%)  route 0.463ns (76.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.275ns
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.666     2.417    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X47Y216        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y216        FDRE (Prop_fdre_C_Q)         0.141     2.558 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/Q
                         net (fo=1, routed)           0.463     3.021    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/Q[9]
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.160     3.275    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txn_0
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                         clock pessimism             -0.602     2.673    
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[9])
                                                      0.108     2.781    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -2.781    
                         arrival time                           3.021    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.964%)  route 0.173ns (55.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.970ns
    Source Clock Delay      (SCD):    2.337ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.586     2.337    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6_0
    SLICE_X49Y145        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y145        FDRE (Prop_fdre_C_Q)         0.141     2.478 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.173     2.650    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s2
    SLICE_X48Y145        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.856     2.970    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X48Y145        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
                         clock pessimism             -0.621     2.350    
    SLICE_X48Y145        FDRE (Hold_fdre_C_D)         0.059     2.409    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -2.409    
                         arrival time                           2.650    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[10]
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.164ns (26.992%)  route 0.444ns (73.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.275ns
    Source Clock Delay      (SCD):    2.417ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.666     2.417    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X46Y216        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y216        FDRE (Prop_fdre_C_Q)         0.164     2.581 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/Q
                         net (fo=1, routed)           0.444     3.025    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/Q[10]
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXDATA[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.160     3.275    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txn_0
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                         clock pessimism             -0.602     2.673    
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Hold_gtpe2_channel_TXUSRCLK2_TXDATA[10])
                                                      0.108     2.781    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         -2.781    
                         arrival time                           3.025    
  -------------------------------------------------------------------
                         slack                                  0.244    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK   n/a            3.030         16.000      12.970     GTPE2_CHANNEL_X0Y5  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK2  n/a            3.030         16.000      12.970     GTPE2_CHANNEL_X0Y5  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK   n/a            3.030         16.000      12.970     GTPE2_CHANNEL_X0Y5  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            3.030         16.000      12.970     GTPE2_CHANNEL_X0Y5  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
Min Period        n/a     BUFG/I                   n/a            1.592         16.000      14.408     BUFGCTRL_X0Y2       gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/I
Min Period        n/a     MMCME2_ADV/CLKOUT1       n/a            1.249         16.000      14.751     MMCME2_ADV_X0Y2     gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X52Y190       gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X45Y220       gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X49Y220       gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/C
Min Period        n/a     FDRE/C                   n/a            1.000         16.000      15.000     SLICE_X49Y220       gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1       n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y2     gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X52Y190       gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X52Y190       gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X45Y220       gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X45Y220       gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X49Y220       gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X49Y220       gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X49Y220       gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X49Y220       gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X49Y220       gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X49Y220       gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X52Y190       gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X52Y190       gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxbufstatus_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X45Y220       gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X45Y220       gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X49Y220       gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X49Y220       gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X49Y220       gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X49Y220       gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X49Y220       gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.500         8.000       7.500      SLICE_X49Y220       gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  oeiclk
  To Clock:  oeiclk

Setup :            0  Failing Endpoints,  Worst Slack        5.006ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.006ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        2.549ns  (logic 0.913ns (35.824%)  route 1.636ns (64.176%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.156ns = ( 12.156 - 8.000 ) 
    Source Clock Delay      (SCD):    5.486ns
    Clock Pessimism Removal (CPR):    1.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.710 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.776     5.486    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/CLK
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.808     6.294 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPRDY
                         net (fo=9, routed)           0.952     7.246    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]_0
    SLICE_X50Y218        LUT2 (Prop_lut2_I1_O)        0.105     7.351 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[15]_i_1/O
                         net (fo=16, routed)          0.683     8.034    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/next_rd_data
    SLICE_X50Y216        FDCE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    F11                                               0.000     8.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     8.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216    10.634    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.711 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.445    12.156    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y216        FDCE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]/C
                         clock pessimism              1.088    13.244    
                         clock uncertainty           -0.035    13.209    
    SLICE_X50Y216        FDCE (Setup_fdce_C_CE)      -0.168    13.041    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]
  -------------------------------------------------------------------
                         required time                         13.041    
                         arrival time                          -8.034    
  -------------------------------------------------------------------
                         slack                                  5.006    

Slack (MET) :             5.006ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        2.549ns  (logic 0.913ns (35.824%)  route 1.636ns (64.176%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.156ns = ( 12.156 - 8.000 ) 
    Source Clock Delay      (SCD):    5.486ns
    Clock Pessimism Removal (CPR):    1.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.710 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.776     5.486    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/CLK
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.808     6.294 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPRDY
                         net (fo=9, routed)           0.952     7.246    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]_0
    SLICE_X50Y218        LUT2 (Prop_lut2_I1_O)        0.105     7.351 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[15]_i_1/O
                         net (fo=16, routed)          0.683     8.034    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/next_rd_data
    SLICE_X50Y216        FDCE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    F11                                               0.000     8.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     8.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216    10.634    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.711 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.445    12.156    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y216        FDCE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[1]/C
                         clock pessimism              1.088    13.244    
                         clock uncertainty           -0.035    13.209    
    SLICE_X50Y216        FDCE (Setup_fdce_C_CE)      -0.168    13.041    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[1]
  -------------------------------------------------------------------
                         required time                         13.041    
                         arrival time                          -8.034    
  -------------------------------------------------------------------
                         slack                                  5.006    

Slack (MET) :             5.006ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        2.549ns  (logic 0.913ns (35.824%)  route 1.636ns (64.176%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.156ns = ( 12.156 - 8.000 ) 
    Source Clock Delay      (SCD):    5.486ns
    Clock Pessimism Removal (CPR):    1.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.710 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.776     5.486    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/CLK
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.808     6.294 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPRDY
                         net (fo=9, routed)           0.952     7.246    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]_0
    SLICE_X50Y218        LUT2 (Prop_lut2_I1_O)        0.105     7.351 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[15]_i_1/O
                         net (fo=16, routed)          0.683     8.034    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/next_rd_data
    SLICE_X50Y216        FDCE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    F11                                               0.000     8.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     8.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216    10.634    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.711 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.445    12.156    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y216        FDCE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[2]/C
                         clock pessimism              1.088    13.244    
                         clock uncertainty           -0.035    13.209    
    SLICE_X50Y216        FDCE (Setup_fdce_C_CE)      -0.168    13.041    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[2]
  -------------------------------------------------------------------
                         required time                         13.041    
                         arrival time                          -8.034    
  -------------------------------------------------------------------
                         slack                                  5.006    

Slack (MET) :             5.006ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        2.549ns  (logic 0.913ns (35.824%)  route 1.636ns (64.176%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.156ns = ( 12.156 - 8.000 ) 
    Source Clock Delay      (SCD):    5.486ns
    Clock Pessimism Removal (CPR):    1.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.710 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.776     5.486    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/CLK
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.808     6.294 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPRDY
                         net (fo=9, routed)           0.952     7.246    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]_0
    SLICE_X50Y218        LUT2 (Prop_lut2_I1_O)        0.105     7.351 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[15]_i_1/O
                         net (fo=16, routed)          0.683     8.034    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/next_rd_data
    SLICE_X50Y216        FDCE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    F11                                               0.000     8.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     8.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216    10.634    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.711 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.445    12.156    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y216        FDCE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[3]/C
                         clock pessimism              1.088    13.244    
                         clock uncertainty           -0.035    13.209    
    SLICE_X50Y216        FDCE (Setup_fdce_C_CE)      -0.168    13.041    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[3]
  -------------------------------------------------------------------
                         required time                         13.041    
                         arrival time                          -8.034    
  -------------------------------------------------------------------
                         slack                                  5.006    

Slack (MET) :             5.062ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        2.725ns  (logic 1.563ns (57.351%)  route 1.162ns (42.649%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.152ns = ( 12.152 - 8.000 ) 
    Source Clock Delay      (SCD):    5.486ns
    Clock Pessimism Removal (CPR):    1.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.710 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.776     5.486    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/CLK
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPDO[5])
                                                      1.438     6.924 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDO[5]
                         net (fo=2, routed)           1.162     8.086    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/D[5]
    SLICE_X50Y220        LUT3 (Prop_lut3_I0_O)        0.125     8.211 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[5]_i_1/O
                         net (fo=1, routed)           0.000     8.211    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[5]_i_1_n_0
    SLICE_X50Y220        FDCE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    F11                                               0.000     8.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     8.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216    10.634    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.711 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.441    12.152    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y220        FDCE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[5]/C
                         clock pessimism              1.088    13.240    
                         clock uncertainty           -0.035    13.205    
    SLICE_X50Y220        FDCE (Setup_fdce_C_D)        0.069    13.274    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[5]
  -------------------------------------------------------------------
                         required time                         13.274    
                         arrival time                          -8.211    
  -------------------------------------------------------------------
                         slack                                  5.062    

Slack (MET) :             5.081ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        2.309ns  (logic 0.935ns (40.499%)  route 1.374ns (59.501%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.154ns = ( 12.154 - 8.000 ) 
    Source Clock Delay      (SCD):    5.486ns
    Clock Pessimism Removal (CPR):    1.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.710 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.776     5.486    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/CLK
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.808     6.294 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPRDY
                         net (fo=9, routed)           0.952     7.246    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]_0
    SLICE_X50Y218        LUT3 (Prop_lut3_I1_O)        0.127     7.373 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[15]_i_1/O
                         net (fo=16, routed)          0.421     7.795    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data0
    SLICE_X51Y218        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    F11                                               0.000     8.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     8.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216    10.634    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.711 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.443    12.154    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y218        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[12]/C
                         clock pessimism              1.088    13.242    
                         clock uncertainty           -0.035    13.207    
    SLICE_X51Y218        FDRE (Setup_fdre_C_CE)      -0.331    12.876    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[12]
  -------------------------------------------------------------------
                         required time                         12.876    
                         arrival time                          -7.795    
  -------------------------------------------------------------------
                         slack                                  5.081    

Slack (MET) :             5.081ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        2.309ns  (logic 0.935ns (40.499%)  route 1.374ns (59.501%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.154ns = ( 12.154 - 8.000 ) 
    Source Clock Delay      (SCD):    5.486ns
    Clock Pessimism Removal (CPR):    1.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.710 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.776     5.486    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/CLK
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.808     6.294 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPRDY
                         net (fo=9, routed)           0.952     7.246    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]_0
    SLICE_X50Y218        LUT3 (Prop_lut3_I1_O)        0.127     7.373 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[15]_i_1/O
                         net (fo=16, routed)          0.421     7.795    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data0
    SLICE_X51Y218        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    F11                                               0.000     8.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     8.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216    10.634    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.711 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.443    12.154    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y218        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[13]/C
                         clock pessimism              1.088    13.242    
                         clock uncertainty           -0.035    13.207    
    SLICE_X51Y218        FDRE (Setup_fdre_C_CE)      -0.331    12.876    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[13]
  -------------------------------------------------------------------
                         required time                         12.876    
                         arrival time                          -7.795    
  -------------------------------------------------------------------
                         slack                                  5.081    

Slack (MET) :             5.081ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        2.309ns  (logic 0.935ns (40.499%)  route 1.374ns (59.501%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.154ns = ( 12.154 - 8.000 ) 
    Source Clock Delay      (SCD):    5.486ns
    Clock Pessimism Removal (CPR):    1.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.710 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.776     5.486    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/CLK
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.808     6.294 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPRDY
                         net (fo=9, routed)           0.952     7.246    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]_0
    SLICE_X50Y218        LUT3 (Prop_lut3_I1_O)        0.127     7.373 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[15]_i_1/O
                         net (fo=16, routed)          0.421     7.795    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data0
    SLICE_X51Y218        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    F11                                               0.000     8.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     8.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216    10.634    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.711 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.443    12.154    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y218        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[8]/C
                         clock pessimism              1.088    13.242    
                         clock uncertainty           -0.035    13.207    
    SLICE_X51Y218        FDRE (Setup_fdre_C_CE)      -0.331    12.876    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[8]
  -------------------------------------------------------------------
                         required time                         12.876    
                         arrival time                          -7.795    
  -------------------------------------------------------------------
                         slack                                  5.081    

Slack (MET) :             5.081ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        2.309ns  (logic 0.935ns (40.499%)  route 1.374ns (59.501%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.154ns = ( 12.154 - 8.000 ) 
    Source Clock Delay      (SCD):    5.486ns
    Clock Pessimism Removal (CPR):    1.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.710 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.776     5.486    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/CLK
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPRDY)
                                                      0.808     6.294 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPRDY
                         net (fo=9, routed)           0.952     7.246    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]_0
    SLICE_X50Y218        LUT3 (Prop_lut3_I1_O)        0.127     7.373 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[15]_i_1/O
                         net (fo=16, routed)          0.421     7.795    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data0
    SLICE_X51Y218        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    F11                                               0.000     8.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     8.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216    10.634    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.711 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.443    12.154    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y218        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[9]/C
                         clock pessimism              1.088    13.242    
                         clock uncertainty           -0.035    13.207    
    SLICE_X51Y218        FDRE (Setup_fdre_C_CE)      -0.331    12.876    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[9]
  -------------------------------------------------------------------
                         required time                         12.876    
                         arrival time                          -7.795    
  -------------------------------------------------------------------
                         slack                                  5.081    

Slack (MET) :             5.100ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        2.690ns  (logic 1.552ns (57.685%)  route 1.138ns (42.315%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.155ns = ( 12.155 - 8.000 ) 
    Source Clock Delay      (SCD):    5.486ns
    Clock Pessimism Removal (CPR):    1.088ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.710 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.776     5.486    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/CLK
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_DRPCLK_DRPDO[9])
                                                      1.438     6.924 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPDO[9]
                         net (fo=2, routed)           1.138     8.062    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/D[9]
    SLICE_X51Y217        LUT3 (Prop_lut3_I0_O)        0.114     8.176 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[9]_i_1/O
                         net (fo=1, routed)           0.000     8.176    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[9]_i_1_n_0
    SLICE_X51Y217        FDCE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    F11                                               0.000     8.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     8.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216    10.634    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.711 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.444    12.155    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y217        FDCE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[9]/C
                         clock pessimism              1.088    13.243    
                         clock uncertainty           -0.035    13.208    
    SLICE_X51Y217        FDCE (Setup_fdce_C_D)        0.069    13.277    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[9]
  -------------------------------------------------------------------
                         required time                         13.277    
                         arrival time                          -8.176    
  -------------------------------------------------------------------
                         slack                                  5.100    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/C
                            (rising edge-triggered cell FDCE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.209ns (35.429%)  route 0.381ns (64.571%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.960 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.583     1.542    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X52Y199        FDCE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y199        FDCE (Prop_fdce_C_Q)         0.164     1.706 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/Q
                         net (fo=4, routed)           0.381     2.087    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss
    SLICE_X50Y214        LUT4 (Prop_lut4_I2_O)        0.045     2.132 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.132    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state[1]_i_1_n_0
    SLICE_X50Y214        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.290 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.939     2.229    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y214        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.335     1.894    
    SLICE_X50Y214        FDPE (Hold_fdpe_C_D)         0.092     1.986    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.410%)  route 0.086ns (31.590%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.960 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.661     1.621    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y219        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y219        FDRE (Prop_fdre_C_Q)         0.141     1.762 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[10]/Q
                         net (fo=1, routed)           0.086     1.848    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[10]
    SLICE_X51Y219        LUT3 (Prop_lut3_I1_O)        0.045     1.893 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[10]_i_1/O
                         net (fo=1, routed)           0.000     1.893    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[10]_i_1_n_0
    SLICE_X51Y219        FDCE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.290 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.934     2.224    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y219        FDCE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]/C
                         clock pessimism             -0.590     1.634    
    SLICE_X51Y219        FDCE (Hold_fdce_C_D)         0.092     1.726    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.726    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.799%)  route 0.092ns (33.201%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.960 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.664     1.624    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y216        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y216        FDRE (Prop_fdre_C_Q)         0.141     1.765 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[0]/Q
                         net (fo=1, routed)           0.092     1.857    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[0]
    SLICE_X50Y216        LUT3 (Prop_lut3_I1_O)        0.045     1.902 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.902    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[0]_i_1_n_0
    SLICE_X50Y216        FDCE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.290 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.937     2.227    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y216        FDCE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]/C
                         clock pessimism             -0.590     1.637    
    SLICE_X50Y216        FDCE (Hold_fdce_C_D)         0.091     1.728    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_o_reg/D
                            (rising edge-triggered cell FDCE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.340%)  route 0.117ns (38.660%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.960 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.665     1.625    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y214        FDCE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y214        FDCE (Prop_fdce_C_Q)         0.141     1.766 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[7]/Q
                         net (fo=3, routed)           0.117     1.883    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg_n_0_[7]
    SLICE_X51Y215        LUT6 (Prop_lut6_I0_O)        0.045     1.928 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_i/O
                         net (fo=1, routed)           0.000     1.928    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_i__0
    SLICE_X51Y215        FDCE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.290 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.938     2.228    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y215        FDCE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_o_reg/C
                         clock pessimism             -0.589     1.639    
    SLICE_X51Y215        FDCE (Hold_fdce_C_D)         0.091     1.730    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_o_reg
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.727%)  route 0.136ns (42.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.224ns
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.960 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.661     1.621    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y219        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y219        FDRE (Prop_fdre_C_Q)         0.141     1.762 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[11]/Q
                         net (fo=1, routed)           0.136     1.898    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[11]
    SLICE_X51Y219        LUT3 (Prop_lut3_I1_O)        0.045     1.943 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[11]_i_1/O
                         net (fo=1, routed)           0.000     1.943    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[11]_i_1_n_0
    SLICE_X51Y219        FDCE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.290 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.934     2.224    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y219        FDCE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]/C
                         clock pessimism             -0.590     1.634    
    SLICE_X51Y219        FDCE (Hold_fdce_C_D)         0.107     1.741    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.190ns (58.539%)  route 0.135ns (41.461%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.589ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.960 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.662     1.622    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y218        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y218        FDRE (Prop_fdre_C_Q)         0.141     1.763 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[9]/Q
                         net (fo=1, routed)           0.135     1.897    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[9]
    SLICE_X51Y217        LUT3 (Prop_lut3_I1_O)        0.049     1.946 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[9]_i_1/O
                         net (fo=1, routed)           0.000     1.946    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[9]_i_1_n_0
    SLICE_X51Y217        FDCE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.290 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.936     2.226    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y217        FDCE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[9]/C
                         clock pessimism             -0.589     1.637    
    SLICE_X51Y217        FDCE (Hold_fdce_C_D)         0.107     1.744    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.187ns (56.279%)  route 0.145ns (43.721%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.590ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.960 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.664     1.624    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y216        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y216        FDRE (Prop_fdre_C_Q)         0.141     1.765 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data_reg[1]/Q
                         net (fo=1, routed)           0.145     1.910    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/original_rd_data[1]
    SLICE_X50Y216        LUT3 (Prop_lut3_I1_O)        0.046     1.956 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.956    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data[1]_i_1_n_0
    SLICE_X50Y216        FDCE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.290 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.937     2.227    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y216        FDCE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[1]/C
                         clock pessimism             -0.590     1.637    
    SLICE_X50Y216        FDCE (Hold_fdce_C_D)         0.107     1.744    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.960 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.659     1.619    gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/gtrefclk_bufg
    SLICE_X48Y222        SRLC32E                                      r  gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y222        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.951 r  gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.951    gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X48Y222        SRLC32E                                      r  gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.290 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.931     2.221    gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/gtrefclk_bufg
    SLICE_X48Y222        SRLC32E                                      r  gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.602     1.619    
    SLICE_X48Y222        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.736    gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.600ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.960 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.581     1.540    gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/gtrefclk_bufg
    SLICE_X52Y157        SRLC32E                                      r  gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y157        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.872 r  gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     1.872    gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X52Y157        SRLC32E                                      r  gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.290 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.850     2.140    gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/gtrefclk_bufg
    SLICE_X52Y157        SRLC32E                                      r  gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.600     1.540    
    SLICE_X52Y157        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.657    gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             oeiclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.221ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.960 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.659     1.619    gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/gtrefclk_bufg
    SLICE_X48Y222        SRLC32E                                      r  gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y222        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     1.950 r  gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.950    gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X48Y222        SRLC32E                                      r  gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.290 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.931     2.221    gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/gtrefclk_bufg
    SLICE_X48Y222        SRLC32E                                      r  gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.602     1.619    
    SLICE_X48Y222        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.734    gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.216    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         oeiclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { gtrefclk_p }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/DRPCLK    n/a            5.714         8.000       2.286      GTPE2_CHANNEL_X0Y5  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/DRPCLK
Min Period        n/a     BUFG/I                  n/a            1.592         8.000       6.408      BUFGCTRL_X0Y16      gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/I
Min Period        n/a     GTPE2_COMMON/GTREFCLK0  n/a            1.538         8.000       6.462      GTPE2_COMMON_X0Y1   gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/gtpe2_common_i/GTREFCLK0
Min Period        n/a     IBUFDS_GTE2/I           n/a            1.408         8.000       6.592      IBUFDS_GTE2_X0Y2    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/I
Min Period        n/a     FDRE/C                  n/a            1.000         8.000       7.000      SLICE_X48Y222       gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[95]/C
Min Period        n/a     FDRE/C                  n/a            1.000         8.000       7.000      SLICE_X52Y157       gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[127]/C
Min Period        n/a     FDCE/C                  n/a            1.000         8.000       7.000      SLICE_X50Y218       gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDPE/C                  n/a            1.000         8.000       7.000      SLICE_X50Y214       gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C                  n/a            1.000         8.000       7.000      SLICE_X50Y214       gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C                  n/a            1.000         8.000       7.000      SLICE_X50Y214       gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y222       gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y222       gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y222       gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y222       gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y222       gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y222       gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X52Y157       gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X52Y157       gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X52Y157       gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X52Y157       gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y222       gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y222       gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y222       gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y222       gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y222       gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X48Y222       gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X52Y157       gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X52Y157       gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X52Y157       gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         4.000       3.146      SLICE_X52Y157       gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/cpllreset_wait_reg[31]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1_1
  To Clock:  clk_out1_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/core_gt_common_reset_i/COMMON_RESET_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1_1 rise@5.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.171ns  (logic 0.433ns (10.382%)  route 3.738ns (89.618%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.720ns = ( 3.280 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.157ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.546    -1.157    gigabit_ehternet_inst/phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y67         FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDPE (Prop_fdpe_C_Q)         0.433    -0.724 r  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          3.738     3.013    gigabit_ehternet_inst/phy_inst/U0/core_gt_common_reset_i/out[0]
    SLICE_X50Y157        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/core_gt_common_reset_i/COMMON_RESET_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     5.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667     0.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     1.915    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.992 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.288     3.280    gigabit_ehternet_inst/phy_inst/U0/core_gt_common_reset_i/independent_clock_bufg
    SLICE_X50Y157        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/core_gt_common_reset_i/COMMON_RESET_reg/C
                         clock pessimism              0.305     3.585    
                         clock uncertainty           -0.069     3.516    
    SLICE_X50Y157        FDRE (Setup_fdre_C_R)       -0.352     3.164    gigabit_ehternet_inst/phy_inst/U0/core_gt_common_reset_i/COMMON_RESET_reg
  -------------------------------------------------------------------
                         required time                          3.164    
                         arrival time                          -3.013    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/core_gt_common_reset_i/common_reset_asserted_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1_1 rise@5.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.171ns  (logic 0.433ns (10.382%)  route 3.738ns (89.618%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.720ns = ( 3.280 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.157ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.546    -1.157    gigabit_ehternet_inst/phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y67         FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDPE (Prop_fdpe_C_Q)         0.433    -0.724 r  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          3.738     3.013    gigabit_ehternet_inst/phy_inst/U0/core_gt_common_reset_i/out[0]
    SLICE_X50Y157        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/core_gt_common_reset_i/common_reset_asserted_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     5.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667     0.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     1.915    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.992 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.288     3.280    gigabit_ehternet_inst/phy_inst/U0/core_gt_common_reset_i/independent_clock_bufg
    SLICE_X50Y157        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/core_gt_common_reset_i/common_reset_asserted_reg/C
                         clock pessimism              0.305     3.585    
                         clock uncertainty           -0.069     3.516    
    SLICE_X50Y157        FDRE (Setup_fdre_C_R)       -0.352     3.164    gigabit_ehternet_inst/phy_inst/U0/core_gt_common_reset_i/common_reset_asserted_reg
  -------------------------------------------------------------------
                         required time                          3.164    
                         arrival time                          -3.013    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/core_gt_common_reset_i/state_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1_1 rise@5.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.171ns  (logic 0.433ns (10.382%)  route 3.738ns (89.618%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.720ns = ( 3.280 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.157ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.546    -1.157    gigabit_ehternet_inst/phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y67         FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDPE (Prop_fdpe_C_Q)         0.433    -0.724 r  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          3.738     3.013    gigabit_ehternet_inst/phy_inst/U0/core_gt_common_reset_i/out[0]
    SLICE_X50Y157        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/core_gt_common_reset_i/state_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     5.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667     0.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     1.915    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.992 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.288     3.280    gigabit_ehternet_inst/phy_inst/U0/core_gt_common_reset_i/independent_clock_bufg
    SLICE_X50Y157        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/core_gt_common_reset_i/state_reg/C
                         clock pessimism              0.305     3.585    
                         clock uncertainty           -0.069     3.516    
    SLICE_X50Y157        FDRE (Setup_fdre_C_R)       -0.352     3.164    gigabit_ehternet_inst/phy_inst/U0/core_gt_common_reset_i/state_reg
  -------------------------------------------------------------------
                         required time                          3.164    
                         arrival time                          -3.013    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/RXUSERRDY_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1_1 rise@5.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 0.433ns (10.967%)  route 3.515ns (89.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.709ns = ( 3.291 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.157ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.546    -1.157    gigabit_ehternet_inst/phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y67         FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDPE (Prop_fdpe_C_Q)         0.433    -0.724 r  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          3.515     2.791    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X60Y146        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/RXUSERRDY_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     5.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667     0.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     1.915    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.992 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.299     3.291    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X60Y146        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/RXUSERRDY_reg/C
                         clock pessimism              0.311     3.602    
                         clock uncertainty           -0.069     3.533    
    SLICE_X60Y146        FDRE (Setup_fdre_C_R)       -0.423     3.110    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/RXUSERRDY_reg
  -------------------------------------------------------------------
                         required time                          3.110    
                         arrival time                          -2.791    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.485ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1_1 rise@5.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 0.433ns (11.286%)  route 3.404ns (88.714%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.720ns = ( 3.280 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.157ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.546    -1.157    gigabit_ehternet_inst/phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y67         FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDPE (Prop_fdpe_C_Q)         0.433    -0.724 r  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          3.404     2.679    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X51Y154        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     5.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667     0.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     1.915    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.992 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.288     3.280    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X51Y154        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/C
                         clock pessimism              0.305     3.585    
                         clock uncertainty           -0.069     3.516    
    SLICE_X51Y154        FDRE (Setup_fdre_C_R)       -0.352     3.164    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg
  -------------------------------------------------------------------
                         required time                          3.164    
                         arrival time                          -2.679    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/TXUSERRDY_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1_1 rise@5.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 0.433ns (11.286%)  route 3.404ns (88.714%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.720ns = ( 3.280 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.157ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.546    -1.157    gigabit_ehternet_inst/phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y67         FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDPE (Prop_fdpe_C_Q)         0.433    -0.724 r  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          3.404     2.679    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X51Y154        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/TXUSERRDY_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     5.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667     0.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     1.915    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.992 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.288     3.280    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X51Y154        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/TXUSERRDY_reg/C
                         clock pessimism              0.305     3.585    
                         clock uncertainty           -0.069     3.516    
    SLICE_X51Y154        FDRE (Setup_fdre_C_R)       -0.352     3.164    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/TXUSERRDY_reg
  -------------------------------------------------------------------
                         required time                          3.164    
                         arrival time                          -2.679    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.485ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pll_reset_asserted_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1_1 rise@5.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 0.433ns (11.286%)  route 3.404ns (88.714%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.720ns = ( 3.280 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.157ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.546    -1.157    gigabit_ehternet_inst/phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y67         FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDPE (Prop_fdpe_C_Q)         0.433    -0.724 r  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          3.404     2.679    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X51Y154        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pll_reset_asserted_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     5.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667     0.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     1.915    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.992 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.288     3.280    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X51Y154        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pll_reset_asserted_reg/C
                         clock pessimism              0.305     3.585    
                         clock uncertainty           -0.069     3.516    
    SLICE_X51Y154        FDRE (Setup_fdre_C_R)       -0.352     3.164    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pll_reset_asserted_reg
  -------------------------------------------------------------------
                         required time                          3.164    
                         arrival time                          -2.679    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.496ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1_1 rise@5.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 0.433ns (11.481%)  route 3.339ns (88.519%))
  Logic Levels:           0  
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.709ns = ( 3.291 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.157ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.546    -1.157    gigabit_ehternet_inst/phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y67         FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDPE (Prop_fdpe_C_Q)         0.433    -0.724 r  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          3.339     2.614    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X60Y145        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     5.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667     0.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     1.915    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.992 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.299     3.291    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X60Y145        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/C
                         clock pessimism              0.311     3.602    
                         clock uncertainty           -0.069     3.533    
    SLICE_X60Y145        FDRE (Setup_fdre_C_R)       -0.423     3.110    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                          3.110    
                         arrival time                          -2.614    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1_1 rise@5.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 0.433ns (11.481%)  route 3.339ns (88.519%))
  Logic Levels:           0  
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.709ns = ( 3.291 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.157ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.546    -1.157    gigabit_ehternet_inst/phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y67         FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDPE (Prop_fdpe_C_Q)         0.433    -0.724 r  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          3.339     2.614    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X60Y145        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     5.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667     0.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     1.915    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.992 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.299     3.291    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X60Y145        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/C
                         clock pessimism              0.311     3.602    
                         clock uncertainty           -0.069     3.533    
    SLICE_X60Y145        FDRE (Setup_fdre_C_R)       -0.423     3.110    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                          3.110    
                         arrival time                          -2.614    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.496ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1_1 rise@5.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 0.433ns (11.481%)  route 3.339ns (88.519%))
  Logic Levels:           0  
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.709ns = ( 3.291 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.157ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.546    -1.157    gigabit_ehternet_inst/phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y67         FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDPE (Prop_fdpe_C_Q)         0.433    -0.724 r  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          3.339     2.614    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X60Y145        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     5.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667     0.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     1.915    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.992 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.299     3.291    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X60Y145        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/C
                         clock pessimism              0.311     3.602    
                         clock uncertainty           -0.069     3.533    
    SLICE_X60Y145        FDRE (Setup_fdre_C_R)       -0.423     3.110    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]
  -------------------------------------------------------------------
                         required time                          3.110    
                         arrival time                          -2.614    
  -------------------------------------------------------------------
                         slack                                  0.496    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.355ns (74.906%)  route 0.119ns (25.094%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.937ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.665ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.678    -1.836 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.684    -1.152    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.587    -0.539    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X47Y149        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[3]/Q
                         net (fo=3, routed)           0.118    -0.280    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[3]
    SLICE_X47Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.120 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.119    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[0]_i_2_n_0
    SLICE_X47Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.065 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.065    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[4]_i_1_n_7
    SLICE_X47Y150        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.854    -0.937    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X47Y150        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[4]/C
                         clock pessimism              0.665    -0.271    
    SLICE_X47Y150        FDRE (Hold_fdre_C_D)         0.105    -0.166    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.366ns (75.475%)  route 0.119ns (24.525%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.937ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.665ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.678    -1.836 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.684    -1.152    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.587    -0.539    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X47Y149        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[3]/Q
                         net (fo=3, routed)           0.118    -0.280    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[3]
    SLICE_X47Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.120 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.119    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[0]_i_2_n_0
    SLICE_X47Y150        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.054 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.054    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[4]_i_1_n_5
    SLICE_X47Y150        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.854    -0.937    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X47Y150        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[6]/C
                         clock pessimism              0.665    -0.271    
    SLICE_X47Y150        FDRE (Hold_fdre_C_D)         0.105    -0.166    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.391ns (76.677%)  route 0.119ns (23.323%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.937ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.665ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.678    -1.836 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.684    -1.152    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.587    -0.539    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X47Y149        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[3]/Q
                         net (fo=3, routed)           0.118    -0.280    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[3]
    SLICE_X47Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.120 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.119    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[0]_i_2_n_0
    SLICE_X47Y150        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.029 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.029    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[4]_i_1_n_6
    SLICE_X47Y150        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.854    -0.937    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X47Y150        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[5]/C
                         clock pessimism              0.665    -0.271    
    SLICE_X47Y150        FDRE (Hold_fdre_C_D)         0.105    -0.166    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.391ns (76.677%)  route 0.119ns (23.323%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.937ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.665ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.678    -1.836 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.684    -1.152    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.587    -0.539    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X47Y149        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[3]/Q
                         net (fo=3, routed)           0.118    -0.280    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[3]
    SLICE_X47Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.120 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.119    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[0]_i_2_n_0
    SLICE_X47Y150        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.029 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.029    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[4]_i_1_n_4
    SLICE_X47Y150        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.854    -0.937    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X47Y150        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[7]/C
                         clock pessimism              0.665    -0.271    
    SLICE_X47Y150        FDRE (Hold_fdre_C_D)         0.105    -0.166    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.394ns (76.814%)  route 0.119ns (23.186%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.937ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.665ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.678    -1.836 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.684    -1.152    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.587    -0.539    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X47Y149        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[3]/Q
                         net (fo=3, routed)           0.118    -0.280    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[3]
    SLICE_X47Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.120 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.119    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[0]_i_2_n_0
    SLICE_X47Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.080 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.080    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[4]_i_1_n_0
    SLICE_X47Y151        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.026 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.026    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[8]_i_1_n_7
    SLICE_X47Y151        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.854    -0.937    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X47Y151        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[8]/C
                         clock pessimism              0.665    -0.271    
    SLICE_X47Y151        FDRE (Hold_fdre_C_D)         0.105    -0.166    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.026    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/reset_time_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.495%)  route 0.256ns (64.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.935ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.665ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.678    -1.836 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.684    -1.152    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.584    -0.542    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X49Y153        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/reset_time_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/reset_time_out_reg/Q
                         net (fo=28, routed)          0.256    -0.145    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/reset_time_out
    SLICE_X47Y149        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.857    -0.935    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X47Y149        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[0]/C
                         clock pessimism              0.665    -0.269    
    SLICE_X47Y149        FDRE (Hold_fdre_C_R)        -0.018    -0.287    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/reset_time_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.495%)  route 0.256ns (64.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.935ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.665ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.678    -1.836 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.684    -1.152    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.584    -0.542    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X49Y153        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/reset_time_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/reset_time_out_reg/Q
                         net (fo=28, routed)          0.256    -0.145    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/reset_time_out
    SLICE_X47Y149        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.857    -0.935    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X47Y149        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[1]/C
                         clock pessimism              0.665    -0.269    
    SLICE_X47Y149        FDRE (Hold_fdre_C_R)        -0.018    -0.287    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/reset_time_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.495%)  route 0.256ns (64.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.935ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.665ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.678    -1.836 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.684    -1.152    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.584    -0.542    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X49Y153        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/reset_time_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/reset_time_out_reg/Q
                         net (fo=28, routed)          0.256    -0.145    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/reset_time_out
    SLICE_X47Y149        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.857    -0.935    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X47Y149        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[2]/C
                         clock pessimism              0.665    -0.269    
    SLICE_X47Y149        FDRE (Hold_fdre_C_R)        -0.018    -0.287    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/reset_time_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.495%)  route 0.256ns (64.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.935ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.665ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.678    -1.836 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.684    -1.152    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.584    -0.542    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X49Y153        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/reset_time_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y153        FDRE (Prop_fdre_C_Q)         0.141    -0.401 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/reset_time_out_reg/Q
                         net (fo=28, routed)          0.256    -0.145    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/reset_time_out
    SLICE_X47Y149        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.857    -0.935    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X47Y149        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[3]/C
                         clock pessimism              0.665    -0.269    
    SLICE_X47Y149        FDRE (Hold_fdre_C_R)        -0.018    -0.287    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.405ns (77.301%)  route 0.119ns (22.699%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.937ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.665ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.678    -1.836 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.684    -1.152    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.587    -0.539    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X47Y149        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y149        FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[3]/Q
                         net (fo=3, routed)           0.118    -0.280    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[3]
    SLICE_X47Y149        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.120 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001    -0.119    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[0]_i_2_n_0
    SLICE_X47Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.080 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.080    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[4]_i_1_n_0
    SLICE_X47Y151        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.015 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.015    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[8]_i_1_n_5
    SLICE_X47Y151        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.854    -0.937    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X47Y151        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[10]/C
                         clock pessimism              0.665    -0.271    
    SLICE_X47Y151        FDRE (Hold_fdre_C_D)         0.105    -0.166    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.015    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period        n/a     IDELAYCTRL/REFCLK            n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y0    AFE_0/fe_inst/IDELAYCTRL_inst/REFCLK
Min Period        n/a     BUFG/I                       n/a            1.592         5.000       3.408      BUFGCTRL_X0Y1      sys_timing_endpoint/clock_manager/inst/clkout1_buf/I
Min Period        n/a     GTPE2_COMMON/PLL0LOCKDETCLK  n/a            1.538         5.000       3.462      GTPE2_COMMON_X0Y1  gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/gtpe2_common_i/PLL0LOCKDETCLK
Min Period        n/a     MMCME2_ADV/CLKOUT0           n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y1    sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C                       n/a            1.000         5.000       4.000      SLICE_X50Y157      gigabit_ehternet_inst/phy_inst/U0/core_gt_common_reset_i/COMMON_RESET_reg/C
Min Period        n/a     FDRE/C                       n/a            1.000         5.000       4.000      SLICE_X50Y157      gigabit_ehternet_inst/phy_inst/U0/core_gt_common_reset_i/common_reset_asserted_reg/C
Min Period        n/a     FDRE/C                       n/a            1.000         5.000       4.000      SLICE_X50Y158      gigabit_ehternet_inst/phy_inst/U0/core_gt_common_reset_i/init_wait_count_reg[0]/C
Min Period        n/a     FDRE/C                       n/a            1.000         5.000       4.000      SLICE_X48Y158      gigabit_ehternet_inst/phy_inst/U0/core_gt_common_reset_i/init_wait_count_reg[1]/C
Min Period        n/a     FDRE/C                       n/a            1.000         5.000       4.000      SLICE_X49Y158      gigabit_ehternet_inst/phy_inst/U0/core_gt_common_reset_i/init_wait_count_reg[2]/C
Min Period        n/a     FDRE/C                       n/a            1.000         5.000       4.000      SLICE_X49Y158      gigabit_ehternet_inst/phy_inst/U0/core_gt_common_reset_i/init_wait_count_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK            n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y0    AFE_0/fe_inst/IDELAYCTRL_inst/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0           n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1    sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X50Y157      gigabit_ehternet_inst/phy_inst/U0/core_gt_common_reset_i/COMMON_RESET_reg/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X50Y157      gigabit_ehternet_inst/phy_inst/U0/core_gt_common_reset_i/COMMON_RESET_reg/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X50Y157      gigabit_ehternet_inst/phy_inst/U0/core_gt_common_reset_i/common_reset_asserted_reg/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X50Y157      gigabit_ehternet_inst/phy_inst/U0/core_gt_common_reset_i/common_reset_asserted_reg/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X50Y158      gigabit_ehternet_inst/phy_inst/U0/core_gt_common_reset_i/init_wait_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X50Y158      gigabit_ehternet_inst/phy_inst/U0/core_gt_common_reset_i/init_wait_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X48Y158      gigabit_ehternet_inst/phy_inst/U0/core_gt_common_reset_i/init_wait_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X48Y158      gigabit_ehternet_inst/phy_inst/U0/core_gt_common_reset_i/init_wait_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X49Y158      gigabit_ehternet_inst/phy_inst/U0/core_gt_common_reset_i/init_wait_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X49Y158      gigabit_ehternet_inst/phy_inst/U0/core_gt_common_reset_i/init_wait_count_reg[2]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X50Y157      gigabit_ehternet_inst/phy_inst/U0/core_gt_common_reset_i/COMMON_RESET_reg/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X50Y157      gigabit_ehternet_inst/phy_inst/U0/core_gt_common_reset_i/COMMON_RESET_reg/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X50Y157      gigabit_ehternet_inst/phy_inst/U0/core_gt_common_reset_i/common_reset_asserted_reg/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X50Y157      gigabit_ehternet_inst/phy_inst/U0/core_gt_common_reset_i/common_reset_asserted_reg/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X50Y158      gigabit_ehternet_inst/phy_inst/U0/core_gt_common_reset_i/init_wait_count_reg[0]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X50Y158      gigabit_ehternet_inst/phy_inst/U0/core_gt_common_reset_i/init_wait_count_reg[0]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X48Y158      gigabit_ehternet_inst/phy_inst/U0/core_gt_common_reset_i/init_wait_count_reg[1]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X48Y158      gigabit_ehternet_inst/phy_inst/U0/core_gt_common_reset_i/init_wait_count_reg[1]/C
High Pulse Width  Slow    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X49Y158      gigabit_ehternet_inst/phy_inst/U0/core_gt_common_reset_i/init_wait_count_reg[2]/C
High Pulse Width  Fast    FDRE/C                       n/a            0.500         2.500       2.000      SLICE_X49Y158      gigabit_ehternet_inst/phy_inst/U0/core_gt_common_reset_i/init_wait_count_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1_1
  To Clock:  clk_out2_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack       11.513ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.513ns  (required time - arrival time)
  Source:                 AFE_0/fe_inst/reset_mclk_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AFE_0/fe_inst/gen_bit[0].febit_d_inst/iserdese2_slave_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out2_clk_wiz_1_1 rise@16.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.803ns  (logic 0.348ns (9.151%)  route 3.455ns (90.849%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 14.740 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          1.788    -0.915    AFE_0/fe_inst/sys_clk62_5
    SLICE_X35Y43         FDRE                                         r  AFE_0/fe_inst/reset_mclk_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.348    -0.567 r  AFE_0/fe_inst/reset_mclk_reg_reg/Q
                         net (fo=18, routed)          3.455     2.888    AFE_0/fe_inst/gen_bit[0].febit_d_inst/iserdese2_master_inst_0
    ILOGIC_X0Y3          ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[0].febit_d_inst/iserdese2_slave_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    16.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    17.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    11.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712    12.915    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    12.992 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          1.748    14.740    AFE_0/fe_inst/gen_bit[0].febit_d_inst/sys_clk62_5
    ILOGIC_X0Y3          ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[0].febit_d_inst/iserdese2_slave_inst/CLKDIV
                         clock pessimism              0.385    15.125    
                         clock uncertainty           -0.082    15.043    
    ILOGIC_X0Y3          ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.643    14.400    AFE_0/fe_inst/gen_bit[0].febit_d_inst/iserdese2_slave_inst
  -------------------------------------------------------------------
                         required time                         14.400    
                         arrival time                          -2.888    
  -------------------------------------------------------------------
                         slack                                 11.513    

Slack (MET) :             11.515ns  (required time - arrival time)
  Source:                 AFE_0/fe_inst/reset_mclk_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AFE_0/fe_inst/gen_bit[1].febit_d_inst/iserdese2_master_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out2_clk_wiz_1_1 rise@16.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.348ns (9.156%)  route 3.453ns (90.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 14.740 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          1.788    -0.915    AFE_0/fe_inst/sys_clk62_5
    SLICE_X35Y43         FDRE                                         r  AFE_0/fe_inst/reset_mclk_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.348    -0.567 r  AFE_0/fe_inst/reset_mclk_reg_reg/Q
                         net (fo=18, routed)          3.453     2.886    AFE_0/fe_inst/gen_bit[1].febit_d_inst/iserdese2_slave_inst_2
    ILOGIC_X0Y6          ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[1].febit_d_inst/iserdese2_master_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    16.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    17.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    11.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712    12.915    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    12.992 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          1.748    14.740    AFE_0/fe_inst/gen_bit[1].febit_d_inst/sys_clk62_5
    ILOGIC_X0Y6          ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[1].febit_d_inst/iserdese2_master_inst/CLKDIV
                         clock pessimism              0.385    15.125    
                         clock uncertainty           -0.082    15.043    
    ILOGIC_X0Y6          ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.643    14.400    AFE_0/fe_inst/gen_bit[1].febit_d_inst/iserdese2_master_inst
  -------------------------------------------------------------------
                         required time                         14.400    
                         arrival time                          -2.886    
  -------------------------------------------------------------------
                         slack                                 11.515    

Slack (MET) :             11.623ns  (required time - arrival time)
  Source:                 AFE_0/fe_inst/reset_mclk_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AFE_0/fe_inst/gen_bit[1].febit_d_inst/iserdese2_slave_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out2_clk_wiz_1_1 rise@16.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 0.348ns (9.425%)  route 3.344ns (90.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 14.740 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          1.788    -0.915    AFE_0/fe_inst/sys_clk62_5
    SLICE_X35Y43         FDRE                                         r  AFE_0/fe_inst/reset_mclk_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.348    -0.567 r  AFE_0/fe_inst/reset_mclk_reg_reg/Q
                         net (fo=18, routed)          3.344     2.777    AFE_0/fe_inst/gen_bit[1].febit_d_inst/iserdese2_slave_inst_2
    ILOGIC_X0Y5          ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[1].febit_d_inst/iserdese2_slave_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    16.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    17.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    11.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712    12.915    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    12.992 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          1.748    14.740    AFE_0/fe_inst/gen_bit[1].febit_d_inst/sys_clk62_5
    ILOGIC_X0Y5          ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[1].febit_d_inst/iserdese2_slave_inst/CLKDIV
                         clock pessimism              0.385    15.125    
                         clock uncertainty           -0.082    15.043    
    ILOGIC_X0Y5          ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.643    14.400    AFE_0/fe_inst/gen_bit[1].febit_d_inst/iserdese2_slave_inst
  -------------------------------------------------------------------
                         required time                         14.400    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                 11.623    

Slack (MET) :             11.740ns  (required time - arrival time)
  Source:                 AFE_0/fe_inst/reset_mclk_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AFE_0/fe_inst/gen_bit[0].febit_d_inst/iserdese2_master_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out2_clk_wiz_1_1 rise@16.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.575ns  (logic 0.348ns (9.734%)  route 3.227ns (90.266%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 14.740 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          1.788    -0.915    AFE_0/fe_inst/sys_clk62_5
    SLICE_X35Y43         FDRE                                         r  AFE_0/fe_inst/reset_mclk_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.348    -0.567 r  AFE_0/fe_inst/reset_mclk_reg_reg/Q
                         net (fo=18, routed)          3.227     2.660    AFE_0/fe_inst/gen_bit[0].febit_d_inst/iserdese2_master_inst_0
    ILOGIC_X0Y4          ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[0].febit_d_inst/iserdese2_master_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    16.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    17.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    11.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712    12.915    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    12.992 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          1.748    14.740    AFE_0/fe_inst/gen_bit[0].febit_d_inst/sys_clk62_5
    ILOGIC_X0Y4          ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[0].febit_d_inst/iserdese2_master_inst/CLKDIV
                         clock pessimism              0.385    15.125    
                         clock uncertainty           -0.082    15.043    
    ILOGIC_X0Y4          ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.643    14.400    AFE_0/fe_inst/gen_bit[0].febit_d_inst/iserdese2_master_inst
  -------------------------------------------------------------------
                         required time                         14.400    
                         arrival time                          -2.660    
  -------------------------------------------------------------------
                         slack                                 11.740    

Slack (MET) :             11.821ns  (required time - arrival time)
  Source:                 AFE_0/fe_inst/reset_mclk_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AFE_0/fe_inst/gen_bit[2].febit_d_inst/iserdese2_slave_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out2_clk_wiz_1_1 rise@16.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.491ns  (logic 0.348ns (9.968%)  route 3.143ns (90.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 14.737 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          1.788    -0.915    AFE_0/fe_inst/sys_clk62_5
    SLICE_X35Y43         FDRE                                         r  AFE_0/fe_inst/reset_mclk_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.348    -0.567 r  AFE_0/fe_inst/reset_mclk_reg_reg/Q
                         net (fo=18, routed)          3.143     2.576    AFE_0/fe_inst/gen_bit[2].febit_d_inst/iserdese2_master_inst_0
    ILOGIC_X0Y11         ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[2].febit_d_inst/iserdese2_slave_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    16.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    17.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    11.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712    12.915    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    12.992 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          1.745    14.737    AFE_0/fe_inst/gen_bit[2].febit_d_inst/sys_clk62_5
    ILOGIC_X0Y11         ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[2].febit_d_inst/iserdese2_slave_inst/CLKDIV
                         clock pessimism              0.385    15.122    
                         clock uncertainty           -0.082    15.040    
    ILOGIC_X0Y11         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.643    14.397    AFE_0/fe_inst/gen_bit[2].febit_d_inst/iserdese2_slave_inst
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                          -2.576    
  -------------------------------------------------------------------
                         slack                                 11.821    

Slack (MET) :             12.008ns  (required time - arrival time)
  Source:                 AFE_0/fe_inst/reset_mclk_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AFE_0/fe_inst/gen_bit[3].febit_d_inst/iserdese2_slave_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out2_clk_wiz_1_1 rise@16.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.301ns  (logic 0.348ns (10.543%)  route 2.953ns (89.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.267ns = ( 14.733 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          1.788    -0.915    AFE_0/fe_inst/sys_clk62_5
    SLICE_X35Y43         FDRE                                         r  AFE_0/fe_inst/reset_mclk_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.348    -0.567 r  AFE_0/fe_inst/reset_mclk_reg_reg/Q
                         net (fo=18, routed)          2.953     2.386    AFE_0/fe_inst/gen_bit[3].febit_d_inst/iserdese2_slave_inst_2
    ILOGIC_X0Y17         ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[3].febit_d_inst/iserdese2_slave_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    16.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    17.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    11.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712    12.915    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    12.992 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          1.741    14.733    AFE_0/fe_inst/gen_bit[3].febit_d_inst/sys_clk62_5
    ILOGIC_X0Y17         ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[3].febit_d_inst/iserdese2_slave_inst/CLKDIV
                         clock pessimism              0.385    15.118    
                         clock uncertainty           -0.082    15.036    
    ILOGIC_X0Y17         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.643    14.393    AFE_0/fe_inst/gen_bit[3].febit_d_inst/iserdese2_slave_inst
  -------------------------------------------------------------------
                         required time                         14.393    
                         arrival time                          -2.386    
  -------------------------------------------------------------------
                         slack                                 12.008    

Slack (MET) :             12.059ns  (required time - arrival time)
  Source:                 AFE_0/fe_inst/reset_mclk_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AFE_0/fe_inst/gen_bit[2].febit_d_inst/iserdese2_master_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out2_clk_wiz_1_1 rise@16.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.253ns  (logic 0.348ns (10.698%)  route 2.905ns (89.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.263ns = ( 14.737 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          1.788    -0.915    AFE_0/fe_inst/sys_clk62_5
    SLICE_X35Y43         FDRE                                         r  AFE_0/fe_inst/reset_mclk_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.348    -0.567 r  AFE_0/fe_inst/reset_mclk_reg_reg/Q
                         net (fo=18, routed)          2.905     2.338    AFE_0/fe_inst/gen_bit[2].febit_d_inst/iserdese2_master_inst_0
    ILOGIC_X0Y12         ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[2].febit_d_inst/iserdese2_master_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    16.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    17.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    11.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712    12.915    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    12.992 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          1.745    14.737    AFE_0/fe_inst/gen_bit[2].febit_d_inst/sys_clk62_5
    ILOGIC_X0Y12         ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[2].febit_d_inst/iserdese2_master_inst/CLKDIV
                         clock pessimism              0.385    15.122    
                         clock uncertainty           -0.082    15.040    
    ILOGIC_X0Y12         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.643    14.397    AFE_0/fe_inst/gen_bit[2].febit_d_inst/iserdese2_master_inst
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                          -2.338    
  -------------------------------------------------------------------
                         slack                                 12.059    

Slack (MET) :             12.093ns  (required time - arrival time)
  Source:                 AFE_0/fe_inst/reset_mclk_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AFE_0/fe_inst/gen_bit[3].febit_d_inst/iserdese2_master_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out2_clk_wiz_1_1 rise@16.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.348ns (10.827%)  route 2.866ns (89.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 14.732 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          1.788    -0.915    AFE_0/fe_inst/sys_clk62_5
    SLICE_X35Y43         FDRE                                         r  AFE_0/fe_inst/reset_mclk_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.348    -0.567 r  AFE_0/fe_inst/reset_mclk_reg_reg/Q
                         net (fo=18, routed)          2.866     2.299    AFE_0/fe_inst/gen_bit[3].febit_d_inst/iserdese2_slave_inst_2
    ILOGIC_X0Y18         ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[3].febit_d_inst/iserdese2_master_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    16.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    17.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    11.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712    12.915    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    12.992 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          1.740    14.732    AFE_0/fe_inst/gen_bit[3].febit_d_inst/sys_clk62_5
    ILOGIC_X0Y18         ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[3].febit_d_inst/iserdese2_master_inst/CLKDIV
                         clock pessimism              0.385    15.117    
                         clock uncertainty           -0.082    15.035    
    ILOGIC_X0Y18         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.643    14.392    AFE_0/fe_inst/gen_bit[3].febit_d_inst/iserdese2_master_inst
  -------------------------------------------------------------------
                         required time                         14.392    
                         arrival time                          -2.299    
  -------------------------------------------------------------------
                         slack                                 12.093    

Slack (MET) :             12.125ns  (required time - arrival time)
  Source:                 AFE_0/fe_inst/reset_mclk_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AFE_0/fe_inst/gen_bit[4].febit_d_inst/iserdese2_slave_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out2_clk_wiz_1_1 rise@16.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.182ns  (logic 0.348ns (10.937%)  route 2.834ns (89.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 14.731 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          1.788    -0.915    AFE_0/fe_inst/sys_clk62_5
    SLICE_X35Y43         FDRE                                         r  AFE_0/fe_inst/reset_mclk_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.348    -0.567 r  AFE_0/fe_inst/reset_mclk_reg_reg/Q
                         net (fo=18, routed)          2.834     2.267    AFE_0/fe_inst/gen_bit[4].febit_d_inst/iserdese2_master_inst_0
    ILOGIC_X0Y19         ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[4].febit_d_inst/iserdese2_slave_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    16.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    17.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    11.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712    12.915    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    12.992 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          1.739    14.731    AFE_0/fe_inst/gen_bit[4].febit_d_inst/sys_clk62_5
    ILOGIC_X0Y19         ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[4].febit_d_inst/iserdese2_slave_inst/CLKDIV
                         clock pessimism              0.385    15.116    
                         clock uncertainty           -0.082    15.034    
    ILOGIC_X0Y19         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.643    14.391    AFE_0/fe_inst/gen_bit[4].febit_d_inst/iserdese2_slave_inst
  -------------------------------------------------------------------
                         required time                         14.391    
                         arrival time                          -2.267    
  -------------------------------------------------------------------
                         slack                                 12.125    

Slack (MET) :             12.302ns  (required time - arrival time)
  Source:                 AFE_0/fe_inst/reset_mclk_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AFE_0/fe_inst/gen_bit[8].febit_d_inst/iserdese2_slave_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_out2_clk_wiz_1_1 rise@16.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.999ns  (logic 0.348ns (11.606%)  route 2.651ns (88.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.275ns = ( 14.725 - 16.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          1.788    -0.915    AFE_0/fe_inst/sys_clk62_5
    SLICE_X35Y43         FDRE                                         r  AFE_0/fe_inst/reset_mclk_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.348    -0.567 r  AFE_0/fe_inst/reset_mclk_reg_reg/Q
                         net (fo=18, routed)          2.651     2.083    AFE_0/fe_inst/gen_bit[8].febit_d_inst/iserdese2_master_inst_0
    ILOGIC_X0Y25         ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[8].febit_d_inst/iserdese2_slave_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    16.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    17.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    11.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712    12.915    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    12.992 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          1.733    14.725    AFE_0/fe_inst/gen_bit[8].febit_d_inst/sys_clk62_5
    ILOGIC_X0Y25         ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[8].febit_d_inst/iserdese2_slave_inst/CLKDIV
                         clock pessimism              0.385    15.110    
                         clock uncertainty           -0.082    15.028    
    ILOGIC_X0Y25         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.643    14.385    AFE_0/fe_inst/gen_bit[8].febit_d_inst/iserdese2_slave_inst
  -------------------------------------------------------------------
                         required time                         14.385    
                         arrival time                          -2.083    
  -------------------------------------------------------------------
                         slack                                 12.302    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 gen_eth_mux/bitslip0_mclk_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_eth_mux/bitslip1_mclk_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.128ns (51.073%)  route 0.123ns (48.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    -0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          0.786    -0.340    gen_eth_mux/sys_clk62_5
    SLICE_X1Y20          FDRE                                         r  gen_eth_mux/bitslip0_mclk_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.128    -0.212 r  gen_eth_mux/bitslip0_mclk_reg_reg[3]/Q
                         net (fo=2, routed)           0.123    -0.089    gen_eth_mux/p_11_in137_in
    SLICE_X0Y20          FDRE                                         r  gen_eth_mux/bitslip1_mclk_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          1.065    -0.727    gen_eth_mux/sys_clk62_5
    SLICE_X0Y20          FDRE                                         r  gen_eth_mux/bitslip1_mclk_reg_reg[3]/C
                         clock pessimism              0.400    -0.327    
    SLICE_X0Y20          FDRE (Hold_fdre_C_D)         0.017    -0.310    gen_eth_mux/bitslip1_mclk_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.310    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 gen_eth_mux/bitslip0_mclk_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_eth_mux/bitslip1_mclk_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.128ns (51.073%)  route 0.123ns (48.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.341ns
    Clock Pessimism Removal (CPR):    -0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          0.785    -0.341    gen_eth_mux/sys_clk62_5
    SLICE_X1Y27          FDRE                                         r  gen_eth_mux/bitslip0_mclk_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.128    -0.213 r  gen_eth_mux/bitslip0_mclk_reg_reg[6]/Q
                         net (fo=2, routed)           0.123    -0.090    gen_eth_mux/p_14_in143_in
    SLICE_X0Y27          FDRE                                         r  gen_eth_mux/bitslip1_mclk_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          1.063    -0.729    gen_eth_mux/sys_clk62_5
    SLICE_X0Y27          FDRE                                         r  gen_eth_mux/bitslip1_mclk_reg_reg[6]/C
                         clock pessimism              0.401    -0.328    
    SLICE_X0Y27          FDRE (Hold_fdre_C_D)         0.017    -0.311    gen_eth_mux/bitslip1_mclk_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 gen_eth_mux/bitslip0_mclk_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_eth_mux/bitslip1_mclk_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.392%)  route 0.167ns (56.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.334ns
    Clock Pessimism Removal (CPR):    -0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          0.792    -0.334    gen_eth_mux/sys_clk62_5
    SLICE_X3Y12          FDRE                                         r  gen_eth_mux/bitslip0_mclk_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.128    -0.206 r  gen_eth_mux/bitslip0_mclk_reg_reg[0]/Q
                         net (fo=2, routed)           0.167    -0.039    gen_eth_mux/bitslip0_mclk_reg_reg_n_2_[0]
    SLICE_X0Y12          FDRE                                         r  gen_eth_mux/bitslip1_mclk_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          1.072    -0.720    gen_eth_mux/sys_clk62_5
    SLICE_X0Y12          FDRE                                         r  gen_eth_mux/bitslip1_mclk_reg_reg[0]/C
                         clock pessimism              0.401    -0.319    
    SLICE_X0Y12          FDRE (Hold_fdre_C_D)         0.013    -0.306    gen_eth_mux/bitslip1_mclk_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.306    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 gen_eth_mux/bitslip0_mclk_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_eth_mux/bitslip1_mclk_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.099%)  route 0.176ns (57.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.340ns
    Clock Pessimism Removal (CPR):    -0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          0.786    -0.340    gen_eth_mux/sys_clk62_5
    SLICE_X3Y20          FDRE                                         r  gen_eth_mux/bitslip0_mclk_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.128    -0.212 r  gen_eth_mux/bitslip0_mclk_reg_reg[4]/Q
                         net (fo=2, routed)           0.176    -0.036    gen_eth_mux/p_12_in139_in
    SLICE_X0Y20          FDRE                                         r  gen_eth_mux/bitslip1_mclk_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          1.065    -0.727    gen_eth_mux/sys_clk62_5
    SLICE_X0Y20          FDRE                                         r  gen_eth_mux/bitslip1_mclk_reg_reg[4]/C
                         clock pessimism              0.401    -0.326    
    SLICE_X0Y20          FDRE (Hold_fdre_C_D)         0.019    -0.307    gen_eth_mux/bitslip1_mclk_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 gen_eth_mux/bitslip0_mclk_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_eth_mux/bitslip1_mclk_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.099%)  route 0.176ns (57.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.341ns
    Clock Pessimism Removal (CPR):    -0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          0.785    -0.341    gen_eth_mux/sys_clk62_5
    SLICE_X3Y27          FDRE                                         r  gen_eth_mux/bitslip0_mclk_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.128    -0.213 r  gen_eth_mux/bitslip0_mclk_reg_reg[8]/Q
                         net (fo=2, routed)           0.176    -0.037    gen_eth_mux/bitslip0_mclk_reg_reg_n_2_[8]
    SLICE_X0Y27          FDRE                                         r  gen_eth_mux/bitslip1_mclk_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          1.063    -0.729    gen_eth_mux/sys_clk62_5
    SLICE_X0Y27          FDRE                                         r  gen_eth_mux/bitslip1_mclk_reg_reg[8]/C
                         clock pessimism              0.401    -0.328    
    SLICE_X0Y27          FDRE (Hold_fdre_C_D)         0.019    -0.309    gen_eth_mux/bitslip1_mclk_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 gen_eth_mux/bitslip0_mclk_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_eth_mux/bitslip1_mclk_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.128ns (39.200%)  route 0.199ns (60.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.333ns
    Clock Pessimism Removal (CPR):    -0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          0.793    -0.333    gen_eth_mux/sys_clk62_5
    SLICE_X1Y11          FDRE                                         r  gen_eth_mux/bitslip0_mclk_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.128    -0.205 r  gen_eth_mux/bitslip0_mclk_reg_reg[2]/Q
                         net (fo=2, routed)           0.199    -0.006    gen_eth_mux/p_10_in135_in
    SLICE_X0Y12          FDRE                                         r  gen_eth_mux/bitslip1_mclk_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          1.072    -0.720    gen_eth_mux/sys_clk62_5
    SLICE_X0Y12          FDRE                                         r  gen_eth_mux/bitslip1_mclk_reg_reg[2]/C
                         clock pessimism              0.401    -0.319    
    SLICE_X0Y12          FDRE (Hold_fdre_C_D)         0.019    -0.300    gen_eth_mux/bitslip1_mclk_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 gen_eth_mux/bitslip0_mclk_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_eth_mux/bitslip1_mclk_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.128ns (41.391%)  route 0.181ns (58.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.335ns
    Clock Pessimism Removal (CPR):    -0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          0.791    -0.335    gen_eth_mux/sys_clk62_5
    SLICE_X1Y34          FDRE                                         r  gen_eth_mux/bitslip0_mclk_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.128    -0.207 r  gen_eth_mux/bitslip0_mclk_reg_reg[5]/Q
                         net (fo=2, routed)           0.181    -0.026    gen_eth_mux/p_13_in141_in
    SLICE_X0Y33          FDRE                                         r  gen_eth_mux/bitslip1_mclk_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          1.069    -0.723    gen_eth_mux/sys_clk62_5
    SLICE_X0Y33          FDRE                                         r  gen_eth_mux/bitslip1_mclk_reg_reg[5]/C
                         clock pessimism              0.401    -0.322    
    SLICE_X0Y33          FDRE (Hold_fdre_C_D)        -0.007    -0.329    gen_eth_mux/bitslip1_mclk_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.026    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 gen_eth_mux/bitslip0_mclk_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_eth_mux/bitslip1_mclk_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.128ns (28.939%)  route 0.314ns (71.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.334ns
    Clock Pessimism Removal (CPR):    -0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          0.792    -0.334    gen_eth_mux/sys_clk62_5
    SLICE_X1Y12          FDRE                                         r  gen_eth_mux/bitslip0_mclk_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.128    -0.206 r  gen_eth_mux/bitslip0_mclk_reg_reg[1]/Q
                         net (fo=2, routed)           0.314     0.108    gen_eth_mux/p_9_in133_in
    SLICE_X0Y12          FDRE                                         r  gen_eth_mux/bitslip1_mclk_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          1.072    -0.720    gen_eth_mux/sys_clk62_5
    SLICE_X0Y12          FDRE                                         r  gen_eth_mux/bitslip1_mclk_reg_reg[1]/C
                         clock pessimism              0.399    -0.321    
    SLICE_X0Y12          FDRE (Hold_fdre_C_D)         0.017    -0.304    gen_eth_mux/bitslip1_mclk_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 gen_eth_mux/bitslip0_mclk_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gen_eth_mux/bitslip1_mclk_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.128ns (28.773%)  route 0.317ns (71.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.336ns
    Clock Pessimism Removal (CPR):    -0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          0.790    -0.336    gen_eth_mux/sys_clk62_5
    SLICE_X0Y33          FDRE                                         r  gen_eth_mux/bitslip0_mclk_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.128    -0.208 r  gen_eth_mux/bitslip0_mclk_reg_reg[7]/Q
                         net (fo=2, routed)           0.317     0.109    gen_eth_mux/p_15_in145_in
    SLICE_X0Y33          FDRE                                         r  gen_eth_mux/bitslip1_mclk_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          1.069    -0.723    gen_eth_mux/sys_clk62_5
    SLICE_X0Y33          FDRE                                         r  gen_eth_mux/bitslip1_mclk_reg_reg[7]/C
                         clock pessimism              0.387    -0.336    
    SLICE_X0Y33          FDRE (Hold_fdre_C_D)         0.019    -0.317    gen_eth_mux/bitslip1_mclk_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 gen_eth_mux/bitslip0_mclk_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AFE_0/fe_inst/gen_bit[7].febit_d_inst/iserdese2_slave_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.226ns (37.340%)  route 0.379ns (62.660%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.336ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          0.790    -0.336    gen_eth_mux/sys_clk62_5
    SLICE_X0Y33          FDRE                                         r  gen_eth_mux/bitslip0_mclk_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.128    -0.208 r  gen_eth_mux/bitslip0_mclk_reg_reg[7]/Q
                         net (fo=2, routed)           0.112    -0.096    gen_eth_mux/p_15_in145_in
    SLICE_X0Y33          LUT2 (Prop_lut2_I0_O)        0.098     0.002 r  gen_eth_mux/iserdese2_master_inst_i_1__6/O
                         net (fo=2, routed)           0.267     0.269    AFE_0/fe_inst/gen_bit[7].febit_d_inst/bitslip[0]
    ILOGIC_X0Y35         ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[7].febit_d_inst/iserdese2_slave_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          1.073    -0.719    AFE_0/fe_inst/gen_bit[7].febit_d_inst/sys_clk62_5
    ILOGIC_X0Y35         ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[7].febit_d_inst/iserdese2_slave_inst/CLKDIV
                         clock pessimism              0.425    -0.294    
    ILOGIC_X0Y35         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.062    -0.232    AFE_0/fe_inst/gen_bit[7].febit_d_inst/iserdese2_slave_inst
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                           0.269    
  -------------------------------------------------------------------
                         slack                                  0.501    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_1_1
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         16.000      14.408     BUFGCTRL_X0Y3    sys_timing_endpoint/clock_manager/inst/clkout2_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         16.000      14.526     OLOGIC_X1Y66     sys_timing_endpoint/oddr_inst/C
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         16.000      14.529     ILOGIC_X0Y4      AFE_0/fe_inst/gen_bit[0].febit_d_inst/iserdese2_master_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         16.000      14.529     ILOGIC_X0Y3      AFE_0/fe_inst/gen_bit[0].febit_d_inst/iserdese2_slave_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         16.000      14.529     ILOGIC_X0Y6      AFE_0/fe_inst/gen_bit[1].febit_d_inst/iserdese2_master_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         16.000      14.529     ILOGIC_X0Y5      AFE_0/fe_inst/gen_bit[1].febit_d_inst/iserdese2_slave_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         16.000      14.529     ILOGIC_X0Y12     AFE_0/fe_inst/gen_bit[2].febit_d_inst/iserdese2_master_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         16.000      14.529     ILOGIC_X0Y11     AFE_0/fe_inst/gen_bit[2].febit_d_inst/iserdese2_slave_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         16.000      14.529     ILOGIC_X0Y18     AFE_0/fe_inst/gen_bit[3].febit_d_inst/iserdese2_master_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.471         16.000      14.529     ILOGIC_X0Y17     AFE_0/fe_inst/gen_bit[3].febit_d_inst/iserdese2_slave_inst/CLKDIV
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       16.000      197.360    MMCME2_ADV_X1Y1  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X35Y43     AFE_0/fe_inst/reset_mclk_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X35Y43     AFE_0/fe_inst/reset_mclk_reg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X3Y12      gen_eth_mux/bitslip0_mclk_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X3Y12      gen_eth_mux/bitslip0_mclk_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X1Y12      gen_eth_mux/bitslip0_mclk_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X1Y12      gen_eth_mux/bitslip0_mclk_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X1Y11      gen_eth_mux/bitslip0_mclk_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X1Y11      gen_eth_mux/bitslip0_mclk_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X1Y20      gen_eth_mux/bitslip0_mclk_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X1Y20      gen_eth_mux/bitslip0_mclk_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X35Y43     AFE_0/fe_inst/reset_mclk_reg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X35Y43     AFE_0/fe_inst/reset_mclk_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X3Y12      gen_eth_mux/bitslip0_mclk_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X3Y12      gen_eth_mux/bitslip0_mclk_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X1Y12      gen_eth_mux/bitslip0_mclk_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X1Y12      gen_eth_mux/bitslip0_mclk_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X1Y11      gen_eth_mux/bitslip0_mclk_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X1Y11      gen_eth_mux/bitslip0_mclk_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X1Y20      gen_eth_mux/bitslip0_mclk_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         8.000       7.500      SLICE_X1Y20      gen_eth_mux/bitslip0_mclk_reg_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_clk_wiz_1_1
  To Clock:  clk_out3_clk_wiz_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.693ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_clk_wiz_1_1
Waveform(ns):       { 0.000 1.143 }
Period(ns):         2.286
Sources:            { sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         2.286       0.693      BUFGCTRL_X0Y4    sys_timing_endpoint/clock_manager/inst/clkout3_buf/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.286       0.815      ILOGIC_X0Y4      AFE_0/fe_inst/gen_bit[0].febit_d_inst/iserdese2_master_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.286       0.815      ILOGIC_X0Y4      AFE_0/fe_inst/gen_bit[0].febit_d_inst/iserdese2_master_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.286       0.815      ILOGIC_X0Y3      AFE_0/fe_inst/gen_bit[0].febit_d_inst/iserdese2_slave_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.286       0.815      ILOGIC_X0Y3      AFE_0/fe_inst/gen_bit[0].febit_d_inst/iserdese2_slave_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.286       0.815      ILOGIC_X0Y6      AFE_0/fe_inst/gen_bit[1].febit_d_inst/iserdese2_master_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.286       0.815      ILOGIC_X0Y6      AFE_0/fe_inst/gen_bit[1].febit_d_inst/iserdese2_master_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.286       0.815      ILOGIC_X0Y5      AFE_0/fe_inst/gen_bit[1].febit_d_inst/iserdese2_slave_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.471         2.286       0.815      ILOGIC_X0Y5      AFE_0/fe_inst/gen_bit[1].febit_d_inst/iserdese2_slave_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.471         2.286       0.815      ILOGIC_X0Y12     AFE_0/fe_inst/gen_bit[2].febit_d_inst/iserdese2_master_inst/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       2.286       211.074    MMCME2_ADV_X1Y1  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clk_out6_clk_wiz_1_1
  To Clock:  clk_out6_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        4.120ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.120ns  (required time - arrival time)
  Source:                 AFE_0/FIFO_MID/graycounter0_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            AFE_0/FIFO_MID/graycounter0_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             clk_out6_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (clk_out6_clk_wiz_1_1 rise@24.000ns - clk_out6_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        19.823ns  (logic 2.267ns (11.436%)  route 17.556ns (88.564%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 22.657 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.789    -0.914    AFE_0/FIFO_MID/sys_clk41_66
    SLICE_X33Y45         FDRE                                         r  AFE_0/FIFO_MID/graycounter0_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.379    -0.535 r  AFE_0/FIFO_MID/graycounter0_q_reg[12]/Q
                         net (fo=2, routed)          13.712    13.177    AFE_0/FIFO_MID/graycounter0_q_reg_n_2_[12]
    SLICE_X26Y45         LUT4 (Prop_lut4_I0_O)        0.105    13.282 r  AFE_0/FIFO_MID/storage_reg_0_0_i_9__0/O
                         net (fo=1, routed)           0.000    13.282    AFE_0/FIFO_MID/storage_reg_0_0_i_9__0_n_2
    SLICE_X26Y45         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.304    13.586 r  AFE_0/FIFO_MID/storage_reg_0_0_i_6__0/CO[0]
                         net (fo=17, routed)          0.984    14.570    AFE_0/FIFO_MID/storage_reg_0_0_i_6__0_n_5
    SLICE_X20Y59         LUT5 (Prop_lut5_I4_O)        0.309    14.879 r  AFE_0/FIFO_MID/storage_reg_0_0_i_1__0/O
                         net (fo=10, routed)          1.771    16.649    AFE_0/FIFO_MID/asyncfifo_writable
    SLICE_X32Y45         LUT3 (Prop_lut3_I2_O)        0.105    16.754 r  AFE_0/FIFO_MID/graycounter0_q[3]_i_3__0/O
                         net (fo=1, routed)           0.000    16.754    AFE_0/FIFO_MID/graycounter0_q[3]_i_3__0_n_2
    SLICE_X32Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    17.194 r  AFE_0/FIFO_MID/graycounter0_q_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    17.194    AFE_0/FIFO_MID/graycounter0_q_reg[3]_i_2__0_n_2
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.292 r  AFE_0/FIFO_MID/graycounter0_q_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    17.292    AFE_0/FIFO_MID/graycounter0_q_reg[7]_i_2__0_n_2
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.390 r  AFE_0/FIFO_MID/graycounter0_q_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    17.390    AFE_0/FIFO_MID/graycounter0_q_reg[15]_i_2__0_n_2
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    17.570 r  AFE_0/FIFO_MID/graycounter0_q_reg[15]_i_1__0/O[0]
                         net (fo=2, routed)           1.090    18.660    AFE_0/FIFO_MID/graycounter0_q_next_binary[12]
    SLICE_X33Y45         LUT2 (Prop_lut2_I1_O)        0.249    18.909 r  AFE_0/FIFO_MID/graycounter0_q[12]_i_1__0/O
                         net (fo=1, routed)           0.000    18.909    AFE_0/FIFO_MID/graycounter0_q_next[12]
    SLICE_X33Y45         FDRE                                         r  AFE_0/FIFO_MID/graycounter0_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                     24.000    24.000 r  
    AA4                                               0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    24.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    25.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.667    19.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.712    20.915    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    20.992 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.665    22.657    AFE_0/FIFO_MID/sys_clk41_66
    SLICE_X33Y45         FDRE                                         r  AFE_0/FIFO_MID/graycounter0_q_reg[12]/C
                         clock pessimism              0.429    23.086    
                         clock uncertainty           -0.087    22.999    
    SLICE_X33Y45         FDRE (Setup_fdre_C_D)        0.030    23.029    AFE_0/FIFO_MID/graycounter0_q_reg[12]
  -------------------------------------------------------------------
                         required time                         23.029    
                         arrival time                         -18.909    
  -------------------------------------------------------------------
                         slack                                  4.120    

Slack (MET) :             4.252ns  (required time - arrival time)
  Source:                 AFE_0/FIFO_MID/graycounter0_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            AFE_0/FIFO_MID/graycounter0_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             clk_out6_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (clk_out6_clk_wiz_1_1 rise@24.000ns - clk_out6_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        19.665ns  (logic 2.291ns (11.650%)  route 17.374ns (88.350%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 22.657 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.789    -0.914    AFE_0/FIFO_MID/sys_clk41_66
    SLICE_X33Y45         FDRE                                         r  AFE_0/FIFO_MID/graycounter0_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.379    -0.535 r  AFE_0/FIFO_MID/graycounter0_q_reg[12]/Q
                         net (fo=2, routed)          13.712    13.177    AFE_0/FIFO_MID/graycounter0_q_reg_n_2_[12]
    SLICE_X26Y45         LUT4 (Prop_lut4_I0_O)        0.105    13.282 r  AFE_0/FIFO_MID/storage_reg_0_0_i_9__0/O
                         net (fo=1, routed)           0.000    13.282    AFE_0/FIFO_MID/storage_reg_0_0_i_9__0_n_2
    SLICE_X26Y45         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.304    13.586 r  AFE_0/FIFO_MID/storage_reg_0_0_i_6__0/CO[0]
                         net (fo=17, routed)          0.984    14.570    AFE_0/FIFO_MID/storage_reg_0_0_i_6__0_n_5
    SLICE_X20Y59         LUT5 (Prop_lut5_I4_O)        0.309    14.879 r  AFE_0/FIFO_MID/storage_reg_0_0_i_1__0/O
                         net (fo=10, routed)          1.771    16.649    AFE_0/FIFO_MID/asyncfifo_writable
    SLICE_X32Y45         LUT3 (Prop_lut3_I2_O)        0.105    16.754 r  AFE_0/FIFO_MID/graycounter0_q[3]_i_3__0/O
                         net (fo=1, routed)           0.000    16.754    AFE_0/FIFO_MID/graycounter0_q[3]_i_3__0_n_2
    SLICE_X32Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    17.194 r  AFE_0/FIFO_MID/graycounter0_q_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    17.194    AFE_0/FIFO_MID/graycounter0_q_reg[3]_i_2__0_n_2
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.292 r  AFE_0/FIFO_MID/graycounter0_q_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    17.292    AFE_0/FIFO_MID/graycounter0_q_reg[7]_i_2__0_n_2
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.390 r  AFE_0/FIFO_MID/graycounter0_q_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    17.390    AFE_0/FIFO_MID/graycounter0_q_reg[15]_i_2__0_n_2
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    17.590 r  AFE_0/FIFO_MID/graycounter0_q_reg[15]_i_1__0/O[2]
                         net (fo=2, routed)           0.908    18.498    AFE_0/FIFO_MID/graycounter0_q_next_binary[14]
    SLICE_X33Y43         LUT2 (Prop_lut2_I1_O)        0.253    18.751 r  AFE_0/FIFO_MID/graycounter0_q[14]_i_1__0/O
                         net (fo=1, routed)           0.000    18.751    AFE_0/FIFO_MID/graycounter0_q_next[14]
    SLICE_X33Y43         FDRE                                         r  AFE_0/FIFO_MID/graycounter0_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                     24.000    24.000 r  
    AA4                                               0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    24.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    25.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.667    19.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.712    20.915    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    20.992 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.665    22.657    AFE_0/FIFO_MID/sys_clk41_66
    SLICE_X33Y43         FDRE                                         r  AFE_0/FIFO_MID/graycounter0_q_reg[14]/C
                         clock pessimism              0.401    23.058    
                         clock uncertainty           -0.087    22.971    
    SLICE_X33Y43         FDRE (Setup_fdre_C_D)        0.032    23.003    AFE_0/FIFO_MID/graycounter0_q_reg[14]
  -------------------------------------------------------------------
                         required time                         23.003    
                         arrival time                         -18.751    
  -------------------------------------------------------------------
                         slack                                  4.252    

Slack (MET) :             4.263ns  (required time - arrival time)
  Source:                 AFE_0/FIFO_MID/graycounter0_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            AFE_0/FIFO_MID/graycounter0_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             clk_out6_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (clk_out6_clk_wiz_1_1 rise@24.000ns - clk_out6_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        19.678ns  (logic 2.172ns (11.038%)  route 17.506ns (88.963%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.340ns = ( 22.660 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.789    -0.914    AFE_0/FIFO_MID/sys_clk41_66
    SLICE_X33Y45         FDRE                                         r  AFE_0/FIFO_MID/graycounter0_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.379    -0.535 r  AFE_0/FIFO_MID/graycounter0_q_reg[12]/Q
                         net (fo=2, routed)          13.712    13.177    AFE_0/FIFO_MID/graycounter0_q_reg_n_2_[12]
    SLICE_X26Y45         LUT4 (Prop_lut4_I0_O)        0.105    13.282 r  AFE_0/FIFO_MID/storage_reg_0_0_i_9__0/O
                         net (fo=1, routed)           0.000    13.282    AFE_0/FIFO_MID/storage_reg_0_0_i_9__0_n_2
    SLICE_X26Y45         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.304    13.586 r  AFE_0/FIFO_MID/storage_reg_0_0_i_6__0/CO[0]
                         net (fo=17, routed)          0.984    14.570    AFE_0/FIFO_MID/storage_reg_0_0_i_6__0_n_5
    SLICE_X20Y59         LUT5 (Prop_lut5_I4_O)        0.309    14.879 r  AFE_0/FIFO_MID/storage_reg_0_0_i_1__0/O
                         net (fo=10, routed)          1.771    16.649    AFE_0/FIFO_MID/asyncfifo_writable
    SLICE_X32Y45         LUT3 (Prop_lut3_I2_O)        0.105    16.754 r  AFE_0/FIFO_MID/graycounter0_q[3]_i_3__0/O
                         net (fo=1, routed)           0.000    16.754    AFE_0/FIFO_MID/graycounter0_q[3]_i_3__0_n_2
    SLICE_X32Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    17.194 r  AFE_0/FIFO_MID/graycounter0_q_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    17.194    AFE_0/FIFO_MID/graycounter0_q_reg[3]_i_2__0_n_2
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.292 r  AFE_0/FIFO_MID/graycounter0_q_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    17.292    AFE_0/FIFO_MID/graycounter0_q_reg[7]_i_2__0_n_2
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    17.472 r  AFE_0/FIFO_MID/graycounter0_q_reg[15]_i_2__0/O[0]
                         net (fo=2, routed)           1.040    18.512    AFE_0/FIFO_MID/graycounter0_q_next_binary[8]
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.252    18.764 r  AFE_0/FIFO_MID/graycounter0_q[7]_i_1__0/O
                         net (fo=1, routed)           0.000    18.764    AFE_0/FIFO_MID/graycounter0_q_next[7]
    SLICE_X29Y40         FDRE                                         r  AFE_0/FIFO_MID/graycounter0_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                     24.000    24.000 r  
    AA4                                               0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    24.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    25.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.667    19.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.712    20.915    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    20.992 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.668    22.660    AFE_0/FIFO_MID/sys_clk41_66
    SLICE_X29Y40         FDRE                                         r  AFE_0/FIFO_MID/graycounter0_q_reg[7]/C
                         clock pessimism              0.385    23.045    
                         clock uncertainty           -0.087    22.958    
    SLICE_X29Y40         FDRE (Setup_fdre_C_D)        0.069    23.027    AFE_0/FIFO_MID/graycounter0_q_reg[7]
  -------------------------------------------------------------------
                         required time                         23.027    
                         arrival time                         -18.764    
  -------------------------------------------------------------------
                         slack                                  4.263    

Slack (MET) :             4.328ns  (required time - arrival time)
  Source:                 AFE_0/FIFO_MID/graycounter0_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            AFE_0/FIFO_MID/graycounter0_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             clk_out6_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (clk_out6_clk_wiz_1_1 rise@24.000ns - clk_out6_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        19.576ns  (logic 2.071ns (10.579%)  route 17.505ns (89.421%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 22.662 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.789    -0.914    AFE_0/FIFO_MID/sys_clk41_66
    SLICE_X33Y45         FDRE                                         r  AFE_0/FIFO_MID/graycounter0_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.379    -0.535 r  AFE_0/FIFO_MID/graycounter0_q_reg[12]/Q
                         net (fo=2, routed)          13.712    13.177    AFE_0/FIFO_MID/graycounter0_q_reg_n_2_[12]
    SLICE_X26Y45         LUT4 (Prop_lut4_I0_O)        0.105    13.282 r  AFE_0/FIFO_MID/storage_reg_0_0_i_9__0/O
                         net (fo=1, routed)           0.000    13.282    AFE_0/FIFO_MID/storage_reg_0_0_i_9__0_n_2
    SLICE_X26Y45         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.304    13.586 r  AFE_0/FIFO_MID/storage_reg_0_0_i_6__0/CO[0]
                         net (fo=17, routed)          0.984    14.570    AFE_0/FIFO_MID/storage_reg_0_0_i_6__0_n_5
    SLICE_X20Y59         LUT5 (Prop_lut5_I4_O)        0.309    14.879 r  AFE_0/FIFO_MID/storage_reg_0_0_i_1__0/O
                         net (fo=10, routed)          1.771    16.649    AFE_0/FIFO_MID/asyncfifo_writable
    SLICE_X32Y45         LUT3 (Prop_lut3_I2_O)        0.105    16.754 r  AFE_0/FIFO_MID/graycounter0_q[3]_i_3__0/O
                         net (fo=1, routed)           0.000    16.754    AFE_0/FIFO_MID/graycounter0_q[3]_i_3__0_n_2
    SLICE_X32Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    17.194 r  AFE_0/FIFO_MID/graycounter0_q_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    17.194    AFE_0/FIFO_MID/graycounter0_q_reg[3]_i_2__0_n_2
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    17.374 r  AFE_0/FIFO_MID/graycounter0_q_reg[7]_i_2__0/O[0]
                         net (fo=2, routed)           1.038    18.413    AFE_0/FIFO_MID/graycounter0_q_next_binary[4]
    SLICE_X27Y42         LUT2 (Prop_lut2_I1_O)        0.249    18.662 r  AFE_0/FIFO_MID/graycounter0_q[4]_i_1__0/O
                         net (fo=1, routed)           0.000    18.662    AFE_0/FIFO_MID/graycounter0_q_next[4]
    SLICE_X27Y42         FDRE                                         r  AFE_0/FIFO_MID/graycounter0_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                     24.000    24.000 r  
    AA4                                               0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    24.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    25.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.667    19.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.712    20.915    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    20.992 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.670    22.662    AFE_0/FIFO_MID/sys_clk41_66
    SLICE_X27Y42         FDRE                                         r  AFE_0/FIFO_MID/graycounter0_q_reg[4]/C
                         clock pessimism              0.385    23.047    
                         clock uncertainty           -0.087    22.960    
    SLICE_X27Y42         FDRE (Setup_fdre_C_D)        0.030    22.990    AFE_0/FIFO_MID/graycounter0_q_reg[4]
  -------------------------------------------------------------------
                         required time                         22.990    
                         arrival time                         -18.662    
  -------------------------------------------------------------------
                         slack                                  4.328    

Slack (MET) :             4.365ns  (required time - arrival time)
  Source:                 AFE_0/FIFO_MID/graycounter0_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            AFE_0/FIFO_MID/storage_reg_0_9/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             clk_out6_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (clk_out6_clk_wiz_1_1 rise@24.000ns - clk_out6_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        18.862ns  (logic 1.097ns (5.816%)  route 17.765ns (94.184%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 22.470 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.789    -0.914    AFE_0/FIFO_MID/sys_clk41_66
    SLICE_X33Y45         FDRE                                         r  AFE_0/FIFO_MID/graycounter0_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.379    -0.535 r  AFE_0/FIFO_MID/graycounter0_q_reg[12]/Q
                         net (fo=2, routed)          13.712    13.177    AFE_0/FIFO_MID/graycounter0_q_reg_n_2_[12]
    SLICE_X26Y45         LUT4 (Prop_lut4_I0_O)        0.105    13.282 r  AFE_0/FIFO_MID/storage_reg_0_0_i_9__0/O
                         net (fo=1, routed)           0.000    13.282    AFE_0/FIFO_MID/storage_reg_0_0_i_9__0_n_2
    SLICE_X26Y45         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.304    13.586 r  AFE_0/FIFO_MID/storage_reg_0_0_i_6__0/CO[0]
                         net (fo=17, routed)          3.105    16.691    AFE_0/FIFO_MID/storage_reg_0_0_i_6__0_n_5
    SLICE_X24Y83         LUT6 (Prop_lut6_I4_O)        0.309    17.000 r  AFE_0/FIFO_MID/storage_reg_0_9_ENARDEN_cooolgate_en_gate_223_LOPT_REMAP/O
                         net (fo=1, routed)           0.948    17.948    AFE_0/FIFO_MID/storage_reg_0_9_ENARDEN_cooolgate_en_sig_112
    RAMB36_X2Y18         RAMB36E1                                     r  AFE_0/FIFO_MID/storage_reg_0_9/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                     24.000    24.000 r  
    AA4                                               0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    24.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    25.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.667    19.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.712    20.915    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    20.992 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.478    22.470    AFE_0/FIFO_MID/sys_clk41_66
    RAMB36_X2Y18         RAMB36E1                                     r  AFE_0/FIFO_MID/storage_reg_0_9/CLKARDCLK
                         clock pessimism              0.318    22.787    
                         clock uncertainty           -0.087    22.700    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    22.313    AFE_0/FIFO_MID/storage_reg_0_9
  -------------------------------------------------------------------
                         required time                         22.313    
                         arrival time                         -17.948    
  -------------------------------------------------------------------
                         slack                                  4.365    

Slack (MET) :             4.367ns  (required time - arrival time)
  Source:                 AFE_0/FIFO_MID/graycounter0_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            AFE_0/FIFO_MID/graycounter0_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             clk_out6_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (clk_out6_clk_wiz_1_1 rise@24.000ns - clk_out6_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        19.615ns  (logic 2.367ns (12.067%)  route 17.248ns (87.933%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 22.657 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.789    -0.914    AFE_0/FIFO_MID/sys_clk41_66
    SLICE_X33Y45         FDRE                                         r  AFE_0/FIFO_MID/graycounter0_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.379    -0.535 r  AFE_0/FIFO_MID/graycounter0_q_reg[12]/Q
                         net (fo=2, routed)          13.712    13.177    AFE_0/FIFO_MID/graycounter0_q_reg_n_2_[12]
    SLICE_X26Y45         LUT4 (Prop_lut4_I0_O)        0.105    13.282 r  AFE_0/FIFO_MID/storage_reg_0_0_i_9__0/O
                         net (fo=1, routed)           0.000    13.282    AFE_0/FIFO_MID/storage_reg_0_0_i_9__0_n_2
    SLICE_X26Y45         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.304    13.586 r  AFE_0/FIFO_MID/storage_reg_0_0_i_6__0/CO[0]
                         net (fo=17, routed)          0.984    14.570    AFE_0/FIFO_MID/storage_reg_0_0_i_6__0_n_5
    SLICE_X20Y59         LUT5 (Prop_lut5_I4_O)        0.309    14.879 r  AFE_0/FIFO_MID/storage_reg_0_0_i_1__0/O
                         net (fo=10, routed)          1.771    16.649    AFE_0/FIFO_MID/asyncfifo_writable
    SLICE_X32Y45         LUT3 (Prop_lut3_I2_O)        0.105    16.754 r  AFE_0/FIFO_MID/graycounter0_q[3]_i_3__0/O
                         net (fo=1, routed)           0.000    16.754    AFE_0/FIFO_MID/graycounter0_q[3]_i_3__0_n_2
    SLICE_X32Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    17.194 r  AFE_0/FIFO_MID/graycounter0_q_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    17.194    AFE_0/FIFO_MID/graycounter0_q_reg[3]_i_2__0_n_2
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.292 r  AFE_0/FIFO_MID/graycounter0_q_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    17.292    AFE_0/FIFO_MID/graycounter0_q_reg[7]_i_2__0_n_2
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.390 r  AFE_0/FIFO_MID/graycounter0_q_reg[15]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    17.390    AFE_0/FIFO_MID/graycounter0_q_reg[15]_i_2__0_n_2
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    17.655 r  AFE_0/FIFO_MID/graycounter0_q_reg[15]_i_1__0/O[1]
                         net (fo=2, routed)           0.782    18.437    AFE_0/FIFO_MID/graycounter0_q_next_binary[13]
    SLICE_X33Y45         LUT2 (Prop_lut2_I1_O)        0.264    18.701 r  AFE_0/FIFO_MID/graycounter0_q[13]_i_1__0/O
                         net (fo=1, routed)           0.000    18.701    AFE_0/FIFO_MID/graycounter0_q_next[13]
    SLICE_X33Y45         FDRE                                         r  AFE_0/FIFO_MID/graycounter0_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                     24.000    24.000 r  
    AA4                                               0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    24.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    25.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.667    19.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.712    20.915    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    20.992 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.665    22.657    AFE_0/FIFO_MID/sys_clk41_66
    SLICE_X33Y45         FDRE                                         r  AFE_0/FIFO_MID/graycounter0_q_reg[13]/C
                         clock pessimism              0.429    23.086    
                         clock uncertainty           -0.087    22.999    
    SLICE_X33Y45         FDRE (Setup_fdre_C_D)        0.069    23.068    AFE_0/FIFO_MID/graycounter0_q_reg[13]
  -------------------------------------------------------------------
                         required time                         23.068    
                         arrival time                         -18.701    
  -------------------------------------------------------------------
                         slack                                  4.367    

Slack (MET) :             4.378ns  (required time - arrival time)
  Source:                 AFE_0/FIFO_MID/graycounter0_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            AFE_0/FIFO_MID/graycounter0_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             clk_out6_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (clk_out6_clk_wiz_1_1 rise@24.000ns - clk_out6_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        19.537ns  (logic 2.169ns (11.102%)  route 17.368ns (88.898%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 22.657 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.789    -0.914    AFE_0/FIFO_MID/sys_clk41_66
    SLICE_X33Y45         FDRE                                         r  AFE_0/FIFO_MID/graycounter0_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.379    -0.535 r  AFE_0/FIFO_MID/graycounter0_q_reg[12]/Q
                         net (fo=2, routed)          13.712    13.177    AFE_0/FIFO_MID/graycounter0_q_reg_n_2_[12]
    SLICE_X26Y45         LUT4 (Prop_lut4_I0_O)        0.105    13.282 r  AFE_0/FIFO_MID/storage_reg_0_0_i_9__0/O
                         net (fo=1, routed)           0.000    13.282    AFE_0/FIFO_MID/storage_reg_0_0_i_9__0_n_2
    SLICE_X26Y45         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.304    13.586 r  AFE_0/FIFO_MID/storage_reg_0_0_i_6__0/CO[0]
                         net (fo=17, routed)          0.984    14.570    AFE_0/FIFO_MID/storage_reg_0_0_i_6__0_n_5
    SLICE_X20Y59         LUT5 (Prop_lut5_I4_O)        0.309    14.879 r  AFE_0/FIFO_MID/storage_reg_0_0_i_1__0/O
                         net (fo=10, routed)          1.771    16.649    AFE_0/FIFO_MID/asyncfifo_writable
    SLICE_X32Y45         LUT3 (Prop_lut3_I2_O)        0.105    16.754 r  AFE_0/FIFO_MID/graycounter0_q[3]_i_3__0/O
                         net (fo=1, routed)           0.000    16.754    AFE_0/FIFO_MID/graycounter0_q[3]_i_3__0_n_2
    SLICE_X32Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    17.194 r  AFE_0/FIFO_MID/graycounter0_q_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    17.194    AFE_0/FIFO_MID/graycounter0_q_reg[3]_i_2__0_n_2
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.292 r  AFE_0/FIFO_MID/graycounter0_q_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    17.292    AFE_0/FIFO_MID/graycounter0_q_reg[7]_i_2__0_n_2
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    17.472 r  AFE_0/FIFO_MID/graycounter0_q_reg[15]_i_2__0/O[0]
                         net (fo=2, routed)           0.902    18.374    AFE_0/FIFO_MID/graycounter0_q_next_binary[8]
    SLICE_X33Y44         LUT2 (Prop_lut2_I1_O)        0.249    18.623 r  AFE_0/FIFO_MID/graycounter0_q[8]_i_1__0/O
                         net (fo=1, routed)           0.000    18.623    AFE_0/FIFO_MID/graycounter0_q_next[8]
    SLICE_X33Y44         FDRE                                         r  AFE_0/FIFO_MID/graycounter0_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                     24.000    24.000 r  
    AA4                                               0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    24.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    25.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.667    19.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.712    20.915    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    20.992 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.665    22.657    AFE_0/FIFO_MID/sys_clk41_66
    SLICE_X33Y44         FDRE                                         r  AFE_0/FIFO_MID/graycounter0_q_reg[8]/C
                         clock pessimism              0.401    23.058    
                         clock uncertainty           -0.087    22.971    
    SLICE_X33Y44         FDRE (Setup_fdre_C_D)        0.030    23.001    AFE_0/FIFO_MID/graycounter0_q_reg[8]
  -------------------------------------------------------------------
                         required time                         23.001    
                         arrival time                         -18.623    
  -------------------------------------------------------------------
                         slack                                  4.378    

Slack (MET) :             4.386ns  (required time - arrival time)
  Source:                 AFE_0/FIFO_MID/graycounter0_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            AFE_0/FIFO_MID/graycounter0_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             clk_out6_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (clk_out6_clk_wiz_1_1 rise@24.000ns - clk_out6_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        19.531ns  (logic 2.257ns (11.556%)  route 17.274ns (88.444%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 22.657 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.789    -0.914    AFE_0/FIFO_MID/sys_clk41_66
    SLICE_X33Y45         FDRE                                         r  AFE_0/FIFO_MID/graycounter0_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.379    -0.535 r  AFE_0/FIFO_MID/graycounter0_q_reg[12]/Q
                         net (fo=2, routed)          13.712    13.177    AFE_0/FIFO_MID/graycounter0_q_reg_n_2_[12]
    SLICE_X26Y45         LUT4 (Prop_lut4_I0_O)        0.105    13.282 r  AFE_0/FIFO_MID/storage_reg_0_0_i_9__0/O
                         net (fo=1, routed)           0.000    13.282    AFE_0/FIFO_MID/storage_reg_0_0_i_9__0_n_2
    SLICE_X26Y45         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.304    13.586 r  AFE_0/FIFO_MID/storage_reg_0_0_i_6__0/CO[0]
                         net (fo=17, routed)          0.984    14.570    AFE_0/FIFO_MID/storage_reg_0_0_i_6__0_n_5
    SLICE_X20Y59         LUT5 (Prop_lut5_I4_O)        0.309    14.879 r  AFE_0/FIFO_MID/storage_reg_0_0_i_1__0/O
                         net (fo=10, routed)          1.771    16.649    AFE_0/FIFO_MID/asyncfifo_writable
    SLICE_X32Y45         LUT3 (Prop_lut3_I2_O)        0.105    16.754 r  AFE_0/FIFO_MID/graycounter0_q[3]_i_3__0/O
                         net (fo=1, routed)           0.000    16.754    AFE_0/FIFO_MID/graycounter0_q[3]_i_3__0_n_2
    SLICE_X32Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    17.194 r  AFE_0/FIFO_MID/graycounter0_q_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    17.194    AFE_0/FIFO_MID/graycounter0_q_reg[3]_i_2__0_n_2
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.292 r  AFE_0/FIFO_MID/graycounter0_q_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    17.292    AFE_0/FIFO_MID/graycounter0_q_reg[7]_i_2__0_n_2
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    17.552 r  AFE_0/FIFO_MID/graycounter0_q_reg[15]_i_2__0/O[3]
                         net (fo=2, routed)           0.808    18.360    AFE_0/FIFO_MID/graycounter0_q_next_binary[11]
    SLICE_X33Y43         LUT2 (Prop_lut2_I0_O)        0.257    18.617 r  AFE_0/FIFO_MID/graycounter0_q[10]_i_1__0/O
                         net (fo=1, routed)           0.000    18.617    AFE_0/FIFO_MID/graycounter0_q_next[10]
    SLICE_X33Y43         FDRE                                         r  AFE_0/FIFO_MID/graycounter0_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                     24.000    24.000 r  
    AA4                                               0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    24.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    25.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.667    19.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.712    20.915    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    20.992 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.665    22.657    AFE_0/FIFO_MID/sys_clk41_66
    SLICE_X33Y43         FDRE                                         r  AFE_0/FIFO_MID/graycounter0_q_reg[10]/C
                         clock pessimism              0.401    23.058    
                         clock uncertainty           -0.087    22.971    
    SLICE_X33Y43         FDRE (Setup_fdre_C_D)        0.032    23.003    AFE_0/FIFO_MID/graycounter0_q_reg[10]
  -------------------------------------------------------------------
                         required time                         23.003    
                         arrival time                         -18.617    
  -------------------------------------------------------------------
                         slack                                  4.386    

Slack (MET) :             4.387ns  (required time - arrival time)
  Source:                 AFE_0/FIFO_MID/graycounter0_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            AFE_0/FIFO_MID/graycounter0_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             clk_out6_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (clk_out6_clk_wiz_1_1 rise@24.000ns - clk_out6_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        19.556ns  (logic 2.178ns (11.137%)  route 17.378ns (88.863%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.338ns = ( 22.662 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.789    -0.914    AFE_0/FIFO_MID/sys_clk41_66
    SLICE_X33Y45         FDRE                                         r  AFE_0/FIFO_MID/graycounter0_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.379    -0.535 r  AFE_0/FIFO_MID/graycounter0_q_reg[12]/Q
                         net (fo=2, routed)          13.712    13.177    AFE_0/FIFO_MID/graycounter0_q_reg_n_2_[12]
    SLICE_X26Y45         LUT4 (Prop_lut4_I0_O)        0.105    13.282 r  AFE_0/FIFO_MID/storage_reg_0_0_i_9__0/O
                         net (fo=1, routed)           0.000    13.282    AFE_0/FIFO_MID/storage_reg_0_0_i_9__0_n_2
    SLICE_X26Y45         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.304    13.586 r  AFE_0/FIFO_MID/storage_reg_0_0_i_6__0/CO[0]
                         net (fo=17, routed)          0.984    14.570    AFE_0/FIFO_MID/storage_reg_0_0_i_6__0_n_5
    SLICE_X20Y59         LUT5 (Prop_lut5_I4_O)        0.309    14.879 r  AFE_0/FIFO_MID/storage_reg_0_0_i_1__0/O
                         net (fo=10, routed)          1.771    16.649    AFE_0/FIFO_MID/asyncfifo_writable
    SLICE_X32Y45         LUT3 (Prop_lut3_I2_O)        0.105    16.754 r  AFE_0/FIFO_MID/graycounter0_q[3]_i_3__0/O
                         net (fo=1, routed)           0.000    16.754    AFE_0/FIFO_MID/graycounter0_q[3]_i_3__0_n_2
    SLICE_X32Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    17.194 r  AFE_0/FIFO_MID/graycounter0_q_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    17.194    AFE_0/FIFO_MID/graycounter0_q_reg[3]_i_2__0_n_2
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    17.459 r  AFE_0/FIFO_MID/graycounter0_q_reg[7]_i_2__0/O[1]
                         net (fo=2, routed)           0.912    18.371    AFE_0/FIFO_MID/graycounter0_q_next_binary[5]
    SLICE_X27Y42         LUT2 (Prop_lut2_I1_O)        0.271    18.642 r  AFE_0/FIFO_MID/graycounter0_q[5]_i_1__0/O
                         net (fo=1, routed)           0.000    18.642    AFE_0/FIFO_MID/graycounter0_q_next[5]
    SLICE_X27Y42         FDRE                                         r  AFE_0/FIFO_MID/graycounter0_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                     24.000    24.000 r  
    AA4                                               0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    24.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    25.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.667    19.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.712    20.915    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    20.992 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.670    22.662    AFE_0/FIFO_MID/sys_clk41_66
    SLICE_X27Y42         FDRE                                         r  AFE_0/FIFO_MID/graycounter0_q_reg[5]/C
                         clock pessimism              0.385    23.047    
                         clock uncertainty           -0.087    22.960    
    SLICE_X27Y42         FDRE (Setup_fdre_C_D)        0.069    23.029    AFE_0/FIFO_MID/graycounter0_q_reg[5]
  -------------------------------------------------------------------
                         required time                         23.029    
                         arrival time                         -18.642    
  -------------------------------------------------------------------
                         slack                                  4.387    

Slack (MET) :             4.403ns  (required time - arrival time)
  Source:                 AFE_0/FIFO_MID/graycounter0_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            AFE_0/FIFO_MID/graycounter0_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             clk_out6_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.000ns  (clk_out6_clk_wiz_1_1 rise@24.000ns - clk_out6_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        19.551ns  (logic 2.277ns (11.646%)  route 17.274ns (88.354%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 22.657 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.789    -0.914    AFE_0/FIFO_MID/sys_clk41_66
    SLICE_X33Y45         FDRE                                         r  AFE_0/FIFO_MID/graycounter0_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.379    -0.535 r  AFE_0/FIFO_MID/graycounter0_q_reg[12]/Q
                         net (fo=2, routed)          13.712    13.177    AFE_0/FIFO_MID/graycounter0_q_reg_n_2_[12]
    SLICE_X26Y45         LUT4 (Prop_lut4_I0_O)        0.105    13.282 r  AFE_0/FIFO_MID/storage_reg_0_0_i_9__0/O
                         net (fo=1, routed)           0.000    13.282    AFE_0/FIFO_MID/storage_reg_0_0_i_9__0_n_2
    SLICE_X26Y45         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.304    13.586 r  AFE_0/FIFO_MID/storage_reg_0_0_i_6__0/CO[0]
                         net (fo=17, routed)          0.984    14.570    AFE_0/FIFO_MID/storage_reg_0_0_i_6__0_n_5
    SLICE_X20Y59         LUT5 (Prop_lut5_I4_O)        0.309    14.879 r  AFE_0/FIFO_MID/storage_reg_0_0_i_1__0/O
                         net (fo=10, routed)          1.771    16.649    AFE_0/FIFO_MID/asyncfifo_writable
    SLICE_X32Y45         LUT3 (Prop_lut3_I2_O)        0.105    16.754 r  AFE_0/FIFO_MID/graycounter0_q[3]_i_3__0/O
                         net (fo=1, routed)           0.000    16.754    AFE_0/FIFO_MID/graycounter0_q[3]_i_3__0_n_2
    SLICE_X32Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    17.194 r  AFE_0/FIFO_MID/graycounter0_q_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    17.194    AFE_0/FIFO_MID/graycounter0_q_reg[3]_i_2__0_n_2
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.292 r  AFE_0/FIFO_MID/graycounter0_q_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    17.292    AFE_0/FIFO_MID/graycounter0_q_reg[7]_i_2__0_n_2
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    17.552 r  AFE_0/FIFO_MID/graycounter0_q_reg[15]_i_2__0/O[3]
                         net (fo=2, routed)           0.808    18.360    AFE_0/FIFO_MID/graycounter0_q_next_binary[11]
    SLICE_X33Y43         LUT2 (Prop_lut2_I1_O)        0.277    18.637 r  AFE_0/FIFO_MID/graycounter0_q[11]_i_1__0/O
                         net (fo=1, routed)           0.000    18.637    AFE_0/FIFO_MID/graycounter0_q_next[11]
    SLICE_X33Y43         FDRE                                         r  AFE_0/FIFO_MID/graycounter0_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                     24.000    24.000 r  
    AA4                                               0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    24.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    25.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.667    19.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.712    20.915    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    20.992 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.665    22.657    AFE_0/FIFO_MID/sys_clk41_66
    SLICE_X33Y43         FDRE                                         r  AFE_0/FIFO_MID/graycounter0_q_reg[11]/C
                         clock pessimism              0.401    23.058    
                         clock uncertainty           -0.087    22.971    
    SLICE_X33Y43         FDRE (Setup_fdre_C_D)        0.069    23.040    AFE_0/FIFO_MID/graycounter0_q_reg[11]
  -------------------------------------------------------------------
                         required time                         23.040    
                         arrival time                         -18.637    
  -------------------------------------------------------------------
                         slack                                  4.403    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 AFE_0/FIFO_TS_TOP/graycounter0_q_binary_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            AFE_0/FIFO_TS_TOP/graycounter0_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             clk_out6_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_1_1 rise@0.000ns - clk_out6_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.184ns (34.311%)  route 0.352ns (65.689%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.341ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.440ns
    Clock Pessimism Removal (CPR):    -0.657ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.678    -1.836 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.684    -1.152    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        0.686    -0.440    AFE_0/FIFO_TS_TOP/sys_clk41_66
    SLICE_X33Y50         FDRE                                         r  AFE_0/FIFO_TS_TOP/graycounter0_q_binary_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.299 r  AFE_0/FIFO_TS_TOP/graycounter0_q_binary_reg[3]/Q
                         net (fo=6, routed)           0.352     0.054    AFE_0/FIFO_TS_TOP/graycounter0_q_binary_reg[3]
    SLICE_X34Y46         LUT4 (Prop_lut4_I1_O)        0.043     0.097 r  AFE_0/FIFO_TS_TOP/graycounter0_q[3]_i_1__2/O
                         net (fo=1, routed)           0.000     0.097    AFE_0/FIFO_TS_TOP/graycounter0_q_next[3]
    SLICE_X34Y46         FDRE                                         r  AFE_0/FIFO_TS_TOP/graycounter0_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.036    -0.756    AFE_0/FIFO_TS_TOP/sys_clk41_66
    SLICE_X34Y46         FDRE                                         r  AFE_0/FIFO_TS_TOP/graycounter0_q_reg[3]/C
                         clock pessimism              0.657    -0.099    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.107     0.008    AFE_0/FIFO_TS_TOP/graycounter0_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 AFE_0/FIFO_BOT/multiregimpl1_regs0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            AFE_0/FIFO_BOT/multiregimpl1_regs1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             clk_out6_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_1_1 rise@0.000ns - clk_out6_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    -0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.678    -1.836 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.684    -1.152    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        0.757    -0.369    AFE_0/FIFO_BOT/sys_clk41_66
    SLICE_X35Y41         FDRE                                         r  AFE_0/FIFO_BOT/multiregimpl1_regs0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.228 r  AFE_0/FIFO_BOT/multiregimpl1_regs0_reg[8]/Q
                         net (fo=1, routed)           0.055    -0.173    AFE_0/FIFO_BOT/multiregimpl1_regs0[8]
    SLICE_X35Y41         FDRE                                         r  AFE_0/FIFO_BOT/multiregimpl1_regs1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.035    -0.757    AFE_0/FIFO_BOT/sys_clk41_66
    SLICE_X35Y41         FDRE                                         r  AFE_0/FIFO_BOT/multiregimpl1_regs1_reg[8]/C
                         clock pessimism              0.388    -0.369    
    SLICE_X35Y41         FDRE (Hold_fdre_C_D)         0.078    -0.291    AFE_0/FIFO_BOT/multiregimpl1_regs1_reg[8]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 AFE_0/FIFO_BOT/multiregimpl1_regs0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            AFE_0/FIFO_BOT/multiregimpl1_regs1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             clk_out6_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_1_1 rise@0.000ns - clk_out6_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.372ns
    Clock Pessimism Removal (CPR):    -0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.678    -1.836 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.684    -1.152    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        0.754    -0.372    AFE_0/FIFO_BOT/sys_clk41_66
    SLICE_X37Y39         FDRE                                         r  AFE_0/FIFO_BOT/multiregimpl1_regs0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.231 r  AFE_0/FIFO_BOT/multiregimpl1_regs0_reg[9]/Q
                         net (fo=1, routed)           0.055    -0.176    AFE_0/FIFO_BOT/multiregimpl1_regs0[9]
    SLICE_X37Y39         FDRE                                         r  AFE_0/FIFO_BOT/multiregimpl1_regs1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.033    -0.759    AFE_0/FIFO_BOT/sys_clk41_66
    SLICE_X37Y39         FDRE                                         r  AFE_0/FIFO_BOT/multiregimpl1_regs1_reg[9]/C
                         clock pessimism              0.387    -0.372    
    SLICE_X37Y39         FDRE (Hold_fdre_C_D)         0.078    -0.294    AFE_0/FIFO_BOT/multiregimpl1_regs1_reg[9]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 AFE_0/FIFO_BOT/multiregimpl1_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            AFE_0/FIFO_BOT/multiregimpl1_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             clk_out6_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_1_1 rise@0.000ns - clk_out6_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.372ns
    Clock Pessimism Removal (CPR):    -0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.678    -1.836 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.684    -1.152    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        0.754    -0.372    AFE_0/FIFO_BOT/sys_clk41_66
    SLICE_X37Y39         FDRE                                         r  AFE_0/FIFO_BOT/multiregimpl1_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.231 r  AFE_0/FIFO_BOT/multiregimpl1_regs0_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.176    AFE_0/FIFO_BOT/multiregimpl1_regs0[6]
    SLICE_X37Y39         FDRE                                         r  AFE_0/FIFO_BOT/multiregimpl1_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.033    -0.759    AFE_0/FIFO_BOT/sys_clk41_66
    SLICE_X37Y39         FDRE                                         r  AFE_0/FIFO_BOT/multiregimpl1_regs1_reg[6]/C
                         clock pessimism              0.387    -0.372    
    SLICE_X37Y39         FDRE (Hold_fdre_C_D)         0.076    -0.296    AFE_0/FIFO_BOT/multiregimpl1_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 AFE_0/FIFO_BOT/multiregimpl1_regs0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            AFE_0/FIFO_BOT/multiregimpl1_regs1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             clk_out6_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_1_1 rise@0.000ns - clk_out6_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    -0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.678    -1.836 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.684    -1.152    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        0.757    -0.369    AFE_0/FIFO_BOT/sys_clk41_66
    SLICE_X35Y41         FDRE                                         r  AFE_0/FIFO_BOT/multiregimpl1_regs0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.228 r  AFE_0/FIFO_BOT/multiregimpl1_regs0_reg[7]/Q
                         net (fo=1, routed)           0.055    -0.173    AFE_0/FIFO_BOT/multiregimpl1_regs0[7]
    SLICE_X35Y41         FDRE                                         r  AFE_0/FIFO_BOT/multiregimpl1_regs1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.035    -0.757    AFE_0/FIFO_BOT/sys_clk41_66
    SLICE_X35Y41         FDRE                                         r  AFE_0/FIFO_BOT/multiregimpl1_regs1_reg[7]/C
                         clock pessimism              0.388    -0.369    
    SLICE_X35Y41         FDRE (Hold_fdre_C_D)         0.076    -0.293    AFE_0/FIFO_BOT/multiregimpl1_regs1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 AFE_0/FIFO_TS_MID/multiregimpl1_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            AFE_0/FIFO_TS_MID/multiregimpl1_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             clk_out6_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_1_1 rise@0.000ns - clk_out6_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    -0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.678    -1.836 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.684    -1.152    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        0.692    -0.434    AFE_0/FIFO_TS_MID/sys_clk41_66
    SLICE_X15Y58         FDRE                                         r  AFE_0/FIFO_TS_MID/multiregimpl1_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.293 r  AFE_0/FIFO_TS_MID/multiregimpl1_regs0_reg[1]/Q
                         net (fo=1, routed)           0.055    -0.237    AFE_0/FIFO_TS_MID/multiregimpl1_regs0_reg_n_2_[1]
    SLICE_X15Y58         FDRE                                         r  AFE_0/FIFO_TS_MID/multiregimpl1_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        0.968    -0.824    AFE_0/FIFO_TS_MID/sys_clk41_66
    SLICE_X15Y58         FDRE                                         r  AFE_0/FIFO_TS_MID/multiregimpl1_regs1_reg[1]/C
                         clock pessimism              0.390    -0.434    
    SLICE_X15Y58         FDRE (Hold_fdre_C_D)         0.075    -0.359    AFE_0/FIFO_TS_MID/multiregimpl1_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 AFE_0/FIFO_BOT/multiregimpl1_regs0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            AFE_0/FIFO_BOT/multiregimpl1_regs1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             clk_out6_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_1_1 rise@0.000ns - clk_out6_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.369ns
    Clock Pessimism Removal (CPR):    -0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.678    -1.836 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.684    -1.152    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        0.757    -0.369    AFE_0/FIFO_BOT/sys_clk41_66
    SLICE_X35Y41         FDRE                                         r  AFE_0/FIFO_BOT/multiregimpl1_regs0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.228 r  AFE_0/FIFO_BOT/multiregimpl1_regs0_reg[10]/Q
                         net (fo=1, routed)           0.055    -0.173    AFE_0/FIFO_BOT/multiregimpl1_regs0[10]
    SLICE_X35Y41         FDRE                                         r  AFE_0/FIFO_BOT/multiregimpl1_regs1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.035    -0.757    AFE_0/FIFO_BOT/sys_clk41_66
    SLICE_X35Y41         FDRE                                         r  AFE_0/FIFO_BOT/multiregimpl1_regs1_reg[10]/C
                         clock pessimism              0.388    -0.369    
    SLICE_X35Y41         FDRE (Hold_fdre_C_D)         0.075    -0.294    AFE_0/FIFO_BOT/multiregimpl1_regs1_reg[10]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 AFE_0/FIFO_BOT/multiregimpl1_regs0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            AFE_0/FIFO_BOT/multiregimpl1_regs1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             clk_out6_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_1_1 rise@0.000ns - clk_out6_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.372ns
    Clock Pessimism Removal (CPR):    -0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.678    -1.836 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.684    -1.152    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        0.754    -0.372    AFE_0/FIFO_BOT/sys_clk41_66
    SLICE_X37Y39         FDRE                                         r  AFE_0/FIFO_BOT/multiregimpl1_regs0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.141    -0.231 r  AFE_0/FIFO_BOT/multiregimpl1_regs0_reg[11]/Q
                         net (fo=1, routed)           0.055    -0.176    AFE_0/FIFO_BOT/multiregimpl1_regs0[11]
    SLICE_X37Y39         FDRE                                         r  AFE_0/FIFO_BOT/multiregimpl1_regs1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.033    -0.759    AFE_0/FIFO_BOT/sys_clk41_66
    SLICE_X37Y39         FDRE                                         r  AFE_0/FIFO_BOT/multiregimpl1_regs1_reg[11]/C
                         clock pessimism              0.387    -0.372    
    SLICE_X37Y39         FDRE (Hold_fdre_C_D)         0.075    -0.297    AFE_0/FIFO_BOT/multiregimpl1_regs1_reg[11]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 AFE_0/gen_spy_buffers/gen_spy_bit[5].spy_inst/dia_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            AFE_0/gen_spy_buffers/gen_spy_bit[5].spy_inst/genbuffer[1].ramb_inst/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             clk_out6_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_1_1 rise@0.000ns - clk_out6_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.164ns (32.866%)  route 0.335ns (67.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.678    -1.836 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.684    -1.152    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        0.762    -0.364    AFE_0/gen_spy_buffers/gen_spy_bit[5].spy_inst/sys_clk41_66
    SLICE_X22Y40         FDRE                                         r  AFE_0/gen_spy_buffers/gen_spy_bit[5].spy_inst/dia_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.200 r  AFE_0/gen_spy_buffers/gen_spy_bit[5].spy_inst/dia_reg_reg[7]/Q
                         net (fo=1, routed)           0.335     0.135    AFE_0/gen_spy_buffers/gen_spy_bit[5].spy_inst/dia_reg_reg_n_2_[7]
    RAMB18_X0Y16         RAMB18E1                                     r  AFE_0/gen_spy_buffers/gen_spy_bit[5].spy_inst/genbuffer[1].ramb_inst/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.083    -0.708    AFE_0/gen_spy_buffers/gen_spy_bit[5].spy_inst/sys_clk41_66
    RAMB18_X0Y16         RAMB18E1                                     r  AFE_0/gen_spy_buffers/gen_spy_bit[5].spy_inst/genbuffer[1].ramb_inst/CLKARDCLK
                         clock pessimism              0.425    -0.283    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.296     0.013    AFE_0/gen_spy_buffers/gen_spy_bit[5].spy_inst/genbuffer[1].ramb_inst
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                           0.135    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 AFE_0/FIFO_TS_MID/multiregimpl1_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            AFE_0/FIFO_TS_MID/multiregimpl1_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             clk_out6_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_1_1 rise@0.000ns - clk_out6_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.434ns
    Clock Pessimism Removal (CPR):    -0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -2.678    -1.836 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.684    -1.152    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        0.692    -0.434    AFE_0/FIFO_TS_MID/sys_clk41_66
    SLICE_X15Y58         FDRE                                         r  AFE_0/FIFO_TS_MID/multiregimpl1_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.293 r  AFE_0/FIFO_TS_MID/multiregimpl1_regs0_reg[2]/Q
                         net (fo=1, routed)           0.055    -0.237    AFE_0/FIFO_TS_MID/multiregimpl1_regs0_reg_n_2_[2]
    SLICE_X15Y58         FDRE                                         r  AFE_0/FIFO_TS_MID/multiregimpl1_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        0.968    -0.824    AFE_0/FIFO_TS_MID/sys_clk41_66
    SLICE_X15Y58         FDRE                                         r  AFE_0/FIFO_TS_MID/multiregimpl1_regs1_reg[2]/C
                         clock pessimism              0.390    -0.434    
    SLICE_X15Y58         FDRE (Hold_fdre_C_D)         0.071    -0.363    AFE_0/FIFO_TS_MID/multiregimpl1_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out6_clk_wiz_1_1
Waveform(ns):       { 0.000 12.000 }
Period(ns):         24.000
Sources:            { sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         24.000      21.830     RAMB36_X3Y10     AFE_0/FIFO_BOT/storage_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         24.000      21.830     RAMB36_X5Y10     AFE_0/FIFO_BOT/storage_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         24.000      21.830     RAMB36_X1Y8      AFE_0/FIFO_BOT/storage_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         24.000      21.830     RAMB36_X5Y12     AFE_0/FIFO_BOT/storage_reg_0_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         24.000      21.830     RAMB36_X6Y10     AFE_0/FIFO_BOT/storage_reg_0_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         24.000      21.830     RAMB36_X7Y7      AFE_0/FIFO_BOT/storage_reg_0_13/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         24.000      21.830     RAMB36_X2Y3      AFE_0/FIFO_BOT/storage_reg_0_14/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         24.000      21.830     RAMB36_X3Y11     AFE_0/FIFO_BOT/storage_reg_0_15/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         24.000      21.830     RAMB36_X2Y2      AFE_0/FIFO_BOT/storage_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         24.000      21.830     RAMB36_X4Y10     AFE_0/FIFO_BOT/storage_reg_0_3/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT5  n/a            213.360       24.000      189.360    MMCME2_ADV_X1Y1  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854         12.000      11.146     SLICE_X64Y51     AFE_0/TRIG_MANAGER_INST/gendelay_BOT[0].srlc32e_0_inst/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.854         12.000      11.146     SLICE_X64Y51     AFE_0/TRIG_MANAGER_INST/gendelay_BOT[0].srlc32e_0_inst/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854         12.000      11.146     SLICE_X22Y28     AFE_0/TRIG_MANAGER_INST/gendelay_BOT[10].srlc32e_0_inst/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.854         12.000      11.146     SLICE_X22Y28     AFE_0/TRIG_MANAGER_INST/gendelay_BOT[10].srlc32e_0_inst/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854         12.000      11.146     SLICE_X48Y56     AFE_0/TRIG_MANAGER_INST/gendelay_BOT[11].srlc32e_0_inst/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.854         12.000      11.146     SLICE_X48Y56     AFE_0/TRIG_MANAGER_INST/gendelay_BOT[11].srlc32e_0_inst/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854         12.000      11.146     SLICE_X48Y46     AFE_0/TRIG_MANAGER_INST/gendelay_BOT[12].srlc32e_0_inst/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.854         12.000      11.146     SLICE_X48Y46     AFE_0/TRIG_MANAGER_INST/gendelay_BOT[12].srlc32e_0_inst/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.854         12.000      11.146     SLICE_X48Y36     AFE_0/TRIG_MANAGER_INST/gendelay_BOT[13].srlc32e_0_inst/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.854         12.000      11.146     SLICE_X48Y36     AFE_0/TRIG_MANAGER_INST/gendelay_BOT[13].srlc32e_0_inst/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.854         12.000      11.146     SLICE_X64Y51     AFE_0/TRIG_MANAGER_INST/gendelay_BOT[0].srlc32e_0_inst/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854         12.000      11.146     SLICE_X64Y51     AFE_0/TRIG_MANAGER_INST/gendelay_BOT[0].srlc32e_0_inst/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.854         12.000      11.146     SLICE_X22Y28     AFE_0/TRIG_MANAGER_INST/gendelay_BOT[10].srlc32e_0_inst/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854         12.000      11.146     SLICE_X22Y28     AFE_0/TRIG_MANAGER_INST/gendelay_BOT[10].srlc32e_0_inst/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.854         12.000      11.146     SLICE_X48Y56     AFE_0/TRIG_MANAGER_INST/gendelay_BOT[11].srlc32e_0_inst/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854         12.000      11.146     SLICE_X48Y56     AFE_0/TRIG_MANAGER_INST/gendelay_BOT[11].srlc32e_0_inst/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.854         12.000      11.146     SLICE_X48Y46     AFE_0/TRIG_MANAGER_INST/gendelay_BOT[12].srlc32e_0_inst/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854         12.000      11.146     SLICE_X48Y46     AFE_0/TRIG_MANAGER_INST/gendelay_BOT[12].srlc32e_0_inst/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.854         12.000      11.146     SLICE_X48Y36     AFE_0/TRIG_MANAGER_INST/gendelay_BOT[13].srlc32e_0_inst/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.854         12.000      11.146     SLICE_X48Y36     AFE_0/TRIG_MANAGER_INST/gendelay_BOT[13].srlc32e_0_inst/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1_1
  To Clock:  clkfbout_clk_wiz_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y6    sys_timing_endpoint/clock_manager/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        5.749ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.749ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 0.433ns (23.647%)  route 1.398ns (76.353%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.794ns = ( 13.794 - 8.000 ) 
    Source Clock Delay      (SCD):    6.151ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.560     6.151    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X46Y218        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y218        FDRE (Prop_fdre_C_Q)         0.433     6.584 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[1]/Q
                         net (fo=1, routed)           1.398     7.982    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg__0[1]
    SLICE_X45Y217        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     8.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417    10.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.270    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.347 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.447    13.794    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X45Y217        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]/C
                         clock pessimism              0.169    13.963    
                         clock uncertainty           -0.205    13.758    
    SLICE_X45Y217        FDRE (Setup_fdre_C_D)       -0.027    13.731    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[1]
  -------------------------------------------------------------------
                         required time                         13.731    
                         arrival time                          -7.982    
  -------------------------------------------------------------------
                         slack                                  5.749    

Slack (MET) :             5.757ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.815ns  (logic 0.379ns (20.886%)  route 1.436ns (79.114%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.791ns = ( 13.791 - 8.000 ) 
    Source Clock Delay      (SCD):    6.150ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.559     6.150    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X45Y220        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y220        FDRE (Prop_fdre_C_Q)         0.379     6.529 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[0]/Q
                         net (fo=1, routed)           1.436     7.965    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg__0[0]
    SLICE_X44Y220        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     8.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417    10.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.270    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.347 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.444    13.791    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X44Y220        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]/C
                         clock pessimism              0.169    13.960    
                         clock uncertainty           -0.205    13.755    
    SLICE_X44Y220        FDRE (Setup_fdre_C_D)       -0.033    13.722    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[0]
  -------------------------------------------------------------------
                         required time                         13.722    
                         arrival time                          -7.965    
  -------------------------------------------------------------------
                         slack                                  5.757    

Slack (MET) :             5.804ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.729ns  (logic 0.433ns (25.042%)  route 1.296ns (74.958%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.794ns = ( 13.794 - 8.000 ) 
    Source Clock Delay      (SCD):    6.152ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.561     6.152    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X46Y217        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y217        FDRE (Prop_fdre_C_Q)         0.433     6.585 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[15]/Q
                         net (fo=1, routed)           1.296     7.881    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[15]
    SLICE_X45Y217        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     8.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417    10.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.270    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.347 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.447    13.794    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X45Y217        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[15]/C
                         clock pessimism              0.169    13.963    
                         clock uncertainty           -0.205    13.758    
    SLICE_X45Y217        FDRE (Setup_fdre_C_D)       -0.073    13.685    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[15]
  -------------------------------------------------------------------
                         required time                         13.685    
                         arrival time                          -7.881    
  -------------------------------------------------------------------
                         slack                                  5.804    

Slack (MET) :             5.810ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.752ns  (logic 0.379ns (21.635%)  route 1.373ns (78.365%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.793ns = ( 13.793 - 8.000 ) 
    Source Clock Delay      (SCD):    6.151ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.560     6.151    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X47Y218        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y218        FDRE (Prop_fdre_C_Q)         0.379     6.530 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[6]/Q
                         net (fo=1, routed)           1.373     7.903    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[6]
    SLICE_X45Y218        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     8.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417    10.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.270    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.347 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.446    13.793    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X45Y218        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[6]/C
                         clock pessimism              0.169    13.962    
                         clock uncertainty           -0.205    13.757    
    SLICE_X45Y218        FDRE (Setup_fdre_C_D)       -0.044    13.713    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[6]
  -------------------------------------------------------------------
                         required time                         13.713    
                         arrival time                          -7.903    
  -------------------------------------------------------------------
                         slack                                  5.810    

Slack (MET) :             5.818ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.713ns  (logic 0.433ns (25.285%)  route 1.280ns (74.715%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.794ns = ( 13.794 - 8.000 ) 
    Source Clock Delay      (SCD):    6.152ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.561     6.152    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X46Y217        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y217        FDRE (Prop_fdre_C_Q)         0.433     6.585 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[13]/Q
                         net (fo=1, routed)           1.280     7.865    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[13]
    SLICE_X45Y217        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     8.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417    10.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.270    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.347 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.447    13.794    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X45Y217        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]/C
                         clock pessimism              0.169    13.963    
                         clock uncertainty           -0.205    13.758    
    SLICE_X45Y217        FDRE (Setup_fdre_C_D)       -0.075    13.683    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[13]
  -------------------------------------------------------------------
                         required time                         13.683    
                         arrival time                          -7.865    
  -------------------------------------------------------------------
                         slack                                  5.818    

Slack (MET) :             5.818ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.647ns  (logic 0.348ns (21.125%)  route 1.299ns (78.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.791ns = ( 13.791 - 8.000 ) 
    Source Clock Delay      (SCD):    6.150ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.559     6.150    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X45Y220        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y220        FDRE (Prop_fdre_C_Q)         0.348     6.498 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[8]/Q
                         net (fo=1, routed)           1.299     7.798    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[8]
    SLICE_X44Y220        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     8.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417    10.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.270    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.347 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.444    13.791    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X44Y220        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[8]/C
                         clock pessimism              0.169    13.960    
                         clock uncertainty           -0.205    13.755    
    SLICE_X44Y220        FDRE (Setup_fdre_C_D)       -0.139    13.616    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[8]
  -------------------------------------------------------------------
                         required time                         13.616    
                         arrival time                          -7.798    
  -------------------------------------------------------------------
                         slack                                  5.818    

Slack (MET) :             5.824ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.710ns  (logic 0.379ns (22.163%)  route 1.331ns (77.837%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.794ns = ( 13.794 - 8.000 ) 
    Source Clock Delay      (SCD):    6.151ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.560     6.151    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X47Y218        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y218        FDRE (Prop_fdre_C_Q)         0.379     6.530 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[14]/Q
                         net (fo=1, routed)           1.331     7.861    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[14]
    SLICE_X45Y217        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     8.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417    10.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.270    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.347 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.447    13.794    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X45Y217        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[14]/C
                         clock pessimism              0.169    13.963    
                         clock uncertainty           -0.205    13.758    
    SLICE_X45Y217        FDRE (Setup_fdre_C_D)       -0.073    13.685    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[14]
  -------------------------------------------------------------------
                         required time                         13.685    
                         arrival time                          -7.861    
  -------------------------------------------------------------------
                         slack                                  5.824    

Slack (MET) :             5.827ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.735ns  (logic 0.433ns (24.951%)  route 1.302ns (75.049%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.794ns = ( 13.794 - 8.000 ) 
    Source Clock Delay      (SCD):    6.151ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.560     6.151    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X46Y218        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y218        FDRE (Prop_fdre_C_Q)         0.433     6.584 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_reg_reg[1]/Q
                         net (fo=1, routed)           1.302     7.887    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_reg__0[1]
    SLICE_X45Y217        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     8.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417    10.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.270    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.347 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.447    13.794    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X45Y217        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[1]/C
                         clock pessimism              0.169    13.963    
                         clock uncertainty           -0.205    13.758    
    SLICE_X45Y217        FDRE (Setup_fdre_C_D)       -0.044    13.714    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdisperr_double_reg[1]
  -------------------------------------------------------------------
                         required time                         13.714    
                         arrival time                          -7.887    
  -------------------------------------------------------------------
                         slack                                  5.827    

Slack (MET) :             5.831ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.744ns  (logic 0.379ns (21.730%)  route 1.365ns (78.270%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.793ns = ( 13.793 - 8.000 ) 
    Source Clock Delay      (SCD):    6.150ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.559     6.150    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X45Y220        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y220        FDRE (Prop_fdre_C_Q)         0.379     6.529 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[5]/Q
                         net (fo=1, routed)           1.365     7.894    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[5]
    SLICE_X45Y218        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     8.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417    10.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.270    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.347 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.446    13.793    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X45Y218        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]/C
                         clock pessimism              0.169    13.962    
                         clock uncertainty           -0.205    13.757    
    SLICE_X45Y218        FDRE (Setup_fdre_C_D)       -0.032    13.725    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[5]
  -------------------------------------------------------------------
                         required time                         13.725    
                         arrival time                          -7.894    
  -------------------------------------------------------------------
                         slack                                  5.831    

Slack (MET) :             5.855ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        1.747ns  (logic 0.379ns (21.700%)  route 1.368ns (78.300%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.791ns = ( 13.791 - 8.000 ) 
    Source Clock Delay      (SCD):    6.149ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.558     6.149    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X49Y220        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y220        FDRE (Prop_fdre_C_Q)         0.379     6.528 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[0]/Q
                         net (fo=1, routed)           1.368     7.896    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[0]
    SLICE_X44Y220        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     8.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417    10.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.270    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.347 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.444    13.791    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X44Y220        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]/C
                         clock pessimism              0.169    13.960    
                         clock uncertainty           -0.205    13.755    
    SLICE_X44Y220        FDRE (Setup_fdre_C_D)       -0.004    13.751    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[0]
  -------------------------------------------------------------------
                         required time                         13.751    
                         arrival time                          -7.896    
  -------------------------------------------------------------------
                         slack                                  5.855    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.164ns (21.977%)  route 0.582ns (78.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.962ns
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.579     2.330    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X52Y183        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y183        FDRE (Prop_fdre_C_Q)         0.164     2.494 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg_reg[0]/Q
                         net (fo=1, routed)           0.582     3.076    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[0]
    SLICE_X45Y166        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.847     2.962    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X45Y166        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[0]/C
                         clock pessimism             -0.311     2.651    
                         clock uncertainty            0.205     2.856    
    SLICE_X45Y166        FDRE (Hold_fdre_C_D)         0.070     2.926    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.926    
                         arrival time                           3.076    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.164ns (22.039%)  route 0.580ns (77.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.962ns
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.579     2.330    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X52Y183        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y183        FDRE (Prop_fdre_C_Q)         0.164     2.494 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg_reg[1]/Q
                         net (fo=1, routed)           0.580     3.074    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_reg[1]
    SLICE_X45Y166        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.847     2.962    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X45Y166        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[1]/C
                         clock pessimism             -0.311     2.651    
                         clock uncertainty            0.205     2.856    
    SLICE_X45Y166        FDRE (Hold_fdre_C_D)         0.066     2.922    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxclkcorcnt_double_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.922    
                         arrival time                           3.074    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txbuferr_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.164ns (22.691%)  route 0.559ns (77.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.952ns
    Source Clock Delay      (SCD):    2.335ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.584     2.335    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X52Y194        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y194        FDRE (Prop_fdre_C_Q)         0.164     2.499 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txbufstatus_reg_reg[1]/Q
                         net (fo=1, routed)           0.559     3.057    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txbufstatus_reg[1]
    SLICE_X46Y175        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txbuferr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.837     2.952    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X46Y175        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txbuferr_reg/C
                         clock pessimism             -0.311     2.641    
                         clock uncertainty            0.205     2.846    
    SLICE_X46Y175        FDRE (Hold_fdre_C_D)         0.059     2.905    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txbuferr_reg
  -------------------------------------------------------------------
                         required time                         -2.905    
                         arrival time                           3.057    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.141ns (18.528%)  route 0.620ns (81.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.051ns
    Source Clock Delay      (SCD):    2.413ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.662     2.413    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X49Y220        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y220        FDRE (Prop_fdre_C_Q)         0.141     2.554 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg_reg[0]/Q
                         net (fo=1, routed)           0.620     3.174    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_reg__0[0]
    SLICE_X44Y220        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.936     3.051    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X44Y220        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[0]/C
                         clock pessimism             -0.311     2.740    
                         clock uncertainty            0.205     2.945    
    SLICE_X44Y220        FDRE (Hold_fdre_C_D)         0.076     3.021    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxcharisk_double_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.021    
                         arrival time                           3.174    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.164ns (21.435%)  route 0.601ns (78.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.053ns
    Source Clock Delay      (SCD):    2.413ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.662     2.413    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X48Y220        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y220        FDRE (Prop_fdre_C_Q)         0.164     2.577 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg_reg[0]/Q
                         net (fo=1, routed)           0.601     3.178    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_reg__0[0]
    SLICE_X45Y218        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.938     3.053    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X45Y218        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[0]/C
                         clock pessimism             -0.311     2.742    
                         clock uncertainty            0.205     2.947    
    SLICE_X45Y218        FDRE (Hold_fdre_C_D)         0.078     3.025    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxnotintable_double_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.025    
                         arrival time                           3.178    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.141ns (18.522%)  route 0.620ns (81.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.051ns
    Source Clock Delay      (SCD):    2.413ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.662     2.413    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X49Y220        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y220        FDRE (Prop_fdre_C_Q)         0.141     2.554 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg_reg[1]/Q
                         net (fo=1, routed)           0.620     3.174    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_reg__0[1]
    SLICE_X44Y220        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.936     3.051    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X44Y220        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[1]/C
                         clock pessimism             -0.311     2.740    
                         clock uncertainty            0.205     2.945    
    SLICE_X44Y220        FDRE (Hold_fdre_C_D)         0.076     3.021    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxchariscomma_double_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.021    
                         arrival time                           3.174    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.141ns (19.249%)  route 0.592ns (80.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.053ns
    Source Clock Delay      (SCD):    2.415ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.664     2.415    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X47Y218        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y218        FDRE (Prop_fdre_C_Q)         0.141     2.556 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[11]/Q
                         net (fo=1, routed)           0.592     3.148    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[11]
    SLICE_X45Y218        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.938     3.053    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X45Y218        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[11]/C
                         clock pessimism             -0.311     2.742    
                         clock uncertainty            0.205     2.947    
    SLICE_X45Y218        FDRE (Hold_fdre_C_D)         0.047     2.994    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.994    
                         arrival time                           3.148    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.164ns (21.535%)  route 0.598ns (78.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.053ns
    Source Clock Delay      (SCD):    2.415ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.664     2.415    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X46Y218        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y218        FDRE (Prop_fdre_C_Q)         0.164     2.579 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[9]/Q
                         net (fo=1, routed)           0.598     3.177    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[9]
    SLICE_X45Y218        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.938     3.053    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X45Y218        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]/C
                         clock pessimism             -0.311     2.742    
                         clock uncertainty            0.205     2.947    
    SLICE_X45Y218        FDRE (Hold_fdre_C_D)         0.076     3.023    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.023    
                         arrival time                           3.177    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.164ns (21.490%)  route 0.599ns (78.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.054ns
    Source Clock Delay      (SCD):    2.415ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.664     2.415    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X46Y218        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y218        FDRE (Prop_fdre_C_Q)         0.164     2.579 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[7]/Q
                         net (fo=1, routed)           0.599     3.178    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[7]
    SLICE_X45Y217        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.939     3.054    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X45Y217        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[7]/C
                         clock pessimism             -0.311     2.743    
                         clock uncertainty            0.205     2.948    
    SLICE_X45Y217        FDRE (Hold_fdre_C_D)         0.072     3.020    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.020    
                         arrival time                           3.178    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.141ns (19.145%)  route 0.596ns (80.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.053ns
    Source Clock Delay      (SCD):    2.415ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.664     2.415    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X47Y218        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y218        FDRE (Prop_fdre_C_Q)         0.141     2.556 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg_reg[10]/Q
                         net (fo=1, routed)           0.596     3.152    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_reg[10]
    SLICE_X45Y218        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.938     3.053    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X45Y218        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[10]/C
                         clock pessimism             -0.311     2.742    
                         clock uncertainty            0.205     2.947    
    SLICE_X45Y218        FDRE (Hold_fdre_C_D)         0.046     2.993    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/rxdata_double_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.993    
                         arrival time                           3.152    
  -------------------------------------------------------------------
                         slack                                  0.159    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out6_clk_wiz_1_1
  To Clock:  clkout0

Setup :            4  Failing Endpoints,  Worst Slack       -0.557ns,  Total Violation       -0.902ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.322ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.557ns  (required time - arrival time)
  Source:                 AFE_0/FIFO_TOP/wr_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[14]
                            (rising edge-triggered cell FIFO36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clk_out6_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        14.717ns  (logic 0.748ns (5.082%)  route 13.969ns (94.918%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        7.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.050ns = ( 14.050 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.061ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.642    -1.061    AFE_0/FIFO_TOP/sys_clk41_66
    SLICE_X20Y58         FDRE                                         r  AFE_0/FIFO_TOP/wr_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y58         FDRE (Prop_fdre_C_Q)         0.433    -0.628 r  AFE_0/FIFO_TOP/wr_addr_reg[14]/Q
                         net (fo=1, routed)           4.041     3.412    gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_139_0[5]
    SLICE_X20Y58         LUT5 (Prop_lut5_I1_O)        0.105     3.517 r  gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_244/O
                         net (fo=1, routed)           1.870     5.388    gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_244_n_2
    SLICE_X20Y54         LUT6 (Prop_lut6_I5_O)        0.105     5.493 r  gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_139/O
                         net (fo=1, routed)           1.901     7.393    gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_139_n_2
    SLICE_X20Y49         LUT6 (Prop_lut6_I4_O)        0.105     7.498 r  gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_52/O
                         net (fo=1, routed)           6.158    13.656    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/DI[14]
    RAMB36_X0Y4          FIFO36E1                                     r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     8.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417    10.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.270    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.347 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.703    14.050    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X0Y4          FIFO36E1                                     r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
                         clock pessimism              0.000    14.050    
                         clock uncertainty           -0.310    13.740    
    RAMB36_X0Y4          FIFO36E1 (Setup_fifo36e1_WRCLK_DI[14])
                                                     -0.641    13.099    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         13.099    
                         arrival time                         -13.656    
  -------------------------------------------------------------------
                         slack                                 -0.557    

Slack (VIOLATED) :        -0.227ns  (required time - arrival time)
  Source:                 AFE_0/FIFO_BOT/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[0]
                            (rising edge-triggered cell FIFO36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clk_out6_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        14.395ns  (logic 0.694ns (4.821%)  route 13.701ns (95.179%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        7.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.050ns = ( 14.050 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.069ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.634    -1.069    AFE_0/FIFO_BOT/sys_clk41_66
    SLICE_X24Y60         FDRE                                         r  AFE_0/FIFO_BOT/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y60         FDRE (Prop_fdre_C_Q)         0.379    -0.690 r  AFE_0/FIFO_BOT/wr_addr_reg[0]/Q
                         net (fo=1, routed)           4.578     3.888    gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_82[0]
    SLICE_X26Y57         LUT4 (Prop_lut4_I1_O)        0.105     3.993 f  gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_371/O
                         net (fo=1, routed)           1.787     5.781    gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_371_n_2
    SLICE_X20Y57         LUT6 (Prop_lut6_I1_O)        0.105     5.886 f  gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_179/O
                         net (fo=1, routed)           2.186     8.071    gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_179_n_2
    SLICE_X20Y45         LUT6 (Prop_lut6_I3_O)        0.105     8.176 r  gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_66/O
                         net (fo=1, routed)           5.149    13.326    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/DI[0]
    RAMB36_X0Y4          FIFO36E1                                     r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     8.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417    10.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.270    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.347 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.703    14.050    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X0Y4          FIFO36E1                                     r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
                         clock pessimism              0.000    14.050    
                         clock uncertainty           -0.310    13.740    
    RAMB36_X0Y4          FIFO36E1 (Setup_fifo36e1_WRCLK_DI[0])
                                                     -0.641    13.099    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         13.099    
                         arrival time                         -13.326    
  -------------------------------------------------------------------
                         slack                                 -0.227    

Slack (VIOLATED) :        -0.114ns  (required time - arrival time)
  Source:                 AFE_0/FIFO_MID/graycounter0_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            AFE_0/FIFO_MID/multiregimpl0_regs0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clk_out6_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        14.692ns  (logic 0.379ns (2.580%)  route 14.313ns (97.420%))
  Logic Levels:           0  
  Clock Path Skew:        6.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.021ns = ( 14.021 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.915ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.788    -0.915    AFE_0/FIFO_MID/sys_clk41_66
    SLICE_X33Y43         FDRE                                         r  AFE_0/FIFO_MID/graycounter0_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.379    -0.536 r  AFE_0/FIFO_MID/graycounter0_q_reg[10]/Q
                         net (fo=2, routed)          14.313    13.777    AFE_0/FIFO_MID/graycounter0_q_reg_n_2_[10]
    SLICE_X23Y43         FDRE                                         r  AFE_0/FIFO_MID/multiregimpl0_regs0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     8.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417    10.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.270    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.347 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.673    14.021    AFE_0/FIFO_MID/oeiclk_out
    SLICE_X23Y43         FDRE                                         r  AFE_0/FIFO_MID/multiregimpl0_regs0_reg[10]/C
                         clock pessimism              0.000    14.021    
                         clock uncertainty           -0.310    13.710    
    SLICE_X23Y43         FDRE (Setup_fdre_C_D)       -0.047    13.663    AFE_0/FIFO_MID/multiregimpl0_regs0_reg[10]
  -------------------------------------------------------------------
                         required time                         13.663    
                         arrival time                         -13.777    
  -------------------------------------------------------------------
                         slack                                 -0.114    

Slack (VIOLATED) :        -0.005ns  (required time - arrival time)
  Source:                 AFE_0/FIFO_TOP/graycounter0_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            AFE_0/FIFO_TOP/multiregimpl0_regs0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clk_out6_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        14.437ns  (logic 0.379ns (2.625%)  route 14.058ns (97.375%))
  Logic Levels:           0  
  Clock Path Skew:        6.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.869ns = ( 13.868 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.790    -0.913    AFE_0/FIFO_TOP/sys_clk41_66
    SLICE_X26Y39         FDRE                                         r  AFE_0/FIFO_TOP/graycounter0_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y39         FDRE (Prop_fdre_C_Q)         0.379    -0.534 r  AFE_0/FIFO_TOP/graycounter0_q_reg[8]/Q
                         net (fo=2, routed)          14.058    13.524    AFE_0/FIFO_TOP/graycounter0_q_reg_n_2_[8]
    SLICE_X26Y51         FDRE                                         r  AFE_0/FIFO_TOP/multiregimpl0_regs0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     8.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417    10.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.270    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.347 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.521    13.868    AFE_0/FIFO_TOP/oeiclk_out
    SLICE_X26Y51         FDRE                                         r  AFE_0/FIFO_TOP/multiregimpl0_regs0_reg[8]/C
                         clock pessimism              0.000    13.868    
                         clock uncertainty           -0.310    13.558    
    SLICE_X26Y51         FDRE (Setup_fdre_C_D)       -0.039    13.519    AFE_0/FIFO_TOP/multiregimpl0_regs0_reg[8]
  -------------------------------------------------------------------
                         required time                         13.519    
                         arrival time                         -13.524    
  -------------------------------------------------------------------
                         slack                                 -0.005    

Slack (MET) :             0.226ns  (required time - arrival time)
  Source:                 AFE_0/FIFO_BOT/wr_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[10]
                            (rising edge-triggered cell FIFO36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clk_out6_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        13.941ns  (logic 0.694ns (4.978%)  route 13.247ns (95.022%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        7.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.050ns = ( 14.050 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.067ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.636    -1.067    AFE_0/FIFO_BOT/sys_clk41_66
    SLICE_X25Y57         FDRE                                         r  AFE_0/FIFO_BOT/wr_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y57         FDRE (Prop_fdre_C_Q)         0.379    -0.688 r  AFE_0/FIFO_BOT/wr_addr_reg[10]/Q
                         net (fo=1, routed)           4.400     3.712    gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_82[10]
    SLICE_X24Y57         LUT3 (Prop_lut3_I1_O)        0.105     3.817 f  gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_279/O
                         net (fo=1, routed)           1.936     5.753    gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_279_n_2
    SLICE_X22Y57         LUT6 (Prop_lut6_I1_O)        0.105     5.858 f  gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_150/O
                         net (fo=1, routed)           2.030     7.888    gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_150_n_2
    SLICE_X18Y34         LUT6 (Prop_lut6_I3_O)        0.105     7.993 r  gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_56/O
                         net (fo=1, routed)           4.881    12.873    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/DI[10]
    RAMB36_X0Y4          FIFO36E1                                     r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     8.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417    10.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.270    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.347 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.703    14.050    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X0Y4          FIFO36E1                                     r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
                         clock pessimism              0.000    14.050    
                         clock uncertainty           -0.310    13.740    
    RAMB36_X0Y4          FIFO36E1 (Setup_fifo36e1_WRCLK_DI[10])
                                                     -0.641    13.099    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         13.099    
                         arrival time                         -12.873    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.297ns  (required time - arrival time)
  Source:                 AFE_0/FIFO_BOT/wr_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[4]
                            (rising edge-triggered cell FIFO36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clk_out6_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        13.863ns  (logic 0.748ns (5.396%)  route 13.115ns (94.604%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        7.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.050ns = ( 14.050 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.643    -1.060    AFE_0/FIFO_BOT/sys_clk41_66
    SLICE_X20Y57         FDRE                                         r  AFE_0/FIFO_BOT/wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y57         FDRE (Prop_fdre_C_Q)         0.433    -0.627 r  AFE_0/FIFO_BOT/wr_addr_reg[4]/Q
                         net (fo=1, routed)           4.823     4.195    gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_82[4]
    SLICE_X20Y57         LUT5 (Prop_lut5_I3_O)        0.105     4.300 r  gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_336/O
                         net (fo=1, routed)           1.930     6.230    gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_336_n_2
    SLICE_X21Y55         LUT6 (Prop_lut6_I1_O)        0.105     6.335 r  gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_168/O
                         net (fo=1, routed)           1.932     8.267    gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_168_n_2
    SLICE_X21Y39         LUT6 (Prop_lut6_I3_O)        0.105     8.372 r  gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_62_comp/O
                         net (fo=1, routed)           4.431    12.803    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/DI[4]
    RAMB36_X0Y4          FIFO36E1                                     r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     8.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417    10.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.270    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.347 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.703    14.050    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X0Y4          FIFO36E1                                     r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
                         clock pessimism              0.000    14.050    
                         clock uncertainty           -0.310    13.740    
    RAMB36_X0Y4          FIFO36E1 (Setup_fifo36e1_WRCLK_DI[4])
                                                     -0.641    13.099    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         13.099    
                         arrival time                         -12.803    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.304ns  (required time - arrival time)
  Source:                 AFE_0/FIFO_MID/graycounter0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            AFE_0/FIFO_MID/multiregimpl0_regs0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clk_out6_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        14.111ns  (logic 0.348ns (2.466%)  route 13.763ns (97.534%))
  Logic Levels:           0  
  Clock Path Skew:        6.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.017ns = ( 14.017 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.913ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.790    -0.913    AFE_0/FIFO_MID/sys_clk41_66
    SLICE_X29Y42         FDRE                                         r  AFE_0/FIFO_MID/graycounter0_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.348    -0.565 r  AFE_0/FIFO_MID/graycounter0_q_reg[3]/Q
                         net (fo=2, routed)          13.763    13.198    AFE_0/FIFO_MID/graycounter0_q_reg_n_2_[3]
    SLICE_X28Y42         FDRE                                         r  AFE_0/FIFO_MID/multiregimpl0_regs0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     8.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417    10.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.270    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.347 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.669    14.017    AFE_0/FIFO_MID/oeiclk_out
    SLICE_X28Y42         FDRE                                         r  AFE_0/FIFO_MID/multiregimpl0_regs0_reg[3]/C
                         clock pessimism              0.000    14.017    
                         clock uncertainty           -0.310    13.706    
    SLICE_X28Y42         FDRE (Setup_fdre_C_D)       -0.204    13.502    AFE_0/FIFO_MID/multiregimpl0_regs0_reg[3]
  -------------------------------------------------------------------
                         required time                         13.502    
                         arrival time                         -13.198    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 AFE_0/FIFO_TOP/wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[3]
                            (rising edge-triggered cell FIFO36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clk_out6_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        13.794ns  (logic 0.748ns (5.423%)  route 13.046ns (94.577%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        7.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.050ns = ( 14.050 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.061ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.642    -1.061    AFE_0/FIFO_TOP/sys_clk41_66
    SLICE_X20Y59         FDRE                                         r  AFE_0/FIFO_TOP/wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y59         FDRE (Prop_fdre_C_Q)         0.433    -0.628 r  AFE_0/FIFO_TOP/wr_addr_reg[3]/Q
                         net (fo=1, routed)           4.430     3.802    AFE_0/FIFO_MID/Q[2]
    SLICE_X20Y59         LUT6 (Prop_lut6_I1_O)        0.105     3.907 r  AFE_0/FIFO_MID/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_344/O
                         net (fo=1, routed)           2.039     5.946    gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_77
    SLICE_X22Y55         LUT6 (Prop_lut6_I4_O)        0.105     6.051 f  gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_170/O
                         net (fo=1, routed)           2.213     8.263    gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_170_n_2
    SLICE_X8Y47          LUT6 (Prop_lut6_I3_O)        0.105     8.368 r  gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_63/O
                         net (fo=1, routed)           4.365    12.733    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/DI[3]
    RAMB36_X0Y4          FIFO36E1                                     r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     8.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417    10.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.270    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.347 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.703    14.050    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X0Y4          FIFO36E1                                     r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
                         clock pessimism              0.000    14.050    
                         clock uncertainty           -0.310    13.740    
    RAMB36_X0Y4          FIFO36E1 (Setup_fifo36e1_WRCLK_DI[3])
                                                     -0.641    13.099    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         13.099    
                         arrival time                         -12.733    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.467ns  (required time - arrival time)
  Source:                 AFE_0/FIFO_BOT/wr_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[9]
                            (rising edge-triggered cell FIFO36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clk_out6_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        13.692ns  (logic 0.694ns (5.069%)  route 12.998ns (94.931%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        7.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.050ns = ( 14.050 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.059ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.644    -1.059    AFE_0/FIFO_BOT/sys_clk41_66
    SLICE_X21Y55         FDRE                                         r  AFE_0/FIFO_BOT/wr_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y55         FDRE (Prop_fdre_C_Q)         0.379    -0.680 r  AFE_0/FIFO_BOT/wr_addr_reg[9]/Q
                         net (fo=1, routed)           4.720     4.040    gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_82[9]
    SLICE_X21Y55         LUT5 (Prop_lut5_I4_O)        0.105     4.145 f  gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_290/O
                         net (fo=1, routed)           1.671     5.815    gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_290_n_2
    SLICE_X21Y55         LUT6 (Prop_lut6_I1_O)        0.105     5.920 f  gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_153/O
                         net (fo=1, routed)           1.956     7.876    gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_153_n_2
    SLICE_X21Y52         LUT6 (Prop_lut6_I3_O)        0.105     7.981 r  gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_57/O
                         net (fo=1, routed)           4.651    12.632    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/DI[9]
    RAMB36_X0Y4          FIFO36E1                                     r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     8.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417    10.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.270    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.347 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.703    14.050    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X0Y4          FIFO36E1                                     r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
                         clock pessimism              0.000    14.050    
                         clock uncertainty           -0.310    13.740    
    RAMB36_X0Y4          FIFO36E1 (Setup_fifo36e1_WRCLK_DI[9])
                                                     -0.641    13.099    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         13.099    
                         arrival time                         -12.632    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.468ns  (required time - arrival time)
  Source:                 AFE_0/FIFO_MID/graycounter0_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            AFE_0/FIFO_MID/multiregimpl0_regs0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clk_out6_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        14.091ns  (logic 0.379ns (2.690%)  route 13.712ns (97.310%))
  Logic Levels:           0  
  Clock Path Skew:        6.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.018ns = ( 14.018 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.914ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.789    -0.914    AFE_0/FIFO_MID/sys_clk41_66
    SLICE_X33Y45         FDRE                                         r  AFE_0/FIFO_MID/graycounter0_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.379    -0.535 r  AFE_0/FIFO_MID/graycounter0_q_reg[12]/Q
                         net (fo=2, routed)          13.712    13.177    AFE_0/FIFO_MID/graycounter0_q_reg_n_2_[12]
    SLICE_X26Y45         FDRE                                         r  AFE_0/FIFO_MID/multiregimpl0_regs0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     8.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417    10.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.270    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.347 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.670    14.018    AFE_0/FIFO_MID/oeiclk_out
    SLICE_X26Y45         FDRE                                         r  AFE_0/FIFO_MID/multiregimpl0_regs0_reg[12]/C
                         clock pessimism              0.000    14.018    
                         clock uncertainty           -0.310    13.707    
    SLICE_X26Y45         FDRE (Setup_fdre_C_D)       -0.063    13.644    AFE_0/FIFO_MID/multiregimpl0_regs0_reg[12]
  -------------------------------------------------------------------
                         required time                         13.644    
                         arrival time                         -13.177    
  -------------------------------------------------------------------
                         slack                                  0.468    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 AFE_0/FIFO_TOP/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[1]
                            (rising edge-triggered cell FIFO36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out6_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        9.156ns  (logic 0.556ns (6.072%)  route 8.600ns (93.928%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        7.902ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.415ns
    Source Clock Delay      (SCD):    -1.487ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.521    -1.487    AFE_0/FIFO_TOP/sys_clk41_66
    SLICE_X24Y57         FDRE                                         r  AFE_0/FIFO_TOP/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y57         FDRE (Prop_fdre_C_Q)         0.304    -1.183 r  AFE_0/FIFO_TOP/wr_addr_reg[1]/Q
                         net (fo=1, routed)           1.582     0.399    AFE_0/FIFO_MID/Q[1]
    SLICE_X24Y57         LUT6 (Prop_lut6_I1_O)        0.084     0.483 r  AFE_0/FIFO_MID/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_363/O
                         net (fo=1, routed)           1.665     2.149    gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_78
    SLICE_X20Y55         LUT6 (Prop_lut6_I4_O)        0.084     2.233 f  gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_176/O
                         net (fo=1, routed)           2.077     4.309    gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_176_n_2
    SLICE_X8Y34          LUT6 (Prop_lut6_I3_O)        0.084     4.393 r  gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_65/O
                         net (fo=1, routed)           3.276     7.669    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/DI[1]
    RAMB36_X0Y4          FIFO36E1                                     r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.824     6.415    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X0Y4          FIFO36E1                                     r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
                         clock pessimism              0.000     6.415    
                         clock uncertainty            0.310     6.725    
    RAMB36_X0Y4          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[1])
                                                      0.622     7.347    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         -7.347    
                         arrival time                           7.669    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 AFE_0/FIFO_TOP/wr_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[11]
                            (rising edge-triggered cell FIFO36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out6_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        9.163ns  (logic 0.556ns (6.068%)  route 8.607ns (93.932%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        7.903ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.415ns
    Source Clock Delay      (SCD):    -1.488ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.520    -1.488    AFE_0/FIFO_TOP/sys_clk41_66
    SLICE_X24Y58         FDRE                                         r  AFE_0/FIFO_TOP/wr_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y58         FDRE (Prop_fdre_C_Q)         0.304    -1.184 r  AFE_0/FIFO_TOP/wr_addr_reg[11]/Q
                         net (fo=1, routed)           3.269     2.085    gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_139_0[3]
    SLICE_X24Y58         LUT4 (Prop_lut4_I1_O)        0.084     2.169 r  gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_273/O
                         net (fo=1, routed)           1.625     3.793    gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_273_n_2
    SLICE_X26Y56         LUT6 (Prop_lut6_I0_O)        0.084     3.877 r  gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_148/O
                         net (fo=1, routed)           1.901     5.779    gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_148_n_2
    SLICE_X18Y36         LUT6 (Prop_lut6_I4_O)        0.084     5.863 r  gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_55/O
                         net (fo=1, routed)           1.812     7.675    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/DI[11]
    RAMB36_X0Y4          FIFO36E1                                     r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.824     6.415    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X0Y4          FIFO36E1                                     r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
                         clock pessimism              0.000     6.415    
                         clock uncertainty            0.310     6.725    
    RAMB36_X0Y4          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[11])
                                                      0.622     7.347    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         -7.347    
                         arrival time                           7.675    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 AFE_0/FIFO_TS_TOP/graycounter0_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            AFE_0/FIFO_TS_TOP/multiregimpl0_regs0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out6_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.399ns  (logic 0.279ns (3.322%)  route 8.120ns (96.678%))
  Logic Levels:           0  
  Clock Path Skew:        7.578ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.235ns
    Source Clock Delay      (SCD):    -1.343ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.665    -1.343    AFE_0/FIFO_TS_TOP/sys_clk41_66
    SLICE_X34Y46         FDRE                                         r  AFE_0/FIFO_TS_TOP/graycounter0_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.279    -1.064 r  AFE_0/FIFO_TS_TOP/graycounter0_q_reg[3]/Q
                         net (fo=2, routed)           8.120     7.056    AFE_0/FIFO_TS_TOP/graycounter0_q_reg_n_2_[3]
    SLICE_X12Y56         FDRE                                         r  AFE_0/FIFO_TS_TOP/multiregimpl0_regs0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.644     6.235    AFE_0/FIFO_TS_TOP/oeiclk_out
    SLICE_X12Y56         FDRE                                         r  AFE_0/FIFO_TS_TOP/multiregimpl0_regs0_reg[3]/C
                         clock pessimism              0.000     6.235    
                         clock uncertainty            0.310     6.545    
    SLICE_X12Y56         FDRE (Hold_fdre_C_D)         0.083     6.628    AFE_0/FIFO_TS_TOP/multiregimpl0_regs0_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.628    
                         arrival time                           7.056    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.485ns  (arrival time - required time)
  Source:                 AFE_0/FIFO_TOP/wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[5]
                            (rising edge-triggered cell FIFO36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out6_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        9.319ns  (logic 0.556ns (5.966%)  route 8.763ns (94.034%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        7.902ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.415ns
    Source Clock Delay      (SCD):    -1.487ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.521    -1.487    AFE_0/FIFO_TOP/sys_clk41_66
    SLICE_X25Y55         FDRE                                         r  AFE_0/FIFO_TOP/wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y55         FDRE (Prop_fdre_C_Q)         0.304    -1.183 r  AFE_0/FIFO_TOP/wr_addr_reg[5]/Q
                         net (fo=1, routed)           1.599     0.416    AFE_0/FIFO_MID/Q[4]
    SLICE_X25Y55         LUT6 (Prop_lut6_I1_O)        0.084     0.500 r  AFE_0/FIFO_MID/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_328/O
                         net (fo=1, routed)           1.585     2.085    gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_74
    SLICE_X23Y55         LUT6 (Prop_lut6_I4_O)        0.084     2.169 f  gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_165/O
                         net (fo=1, routed)           2.156     4.326    gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_165_n_2
    SLICE_X8Y23          LUT6 (Prop_lut6_I3_O)        0.084     4.410 r  gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_61/O
                         net (fo=1, routed)           3.422     7.832    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/DI[5]
    RAMB36_X0Y4          FIFO36E1                                     r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.824     6.415    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X0Y4          FIFO36E1                                     r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
                         clock pessimism              0.000     6.415    
                         clock uncertainty            0.310     6.725    
    RAMB36_X0Y4          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[5])
                                                      0.622     7.347    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         -7.347    
                         arrival time                           7.832    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 AFE_0/FIFO_BOT/graycounter0_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            AFE_0/FIFO_BOT/multiregimpl0_regs0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out6_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.677ns  (logic 0.304ns (3.504%)  route 8.373ns (96.496%))
  Logic Levels:           0  
  Clock Path Skew:        7.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.373ns
    Source Clock Delay      (SCD):    -1.342ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.666    -1.342    AFE_0/FIFO_BOT/sys_clk41_66
    SLICE_X29Y38         FDRE                                         r  AFE_0/FIFO_BOT/graycounter0_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.304    -1.038 r  AFE_0/FIFO_BOT/graycounter0_q_reg[4]/Q
                         net (fo=2, routed)           8.373     7.335    AFE_0/FIFO_BOT/graycounter0_q_reg_n_2_[4]
    SLICE_X39Y40         FDRE                                         r  AFE_0/FIFO_BOT/multiregimpl0_regs0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.782     6.373    AFE_0/FIFO_BOT/oeiclk_out
    SLICE_X39Y40         FDRE                                         r  AFE_0/FIFO_BOT/multiregimpl0_regs0_reg[4]/C
                         clock pessimism              0.000     6.373    
                         clock uncertainty            0.310     6.684    
    SLICE_X39Y40         FDRE (Hold_fdre_C_D)         0.148     6.832    AFE_0/FIFO_BOT/multiregimpl0_regs0_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.832    
                         arrival time                           7.335    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 AFE_0/FIFO_TOP/wr_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[4]
                            (rising edge-triggered cell FIFO36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out6_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        9.340ns  (logic 0.641ns (6.863%)  route 8.699ns (93.137%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        7.902ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.415ns
    Source Clock Delay      (SCD):    -1.487ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.521    -1.487    AFE_0/FIFO_TOP/sys_clk41_66
    SLICE_X24Y55         FDRE                                         r  AFE_0/FIFO_TOP/wr_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y55         FDRE (Prop_fdre_C_Q)         0.279    -1.208 r  AFE_0/FIFO_TOP/wr_addr_reg[4]/Q
                         net (fo=1, routed)           1.564     0.356    AFE_0/FIFO_MID/Q[3]
    SLICE_X24Y55         LUT6 (Prop_lut6_I1_O)        0.194     0.550 r  AFE_0/FIFO_MID/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_335/O
                         net (fo=1, routed)           1.658     2.208    gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_75
    SLICE_X21Y55         LUT6 (Prop_lut6_I0_O)        0.084     2.292 r  gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_168/O
                         net (fo=1, routed)           1.676     3.968    gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_168_n_2
    SLICE_X21Y39         LUT6 (Prop_lut6_I3_O)        0.084     4.052 r  gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_62_comp/O
                         net (fo=1, routed)           3.802     7.853    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/DI[4]
    RAMB36_X0Y4          FIFO36E1                                     r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.824     6.415    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X0Y4          FIFO36E1                                     r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
                         clock pessimism              0.000     6.415    
                         clock uncertainty            0.310     6.725    
    RAMB36_X0Y4          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[4])
                                                      0.622     7.347    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         -7.347    
                         arrival time                           7.853    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 AFE_0/FIFO_MID/wr_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[7]
                            (rising edge-triggered cell FIFO36E1 clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out6_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        9.373ns  (logic 0.556ns (5.932%)  route 8.817ns (94.068%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        7.903ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.415ns
    Source Clock Delay      (SCD):    -1.488ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.520    -1.488    AFE_0/FIFO_MID/sys_clk41_66
    SLICE_X25Y58         FDRE                                         r  AFE_0/FIFO_MID/wr_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y58         FDRE (Prop_fdre_C_Q)         0.304    -1.184 r  AFE_0/FIFO_MID/wr_addr_reg[7]/Q
                         net (fo=1, routed)           3.462     2.278    gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_139_1[1]
    SLICE_X24Y58         LUT4 (Prop_lut4_I3_O)        0.084     2.362 r  gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_311/O
                         net (fo=1, routed)           1.724     4.086    gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_311_n_2
    SLICE_X24Y48         LUT6 (Prop_lut6_I0_O)        0.084     4.170 r  gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_160/O
                         net (fo=1, routed)           1.601     5.771    gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_160_n_2
    SLICE_X24Y48         LUT6 (Prop_lut6_I4_O)        0.084     5.855 r  gen_eth_mux/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_59/O
                         net (fo=1, routed)           2.030     7.885    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/DI[7]
    RAMB36_X0Y4          FIFO36E1                                     r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/DI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.824     6.415    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X0Y4          FIFO36E1                                     r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
                         clock pessimism              0.000     6.415    
                         clock uncertainty            0.310     6.725    
    RAMB36_X0Y4          FIFO36E1 (Hold_fifo36e1_WRCLK_DI[7])
                                                      0.622     7.347    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         -7.347    
                         arrival time                           7.885    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 AFE_0/FIFO_TS_TOP/graycounter0_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            AFE_0/FIFO_TS_TOP/multiregimpl0_regs0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out6_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.782ns  (logic 0.304ns (3.462%)  route 8.478ns (96.538%))
  Logic Levels:           0  
  Clock Path Skew:        7.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.236ns
    Source Clock Delay      (SCD):    -1.488ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.520    -1.488    AFE_0/FIFO_TS_TOP/sys_clk41_66
    SLICE_X30Y52         FDRE                                         r  AFE_0/FIFO_TS_TOP/graycounter0_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.304    -1.184 r  AFE_0/FIFO_TS_TOP/graycounter0_q_reg[7]/Q
                         net (fo=2, routed)           8.478     7.294    AFE_0/FIFO_TS_TOP/p_1_in
    SLICE_X13Y54         FDRE                                         r  AFE_0/FIFO_TS_TOP/multiregimpl0_regs0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.645     6.236    AFE_0/FIFO_TS_TOP/oeiclk_out
    SLICE_X13Y54         FDRE                                         r  AFE_0/FIFO_TS_TOP/multiregimpl0_regs0_reg[7]/C
                         clock pessimism              0.000     6.236    
                         clock uncertainty            0.310     6.546    
    SLICE_X13Y54         FDRE (Hold_fdre_C_D)         0.162     6.708    AFE_0/FIFO_TS_TOP/multiregimpl0_regs0_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.708    
                         arrival time                           7.294    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.587ns  (arrival time - required time)
  Source:                 AFE_0/FIFO_BOT/graycounter0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            AFE_0/FIFO_BOT/multiregimpl0_regs0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out6_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.754ns  (logic 0.304ns (3.473%)  route 8.450ns (96.527%))
  Logic Levels:           0  
  Clock Path Skew:        7.717ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.377ns
    Source Clock Delay      (SCD):    -1.340ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.668    -1.340    AFE_0/FIFO_BOT/sys_clk41_66
    SLICE_X31Y41         FDRE                                         r  AFE_0/FIFO_BOT/graycounter0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.304    -1.036 r  AFE_0/FIFO_BOT/graycounter0_q_reg[2]/Q
                         net (fo=2, routed)           8.450     7.414    AFE_0/FIFO_BOT/graycounter0_q_reg_n_2_[2]
    SLICE_X33Y39         FDRE                                         r  AFE_0/FIFO_BOT/multiregimpl0_regs0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.786     6.377    AFE_0/FIFO_BOT/oeiclk_out
    SLICE_X33Y39         FDRE                                         r  AFE_0/FIFO_BOT/multiregimpl0_regs0_reg[2]/C
                         clock pessimism              0.000     6.377    
                         clock uncertainty            0.310     6.688    
    SLICE_X33Y39         FDRE (Hold_fdre_C_D)         0.139     6.827    AFE_0/FIFO_BOT/multiregimpl0_regs0_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.827    
                         arrival time                           7.414    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.597ns  (arrival time - required time)
  Source:                 AFE_0/FIFO_TS_BOT/graycounter0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Destination:            AFE_0/FIFO_TS_BOT/multiregimpl0_regs0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clk_out6_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        8.582ns  (logic 0.279ns (3.251%)  route 8.303ns (96.749%))
  Logic Levels:           0  
  Clock Path Skew:        7.581ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.238ns
    Source Clock Delay      (SCD):    -1.343ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.665    -1.343    AFE_0/FIFO_TS_BOT/sys_clk41_66
    SLICE_X33Y45         FDRE                                         r  AFE_0/FIFO_TS_BOT/graycounter0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.279    -1.064 r  AFE_0/FIFO_TS_BOT/graycounter0_q_reg[1]/Q
                         net (fo=2, routed)           8.303     7.239    AFE_0/FIFO_TS_BOT/graycounter0_q_reg_n_2_[1]
    SLICE_X10Y50         FDRE                                         r  AFE_0/FIFO_TS_BOT/multiregimpl0_regs0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.647     6.238    AFE_0/FIFO_TS_BOT/oeiclk_out
    SLICE_X10Y50         FDRE                                         r  AFE_0/FIFO_TS_BOT/multiregimpl0_regs0_reg[1]/C
                         clock pessimism              0.000     6.238    
                         clock uncertainty            0.310     6.548    
    SLICE_X10Y50         FDRE (Hold_fdre_C_D)         0.093     6.641    AFE_0/FIFO_TS_BOT/multiregimpl0_regs0_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.641    
                         arrival time                           7.239    
  -------------------------------------------------------------------
                         slack                                  0.597    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        1.295ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.295ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXPCOMMAALIGNEN
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        5.763ns  (logic 0.348ns (6.039%)  route 5.415ns (93.961%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.013ns = ( 22.013 - 16.000 ) 
    Source Clock Delay      (SCD):    6.210ns = ( 14.210 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     8.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     9.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     9.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520    10.875    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    12.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    12.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.619    14.210    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/userclk2
    SLICE_X39Y81         FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDPE (Prop_fdpe_C_Q)         0.348    14.558 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/Q
                         net (fo=2, routed)           5.415    19.973    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/reset_out
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXPCOMMAALIGNEN
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000    16.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    17.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    17.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417    18.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    20.270    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    20.347 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.666    22.013    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txn_0
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                         clock pessimism              0.169    22.182    
                         clock uncertainty           -0.205    21.977    
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Setup_gtpe2_channel_RXUSRCLK2_RXPCOMMAALIGNEN)
                                                     -0.709    21.268    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         21.268    
                         arrival time                         -19.973    
  -------------------------------------------------------------------
                         slack                                  1.295    

Slack (MET) :             1.438ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXMCOMMAALIGNEN
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        5.620ns  (logic 0.348ns (6.192%)  route 5.272ns (93.808%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.013ns = ( 22.013 - 16.000 ) 
    Source Clock Delay      (SCD):    6.210ns = ( 14.210 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     8.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     9.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     9.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520    10.875    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    12.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    12.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.619    14.210    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/userclk2
    SLICE_X39Y81         FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y81         FDPE (Prop_fdpe_C_Q)         0.348    14.558 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync6/Q
                         net (fo=2, routed)           5.272    19.830    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/reset_out
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXMCOMMAALIGNEN
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000    16.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    17.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    17.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417    18.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    20.270    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    20.347 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.666    22.013    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txn_0
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                         clock pessimism              0.169    22.182    
                         clock uncertainty           -0.205    21.977    
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Setup_gtpe2_channel_RXUSRCLK2_RXMCOMMAALIGNEN)
                                                     -0.709    21.268    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i
  -------------------------------------------------------------------
                         required time                         21.268    
                         arrival time                         -19.830    
  -------------------------------------------------------------------
                         slack                                  1.438    

Slack (MET) :             5.705ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        2.025ns  (logic 0.379ns (18.721%)  route 1.646ns (81.279%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.800ns = ( 21.800 - 16.000 ) 
    Source Clock Delay      (SCD):    5.987ns = ( 13.987 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     8.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     9.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     9.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520    10.875    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    12.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    12.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.396    13.987    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X51Y190        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y190        FDRE (Prop_fdre_C_Q)         0.379    14.366 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[0]/Q
                         net (fo=1, routed)           1.646    16.012    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double[0]
    SLICE_X51Y203        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000    16.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    17.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    17.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417    18.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    20.270    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    20.347 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.453    21.800    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X51Y203        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]/C
                         clock pessimism              0.169    21.969    
                         clock uncertainty           -0.205    21.764    
    SLICE_X51Y203        FDRE (Setup_fdre_C_D)       -0.047    21.717    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[0]
  -------------------------------------------------------------------
                         required time                         21.717    
                         arrival time                         -16.012    
  -------------------------------------------------------------------
                         slack                                  5.705    

Slack (MET) :             5.709ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        2.009ns  (logic 0.379ns (18.864%)  route 1.630ns (81.136%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.800ns = ( 21.800 - 16.000 ) 
    Source Clock Delay      (SCD):    5.987ns = ( 13.987 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     8.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     9.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     9.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520    10.875    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    12.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    12.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.396    13.987    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X50Y190        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y190        FDRE (Prop_fdre_C_Q)         0.379    14.366 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[5]/Q
                         net (fo=1, routed)           1.630    15.997    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double[5]
    SLICE_X50Y203        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000    16.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    17.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    17.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417    18.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    20.270    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    20.347 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.453    21.800    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X50Y203        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]/C
                         clock pessimism              0.169    21.969    
                         clock uncertainty           -0.205    21.764    
    SLICE_X50Y203        FDRE (Setup_fdre_C_D)       -0.059    21.705    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[5]
  -------------------------------------------------------------------
                         required time                         21.705    
                         arrival time                         -15.997    
  -------------------------------------------------------------------
                         slack                                  5.709    

Slack (MET) :             5.730ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        2.005ns  (logic 0.379ns (18.905%)  route 1.626ns (81.095%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.800ns = ( 21.800 - 16.000 ) 
    Source Clock Delay      (SCD):    5.987ns = ( 13.987 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     8.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     9.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     9.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520    10.875    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    12.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    12.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.396    13.987    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X49Y191        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y191        FDRE (Prop_fdre_C_Q)         0.379    14.366 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[6]/Q
                         net (fo=1, routed)           1.626    15.992    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double[6]
    SLICE_X50Y203        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000    16.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    17.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    17.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417    18.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    20.270    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    20.347 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.453    21.800    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X50Y203        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]/C
                         clock pessimism              0.169    21.969    
                         clock uncertainty           -0.205    21.764    
    SLICE_X50Y203        FDRE (Setup_fdre_C_D)       -0.042    21.722    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[6]
  -------------------------------------------------------------------
                         required time                         21.722    
                         arrival time                         -15.992    
  -------------------------------------------------------------------
                         slack                                  5.730    

Slack (MET) :             5.763ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.778ns  (logic 0.379ns (21.317%)  route 1.399ns (78.683%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.794ns = ( 21.794 - 16.000 ) 
    Source Clock Delay      (SCD):    6.158ns = ( 14.158 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     8.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     9.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     9.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520    10.875    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    12.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    12.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.567    14.158    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X47Y211        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y211        FDRE (Prop_fdre_C_Q)         0.379    14.537 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[9]/Q
                         net (fo=1, routed)           1.399    15.936    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double[9]
    SLICE_X47Y216        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000    16.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    17.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    17.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417    18.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    20.270    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    20.347 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.447    21.794    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X47Y216        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]/C
                         clock pessimism              0.169    21.963    
                         clock uncertainty           -0.205    21.758    
    SLICE_X47Y216        FDRE (Setup_fdre_C_D)       -0.059    21.699    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[9]
  -------------------------------------------------------------------
                         required time                         21.699    
                         arrival time                         -15.936    
  -------------------------------------------------------------------
                         slack                                  5.763    

Slack (MET) :             5.765ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.964ns  (logic 0.379ns (19.295%)  route 1.585ns (80.705%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.800ns = ( 21.800 - 16.000 ) 
    Source Clock Delay      (SCD):    5.987ns = ( 13.987 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     8.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     9.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     9.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520    10.875    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    12.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    12.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.396    13.987    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X49Y191        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y191        FDRE (Prop_fdre_C_Q)         0.379    14.366 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[4]/Q
                         net (fo=1, routed)           1.585    15.952    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double[4]
    SLICE_X50Y203        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000    16.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    17.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    17.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417    18.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    20.270    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    20.347 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.453    21.800    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X50Y203        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]/C
                         clock pessimism              0.169    21.969    
                         clock uncertainty           -0.205    21.764    
    SLICE_X50Y203        FDRE (Setup_fdre_C_D)       -0.047    21.717    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[4]
  -------------------------------------------------------------------
                         required time                         21.717    
                         arrival time                         -15.952    
  -------------------------------------------------------------------
                         slack                                  5.765    

Slack (MET) :             5.776ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.777ns  (logic 0.379ns (21.333%)  route 1.398ns (78.667%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.794ns = ( 21.794 - 16.000 ) 
    Source Clock Delay      (SCD):    6.158ns = ( 14.158 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     8.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     9.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     9.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520    10.875    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    12.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    12.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.567    14.158    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X47Y211        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y211        FDRE (Prop_fdre_C_Q)         0.379    14.537 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[11]/Q
                         net (fo=1, routed)           1.398    15.935    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double[11]
    SLICE_X47Y216        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000    16.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    17.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    17.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417    18.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    20.270    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    20.347 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.447    21.794    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X47Y216        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]/C
                         clock pessimism              0.169    21.963    
                         clock uncertainty           -0.205    21.758    
    SLICE_X47Y216        FDRE (Setup_fdre_C_D)       -0.047    21.711    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[11]
  -------------------------------------------------------------------
                         required time                         21.711    
                         arrival time                         -15.935    
  -------------------------------------------------------------------
                         slack                                  5.776    

Slack (MET) :             5.826ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.909ns  (logic 0.379ns (19.858%)  route 1.530ns (80.142%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.800ns = ( 21.800 - 16.000 ) 
    Source Clock Delay      (SCD):    5.987ns = ( 13.987 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     8.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     9.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     9.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520    10.875    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    12.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    12.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.396    13.987    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X51Y190        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y190        FDRE (Prop_fdre_C_Q)         0.379    14.366 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[0]/Q
                         net (fo=1, routed)           1.530    15.896    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double[0]
    SLICE_X51Y203        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000    16.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    17.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    17.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417    18.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    20.270    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    20.347 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.453    21.800    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X51Y203        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]/C
                         clock pessimism              0.169    21.969    
                         clock uncertainty           -0.205    21.764    
    SLICE_X51Y203        FDRE (Setup_fdre_C_D)       -0.042    21.722    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[0]
  -------------------------------------------------------------------
                         required time                         21.722    
                         arrival time                         -15.896    
  -------------------------------------------------------------------
                         slack                                  5.826    

Slack (MET) :             5.836ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.902ns  (logic 0.379ns (19.926%)  route 1.523ns (80.074%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.800ns = ( 21.800 - 16.000 ) 
    Source Clock Delay      (SCD):    5.987ns = ( 13.987 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     8.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     9.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     9.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520    10.875    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    12.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    12.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.396    13.987    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X50Y190        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y190        FDRE (Prop_fdre_C_Q)         0.379    14.366 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[3]/Q
                         net (fo=1, routed)           1.523    15.890    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double[3]
    SLICE_X51Y203        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000    16.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216    17.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    17.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417    18.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    18.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488    20.270    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    20.347 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.453    21.800    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X51Y203        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]/C
                         clock pessimism              0.169    21.969    
                         clock uncertainty           -0.205    21.764    
    SLICE_X51Y203        FDRE (Setup_fdre_C_D)       -0.039    21.725    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[3]
  -------------------------------------------------------------------
                         required time                         21.725    
                         arrival time                         -15.890    
  -------------------------------------------------------------------
                         slack                                  5.836    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.141ns (16.754%)  route 0.701ns (83.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.061ns
    Source Clock Delay      (SCD):    2.334ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.583     2.334    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X50Y190        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y190        FDRE (Prop_fdre_C_Q)         0.141     2.475 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[2]/Q
                         net (fo=1, routed)           0.701     3.175    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double[2]
    SLICE_X50Y205        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.946     3.061    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X50Y205        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]/C
                         clock pessimism             -0.311     2.750    
                         clock uncertainty            0.205     2.955    
    SLICE_X50Y205        FDRE (Hold_fdre_C_D)         0.070     3.025    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.025    
                         arrival time                           3.175    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.164ns (22.326%)  route 0.571ns (77.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.057ns
    Source Clock Delay      (SCD):    2.420ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.669     2.420    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X48Y211        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y211        FDRE (Prop_fdre_C_Q)         0.164     2.584 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[14]/Q
                         net (fo=1, routed)           0.571     3.155    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double[14]
    SLICE_X48Y212        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.942     3.057    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X48Y212        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]/C
                         clock pessimism             -0.311     2.746    
                         clock uncertainty            0.205     2.951    
    SLICE_X48Y212        FDRE (Hold_fdre_C_D)         0.052     3.003    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.003    
                         arrival time                           3.155    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.164ns (22.182%)  route 0.575ns (77.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.054ns
    Source Clock Delay      (SCD):    2.420ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.669     2.420    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X46Y211        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y211        FDRE (Prop_fdre_C_Q)         0.164     2.584 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double_reg[1]/Q
                         net (fo=1, routed)           0.575     3.159    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_double[1]
    SLICE_X46Y216        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.939     3.054    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X46Y216        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]/C
                         clock pessimism             -0.311     2.743    
                         clock uncertainty            0.205     2.948    
    SLICE_X46Y216        FDRE (Hold_fdre_C_D)         0.059     3.007    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txcharisk_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.007    
                         arrival time                           3.159    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.141ns (16.643%)  route 0.706ns (83.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.061ns
    Source Clock Delay      (SCD):    2.334ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.583     2.334    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X49Y191        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y191        FDRE (Prop_fdre_C_Q)         0.141     2.475 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[7]/Q
                         net (fo=1, routed)           0.706     3.181    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double[7]
    SLICE_X50Y203        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.946     3.061    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X50Y203        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]/C
                         clock pessimism             -0.311     2.750    
                         clock uncertainty            0.205     2.955    
    SLICE_X50Y203        FDRE (Hold_fdre_C_D)         0.072     3.027    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.027    
                         arrival time                           3.181    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.141ns (18.525%)  route 0.620ns (81.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.057ns
    Source Clock Delay      (SCD):    2.420ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.669     2.420    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X49Y211        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y211        FDRE (Prop_fdre_C_Q)         0.141     2.561 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[1]/Q
                         net (fo=1, routed)           0.620     3.181    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double[1]
    SLICE_X49Y212        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.942     3.057    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X49Y212        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]/C
                         clock pessimism             -0.311     2.746    
                         clock uncertainty            0.205     2.951    
    SLICE_X49Y212        FDRE (Hold_fdre_C_D)         0.070     3.021    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.021    
                         arrival time                           3.181    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.164ns (21.656%)  route 0.593ns (78.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.057ns
    Source Clock Delay      (SCD):    2.420ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.669     2.420    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X48Y211        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y211        FDRE (Prop_fdre_C_Q)         0.164     2.584 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[15]/Q
                         net (fo=1, routed)           0.593     3.177    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double[15]
    SLICE_X48Y212        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.942     3.057    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X48Y212        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]/C
                         clock pessimism             -0.311     2.746    
                         clock uncertainty            0.205     2.951    
    SLICE_X48Y212        FDRE (Hold_fdre_C_D)         0.063     3.014    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.014    
                         arrival time                           3.177    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.141ns (16.523%)  route 0.712ns (83.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.061ns
    Source Clock Delay      (SCD):    2.334ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.583     2.334    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X50Y190        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y190        FDRE (Prop_fdre_C_Q)         0.141     2.475 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[1]/Q
                         net (fo=1, routed)           0.712     3.187    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double[1]
    SLICE_X50Y205        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.946     3.061    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X50Y205        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]/C
                         clock pessimism             -0.311     2.750    
                         clock uncertainty            0.205     2.955    
    SLICE_X50Y205        FDRE (Hold_fdre_C_D)         0.066     3.021    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.021    
                         arrival time                           3.187    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.854ns  (logic 0.141ns (16.510%)  route 0.713ns (83.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.061ns
    Source Clock Delay      (SCD):    2.334ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.583     2.334    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X51Y190        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y190        FDRE (Prop_fdre_C_Q)         0.141     2.475 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double_reg[0]/Q
                         net (fo=1, routed)           0.713     3.188    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_double[0]
    SLICE_X51Y203        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.946     3.061    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X51Y203        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]/C
                         clock pessimism             -0.311     2.750    
                         clock uncertainty            0.205     2.955    
    SLICE_X51Y203        FDRE (Hold_fdre_C_D)         0.066     3.021    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispval_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.021    
                         arrival time                           3.188    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.141ns (18.325%)  route 0.628ns (81.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.058ns
    Source Clock Delay      (SCD):    2.421ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.670     2.421    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X45Y211        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y211        FDRE (Prop_fdre_C_Q)         0.141     2.562 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double_reg[1]/Q
                         net (fo=1, routed)           0.628     3.191    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_double[1]
    SLICE_X45Y212        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.943     3.058    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X45Y212        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]/C
                         clock pessimism             -0.311     2.747    
                         clock uncertainty            0.205     2.952    
    SLICE_X45Y212        FDRE (Hold_fdre_C_D)         0.070     3.022    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txchardispmode_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.022    
                         arrival time                           3.191    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.164ns (21.842%)  route 0.587ns (78.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.054ns
    Source Clock Delay      (SCD):    2.420ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.669     2.420    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/userclk2
    SLICE_X46Y211        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y211        FDRE (Prop_fdre_C_Q)         0.164     2.584 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double_reg[10]/Q
                         net (fo=1, routed)           0.587     3.171    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_double[10]
    SLICE_X46Y216        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.939     3.054    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/data_sync_reg1
    SLICE_X46Y216        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]/C
                         clock pessimism             -0.311     2.743    
                         clock uncertainty            0.205     2.948    
    SLICE_X46Y216        FDRE (Hold_fdre_C_D)         0.052     3.000    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/txdata_int_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.000    
                         arrival time                           3.171    
  -------------------------------------------------------------------
                         slack                                  0.171    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clk_out1_clk_wiz_1_1

Setup :            2  Failing Endpoints,  Worst Slack       -7.689ns,  Total Violation      -15.274ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.138ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.689ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_DV_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            leds_controller_inst/led0_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_out1_clk_wiz_1_1 rise@25.000ns - clkout0 rise@24.000ns)
  Data Path Delay:        0.716ns  (logic 0.484ns (67.566%)  route 0.232ns (32.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 23.500 - 25.000 ) 
    Source Clock Delay      (SCD):    6.214ns = ( 30.214 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   24.000    24.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000    24.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274    25.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    25.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520    26.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    26.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    28.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    28.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.623    30.214    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X38Y64         FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_DV_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDRE (Prop_fdre_C_Q)         0.379    30.593 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_DV_reg/Q
                         net (fo=11, routed)          0.232    30.826    leds_controller_inst/gmii_rx_dv
    SLICE_X39Y64         LUT3 (Prop_lut3_I2_O)        0.105    30.931 r  leds_controller_inst/led0_reg[4]_i_2/O
                         net (fo=1, routed)           0.000    30.931    leds_controller_inst/led0_reg[4]_i_2_n_2
    SLICE_X39Y64         FDRE                                         r  leds_controller_inst/led0_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     25.000    25.000 r  
    AA4                                               0.000    25.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    25.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    25.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    20.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    21.915    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    21.992 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.508    23.500    leds_controller_inst/sys_clk200
    SLICE_X39Y64         FDRE                                         r  leds_controller_inst/led0_reg_reg[4]/C
                         clock pessimism              0.000    23.500    
                         clock uncertainty           -0.290    23.210    
    SLICE_X39Y64         FDRE (Setup_fdre_C_D)        0.032    23.242    leds_controller_inst/led0_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         23.242    
                         arrival time                         -30.931    
  -------------------------------------------------------------------
                         slack                                 -7.689    

Slack (VIOLATED) :        -7.585ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/STATUS_VECTOR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            leds_controller_inst/led0_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_out1_clk_wiz_1_1 rise@25.000ns - clkout0 rise@24.000ns)
  Data Path Delay:        0.614ns  (logic 0.484ns (78.838%)  route 0.130ns (21.162%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -7.713ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 23.504 - 25.000 ) 
    Source Clock Delay      (SCD):    6.217ns = ( 30.217 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   24.000    24.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000    24.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274    25.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    25.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520    26.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    26.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    28.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    28.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.626    30.217    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X34Y66         FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/STATUS_VECTOR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y66         FDRE (Prop_fdre_C_Q)         0.379    30.596 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/STATUS_VECTOR_reg[0]/Q
                         net (fo=2, routed)           0.130    30.726    leds_controller_inst/led0_reg_reg[3]_0[0]
    SLICE_X35Y66         LUT2 (Prop_lut2_I1_O)        0.105    30.831 r  leds_controller_inst/led0_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    30.831    leds_controller_inst/led0_reg[2]_i_1_n_2
    SLICE_X35Y66         FDRE                                         r  leds_controller_inst/led0_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                     25.000    25.000 r  
    AA4                                               0.000    25.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    25.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    25.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    26.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    20.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    21.915    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    21.992 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.512    23.504    leds_controller_inst/sys_clk200
    SLICE_X35Y66         FDRE                                         r  leds_controller_inst/led0_reg_reg[2]/C
                         clock pessimism              0.000    23.504    
                         clock uncertainty           -0.290    23.214    
    SLICE_X35Y66         FDRE (Setup_fdre_C_D)        0.032    23.246    leds_controller_inst/led0_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         23.246    
                         arrival time                         -30.831    
  -------------------------------------------------------------------
                         slack                                 -7.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.138ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/STATUS_VECTOR_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            leds_controller_inst/led0_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.835%)  route 0.066ns (26.165%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -3.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    2.431ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.680     2.431    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X34Y66         FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/STATUS_VECTOR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y66         FDRE (Prop_fdre_C_Q)         0.141     2.572 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/STATUS_VECTOR_reg[0]/Q
                         net (fo=2, routed)           0.066     2.638    leds_controller_inst/led0_reg_reg[3]_0[0]
    SLICE_X35Y66         LUT2 (Prop_lut2_I1_O)        0.045     2.683 r  leds_controller_inst/led0_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.683    leds_controller_inst/led0_reg[2]_i_1_n_2
    SLICE_X35Y66         FDRE                                         r  leds_controller_inst/led0_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.954    -0.838    leds_controller_inst/sys_clk200
    SLICE_X35Y66         FDRE                                         r  leds_controller_inst/led0_reg_reg[2]/C
                         clock pessimism              0.000    -0.838    
                         clock uncertainty            0.290    -0.547    
    SLICE_X35Y66         FDRE (Hold_fdre_C_D)         0.092    -0.455    leds_controller_inst/led0_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           2.683    
  -------------------------------------------------------------------
                         slack                                  3.138    

Slack (MET) :             3.180ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_DV_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            leds_controller_inst/led0_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.193%)  route 0.108ns (36.807%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    2.429ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.678     2.429    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/userclk2
    SLICE_X38Y64         FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_DV_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDRE (Prop_fdre_C_Q)         0.141     2.570 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.RECEIVER_TXOUTCLK/RX_DV_reg/Q
                         net (fo=11, routed)          0.108     2.679    leds_controller_inst/gmii_rx_dv
    SLICE_X39Y64         LUT3 (Prop_lut3_I2_O)        0.045     2.724 r  leds_controller_inst/led0_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     2.724    leds_controller_inst/led0_reg[4]_i_2_n_2
    SLICE_X39Y64         FDRE                                         r  leds_controller_inst/led0_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.953    -0.839    leds_controller_inst/sys_clk200
    SLICE_X39Y64         FDRE                                         r  leds_controller_inst/led0_reg_reg[4]/C
                         clock pessimism              0.000    -0.839    
                         clock uncertainty            0.290    -0.548    
    SLICE_X39Y64         FDRE (Hold_fdre_C_D)         0.092    -0.456    leds_controller_inst/led0_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                           2.724    
  -------------------------------------------------------------------
                         slack                                  3.180    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clk_out2_clk_wiz_1_1

Setup :           12  Failing Endpoints,  Worst Slack       -3.772ns,  Total Violation      -12.050ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.121ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.772ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AFE_0/fe_inst/reset_mclk_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_1_1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        3.716ns  (logic 0.799ns (21.500%)  route 2.917ns (78.500%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -7.727ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 14.657 - 16.000 ) 
    Source Clock Delay      (SCD):    6.384ns = ( 14.384 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     8.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     9.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     9.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520    10.875    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    12.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    12.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.793    14.384    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/userclk2_out
    SLICE_X26Y47         FDRE                                         r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47         FDRE (Prop_fdre_C_Q)         0.379    14.763 f  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/Q
                         net (fo=2, routed)           0.794    15.557    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ots_addr[47]
    SLICE_X24Y47         LUT6 (Prop_lut6_I0_O)        0.105    15.662 f  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_8__0/O
                         net (fo=1, routed)           0.488    16.150    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_8__0_n_2
    SLICE_X25Y47         LUT4 (Prop_lut4_I3_O)        0.105    16.255 f  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_5__0/O
                         net (fo=4, routed)           0.590    16.845    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_5__0_n_2
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.105    16.950 f  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_4__0_comp_1/O
                         net (fo=90, routed)          0.403    17.353    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[33]_2
    SLICE_X30Y45         LUT6 (Prop_lut6_I3_O)        0.105    17.458 r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/FSM_sequential_state[1]_i_1__7_comp_2/O
                         net (fo=699, routed)         0.642    18.101    AFE_0/fe_inst/reset
    SLICE_X35Y43         FDRE                                         r  AFE_0/fe_inst/reset_mclk_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    16.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    17.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    11.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712    12.915    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    12.992 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          1.665    14.657    AFE_0/fe_inst/sys_clk62_5
    SLICE_X35Y43         FDRE                                         r  AFE_0/fe_inst/reset_mclk_reg_reg/C
                         clock pessimism              0.000    14.657    
                         clock uncertainty           -0.304    14.353    
    SLICE_X35Y43         FDRE (Setup_fdre_C_D)       -0.024    14.329    AFE_0/fe_inst/reset_mclk_reg_reg
  -------------------------------------------------------------------
                         required time                         14.329    
                         arrival time                         -18.101    
  -------------------------------------------------------------------
                         slack                                 -3.772    

Slack (VIOLATED) :        -1.054ns  (required time - arrival time)
  Source:                 gen_eth_mux/trig_gbe0_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_eth_mux/trig_sync_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_1_1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.058ns  (logic 0.538ns (50.839%)  route 0.520ns (49.161%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 14.668 - 16.000 ) 
    Source Clock Delay      (SCD):    6.391ns = ( 14.391 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     8.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     9.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     9.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520    10.875    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    12.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    12.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.800    14.391    gen_eth_mux/userclk2_out
    SLICE_X14Y47         FDRE                                         r  gen_eth_mux/trig_gbe0_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDRE (Prop_fdre_C_Q)         0.433    14.824 r  gen_eth_mux/trig_gbe0_reg_2_reg/Q
                         net (fo=2, routed)           0.520    15.345    gen_eth_mux/trig_gbe0_reg_2
    SLICE_X15Y46         LUT3 (Prop_lut3_I0_O)        0.105    15.450 r  gen_eth_mux/trig_sync_20/O
                         net (fo=1, routed)           0.000    15.450    gen_eth_mux/trig_sync_20__0
    SLICE_X15Y46         FDRE                                         r  gen_eth_mux/trig_sync_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    16.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    17.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    11.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712    12.915    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    12.992 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          1.676    14.668    gen_eth_mux/sys_clk62_5
    SLICE_X15Y46         FDRE                                         r  gen_eth_mux/trig_sync_2_reg/C
                         clock pessimism              0.000    14.668    
                         clock uncertainty           -0.304    14.364    
    SLICE_X15Y46         FDRE (Setup_fdre_C_D)        0.032    14.396    gen_eth_mux/trig_sync_2_reg
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                         -15.450    
  -------------------------------------------------------------------
                         slack                                 -1.054    

Slack (VIOLATED) :        -1.005ns  (required time - arrival time)
  Source:                 gen_eth_mux/trig_gbe2_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_eth_mux/trig_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_1_1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.009ns  (logic 0.538ns (53.342%)  route 0.471ns (46.658%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -7.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 14.667 - 16.000 ) 
    Source Clock Delay      (SCD):    6.389ns = ( 14.389 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     8.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     9.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     9.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520    10.875    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    12.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    12.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.798    14.389    gen_eth_mux/userclk2_out
    SLICE_X16Y40         FDRE                                         r  gen_eth_mux/trig_gbe2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y40         FDRE (Prop_fdre_C_Q)         0.433    14.822 r  gen_eth_mux/trig_gbe2_reg_reg/Q
                         net (fo=1, routed)           0.471    15.293    gen_eth_mux/trig_gbe2_reg
    SLICE_X15Y40         LUT3 (Prop_lut3_I2_O)        0.105    15.398 r  gen_eth_mux/trig_sync0/O
                         net (fo=1, routed)           0.000    15.398    gen_eth_mux/trig_sync0__0
    SLICE_X15Y40         FDRE                                         r  gen_eth_mux/trig_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    16.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    17.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    11.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712    12.915    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    12.992 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          1.675    14.667    gen_eth_mux/sys_clk62_5
    SLICE_X15Y40         FDRE                                         r  gen_eth_mux/trig_sync_reg/C
                         clock pessimism              0.000    14.667    
                         clock uncertainty           -0.304    14.363    
    SLICE_X15Y40         FDRE (Setup_fdre_C_D)        0.030    14.393    gen_eth_mux/trig_sync_reg
  -------------------------------------------------------------------
                         required time                         14.393    
                         arrival time                         -15.398    
  -------------------------------------------------------------------
                         slack                                 -1.005    

Slack (VIOLATED) :        -0.736ns  (required time - arrival time)
  Source:                 gen_eth_mux/bitslip3_oei_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_eth_mux/bitslip0_mclk_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_1_1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        0.687ns  (logic 0.433ns (62.988%)  route 0.254ns (37.012%))
  Logic Levels:           0  
  Clock Path Skew:        -7.720ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 14.736 - 16.000 ) 
    Source Clock Delay      (SCD):    6.456ns = ( 14.456 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     8.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     9.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     9.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520    10.875    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    12.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    12.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.865    14.456    gen_eth_mux/userclk2_out
    SLICE_X2Y12          FDRE                                         r  gen_eth_mux/bitslip3_oei_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.433    14.889 r  gen_eth_mux/bitslip3_oei_reg_reg[2]/Q
                         net (fo=1, routed)           0.254    15.144    gen_eth_mux/bitslip3_oei_reg[2]
    SLICE_X1Y11          FDRE                                         r  gen_eth_mux/bitslip0_mclk_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    16.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    17.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    11.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712    12.915    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    12.992 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          1.744    14.736    gen_eth_mux/sys_clk62_5
    SLICE_X1Y11          FDRE                                         r  gen_eth_mux/bitslip0_mclk_reg_reg[2]/C
                         clock pessimism              0.000    14.736    
                         clock uncertainty           -0.304    14.432    
    SLICE_X1Y11          FDRE (Setup_fdre_C_D)       -0.024    14.408    gen_eth_mux/bitslip0_mclk_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                         -15.144    
  -------------------------------------------------------------------
                         slack                                 -0.736    

Slack (VIOLATED) :        -0.689ns  (required time - arrival time)
  Source:                 gen_eth_mux/bitslip3_oei_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_eth_mux/bitslip0_mclk_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_1_1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        0.639ns  (logic 0.379ns (59.323%)  route 0.260ns (40.677%))
  Logic Levels:           0  
  Clock Path Skew:        -7.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 14.736 - 16.000 ) 
    Source Clock Delay      (SCD):    6.455ns = ( 14.455 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     8.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     9.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     9.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520    10.875    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    12.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    12.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.864    14.455    gen_eth_mux/userclk2_out
    SLICE_X0Y13          FDRE                                         r  gen_eth_mux/bitslip3_oei_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.379    14.834 r  gen_eth_mux/bitslip3_oei_reg_reg[1]/Q
                         net (fo=1, routed)           0.260    15.094    gen_eth_mux/bitslip3_oei_reg[1]
    SLICE_X1Y12          FDRE                                         r  gen_eth_mux/bitslip0_mclk_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    16.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    17.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    11.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712    12.915    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    12.992 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          1.744    14.736    gen_eth_mux/sys_clk62_5
    SLICE_X1Y12          FDRE                                         r  gen_eth_mux/bitslip0_mclk_reg_reg[1]/C
                         clock pessimism              0.000    14.736    
                         clock uncertainty           -0.304    14.432    
    SLICE_X1Y12          FDRE (Setup_fdre_C_D)       -0.027    14.405    gen_eth_mux/bitslip0_mclk_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.405    
                         arrival time                         -15.094    
  -------------------------------------------------------------------
                         slack                                 -0.689    

Slack (VIOLATED) :        -0.688ns  (required time - arrival time)
  Source:                 gen_eth_mux/bitslip3_oei_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_eth_mux/bitslip0_mclk_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_1_1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        0.639ns  (logic 0.379ns (59.323%)  route 0.260ns (40.677%))
  Logic Levels:           0  
  Clock Path Skew:        -7.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 14.727 - 16.000 ) 
    Source Clock Delay      (SCD):    6.445ns = ( 14.445 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     8.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     9.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     9.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520    10.875    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    12.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    12.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.854    14.445    gen_eth_mux/userclk2_out
    SLICE_X0Y28          FDRE                                         r  gen_eth_mux/bitslip3_oei_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.379    14.824 r  gen_eth_mux/bitslip3_oei_reg_reg[6]/Q
                         net (fo=1, routed)           0.260    15.084    gen_eth_mux/bitslip3_oei_reg[6]
    SLICE_X1Y27          FDRE                                         r  gen_eth_mux/bitslip0_mclk_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    16.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    17.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    11.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712    12.915    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    12.992 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          1.735    14.727    gen_eth_mux/sys_clk62_5
    SLICE_X1Y27          FDRE                                         r  gen_eth_mux/bitslip0_mclk_reg_reg[6]/C
                         clock pessimism              0.000    14.727    
                         clock uncertainty           -0.304    14.423    
    SLICE_X1Y27          FDRE (Setup_fdre_C_D)       -0.027    14.396    gen_eth_mux/bitslip0_mclk_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.396    
                         arrival time                         -15.084    
  -------------------------------------------------------------------
                         slack                                 -0.688    

Slack (VIOLATED) :        -0.686ns  (required time - arrival time)
  Source:                 gen_eth_mux/bitslip3_oei_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_eth_mux/bitslip0_mclk_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_1_1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        0.639ns  (logic 0.379ns (59.323%)  route 0.260ns (40.677%))
  Logic Levels:           0  
  Clock Path Skew:        -7.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 14.729 - 16.000 ) 
    Source Clock Delay      (SCD):    6.445ns = ( 14.445 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     8.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     9.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     9.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520    10.875    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    12.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    12.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.854    14.445    gen_eth_mux/userclk2_out
    SLICE_X0Y21          FDRE                                         r  gen_eth_mux/bitslip3_oei_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.379    14.824 r  gen_eth_mux/bitslip3_oei_reg_reg[3]/Q
                         net (fo=1, routed)           0.260    15.084    gen_eth_mux/bitslip3_oei_reg[3]
    SLICE_X1Y20          FDRE                                         r  gen_eth_mux/bitslip0_mclk_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    16.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    17.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    11.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712    12.915    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    12.992 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          1.737    14.729    gen_eth_mux/sys_clk62_5
    SLICE_X1Y20          FDRE                                         r  gen_eth_mux/bitslip0_mclk_reg_reg[3]/C
                         clock pessimism              0.000    14.729    
                         clock uncertainty           -0.304    14.425    
    SLICE_X1Y20          FDRE (Setup_fdre_C_D)       -0.027    14.398    gen_eth_mux/bitslip0_mclk_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.398    
                         arrival time                         -15.084    
  -------------------------------------------------------------------
                         slack                                 -0.686    

Slack (VIOLATED) :        -0.686ns  (required time - arrival time)
  Source:                 gen_eth_mux/bitslip3_oei_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_eth_mux/bitslip0_mclk_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_1_1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        0.631ns  (logic 0.379ns (60.022%)  route 0.252ns (39.978%))
  Logic Levels:           0  
  Clock Path Skew:        -7.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.267ns = ( 14.733 - 16.000 ) 
    Source Clock Delay      (SCD):    6.451ns = ( 14.451 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     8.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     9.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     9.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520    10.875    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    12.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    12.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.860    14.451    gen_eth_mux/userclk2_out
    SLICE_X1Y33          FDRE                                         r  gen_eth_mux/bitslip3_oei_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.379    14.830 r  gen_eth_mux/bitslip3_oei_reg_reg[5]/Q
                         net (fo=1, routed)           0.252    15.083    gen_eth_mux/bitslip3_oei_reg[5]
    SLICE_X1Y34          FDRE                                         r  gen_eth_mux/bitslip0_mclk_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    16.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    17.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    11.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712    12.915    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    12.992 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          1.741    14.733    gen_eth_mux/sys_clk62_5
    SLICE_X1Y34          FDRE                                         r  gen_eth_mux/bitslip0_mclk_reg_reg[5]/C
                         clock pessimism              0.000    14.733    
                         clock uncertainty           -0.304    14.429    
    SLICE_X1Y34          FDRE (Setup_fdre_C_D)       -0.032    14.397    gen_eth_mux/bitslip0_mclk_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.397    
                         arrival time                         -15.083    
  -------------------------------------------------------------------
                         slack                                 -0.686    

Slack (VIOLATED) :        -0.685ns  (required time - arrival time)
  Source:                 gen_eth_mux/bitslip3_oei_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_eth_mux/bitslip0_mclk_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_1_1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        0.637ns  (logic 0.379ns (59.480%)  route 0.258ns (40.520%))
  Logic Levels:           0  
  Clock Path Skew:        -7.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 14.736 - 16.000 ) 
    Source Clock Delay      (SCD):    6.455ns = ( 14.455 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     8.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     9.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     9.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520    10.875    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    12.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    12.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.864    14.455    gen_eth_mux/userclk2_out
    SLICE_X0Y13          FDRE                                         r  gen_eth_mux/bitslip3_oei_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.379    14.834 r  gen_eth_mux/bitslip3_oei_reg_reg[0]/Q
                         net (fo=1, routed)           0.258    15.093    gen_eth_mux/bitslip3_oei_reg[0]
    SLICE_X3Y12          FDRE                                         r  gen_eth_mux/bitslip0_mclk_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    16.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    17.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    11.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712    12.915    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    12.992 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          1.744    14.736    gen_eth_mux/sys_clk62_5
    SLICE_X3Y12          FDRE                                         r  gen_eth_mux/bitslip0_mclk_reg_reg[0]/C
                         clock pessimism              0.000    14.736    
                         clock uncertainty           -0.304    14.432    
    SLICE_X3Y12          FDRE (Setup_fdre_C_D)       -0.024    14.408    gen_eth_mux/bitslip0_mclk_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                         -15.093    
  -------------------------------------------------------------------
                         slack                                 -0.685    

Slack (VIOLATED) :        -0.684ns  (required time - arrival time)
  Source:                 gen_eth_mux/bitslip3_oei_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_eth_mux/bitslip0_mclk_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out2_clk_wiz_1_1 rise@16.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        0.637ns  (logic 0.379ns (59.480%)  route 0.258ns (40.520%))
  Logic Levels:           0  
  Clock Path Skew:        -7.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.273ns = ( 14.727 - 16.000 ) 
    Source Clock Delay      (SCD):    6.445ns = ( 14.445 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     8.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     9.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     9.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520    10.875    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    10.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    12.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    12.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.854    14.445    gen_eth_mux/userclk2_out
    SLICE_X0Y28          FDRE                                         r  gen_eth_mux/bitslip3_oei_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.379    14.824 r  gen_eth_mux/bitslip3_oei_reg_reg[8]/Q
                         net (fo=1, routed)           0.258    15.083    gen_eth_mux/bitslip3_oei_reg[8]
    SLICE_X3Y27          FDRE                                         r  gen_eth_mux/bitslip0_mclk_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    16.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    17.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    11.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712    12.915    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    12.992 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          1.735    14.727    gen_eth_mux/sys_clk62_5
    SLICE_X3Y27          FDRE                                         r  gen_eth_mux/bitslip0_mclk_reg_reg[8]/C
                         clock pessimism              0.000    14.727    
                         clock uncertainty           -0.304    14.423    
    SLICE_X3Y27          FDRE (Setup_fdre_C_D)       -0.024    14.399    gen_eth_mux/bitslip0_mclk_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.399    
                         arrival time                         -15.083    
  -------------------------------------------------------------------
                         slack                                 -0.684    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.121ns  (arrival time - required time)
  Source:                 gen_eth_mux/bitslip3_oei_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_eth_mux/bitslip0_mclk_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.218%)  route 0.101ns (41.782%))
  Logic Levels:           0  
  Clock Path Skew:        -3.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.791     2.542    gen_eth_mux/userclk2_out
    SLICE_X0Y13          FDRE                                         r  gen_eth_mux/bitslip3_oei_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     2.683 r  gen_eth_mux/bitslip3_oei_reg_reg[0]/Q
                         net (fo=1, routed)           0.101     2.784    gen_eth_mux/bitslip3_oei_reg[0]
    SLICE_X3Y12          FDRE                                         r  gen_eth_mux/bitslip0_mclk_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          1.072    -0.720    gen_eth_mux/sys_clk62_5
    SLICE_X3Y12          FDRE                                         r  gen_eth_mux/bitslip0_mclk_reg_reg[0]/C
                         clock pessimism              0.000    -0.720    
                         clock uncertainty            0.304    -0.415    
    SLICE_X3Y12          FDRE (Hold_fdre_C_D)         0.078    -0.337    gen_eth_mux/bitslip0_mclk_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                           2.784    
  -------------------------------------------------------------------
                         slack                                  3.121    

Slack (MET) :             3.122ns  (arrival time - required time)
  Source:                 gen_eth_mux/bitslip3_oei_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_eth_mux/bitslip0_mclk_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.218%)  route 0.101ns (41.782%))
  Logic Levels:           0  
  Clock Path Skew:        -3.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    2.536ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.785     2.536    gen_eth_mux/userclk2_out
    SLICE_X0Y21          FDRE                                         r  gen_eth_mux/bitslip3_oei_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.141     2.677 r  gen_eth_mux/bitslip3_oei_reg_reg[4]/Q
                         net (fo=1, routed)           0.101     2.778    gen_eth_mux/bitslip3_oei_reg[4]
    SLICE_X3Y20          FDRE                                         r  gen_eth_mux/bitslip0_mclk_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          1.065    -0.727    gen_eth_mux/sys_clk62_5
    SLICE_X3Y20          FDRE                                         r  gen_eth_mux/bitslip0_mclk_reg_reg[4]/C
                         clock pessimism              0.000    -0.727    
                         clock uncertainty            0.304    -0.422    
    SLICE_X3Y20          FDRE (Hold_fdre_C_D)         0.078    -0.344    gen_eth_mux/bitslip0_mclk_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                           2.778    
  -------------------------------------------------------------------
                         slack                                  3.122    

Slack (MET) :             3.124ns  (arrival time - required time)
  Source:                 gen_eth_mux/bitslip3_oei_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_eth_mux/bitslip0_mclk_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.218%)  route 0.101ns (41.782%))
  Logic Levels:           0  
  Clock Path Skew:        -3.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    2.536ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.785     2.536    gen_eth_mux/userclk2_out
    SLICE_X0Y28          FDRE                                         r  gen_eth_mux/bitslip3_oei_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.141     2.677 r  gen_eth_mux/bitslip3_oei_reg_reg[8]/Q
                         net (fo=1, routed)           0.101     2.778    gen_eth_mux/bitslip3_oei_reg[8]
    SLICE_X3Y27          FDRE                                         r  gen_eth_mux/bitslip0_mclk_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          1.063    -0.729    gen_eth_mux/sys_clk62_5
    SLICE_X3Y27          FDRE                                         r  gen_eth_mux/bitslip0_mclk_reg_reg[8]/C
                         clock pessimism              0.000    -0.729    
                         clock uncertainty            0.304    -0.424    
    SLICE_X3Y27          FDRE (Hold_fdre_C_D)         0.078    -0.346    gen_eth_mux/bitslip0_mclk_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                           2.778    
  -------------------------------------------------------------------
                         slack                                  3.124    

Slack (MET) :             3.132ns  (arrival time - required time)
  Source:                 gen_eth_mux/bitslip3_oei_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_eth_mux/bitslip0_mclk_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        -3.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    2.541ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.790     2.541    gen_eth_mux/userclk2_out
    SLICE_X1Y33          FDRE                                         r  gen_eth_mux/bitslip3_oei_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141     2.682 r  gen_eth_mux/bitslip3_oei_reg_reg[5]/Q
                         net (fo=1, routed)           0.108     2.790    gen_eth_mux/bitslip3_oei_reg[5]
    SLICE_X1Y34          FDRE                                         r  gen_eth_mux/bitslip0_mclk_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          1.070    -0.722    gen_eth_mux/sys_clk62_5
    SLICE_X1Y34          FDRE                                         r  gen_eth_mux/bitslip0_mclk_reg_reg[5]/C
                         clock pessimism              0.000    -0.722    
                         clock uncertainty            0.304    -0.417    
    SLICE_X1Y34          FDRE (Hold_fdre_C_D)         0.075    -0.342    gen_eth_mux/bitslip0_mclk_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                           2.790    
  -------------------------------------------------------------------
                         slack                                  3.132    

Slack (MET) :             3.132ns  (arrival time - required time)
  Source:                 gen_eth_mux/bitslip3_oei_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_eth_mux/bitslip0_mclk_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        -3.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    2.541ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.790     2.541    gen_eth_mux/userclk2_out
    SLICE_X1Y33          FDRE                                         r  gen_eth_mux/bitslip3_oei_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.141     2.682 r  gen_eth_mux/bitslip3_oei_reg_reg[7]/Q
                         net (fo=1, routed)           0.108     2.790    gen_eth_mux/bitslip3_oei_reg[7]
    SLICE_X0Y33          FDRE                                         r  gen_eth_mux/bitslip0_mclk_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          1.069    -0.723    gen_eth_mux/sys_clk62_5
    SLICE_X0Y33          FDRE                                         r  gen_eth_mux/bitslip0_mclk_reg_reg[7]/C
                         clock pessimism              0.000    -0.723    
                         clock uncertainty            0.304    -0.418    
    SLICE_X0Y33          FDRE (Hold_fdre_C_D)         0.076    -0.342    gen_eth_mux/bitslip0_mclk_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                           2.790    
  -------------------------------------------------------------------
                         slack                                  3.132    

Slack (MET) :             3.136ns  (arrival time - required time)
  Source:                 gen_eth_mux/bitslip3_oei_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_eth_mux/bitslip0_mclk_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.320%)  route 0.114ns (44.680%))
  Logic Levels:           0  
  Clock Path Skew:        -3.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.791     2.542    gen_eth_mux/userclk2_out
    SLICE_X0Y13          FDRE                                         r  gen_eth_mux/bitslip3_oei_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     2.683 r  gen_eth_mux/bitslip3_oei_reg_reg[1]/Q
                         net (fo=1, routed)           0.114     2.797    gen_eth_mux/bitslip3_oei_reg[1]
    SLICE_X1Y12          FDRE                                         r  gen_eth_mux/bitslip0_mclk_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          1.072    -0.720    gen_eth_mux/sys_clk62_5
    SLICE_X1Y12          FDRE                                         r  gen_eth_mux/bitslip0_mclk_reg_reg[1]/C
                         clock pessimism              0.000    -0.720    
                         clock uncertainty            0.304    -0.415    
    SLICE_X1Y12          FDRE (Hold_fdre_C_D)         0.076    -0.339    gen_eth_mux/bitslip0_mclk_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                           2.797    
  -------------------------------------------------------------------
                         slack                                  3.136    

Slack (MET) :             3.137ns  (arrival time - required time)
  Source:                 gen_eth_mux/bitslip3_oei_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_eth_mux/bitslip0_mclk_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.320%)  route 0.114ns (44.680%))
  Logic Levels:           0  
  Clock Path Skew:        -3.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    2.536ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.785     2.536    gen_eth_mux/userclk2_out
    SLICE_X0Y21          FDRE                                         r  gen_eth_mux/bitslip3_oei_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.141     2.677 r  gen_eth_mux/bitslip3_oei_reg_reg[3]/Q
                         net (fo=1, routed)           0.114     2.791    gen_eth_mux/bitslip3_oei_reg[3]
    SLICE_X1Y20          FDRE                                         r  gen_eth_mux/bitslip0_mclk_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          1.065    -0.727    gen_eth_mux/sys_clk62_5
    SLICE_X1Y20          FDRE                                         r  gen_eth_mux/bitslip0_mclk_reg_reg[3]/C
                         clock pessimism              0.000    -0.727    
                         clock uncertainty            0.304    -0.422    
    SLICE_X1Y20          FDRE (Hold_fdre_C_D)         0.076    -0.346    gen_eth_mux/bitslip0_mclk_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                           2.791    
  -------------------------------------------------------------------
                         slack                                  3.137    

Slack (MET) :             3.139ns  (arrival time - required time)
  Source:                 gen_eth_mux/bitslip3_oei_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_eth_mux/bitslip0_mclk_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.320%)  route 0.114ns (44.680%))
  Logic Levels:           0  
  Clock Path Skew:        -3.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    2.536ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.785     2.536    gen_eth_mux/userclk2_out
    SLICE_X0Y28          FDRE                                         r  gen_eth_mux/bitslip3_oei_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y28          FDRE (Prop_fdre_C_Q)         0.141     2.677 r  gen_eth_mux/bitslip3_oei_reg_reg[6]/Q
                         net (fo=1, routed)           0.114     2.791    gen_eth_mux/bitslip3_oei_reg[6]
    SLICE_X1Y27          FDRE                                         r  gen_eth_mux/bitslip0_mclk_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          1.063    -0.729    gen_eth_mux/sys_clk62_5
    SLICE_X1Y27          FDRE                                         r  gen_eth_mux/bitslip0_mclk_reg_reg[6]/C
                         clock pessimism              0.000    -0.729    
                         clock uncertainty            0.304    -0.424    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.076    -0.348    gen_eth_mux/bitslip0_mclk_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                           2.791    
  -------------------------------------------------------------------
                         slack                                  3.139    

Slack (MET) :             3.140ns  (arrival time - required time)
  Source:                 gen_eth_mux/bitslip3_oei_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_eth_mux/bitslip0_mclk_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.164ns (62.491%)  route 0.098ns (37.509%))
  Logic Levels:           0  
  Clock Path Skew:        -3.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    2.543ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.792     2.543    gen_eth_mux/userclk2_out
    SLICE_X2Y12          FDRE                                         r  gen_eth_mux/bitslip3_oei_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.164     2.707 r  gen_eth_mux/bitslip3_oei_reg_reg[2]/Q
                         net (fo=1, routed)           0.098     2.805    gen_eth_mux/bitslip3_oei_reg[2]
    SLICE_X1Y11          FDRE                                         r  gen_eth_mux/bitslip0_mclk_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          1.074    -0.718    gen_eth_mux/sys_clk62_5
    SLICE_X1Y11          FDRE                                         r  gen_eth_mux/bitslip0_mclk_reg_reg[2]/C
                         clock pessimism              0.000    -0.718    
                         clock uncertainty            0.304    -0.413    
    SLICE_X1Y11          FDRE (Hold_fdre_C_D)         0.078    -0.335    gen_eth_mux/bitslip0_mclk_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                           2.805    
  -------------------------------------------------------------------
                         slack                                  3.140    

Slack (MET) :             3.159ns  (arrival time - required time)
  Source:                 gen_eth_mux/trig_gbe2_reg_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gen_eth_mux/trig_sync_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_out2_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_1_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.793%)  route 0.106ns (36.207%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -3.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    2.518ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.304ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.283ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.767     2.518    gen_eth_mux/userclk2_out
    SLICE_X15Y47         FDRE                                         r  gen_eth_mux/trig_gbe2_reg_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y47         FDRE (Prop_fdre_C_Q)         0.141     2.659 r  gen_eth_mux/trig_gbe2_reg_2_reg/Q
                         net (fo=1, routed)           0.106     2.764    gen_eth_mux/trig_gbe2_reg_2
    SLICE_X15Y46         LUT3 (Prop_lut3_I2_O)        0.045     2.809 r  gen_eth_mux/trig_sync_20/O
                         net (fo=1, routed)           0.000     2.809    gen_eth_mux/trig_sync_20__0
    SLICE_X15Y46         FDRE                                         r  gen_eth_mux/trig_sync_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          1.045    -0.747    gen_eth_mux/sys_clk62_5
    SLICE_X15Y46         FDRE                                         r  gen_eth_mux/trig_sync_2_reg/C
                         clock pessimism              0.000    -0.747    
                         clock uncertainty            0.304    -0.442    
    SLICE_X15Y46         FDRE (Hold_fdre_C_D)         0.092    -0.350    gen_eth_mux/trig_sync_2_reg
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                           2.809    
  -------------------------------------------------------------------
                         slack                                  3.159    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clk_out6_clk_wiz_1_1

Setup :          716  Failing Endpoints,  Worst Slack       -4.600ns,  Total Violation    -2685.978ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.087ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.600ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AFE_0/gen_spy_buffers/gen_spy_bit[2].spy_inst/dia_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             clk_out6_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out6_clk_wiz_1_1 rise@24.000ns - clkout0 rise@16.000ns)
  Data Path Delay:        4.132ns  (logic 0.799ns (19.335%)  route 3.333ns (80.665%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -7.734ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 22.650 - 24.000 ) 
    Source Clock Delay      (SCD):    6.384ns = ( 22.384 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000    16.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274    17.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    17.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520    18.875    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    18.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    20.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    20.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.793    22.384    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/userclk2_out
    SLICE_X26Y47         FDRE                                         r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47         FDRE (Prop_fdre_C_Q)         0.379    22.763 f  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/Q
                         net (fo=2, routed)           0.794    23.557    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ots_addr[47]
    SLICE_X24Y47         LUT6 (Prop_lut6_I0_O)        0.105    23.662 f  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_8__0/O
                         net (fo=1, routed)           0.488    24.150    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_8__0_n_2
    SLICE_X25Y47         LUT4 (Prop_lut4_I3_O)        0.105    24.255 f  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_5__0/O
                         net (fo=4, routed)           0.590    24.845    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_5__0_n_2
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.105    24.950 f  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_4__0_comp_1/O
                         net (fo=90, routed)          0.403    25.353    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[33]_2
    SLICE_X30Y45         LUT6 (Prop_lut6_I3_O)        0.105    25.458 r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/FSM_sequential_state[1]_i_1__7_comp_2/O
                         net (fo=699, routed)         1.059    26.517    AFE_0/gen_spy_buffers/gen_spy_bit[2].spy_inst/reset
    SLICE_X36Y35         FDRE                                         r  AFE_0/gen_spy_buffers/gen_spy_bit[2].spy_inst/dia_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                     24.000    24.000 r  
    AA4                                               0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    24.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    25.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.667    19.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.712    20.915    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    20.992 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.658    22.650    AFE_0/gen_spy_buffers/gen_spy_bit[2].spy_inst/sys_clk41_66
    SLICE_X36Y35         FDRE                                         r  AFE_0/gen_spy_buffers/gen_spy_bit[2].spy_inst/dia_reg_reg[7]/C
                         clock pessimism              0.000    22.650    
                         clock uncertainty           -0.310    22.340    
    SLICE_X36Y35         FDRE (Setup_fdre_C_R)       -0.423    21.917    AFE_0/gen_spy_buffers/gen_spy_bit[2].spy_inst/dia_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         21.917    
                         arrival time                         -26.517    
  -------------------------------------------------------------------
                         slack                                 -4.600    

Slack (VIOLATED) :        -4.588ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AFE_0/gen_spy_buffers/gen_spy_bit[5].spy_inst/dia_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             clk_out6_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out6_clk_wiz_1_1 rise@24.000ns - clkout0 rise@16.000ns)
  Data Path Delay:        4.119ns  (logic 0.799ns (19.397%)  route 3.320ns (80.603%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -7.735ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 22.649 - 24.000 ) 
    Source Clock Delay      (SCD):    6.384ns = ( 22.384 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000    16.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274    17.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    17.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520    18.875    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    18.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    20.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    20.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.793    22.384    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/userclk2_out
    SLICE_X26Y47         FDRE                                         r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47         FDRE (Prop_fdre_C_Q)         0.379    22.763 f  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/Q
                         net (fo=2, routed)           0.794    23.557    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ots_addr[47]
    SLICE_X24Y47         LUT6 (Prop_lut6_I0_O)        0.105    23.662 f  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_8__0/O
                         net (fo=1, routed)           0.488    24.150    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_8__0_n_2
    SLICE_X25Y47         LUT4 (Prop_lut4_I3_O)        0.105    24.255 f  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_5__0/O
                         net (fo=4, routed)           0.590    24.845    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_5__0_n_2
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.105    24.950 f  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_4__0_comp_1/O
                         net (fo=90, routed)          0.403    25.353    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[33]_2
    SLICE_X30Y45         LUT6 (Prop_lut6_I3_O)        0.105    25.458 r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/FSM_sequential_state[1]_i_1__7_comp_2/O
                         net (fo=699, routed)         1.046    26.504    AFE_0/gen_spy_buffers/gen_spy_bit[5].spy_inst/reset
    SLICE_X40Y36         FDRE                                         r  AFE_0/gen_spy_buffers/gen_spy_bit[5].spy_inst/dia_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                     24.000    24.000 r  
    AA4                                               0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    24.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    25.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.667    19.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.712    20.915    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    20.992 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.657    22.649    AFE_0/gen_spy_buffers/gen_spy_bit[5].spy_inst/sys_clk41_66
    SLICE_X40Y36         FDRE                                         r  AFE_0/gen_spy_buffers/gen_spy_bit[5].spy_inst/dia_reg_reg[1]/C
                         clock pessimism              0.000    22.649    
                         clock uncertainty           -0.310    22.339    
    SLICE_X40Y36         FDRE (Setup_fdre_C_R)       -0.423    21.916    AFE_0/gen_spy_buffers/gen_spy_bit[5].spy_inst/dia_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         21.916    
                         arrival time                         -26.504    
  -------------------------------------------------------------------
                         slack                                 -4.588    

Slack (VIOLATED) :        -4.583ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AFE_0/gen_spy_buffers/gen_spy_bit[2].spy_inst/dia_reg_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             clk_out6_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out6_clk_wiz_1_1 rise@24.000ns - clkout0 rise@16.000ns)
  Data Path Delay:        3.972ns  (logic 0.799ns (20.114%)  route 3.173ns (79.886%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -7.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 22.507 - 24.000 ) 
    Source Clock Delay      (SCD):    6.384ns = ( 22.384 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000    16.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274    17.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    17.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520    18.875    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    18.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    20.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    20.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.793    22.384    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/userclk2_out
    SLICE_X26Y47         FDRE                                         r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47         FDRE (Prop_fdre_C_Q)         0.379    22.763 f  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/Q
                         net (fo=2, routed)           0.794    23.557    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ots_addr[47]
    SLICE_X24Y47         LUT6 (Prop_lut6_I0_O)        0.105    23.662 f  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_8__0/O
                         net (fo=1, routed)           0.488    24.150    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_8__0_n_2
    SLICE_X25Y47         LUT4 (Prop_lut4_I3_O)        0.105    24.255 f  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_5__0/O
                         net (fo=4, routed)           0.590    24.845    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_5__0_n_2
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.105    24.950 f  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_4__0_comp_1/O
                         net (fo=90, routed)          0.403    25.353    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[33]_2
    SLICE_X30Y45         LUT6 (Prop_lut6_I3_O)        0.105    25.458 r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/FSM_sequential_state[1]_i_1__7_comp_2/O
                         net (fo=699, routed)         0.899    26.357    AFE_0/gen_spy_buffers/gen_spy_bit[2].spy_inst/reset
    SLICE_X36Y50         FDRE                                         r  AFE_0/gen_spy_buffers/gen_spy_bit[2].spy_inst/dia_reg_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                     24.000    24.000 r  
    AA4                                               0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    24.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    25.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.667    19.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.712    20.915    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    20.992 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.515    22.507    AFE_0/gen_spy_buffers/gen_spy_bit[2].spy_inst/sys_clk41_66
    SLICE_X36Y50         FDRE                                         r  AFE_0/gen_spy_buffers/gen_spy_bit[2].spy_inst/dia_reg_reg[14]/C
                         clock pessimism              0.000    22.507    
                         clock uncertainty           -0.310    22.197    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.423    21.774    AFE_0/gen_spy_buffers/gen_spy_bit[2].spy_inst/dia_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         21.774    
                         arrival time                         -26.357    
  -------------------------------------------------------------------
                         slack                                 -4.583    

Slack (VIOLATED) :        -4.561ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AFE_0/gen_spy_buffers/gen_spy_bit[8].spy_inst/dia_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             clk_out6_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out6_clk_wiz_1_1 rise@24.000ns - clkout0 rise@16.000ns)
  Data Path Delay:        4.096ns  (logic 0.799ns (19.506%)  route 3.297ns (80.494%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -7.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 22.653 - 24.000 ) 
    Source Clock Delay      (SCD):    6.384ns = ( 22.384 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000    16.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274    17.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    17.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520    18.875    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    18.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    20.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    20.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.793    22.384    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/userclk2_out
    SLICE_X26Y47         FDRE                                         r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47         FDRE (Prop_fdre_C_Q)         0.379    22.763 f  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/Q
                         net (fo=2, routed)           0.794    23.557    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ots_addr[47]
    SLICE_X24Y47         LUT6 (Prop_lut6_I0_O)        0.105    23.662 f  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_8__0/O
                         net (fo=1, routed)           0.488    24.150    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_8__0_n_2
    SLICE_X25Y47         LUT4 (Prop_lut4_I3_O)        0.105    24.255 f  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_5__0/O
                         net (fo=4, routed)           0.590    24.845    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_5__0_n_2
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.105    24.950 f  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_4__0_comp_1/O
                         net (fo=90, routed)          0.403    25.353    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[33]_2
    SLICE_X30Y45         LUT6 (Prop_lut6_I3_O)        0.105    25.458 r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/FSM_sequential_state[1]_i_1__7_comp_2/O
                         net (fo=699, routed)         1.022    26.481    AFE_0/gen_spy_buffers/gen_spy_bit[8].spy_inst/reset
    SLICE_X40Y49         FDRE                                         r  AFE_0/gen_spy_buffers/gen_spy_bit[8].spy_inst/dia_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                     24.000    24.000 r  
    AA4                                               0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    24.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    25.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.667    19.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.712    20.915    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    20.992 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.661    22.653    AFE_0/gen_spy_buffers/gen_spy_bit[8].spy_inst/sys_clk41_66
    SLICE_X40Y49         FDRE                                         r  AFE_0/gen_spy_buffers/gen_spy_bit[8].spy_inst/dia_reg_reg[7]/C
                         clock pessimism              0.000    22.653    
                         clock uncertainty           -0.310    22.343    
    SLICE_X40Y49         FDRE (Setup_fdre_C_R)       -0.423    21.920    AFE_0/gen_spy_buffers/gen_spy_bit[8].spy_inst/dia_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         21.920    
                         arrival time                         -26.481    
  -------------------------------------------------------------------
                         slack                                 -4.561    

Slack (VIOLATED) :        -4.551ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AFE_0/gen_spy_buffers/gen_spy_bit[3].spy_inst/we_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             clk_out6_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out6_clk_wiz_1_1 rise@24.000ns - clkout0 rise@16.000ns)
  Data Path Delay:        4.015ns  (logic 0.799ns (19.902%)  route 3.216ns (80.098%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -7.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 22.510 - 24.000 ) 
    Source Clock Delay      (SCD):    6.384ns = ( 22.384 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000    16.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274    17.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    17.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520    18.875    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    18.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    20.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    20.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.793    22.384    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/userclk2_out
    SLICE_X26Y47         FDRE                                         r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47         FDRE (Prop_fdre_C_Q)         0.379    22.763 f  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/Q
                         net (fo=2, routed)           0.794    23.557    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ots_addr[47]
    SLICE_X24Y47         LUT6 (Prop_lut6_I0_O)        0.105    23.662 f  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_8__0/O
                         net (fo=1, routed)           0.488    24.150    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_8__0_n_2
    SLICE_X25Y47         LUT4 (Prop_lut4_I3_O)        0.105    24.255 f  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_5__0/O
                         net (fo=4, routed)           0.590    24.845    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_5__0_n_2
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.105    24.950 f  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_4__0_comp_1/O
                         net (fo=90, routed)          0.403    25.353    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[33]_2
    SLICE_X30Y45         LUT6 (Prop_lut6_I3_O)        0.105    25.458 r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/FSM_sequential_state[1]_i_1__7_comp_2/O
                         net (fo=699, routed)         0.941    26.399    AFE_0/gen_spy_buffers/gen_spy_bit[3].spy_inst/reset
    SLICE_X32Y53         FDRE                                         r  AFE_0/gen_spy_buffers/gen_spy_bit[3].spy_inst/we_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                     24.000    24.000 r  
    AA4                                               0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    24.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    25.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.667    19.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.712    20.915    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    20.992 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.518    22.510    AFE_0/gen_spy_buffers/gen_spy_bit[3].spy_inst/sys_clk41_66
    SLICE_X32Y53         FDRE                                         r  AFE_0/gen_spy_buffers/gen_spy_bit[3].spy_inst/we_reg_reg/C
                         clock pessimism              0.000    22.510    
                         clock uncertainty           -0.310    22.200    
    SLICE_X32Y53         FDRE (Setup_fdre_C_R)       -0.352    21.848    AFE_0/gen_spy_buffers/gen_spy_bit[3].spy_inst/we_reg_reg
  -------------------------------------------------------------------
                         required time                         21.848    
                         arrival time                         -26.399    
  -------------------------------------------------------------------
                         slack                                 -4.551    

Slack (VIOLATED) :        -4.549ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_TOP/dt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             clk_out6_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out6_clk_wiz_1_1 rise@24.000ns - clkout0 rise@16.000ns)
  Data Path Delay:        4.014ns  (logic 0.799ns (19.904%)  route 3.215ns (80.096%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -7.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 22.512 - 24.000 ) 
    Source Clock Delay      (SCD):    6.384ns = ( 22.384 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000    16.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274    17.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    17.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520    18.875    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    18.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    20.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    20.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.793    22.384    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/userclk2_out
    SLICE_X26Y47         FDRE                                         r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47         FDRE (Prop_fdre_C_Q)         0.379    22.763 f  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/Q
                         net (fo=2, routed)           0.794    23.557    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ots_addr[47]
    SLICE_X24Y47         LUT6 (Prop_lut6_I0_O)        0.105    23.662 f  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_8__0/O
                         net (fo=1, routed)           0.488    24.150    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_8__0_n_2
    SLICE_X25Y47         LUT4 (Prop_lut4_I3_O)        0.105    24.255 f  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_5__0/O
                         net (fo=4, routed)           0.590    24.845    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_5__0_n_2
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.105    24.950 f  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_4__0_comp_1/O
                         net (fo=90, routed)          0.403    25.353    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[33]_2
    SLICE_X30Y45         LUT6 (Prop_lut6_I3_O)        0.105    25.458 r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/FSM_sequential_state[1]_i_1__7_comp_2/O
                         net (fo=699, routed)         0.941    26.399    AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_TOP/reset
    SLICE_X31Y55         FDRE                                         r  AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_TOP/dt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                     24.000    24.000 r  
    AA4                                               0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    24.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    25.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.667    19.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.712    20.915    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    20.992 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.520    22.512    AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_TOP/sys_clk41_66
    SLICE_X31Y55         FDRE                                         r  AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_TOP/dt_reg[0]/C
                         clock pessimism              0.000    22.512    
                         clock uncertainty           -0.310    22.202    
    SLICE_X31Y55         FDRE (Setup_fdre_C_R)       -0.352    21.850    AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_TOP/dt_reg[0]
  -------------------------------------------------------------------
                         required time                         21.850    
                         arrival time                         -26.399    
  -------------------------------------------------------------------
                         slack                                 -4.549    

Slack (VIOLATED) :        -4.549ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_TOP/dt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             clk_out6_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out6_clk_wiz_1_1 rise@24.000ns - clkout0 rise@16.000ns)
  Data Path Delay:        4.014ns  (logic 0.799ns (19.904%)  route 3.215ns (80.096%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -7.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 22.512 - 24.000 ) 
    Source Clock Delay      (SCD):    6.384ns = ( 22.384 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000    16.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274    17.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    17.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520    18.875    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    18.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    20.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    20.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.793    22.384    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/userclk2_out
    SLICE_X26Y47         FDRE                                         r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47         FDRE (Prop_fdre_C_Q)         0.379    22.763 f  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/Q
                         net (fo=2, routed)           0.794    23.557    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ots_addr[47]
    SLICE_X24Y47         LUT6 (Prop_lut6_I0_O)        0.105    23.662 f  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_8__0/O
                         net (fo=1, routed)           0.488    24.150    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_8__0_n_2
    SLICE_X25Y47         LUT4 (Prop_lut4_I3_O)        0.105    24.255 f  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_5__0/O
                         net (fo=4, routed)           0.590    24.845    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_5__0_n_2
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.105    24.950 f  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_4__0_comp_1/O
                         net (fo=90, routed)          0.403    25.353    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[33]_2
    SLICE_X30Y45         LUT6 (Prop_lut6_I3_O)        0.105    25.458 r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/FSM_sequential_state[1]_i_1__7_comp_2/O
                         net (fo=699, routed)         0.941    26.399    AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_TOP/reset
    SLICE_X31Y55         FDRE                                         r  AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_TOP/dt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                     24.000    24.000 r  
    AA4                                               0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    24.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    25.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.667    19.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.712    20.915    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    20.992 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.520    22.512    AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_TOP/sys_clk41_66
    SLICE_X31Y55         FDRE                                         r  AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_TOP/dt_reg[1]/C
                         clock pessimism              0.000    22.512    
                         clock uncertainty           -0.310    22.202    
    SLICE_X31Y55         FDRE (Setup_fdre_C_R)       -0.352    21.850    AFE_0/TRIG_MANAGER_INST/FIFO_CTRL_TOP/dt_reg[1]
  -------------------------------------------------------------------
                         required time                         21.850    
                         arrival time                         -26.399    
  -------------------------------------------------------------------
                         slack                                 -4.549    

Slack (VIOLATED) :        -4.547ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AFE_0/gen_spy_buffers/gen_spy_bit[3].spy_inst/FSM_sequential_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             clk_out6_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out6_clk_wiz_1_1 rise@24.000ns - clkout0 rise@16.000ns)
  Data Path Delay:        4.011ns  (logic 0.799ns (19.921%)  route 3.212ns (80.079%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -7.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 22.510 - 24.000 ) 
    Source Clock Delay      (SCD):    6.384ns = ( 22.384 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000    16.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274    17.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    17.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520    18.875    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    18.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    20.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    20.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.793    22.384    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/userclk2_out
    SLICE_X26Y47         FDRE                                         r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47         FDRE (Prop_fdre_C_Q)         0.379    22.763 f  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/Q
                         net (fo=2, routed)           0.794    23.557    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ots_addr[47]
    SLICE_X24Y47         LUT6 (Prop_lut6_I0_O)        0.105    23.662 f  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_8__0/O
                         net (fo=1, routed)           0.488    24.150    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_8__0_n_2
    SLICE_X25Y47         LUT4 (Prop_lut4_I3_O)        0.105    24.255 f  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_5__0/O
                         net (fo=4, routed)           0.590    24.845    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_5__0_n_2
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.105    24.950 f  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_4__0_comp_1/O
                         net (fo=90, routed)          0.403    25.353    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[33]_2
    SLICE_X30Y45         LUT6 (Prop_lut6_I3_O)        0.105    25.458 r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/FSM_sequential_state[1]_i_1__7_comp_2/O
                         net (fo=699, routed)         0.937    26.395    AFE_0/gen_spy_buffers/gen_spy_bit[3].spy_inst/reset
    SLICE_X33Y53         FDRE                                         r  AFE_0/gen_spy_buffers/gen_spy_bit[3].spy_inst/FSM_sequential_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                     24.000    24.000 r  
    AA4                                               0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    24.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    25.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.667    19.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.712    20.915    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    20.992 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.518    22.510    AFE_0/gen_spy_buffers/gen_spy_bit[3].spy_inst/sys_clk41_66
    SLICE_X33Y53         FDRE                                         r  AFE_0/gen_spy_buffers/gen_spy_bit[3].spy_inst/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.000    22.510    
                         clock uncertainty           -0.310    22.200    
    SLICE_X33Y53         FDRE (Setup_fdre_C_R)       -0.352    21.848    AFE_0/gen_spy_buffers/gen_spy_bit[3].spy_inst/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         21.848    
                         arrival time                         -26.395    
  -------------------------------------------------------------------
                         slack                                 -4.547    

Slack (VIOLATED) :        -4.520ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AFE_0/gen_spy_buffers/gen_spy_bit[1].spy_inst/addr_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             clk_out6_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out6_clk_wiz_1_1 rise@24.000ns - clkout0 rise@16.000ns)
  Data Path Delay:        4.123ns  (logic 0.799ns (19.378%)  route 3.324ns (80.622%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -7.734ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 22.650 - 24.000 ) 
    Source Clock Delay      (SCD):    6.384ns = ( 22.384 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000    16.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274    17.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    17.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520    18.875    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    18.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    20.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    20.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.793    22.384    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/userclk2_out
    SLICE_X26Y47         FDRE                                         r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47         FDRE (Prop_fdre_C_Q)         0.379    22.763 f  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/Q
                         net (fo=2, routed)           0.794    23.557    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ots_addr[47]
    SLICE_X24Y47         LUT6 (Prop_lut6_I0_O)        0.105    23.662 f  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_8__0/O
                         net (fo=1, routed)           0.488    24.150    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_8__0_n_2
    SLICE_X25Y47         LUT4 (Prop_lut4_I3_O)        0.105    24.255 f  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_5__0/O
                         net (fo=4, routed)           0.590    24.845    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_5__0_n_2
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.105    24.950 f  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_4__0_comp_1/O
                         net (fo=90, routed)          0.403    25.353    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[33]_2
    SLICE_X30Y45         LUT6 (Prop_lut6_I3_O)        0.105    25.458 r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/FSM_sequential_state[1]_i_1__7_comp_2/O
                         net (fo=699, routed)         1.049    26.508    AFE_0/gen_spy_buffers/gen_spy_bit[1].spy_inst/reset
    SLICE_X37Y35         FDRE                                         r  AFE_0/gen_spy_buffers/gen_spy_bit[1].spy_inst/addr_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                     24.000    24.000 r  
    AA4                                               0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    24.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    25.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.667    19.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.712    20.915    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    20.992 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.658    22.650    AFE_0/gen_spy_buffers/gen_spy_bit[1].spy_inst/sys_clk41_66
    SLICE_X37Y35         FDRE                                         r  AFE_0/gen_spy_buffers/gen_spy_bit[1].spy_inst/addr_reg_reg[2]/C
                         clock pessimism              0.000    22.650    
                         clock uncertainty           -0.310    22.340    
    SLICE_X37Y35         FDRE (Setup_fdre_C_R)       -0.352    21.988    AFE_0/gen_spy_buffers/gen_spy_bit[1].spy_inst/addr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         21.988    
                         arrival time                         -26.508    
  -------------------------------------------------------------------
                         slack                                 -4.520    

Slack (VIOLATED) :        -4.520ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AFE_0/gen_spy_buffers/gen_spy_bit[1].spy_inst/addr_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             clk_out6_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out6_clk_wiz_1_1 rise@24.000ns - clkout0 rise@16.000ns)
  Data Path Delay:        4.123ns  (logic 0.799ns (19.378%)  route 3.324ns (80.622%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -7.734ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 22.650 - 24.000 ) 
    Source Clock Delay      (SCD):    6.384ns = ( 22.384 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   16.000    16.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000    16.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274    17.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    17.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520    18.875    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077    18.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559    20.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    20.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.793    22.384    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/userclk2_out
    SLICE_X26Y47         FDRE                                         r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y47         FDRE (Prop_fdre_C_Q)         0.379    22.763 f  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[47]/Q
                         net (fo=2, routed)           0.794    23.557    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ots_addr[47]
    SLICE_X24Y47         LUT6 (Prop_lut6_I0_O)        0.105    23.662 f  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_8__0/O
                         net (fo=1, routed)           0.488    24.150    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_8__0_n_2
    SLICE_X25Y47         LUT4 (Prop_lut4_I3_O)        0.105    24.255 f  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_5__0/O
                         net (fo=4, routed)           0.590    24.845    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_5__0_n_2
    SLICE_X27Y47         LUT6 (Prop_lut6_I1_O)        0.105    24.950 f  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_4__0_comp_1/O
                         net (fo=90, routed)          0.403    25.353    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/ram_addr_sig_reg[33]_2
    SLICE_X30Y45         LUT6 (Prop_lut6_I3_O)        0.105    25.458 r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/FSM_sequential_state[1]_i_1__7_comp_2/O
                         net (fo=699, routed)         1.049    26.508    AFE_0/gen_spy_buffers/gen_spy_bit[1].spy_inst/reset
    SLICE_X37Y35         FDRE                                         r  AFE_0/gen_spy_buffers/gen_spy_bit[1].spy_inst/addr_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                     24.000    24.000 r  
    AA4                                               0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    24.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    25.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.667    19.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.712    20.915    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    20.992 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.658    22.650    AFE_0/gen_spy_buffers/gen_spy_bit[1].spy_inst/sys_clk41_66
    SLICE_X37Y35         FDRE                                         r  AFE_0/gen_spy_buffers/gen_spy_bit[1].spy_inst/addr_reg_reg[3]/C
                         clock pessimism              0.000    22.650    
                         clock uncertainty           -0.310    22.340    
    SLICE_X37Y35         FDRE (Setup_fdre_C_R)       -0.352    21.988    AFE_0/gen_spy_buffers/gen_spy_bit[1].spy_inst/addr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         21.988    
                         arrival time                         -26.508    
  -------------------------------------------------------------------
                         slack                                 -4.520    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.087ns  (arrival time - required time)
  Source:                 AFE_0/FIFO_TS_TOP/graycounter1_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AFE_0/FIFO_TS_TOP/multiregimpl1_regs0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             clk_out6_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_1_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.437%)  route 0.065ns (31.563%))
  Logic Levels:           0  
  Clock Path Skew:        -3.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    2.444ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.693     2.444    AFE_0/FIFO_TS_TOP/oeiclk_out
    SLICE_X15Y55         FDRE                                         r  AFE_0/FIFO_TS_TOP/graycounter1_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y55         FDRE (Prop_fdre_C_Q)         0.141     2.585 r  AFE_0/FIFO_TS_TOP/graycounter1_q_reg[4]/Q
                         net (fo=2, routed)           0.065     2.650    AFE_0/FIFO_TS_TOP/graycounter1_q[4]
    SLICE_X14Y55         FDRE                                         r  AFE_0/FIFO_TS_TOP/multiregimpl1_regs0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        0.969    -0.823    AFE_0/FIFO_TS_TOP/sys_clk41_66
    SLICE_X14Y55         FDRE                                         r  AFE_0/FIFO_TS_TOP/multiregimpl1_regs0_reg[4]/C
                         clock pessimism              0.000    -0.823    
                         clock uncertainty            0.310    -0.512    
    SLICE_X14Y55         FDRE (Hold_fdre_C_D)         0.076    -0.436    AFE_0/FIFO_TS_TOP/multiregimpl1_regs0_reg[4]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                           2.650    
  -------------------------------------------------------------------
                         slack                                  3.087    

Slack (MET) :             3.142ns  (arrival time - required time)
  Source:                 AFE_0/FIFO_MID/graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AFE_0/FIFO_MID/multiregimpl1_regs0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             clk_out6_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_1_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.998%)  route 0.125ns (47.002%))
  Logic Levels:           0  
  Clock Path Skew:        -3.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    2.515ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.764     2.515    AFE_0/FIFO_MID/oeiclk_out
    SLICE_X17Y45         FDRE                                         r  AFE_0/FIFO_MID/graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y45         FDRE (Prop_fdre_C_Q)         0.141     2.656 r  AFE_0/FIFO_MID/graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.125     2.781    AFE_0/FIFO_MID/graycounter1_q[2]
    SLICE_X16Y45         FDRE                                         r  AFE_0/FIFO_MID/multiregimpl1_regs0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.044    -0.748    AFE_0/FIFO_MID/sys_clk41_66
    SLICE_X16Y45         FDRE                                         r  AFE_0/FIFO_MID/multiregimpl1_regs0_reg[2]/C
                         clock pessimism              0.000    -0.748    
                         clock uncertainty            0.310    -0.437    
    SLICE_X16Y45         FDRE (Hold_fdre_C_D)         0.076    -0.361    AFE_0/FIFO_MID/multiregimpl1_regs0_reg[2]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                           2.781    
  -------------------------------------------------------------------
                         slack                                  3.142    

Slack (MET) :             3.152ns  (arrival time - required time)
  Source:                 AFE_0/FIFO_TOP/graycounter1_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AFE_0/FIFO_TOP/multiregimpl1_regs0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             clk_out6_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_1_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.038%)  route 0.125ns (46.962%))
  Logic Levels:           0  
  Clock Path Skew:        -3.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    2.439ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.688     2.439    AFE_0/FIFO_TOP/oeiclk_out
    SLICE_X24Y54         FDRE                                         r  AFE_0/FIFO_TOP/graycounter1_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y54         FDRE (Prop_fdre_C_Q)         0.141     2.580 r  AFE_0/FIFO_TOP/graycounter1_q_reg[8]/Q
                         net (fo=2, routed)           0.125     2.705    AFE_0/FIFO_TOP/graycounter1_q[8]
    SLICE_X24Y55         FDRE                                         r  AFE_0/FIFO_TOP/multiregimpl1_regs0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        0.964    -0.828    AFE_0/FIFO_TOP/sys_clk41_66
    SLICE_X24Y55         FDRE                                         r  AFE_0/FIFO_TOP/multiregimpl1_regs0_reg[8]/C
                         clock pessimism              0.000    -0.828    
                         clock uncertainty            0.310    -0.517    
    SLICE_X24Y55         FDRE (Hold_fdre_C_D)         0.070    -0.447    AFE_0/FIFO_TOP/multiregimpl1_regs0_reg[8]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                           2.705    
  -------------------------------------------------------------------
                         slack                                  3.152    

Slack (MET) :             3.156ns  (arrival time - required time)
  Source:                 AFE_0/FIFO_BOT/graycounter1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AFE_0/FIFO_BOT/multiregimpl1_regs0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             clk_out6_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_1_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.896%)  route 0.131ns (48.104%))
  Logic Levels:           0  
  Clock Path Skew:        -3.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    2.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.756     2.507    AFE_0/FIFO_BOT/oeiclk_out
    SLICE_X35Y38         FDRE                                         r  AFE_0/FIFO_BOT/graycounter1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.141     2.648 r  AFE_0/FIFO_BOT/graycounter1_q_reg[0]/Q
                         net (fo=2, routed)           0.131     2.778    AFE_0/FIFO_BOT/graycounter1_q[0]
    SLICE_X34Y38         FDRE                                         r  AFE_0/FIFO_BOT/multiregimpl1_regs0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.034    -0.758    AFE_0/FIFO_BOT/sys_clk41_66
    SLICE_X34Y38         FDRE                                         r  AFE_0/FIFO_BOT/multiregimpl1_regs0_reg[0]/C
                         clock pessimism              0.000    -0.758    
                         clock uncertainty            0.310    -0.447    
    SLICE_X34Y38         FDRE (Hold_fdre_C_D)         0.070    -0.377    AFE_0/FIFO_BOT/multiregimpl1_regs0_reg[0]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                           2.778    
  -------------------------------------------------------------------
                         slack                                  3.156    

Slack (MET) :             3.186ns  (arrival time - required time)
  Source:                 AFE_0/FIFO_MID/graycounter1_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AFE_0/FIFO_MID/multiregimpl1_regs0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             clk_out6_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_1_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.128ns (50.213%)  route 0.127ns (49.787%))
  Logic Levels:           0  
  Clock Path Skew:        -3.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    2.517ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.766     2.517    AFE_0/FIFO_MID/oeiclk_out
    SLICE_X15Y45         FDRE                                         r  AFE_0/FIFO_MID/graycounter1_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y45         FDRE (Prop_fdre_C_Q)         0.128     2.645 r  AFE_0/FIFO_MID/graycounter1_q_reg[9]/Q
                         net (fo=2, routed)           0.127     2.772    AFE_0/FIFO_MID/graycounter1_q[9]
    SLICE_X16Y45         FDRE                                         r  AFE_0/FIFO_MID/multiregimpl1_regs0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.044    -0.748    AFE_0/FIFO_MID/sys_clk41_66
    SLICE_X16Y45         FDRE                                         r  AFE_0/FIFO_MID/multiregimpl1_regs0_reg[9]/C
                         clock pessimism              0.000    -0.748    
                         clock uncertainty            0.310    -0.437    
    SLICE_X16Y45         FDRE (Hold_fdre_C_D)         0.023    -0.414    AFE_0/FIFO_MID/multiregimpl1_regs0_reg[9]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                           2.772    
  -------------------------------------------------------------------
                         slack                                  3.186    

Slack (MET) :             3.188ns  (arrival time - required time)
  Source:                 AFE_0/FIFO_MID/graycounter1_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AFE_0/FIFO_MID/multiregimpl1_regs0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             clk_out6_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_1_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.128ns (49.722%)  route 0.129ns (50.278%))
  Logic Levels:           0  
  Clock Path Skew:        -3.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.748ns
    Source Clock Delay      (SCD):    2.515ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.764     2.515    AFE_0/FIFO_MID/oeiclk_out
    SLICE_X17Y45         FDRE                                         r  AFE_0/FIFO_MID/graycounter1_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y45         FDRE (Prop_fdre_C_Q)         0.128     2.643 r  AFE_0/FIFO_MID/graycounter1_q_reg[3]/Q
                         net (fo=2, routed)           0.129     2.772    AFE_0/FIFO_MID/graycounter1_q[3]
    SLICE_X16Y45         FDRE                                         r  AFE_0/FIFO_MID/multiregimpl1_regs0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.044    -0.748    AFE_0/FIFO_MID/sys_clk41_66
    SLICE_X16Y45         FDRE                                         r  AFE_0/FIFO_MID/multiregimpl1_regs0_reg[3]/C
                         clock pessimism              0.000    -0.748    
                         clock uncertainty            0.310    -0.437    
    SLICE_X16Y45         FDRE (Hold_fdre_C_D)         0.022    -0.415    AFE_0/FIFO_MID/multiregimpl1_regs0_reg[3]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                           2.772    
  -------------------------------------------------------------------
                         slack                                  3.188    

Slack (MET) :             3.190ns  (arrival time - required time)
  Source:                 AFE_0/FIFO_TS_TOP/graycounter1_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AFE_0/FIFO_TS_TOP/multiregimpl1_regs0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             clk_out6_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_1_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.591%)  route 0.168ns (54.409%))
  Logic Levels:           0  
  Clock Path Skew:        -3.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    2.444ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.693     2.444    AFE_0/FIFO_TS_TOP/oeiclk_out
    SLICE_X15Y54         FDRE                                         r  AFE_0/FIFO_TS_TOP/graycounter1_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y54         FDRE (Prop_fdre_C_Q)         0.141     2.585 r  AFE_0/FIFO_TS_TOP/graycounter1_q_reg[5]/Q
                         net (fo=2, routed)           0.168     2.753    AFE_0/FIFO_TS_TOP/graycounter1_q[5]
    SLICE_X14Y55         FDRE                                         r  AFE_0/FIFO_TS_TOP/multiregimpl1_regs0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        0.969    -0.823    AFE_0/FIFO_TS_TOP/sys_clk41_66
    SLICE_X14Y55         FDRE                                         r  AFE_0/FIFO_TS_TOP/multiregimpl1_regs0_reg[5]/C
                         clock pessimism              0.000    -0.823    
                         clock uncertainty            0.310    -0.512    
    SLICE_X14Y55         FDRE (Hold_fdre_C_D)         0.076    -0.436    AFE_0/FIFO_TS_TOP/multiregimpl1_regs0_reg[5]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                           2.753    
  -------------------------------------------------------------------
                         slack                                  3.190    

Slack (MET) :             3.190ns  (arrival time - required time)
  Source:                 AFE_0/FIFO_TS_MID/graycounter1_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AFE_0/FIFO_TS_MID/multiregimpl1_regs0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             clk_out6_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_1_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.624%)  route 0.161ns (53.376%))
  Logic Levels:           0  
  Clock Path Skew:        -3.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    2.444ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.693     2.444    AFE_0/FIFO_TS_MID/oeiclk_out
    SLICE_X15Y56         FDRE                                         r  AFE_0/FIFO_TS_MID/graycounter1_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y56         FDRE (Prop_fdre_C_Q)         0.141     2.585 r  AFE_0/FIFO_TS_MID/graycounter1_q_reg[6]/Q
                         net (fo=2, routed)           0.161     2.747    AFE_0/FIFO_TS_MID/graycounter1_q_reg_n_2_[6]
    SLICE_X13Y58         FDRE                                         r  AFE_0/FIFO_TS_MID/multiregimpl1_regs0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        0.968    -0.824    AFE_0/FIFO_TS_MID/sys_clk41_66
    SLICE_X13Y58         FDRE                                         r  AFE_0/FIFO_TS_MID/multiregimpl1_regs0_reg[6]/C
                         clock pessimism              0.000    -0.824    
                         clock uncertainty            0.310    -0.513    
    SLICE_X13Y58         FDRE (Hold_fdre_C_D)         0.070    -0.443    AFE_0/FIFO_TS_MID/multiregimpl1_regs0_reg[6]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                           2.747    
  -------------------------------------------------------------------
                         slack                                  3.190    

Slack (MET) :             3.193ns  (arrival time - required time)
  Source:                 AFE_0/FIFO_TS_TOP/graycounter1_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AFE_0/FIFO_TS_TOP/multiregimpl1_regs0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             clk_out6_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_1_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.128ns (55.487%)  route 0.103ns (44.513%))
  Logic Levels:           0  
  Clock Path Skew:        -3.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    2.444ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.693     2.444    AFE_0/FIFO_TS_TOP/oeiclk_out
    SLICE_X15Y55         FDRE                                         r  AFE_0/FIFO_TS_TOP/graycounter1_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y55         FDRE (Prop_fdre_C_Q)         0.128     2.572 r  AFE_0/FIFO_TS_TOP/graycounter1_q_reg[3]/Q
                         net (fo=2, routed)           0.103     2.675    AFE_0/FIFO_TS_TOP/graycounter1_q[3]
    SLICE_X13Y55         FDRE                                         r  AFE_0/FIFO_TS_TOP/multiregimpl1_regs0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        0.969    -0.823    AFE_0/FIFO_TS_TOP/sys_clk41_66
    SLICE_X13Y55         FDRE                                         r  AFE_0/FIFO_TS_TOP/multiregimpl1_regs0_reg[3]/C
                         clock pessimism              0.000    -0.823    
                         clock uncertainty            0.310    -0.512    
    SLICE_X13Y55         FDRE (Hold_fdre_C_D)        -0.006    -0.518    AFE_0/FIFO_TS_TOP/multiregimpl1_regs0_reg[3]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                           2.675    
  -------------------------------------------------------------------
                         slack                                  3.193    

Slack (MET) :             3.193ns  (arrival time - required time)
  Source:                 AFE_0/FIFO_BOT/graycounter1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            AFE_0/FIFO_BOT/multiregimpl1_regs0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             clk_out6_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_1_1 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.433%)  route 0.176ns (55.567%))
  Logic Levels:           0  
  Clock Path Skew:        -3.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.755ns
    Source Clock Delay      (SCD):    2.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.295ns
    Phase Error              (PE):    0.159ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.756     2.507    AFE_0/FIFO_BOT/oeiclk_out
    SLICE_X35Y38         FDRE                                         r  AFE_0/FIFO_BOT/graycounter1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y38         FDRE (Prop_fdre_C_Q)         0.141     2.648 r  AFE_0/FIFO_BOT/graycounter1_q_reg[2]/Q
                         net (fo=2, routed)           0.176     2.824    AFE_0/FIFO_BOT/graycounter1_q[2]
    SLICE_X28Y38         FDRE                                         r  AFE_0/FIFO_BOT/multiregimpl1_regs0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.037    -0.755    AFE_0/FIFO_BOT/sys_clk41_66
    SLICE_X28Y38         FDRE                                         r  AFE_0/FIFO_BOT/multiregimpl1_regs0_reg[2]/C
                         clock pessimism              0.000    -0.755    
                         clock uncertainty            0.310    -0.444    
    SLICE_X28Y38         FDRE (Hold_fdre_C_D)         0.075    -0.369    AFE_0/FIFO_BOT/multiregimpl1_regs0_reg[2]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                           2.824    
  -------------------------------------------------------------------
                         slack                                  3.193    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_1_1
  To Clock:  clk_out6_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        1.515ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.515ns  (required time - arrival time)
  Source:                 AFE_0/fe_inst/gen_bit[1].febit_d_inst/iserdese2_slave_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AFE_0/filter_inst/i_instance[0].j_instance[1].hpf/w3/A[27]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             clk_out6_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out6_clk_wiz_1_1 rise@24.000ns - clk_out2_clk_wiz_1_1 rise@16.000ns)
  Data Path Delay:        5.534ns  (logic 1.370ns (24.757%)  route 4.164ns (75.243%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 22.657 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.832ns = ( 15.168 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907    16.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    17.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    11.419 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.797    13.216    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    13.297 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          1.871    15.168    AFE_0/fe_inst/gen_bit[1].febit_d_inst/sys_clk62_5
    ILOGIC_X0Y5          ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[1].febit_d_inst/iserdese2_slave_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y5          ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.533    15.701 r  AFE_0/fe_inst/gen_bit[1].febit_d_inst/iserdese2_slave_inst/Q4
                         net (fo=3, routed)           2.838    18.539    AFE_0/fe_inst/gen_bit[1].febit_d_inst/iserdese2_slave_inst_0[9]
    SLICE_X43Y21         LUT3 (Prop_lut3_I0_O)        0.105    18.644 r  AFE_0/fe_inst/gen_bit[1].febit_d_inst/x_i[11]_i_4__0/O
                         net (fo=1, routed)           0.000    18.644    AFE_0/fe_inst/gen_bit[1].febit_d_inst/x_i[11]_i_4__0_n_2
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    19.101 r  AFE_0/fe_inst/gen_bit[1].febit_d_inst/x_i_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.101    AFE_0/fe_inst/gen_bit[1].febit_d_inst/x_i_reg[11]_i_1__0_n_2
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.275    19.376 r  AFE_0/fe_inst/gen_bit[1].febit_d_inst/x_i_reg[15]_i_1__0/O[3]
                         net (fo=14, routed)          1.326    20.702    AFE_0/filter_inst/i_instance[0].j_instance[1].hpf/w11__2_0[15]
    DSP48_X2Y5           DSP48E1                                      r  AFE_0/filter_inst/i_instance[0].j_instance[1].hpf/w3/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                     24.000    24.000 r  
    AA4                                               0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    24.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    25.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.667    19.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.712    20.915    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    20.992 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.665    22.657    AFE_0/filter_inst/i_instance[0].j_instance[1].hpf/sys_clk41_66
    DSP48_X2Y5           DSP48E1                                      r  AFE_0/filter_inst/i_instance[0].j_instance[1].hpf/w3/CLK
                         clock pessimism              0.216    22.873    
                         clock uncertainty           -0.207    22.666    
    DSP48_X2Y5           DSP48E1 (Setup_dsp48e1_CLK_A[27])
                                                     -0.449    22.217    AFE_0/filter_inst/i_instance[0].j_instance[1].hpf/w3
  -------------------------------------------------------------------
                         required time                         22.217    
                         arrival time                         -20.702    
  -------------------------------------------------------------------
                         slack                                  1.515    

Slack (MET) :             1.625ns  (required time - arrival time)
  Source:                 AFE_0/fe_inst/gen_bit[2].febit_d_inst/iserdese2_master_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AFE_0/filter_inst/i_instance[0].j_instance[2].hpf/w3/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             clk_out6_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out6_clk_wiz_1_1 rise@24.000ns - clk_out2_clk_wiz_1_1 rise@16.000ns)
  Data Path Delay:        5.432ns  (logic 1.441ns (26.526%)  route 3.991ns (73.474%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 22.661 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.836ns = ( 15.164 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907    16.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    17.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    11.419 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.797    13.216    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    13.297 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          1.867    15.164    AFE_0/fe_inst/gen_bit[2].febit_d_inst/sys_clk62_5
    ILOGIC_X0Y12         ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[2].febit_d_inst/iserdese2_master_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.533    15.697 r  AFE_0/fe_inst/gen_bit[2].febit_d_inst/iserdese2_master_inst/Q3
                         net (fo=3, routed)           2.645    18.342    AFE_0/fe_inst/gen_bit[2].febit_d_inst/iserdese2_slave_inst_0[2]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.105    18.447 r  AFE_0/fe_inst/gen_bit[2].febit_d_inst/x_i[3]_i_3__1/O
                         net (fo=1, routed)           0.000    18.447    AFE_0/fe_inst/gen_bit[2].febit_d_inst/x_i[3]_i_3__1_n_2
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    18.779 r  AFE_0/fe_inst/gen_bit[2].febit_d_inst/x_i_reg[3]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.779    AFE_0/fe_inst/gen_bit[2].febit_d_inst/x_i_reg[3]_i_1__1_n_2
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.877 r  AFE_0/fe_inst/gen_bit[2].febit_d_inst/x_i_reg[7]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.877    AFE_0/fe_inst/gen_bit[2].febit_d_inst/x_i_reg[7]_i_1__1_n_2
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.975 r  AFE_0/fe_inst/gen_bit[2].febit_d_inst/x_i_reg[11]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.975    AFE_0/fe_inst/gen_bit[2].febit_d_inst/x_i_reg[11]_i_1__1_n_2
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.275    19.250 r  AFE_0/fe_inst/gen_bit[2].febit_d_inst/x_i_reg[15]_i_1__1/O[3]
                         net (fo=14, routed)          1.347    20.596    AFE_0/filter_inst/i_instance[0].j_instance[2].hpf/w11__2_0[15]
    DSP48_X2Y0           DSP48E1                                      r  AFE_0/filter_inst/i_instance[0].j_instance[2].hpf/w3/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                     24.000    24.000 r  
    AA4                                               0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    24.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    25.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.667    19.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.712    20.915    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    20.992 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.669    22.661    AFE_0/filter_inst/i_instance[0].j_instance[2].hpf/sys_clk41_66
    DSP48_X2Y0           DSP48E1                                      r  AFE_0/filter_inst/i_instance[0].j_instance[2].hpf/w3/CLK
                         clock pessimism              0.216    22.877    
                         clock uncertainty           -0.207    22.670    
    DSP48_X2Y0           DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -0.449    22.221    AFE_0/filter_inst/i_instance[0].j_instance[2].hpf/w3
  -------------------------------------------------------------------
                         required time                         22.221    
                         arrival time                         -20.596    
  -------------------------------------------------------------------
                         slack                                  1.625    

Slack (MET) :             1.625ns  (required time - arrival time)
  Source:                 AFE_0/fe_inst/gen_bit[2].febit_d_inst/iserdese2_master_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AFE_0/filter_inst/i_instance[0].j_instance[2].hpf/w3/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             clk_out6_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out6_clk_wiz_1_1 rise@24.000ns - clk_out2_clk_wiz_1_1 rise@16.000ns)
  Data Path Delay:        5.432ns  (logic 1.441ns (26.526%)  route 3.991ns (73.474%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 22.661 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.836ns = ( 15.164 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907    16.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    17.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    11.419 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.797    13.216    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    13.297 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          1.867    15.164    AFE_0/fe_inst/gen_bit[2].febit_d_inst/sys_clk62_5
    ILOGIC_X0Y12         ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[2].febit_d_inst/iserdese2_master_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.533    15.697 r  AFE_0/fe_inst/gen_bit[2].febit_d_inst/iserdese2_master_inst/Q3
                         net (fo=3, routed)           2.645    18.342    AFE_0/fe_inst/gen_bit[2].febit_d_inst/iserdese2_slave_inst_0[2]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.105    18.447 r  AFE_0/fe_inst/gen_bit[2].febit_d_inst/x_i[3]_i_3__1/O
                         net (fo=1, routed)           0.000    18.447    AFE_0/fe_inst/gen_bit[2].febit_d_inst/x_i[3]_i_3__1_n_2
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    18.779 r  AFE_0/fe_inst/gen_bit[2].febit_d_inst/x_i_reg[3]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.779    AFE_0/fe_inst/gen_bit[2].febit_d_inst/x_i_reg[3]_i_1__1_n_2
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.877 r  AFE_0/fe_inst/gen_bit[2].febit_d_inst/x_i_reg[7]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.877    AFE_0/fe_inst/gen_bit[2].febit_d_inst/x_i_reg[7]_i_1__1_n_2
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.975 r  AFE_0/fe_inst/gen_bit[2].febit_d_inst/x_i_reg[11]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.975    AFE_0/fe_inst/gen_bit[2].febit_d_inst/x_i_reg[11]_i_1__1_n_2
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.275    19.250 r  AFE_0/fe_inst/gen_bit[2].febit_d_inst/x_i_reg[15]_i_1__1/O[3]
                         net (fo=14, routed)          1.347    20.596    AFE_0/filter_inst/i_instance[0].j_instance[2].hpf/w11__2_0[15]
    DSP48_X2Y0           DSP48E1                                      r  AFE_0/filter_inst/i_instance[0].j_instance[2].hpf/w3/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                     24.000    24.000 r  
    AA4                                               0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    24.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    25.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.667    19.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.712    20.915    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    20.992 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.669    22.661    AFE_0/filter_inst/i_instance[0].j_instance[2].hpf/sys_clk41_66
    DSP48_X2Y0           DSP48E1                                      r  AFE_0/filter_inst/i_instance[0].j_instance[2].hpf/w3/CLK
                         clock pessimism              0.216    22.877    
                         clock uncertainty           -0.207    22.670    
    DSP48_X2Y0           DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -0.449    22.221    AFE_0/filter_inst/i_instance[0].j_instance[2].hpf/w3
  -------------------------------------------------------------------
                         required time                         22.221    
                         arrival time                         -20.596    
  -------------------------------------------------------------------
                         slack                                  1.625    

Slack (MET) :             1.625ns  (required time - arrival time)
  Source:                 AFE_0/fe_inst/gen_bit[2].febit_d_inst/iserdese2_master_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AFE_0/filter_inst/i_instance[0].j_instance[2].hpf/w3/A[26]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             clk_out6_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out6_clk_wiz_1_1 rise@24.000ns - clk_out2_clk_wiz_1_1 rise@16.000ns)
  Data Path Delay:        5.432ns  (logic 1.441ns (26.526%)  route 3.991ns (73.474%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 22.661 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.836ns = ( 15.164 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907    16.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    17.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    11.419 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.797    13.216    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    13.297 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          1.867    15.164    AFE_0/fe_inst/gen_bit[2].febit_d_inst/sys_clk62_5
    ILOGIC_X0Y12         ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[2].febit_d_inst/iserdese2_master_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.533    15.697 r  AFE_0/fe_inst/gen_bit[2].febit_d_inst/iserdese2_master_inst/Q3
                         net (fo=3, routed)           2.645    18.342    AFE_0/fe_inst/gen_bit[2].febit_d_inst/iserdese2_slave_inst_0[2]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.105    18.447 r  AFE_0/fe_inst/gen_bit[2].febit_d_inst/x_i[3]_i_3__1/O
                         net (fo=1, routed)           0.000    18.447    AFE_0/fe_inst/gen_bit[2].febit_d_inst/x_i[3]_i_3__1_n_2
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    18.779 r  AFE_0/fe_inst/gen_bit[2].febit_d_inst/x_i_reg[3]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.779    AFE_0/fe_inst/gen_bit[2].febit_d_inst/x_i_reg[3]_i_1__1_n_2
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.877 r  AFE_0/fe_inst/gen_bit[2].febit_d_inst/x_i_reg[7]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.877    AFE_0/fe_inst/gen_bit[2].febit_d_inst/x_i_reg[7]_i_1__1_n_2
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.975 r  AFE_0/fe_inst/gen_bit[2].febit_d_inst/x_i_reg[11]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.975    AFE_0/fe_inst/gen_bit[2].febit_d_inst/x_i_reg[11]_i_1__1_n_2
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.275    19.250 r  AFE_0/fe_inst/gen_bit[2].febit_d_inst/x_i_reg[15]_i_1__1/O[3]
                         net (fo=14, routed)          1.347    20.596    AFE_0/filter_inst/i_instance[0].j_instance[2].hpf/w11__2_0[15]
    DSP48_X2Y0           DSP48E1                                      r  AFE_0/filter_inst/i_instance[0].j_instance[2].hpf/w3/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                     24.000    24.000 r  
    AA4                                               0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    24.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    25.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.667    19.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.712    20.915    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    20.992 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.669    22.661    AFE_0/filter_inst/i_instance[0].j_instance[2].hpf/sys_clk41_66
    DSP48_X2Y0           DSP48E1                                      r  AFE_0/filter_inst/i_instance[0].j_instance[2].hpf/w3/CLK
                         clock pessimism              0.216    22.877    
                         clock uncertainty           -0.207    22.670    
    DSP48_X2Y0           DSP48E1 (Setup_dsp48e1_CLK_A[26])
                                                     -0.449    22.221    AFE_0/filter_inst/i_instance[0].j_instance[2].hpf/w3
  -------------------------------------------------------------------
                         required time                         22.221    
                         arrival time                         -20.596    
  -------------------------------------------------------------------
                         slack                                  1.625    

Slack (MET) :             1.625ns  (required time - arrival time)
  Source:                 AFE_0/fe_inst/gen_bit[2].febit_d_inst/iserdese2_master_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AFE_0/filter_inst/i_instance[0].j_instance[2].hpf/w3/A[27]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             clk_out6_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out6_clk_wiz_1_1 rise@24.000ns - clk_out2_clk_wiz_1_1 rise@16.000ns)
  Data Path Delay:        5.432ns  (logic 1.441ns (26.526%)  route 3.991ns (73.474%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.339ns = ( 22.661 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.836ns = ( 15.164 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907    16.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    17.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    11.419 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.797    13.216    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    13.297 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          1.867    15.164    AFE_0/fe_inst/gen_bit[2].febit_d_inst/sys_clk62_5
    ILOGIC_X0Y12         ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[2].febit_d_inst/iserdese2_master_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.533    15.697 r  AFE_0/fe_inst/gen_bit[2].febit_d_inst/iserdese2_master_inst/Q3
                         net (fo=3, routed)           2.645    18.342    AFE_0/fe_inst/gen_bit[2].febit_d_inst/iserdese2_slave_inst_0[2]
    SLICE_X41Y9          LUT3 (Prop_lut3_I0_O)        0.105    18.447 r  AFE_0/fe_inst/gen_bit[2].febit_d_inst/x_i[3]_i_3__1/O
                         net (fo=1, routed)           0.000    18.447    AFE_0/fe_inst/gen_bit[2].febit_d_inst/x_i[3]_i_3__1_n_2
    SLICE_X41Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    18.779 r  AFE_0/fe_inst/gen_bit[2].febit_d_inst/x_i_reg[3]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.779    AFE_0/fe_inst/gen_bit[2].febit_d_inst/x_i_reg[3]_i_1__1_n_2
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.877 r  AFE_0/fe_inst/gen_bit[2].febit_d_inst/x_i_reg[7]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.877    AFE_0/fe_inst/gen_bit[2].febit_d_inst/x_i_reg[7]_i_1__1_n_2
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.975 r  AFE_0/fe_inst/gen_bit[2].febit_d_inst/x_i_reg[11]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    18.975    AFE_0/fe_inst/gen_bit[2].febit_d_inst/x_i_reg[11]_i_1__1_n_2
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.275    19.250 r  AFE_0/fe_inst/gen_bit[2].febit_d_inst/x_i_reg[15]_i_1__1/O[3]
                         net (fo=14, routed)          1.347    20.596    AFE_0/filter_inst/i_instance[0].j_instance[2].hpf/w11__2_0[15]
    DSP48_X2Y0           DSP48E1                                      r  AFE_0/filter_inst/i_instance[0].j_instance[2].hpf/w3/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                     24.000    24.000 r  
    AA4                                               0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    24.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    25.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.667    19.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.712    20.915    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    20.992 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.669    22.661    AFE_0/filter_inst/i_instance[0].j_instance[2].hpf/sys_clk41_66
    DSP48_X2Y0           DSP48E1                                      r  AFE_0/filter_inst/i_instance[0].j_instance[2].hpf/w3/CLK
                         clock pessimism              0.216    22.877    
                         clock uncertainty           -0.207    22.670    
    DSP48_X2Y0           DSP48E1 (Setup_dsp48e1_CLK_A[27])
                                                     -0.449    22.221    AFE_0/filter_inst/i_instance[0].j_instance[2].hpf/w3
  -------------------------------------------------------------------
                         required time                         22.221    
                         arrival time                         -20.596    
  -------------------------------------------------------------------
                         slack                                  1.625    

Slack (MET) :             1.658ns  (required time - arrival time)
  Source:                 AFE_0/fe_inst/gen_bit[1].febit_d_inst/iserdese2_slave_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AFE_0/filter_inst/i_instance[0].j_instance[1].hpf/w3/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             clk_out6_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out6_clk_wiz_1_1 rise@24.000ns - clk_out2_clk_wiz_1_1 rise@16.000ns)
  Data Path Delay:        5.391ns  (logic 1.370ns (25.413%)  route 4.021ns (74.587%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 22.657 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.832ns = ( 15.168 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907    16.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    17.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    11.419 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.797    13.216    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    13.297 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          1.871    15.168    AFE_0/fe_inst/gen_bit[1].febit_d_inst/sys_clk62_5
    ILOGIC_X0Y5          ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[1].febit_d_inst/iserdese2_slave_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y5          ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.533    15.701 r  AFE_0/fe_inst/gen_bit[1].febit_d_inst/iserdese2_slave_inst/Q4
                         net (fo=3, routed)           2.838    18.539    AFE_0/fe_inst/gen_bit[1].febit_d_inst/iserdese2_slave_inst_0[9]
    SLICE_X43Y21         LUT3 (Prop_lut3_I0_O)        0.105    18.644 r  AFE_0/fe_inst/gen_bit[1].febit_d_inst/x_i[11]_i_4__0/O
                         net (fo=1, routed)           0.000    18.644    AFE_0/fe_inst/gen_bit[1].febit_d_inst/x_i[11]_i_4__0_n_2
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    19.101 r  AFE_0/fe_inst/gen_bit[1].febit_d_inst/x_i_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.101    AFE_0/fe_inst/gen_bit[1].febit_d_inst/x_i_reg[11]_i_1__0_n_2
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.275    19.376 r  AFE_0/fe_inst/gen_bit[1].febit_d_inst/x_i_reg[15]_i_1__0/O[3]
                         net (fo=14, routed)          1.183    20.559    AFE_0/filter_inst/i_instance[0].j_instance[1].hpf/w11__2_0[15]
    DSP48_X2Y5           DSP48E1                                      r  AFE_0/filter_inst/i_instance[0].j_instance[1].hpf/w3/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                     24.000    24.000 r  
    AA4                                               0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    24.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    25.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.667    19.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.712    20.915    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    20.992 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.665    22.657    AFE_0/filter_inst/i_instance[0].j_instance[1].hpf/sys_clk41_66
    DSP48_X2Y5           DSP48E1                                      r  AFE_0/filter_inst/i_instance[0].j_instance[1].hpf/w3/CLK
                         clock pessimism              0.216    22.873    
                         clock uncertainty           -0.207    22.666    
    DSP48_X2Y5           DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -0.449    22.217    AFE_0/filter_inst/i_instance[0].j_instance[1].hpf/w3
  -------------------------------------------------------------------
                         required time                         22.217    
                         arrival time                         -20.559    
  -------------------------------------------------------------------
                         slack                                  1.658    

Slack (MET) :             1.658ns  (required time - arrival time)
  Source:                 AFE_0/fe_inst/gen_bit[1].febit_d_inst/iserdese2_slave_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AFE_0/filter_inst/i_instance[0].j_instance[1].hpf/w3/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             clk_out6_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out6_clk_wiz_1_1 rise@24.000ns - clk_out2_clk_wiz_1_1 rise@16.000ns)
  Data Path Delay:        5.391ns  (logic 1.370ns (25.413%)  route 4.021ns (74.587%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 22.657 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.832ns = ( 15.168 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907    16.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    17.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    11.419 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.797    13.216    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    13.297 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          1.871    15.168    AFE_0/fe_inst/gen_bit[1].febit_d_inst/sys_clk62_5
    ILOGIC_X0Y5          ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[1].febit_d_inst/iserdese2_slave_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y5          ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.533    15.701 r  AFE_0/fe_inst/gen_bit[1].febit_d_inst/iserdese2_slave_inst/Q4
                         net (fo=3, routed)           2.838    18.539    AFE_0/fe_inst/gen_bit[1].febit_d_inst/iserdese2_slave_inst_0[9]
    SLICE_X43Y21         LUT3 (Prop_lut3_I0_O)        0.105    18.644 r  AFE_0/fe_inst/gen_bit[1].febit_d_inst/x_i[11]_i_4__0/O
                         net (fo=1, routed)           0.000    18.644    AFE_0/fe_inst/gen_bit[1].febit_d_inst/x_i[11]_i_4__0_n_2
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    19.101 r  AFE_0/fe_inst/gen_bit[1].febit_d_inst/x_i_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.101    AFE_0/fe_inst/gen_bit[1].febit_d_inst/x_i_reg[11]_i_1__0_n_2
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.275    19.376 r  AFE_0/fe_inst/gen_bit[1].febit_d_inst/x_i_reg[15]_i_1__0/O[3]
                         net (fo=14, routed)          1.183    20.559    AFE_0/filter_inst/i_instance[0].j_instance[1].hpf/w11__2_0[15]
    DSP48_X2Y5           DSP48E1                                      r  AFE_0/filter_inst/i_instance[0].j_instance[1].hpf/w3/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                     24.000    24.000 r  
    AA4                                               0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    24.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    25.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.667    19.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.712    20.915    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    20.992 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.665    22.657    AFE_0/filter_inst/i_instance[0].j_instance[1].hpf/sys_clk41_66
    DSP48_X2Y5           DSP48E1                                      r  AFE_0/filter_inst/i_instance[0].j_instance[1].hpf/w3/CLK
                         clock pessimism              0.216    22.873    
                         clock uncertainty           -0.207    22.666    
    DSP48_X2Y5           DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -0.449    22.217    AFE_0/filter_inst/i_instance[0].j_instance[1].hpf/w3
  -------------------------------------------------------------------
                         required time                         22.217    
                         arrival time                         -20.559    
  -------------------------------------------------------------------
                         slack                                  1.658    

Slack (MET) :             1.658ns  (required time - arrival time)
  Source:                 AFE_0/fe_inst/gen_bit[1].febit_d_inst/iserdese2_slave_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AFE_0/filter_inst/i_instance[0].j_instance[1].hpf/w3/A[26]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             clk_out6_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out6_clk_wiz_1_1 rise@24.000ns - clk_out2_clk_wiz_1_1 rise@16.000ns)
  Data Path Delay:        5.391ns  (logic 1.370ns (25.413%)  route 4.021ns (74.587%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 22.657 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.832ns = ( 15.168 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907    16.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    17.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    11.419 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.797    13.216    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    13.297 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          1.871    15.168    AFE_0/fe_inst/gen_bit[1].febit_d_inst/sys_clk62_5
    ILOGIC_X0Y5          ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[1].febit_d_inst/iserdese2_slave_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y5          ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.533    15.701 r  AFE_0/fe_inst/gen_bit[1].febit_d_inst/iserdese2_slave_inst/Q4
                         net (fo=3, routed)           2.838    18.539    AFE_0/fe_inst/gen_bit[1].febit_d_inst/iserdese2_slave_inst_0[9]
    SLICE_X43Y21         LUT3 (Prop_lut3_I0_O)        0.105    18.644 r  AFE_0/fe_inst/gen_bit[1].febit_d_inst/x_i[11]_i_4__0/O
                         net (fo=1, routed)           0.000    18.644    AFE_0/fe_inst/gen_bit[1].febit_d_inst/x_i[11]_i_4__0_n_2
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    19.101 r  AFE_0/fe_inst/gen_bit[1].febit_d_inst/x_i_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    19.101    AFE_0/fe_inst/gen_bit[1].febit_d_inst/x_i_reg[11]_i_1__0_n_2
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.275    19.376 r  AFE_0/fe_inst/gen_bit[1].febit_d_inst/x_i_reg[15]_i_1__0/O[3]
                         net (fo=14, routed)          1.183    20.559    AFE_0/filter_inst/i_instance[0].j_instance[1].hpf/w11__2_0[15]
    DSP48_X2Y5           DSP48E1                                      r  AFE_0/filter_inst/i_instance[0].j_instance[1].hpf/w3/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                     24.000    24.000 r  
    AA4                                               0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    24.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    25.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.667    19.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.712    20.915    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    20.992 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.665    22.657    AFE_0/filter_inst/i_instance[0].j_instance[1].hpf/sys_clk41_66
    DSP48_X2Y5           DSP48E1                                      r  AFE_0/filter_inst/i_instance[0].j_instance[1].hpf/w3/CLK
                         clock pessimism              0.216    22.873    
                         clock uncertainty           -0.207    22.666    
    DSP48_X2Y5           DSP48E1 (Setup_dsp48e1_CLK_A[26])
                                                     -0.449    22.217    AFE_0/filter_inst/i_instance[0].j_instance[1].hpf/w3
  -------------------------------------------------------------------
                         required time                         22.217    
                         arrival time                         -20.559    
  -------------------------------------------------------------------
                         slack                                  1.658    

Slack (MET) :             1.694ns  (required time - arrival time)
  Source:                 AFE_0/fe_inst/gen_bit[3].febit_d_inst/iserdese2_master_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AFE_0/filter_inst/i_instance[0].j_instance[3].hpf/w11__2/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             clk_out6_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out6_clk_wiz_1_1 rise@24.000ns - clk_out2_clk_wiz_1_1 rise@16.000ns)
  Data Path Delay:        5.374ns  (logic 1.161ns (21.603%)  route 4.213ns (78.397%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 22.657 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 15.157 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907    16.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    17.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    11.419 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.797    13.216    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    13.297 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          1.860    15.157    AFE_0/fe_inst/gen_bit[3].febit_d_inst/sys_clk62_5
    ILOGIC_X0Y18         ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[3].febit_d_inst/iserdese2_master_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y18         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.533    15.690 r  AFE_0/fe_inst/gen_bit[3].febit_d_inst/iserdese2_master_inst/Q3
                         net (fo=3, routed)           2.915    18.605    AFE_0/fe_inst/gen_bit[3].febit_d_inst/iserdese2_slave_inst_0[2]
    SLICE_X45Y24         LUT3 (Prop_lut3_I0_O)        0.105    18.710 r  AFE_0/fe_inst/gen_bit[3].febit_d_inst/x_i[3]_i_3__2/O
                         net (fo=1, routed)           0.000    18.710    AFE_0/fe_inst/gen_bit[3].febit_d_inst/x_i[3]_i_3__2_n_2
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    19.042 r  AFE_0/fe_inst/gen_bit[3].febit_d_inst/x_i_reg[3]_i_1__2/CO[3]
                         net (fo=1, routed)           0.008    19.050    AFE_0/fe_inst/gen_bit[3].febit_d_inst/x_i_reg[3]_i_1__2_n_2
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    19.241 r  AFE_0/fe_inst/gen_bit[3].febit_d_inst/x_i_reg[7]_i_1__2/O[0]
                         net (fo=4, routed)           1.290    20.531    AFE_0/filter_inst/i_instance[0].j_instance[3].hpf/w11__2_0[4]
    DSP48_X2Y14          DSP48E1                                      r  AFE_0/filter_inst/i_instance[0].j_instance[3].hpf/w11__2/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                     24.000    24.000 r  
    AA4                                               0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    24.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    25.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.667    19.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.712    20.915    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    20.992 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.665    22.657    AFE_0/filter_inst/i_instance[0].j_instance[3].hpf/sys_clk41_66
    DSP48_X2Y14          DSP48E1                                      r  AFE_0/filter_inst/i_instance[0].j_instance[3].hpf/w11__2/CLK
                         clock pessimism              0.216    22.873    
                         clock uncertainty           -0.207    22.666    
    DSP48_X2Y14          DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -0.441    22.225    AFE_0/filter_inst/i_instance[0].j_instance[3].hpf/w11__2
  -------------------------------------------------------------------
                         required time                         22.225    
                         arrival time                         -20.531    
  -------------------------------------------------------------------
                         slack                                  1.694    

Slack (MET) :             1.701ns  (required time - arrival time)
  Source:                 AFE_0/fe_inst/gen_bit[3].febit_d_inst/iserdese2_master_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AFE_0/filter_inst/i_instance[0].j_instance[3].hpf/w11__2/A[28]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             clk_out6_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out6_clk_wiz_1_1 rise@24.000ns - clk_out2_clk_wiz_1_1 rise@16.000ns)
  Data Path Delay:        5.359ns  (logic 1.441ns (26.889%)  route 3.918ns (73.111%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.343ns = ( 22.657 - 24.000 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 15.157 - 16.000 ) 
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                     16.000    16.000 r  
    AA4                                               0.000    16.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    16.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907    16.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065    17.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553    11.419 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.797    13.216    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    13.297 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          1.860    15.157    AFE_0/fe_inst/gen_bit[3].febit_d_inst/sys_clk62_5
    ILOGIC_X0Y18         ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[3].febit_d_inst/iserdese2_master_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y18         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.533    15.690 r  AFE_0/fe_inst/gen_bit[3].febit_d_inst/iserdese2_master_inst/Q3
                         net (fo=3, routed)           2.915    18.605    AFE_0/fe_inst/gen_bit[3].febit_d_inst/iserdese2_slave_inst_0[2]
    SLICE_X45Y24         LUT3 (Prop_lut3_I0_O)        0.105    18.710 r  AFE_0/fe_inst/gen_bit[3].febit_d_inst/x_i[3]_i_3__2/O
                         net (fo=1, routed)           0.000    18.710    AFE_0/fe_inst/gen_bit[3].febit_d_inst/x_i[3]_i_3__2_n_2
    SLICE_X45Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    19.042 r  AFE_0/fe_inst/gen_bit[3].febit_d_inst/x_i_reg[3]_i_1__2/CO[3]
                         net (fo=1, routed)           0.008    19.050    AFE_0/fe_inst/gen_bit[3].febit_d_inst/x_i_reg[3]_i_1__2_n_2
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.148 r  AFE_0/fe_inst/gen_bit[3].febit_d_inst/x_i_reg[7]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    19.148    AFE_0/fe_inst/gen_bit[3].febit_d_inst/x_i_reg[7]_i_1__2_n_2
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    19.246 r  AFE_0/fe_inst/gen_bit[3].febit_d_inst/x_i_reg[11]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000    19.246    AFE_0/fe_inst/gen_bit[3].febit_d_inst/x_i_reg[11]_i_1__2_n_2
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.275    19.521 r  AFE_0/fe_inst/gen_bit[3].febit_d_inst/x_i_reg[15]_i_1__2/O[3]
                         net (fo=14, routed)          0.995    20.516    AFE_0/filter_inst/i_instance[0].j_instance[3].hpf/w11__2_0[15]
    DSP48_X2Y14          DSP48E1                                      r  AFE_0/filter_inst/i_instance[0].j_instance[3].hpf/w11__2/A[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                     24.000    24.000 r  
    AA4                                               0.000    24.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000    24.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867    24.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004    25.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.667    19.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.712    20.915    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    20.992 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.665    22.657    AFE_0/filter_inst/i_instance[0].j_instance[3].hpf/sys_clk41_66
    DSP48_X2Y14          DSP48E1                                      r  AFE_0/filter_inst/i_instance[0].j_instance[3].hpf/w11__2/CLK
                         clock pessimism              0.216    22.873    
                         clock uncertainty           -0.207    22.666    
    DSP48_X2Y14          DSP48E1 (Setup_dsp48e1_CLK_A[28])
                                                     -0.449    22.217    AFE_0/filter_inst/i_instance[0].j_instance[3].hpf/w11__2
  -------------------------------------------------------------------
                         required time                         22.217    
                         arrival time                         -20.516    
  -------------------------------------------------------------------
                         slack                                  1.701    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 AFE_0/fe_inst/gen_bit[8].febit_d_inst/iserdese2_master_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AFE_0/gen_spy_buffers/gen_spy_bit[8].spy_inst/gendelay[1].srlc32e_0_inst/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             clk_out6_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.177ns (21.813%)  route 0.634ns (78.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.341ns
    Clock Pessimism Removal (CPR):    -0.724ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          0.785    -0.341    AFE_0/fe_inst/gen_bit[8].febit_d_inst/sys_clk62_5
    ILOGIC_X0Y26         ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[8].febit_d_inst/iserdese2_master_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y26         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.177    -0.164 r  AFE_0/fe_inst/gen_bit[8].febit_d_inst/iserdese2_master_inst/Q2
                         net (fo=1, routed)           0.634     0.470    AFE_0/gen_spy_buffers/gen_spy_bit[8].spy_inst/afe_dout_filtered[8][1]
    SLICE_X2Y27          SRLC32E                                      r  AFE_0/gen_spy_buffers/gen_spy_bit[8].spy_inst/gendelay[1].srlc32e_0_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.063    -0.729    AFE_0/gen_spy_buffers/gen_spy_bit[8].spy_inst/sys_clk41_66
    SLICE_X2Y27          SRLC32E                                      r  AFE_0/gen_spy_buffers/gen_spy_bit[8].spy_inst/gendelay[1].srlc32e_0_inst/CLK
                         clock pessimism              0.724    -0.005    
                         clock uncertainty            0.207     0.202    
    SLICE_X2Y27          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     0.317    AFE_0/gen_spy_buffers/gen_spy_bit[8].spy_inst/gendelay[1].srlc32e_0_inst
  -------------------------------------------------------------------
                         required time                         -0.317    
                         arrival time                           0.470    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 AFE_0/fe_inst/gen_bit[8].febit_d_inst/iserdese2_slave_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AFE_0/gen_spy_buffers/gen_spy_bit[8].spy_inst/gendelay[12].srlc32e_0_inst/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             clk_out6_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.177ns (21.741%)  route 0.637ns (78.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.342ns
    Clock Pessimism Removal (CPR):    -0.724ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          0.784    -0.342    AFE_0/fe_inst/gen_bit[8].febit_d_inst/sys_clk62_5
    ILOGIC_X0Y25         ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[8].febit_d_inst/iserdese2_slave_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y25         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.177    -0.165 r  AFE_0/fe_inst/gen_bit[8].febit_d_inst/iserdese2_slave_inst/Q7
                         net (fo=1, routed)           0.637     0.472    AFE_0/gen_spy_buffers/gen_spy_bit[8].spy_inst/afe_dout_filtered[8][12]
    SLICE_X2Y25          SRLC32E                                      r  AFE_0/gen_spy_buffers/gen_spy_bit[8].spy_inst/gendelay[12].srlc32e_0_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.060    -0.732    AFE_0/gen_spy_buffers/gen_spy_bit[8].spy_inst/sys_clk41_66
    SLICE_X2Y25          SRLC32E                                      r  AFE_0/gen_spy_buffers/gen_spy_bit[8].spy_inst/gendelay[12].srlc32e_0_inst/CLK
                         clock pessimism              0.724    -0.008    
                         clock uncertainty            0.207     0.199    
    SLICE_X2Y25          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     0.314    AFE_0/gen_spy_buffers/gen_spy_bit[8].spy_inst/gendelay[12].srlc32e_0_inst
  -------------------------------------------------------------------
                         required time                         -0.314    
                         arrival time                           0.472    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 AFE_0/fe_inst/gen_bit[5].febit_d_inst/iserdese2_slave_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AFE_0/filter_inst/i_instance[0].j_instance[5].lpf/x_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             clk_out6_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.776ns  (logic 0.177ns (22.818%)  route 0.599ns (77.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.334ns
    Clock Pessimism Removal (CPR):    -0.724ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          0.792    -0.334    AFE_0/fe_inst/gen_bit[5].febit_d_inst/sys_clk62_5
    ILOGIC_X0Y33         ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[5].febit_d_inst/iserdese2_slave_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y33         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.177    -0.157 r  AFE_0/fe_inst/gen_bit[5].febit_d_inst/iserdese2_slave_inst/Q3
                         net (fo=3, routed)           0.599     0.442    AFE_0/filter_inst/i_instance[0].j_instance[5].lpf/x_i_reg[13]_0[8]
    SLICE_X4Y30          FDRE                                         r  AFE_0/filter_inst/i_instance[0].j_instance[5].lpf/x_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.064    -0.728    AFE_0/filter_inst/i_instance[0].j_instance[5].lpf/sys_clk41_66
    SLICE_X4Y30          FDRE                                         r  AFE_0/filter_inst/i_instance[0].j_instance[5].lpf/x_i_reg[8]/C
                         clock pessimism              0.724    -0.004    
                         clock uncertainty            0.207     0.203    
    SLICE_X4Y30          FDRE (Hold_fdre_C_D)         0.076     0.279    AFE_0/filter_inst/i_instance[0].j_instance[5].lpf/x_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.279    
                         arrival time                           0.442    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 AFE_0/fe_inst/gen_bit[7].febit_d_inst/iserdese2_master_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AFE_0/filter_inst/i_instance[0].j_instance[7].lpf/x_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             clk_out6_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.177ns (22.560%)  route 0.608ns (77.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    -0.333ns
    Clock Pessimism Removal (CPR):    -0.724ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          0.793    -0.333    AFE_0/fe_inst/gen_bit[7].febit_d_inst/sys_clk62_5
    ILOGIC_X0Y36         ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[7].febit_d_inst/iserdese2_master_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y36         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.177    -0.156 r  AFE_0/fe_inst/gen_bit[7].febit_d_inst/iserdese2_master_inst/Q5
                         net (fo=3, routed)           0.608     0.452    AFE_0/filter_inst/i_instance[0].j_instance[7].lpf/x_i_reg[13]_0[4]
    SLICE_X5Y37          FDRE                                         r  AFE_0/filter_inst/i_instance[0].j_instance[7].lpf/x_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.070    -0.722    AFE_0/filter_inst/i_instance[0].j_instance[7].lpf/sys_clk41_66
    SLICE_X5Y37          FDRE                                         r  AFE_0/filter_inst/i_instance[0].j_instance[7].lpf/x_i_reg[4]/C
                         clock pessimism              0.724     0.002    
                         clock uncertainty            0.207     0.209    
    SLICE_X5Y37          FDRE (Hold_fdre_C_D)         0.075     0.284    AFE_0/filter_inst/i_instance[0].j_instance[7].lpf/x_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.284    
                         arrival time                           0.452    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 AFE_0/fe_inst/gen_bit[5].febit_d_inst/iserdese2_slave_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AFE_0/filter_inst/i_instance[0].j_instance[5].lpf/x_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             clk_out6_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.753ns  (logic 0.177ns (23.509%)  route 0.576ns (76.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.334ns
    Clock Pessimism Removal (CPR):    -0.724ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          0.792    -0.334    AFE_0/fe_inst/gen_bit[5].febit_d_inst/sys_clk62_5
    ILOGIC_X0Y33         ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[5].febit_d_inst/iserdese2_slave_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y33         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.177    -0.157 r  AFE_0/fe_inst/gen_bit[5].febit_d_inst/iserdese2_slave_inst/Q7
                         net (fo=3, routed)           0.576     0.419    AFE_0/filter_inst/i_instance[0].j_instance[5].lpf/x_i_reg[13]_0[12]
    SLICE_X4Y30          FDRE                                         r  AFE_0/filter_inst/i_instance[0].j_instance[5].lpf/x_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.064    -0.728    AFE_0/filter_inst/i_instance[0].j_instance[5].lpf/sys_clk41_66
    SLICE_X4Y30          FDRE                                         r  AFE_0/filter_inst/i_instance[0].j_instance[5].lpf/x_i_reg[12]/C
                         clock pessimism              0.724    -0.004    
                         clock uncertainty            0.207     0.203    
    SLICE_X4Y30          FDRE (Hold_fdre_C_D)         0.047     0.250    AFE_0/filter_inst/i_instance[0].j_instance[5].lpf/x_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.250    
                         arrival time                           0.419    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 AFE_0/fe_inst/gen_bit[7].febit_d_inst/iserdese2_slave_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AFE_0/filter_inst/i_instance[0].j_instance[7].lpf/x_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             clk_out6_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.177ns (23.128%)  route 0.588ns (76.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.333ns
    Clock Pessimism Removal (CPR):    -0.724ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          0.793    -0.333    AFE_0/fe_inst/gen_bit[7].febit_d_inst/sys_clk62_5
    ILOGIC_X0Y35         ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[7].febit_d_inst/iserdese2_slave_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y35         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.177    -0.156 r  AFE_0/fe_inst/gen_bit[7].febit_d_inst/iserdese2_slave_inst/Q8
                         net (fo=3, routed)           0.588     0.432    AFE_0/filter_inst/i_instance[0].j_instance[7].lpf/x_i_reg[13]_0[13]
    SLICE_X6Y38          FDRE                                         r  AFE_0/filter_inst/i_instance[0].j_instance[7].lpf/x_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.072    -0.720    AFE_0/filter_inst/i_instance[0].j_instance[7].lpf/sys_clk41_66
    SLICE_X6Y38          FDRE                                         r  AFE_0/filter_inst/i_instance[0].j_instance[7].lpf/x_i_reg[13]/C
                         clock pessimism              0.724     0.004    
                         clock uncertainty            0.207     0.211    
    SLICE_X6Y38          FDRE (Hold_fdre_C_D)         0.052     0.263    AFE_0/filter_inst/i_instance[0].j_instance[7].lpf/x_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.263    
                         arrival time                           0.432    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 AFE_0/fe_inst/gen_bit[5].febit_d_inst/iserdese2_slave_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AFE_0/filter_inst/i_instance[0].j_instance[5].lpf/x_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             clk_out6_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.177ns (22.557%)  route 0.608ns (77.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.334ns
    Clock Pessimism Removal (CPR):    -0.724ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          0.792    -0.334    AFE_0/fe_inst/gen_bit[5].febit_d_inst/sys_clk62_5
    ILOGIC_X0Y33         ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[5].febit_d_inst/iserdese2_slave_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y33         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.177    -0.157 r  AFE_0/fe_inst/gen_bit[5].febit_d_inst/iserdese2_slave_inst/Q4
                         net (fo=3, routed)           0.608     0.451    AFE_0/filter_inst/i_instance[0].j_instance[5].lpf/x_i_reg[13]_0[9]
    SLICE_X4Y30          FDRE                                         r  AFE_0/filter_inst/i_instance[0].j_instance[5].lpf/x_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.064    -0.728    AFE_0/filter_inst/i_instance[0].j_instance[5].lpf/sys_clk41_66
    SLICE_X4Y30          FDRE                                         r  AFE_0/filter_inst/i_instance[0].j_instance[5].lpf/x_i_reg[9]/C
                         clock pessimism              0.724    -0.004    
                         clock uncertainty            0.207     0.203    
    SLICE_X4Y30          FDRE (Hold_fdre_C_D)         0.078     0.281    AFE_0/filter_inst/i_instance[0].j_instance[5].lpf/x_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.281    
                         arrival time                           0.451    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 AFE_0/fe_inst/gen_bit[7].febit_d_inst/iserdese2_slave_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AFE_0/filter_inst/i_instance[0].j_instance[7].lpf/x_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             clk_out6_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.177ns (22.700%)  route 0.603ns (77.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.333ns
    Clock Pessimism Removal (CPR):    -0.724ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          0.793    -0.333    AFE_0/fe_inst/gen_bit[7].febit_d_inst/sys_clk62_5
    ILOGIC_X0Y35         ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[7].febit_d_inst/iserdese2_slave_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y35         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.177    -0.156 r  AFE_0/fe_inst/gen_bit[7].febit_d_inst/iserdese2_slave_inst/Q3
                         net (fo=3, routed)           0.603     0.447    AFE_0/filter_inst/i_instance[0].j_instance[7].lpf/x_i_reg[13]_0[8]
    SLICE_X6Y38          FDRE                                         r  AFE_0/filter_inst/i_instance[0].j_instance[7].lpf/x_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.072    -0.720    AFE_0/filter_inst/i_instance[0].j_instance[7].lpf/sys_clk41_66
    SLICE_X6Y38          FDRE                                         r  AFE_0/filter_inst/i_instance[0].j_instance[7].lpf/x_i_reg[8]/C
                         clock pessimism              0.724     0.004    
                         clock uncertainty            0.207     0.211    
    SLICE_X6Y38          FDRE (Hold_fdre_C_D)         0.063     0.274    AFE_0/filter_inst/i_instance[0].j_instance[7].lpf/x_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.274    
                         arrival time                           0.447    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 AFE_0/fe_inst/gen_bit[5].febit_d_inst/iserdese2_master_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AFE_0/filter_inst/i_instance[0].j_instance[5].lpf/x_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             clk_out6_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.177ns (22.715%)  route 0.602ns (77.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.333ns
    Clock Pessimism Removal (CPR):    -0.724ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          0.793    -0.333    AFE_0/fe_inst/gen_bit[5].febit_d_inst/sys_clk62_5
    ILOGIC_X0Y34         ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[5].febit_d_inst/iserdese2_master_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y34         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.177    -0.156 r  AFE_0/fe_inst/gen_bit[5].febit_d_inst/iserdese2_master_inst/Q7
                         net (fo=3, routed)           0.602     0.446    AFE_0/filter_inst/i_instance[0].j_instance[5].lpf/x_i_reg[13]_0[6]
    SLICE_X4Y29          FDRE                                         r  AFE_0/filter_inst/i_instance[0].j_instance[5].lpf/x_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.063    -0.729    AFE_0/filter_inst/i_instance[0].j_instance[5].lpf/sys_clk41_66
    SLICE_X4Y29          FDRE                                         r  AFE_0/filter_inst/i_instance[0].j_instance[5].lpf/x_i_reg[6]/C
                         clock pessimism              0.724    -0.005    
                         clock uncertainty            0.207     0.202    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.071     0.273    AFE_0/filter_inst/i_instance[0].j_instance[5].lpf/x_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.273    
                         arrival time                           0.446    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 AFE_0/fe_inst/gen_bit[7].febit_d_inst/iserdese2_slave_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            AFE_0/filter_inst/i_instance[0].j_instance[7].lpf/x_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             clk_out6_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out6_clk_wiz_1_1 rise@0.000ns - clk_out2_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.177ns (22.670%)  route 0.604ns (77.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.333ns
    Clock Pessimism Removal (CPR):    -0.724ns
  Clock Uncertainty:      0.207ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.678    -1.836 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.684    -1.152    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          0.793    -0.333    AFE_0/fe_inst/gen_bit[7].febit_d_inst/sys_clk62_5
    ILOGIC_X0Y35         ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[7].febit_d_inst/iserdese2_slave_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y35         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.177    -0.156 r  AFE_0/fe_inst/gen_bit[7].febit_d_inst/iserdese2_slave_inst/Q4
                         net (fo=3, routed)           0.604     0.448    AFE_0/filter_inst/i_instance[0].j_instance[7].lpf/x_i_reg[13]_0[9]
    SLICE_X6Y38          FDRE                                         r  AFE_0/filter_inst/i_instance[0].j_instance[7].lpf/x_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.072    -0.720    AFE_0/filter_inst/i_instance[0].j_instance[7].lpf/sys_clk41_66
    SLICE_X6Y38          FDRE                                         r  AFE_0/filter_inst/i_instance[0].j_instance[7].lpf/x_i_reg[9]/C
                         clock pessimism              0.724     0.004    
                         clock uncertainty            0.207     0.211    
    SLICE_X6Y38          FDRE (Hold_fdre_C_D)         0.063     0.274    AFE_0/filter_inst/i_instance[0].j_instance[7].lpf/x_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.274    
                         arrival time                           0.448    
  -------------------------------------------------------------------
                         slack                                  0.173    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_1_1
  To Clock:  clk_out1_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1_1 rise@5.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 0.433ns (10.309%)  route 3.767ns (89.691%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.723ns = ( 3.277 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.157ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.546    -1.157    gigabit_ehternet_inst/phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y67         FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDPE (Prop_fdpe_C_Q)         0.433    -0.724 f  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          3.767     3.043    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X58Y154        FDCE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     5.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667     0.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     1.915    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.992 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.285     3.277    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X58Y154        FDCE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism              0.305     3.582    
                         clock uncertainty           -0.069     3.513    
    SLICE_X58Y154        FDCE (Recov_fdce_C_CLR)     -0.331     3.182    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                          3.182    
                         arrival time                          -3.043    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1_1 rise@5.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 0.433ns (10.309%)  route 3.767ns (89.691%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.723ns = ( 3.277 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.157ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.546    -1.157    gigabit_ehternet_inst/phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y67         FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDPE (Prop_fdpe_C_Q)         0.433    -0.724 f  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          3.767     3.043    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X58Y154        FDCE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     5.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667     0.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     1.915    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.992 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.285     3.277    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X58Y154        FDCE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism              0.305     3.582    
                         clock uncertainty           -0.069     3.513    
    SLICE_X58Y154        FDCE (Recov_fdce_C_CLR)     -0.331     3.182    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                          3.182    
                         arrival time                          -3.043    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1_1 rise@5.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 0.433ns (10.309%)  route 3.767ns (89.691%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.723ns = ( 3.277 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.157ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.546    -1.157    gigabit_ehternet_inst/phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y67         FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDPE (Prop_fdpe_C_Q)         0.433    -0.724 f  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          3.767     3.043    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X58Y154        FDCE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     5.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667     0.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     1.915    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.992 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.285     3.277    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X58Y154        FDCE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism              0.305     3.582    
                         clock uncertainty           -0.069     3.513    
    SLICE_X58Y154        FDCE (Recov_fdce_C_CLR)     -0.331     3.182    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                          3.182    
                         arrival time                          -3.043    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1_1 rise@5.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 0.433ns (10.309%)  route 3.767ns (89.691%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.723ns = ( 3.277 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.157ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.546    -1.157    gigabit_ehternet_inst/phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y67         FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDPE (Prop_fdpe_C_Q)         0.433    -0.724 f  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          3.767     3.043    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X58Y154        FDCE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     5.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667     0.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     1.915    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.992 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.285     3.277    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X58Y154        FDCE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism              0.305     3.582    
                         clock uncertainty           -0.069     3.513    
    SLICE_X58Y154        FDCE (Recov_fdce_C_CLR)     -0.331     3.182    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                          3.182    
                         arrival time                          -3.043    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.143ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1_1 rise@5.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.197ns  (logic 0.433ns (10.318%)  route 3.764ns (89.682%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.723ns = ( 3.277 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.157ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.546    -1.157    gigabit_ehternet_inst/phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y67         FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDPE (Prop_fdpe_C_Q)         0.433    -0.724 f  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          3.764     3.039    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X59Y154        FDCE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     5.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667     0.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     1.915    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.992 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.285     3.277    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X59Y154        FDCE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism              0.305     3.582    
                         clock uncertainty           -0.069     3.513    
    SLICE_X59Y154        FDCE (Recov_fdce_C_CLR)     -0.331     3.182    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                          3.182    
                         arrival time                          -3.039    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1_1 rise@5.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.197ns  (logic 0.433ns (10.318%)  route 3.764ns (89.682%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.723ns = ( 3.277 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.157ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.546    -1.157    gigabit_ehternet_inst/phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y67         FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDPE (Prop_fdpe_C_Q)         0.433    -0.724 f  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          3.764     3.039    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X59Y154        FDCE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     5.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667     0.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     1.915    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.992 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.285     3.277    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X59Y154        FDCE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism              0.305     3.582    
                         clock uncertainty           -0.069     3.513    
    SLICE_X59Y154        FDCE (Recov_fdce_C_CLR)     -0.331     3.182    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                          3.182    
                         arrival time                          -3.039    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1_1 rise@5.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.197ns  (logic 0.433ns (10.318%)  route 3.764ns (89.682%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.723ns = ( 3.277 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.157ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.546    -1.157    gigabit_ehternet_inst/phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y67         FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDPE (Prop_fdpe_C_Q)         0.433    -0.724 f  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          3.764     3.039    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X59Y154        FDCE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     5.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667     0.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     1.915    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.992 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.285     3.277    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X59Y154        FDCE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism              0.305     3.582    
                         clock uncertainty           -0.069     3.513    
    SLICE_X59Y154        FDCE (Recov_fdce_C_CLR)     -0.331     3.182    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                          3.182    
                         arrival time                          -3.039    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.810ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1_1 rise@5.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.533ns  (logic 0.433ns (12.256%)  route 3.100ns (87.744%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.719ns = ( 3.281 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.157ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.546    -1.157    gigabit_ehternet_inst/phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y67         FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDPE (Prop_fdpe_C_Q)         0.433    -0.724 f  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          3.100     2.376    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X45Y151        FDCE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     5.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667     0.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     1.915    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.992 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.289     3.281    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X45Y151        FDCE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.305     3.586    
                         clock uncertainty           -0.069     3.517    
    SLICE_X45Y151        FDCE (Recov_fdce_C_CLR)     -0.331     3.186    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                          3.186    
                         arrival time                          -2.376    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.997ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1_1 rise@5.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.439ns  (logic 0.433ns (12.592%)  route 3.006ns (87.408%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.705ns = ( 3.295 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.157ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.546    -1.157    gigabit_ehternet_inst/phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y67         FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDPE (Prop_fdpe_C_Q)         0.433    -0.724 f  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          3.006     2.281    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X44Y149        FDCE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     5.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667     0.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     1.915    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.992 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.303     3.295    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X44Y149        FDCE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism              0.311     3.606    
                         clock uncertainty           -0.069     3.537    
    SLICE_X44Y149        FDCE (Recov_fdce_C_CLR)     -0.258     3.279    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                          3.279    
                         arrival time                          -2.281    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             0.997ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_1_1 rise@5.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.439ns  (logic 0.433ns (12.592%)  route 3.006ns (87.408%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.705ns = ( 3.295 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.157ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.546    -1.157    gigabit_ehternet_inst/phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y67         FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDPE (Prop_fdpe_C_Q)         0.433    -0.724 f  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          3.006     2.281    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X44Y149        FDCE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      5.000     5.000 r  
    AA4                                               0.000     5.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     5.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667     0.203 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712     1.915    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     1.992 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.303     3.295    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X44Y149        FDCE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism              0.311     3.606    
                         clock uncertainty           -0.069     3.537    
    SLICE_X44Y149        FDCE (Recov_fdce_C_CLR)     -0.258     3.279    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                          3.279    
                         arrival time                          -2.281    
  -------------------------------------------------------------------
                         slack                                  0.997    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.500ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.639ns  (logic 0.164ns (10.003%)  route 1.475ns (89.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.934ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.660ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.678    -1.836 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.684    -1.152    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.646    -0.480    gigabit_ehternet_inst/phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y67         FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDPE (Prop_fdpe_C_Q)         0.164    -0.316 f  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.475     1.160    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X44Y148        FDCE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.858    -0.934    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X44Y148        FDCE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism              0.660    -0.273    
    SLICE_X44Y148        FDCE (Remov_fdce_C_CLR)     -0.067    -0.340    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  1.500    

Slack (MET) :             1.500ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.639ns  (logic 0.164ns (10.003%)  route 1.475ns (89.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.934ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.660ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.678    -1.836 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.684    -1.152    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.646    -0.480    gigabit_ehternet_inst/phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y67         FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDPE (Prop_fdpe_C_Q)         0.164    -0.316 f  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.475     1.160    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X44Y148        FDCE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.858    -0.934    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X44Y148        FDCE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism              0.660    -0.273    
    SLICE_X44Y148        FDCE (Remov_fdce_C_CLR)     -0.067    -0.340    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  1.500    

Slack (MET) :             1.500ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.639ns  (logic 0.164ns (10.003%)  route 1.475ns (89.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.934ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.660ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.678    -1.836 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.684    -1.152    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.646    -0.480    gigabit_ehternet_inst/phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y67         FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDPE (Prop_fdpe_C_Q)         0.164    -0.316 f  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.475     1.160    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X44Y148        FDCE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.858    -0.934    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X44Y148        FDCE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism              0.660    -0.273    
    SLICE_X44Y148        FDCE (Remov_fdce_C_CLR)     -0.067    -0.340    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  1.500    

Slack (MET) :             1.500ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.639ns  (logic 0.164ns (10.003%)  route 1.475ns (89.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.934ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.660ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.678    -1.836 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.684    -1.152    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.646    -0.480    gigabit_ehternet_inst/phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y67         FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDPE (Prop_fdpe_C_Q)         0.164    -0.316 f  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.475     1.160    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X44Y148        FDCE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.858    -0.934    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X44Y148        FDCE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism              0.660    -0.273    
    SLICE_X44Y148        FDCE (Remov_fdce_C_CLR)     -0.067    -0.340    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  1.500    

Slack (MET) :             1.525ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.639ns  (logic 0.164ns (10.003%)  route 1.475ns (89.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.934ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.660ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.678    -1.836 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.684    -1.152    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.646    -0.480    gigabit_ehternet_inst/phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y67         FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDPE (Prop_fdpe_C_Q)         0.164    -0.316 f  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.475     1.160    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X45Y148        FDCE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.858    -0.934    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X45Y148        FDCE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism              0.660    -0.273    
    SLICE_X45Y148        FDCE (Remov_fdce_C_CLR)     -0.092    -0.365    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  1.525    

Slack (MET) :             1.541ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 0.164ns (9.758%)  route 1.517ns (90.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.934ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.660ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.678    -1.836 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.684    -1.152    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.646    -0.480    gigabit_ehternet_inst/phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y67         FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDPE (Prop_fdpe_C_Q)         0.164    -0.316 f  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.517     1.201    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X44Y149        FDCE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.858    -0.934    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X44Y149        FDCE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism              0.660    -0.273    
    SLICE_X44Y149        FDCE (Remov_fdce_C_CLR)     -0.067    -0.340    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  1.541    

Slack (MET) :             1.541ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 0.164ns (9.758%)  route 1.517ns (90.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.934ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.660ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.678    -1.836 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.684    -1.152    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.646    -0.480    gigabit_ehternet_inst/phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y67         FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDPE (Prop_fdpe_C_Q)         0.164    -0.316 f  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.517     1.201    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X44Y149        FDCE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.858    -0.934    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X44Y149        FDCE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism              0.660    -0.273    
    SLICE_X44Y149        FDCE (Remov_fdce_C_CLR)     -0.067    -0.340    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                           1.201    
  -------------------------------------------------------------------
                         slack                                  1.541    

Slack (MET) :             1.552ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.689ns  (logic 0.164ns (9.712%)  route 1.525ns (90.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.937ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.660ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.678    -1.836 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.684    -1.152    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.646    -0.480    gigabit_ehternet_inst/phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y67         FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDPE (Prop_fdpe_C_Q)         0.164    -0.316 f  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.525     1.209    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X60Y147        FDCE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.855    -0.937    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X60Y147        FDCE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.660    -0.276    
    SLICE_X60Y147        FDCE (Remov_fdce_C_CLR)     -0.067    -0.343    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                           1.209    
  -------------------------------------------------------------------
                         slack                                  1.552    

Slack (MET) :             1.635ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.752ns  (logic 0.164ns (9.360%)  route 1.588ns (90.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.936ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.665ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.678    -1.836 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.684    -1.152    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.646    -0.480    gigabit_ehternet_inst/phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y67         FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDPE (Prop_fdpe_C_Q)         0.164    -0.316 f  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.588     1.272    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/out[0]
    SLICE_X45Y151        FDCE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.855    -0.936    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X45Y151        FDCE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.665    -0.270    
    SLICE_X45Y151        FDCE (Remov_fdce_C_CLR)     -0.092    -0.362    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  1.635    

Slack (MET) :             1.950ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1_1 rise@0.000ns - clk_out1_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.064ns  (logic 0.164ns (7.947%)  route 1.900ns (92.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.940ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.665ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.678    -1.836 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.684    -1.152    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.646    -0.480    gigabit_ehternet_inst/phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y67         FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDPE (Prop_fdpe_C_Q)         0.164    -0.316 f  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.900     1.584    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/out[0]
    SLICE_X59Y154        FDCE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.851    -0.940    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X59Y154        FDCE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism              0.665    -0.274    
    SLICE_X59Y154        FDCE (Remov_fdce_C_CLR)     -0.092    -0.366    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                           1.584    
  -------------------------------------------------------------------
                         slack                                  1.950    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.685ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.645ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.685ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/eth_int_inst/reset_mgr/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.241ns  (logic 0.484ns (9.235%)  route 4.757ns (90.765%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.036ns = ( 14.036 - 8.000 ) 
    Source Clock Delay      (SCD):    6.222ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.631     6.222    gigabit_ehternet_inst/eth_int_inst/reset_mgr/userclk2_out
    SLICE_X34Y62         FDRE                                         r  gigabit_ehternet_inst/eth_int_inst/reset_mgr/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_fdre_C_Q)         0.379     6.601 f  gigabit_ehternet_inst/eth_int_inst/reset_mgr/reset_reg/Q
                         net (fo=984, routed)         1.673     8.274    gigabit_ehternet_inst/eth_int_inst/reset_mgr/AS[0]
    SLICE_X44Y23         LUT2 (Prop_lut2_I0_O)        0.105     8.379 f  gigabit_ehternet_inst/eth_int_inst/reset_mgr/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_2__0/O
                         net (fo=4, routed)           3.084    11.463    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/rx_fifo_reset_sig
    RAMB18_X7Y8          FIFO18E1                                     f  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     8.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417    10.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.270    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.347 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.689    14.036    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB18_X7Y8          FIFO18E1                                     r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.257    14.293    
                         clock uncertainty           -0.077    14.217    
    RAMB18_X7Y8          FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.068    12.149    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         12.149    
                         arrival time                         -11.463    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             1.100ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/eth_int_inst/reset_mgr/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.841ns  (logic 0.379ns (7.828%)  route 4.462ns (92.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.051ns = ( 14.051 - 8.000 ) 
    Source Clock Delay      (SCD):    6.222ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.631     6.222    gigabit_ehternet_inst/eth_int_inst/reset_mgr/userclk2_out
    SLICE_X34Y62         FDRE                                         r  gigabit_ehternet_inst/eth_int_inst/reset_mgr/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_fdre_C_Q)         0.379     6.601 f  gigabit_ehternet_inst/eth_int_inst/reset_mgr/reset_reg/Q
                         net (fo=984, routed)         4.462    11.064    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_DATA_FIFO/FIFO_SYNC_MACRO_inst/SR[0]
    RAMB36_X1Y3          FIFO36E1                                     f  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     8.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417    10.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.270    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.347 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.704    14.051    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_DATA_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X1Y3          FIFO36E1                                     r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
                         clock pessimism              0.257    14.308    
                         clock uncertainty           -0.077    14.232    
    RAMB36_X1Y3          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.068    12.164    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         12.164    
                         arrival time                         -11.064    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.522ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/eth_int_inst/reset_mgr/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.416ns  (logic 0.484ns (10.959%)  route 3.932ns (89.041%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.048ns = ( 14.048 - 8.000 ) 
    Source Clock Delay      (SCD):    6.222ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.631     6.222    gigabit_ehternet_inst/eth_int_inst/reset_mgr/userclk2_out
    SLICE_X34Y62         FDRE                                         r  gigabit_ehternet_inst/eth_int_inst/reset_mgr/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_fdre_C_Q)         0.379     6.601 f  gigabit_ehternet_inst/eth_int_inst/reset_mgr/reset_reg/Q
                         net (fo=984, routed)         2.294     8.895    gigabit_ehternet_inst/eth_int_inst/reset_mgr/AS[0]
    SLICE_X46Y20         LUT2 (Prop_lut2_I0_O)        0.105     9.000 f  gigabit_ehternet_inst/eth_int_inst/reset_mgr/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_2/O
                         net (fo=4, routed)           1.638    10.639    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/tx_ctrl_fifo_reset_sig
    RAMB36_X0Y4          FIFO36E1                                     f  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     8.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417    10.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.270    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.347 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.701    14.048    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X0Y4          FIFO36E1                                     r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
                         clock pessimism              0.257    14.305    
                         clock uncertainty           -0.077    14.229    
    RAMB36_X0Y4          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.068    12.161    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         12.161    
                         arrival time                         -10.639    
  -------------------------------------------------------------------
                         slack                                  1.522    

Slack (MET) :             1.780ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/eth_int_inst/reset_mgr/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_ADDR_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 0.484ns (11.610%)  route 3.685ns (88.390%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.058ns = ( 14.058 - 8.000 ) 
    Source Clock Delay      (SCD):    6.222ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.631     6.222    gigabit_ehternet_inst/eth_int_inst/reset_mgr/userclk2_out
    SLICE_X34Y62         FDRE                                         r  gigabit_ehternet_inst/eth_int_inst/reset_mgr/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_fdre_C_Q)         0.379     6.601 f  gigabit_ehternet_inst/eth_int_inst/reset_mgr/reset_reg/Q
                         net (fo=984, routed)         2.294     8.895    gigabit_ehternet_inst/eth_int_inst/reset_mgr/AS[0]
    SLICE_X46Y20         LUT2 (Prop_lut2_I0_O)        0.105     9.000 f  gigabit_ehternet_inst/eth_int_inst/reset_mgr/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_2/O
                         net (fo=4, routed)           1.391    10.391    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_ADDR_FIFO/FIFO_SYNC_MACRO_inst/tx_ctrl_fifo_reset_sig
    RAMB36_X1Y1          FIFO36E1                                     f  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_ADDR_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     8.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417    10.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.270    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.347 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.711    14.058    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_ADDR_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X1Y1          FIFO36E1                                     r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_ADDR_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
                         clock pessimism              0.257    14.315    
                         clock uncertainty           -0.077    14.239    
    RAMB36_X1Y1          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.068    12.171    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_ADDR_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         12.171    
                         arrival time                         -10.391    
  -------------------------------------------------------------------
                         slack                                  1.780    

Slack (MET) :             2.024ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/eth_int_inst/reset_mgr/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RX_SRC_ADDR_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 0.484ns (12.330%)  route 3.442ns (87.670%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.059ns = ( 14.059 - 8.000 ) 
    Source Clock Delay      (SCD):    6.222ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.631     6.222    gigabit_ehternet_inst/eth_int_inst/reset_mgr/userclk2_out
    SLICE_X34Y62         FDRE                                         r  gigabit_ehternet_inst/eth_int_inst/reset_mgr/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_fdre_C_Q)         0.379     6.601 f  gigabit_ehternet_inst/eth_int_inst/reset_mgr/reset_reg/Q
                         net (fo=984, routed)         1.673     8.274    gigabit_ehternet_inst/eth_int_inst/reset_mgr/AS[0]
    SLICE_X44Y23         LUT2 (Prop_lut2_I0_O)        0.105     8.379 f  gigabit_ehternet_inst/eth_int_inst/reset_mgr/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_2__0/O
                         net (fo=4, routed)           1.769    10.148    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RX_SRC_ADDR_FIFO/FIFO_SYNC_MACRO_inst/rx_fifo_reset_sig
    RAMB36_X1Y0          FIFO36E1                                     f  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RX_SRC_ADDR_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     8.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417    10.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.270    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.347 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.712    14.059    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RX_SRC_ADDR_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X1Y0          FIFO36E1                                     r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RX_SRC_ADDR_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
                         clock pessimism              0.257    14.316    
                         clock uncertainty           -0.077    14.240    
    RAMB36_X1Y0          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.068    12.172    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RX_SRC_ADDR_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         12.172    
                         arrival time                         -10.148    
  -------------------------------------------------------------------
                         slack                                  2.024    

Slack (MET) :             2.100ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/eth_int_inst/reset_mgr/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.841ns  (logic 0.484ns (12.600%)  route 3.357ns (87.400%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.051ns = ( 14.051 - 8.000 ) 
    Source Clock Delay      (SCD):    6.222ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.631     6.222    gigabit_ehternet_inst/eth_int_inst/reset_mgr/userclk2_out
    SLICE_X34Y62         FDRE                                         r  gigabit_ehternet_inst/eth_int_inst/reset_mgr/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_fdre_C_Q)         0.379     6.601 f  gigabit_ehternet_inst/eth_int_inst/reset_mgr/reset_reg/Q
                         net (fo=984, routed)         1.673     8.274    gigabit_ehternet_inst/eth_int_inst/reset_mgr/AS[0]
    SLICE_X44Y23         LUT2 (Prop_lut2_I0_O)        0.105     8.379 f  gigabit_ehternet_inst/eth_int_inst/reset_mgr/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_2__0/O
                         net (fo=4, routed)           1.684    10.063    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/rx_fifo_reset_sig
    RAMB36_X1Y6          FIFO36E1                                     f  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     8.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417    10.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.270    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.347 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.704    14.051    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X1Y6          FIFO36E1                                     r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
                         clock pessimism              0.257    14.308    
                         clock uncertainty           -0.077    14.232    
    RAMB36_X1Y6          FIFO36E1 (Recov_fifo36e1_WRCLK_RST)
                                                     -2.068    12.164    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RX_DATA_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         12.164    
                         arrival time                         -10.063    
  -------------------------------------------------------------------
                         slack                                  2.100    

Slack (MET) :             2.236ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/eth_int_inst/reset_mgr/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.625ns  (logic 0.484ns (13.351%)  route 3.141ns (86.649%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.971ns = ( 13.971 - 8.000 ) 
    Source Clock Delay      (SCD):    6.222ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.631     6.222    gigabit_ehternet_inst/eth_int_inst/reset_mgr/userclk2_out
    SLICE_X34Y62         FDRE                                         r  gigabit_ehternet_inst/eth_int_inst/reset_mgr/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_fdre_C_Q)         0.379     6.601 f  gigabit_ehternet_inst/eth_int_inst/reset_mgr/reset_reg/Q
                         net (fo=984, routed)         2.294     8.895    gigabit_ehternet_inst/eth_int_inst/reset_mgr/AS[0]
    SLICE_X46Y20         LUT2 (Prop_lut2_I0_O)        0.105     9.000 f  gigabit_ehternet_inst/eth_int_inst/reset_mgr/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_2/O
                         net (fo=4, routed)           0.847     9.847    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_INFO_FIFO/FIFO_SYNC_MACRO_inst/tx_ctrl_fifo_reset_sig
    RAMB18_X2Y2          FIFO18E1                                     f  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     8.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417    10.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.270    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.347 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.624    13.971    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_INFO_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB18_X2Y2          FIFO18E1                                     r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.257    14.228    
                         clock uncertainty           -0.077    14.152    
    RAMB18_X2Y2          FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.068    12.084    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         12.084    
                         arrival time                          -9.847    
  -------------------------------------------------------------------
                         slack                                  2.236    

Slack (MET) :             2.448ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/eth_int_inst/reset_mgr/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.401ns  (logic 0.484ns (14.232%)  route 2.917ns (85.768%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.958ns = ( 13.958 - 8.000 ) 
    Source Clock Delay      (SCD):    6.222ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.631     6.222    gigabit_ehternet_inst/eth_int_inst/reset_mgr/userclk2_out
    SLICE_X34Y62         FDRE                                         r  gigabit_ehternet_inst/eth_int_inst/reset_mgr/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_fdre_C_Q)         0.379     6.601 f  gigabit_ehternet_inst/eth_int_inst/reset_mgr/reset_reg/Q
                         net (fo=984, routed)         2.294     8.895    gigabit_ehternet_inst/eth_int_inst/reset_mgr/AS[0]
    SLICE_X46Y20         LUT2 (Prop_lut2_I0_O)        0.105     9.000 f  gigabit_ehternet_inst/eth_int_inst/reset_mgr/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_2/O
                         net (fo=4, routed)           0.623     9.623    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_MAC_FIFO/FIFO_SYNC_MACRO_inst/tx_ctrl_fifo_reset_sig
    RAMB36_X2Y4          FIFO36E1                                     f  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     8.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417    10.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.270    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.347 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.611    13.958    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_MAC_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X2Y4          FIFO36E1                                     r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
                         clock pessimism              0.257    14.215    
                         clock uncertainty           -0.077    14.139    
    RAMB36_X2Y4          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.068    12.071    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         12.071    
                         arrival time                          -9.623    
  -------------------------------------------------------------------
                         slack                                  2.448    

Slack (MET) :             2.528ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/eth_int_inst/reset_mgr/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.335ns  (logic 0.379ns (11.365%)  route 2.956ns (88.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.972ns = ( 13.972 - 8.000 ) 
    Source Clock Delay      (SCD):    6.222ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.631     6.222    gigabit_ehternet_inst/eth_int_inst/reset_mgr/userclk2_out
    SLICE_X34Y62         FDRE                                         r  gigabit_ehternet_inst/eth_int_inst/reset_mgr/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_fdre_C_Q)         0.379     6.601 f  gigabit_ehternet_inst/eth_int_inst/reset_mgr/reset_reg/Q
                         net (fo=984, routed)         2.956     9.557    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/SR[0]
    RAMB18_X2Y0          FIFO18E1                                     f  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     8.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417    10.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.270    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.347 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.625    13.972    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB18_X2Y0          FIFO18E1                                     r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.257    14.229    
                         clock uncertainty           -0.077    14.153    
    RAMB18_X2Y0          FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.068    12.085    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_DATA_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         12.085    
                         arrival time                          -9.557    
  -------------------------------------------------------------------
                         slack                                  2.528    

Slack (MET) :             2.630ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/eth_int_inst/reset_mgr/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RX_SRC_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.305ns  (logic 0.484ns (14.644%)  route 2.821ns (85.356%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.045ns = ( 14.045 - 8.000 ) 
    Source Clock Delay      (SCD):    6.222ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.631     6.222    gigabit_ehternet_inst/eth_int_inst/reset_mgr/userclk2_out
    SLICE_X34Y62         FDRE                                         r  gigabit_ehternet_inst/eth_int_inst/reset_mgr/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_fdre_C_Q)         0.379     6.601 f  gigabit_ehternet_inst/eth_int_inst/reset_mgr/reset_reg/Q
                         net (fo=984, routed)         1.673     8.274    gigabit_ehternet_inst/eth_int_inst/reset_mgr/AS[0]
    SLICE_X44Y23         LUT2 (Prop_lut2_I0_O)        0.105     8.379 f  gigabit_ehternet_inst/eth_int_inst/reset_mgr/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_2__0/O
                         net (fo=4, routed)           1.148     9.527    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RX_SRC_MAC_FIFO/FIFO_SYNC_MACRO_inst/rx_fifo_reset_sig
    RAMB36_X1Y4          FIFO36E1                                     f  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RX_SRC_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     8.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     9.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417    10.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    10.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.270    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.347 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.698    14.045    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RX_SRC_MAC_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X1Y4          FIFO36E1                                     r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RX_SRC_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RDCLK
                         clock pessimism              0.257    14.302    
                         clock uncertainty           -0.077    14.226    
    RAMB36_X1Y4          FIFO36E1 (Recov_fifo36e1_RDCLK_RST)
                                                     -2.068    12.158    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RX_SRC_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         12.158    
                         arrival time                          -9.527    
  -------------------------------------------------------------------
                         slack                                  2.630    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.227ns (35.454%)  route 0.413ns (64.546%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.992ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.578     2.329    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X43Y119        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDPE (Prop_fdpe_C_Q)         0.128     2.457 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=1, routed)           0.188     2.645    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_out
    SLICE_X41Y119        LUT2 (Prop_lut2_I0_O)        0.099     2.744 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.225     2.969    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_n_0
    SLICE_X40Y119        FDPE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.878     2.992    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X40Y119        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/C
                         clock pessimism             -0.598     2.395    
    SLICE_X40Y119        FDPE (Remov_fdpe_C_PRE)     -0.071     2.324    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg
  -------------------------------------------------------------------
                         required time                         -2.324    
                         arrival time                           2.969    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.227ns (35.454%)  route 0.413ns (64.546%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.992ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.578     2.329    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X43Y119        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y119        FDPE (Prop_fdpe_C_Q)         0.128     2.457 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=1, routed)           0.188     2.645    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_out
    SLICE_X41Y119        LUT2 (Prop_lut2_I0_O)        0.099     2.744 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.225     2.969    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_n_0
    SLICE_X40Y119        FDPE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.878     2.992    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X40Y119        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/C
                         clock pessimism             -0.598     2.395    
    SLICE_X40Y119        FDPE (Remov_fdpe_C_PRE)     -0.071     2.324    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg
  -------------------------------------------------------------------
                         required time                         -2.324    
                         arrival time                           2.969    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             1.197ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/eth_int_inst/reset_mgr/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[21]/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 0.141ns (12.736%)  route 0.966ns (87.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.039ns
    Source Clock Delay      (SCD):    2.433ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.682     2.433    gigabit_ehternet_inst/eth_int_inst/reset_mgr/userclk2_out
    SLICE_X34Y62         FDRE                                         r  gigabit_ehternet_inst/eth_int_inst/reset_mgr/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_fdre_C_Q)         0.141     2.574 f  gigabit_ehternet_inst/eth_int_inst/reset_mgr/reset_reg/Q
                         net (fo=984, routed)         0.966     3.540    gigabit_ehternet_inst/eth_int_inst/ec_wrapper/crcChk/AS[0]
    SLICE_X45Y60         FDPE                                         f  gigabit_ehternet_inst/eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[21]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.925     3.039    gigabit_ehternet_inst/eth_int_inst/ec_wrapper/crcChk/userclk2_out
    SLICE_X45Y60         FDPE                                         r  gigabit_ehternet_inst/eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[21]/C
                         clock pessimism             -0.601     2.438    
    SLICE_X45Y60         FDPE (Remov_fdpe_C_PRE)     -0.095     2.343    gigabit_ehternet_inst/eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.343    
                         arrival time                           3.540    
  -------------------------------------------------------------------
                         slack                                  1.197    

Slack (MET) :             1.197ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/eth_int_inst/reset_mgr/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[31]/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.107ns  (logic 0.141ns (12.736%)  route 0.966ns (87.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.039ns
    Source Clock Delay      (SCD):    2.433ns
    Clock Pessimism Removal (CPR):    0.601ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.682     2.433    gigabit_ehternet_inst/eth_int_inst/reset_mgr/userclk2_out
    SLICE_X34Y62         FDRE                                         r  gigabit_ehternet_inst/eth_int_inst/reset_mgr/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_fdre_C_Q)         0.141     2.574 f  gigabit_ehternet_inst/eth_int_inst/reset_mgr/reset_reg/Q
                         net (fo=984, routed)         0.966     3.540    gigabit_ehternet_inst/eth_int_inst/ec_wrapper/crcChk/AS[0]
    SLICE_X45Y60         FDPE                                         f  gigabit_ehternet_inst/eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[31]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.925     3.039    gigabit_ehternet_inst/eth_int_inst/ec_wrapper/crcChk/userclk2_out
    SLICE_X45Y60         FDPE                                         r  gigabit_ehternet_inst/eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[31]/C
                         clock pessimism             -0.601     2.438    
    SLICE_X45Y60         FDPE (Remov_fdpe_C_PRE)     -0.095     2.343    gigabit_ehternet_inst/eth_int_inst/ec_wrapper/crcChk/CRC_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.343    
                         arrival time                           3.540    
  -------------------------------------------------------------------
                         slack                                  1.197    

Slack (MET) :             1.249ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/Tx_FIFO_Reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.209ns (28.507%)  route 0.524ns (71.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.144ns
    Source Clock Delay      (SCD):    2.467ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.716     2.467    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/userclk2_out
    SLICE_X46Y19         FDRE                                         r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/Tx_FIFO_Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.164     2.631 f  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/Tx_FIFO_Reset_reg/Q
                         net (fo=1, routed)           0.218     2.848    gigabit_ehternet_inst/eth_int_inst/reset_mgr/comm_dec_tx_fifo_reset
    SLICE_X46Y20         LUT2 (Prop_lut2_I1_O)        0.045     2.893 f  gigabit_ehternet_inst/eth_int_inst/reset_mgr/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_2/O
                         net (fo=4, routed)           0.307     3.200    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_MAC_FIFO/FIFO_SYNC_MACRO_inst/tx_ctrl_fifo_reset_sig
    RAMB36_X2Y4          FIFO36E1                                     f  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/RST
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.029     3.144    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_MAC_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB36_X2Y4          FIFO36E1                                     r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1/WRCLK
                         clock pessimism             -0.605     2.539    
    RAMB36_X2Y4          FIFO36E1 (Remov_fifo36e1_WRCLK_RST)
                                                     -0.589     1.950    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_MAC_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_36_inst_bl_1.fifo_36_bl_1
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           3.200    
  -------------------------------------------------------------------
                         slack                                  1.249    

Slack (MET) :             1.370ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/Tx_FIFO_Reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.209ns (24.144%)  route 0.657ns (75.856%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.156ns
    Source Clock Delay      (SCD):    2.467ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.716     2.467    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/userclk2_out
    SLICE_X46Y19         FDRE                                         r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/Tx_FIFO_Reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y19         FDRE (Prop_fdre_C_Q)         0.164     2.631 f  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/RAM_COMM_DEC/Tx_FIFO_Reset_reg/Q
                         net (fo=1, routed)           0.218     2.848    gigabit_ehternet_inst/eth_int_inst/reset_mgr/comm_dec_tx_fifo_reset
    SLICE_X46Y20         LUT2 (Prop_lut2_I1_O)        0.045     2.893 f  gigabit_ehternet_inst/eth_int_inst/reset_mgr/bl.fifo_36_inst_bl_1.fifo_36_bl_1_i_2/O
                         net (fo=4, routed)           0.439     3.332    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_INFO_FIFO/FIFO_SYNC_MACRO_inst/tx_ctrl_fifo_reset_sig
    RAMB18_X2Y2          FIFO18E1                                     f  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.041     3.156    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_INFO_FIFO/FIFO_SYNC_MACRO_inst/userclk2_out
    RAMB18_X2Y2          FIFO18E1                                     r  gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.605     2.551    
    RAMB18_X2Y2          FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     1.962    gigabit_ehternet_inst/eth_int_inst/data_manager_blk/TX_CTRL_INFO_FIFO/FIFO_SYNC_MACRO_inst/bl.fifo_18_inst_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           3.332    
  -------------------------------------------------------------------
                         slack                                  1.370    

Slack (MET) :             1.416ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/eth_int_inst/reset_mgr/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[17]/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.651ns  (logic 0.141ns (8.541%)  route 1.510ns (91.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.112ns
    Source Clock Delay      (SCD):    2.433ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.682     2.433    gigabit_ehternet_inst/eth_int_inst/reset_mgr/userclk2_out
    SLICE_X34Y62         FDRE                                         r  gigabit_ehternet_inst/eth_int_inst/reset_mgr/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_fdre_C_Q)         0.141     2.574 f  gigabit_ehternet_inst/eth_int_inst/reset_mgr/reset_reg/Q
                         net (fo=984, routed)         1.510     4.084    gigabit_ehternet_inst/eth_int_inst/ec_wrapper/crcGen/AS[0]
    SLICE_X48Y35         FDPE                                         f  gigabit_ehternet_inst/eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[17]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.997     3.111    gigabit_ehternet_inst/eth_int_inst/ec_wrapper/crcGen/userclk2_out
    SLICE_X48Y35         FDPE                                         r  gigabit_ehternet_inst/eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[17]/C
                         clock pessimism             -0.372     2.739    
    SLICE_X48Y35         FDPE (Remov_fdpe_C_PRE)     -0.071     2.668    gigabit_ehternet_inst/eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.668    
                         arrival time                           4.084    
  -------------------------------------------------------------------
                         slack                                  1.416    

Slack (MET) :             1.416ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/eth_int_inst/reset_mgr/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[1]/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.651ns  (logic 0.141ns (8.541%)  route 1.510ns (91.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.112ns
    Source Clock Delay      (SCD):    2.433ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.682     2.433    gigabit_ehternet_inst/eth_int_inst/reset_mgr/userclk2_out
    SLICE_X34Y62         FDRE                                         r  gigabit_ehternet_inst/eth_int_inst/reset_mgr/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_fdre_C_Q)         0.141     2.574 f  gigabit_ehternet_inst/eth_int_inst/reset_mgr/reset_reg/Q
                         net (fo=984, routed)         1.510     4.084    gigabit_ehternet_inst/eth_int_inst/ec_wrapper/crcGen/AS[0]
    SLICE_X48Y35         FDPE                                         f  gigabit_ehternet_inst/eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.997     3.111    gigabit_ehternet_inst/eth_int_inst/ec_wrapper/crcGen/userclk2_out
    SLICE_X48Y35         FDPE                                         r  gigabit_ehternet_inst/eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[1]/C
                         clock pessimism             -0.372     2.739    
    SLICE_X48Y35         FDPE (Remov_fdpe_C_PRE)     -0.071     2.668    gigabit_ehternet_inst/eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.668    
                         arrival time                           4.084    
  -------------------------------------------------------------------
                         slack                                  1.416    

Slack (MET) :             1.416ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/eth_int_inst/reset_mgr/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[6]/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.651ns  (logic 0.141ns (8.541%)  route 1.510ns (91.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.112ns
    Source Clock Delay      (SCD):    2.433ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.682     2.433    gigabit_ehternet_inst/eth_int_inst/reset_mgr/userclk2_out
    SLICE_X34Y62         FDRE                                         r  gigabit_ehternet_inst/eth_int_inst/reset_mgr/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_fdre_C_Q)         0.141     2.574 f  gigabit_ehternet_inst/eth_int_inst/reset_mgr/reset_reg/Q
                         net (fo=984, routed)         1.510     4.084    gigabit_ehternet_inst/eth_int_inst/ec_wrapper/crcGen/AS[0]
    SLICE_X48Y35         FDPE                                         f  gigabit_ehternet_inst/eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.997     3.111    gigabit_ehternet_inst/eth_int_inst/ec_wrapper/crcGen/userclk2_out
    SLICE_X48Y35         FDPE                                         r  gigabit_ehternet_inst/eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[6]/C
                         clock pessimism             -0.372     2.739    
    SLICE_X48Y35         FDPE (Remov_fdpe_C_PRE)     -0.071     2.668    gigabit_ehternet_inst/eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.668    
                         arrival time                           4.084    
  -------------------------------------------------------------------
                         slack                                  1.416    

Slack (MET) :             1.416ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/eth_int_inst/reset_mgr/reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[9]/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.651ns  (logic 0.141ns (8.541%)  route 1.510ns (91.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.306ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.112ns
    Source Clock Delay      (SCD):    2.433ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.682     2.433    gigabit_ehternet_inst/eth_int_inst/reset_mgr/userclk2_out
    SLICE_X34Y62         FDRE                                         r  gigabit_ehternet_inst/eth_int_inst/reset_mgr/reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDRE (Prop_fdre_C_Q)         0.141     2.574 f  gigabit_ehternet_inst/eth_int_inst/reset_mgr/reset_reg/Q
                         net (fo=984, routed)         1.510     4.084    gigabit_ehternet_inst/eth_int_inst/ec_wrapper/crcGen/AS[0]
    SLICE_X48Y35         FDPE                                         f  gigabit_ehternet_inst/eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.997     3.111    gigabit_ehternet_inst/eth_int_inst/ec_wrapper/crcGen/userclk2_out
    SLICE_X48Y35         FDPE                                         r  gigabit_ehternet_inst/eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[9]/C
                         clock pessimism             -0.372     2.739    
    SLICE_X48Y35         FDPE (Remov_fdpe_C_PRE)     -0.071     2.668    gigabit_ehternet_inst/eth_int_inst/ec_wrapper/crcGen/CRC_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.668    
                         arrival time                           4.084    
  -------------------------------------------------------------------
                         slack                                  1.416    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  oeiclk
  To Clock:  oeiclk

Setup :            0  Failing Endpoints,  Worst Slack        4.447ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.465ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.447ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[14]/CLR
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        3.107ns  (logic 0.348ns (11.201%)  route 2.759ns (88.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.154ns = ( 12.154 - 8.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    1.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.710 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.391     5.101    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X51Y162        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y162        FDPE (Prop_fdpe_C_Q)         0.348     5.449 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          2.759     8.208    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X49Y218        FDCE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    F11                                               0.000     8.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     8.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216    10.634    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.711 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.443    12.154    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X49Y218        FDCE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[14]/C
                         clock pessimism              1.005    13.159    
                         clock uncertainty           -0.035    13.123    
    SLICE_X49Y218        FDCE (Recov_fdce_C_CLR)     -0.468    12.655    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[14]
  -------------------------------------------------------------------
                         required time                         12.655    
                         arrival time                          -8.208    
  -------------------------------------------------------------------
                         slack                                  4.447    

Slack (MET) :             4.447ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[15]/CLR
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        3.107ns  (logic 0.348ns (11.201%)  route 2.759ns (88.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.154ns = ( 12.154 - 8.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    1.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.710 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.391     5.101    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X51Y162        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y162        FDPE (Prop_fdpe_C_Q)         0.348     5.449 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          2.759     8.208    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X49Y218        FDCE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    F11                                               0.000     8.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     8.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216    10.634    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.711 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.443    12.154    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X49Y218        FDCE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[15]/C
                         clock pessimism              1.005    13.159    
                         clock uncertainty           -0.035    13.123    
    SLICE_X49Y218        FDCE (Recov_fdce_C_CLR)     -0.468    12.655    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[15]
  -------------------------------------------------------------------
                         required time                         12.655    
                         arrival time                          -8.208    
  -------------------------------------------------------------------
                         slack                                  4.447    

Slack (MET) :             4.684ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_o_reg/CLR
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        2.872ns  (logic 0.348ns (12.117%)  route 2.524ns (87.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.156ns = ( 12.156 - 8.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    1.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.710 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.391     5.101    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X51Y162        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y162        FDPE (Prop_fdpe_C_Q)         0.348     5.449 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          2.524     7.973    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X51Y215        FDCE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    F11                                               0.000     8.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     8.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216    10.634    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.711 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.445    12.156    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y215        FDCE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_o_reg/C
                         clock pessimism              1.005    13.161    
                         clock uncertainty           -0.035    13.125    
    SLICE_X51Y215        FDCE (Recov_fdce_C_CLR)     -0.468    12.657    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_o_reg
  -------------------------------------------------------------------
                         required time                         12.657    
                         arrival time                          -7.973    
  -------------------------------------------------------------------
                         slack                                  4.684    

Slack (MET) :             4.750ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[4]/CLR
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        2.802ns  (logic 0.348ns (12.418%)  route 2.454ns (87.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.152ns = ( 12.152 - 8.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    1.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.710 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.391     5.101    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X51Y162        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y162        FDPE (Prop_fdpe_C_Q)         0.348     5.449 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          2.454     7.904    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X50Y220        FDCE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    F11                                               0.000     8.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     8.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216    10.634    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.711 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.441    12.152    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y220        FDCE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[4]/C
                         clock pessimism              1.005    13.157    
                         clock uncertainty           -0.035    13.121    
    SLICE_X50Y220        FDCE (Recov_fdce_C_CLR)     -0.468    12.653    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[4]
  -------------------------------------------------------------------
                         required time                         12.653    
                         arrival time                          -7.904    
  -------------------------------------------------------------------
                         slack                                  4.750    

Slack (MET) :             4.750ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[5]/CLR
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        2.802ns  (logic 0.348ns (12.418%)  route 2.454ns (87.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.152ns = ( 12.152 - 8.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    1.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.710 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.391     5.101    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X51Y162        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y162        FDPE (Prop_fdpe_C_Q)         0.348     5.449 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          2.454     7.904    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X50Y220        FDCE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    F11                                               0.000     8.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     8.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216    10.634    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.711 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.441    12.152    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y220        FDCE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[5]/C
                         clock pessimism              1.005    13.157    
                         clock uncertainty           -0.035    13.121    
    SLICE_X50Y220        FDCE (Recov_fdce_C_CLR)     -0.468    12.653    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[5]
  -------------------------------------------------------------------
                         required time                         12.653    
                         arrival time                          -7.904    
  -------------------------------------------------------------------
                         slack                                  4.750    

Slack (MET) :             4.818ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]/CLR
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        2.738ns  (logic 0.348ns (12.711%)  route 2.390ns (87.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.156ns = ( 12.156 - 8.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    1.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.710 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.391     5.101    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X51Y162        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y162        FDPE (Prop_fdpe_C_Q)         0.348     5.449 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          2.390     7.839    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X50Y216        FDCE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    F11                                               0.000     8.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     8.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216    10.634    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.711 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.445    12.156    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y216        FDCE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]/C
                         clock pessimism              1.005    13.161    
                         clock uncertainty           -0.035    13.125    
    SLICE_X50Y216        FDCE (Recov_fdce_C_CLR)     -0.468    12.657    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[0]
  -------------------------------------------------------------------
                         required time                         12.657    
                         arrival time                          -7.839    
  -------------------------------------------------------------------
                         slack                                  4.818    

Slack (MET) :             4.818ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[1]/CLR
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        2.738ns  (logic 0.348ns (12.711%)  route 2.390ns (87.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.156ns = ( 12.156 - 8.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    1.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.710 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.391     5.101    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X51Y162        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y162        FDPE (Prop_fdpe_C_Q)         0.348     5.449 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          2.390     7.839    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X50Y216        FDCE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    F11                                               0.000     8.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     8.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216    10.634    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.711 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.445    12.156    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y216        FDCE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[1]/C
                         clock pessimism              1.005    13.161    
                         clock uncertainty           -0.035    13.125    
    SLICE_X50Y216        FDCE (Recov_fdce_C_CLR)     -0.468    12.657    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[1]
  -------------------------------------------------------------------
                         required time                         12.657    
                         arrival time                          -7.839    
  -------------------------------------------------------------------
                         slack                                  4.818    

Slack (MET) :             4.818ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[2]/CLR
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        2.738ns  (logic 0.348ns (12.711%)  route 2.390ns (87.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.156ns = ( 12.156 - 8.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    1.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.710 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.391     5.101    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X51Y162        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y162        FDPE (Prop_fdpe_C_Q)         0.348     5.449 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          2.390     7.839    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X50Y216        FDCE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    F11                                               0.000     8.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     8.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216    10.634    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.711 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.445    12.156    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y216        FDCE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[2]/C
                         clock pessimism              1.005    13.161    
                         clock uncertainty           -0.035    13.125    
    SLICE_X50Y216        FDCE (Recov_fdce_C_CLR)     -0.468    12.657    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[2]
  -------------------------------------------------------------------
                         required time                         12.657    
                         arrival time                          -7.839    
  -------------------------------------------------------------------
                         slack                                  4.818    

Slack (MET) :             4.818ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[3]/CLR
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        2.738ns  (logic 0.348ns (12.711%)  route 2.390ns (87.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.156ns = ( 12.156 - 8.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    1.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.710 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.391     5.101    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X51Y162        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y162        FDPE (Prop_fdpe_C_Q)         0.348     5.449 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          2.390     7.839    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X50Y216        FDCE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    F11                                               0.000     8.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     8.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216    10.634    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.711 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.445    12.156    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y216        FDCE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[3]/C
                         clock pessimism              1.005    13.161    
                         clock uncertainty           -0.035    13.125    
    SLICE_X50Y216        FDCE (Recov_fdce_C_CLR)     -0.468    12.657    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[3]
  -------------------------------------------------------------------
                         required time                         12.657    
                         arrival time                          -7.839    
  -------------------------------------------------------------------
                         slack                                  4.818    

Slack (MET) :             4.863ns  (required time - arrival time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]/CLR
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (oeiclk rise@8.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        2.690ns  (logic 0.348ns (12.936%)  route 2.342ns (87.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.153ns = ( 12.153 - 8.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    1.005ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.710 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.391     5.101    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X51Y162        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y162        FDPE (Prop_fdpe_C_Q)         0.348     5.449 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          2.342     7.791    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X51Y219        FDCE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     8.000     8.000 r  
    F11                                               0.000     8.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     8.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     8.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216    10.634    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.711 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.442    12.153    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y219        FDCE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]/C
                         clock pessimism              1.005    13.158    
                         clock uncertainty           -0.035    13.122    
    SLICE_X51Y219        FDCE (Recov_fdce_C_CLR)     -0.468    12.654    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rd_data_reg[10]
  -------------------------------------------------------------------
                         required time                         12.654    
                         arrival time                          -7.791    
  -------------------------------------------------------------------
                         slack                                  4.863    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/C
                            (rising edge-triggered cell FDCE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg/CLR
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.164ns (22.746%)  route 0.557ns (77.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.226ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.960 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.583     1.542    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X52Y199        FDCE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y199        FDCE (Prop_fdce_C_Q)         0.164     1.706 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/Q
                         net (fo=4, routed)           0.557     2.263    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss
    SLICE_X50Y217        FDCE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.290 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.936     2.226    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y217        FDCE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg/C
                         clock pessimism             -0.335     1.891    
    SLICE_X50Y217        FDCE (Remov_fdce_C_CLR)     -0.092     1.799    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/drp_op_done_o_reg
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_s_reg/CLR
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.128ns (16.960%)  route 0.627ns (83.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.960 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.579     1.538    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X51Y162        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y162        FDPE (Prop_fdpe_C_Q)         0.128     1.666 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          0.627     2.293    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X52Y191        FDCE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.290 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.850     2.140    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X52Y191        FDCE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_s_reg/C
                         clock pessimism             -0.564     1.576    
    SLICE_X52Y191        FDCE (Remov_fdce_C_CLR)     -0.121     1.455    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_s_reg
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.838    

Slack (MET) :             0.989ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/CLR
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        0.908ns  (logic 0.128ns (14.090%)  route 0.780ns (85.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.142ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.960 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.579     1.538    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X51Y162        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y162        FDPE (Prop_fdpe_C_Q)         0.128     1.666 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          0.780     2.447    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X52Y199        FDCE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.290 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.853     2.142    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X52Y199        FDCE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg/C
                         clock pessimism             -0.564     1.578    
    SLICE_X52Y199        FDCE (Remov_fdce_C_CLR)     -0.121     1.457    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/gtrxreset_ss_reg
  -------------------------------------------------------------------
                         required time                         -1.457    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             1.035ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[0]/CLR
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        1.241ns  (logic 0.128ns (10.317%)  route 1.113ns (89.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.960 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.579     1.538    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X51Y162        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y162        FDPE (Prop_fdpe_C_Q)         0.128     1.666 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          1.113     2.779    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X50Y218        FDCE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.290 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.935     2.225    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y218        FDCE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.335     1.890    
    SLICE_X50Y218        FDCE (Remov_fdce_C_CLR)     -0.146     1.744    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.779    
  -------------------------------------------------------------------
                         slack                                  1.035    

Slack (MET) :             1.035ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[4]/CLR
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        1.241ns  (logic 0.128ns (10.317%)  route 1.113ns (89.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.960 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.579     1.538    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X51Y162        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y162        FDPE (Prop_fdpe_C_Q)         0.128     1.666 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          1.113     2.779    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X50Y218        FDCE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.290 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.935     2.225    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y218        FDCE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.335     1.890    
    SLICE_X50Y218        FDCE (Remov_fdce_C_CLR)     -0.146     1.744    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.779    
  -------------------------------------------------------------------
                         slack                                  1.035    

Slack (MET) :             1.035ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[5]/CLR
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        1.241ns  (logic 0.128ns (10.317%)  route 1.113ns (89.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.960 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.579     1.538    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X51Y162        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y162        FDPE (Prop_fdpe_C_Q)         0.128     1.666 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          1.113     2.779    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X50Y218        FDCE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.290 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.935     2.225    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y218        FDCE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[5]/C
                         clock pessimism             -0.335     1.890    
    SLICE_X50Y218        FDCE (Remov_fdce_C_CLR)     -0.146     1.744    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.779    
  -------------------------------------------------------------------
                         slack                                  1.035    

Slack (MET) :             1.035ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[6]/CLR
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        1.241ns  (logic 0.128ns (10.317%)  route 1.113ns (89.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.960 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.579     1.538    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X51Y162        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y162        FDPE (Prop_fdpe_C_Q)         0.128     1.666 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          1.113     2.779    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X50Y218        FDCE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.290 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.935     2.225    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X50Y218        FDCE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[6]/C
                         clock pessimism             -0.335     1.890    
    SLICE_X50Y218        FDCE (Remov_fdce_C_CLR)     -0.146     1.744    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.779    
  -------------------------------------------------------------------
                         slack                                  1.035    

Slack (MET) :             1.056ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_s_reg/CLR
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        1.265ns  (logic 0.128ns (10.116%)  route 1.137ns (89.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.960 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.579     1.538    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X51Y162        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y162        FDPE (Prop_fdpe_C_Q)         0.128     1.666 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          1.137     2.804    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X51Y214        FDCE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.290 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.939     2.229    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y214        FDCE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_s_reg/C
                         clock pessimism             -0.335     1.894    
    SLICE_X51Y214        FDCE (Remov_fdce_C_CLR)     -0.146     1.748    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_s_reg
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           2.804    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.056ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_ss_reg/CLR
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        1.265ns  (logic 0.128ns (10.116%)  route 1.137ns (89.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.960 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.579     1.538    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X51Y162        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y162        FDPE (Prop_fdpe_C_Q)         0.128     1.666 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          1.137     2.804    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X51Y214        FDCE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_ss_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.290 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.939     2.229    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y214        FDCE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_ss_reg/C
                         clock pessimism             -0.335     1.894    
    SLICE_X51Y214        FDCE (Remov_fdce_C_CLR)     -0.146     1.748    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_ss_reg
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           2.804    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.056ns  (arrival time - required time)
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_sss_reg/CLR
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (oeiclk rise@0.000ns - oeiclk rise@0.000ns)
  Data Path Delay:        1.265ns  (logic 0.128ns (10.116%)  route 1.137ns (89.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.229ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.960 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.579     1.538    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X51Y162        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y162        FDPE (Prop_fdpe_C_Q)         0.128     1.666 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/Q
                         net (fo=30, routed)          1.137     2.804    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rst_sync
    SLICE_X51Y214        FDCE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_sss_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.290 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.939     2.229    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/CLK
    SLICE_X51Y214        FDCE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_sss_reg/C
                         clock pessimism             -0.335     1.894    
    SLICE_X51Y214        FDCE (Remov_fdce_C_CLR)     -0.146     1.748    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/rxpmaresetdone_sss_reg
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           2.804    
  -------------------------------------------------------------------
                         slack                                  1.056    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_1_1

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.130ns  (logic 1.504ns (18.493%)  route 6.627ns (81.507%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         1.378     1.378 r  reset_n_IBUF_inst/O
                         net (fo=6, routed)           5.480     6.858    gen_eth_mux/reset_n_IBUF
    SLICE_X34Y63         LUT1 (Prop_lut1_I0_O)        0.126     6.984 f  gen_eth_mux/clock_manager_i_1/O
                         net (fo=99, routed)          1.147     8.130    gigabit_ehternet_inst/phy_inst/U0/core_resets_i/reset
    SLICE_X46Y67         FDPE                                         f  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.432    -1.576    gigabit_ehternet_inst/phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y67         FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.130ns  (logic 1.504ns (18.493%)  route 6.627ns (81.507%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         1.378     1.378 r  reset_n_IBUF_inst/O
                         net (fo=6, routed)           5.480     6.858    gen_eth_mux/reset_n_IBUF
    SLICE_X34Y63         LUT1 (Prop_lut1_I0_O)        0.126     6.984 f  gen_eth_mux/clock_manager_i_1/O
                         net (fo=99, routed)          1.147     8.130    gigabit_ehternet_inst/phy_inst/U0/core_resets_i/reset
    SLICE_X46Y67         FDPE                                         f  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.432    -1.576    gigabit_ehternet_inst/phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y67         FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.130ns  (logic 1.504ns (18.493%)  route 6.627ns (81.507%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         1.378     1.378 r  reset_n_IBUF_inst/O
                         net (fo=6, routed)           5.480     6.858    gen_eth_mux/reset_n_IBUF
    SLICE_X34Y63         LUT1 (Prop_lut1_I0_O)        0.126     6.984 f  gen_eth_mux/clock_manager_i_1/O
                         net (fo=99, routed)          1.147     8.130    gigabit_ehternet_inst/phy_inst/U0/core_resets_i/reset
    SLICE_X46Y67         FDPE                                         f  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.432    -1.576    gigabit_ehternet_inst/phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y67         FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.130ns  (logic 1.504ns (18.493%)  route 6.627ns (81.507%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.576ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         1.378     1.378 r  reset_n_IBUF_inst/O
                         net (fo=6, routed)           5.480     6.858    gen_eth_mux/reset_n_IBUF
    SLICE_X34Y63         LUT1 (Prop_lut1_I0_O)        0.126     6.984 f  gen_eth_mux/clock_manager_i_1/O
                         net (fo=99, routed)          1.147     8.130    gigabit_ehternet_inst/phy_inst/U0/core_resets_i/reset
    SLICE_X46Y67         FDPE                                         f  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.432    -1.576    gigabit_ehternet_inst/phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y67         FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.140ns  (logic 0.000ns (0.000%)  route 3.140ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           3.140     3.140    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1_0
    SLICE_X55Y150        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.287    -1.721    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/independent_clock_bufg
    SLICE_X55Y150        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/gtpe2_common_i/PLL0LOCK
                            (internal pin)
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_PLL0LOCK/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.092ns  (logic 0.000ns (0.000%)  route 3.092ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTPE2_COMMON_X0Y1    GTPE2_COMMON                 0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/gtpe2_common_i/PLL0LOCK
                         net (fo=2, routed)           3.092     3.092    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_PLL0LOCK/gt0_pll0lock_out
    SLICE_X55Y153        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_PLL0LOCK/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.287    -1.721    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_PLL0LOCK/independent_clock_bufg
    SLICE_X55Y153        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_PLL0LOCK/data_sync_reg1/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/gtpe2_common_i/PLL0LOCK
                            (internal pin)
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pll0lock/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.052ns  (logic 0.000ns (0.000%)  route 3.052ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTPE2_COMMON_X0Y1    GTPE2_COMMON                 0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/gtpe2_common_i/PLL0LOCK
                         net (fo=2, routed)           3.052     3.052    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pll0lock/gt0_pll0lock_out
    SLICE_X59Y148        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pll0lock/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.299    -1.709    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pll0lock/independent_clock_bufg
    SLICE_X59Y148        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pll0lock/data_sync_reg1/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.850ns  (logic 0.000ns (0.000%)  route 2.850ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           2.850     2.850    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1_0
    SLICE_X36Y152        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.364    -1.644    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/independent_clock_bufg
    SLICE_X36Y152        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/gtpe2_common_i/PLL0LOCK
                            (internal pin)
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pll0lock/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.477ns  (logic 0.000ns (0.000%)  route 1.477ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTPE2_COMMON_X0Y1    GTPE2_COMMON                 0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/gtpe2_common_i/PLL0LOCK
                         net (fo=2, routed)           1.477     1.477    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pll0lock/gt0_pll0lock_out
    SLICE_X59Y148        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pll0lock/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.855    -0.937    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pll0lock/independent_clock_bufg
    SLICE_X59Y148        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pll0lock/data_sync_reg1/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/gtpe2_common_i/PLL0LOCK
                            (internal pin)
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_PLL0LOCK/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.484ns  (logic 0.000ns (0.000%)  route 1.484ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTPE2_COMMON_X0Y1    GTPE2_COMMON                 0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/gtpe2_common_i/PLL0LOCK
                         net (fo=2, routed)           1.484     1.484    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_PLL0LOCK/gt0_pll0lock_out
    SLICE_X55Y153        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_PLL0LOCK/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.853    -0.938    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_PLL0LOCK/independent_clock_bufg
    SLICE_X55Y153        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_PLL0LOCK/data_sync_reg1/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.571ns  (logic 0.000ns (0.000%)  route 1.571ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           1.571     1.571    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1_0
    SLICE_X36Y152        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.887    -0.905    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/independent_clock_bufg
    SLICE_X36Y152        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.741ns  (logic 0.000ns (0.000%)  route 1.741ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           1.741     1.741    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1_0
    SLICE_X55Y150        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.854    -0.937    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/independent_clock_bufg
    SLICE_X55Y150        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.798ns  (logic 0.410ns (10.787%)  route 3.389ns (89.213%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         0.365     0.365 r  reset_n_IBUF_inst/O
                         net (fo=6, routed)           2.759     3.124    gen_eth_mux/reset_n_IBUF
    SLICE_X34Y63         LUT1 (Prop_lut1_I0_O)        0.045     3.169 f  gen_eth_mux/clock_manager_i_1/O
                         net (fo=99, routed)          0.630     3.798    gigabit_ehternet_inst/phy_inst/U0/core_resets_i/reset
    SLICE_X46Y67         FDPE                                         f  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.918    -0.874    gigabit_ehternet_inst/phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y67         FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.798ns  (logic 0.410ns (10.787%)  route 3.389ns (89.213%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         0.365     0.365 r  reset_n_IBUF_inst/O
                         net (fo=6, routed)           2.759     3.124    gen_eth_mux/reset_n_IBUF
    SLICE_X34Y63         LUT1 (Prop_lut1_I0_O)        0.045     3.169 f  gen_eth_mux/clock_manager_i_1/O
                         net (fo=99, routed)          0.630     3.798    gigabit_ehternet_inst/phy_inst/U0/core_resets_i/reset
    SLICE_X46Y67         FDPE                                         f  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.918    -0.874    gigabit_ehternet_inst/phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y67         FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.798ns  (logic 0.410ns (10.787%)  route 3.389ns (89.213%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         0.365     0.365 r  reset_n_IBUF_inst/O
                         net (fo=6, routed)           2.759     3.124    gen_eth_mux/reset_n_IBUF
    SLICE_X34Y63         LUT1 (Prop_lut1_I0_O)        0.045     3.169 f  gen_eth_mux/clock_manager_i_1/O
                         net (fo=99, routed)          0.630     3.798    gigabit_ehternet_inst/phy_inst/U0/core_resets_i/reset
    SLICE_X46Y67         FDPE                                         f  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.918    -0.874    gigabit_ehternet_inst/phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y67         FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.798ns  (logic 0.410ns (10.787%)  route 3.389ns (89.213%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.874ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         0.365     0.365 r  reset_n_IBUF_inst/O
                         net (fo=6, routed)           2.759     3.124    gen_eth_mux/reset_n_IBUF
    SLICE_X34Y63         LUT1 (Prop_lut1_I0_O)        0.045     3.169 f  gen_eth_mux/clock_manager_i_1/O
                         net (fo=99, routed)          0.630     3.798    gigabit_ehternet_inst/phy_inst/U0/core_resets_i/reset
    SLICE_X46Y67         FDPE                                         f  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.918    -0.874    gigabit_ehternet_inst/phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y67         FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_1_1
  To Clock:  clk_out1_clk_wiz_1_1

Max Delay            51 Endpoints
Min Delay            51 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.919ns  (logic 0.433ns (47.093%)  route 0.486ns (52.907%))
  Logic Levels:           0  
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.644ns
    Source Clock Delay      (SCD):    -1.229ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.474    -1.229    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/independent_clock_bufg
    SLICE_X36Y152        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y152        FDRE (Prop_fdre_C_Q)         0.433    -0.796 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg4/Q
                         net (fo=1, routed)           0.486    -0.310    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync4
    SLICE_X36Y152        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.364    -1.644    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/independent_clock_bufg
    SLICE_X36Y152        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg5/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/sync_block_data_valid/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/sync_block_data_valid/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.960ns  (logic 0.433ns (45.126%)  route 0.527ns (54.874%))
  Logic Levels:           0  
  Clock Path Skew:        -0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.710ns
    Source Clock Delay      (SCD):    -1.297ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.406    -1.297    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/sync_block_data_valid/independent_clock_bufg
    SLICE_X44Y114        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/sync_block_data_valid/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.433    -0.864 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/sync_block_data_valid/data_sync_reg4/Q
                         net (fo=1, routed)           0.527    -0.338    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/sync_block_data_valid/data_sync4
    SLICE_X44Y114        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/sync_block_data_valid/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.298    -1.710    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/sync_block_data_valid/independent_clock_bufg
    SLICE_X44Y114        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/sync_block_data_valid/data_sync_reg5/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/sync_block_data_valid/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/sync_block_data_valid/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.959ns  (logic 0.433ns (45.173%)  route 0.526ns (54.827%))
  Logic Levels:           0  
  Clock Path Skew:        -0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.710ns
    Source Clock Delay      (SCD):    -1.297ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.406    -1.297    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/sync_block_data_valid/independent_clock_bufg
    SLICE_X44Y114        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/sync_block_data_valid/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.433    -0.864 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/sync_block_data_valid/data_sync_reg2/Q
                         net (fo=1, routed)           0.526    -0.339    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/sync_block_data_valid/data_sync2
    SLICE_X44Y114        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/sync_block_data_valid/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.298    -1.710    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/sync_block_data_valid/independent_clock_bufg
    SLICE_X44Y114        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/sync_block_data_valid/data_sync_reg3/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.919ns  (logic 0.433ns (47.093%)  route 0.486ns (52.907%))
  Logic Levels:           0  
  Clock Path Skew:        -0.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.720ns
    Source Clock Delay      (SCD):    -1.306ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.397    -1.306    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_TXRESETDONE/independent_clock_bufg
    SLICE_X48Y156        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y156        FDRE (Prop_fdre_C_Q)         0.433    -0.873 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg4/Q
                         net (fo=1, routed)           0.486    -0.387    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync4
    SLICE_X48Y156        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.288    -1.720    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_TXRESETDONE/independent_clock_bufg
    SLICE_X48Y156        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg5/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.903ns  (logic 0.379ns (41.982%)  route 0.524ns (58.018%))
  Logic Levels:           0  
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.707ns
    Source Clock Delay      (SCD):    -1.292ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.411    -1.292    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_time_out_wait_bypass/independent_clock_bufg
    SLICE_X54Y145        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y145        FDRE (Prop_fdre_C_Q)         0.379    -0.913 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg4/Q
                         net (fo=1, routed)           0.524    -0.390    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync4
    SLICE_X54Y145        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.301    -1.707    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_time_out_wait_bypass/independent_clock_bufg
    SLICE_X54Y145        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg5/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pll0lock/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pll0lock/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.900ns  (logic 0.379ns (42.100%)  route 0.521ns (57.900%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.709ns
    Source Clock Delay      (SCD):    -1.293ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.410    -1.293    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pll0lock/independent_clock_bufg
    SLICE_X59Y148        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pll0lock/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y148        FDRE (Prop_fdre_C_Q)         0.379    -0.914 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pll0lock/data_sync_reg4/Q
                         net (fo=1, routed)           0.521    -0.393    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pll0lock/data_sync4
    SLICE_X59Y148        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pll0lock/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.299    -1.709    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pll0lock/independent_clock_bufg
    SLICE_X59Y148        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pll0lock/data_sync_reg5/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.897ns  (logic 0.398ns (44.377%)  route 0.499ns (55.623%))
  Logic Levels:           0  
  Clock Path Skew:        -0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.711ns
    Source Clock Delay      (SCD):    -1.298ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.405    -1.298    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/independent_clock_bufg
    SLICE_X44Y115        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y115        FDRE (Prop_fdre_C_Q)         0.398    -0.900 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg5/Q
                         net (fo=1, routed)           0.499    -0.402    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/data_sync5
    SLICE_X44Y115        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.297    -1.711    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/independent_clock_bufg
    SLICE_X44Y115        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg6/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.903ns  (logic 0.379ns (41.982%)  route 0.524ns (58.018%))
  Logic Levels:           0  
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.723ns
    Source Clock Delay      (SCD):    -1.307ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.396    -1.307    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_RXRESETDONE/independent_clock_bufg
    SLICE_X58Y150        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y150        FDRE (Prop_fdre_C_Q)         0.379    -0.928 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg4/Q
                         net (fo=1, routed)           0.524    -0.404    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync4
    SLICE_X58Y150        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.285    -1.723    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_RXRESETDONE/independent_clock_bufg
    SLICE_X58Y150        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg5/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.901ns  (logic 0.379ns (42.064%)  route 0.522ns (57.936%))
  Logic Levels:           0  
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.721ns
    Source Clock Delay      (SCD):    -1.306ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.397    -1.306    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/independent_clock_bufg
    SLICE_X55Y150        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y150        FDRE (Prop_fdre_C_Q)         0.379    -0.927 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg4/Q
                         net (fo=1, routed)           0.522    -0.405    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync4
    SLICE_X55Y150        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.287    -1.721    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/independent_clock_bufg
    SLICE_X55Y150        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg5/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.808ns  (logic 0.398ns (49.267%)  route 0.410ns (50.733%))
  Logic Levels:           0  
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.644ns
    Source Clock Delay      (SCD):    -1.229ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.474    -1.229    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/independent_clock_bufg
    SLICE_X36Y152        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y152        FDRE (Prop_fdre_C_Q)         0.398    -0.831 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg3/Q
                         net (fo=1, routed)           0.410    -0.421    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync3
    SLICE_X36Y152        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.364    -1.644    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/independent_clock_bufg
    SLICE_X36Y152        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg4/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.424ns  (logic 0.304ns (71.652%)  route 0.120ns (28.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.306ns
    Source Clock Delay      (SCD):    -1.721ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.287    -1.721    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/independent_clock_bufg
    SLICE_X55Y150        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y150        FDRE (Prop_fdre_C_Q)         0.304    -1.417 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg1/Q
                         net (fo=1, routed)           0.120    -1.297    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync1
    SLICE_X55Y150        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.397    -1.306    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/independent_clock_bufg
    SLICE_X55Y150        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_PLL0LOCK/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_PLL0LOCK/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.424ns  (logic 0.304ns (71.652%)  route 0.120ns (28.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.306ns
    Source Clock Delay      (SCD):    -1.721ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.287    -1.721    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_PLL0LOCK/independent_clock_bufg
    SLICE_X55Y153        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_PLL0LOCK/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y153        FDRE (Prop_fdre_C_Q)         0.304    -1.417 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_PLL0LOCK/data_sync_reg1/Q
                         net (fo=1, routed)           0.120    -1.297    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_PLL0LOCK/data_sync1
    SLICE_X55Y153        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_PLL0LOCK/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.397    -1.306    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_PLL0LOCK/independent_clock_bufg
    SLICE_X55Y153        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_PLL0LOCK/data_sync_reg2/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.424ns  (logic 0.304ns (71.652%)  route 0.120ns (28.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.304ns
    Source Clock Delay      (SCD):    -1.719ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.289    -1.719    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_time_out_wait_bypass/independent_clock_bufg
    SLICE_X45Y155        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y155        FDRE (Prop_fdre_C_Q)         0.304    -1.415 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/Q
                         net (fo=1, routed)           0.120    -1.295    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync1
    SLICE_X45Y155        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.399    -1.304    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_time_out_wait_bypass/independent_clock_bufg
    SLICE_X45Y155        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.433ns  (logic 0.304ns (70.238%)  route 0.129ns (29.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.307ns
    Source Clock Delay      (SCD):    -1.723ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.285    -1.723    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_RXRESETDONE/independent_clock_bufg
    SLICE_X58Y150        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y150        FDRE (Prop_fdre_C_Q)         0.304    -1.419 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.129    -1.290    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync1
    SLICE_X58Y150        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.396    -1.307    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_RXRESETDONE/independent_clock_bufg
    SLICE_X58Y150        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg2/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/sync_block_data_valid/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/sync_block_data_valid/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.424ns  (logic 0.319ns (75.184%)  route 0.105ns (24.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.297ns
    Source Clock Delay      (SCD):    -1.710ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.298    -1.710    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/sync_block_data_valid/independent_clock_bufg
    SLICE_X44Y114        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/sync_block_data_valid/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.319    -1.391 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/sync_block_data_valid/data_sync_reg5/Q
                         net (fo=1, routed)           0.105    -1.286    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/sync_block_data_valid/data_sync5
    SLICE_X44Y114        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/sync_block_data_valid/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.406    -1.297    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/sync_block_data_valid/independent_clock_bufg
    SLICE_X44Y114        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/sync_block_data_valid/data_sync_reg6/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.426ns  (logic 0.319ns (74.863%)  route 0.107ns (25.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.298ns
    Source Clock Delay      (SCD):    -1.711ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.297    -1.711    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/independent_clock_bufg
    SLICE_X44Y115        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y115        FDRE (Prop_fdre_C_Q)         0.319    -1.392 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg3/Q
                         net (fo=1, routed)           0.107    -1.285    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/data_sync3
    SLICE_X44Y115        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.405    -1.298    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/independent_clock_bufg
    SLICE_X44Y115        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg4/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pll0lock/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pll0lock/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.424ns  (logic 0.304ns (71.652%)  route 0.120ns (28.348%))
  Logic Levels:           0  
  Clock Path Skew:        0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.293ns
    Source Clock Delay      (SCD):    -1.709ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.299    -1.709    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pll0lock/independent_clock_bufg
    SLICE_X59Y148        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pll0lock/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y148        FDRE (Prop_fdre_C_Q)         0.304    -1.405 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pll0lock/data_sync_reg1/Q
                         net (fo=1, routed)           0.120    -1.285    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pll0lock/data_sync1
    SLICE_X59Y148        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pll0lock/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.410    -1.293    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pll0lock/independent_clock_bufg
    SLICE_X59Y148        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_pll0lock/data_sync_reg2/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.426ns  (logic 0.319ns (74.863%)  route 0.107ns (25.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.297ns
    Source Clock Delay      (SCD):    -1.710ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.298    -1.710    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/independent_clock_bufg
    SLICE_X44Y114        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y114        FDRE (Prop_fdre_C_Q)         0.319    -1.391 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg1/Q
                         net (fo=1, routed)           0.107    -1.284    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/data_sync1
    SLICE_X44Y114        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.406    -1.297    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/independent_clock_bufg
    SLICE_X44Y114        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg2/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.433ns  (logic 0.304ns (70.238%)  route 0.129ns (29.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.292ns
    Source Clock Delay      (SCD):    -1.707ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.301    -1.707    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_time_out_wait_bypass/independent_clock_bufg
    SLICE_X54Y145        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y145        FDRE (Prop_fdre_C_Q)         0.304    -1.403 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/Q
                         net (fo=1, routed)           0.129    -1.274    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync1
    SLICE_X54Y145        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.411    -1.292    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_time_out_wait_bypass/independent_clock_bufg
    SLICE_X54Y145        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg2/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.467ns  (logic 0.347ns (74.260%)  route 0.120ns (25.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.306ns
    Source Clock Delay      (SCD):    -1.720ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.288    -1.720    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_TXRESETDONE/independent_clock_bufg
    SLICE_X48Y156        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y156        FDRE (Prop_fdre_C_Q)         0.347    -1.373 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/Q
                         net (fo=1, routed)           0.120    -1.253    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync1
    SLICE_X48Y156        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.397    -1.306    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_TXRESETDONE/independent_clock_bufg
    SLICE_X48Y156        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout0
  To Clock:  clk_out1_clk_wiz_1_1

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/STATUS_VECTOR_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/sync_block_data_valid/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.929ns  (logic 0.379ns (19.646%)  route 1.550ns (80.354%))
  Logic Levels:           0  
  Clock Path Skew:        -7.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.710ns
    Source Clock Delay      (SCD):    6.207ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.159ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.616     6.207    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X34Y75         FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/STATUS_VECTOR_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.379     6.586 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/STATUS_VECTOR_reg[1]/Q
                         net (fo=2, routed)           1.550     8.136    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/sync_block_data_valid/status_vector[0]
    SLICE_X44Y114        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/sync_block_data_valid/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.298    -1.710    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/sync_block_data_valid/independent_clock_bufg
    SLICE_X44Y114        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/sync_block_data_valid/data_sync_reg1/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync1/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.830ns  (logic 0.379ns (20.705%)  route 1.451ns (79.295%))
  Logic Levels:           0  
  Clock Path Skew:        -7.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.706ns
    Source Clock Delay      (SCD):    6.059ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.159ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.468     6.059    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X38Y122        FDSE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y122        FDSE (Prop_fdse_C_Q)         0.379     6.438 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/Q
                         net (fo=85, routed)          1.451     7.889    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync5_0[0]
    SLICE_X46Y145        FDPE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.302    -1.706    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/independent_clock_bufg
    SLICE_X46Y145        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync1/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync2/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.830ns  (logic 0.379ns (20.705%)  route 1.451ns (79.295%))
  Logic Levels:           0  
  Clock Path Skew:        -7.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.706ns
    Source Clock Delay      (SCD):    6.059ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.159ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.468     6.059    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X38Y122        FDSE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y122        FDSE (Prop_fdse_C_Q)         0.379     6.438 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/Q
                         net (fo=85, routed)          1.451     7.889    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync5_0[0]
    SLICE_X46Y145        FDPE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.302    -1.706    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/independent_clock_bufg
    SLICE_X46Y145        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync2/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync3/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.830ns  (logic 0.379ns (20.705%)  route 1.451ns (79.295%))
  Logic Levels:           0  
  Clock Path Skew:        -7.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.706ns
    Source Clock Delay      (SCD):    6.059ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.159ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.468     6.059    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X38Y122        FDSE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y122        FDSE (Prop_fdse_C_Q)         0.379     6.438 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/Q
                         net (fo=85, routed)          1.451     7.889    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync5_0[0]
    SLICE_X46Y145        FDPE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.302    -1.706    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/independent_clock_bufg
    SLICE_X46Y145        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync3/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync4/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.830ns  (logic 0.379ns (20.705%)  route 1.451ns (79.295%))
  Logic Levels:           0  
  Clock Path Skew:        -7.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.706ns
    Source Clock Delay      (SCD):    6.059ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.159ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.468     6.059    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X38Y122        FDSE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y122        FDSE (Prop_fdse_C_Q)         0.379     6.438 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/Q
                         net (fo=85, routed)          1.451     7.889    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync5_0[0]
    SLICE_X46Y145        FDPE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.302    -1.706    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/independent_clock_bufg
    SLICE_X46Y145        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync4/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync5/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.830ns  (logic 0.379ns (20.705%)  route 1.451ns (79.295%))
  Logic Levels:           0  
  Clock Path Skew:        -7.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.706ns
    Source Clock Delay      (SCD):    6.059ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.159ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.468     6.059    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X38Y122        FDSE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y122        FDSE (Prop_fdse_C_Q)         0.379     6.438 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/Q
                         net (fo=85, routed)          1.451     7.889    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync5_0[0]
    SLICE_X46Y145        FDPE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.302    -1.706    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/independent_clock_bufg
    SLICE_X46Y145        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync5/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync1/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.568ns  (logic 0.433ns (27.607%)  route 1.135ns (72.393%))
  Logic Levels:           0  
  Clock Path Skew:        -7.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.720ns
    Source Clock Delay      (SCD):    6.073ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.159ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.482     6.073    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X40Y141        FDSE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y141        FDSE (Prop_fdse_C_Q)         0.433     6.506 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/Q
                         net (fo=84, routed)          1.135     7.641    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/SR[0]
    SLICE_X48Y154        FDPE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.288    -1.720    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/independent_clock_bufg
    SLICE_X48Y154        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync1/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync2/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.568ns  (logic 0.433ns (27.607%)  route 1.135ns (72.393%))
  Logic Levels:           0  
  Clock Path Skew:        -7.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.720ns
    Source Clock Delay      (SCD):    6.073ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.159ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.482     6.073    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X40Y141        FDSE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y141        FDSE (Prop_fdse_C_Q)         0.433     6.506 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/Q
                         net (fo=84, routed)          1.135     7.641    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/SR[0]
    SLICE_X48Y154        FDPE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.288    -1.720    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/independent_clock_bufg
    SLICE_X48Y154        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync2/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync3/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.568ns  (logic 0.433ns (27.607%)  route 1.135ns (72.393%))
  Logic Levels:           0  
  Clock Path Skew:        -7.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.720ns
    Source Clock Delay      (SCD):    6.073ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.159ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.482     6.073    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X40Y141        FDSE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y141        FDSE (Prop_fdse_C_Q)         0.433     6.506 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/Q
                         net (fo=84, routed)          1.135     7.641    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/SR[0]
    SLICE_X48Y154        FDPE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.288    -1.720    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/independent_clock_bufg
    SLICE_X48Y154        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync3/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync4/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.568ns  (logic 0.433ns (27.607%)  route 1.135ns (72.393%))
  Logic Levels:           0  
  Clock Path Skew:        -7.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.720ns
    Source Clock Delay      (SCD):    6.073ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.159ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.482     6.073    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X40Y141        FDSE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y141        FDSE (Prop_fdse_C_Q)         0.433     6.506 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/Q
                         net (fo=84, routed)          1.135     7.641    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/SR[0]
    SLICE_X48Y154        FDPE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.288    -1.720    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/independent_clock_bufg
    SLICE_X48Y154        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync4/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync1/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.772ns  (logic 0.164ns (21.231%)  route 0.608ns (78.769%))
  Logic Levels:           0  
  Clock Path Skew:        -3.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.938ns
    Source Clock Delay      (SCD):    2.366ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.159ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.615     2.366    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X40Y141        FDSE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y141        FDSE (Prop_fdse_C_Q)         0.164     2.530 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/Q
                         net (fo=84, routed)          0.608     3.138    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/SR[0]
    SLICE_X48Y154        FDPE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.853    -0.938    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/independent_clock_bufg
    SLICE_X48Y154        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync1/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync2/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.772ns  (logic 0.164ns (21.231%)  route 0.608ns (78.769%))
  Logic Levels:           0  
  Clock Path Skew:        -3.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.938ns
    Source Clock Delay      (SCD):    2.366ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.159ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.615     2.366    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X40Y141        FDSE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y141        FDSE (Prop_fdse_C_Q)         0.164     2.530 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/Q
                         net (fo=84, routed)          0.608     3.138    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/SR[0]
    SLICE_X48Y154        FDPE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.853    -0.938    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/independent_clock_bufg
    SLICE_X48Y154        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync2/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync3/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.772ns  (logic 0.164ns (21.231%)  route 0.608ns (78.769%))
  Logic Levels:           0  
  Clock Path Skew:        -3.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.938ns
    Source Clock Delay      (SCD):    2.366ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.159ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.615     2.366    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X40Y141        FDSE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y141        FDSE (Prop_fdse_C_Q)         0.164     2.530 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/Q
                         net (fo=84, routed)          0.608     3.138    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/SR[0]
    SLICE_X48Y154        FDPE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.853    -0.938    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/independent_clock_bufg
    SLICE_X48Y154        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync3/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync4/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.772ns  (logic 0.164ns (21.231%)  route 0.608ns (78.769%))
  Logic Levels:           0  
  Clock Path Skew:        -3.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.938ns
    Source Clock Delay      (SCD):    2.366ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.159ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.615     2.366    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X40Y141        FDSE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y141        FDSE (Prop_fdse_C_Q)         0.164     2.530 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/Q
                         net (fo=84, routed)          0.608     3.138    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/SR[0]
    SLICE_X48Y154        FDPE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.853    -0.938    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/independent_clock_bufg
    SLICE_X48Y154        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync4/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync5/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.772ns  (logic 0.164ns (21.231%)  route 0.608ns (78.769%))
  Logic Levels:           0  
  Clock Path Skew:        -3.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.938ns
    Source Clock Delay      (SCD):    2.366ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.159ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.615     2.366    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X40Y141        FDSE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y141        FDSE (Prop_fdse_C_Q)         0.164     2.530 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.MGT_TX_RESET_INT_reg/Q
                         net (fo=84, routed)          0.608     3.138    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/SR[0]
    SLICE_X48Y154        FDPE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.853    -0.938    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/independent_clock_bufg
    SLICE_X48Y154        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_txreset/reset_sync5/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync1/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.904ns  (logic 0.141ns (15.589%)  route 0.763ns (84.411%))
  Logic Levels:           0  
  Clock Path Skew:        -3.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.936ns
    Source Clock Delay      (SCD):    2.357ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.159ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.606     2.357    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X38Y122        FDSE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y122        FDSE (Prop_fdse_C_Q)         0.141     2.498 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/Q
                         net (fo=85, routed)          0.763     3.261    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync5_0[0]
    SLICE_X46Y145        FDPE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.856    -0.936    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/independent_clock_bufg
    SLICE_X46Y145        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync1/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync2/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.904ns  (logic 0.141ns (15.589%)  route 0.763ns (84.411%))
  Logic Levels:           0  
  Clock Path Skew:        -3.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.936ns
    Source Clock Delay      (SCD):    2.357ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.159ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.606     2.357    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X38Y122        FDSE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y122        FDSE (Prop_fdse_C_Q)         0.141     2.498 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/Q
                         net (fo=85, routed)          0.763     3.261    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync5_0[0]
    SLICE_X46Y145        FDPE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.856    -0.936    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/independent_clock_bufg
    SLICE_X46Y145        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync2/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync3/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.904ns  (logic 0.141ns (15.589%)  route 0.763ns (84.411%))
  Logic Levels:           0  
  Clock Path Skew:        -3.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.936ns
    Source Clock Delay      (SCD):    2.357ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.159ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.606     2.357    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X38Y122        FDSE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y122        FDSE (Prop_fdse_C_Q)         0.141     2.498 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/Q
                         net (fo=85, routed)          0.763     3.261    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync5_0[0]
    SLICE_X46Y145        FDPE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.856    -0.936    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/independent_clock_bufg
    SLICE_X46Y145        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync3/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync4/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.904ns  (logic 0.141ns (15.589%)  route 0.763ns (84.411%))
  Logic Levels:           0  
  Clock Path Skew:        -3.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.936ns
    Source Clock Delay      (SCD):    2.357ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.159ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.606     2.357    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X38Y122        FDSE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y122        FDSE (Prop_fdse_C_Q)         0.141     2.498 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/Q
                         net (fo=85, routed)          0.763     3.261    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync5_0[0]
    SLICE_X46Y145        FDPE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.856    -0.936    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/independent_clock_bufg
    SLICE_X46Y145        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync4/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync5/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.904ns  (logic 0.141ns (15.589%)  route 0.763ns (84.411%))
  Logic Levels:           0  
  Clock Path Skew:        -3.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.936ns
    Source Clock Delay      (SCD):    2.357ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.159ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.606     2.357    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X38Y122        FDSE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y122        FDSE (Prop_fdse_C_Q)         0.141     2.498 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/USE_ROCKET_IO.RX_RST_SM_TXOUTCLK.MGT_RX_RESET_INT_reg/Q
                         net (fo=85, routed)          0.763     3.261    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync5_0[0]
    SLICE_X46Y145        FDPE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.856    -0.936    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/independent_clock_bufg
    SLICE_X46Y145        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_rxreset/reset_sync5/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout1
  To Clock:  clk_out1_clk_wiz_1_1

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.044ns  (logic 0.916ns (30.088%)  route 2.128ns (69.912%))
  Logic Levels:           0  
  Clock Path Skew:        -8.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.720ns
    Source Clock Delay      (SCD):    6.374ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.159ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.783     6.374    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txn_0
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.916     7.290 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXRESETDONE
                         net (fo=1, routed)           2.128     9.419    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1_0
    SLICE_X48Y156        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.288    -1.720    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_TXRESETDONE/independent_clock_bufg
    SLICE_X48Y156        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.858ns  (logic 0.951ns (33.276%)  route 1.907ns (66.724%))
  Logic Levels:           0  
  Clock Path Skew:        -8.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.723ns
    Source Clock Delay      (SCD):    6.372ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.159ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.781     6.372    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txn_0
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.951     7.323 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXRESETDONE
                         net (fo=1, routed)           1.907     9.230    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1_0
    SLICE_X58Y150        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.285    -1.723    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_RXRESETDONE/independent_clock_bufg
    SLICE_X58Y150        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.862ns  (logic 0.379ns (43.978%)  route 0.483ns (56.022%))
  Logic Levels:           0  
  Clock Path Skew:        -7.710ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.707ns
    Source Clock Delay      (SCD):    6.003ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.159ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.412     6.003    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X50Y145        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y145        FDRE (Prop_fdre_C_Q)         0.379     6.382 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_reg/Q
                         net (fo=2, routed)           0.483     6.865    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_in
    SLICE_X54Y145        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.301    -1.707    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_time_out_wait_bypass/independent_clock_bufg
    SLICE_X54Y145        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.791ns  (logic 0.433ns (54.728%)  route 0.358ns (45.272%))
  Logic Levels:           0  
  Clock Path Skew:        -7.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.719ns
    Source Clock Delay      (SCD):    5.990ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.159ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.398     5.989    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X44Y156        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y156        FDRE (Prop_fdre_C_Q)         0.433     6.422 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_reg/Q
                         net (fo=2, routed)           0.358     6.781    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_in
    SLICE_X45Y155        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.289    -1.719    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_time_out_wait_bypass/independent_clock_bufg
    SLICE_X45Y155        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.164ns (52.701%)  route 0.147ns (47.299%))
  Logic Levels:           0  
  Clock Path Skew:        -3.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.937ns
    Source Clock Delay      (SCD):    2.335ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.159ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.584     2.335    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X44Y156        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y156        FDRE (Prop_fdre_C_Q)         0.164     2.499 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_reg/Q
                         net (fo=2, routed)           0.147     2.646    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_in
    SLICE_X45Y155        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.854    -0.937    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_time_out_wait_bypass/independent_clock_bufg
    SLICE_X45Y155        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.337%)  route 0.227ns (61.663%))
  Logic Levels:           0  
  Clock Path Skew:        -3.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.936ns
    Source Clock Delay      (SCD):    2.337ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.159ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.586     2.337    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/data_sync_reg6
    SLICE_X50Y145        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y145        FDRE (Prop_fdre_C_Q)         0.141     2.478 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_reg/Q
                         net (fo=2, routed)           0.227     2.704    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_in
    SLICE_X54Y145        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.856    -0.936    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_time_out_wait_bypass/independent_clock_bufg
    SLICE_X54Y145        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_time_out_wait_bypass/data_sync_reg1/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.425ns  (logic 0.525ns (36.845%)  route 0.900ns (63.155%))
  Logic Levels:           0  
  Clock Path Skew:        -3.575ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.939ns
    Source Clock Delay      (SCD):    2.636ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.159ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.885     2.636    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txn_0
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXRESETDONE)
                                                      0.525     3.161 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXRESETDONE
                         net (fo=1, routed)           0.900     4.061    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1_0
    SLICE_X58Y150        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.853    -0.939    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_RXRESETDONE/independent_clock_bufg
    SLICE_X58Y150        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_RXRESETDONE/data_sync_reg1/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.529ns  (logic 0.482ns (31.516%)  route 1.047ns (68.484%))
  Logic Levels:           0  
  Clock Path Skew:        -3.576ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.938ns
    Source Clock Delay      (SCD):    2.638ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.159ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.887     2.638    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/txn_0
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                                r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL (Prop_gtpe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.482     3.120 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXRESETDONE
                         net (fo=1, routed)           1.047     4.167    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1_0
    SLICE_X48Y156        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.853    -0.938    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_TXRESETDONE/independent_clock_bufg
    SLICE_X48Y156        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg1/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_1_1
  To Clock:  clkout0

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync1/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.366ns  (logic 0.433ns (18.305%)  route 1.933ns (81.695%))
  Logic Levels:           0  
  Clock Path Skew:        6.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.641ns
    Source Clock Delay      (SCD):    -1.157ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.159ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.546    -1.157    gigabit_ehternet_inst/phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y67         FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDPE (Prop_fdpe_C_Q)         0.433    -0.724 f  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.933     1.208    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset
    SLICE_X43Y118        FDPE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     1.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417     2.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.271    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.348 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.294     5.641    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X43Y118        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync1/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync2/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.366ns  (logic 0.433ns (18.305%)  route 1.933ns (81.695%))
  Logic Levels:           0  
  Clock Path Skew:        6.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.641ns
    Source Clock Delay      (SCD):    -1.157ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.159ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.546    -1.157    gigabit_ehternet_inst/phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y67         FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDPE (Prop_fdpe_C_Q)         0.433    -0.724 f  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.933     1.208    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset
    SLICE_X43Y118        FDPE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     1.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417     2.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.271    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.348 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.294     5.641    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X43Y118        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync2/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync3/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.366ns  (logic 0.433ns (18.305%)  route 1.933ns (81.695%))
  Logic Levels:           0  
  Clock Path Skew:        6.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.641ns
    Source Clock Delay      (SCD):    -1.157ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.159ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.546    -1.157    gigabit_ehternet_inst/phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y67         FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDPE (Prop_fdpe_C_Q)         0.433    -0.724 f  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.933     1.208    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset
    SLICE_X43Y118        FDPE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     1.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417     2.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.271    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.348 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.294     5.641    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X43Y118        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync3/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync4/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.366ns  (logic 0.433ns (18.305%)  route 1.933ns (81.695%))
  Logic Levels:           0  
  Clock Path Skew:        6.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.641ns
    Source Clock Delay      (SCD):    -1.157ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.159ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.546    -1.157    gigabit_ehternet_inst/phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y67         FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDPE (Prop_fdpe_C_Q)         0.433    -0.724 f  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.933     1.208    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset
    SLICE_X43Y118        FDPE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     1.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417     2.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.271    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.348 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.294     5.641    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X43Y118        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync4/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync5/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.366ns  (logic 0.433ns (18.305%)  route 1.933ns (81.695%))
  Logic Levels:           0  
  Clock Path Skew:        6.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.641ns
    Source Clock Delay      (SCD):    -1.157ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.159ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.546    -1.157    gigabit_ehternet_inst/phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y67         FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDPE (Prop_fdpe_C_Q)         0.433    -0.724 f  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.933     1.208    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset
    SLICE_X43Y118        FDPE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     1.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417     2.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.271    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.348 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.294     5.641    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X43Y118        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync5/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_rx_reset_done/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.046ns  (logic 0.379ns (36.223%)  route 0.667ns (63.777%))
  Logic Levels:           0  
  Clock Path Skew:        6.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.648ns
    Source Clock Delay      (SCD):    -1.292ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.159ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.411    -1.292    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X57Y145        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y145        FDRE (Prop_fdre_C_Q)         0.379    -0.913 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg/Q
                         net (fo=4, routed)           0.667    -0.246    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_rx_reset_done/data_in
    SLICE_X46Y141        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_rx_reset_done/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     1.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417     2.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.271    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.348 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.301     5.648    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_rx_reset_done/userclk2
    SLICE_X46Y141        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_rx_reset_done/data_sync_reg1/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_tx_reset_done/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.984ns  (logic 0.379ns (38.502%)  route 0.605ns (61.498%))
  Logic Levels:           0  
  Clock Path Skew:        6.954ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.649ns
    Source Clock Delay      (SCD):    -1.305ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.159ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.398    -1.305    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X49Y151        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y151        FDRE (Prop_fdre_C_Q)         0.379    -0.926 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/Q
                         net (fo=4, routed)           0.605    -0.321    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_tx_reset_done/data_in
    SLICE_X42Y142        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_tx_reset_done/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     1.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417     2.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.271    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.348 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.302     5.649    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_tx_reset_done/userclk2
    SLICE_X42Y142        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_tx_reset_done/data_sync_reg1/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_tx_reset_done/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.816ns  (logic 0.304ns (37.238%)  route 0.512ns (62.762%))
  Logic Levels:           0  
  Clock Path Skew:        7.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.002ns
    Source Clock Delay      (SCD):    -1.720ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.159ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.288    -1.720    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X49Y151        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y151        FDRE (Prop_fdre_C_Q)         0.304    -1.416 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/Q
                         net (fo=4, routed)           0.512    -0.903    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_tx_reset_done/data_in
    SLICE_X42Y142        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_tx_reset_done/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.411     6.002    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_tx_reset_done/userclk2
    SLICE_X42Y142        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_tx_reset_done/data_sync_reg1/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_rx_reset_done/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.867ns  (logic 0.304ns (35.052%)  route 0.563ns (64.948%))
  Logic Levels:           0  
  Clock Path Skew:        7.708ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.001ns
    Source Clock Delay      (SCD):    -1.707ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.159ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.301    -1.707    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X57Y145        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y145        FDRE (Prop_fdre_C_Q)         0.304    -1.403 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg/Q
                         net (fo=4, routed)           0.563    -0.840    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_rx_reset_done/data_in
    SLICE_X46Y141        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_rx_reset_done/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.410     6.001    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_rx_reset_done/userclk2
    SLICE_X46Y141        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_rx_reset_done/data_sync_reg1/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync1/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.977ns  (logic 0.347ns (17.556%)  route 1.630ns (82.444%))
  Logic Levels:           0  
  Clock Path Skew:        7.568ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.992ns
    Source Clock Delay      (SCD):    -1.576ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.159ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.432    -1.576    gigabit_ehternet_inst/phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y67         FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDPE (Prop_fdpe_C_Q)         0.347    -1.229 f  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.630     0.401    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset
    SLICE_X43Y118        FDPE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.401     5.992    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X43Y118        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync1/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync2/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.977ns  (logic 0.347ns (17.556%)  route 1.630ns (82.444%))
  Logic Levels:           0  
  Clock Path Skew:        7.568ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.992ns
    Source Clock Delay      (SCD):    -1.576ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.159ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.432    -1.576    gigabit_ehternet_inst/phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y67         FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDPE (Prop_fdpe_C_Q)         0.347    -1.229 f  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.630     0.401    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset
    SLICE_X43Y118        FDPE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.401     5.992    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X43Y118        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync2/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync3/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.977ns  (logic 0.347ns (17.556%)  route 1.630ns (82.444%))
  Logic Levels:           0  
  Clock Path Skew:        7.568ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.992ns
    Source Clock Delay      (SCD):    -1.576ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.159ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.432    -1.576    gigabit_ehternet_inst/phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y67         FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDPE (Prop_fdpe_C_Q)         0.347    -1.229 f  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.630     0.401    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset
    SLICE_X43Y118        FDPE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.401     5.992    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X43Y118        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync3/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync4/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.977ns  (logic 0.347ns (17.556%)  route 1.630ns (82.444%))
  Logic Levels:           0  
  Clock Path Skew:        7.568ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.992ns
    Source Clock Delay      (SCD):    -1.576ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.159ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.432    -1.576    gigabit_ehternet_inst/phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y67         FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDPE (Prop_fdpe_C_Q)         0.347    -1.229 f  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.630     0.401    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset
    SLICE_X43Y118        FDPE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.401     5.992    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X43Y118        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync4/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync5/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.977ns  (logic 0.347ns (17.556%)  route 1.630ns (82.444%))
  Logic Levels:           0  
  Clock Path Skew:        7.568ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.992ns
    Source Clock Delay      (SCD):    -1.576ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.290ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.253ns
    Phase Error              (PE):    0.159ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.432    -1.576    gigabit_ehternet_inst/phy_inst/U0/core_resets_i/independent_clock_bufg
    SLICE_X46Y67         FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDPE (Prop_fdpe_C_Q)         0.347    -1.229 f  gigabit_ehternet_inst/phy_inst/U0/core_resets_i/pma_reset_pipe_reg[3]/Q
                         net (fo=46, routed)          1.630     0.401    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset
    SLICE_X43Y118        FDPE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.401     5.992    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X43Y118        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync5/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout0
  To Clock:  clkout0

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/ENCOMMAALIGN_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync1/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.874ns  (logic 0.379ns (43.356%)  route 0.495ns (56.644%))
  Logic Levels:           0  
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.852ns
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.617     6.208    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/RX_CLK
    SLICE_X39Y79         FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/ENCOMMAALIGN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDRE (Prop_fdre_C_Q)         0.379     6.587 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/ENCOMMAALIGN_reg/Q
                         net (fo=6, routed)           0.495     7.082    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/enablealign
    SLICE_X39Y80         FDPE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     1.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417     2.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.271    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.348 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.504     5.852    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/userclk2
    SLICE_X39Y80         FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync1/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/ENCOMMAALIGN_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync2/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.874ns  (logic 0.379ns (43.356%)  route 0.495ns (56.644%))
  Logic Levels:           0  
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.852ns
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.617     6.208    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/RX_CLK
    SLICE_X39Y79         FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/ENCOMMAALIGN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDRE (Prop_fdre_C_Q)         0.379     6.587 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/ENCOMMAALIGN_reg/Q
                         net (fo=6, routed)           0.495     7.082    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/enablealign
    SLICE_X39Y80         FDPE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     1.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417     2.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.271    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.348 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.504     5.852    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/userclk2
    SLICE_X39Y80         FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync2/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/ENCOMMAALIGN_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync3/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.874ns  (logic 0.379ns (43.356%)  route 0.495ns (56.644%))
  Logic Levels:           0  
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.852ns
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.617     6.208    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/RX_CLK
    SLICE_X39Y79         FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/ENCOMMAALIGN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDRE (Prop_fdre_C_Q)         0.379     6.587 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/ENCOMMAALIGN_reg/Q
                         net (fo=6, routed)           0.495     7.082    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/enablealign
    SLICE_X39Y80         FDPE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     1.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417     2.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.271    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.348 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.504     5.852    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/userclk2
    SLICE_X39Y80         FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync3/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/ENCOMMAALIGN_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync4/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.874ns  (logic 0.379ns (43.356%)  route 0.495ns (56.644%))
  Logic Levels:           0  
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.852ns
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.617     6.208    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/RX_CLK
    SLICE_X39Y79         FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/ENCOMMAALIGN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDRE (Prop_fdre_C_Q)         0.379     6.587 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/ENCOMMAALIGN_reg/Q
                         net (fo=6, routed)           0.495     7.082    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/enablealign
    SLICE_X39Y80         FDPE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     1.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417     2.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.271    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.348 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.504     5.852    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/userclk2
    SLICE_X39Y80         FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync4/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/ENCOMMAALIGN_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync5/PRE
                            (recovery check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.874ns  (logic 0.379ns (43.356%)  route 0.495ns (56.644%))
  Logic Levels:           0  
  Clock Path Skew:        -0.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.852ns
    Source Clock Delay      (SCD):    6.208ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.617     6.208    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/RX_CLK
    SLICE_X39Y79         FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/ENCOMMAALIGN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDRE (Prop_fdre_C_Q)         0.379     6.587 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/RX_GMII_AT_TXOUTCLK.SYNCHRONISATION/ENCOMMAALIGN_reg/Q
                         net (fo=6, routed)           0.495     7.082    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/enablealign
    SLICE_X39Y80         FDPE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     1.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417     2.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.271    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.348 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.504     5.852    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/userclk2
    SLICE_X39Y80         FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/reclock_encommaalign/reset_sync5/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.867ns  (logic 0.379ns (43.691%)  route 0.488ns (56.309%))
  Logic Levels:           0  
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.849ns
    Source Clock Delay      (SCD):    6.206ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.615     6.206    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/userclk2
    SLICE_X39Y71         FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDRE (Prop_fdre_C_Q)         0.379     6.585 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg4/Q
                         net (fo=1, routed)           0.488     7.074    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync4
    SLICE_X39Y71         FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     1.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417     2.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.271    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.348 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.501     5.849    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/userclk2
    SLICE_X39Y71         FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg5/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.841ns  (logic 0.348ns (41.362%)  route 0.493ns (58.638%))
  Logic Levels:           0  
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.849ns
    Source Clock Delay      (SCD):    6.206ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.615     6.206    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/userclk2
    SLICE_X39Y71         FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDRE (Prop_fdre_C_Q)         0.348     6.554 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg5/Q
                         net (fo=1, routed)           0.493     7.048    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync5
    SLICE_X39Y71         FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     1.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417     2.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.271    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.348 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.501     5.849    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/userclk2
    SLICE_X39Y71         FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg6/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.837ns  (logic 0.348ns (41.555%)  route 0.489ns (58.445%))
  Logic Levels:           0  
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.849ns
    Source Clock Delay      (SCD):    6.206ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.615     6.206    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/userclk2
    SLICE_X39Y71         FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDRE (Prop_fdre_C_Q)         0.348     6.554 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg3/Q
                         net (fo=1, routed)           0.489     7.044    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync3
    SLICE_X39Y71         FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     1.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417     2.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.271    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.348 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.501     5.849    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/userclk2
    SLICE_X39Y71         FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg4/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_rx_reset_done/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_rx_reset_done/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.963ns  (logic 0.433ns (44.957%)  route 0.530ns (55.043%))
  Logic Levels:           0  
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.648ns
    Source Clock Delay      (SCD):    6.001ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.410     6.001    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_rx_reset_done/userclk2
    SLICE_X46Y141        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_rx_reset_done/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y141        FDRE (Prop_fdre_C_Q)         0.433     6.434 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_rx_reset_done/data_sync_reg4/Q
                         net (fo=1, routed)           0.530     6.964    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_rx_reset_done/data_sync4
    SLICE_X46Y141        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_rx_reset_done/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     1.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417     2.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.271    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.348 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.301     5.648    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_rx_reset_done/userclk2
    SLICE_X46Y141        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_rx_reset_done/data_sync_reg5/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_tx_reset_done/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_tx_reset_done/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.919ns  (logic 0.433ns (47.093%)  route 0.486ns (52.907%))
  Logic Levels:           0  
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.649ns
    Source Clock Delay      (SCD):    6.002ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.411     6.002    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_tx_reset_done/userclk2
    SLICE_X42Y142        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_tx_reset_done/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y142        FDRE (Prop_fdre_C_Q)         0.433     6.435 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_tx_reset_done/data_sync_reg4/Q
                         net (fo=1, routed)           0.486     6.921    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_tx_reset_done/data_sync4
    SLICE_X42Y142        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_tx_reset_done/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     1.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417     2.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.271    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.348 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.302     5.649    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_tx_reset_done/userclk2
    SLICE_X42Y142        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_tx_reset_done/data_sync_reg5/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_rx_reset_done/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_rx_reset_done/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.969ns
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.585     2.336    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_rx_reset_done/userclk2
    SLICE_X46Y141        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_rx_reset_done/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y141        FDRE (Prop_fdre_C_Q)         0.164     2.500 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_rx_reset_done/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.555    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_rx_reset_done/data_sync1
    SLICE_X46Y141        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_rx_reset_done/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.855     2.970    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_rx_reset_done/userclk2
    SLICE_X46Y141        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_rx_reset_done/data_sync_reg2/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_tx_reset_done/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_tx_reset_done/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.970ns
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.585     2.336    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_tx_reset_done/userclk2
    SLICE_X42Y142        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_tx_reset_done/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y142        FDRE (Prop_fdre_C_Q)         0.164     2.500 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_tx_reset_done/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.555    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_tx_reset_done/data_sync1
    SLICE_X42Y142        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_tx_reset_done/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.856     2.970    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_tx_reset_done/userclk2
    SLICE_X42Y142        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_tx_reset_done/data_sync_reg2/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_rx_reset_done/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_rx_reset_done/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.148ns (56.153%)  route 0.116ns (43.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.969ns
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.585     2.336    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_rx_reset_done/userclk2
    SLICE_X46Y141        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_rx_reset_done/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y141        FDRE (Prop_fdre_C_Q)         0.148     2.484 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_rx_reset_done/data_sync_reg2/Q
                         net (fo=1, routed)           0.116     2.599    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_rx_reset_done/data_sync2
    SLICE_X46Y141        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_rx_reset_done/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.855     2.970    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_rx_reset_done/userclk2
    SLICE_X46Y141        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_rx_reset_done/data_sync_reg3/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_tx_reset_done/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_tx_reset_done/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.148ns (56.153%)  route 0.116ns (43.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.970ns
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.585     2.336    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_tx_reset_done/userclk2
    SLICE_X42Y142        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_tx_reset_done/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y142        FDRE (Prop_fdre_C_Q)         0.148     2.484 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_tx_reset_done/data_sync_reg2/Q
                         net (fo=1, routed)           0.116     2.599    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_tx_reset_done/data_sync2
    SLICE_X42Y142        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_tx_reset_done/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.856     2.970    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_tx_reset_done/userclk2
    SLICE_X42Y142        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_tx_reset_done/data_sync_reg3/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.060ns
    Source Clock Delay      (SCD):    2.423ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.672     2.423    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/userclk2
    SLICE_X39Y71         FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDRE (Prop_fdre_C_Q)         0.141     2.564 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.619    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync1
    SLICE_X39Y71         FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.946     3.060    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/userclk2
    SLICE_X39Y71         FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg2/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_rx_reset_done/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_rx_reset_done/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.315ns  (logic 0.148ns (46.974%)  route 0.167ns (53.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.969ns
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.585     2.336    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_rx_reset_done/userclk2
    SLICE_X46Y141        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_rx_reset_done/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y141        FDRE (Prop_fdre_C_Q)         0.148     2.484 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_rx_reset_done/data_sync_reg5/Q
                         net (fo=1, routed)           0.167     2.651    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_rx_reset_done/data_sync5
    SLICE_X46Y141        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_rx_reset_done/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.855     2.970    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_rx_reset_done/userclk2
    SLICE_X46Y141        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_rx_reset_done/data_sync_reg6/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_tx_reset_done/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_tx_reset_done/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.315ns  (logic 0.148ns (46.974%)  route 0.167ns (53.026%))
  Logic Levels:           0  
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.970ns
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.585     2.336    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_tx_reset_done/userclk2
    SLICE_X42Y142        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_tx_reset_done/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y142        FDRE (Prop_fdre_C_Q)         0.148     2.484 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_tx_reset_done/data_sync_reg5/Q
                         net (fo=1, routed)           0.167     2.651    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_tx_reset_done/data_sync5
    SLICE_X42Y142        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_tx_reset_done/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.856     2.970    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_tx_reset_done/userclk2
    SLICE_X42Y142        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_tx_reset_done/data_sync_reg6/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_rx_reset_done/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_rx_reset_done/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.321ns  (logic 0.148ns (46.128%)  route 0.173ns (53.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.969ns
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.585     2.336    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_rx_reset_done/userclk2
    SLICE_X46Y141        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_rx_reset_done/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y141        FDRE (Prop_fdre_C_Q)         0.148     2.484 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_rx_reset_done/data_sync_reg3/Q
                         net (fo=1, routed)           0.173     2.656    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_rx_reset_done/data_sync3
    SLICE_X46Y141        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_rx_reset_done/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.855     2.970    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_rx_reset_done/userclk2
    SLICE_X46Y141        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_rx_reset_done/data_sync_reg4/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_tx_reset_done/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_tx_reset_done/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.321ns  (logic 0.148ns (46.128%)  route 0.173ns (53.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.970ns
    Source Clock Delay      (SCD):    2.336ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.585     2.336    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_tx_reset_done/userclk2
    SLICE_X42Y142        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_tx_reset_done/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y142        FDRE (Prop_fdre_C_Q)         0.148     2.484 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_tx_reset_done/data_sync_reg3/Q
                         net (fo=1, routed)           0.173     2.656    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_tx_reset_done/data_sync3
    SLICE_X42Y142        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_tx_reset_done/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.856     2.970    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_tx_reset_done/userclk2
    SLICE_X42Y142        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/sync_block_tx_reset_done/data_sync_reg4/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.060ns
    Source Clock Delay      (SCD):    2.423ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.672     2.423    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/userclk2
    SLICE_X39Y71         FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y71         FDRE (Prop_fdre_C_Q)         0.128     2.551 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg2/Q
                         net (fo=1, routed)           0.116     2.667    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync2
    SLICE_X39Y71         FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.946     3.060    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/userclk2
    SLICE_X39Y71         FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/SYNC_SIGNAL_DETECT/data_sync_reg3/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_1_1
  To Clock:  clkout1

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.144ns  (logic 0.379ns (33.138%)  route 0.765ns (66.862%))
  Logic Levels:           0  
  Clock Path Skew:        6.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.637ns
    Source Clock Delay      (SCD):    -1.305ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.159ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.398    -1.305    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X49Y151        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y151        FDRE (Prop_fdre_C_Q)         0.379    -0.926 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/Q
                         net (fo=4, routed)           0.765    -0.161    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_in
    SLICE_X44Y156        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     1.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417     2.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     4.271    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     4.348 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.289     5.637    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1_0
    SLICE_X44Y156        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.061ns  (logic 0.379ns (35.724%)  route 0.682ns (64.276%))
  Logic Levels:           0  
  Clock Path Skew:        6.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.637ns
    Source Clock Delay      (SCD):    -1.305ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.159ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.398    -1.305    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X49Y154        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y154        FDRE (Prop_fdre_C_Q)         0.379    -0.926 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_reg/Q
                         net (fo=2, routed)           0.682    -0.244    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_in
    SLICE_X44Y155        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     1.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417     2.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     4.271    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     4.348 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.289     5.637    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6_0
    SLICE_X44Y155        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.014ns  (logic 0.379ns (37.385%)  route 0.635ns (62.615%))
  Logic Levels:           0  
  Clock Path Skew:        6.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.649ns
    Source Clock Delay      (SCD):    -1.292ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.159ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.411    -1.292    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X57Y145        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y145        FDRE (Prop_fdre_C_Q)         0.379    -0.913 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg/Q
                         net (fo=4, routed)           0.635    -0.279    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_in
    SLICE_X49Y145        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     1.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417     2.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     4.271    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     4.348 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.302     5.649    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6_0
    SLICE_X49Y145        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.800ns  (logic 0.433ns (54.110%)  route 0.367ns (45.890%))
  Logic Levels:           0  
  Clock Path Skew:        6.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.649ns
    Source Clock Delay      (SCD):    -1.292ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.159ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.411    -1.292    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X56Y144        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y144        FDRE (Prop_fdre_C_Q)         0.433    -0.859 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_reg/Q
                         net (fo=2, routed)           0.367    -0.492    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_in
    SLICE_X50Y144        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     1.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417     2.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     4.271    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     4.348 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.302     5.649    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1_0
    SLICE_X50Y144        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.657ns  (logic 0.347ns (52.798%)  route 0.310ns (47.202%))
  Logic Levels:           0  
  Clock Path Skew:        7.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.003ns
    Source Clock Delay      (SCD):    -1.707ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.159ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.301    -1.707    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X56Y144        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y144        FDRE (Prop_fdre_C_Q)         0.347    -1.360 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_reg/Q
                         net (fo=2, routed)           0.310    -1.050    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_in
    SLICE_X50Y144        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.412     6.003    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1_0
    SLICE_X50Y144        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.846ns  (logic 0.304ns (35.944%)  route 0.542ns (64.056%))
  Logic Levels:           0  
  Clock Path Skew:        7.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.003ns
    Source Clock Delay      (SCD):    -1.707ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.159ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.301    -1.707    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X57Y145        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y145        FDRE (Prop_fdre_C_Q)         0.304    -1.403 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg/Q
                         net (fo=4, routed)           0.542    -0.861    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_in
    SLICE_X49Y145        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.412     6.003    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6_0
    SLICE_X49Y145        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.868ns  (logic 0.304ns (35.027%)  route 0.564ns (64.973%))
  Logic Levels:           0  
  Clock Path Skew:        7.710ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.990ns
    Source Clock Delay      (SCD):    -1.720ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.159ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.288    -1.720    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X49Y154        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y154        FDRE (Prop_fdre_C_Q)         0.304    -1.416 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_reg/Q
                         net (fo=2, routed)           0.564    -0.852    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_in
    SLICE_X44Y155        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.399     5.990    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6_0
    SLICE_X44Y155        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.952ns  (logic 0.304ns (31.943%)  route 0.648ns (68.057%))
  Logic Levels:           0  
  Clock Path Skew:        7.709ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.990ns
    Source Clock Delay      (SCD):    -1.720ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.299ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.159ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.288    -1.720    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X49Y151        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y151        FDRE (Prop_fdre_C_Q)         0.304    -1.416 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/Q
                         net (fo=4, routed)           0.648    -0.768    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_in
    SLICE_X44Y156        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.398     5.989    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1_0
    SLICE_X44Y156        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkout1
  To Clock:  clkout1

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.959ns  (logic 0.433ns (45.173%)  route 0.526ns (54.827%))
  Logic Levels:           0  
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.637ns
    Source Clock Delay      (SCD):    5.990ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.399     5.990    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6_0
    SLICE_X44Y155        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y155        FDRE (Prop_fdre_C_Q)         0.433     6.423 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/Q
                         net (fo=1, routed)           0.526     6.949    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync4
    SLICE_X44Y155        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     1.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417     2.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     4.271    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     4.348 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.289     5.637    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6_0
    SLICE_X44Y155        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.959ns  (logic 0.433ns (45.173%)  route 0.526ns (54.827%))
  Logic Levels:           0  
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.637ns
    Source Clock Delay      (SCD):    5.990ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.398     5.989    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1_0
    SLICE_X44Y156        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y156        FDRE (Prop_fdre_C_Q)         0.433     6.422 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg4/Q
                         net (fo=1, routed)           0.526     6.948    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync4
    SLICE_X44Y156        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     1.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417     2.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     4.271    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     4.348 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.289     5.637    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1_0
    SLICE_X44Y156        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg5/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.906ns  (logic 0.379ns (41.832%)  route 0.527ns (58.168%))
  Logic Levels:           0  
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.649ns
    Source Clock Delay      (SCD):    6.003ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.412     6.003    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1_0
    SLICE_X50Y144        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y144        FDRE (Prop_fdre_C_Q)         0.379     6.382 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/Q
                         net (fo=1, routed)           0.527     6.909    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync4
    SLICE_X50Y144        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     1.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417     2.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     4.271    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     4.348 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.302     5.649    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1_0
    SLICE_X50Y144        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.865ns  (logic 0.379ns (43.792%)  route 0.486ns (56.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.649ns
    Source Clock Delay      (SCD):    6.003ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.412     6.003    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6_0
    SLICE_X49Y145        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y145        FDRE (Prop_fdre_C_Q)         0.379     6.382 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg4/Q
                         net (fo=1, routed)           0.486     6.868    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync4
    SLICE_X49Y145        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     1.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417     2.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     4.271    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     4.348 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.302     5.649    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6_0
    SLICE_X49Y145        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.866ns  (logic 0.398ns (45.936%)  route 0.468ns (54.064%))
  Logic Levels:           0  
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.637ns
    Source Clock Delay      (SCD):    5.990ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.399     5.990    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6_0
    SLICE_X44Y155        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y155        FDRE (Prop_fdre_C_Q)         0.398     6.388 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/Q
                         net (fo=1, routed)           0.468     6.857    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync5
    SLICE_X44Y155        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     1.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417     2.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     4.271    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     4.348 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.289     5.637    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6_0
    SLICE_X44Y155        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.807ns  (logic 0.348ns (43.129%)  route 0.459ns (56.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.649ns
    Source Clock Delay      (SCD):    6.003ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.412     6.003    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6_0
    SLICE_X49Y145        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y145        FDRE (Prop_fdre_C_Q)         0.348     6.351 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/Q
                         net (fo=1, routed)           0.459     6.810    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync3
    SLICE_X49Y145        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     1.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417     2.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     4.271    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     4.348 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.302     5.649    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6_0
    SLICE_X49Y145        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg4/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.808ns  (logic 0.398ns (49.267%)  route 0.410ns (50.733%))
  Logic Levels:           0  
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.637ns
    Source Clock Delay      (SCD):    5.990ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.399     5.990    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6_0
    SLICE_X44Y155        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y155        FDRE (Prop_fdre_C_Q)         0.398     6.388 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/Q
                         net (fo=1, routed)           0.410     6.798    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync3
    SLICE_X44Y155        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     1.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417     2.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     4.271    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     4.348 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.289     5.637    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6_0
    SLICE_X44Y155        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.808ns  (logic 0.398ns (49.267%)  route 0.410ns (50.733%))
  Logic Levels:           0  
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.637ns
    Source Clock Delay      (SCD):    5.990ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.398     5.989    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1_0
    SLICE_X44Y156        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y156        FDRE (Prop_fdre_C_Q)         0.398     6.387 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg3/Q
                         net (fo=1, routed)           0.410     6.797    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync3
    SLICE_X44Y156        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     1.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417     2.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     4.271    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     4.348 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.289     5.637    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1_0
    SLICE_X44Y156        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg4/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.775ns  (logic 0.398ns (51.350%)  route 0.377ns (48.650%))
  Logic Levels:           0  
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.637ns
    Source Clock Delay      (SCD):    5.990ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.398     5.989    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1_0
    SLICE_X44Y156        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y156        FDRE (Prop_fdre_C_Q)         0.398     6.387 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg5/Q
                         net (fo=1, routed)           0.377     6.765    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync5
    SLICE_X44Y156        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     1.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417     2.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     4.271    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     4.348 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.289     5.637    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1_0
    SLICE_X44Y156        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.760ns  (logic 0.348ns (45.796%)  route 0.412ns (54.204%))
  Logic Levels:           0  
  Clock Path Skew:        -0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.649ns
    Source Clock Delay      (SCD):    6.003ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520     2.874    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.412     6.003    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1_0
    SLICE_X50Y144        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y144        FDRE (Prop_fdre_C_Q)         0.348     6.351 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/Q
                         net (fo=1, routed)           0.412     6.763    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync3
    SLICE_X50Y144        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     1.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417     2.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     2.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     4.271    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     4.348 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         1.302     5.649    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1_0
    SLICE_X50Y144        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.970ns
    Source Clock Delay      (SCD):    2.337ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.586     2.337    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6_0
    SLICE_X49Y145        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y145        FDRE (Prop_fdre_C_Q)         0.141     2.478 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.533    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync1
    SLICE_X49Y145        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.856     2.970    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6_0
    SLICE_X49Y145        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.970ns
    Source Clock Delay      (SCD):    2.337ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.586     2.337    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1_0
    SLICE_X50Y144        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y144        FDRE (Prop_fdre_C_Q)         0.141     2.478 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.064     2.541    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X50Y144        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.856     2.970    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1_0
    SLICE_X50Y144        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.969ns
    Source Clock Delay      (SCD):    2.335ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.584     2.335    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6_0
    SLICE_X44Y155        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y155        FDRE (Prop_fdre_C_Q)         0.164     2.499 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.554    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X44Y155        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.854     2.969    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6_0
    SLICE_X44Y155        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.969ns
    Source Clock Delay      (SCD):    2.335ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.584     2.335    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1_0
    SLICE_X44Y156        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y156        FDRE (Prop_fdre_C_Q)         0.164     2.499 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.554    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync1
    SLICE_X44Y156        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.854     2.969    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1_0
    SLICE_X44Y156        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.970ns
    Source Clock Delay      (SCD):    2.337ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.586     2.337    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1_0
    SLICE_X50Y144        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y144        FDRE (Prop_fdre_C_Q)         0.128     2.465 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/Q
                         net (fo=1, routed)           0.116     2.580    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync2
    SLICE_X50Y144        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.856     2.970    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1_0
    SLICE_X50Y144        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.970ns
    Source Clock Delay      (SCD):    2.337ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.586     2.337    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6_0
    SLICE_X49Y145        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y145        FDRE (Prop_fdre_C_Q)         0.128     2.465 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/Q
                         net (fo=1, routed)           0.116     2.580    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync2
    SLICE_X49Y145        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.856     2.970    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6_0
    SLICE_X49Y145        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.148ns (56.153%)  route 0.116ns (43.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.969ns
    Source Clock Delay      (SCD):    2.335ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.584     2.335    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6_0
    SLICE_X44Y155        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y155        FDRE (Prop_fdre_C_Q)         0.148     2.483 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/Q
                         net (fo=1, routed)           0.116     2.598    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync2
    SLICE_X44Y155        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.854     2.969    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6_0
    SLICE_X44Y155        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.148ns (56.153%)  route 0.116ns (43.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.969ns
    Source Clock Delay      (SCD):    2.335ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.584     2.335    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1_0
    SLICE_X44Y156        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y156        FDRE (Prop_fdre_C_Q)         0.148     2.483 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/Q
                         net (fo=1, routed)           0.116     2.598    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync2
    SLICE_X44Y156        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.854     2.969    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1_0
    SLICE_X44Y156        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg3/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.290ns  (logic 0.128ns (44.104%)  route 0.162ns (55.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.970ns
    Source Clock Delay      (SCD):    2.337ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.586     2.337    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6_0
    SLICE_X49Y145        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y145        FDRE (Prop_fdre_C_Q)         0.128     2.465 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg5/Q
                         net (fo=1, routed)           0.162     2.627    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync5
    SLICE_X49Y145        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.856     2.970    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6_0
    SLICE_X49Y145        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.946%)  route 0.170ns (57.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.970ns
    Source Clock Delay      (SCD):    2.337ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.586     2.337    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1_0
    SLICE_X50Y144        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y144        FDRE (Prop_fdre_C_Q)         0.128     2.465 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/Q
                         net (fo=1, routed)           0.170     2.635    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync5
    SLICE_X50Y144        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk/O
                         net (fo=114, routed)         0.856     2.970    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1_0
    SLICE_X50Y144        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  oeiclk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXPMARESETDONE
                            (internal pin)
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.606ns  (logic 0.000ns (0.000%)  route 0.606ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXPMARESETDONE
                         net (fo=1, routed)           0.606     0.606    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_in
    SLICE_X50Y215        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     1.418 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216     2.634    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.711 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.445     4.156    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/CLK
    SLICE_X50Y215        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg1/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXPMARESETDONE
                            (internal pin)
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.000ns (0.000%)  route 0.260ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/RXPMARESETDONE
                         net (fo=1, routed)           0.260     0.260    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_in
    SLICE_X50Y215        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.290 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.938     2.228    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/CLK
    SLICE_X50Y215        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg1/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_1_1
  To Clock:  oeiclk

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync1/PRE
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.860ns  (logic 0.379ns (20.373%)  route 1.481ns (79.627%))
  Logic Levels:           0  
  Clock Path Skew:        5.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns
    Source Clock Delay      (SCD):    -1.291ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.412    -1.291    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/independent_clock_bufg
    SLICE_X53Y146        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y146        FDRE (Prop_fdre_C_Q)         0.379    -0.912 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg/Q
                         net (fo=20, routed)          1.481     0.569    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/gt0_gtrxreset_gt_d1
    SLICE_X52Y166        FDPE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     1.418 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216     2.634    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.711 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.280     3.992    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/CLK
    SLICE_X52Y166        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync1/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync2/PRE
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.860ns  (logic 0.379ns (20.373%)  route 1.481ns (79.627%))
  Logic Levels:           0  
  Clock Path Skew:        5.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns
    Source Clock Delay      (SCD):    -1.291ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.412    -1.291    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/independent_clock_bufg
    SLICE_X53Y146        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y146        FDRE (Prop_fdre_C_Q)         0.379    -0.912 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg/Q
                         net (fo=20, routed)          1.481     0.569    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/gt0_gtrxreset_gt_d1
    SLICE_X52Y166        FDPE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     1.418 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216     2.634    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.711 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.280     3.992    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/CLK
    SLICE_X52Y166        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync2/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync3/PRE
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.860ns  (logic 0.379ns (20.373%)  route 1.481ns (79.627%))
  Logic Levels:           0  
  Clock Path Skew:        5.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns
    Source Clock Delay      (SCD):    -1.291ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.412    -1.291    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/independent_clock_bufg
    SLICE_X53Y146        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y146        FDRE (Prop_fdre_C_Q)         0.379    -0.912 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg/Q
                         net (fo=20, routed)          1.481     0.569    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/gt0_gtrxreset_gt_d1
    SLICE_X52Y166        FDPE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     1.418 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216     2.634    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.711 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.280     3.992    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/CLK
    SLICE_X52Y166        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync3/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync4/PRE
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.860ns  (logic 0.379ns (20.373%)  route 1.481ns (79.627%))
  Logic Levels:           0  
  Clock Path Skew:        5.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns
    Source Clock Delay      (SCD):    -1.291ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.412    -1.291    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/independent_clock_bufg
    SLICE_X53Y146        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y146        FDRE (Prop_fdre_C_Q)         0.379    -0.912 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg/Q
                         net (fo=20, routed)          1.481     0.569    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/gt0_gtrxreset_gt_d1
    SLICE_X52Y166        FDPE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     1.418 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216     2.634    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.711 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.280     3.992    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/CLK
    SLICE_X52Y166        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync4/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync5/PRE
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        1.860ns  (logic 0.379ns (20.373%)  route 1.481ns (79.627%))
  Logic Levels:           0  
  Clock Path Skew:        5.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns
    Source Clock Delay      (SCD):    -1.291ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.412    -1.291    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/independent_clock_bufg
    SLICE_X53Y146        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y146        FDRE (Prop_fdre_C_Q)         0.379    -0.912 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg/Q
                         net (fo=20, routed)          1.481     0.569    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/gt0_gtrxreset_gt_d1
    SLICE_X52Y166        FDPE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     1.418 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216     2.634    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.711 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.280     3.992    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/CLK
    SLICE_X52Y166        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync5/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync1/PRE
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.831ns  (logic 0.379ns (45.624%)  route 0.452ns (54.376%))
  Logic Levels:           0  
  Clock Path Skew:        5.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns
    Source Clock Delay      (SCD):    -1.305ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.398    -1.305    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X51Y154        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y154        FDRE (Prop_fdre_C_Q)         0.379    -0.926 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=7, routed)           0.452    -0.474    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync5_0
    SLICE_X51Y161        FDPE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     1.418 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216     2.634    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.711 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.283     3.995    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X51Y161        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync1/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync2/PRE
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.831ns  (logic 0.379ns (45.624%)  route 0.452ns (54.376%))
  Logic Levels:           0  
  Clock Path Skew:        5.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns
    Source Clock Delay      (SCD):    -1.305ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.398    -1.305    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X51Y154        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y154        FDRE (Prop_fdre_C_Q)         0.379    -0.926 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=7, routed)           0.452    -0.474    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync5_0
    SLICE_X51Y161        FDPE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     1.418 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216     2.634    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.711 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.283     3.995    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X51Y161        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync2/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync3/PRE
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.831ns  (logic 0.379ns (45.624%)  route 0.452ns (54.376%))
  Logic Levels:           0  
  Clock Path Skew:        5.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns
    Source Clock Delay      (SCD):    -1.305ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.398    -1.305    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X51Y154        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y154        FDRE (Prop_fdre_C_Q)         0.379    -0.926 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=7, routed)           0.452    -0.474    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync5_0
    SLICE_X51Y161        FDPE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     1.418 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216     2.634    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.711 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.283     3.995    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X51Y161        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync3/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync4/PRE
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.831ns  (logic 0.379ns (45.624%)  route 0.452ns (54.376%))
  Logic Levels:           0  
  Clock Path Skew:        5.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns
    Source Clock Delay      (SCD):    -1.305ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.398    -1.305    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X51Y154        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y154        FDRE (Prop_fdre_C_Q)         0.379    -0.926 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=7, routed)           0.452    -0.474    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync5_0
    SLICE_X51Y161        FDPE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     1.418 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216     2.634    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.711 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.283     3.995    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X51Y161        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync4/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync5/PRE
                            (recovery check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.831ns  (logic 0.379ns (45.624%)  route 0.452ns (54.376%))
  Logic Levels:           0  
  Clock Path Skew:        5.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns
    Source Clock Delay      (SCD):    -1.305ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.398    -1.305    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X51Y154        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y154        FDRE (Prop_fdre_C_Q)         0.379    -0.926 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=7, routed)           0.452    -0.474    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync5_0
    SLICE_X51Y161        FDPE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     1.418 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216     2.634    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.711 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.283     3.995    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X51Y161        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync5/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync1/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.685ns  (logic 0.304ns (44.398%)  route 0.381ns (55.602%))
  Logic Levels:           0  
  Clock Path Skew:        6.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.101ns
    Source Clock Delay      (SCD):    -1.720ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.288    -1.720    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X51Y154        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y154        FDRE (Prop_fdre_C_Q)         0.304    -1.416 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=7, routed)           0.381    -1.035    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync5_0
    SLICE_X51Y161        FDPE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.710 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.391     5.101    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X51Y161        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync1/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync2/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.685ns  (logic 0.304ns (44.398%)  route 0.381ns (55.602%))
  Logic Levels:           0  
  Clock Path Skew:        6.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.101ns
    Source Clock Delay      (SCD):    -1.720ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.288    -1.720    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X51Y154        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y154        FDRE (Prop_fdre_C_Q)         0.304    -1.416 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=7, routed)           0.381    -1.035    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync5_0
    SLICE_X51Y161        FDPE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.710 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.391     5.101    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X51Y161        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync2/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync3/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.685ns  (logic 0.304ns (44.398%)  route 0.381ns (55.602%))
  Logic Levels:           0  
  Clock Path Skew:        6.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.101ns
    Source Clock Delay      (SCD):    -1.720ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.288    -1.720    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X51Y154        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y154        FDRE (Prop_fdre_C_Q)         0.304    -1.416 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=7, routed)           0.381    -1.035    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync5_0
    SLICE_X51Y161        FDPE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.710 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.391     5.101    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X51Y161        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync3/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync4/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.685ns  (logic 0.304ns (44.398%)  route 0.381ns (55.602%))
  Logic Levels:           0  
  Clock Path Skew:        6.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.101ns
    Source Clock Delay      (SCD):    -1.720ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.288    -1.720    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X51Y154        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y154        FDRE (Prop_fdre_C_Q)         0.304    -1.416 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=7, routed)           0.381    -1.035    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync5_0
    SLICE_X51Y161        FDPE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.710 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.391     5.101    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X51Y161        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync4/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync5/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.685ns  (logic 0.304ns (44.398%)  route 0.381ns (55.602%))
  Logic Levels:           0  
  Clock Path Skew:        6.821ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.101ns
    Source Clock Delay      (SCD):    -1.720ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.288    -1.720    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X51Y154        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y154        FDRE (Prop_fdre_C_Q)         0.304    -1.416 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/Q
                         net (fo=7, routed)           0.381    -1.035    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync5_0
    SLICE_X51Y161        FDPE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.710 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.391     5.101    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X51Y161        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync5/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync1/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.549ns  (logic 0.304ns (19.622%)  route 1.245ns (80.378%))
  Logic Levels:           0  
  Clock Path Skew:        6.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.096ns
    Source Clock Delay      (SCD):    -1.706ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.302    -1.706    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/independent_clock_bufg
    SLICE_X53Y146        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y146        FDRE (Prop_fdre_C_Q)         0.304    -1.402 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg/Q
                         net (fo=20, routed)          1.245    -0.157    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/gt0_gtrxreset_gt_d1
    SLICE_X52Y166        FDPE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.710 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.386     5.096    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/CLK
    SLICE_X52Y166        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync1/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync2/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.549ns  (logic 0.304ns (19.622%)  route 1.245ns (80.378%))
  Logic Levels:           0  
  Clock Path Skew:        6.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.096ns
    Source Clock Delay      (SCD):    -1.706ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.302    -1.706    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/independent_clock_bufg
    SLICE_X53Y146        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y146        FDRE (Prop_fdre_C_Q)         0.304    -1.402 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg/Q
                         net (fo=20, routed)          1.245    -0.157    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/gt0_gtrxreset_gt_d1
    SLICE_X52Y166        FDPE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.710 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.386     5.096    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/CLK
    SLICE_X52Y166        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync2/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync3/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.549ns  (logic 0.304ns (19.622%)  route 1.245ns (80.378%))
  Logic Levels:           0  
  Clock Path Skew:        6.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.096ns
    Source Clock Delay      (SCD):    -1.706ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.302    -1.706    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/independent_clock_bufg
    SLICE_X53Y146        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y146        FDRE (Prop_fdre_C_Q)         0.304    -1.402 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg/Q
                         net (fo=20, routed)          1.245    -0.157    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/gt0_gtrxreset_gt_d1
    SLICE_X52Y166        FDPE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.710 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.386     5.096    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/CLK
    SLICE_X52Y166        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync3/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync4/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.549ns  (logic 0.304ns (19.622%)  route 1.245ns (80.378%))
  Logic Levels:           0  
  Clock Path Skew:        6.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.096ns
    Source Clock Delay      (SCD):    -1.706ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.302    -1.706    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/independent_clock_bufg
    SLICE_X53Y146        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y146        FDRE (Prop_fdre_C_Q)         0.304    -1.402 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg/Q
                         net (fo=20, routed)          1.245    -0.157    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/gt0_gtrxreset_gt_d1
    SLICE_X52Y166        FDPE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.710 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.386     5.096    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/CLK
    SLICE_X52Y166        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync4/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync5/PRE
                            (removal check against rising-edge clock oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.549ns  (logic 0.304ns (19.622%)  route 1.245ns (80.378%))
  Logic Levels:           0  
  Clock Path Skew:        6.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.096ns
    Source Clock Delay      (SCD):    -1.706ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.107ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.302    -1.706    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/independent_clock_bufg
    SLICE_X53Y146        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y146        FDRE (Prop_fdre_C_Q)         0.304    -1.402 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_gtrxreset_gt_d1_reg/Q
                         net (fo=20, routed)          1.245    -0.157    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/gt0_gtrxreset_gt_d1
    SLICE_X52Y166        FDPE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync5/PRE
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.710 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.386     5.096    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/CLK
    SLICE_X52Y166        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync5/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  oeiclk
  To Clock:  oeiclk

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.761ns  (logic 0.379ns (49.829%)  route 0.382ns (50.171%))
  Logic Levels:           0  
  Clock Path Skew:        -1.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.156ns
    Source Clock Delay      (SCD):    5.270ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.710 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.560     5.270    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/CLK
    SLICE_X50Y215        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y215        FDRE (Prop_fdre_C_Q)         0.379     5.649 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg4/Q
                         net (fo=1, routed)           0.382     6.031    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync4
    SLICE_X50Y215        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     1.418 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216     2.634    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.711 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.445     4.156    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/CLK
    SLICE_X50Y215        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg5/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.760ns  (logic 0.348ns (45.796%)  route 0.412ns (54.204%))
  Logic Levels:           0  
  Clock Path Skew:        -1.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.156ns
    Source Clock Delay      (SCD):    5.270ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.710 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.560     5.270    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/CLK
    SLICE_X50Y215        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y215        FDRE (Prop_fdre_C_Q)         0.348     5.618 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg3/Q
                         net (fo=1, routed)           0.412     6.030    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync3
    SLICE_X50Y215        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     1.418 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216     2.634    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.711 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.445     4.156    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/CLK
    SLICE_X50Y215        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg4/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync5/D
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.919ns  (logic 0.433ns (47.093%)  route 0.486ns (52.907%))
  Logic Levels:           0  
  Clock Path Skew:        -1.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.710 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.386     5.096    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/CLK
    SLICE_X52Y166        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y166        FDPE (Prop_fdpe_C_Q)         0.433     5.529 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync4/Q
                         net (fo=1, routed)           0.486     6.016    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync_reg4
    SLICE_X52Y166        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync5/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     1.418 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216     2.634    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.711 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.280     3.992    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/CLK
    SLICE_X52Y166        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync5/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.706ns  (logic 0.348ns (49.307%)  route 0.358ns (50.693%))
  Logic Levels:           0  
  Clock Path Skew:        -1.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.156ns
    Source Clock Delay      (SCD):    5.270ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.710 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.560     5.270    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/CLK
    SLICE_X50Y215        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y215        FDRE (Prop_fdre_C_Q)         0.348     5.618 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg5/Q
                         net (fo=1, routed)           0.358     5.976    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync5
    SLICE_X50Y215        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     1.418 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216     2.634    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.711 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.445     4.156    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/CLK
    SLICE_X50Y215        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg6/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync5/D
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.867ns  (logic 0.379ns (43.691%)  route 0.488ns (56.309%))
  Logic Levels:           0  
  Clock Path Skew:        -1.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.710 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.391     5.101    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X51Y161        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y161        FDPE (Prop_fdpe_C_Q)         0.379     5.480 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync4/Q
                         net (fo=1, routed)           0.488     5.969    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync_reg4
    SLICE_X51Y161        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync5/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     1.418 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216     2.634    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.711 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.283     3.995    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X51Y161        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync5/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync3/C
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync4/D
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.859ns  (logic 0.398ns (46.353%)  route 0.461ns (53.647%))
  Logic Levels:           0  
  Clock Path Skew:        -1.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.710 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.386     5.096    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/CLK
    SLICE_X52Y166        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y166        FDPE (Prop_fdpe_C_Q)         0.398     5.494 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync3/Q
                         net (fo=1, routed)           0.461     5.955    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync_reg3
    SLICE_X52Y166        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync4/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     1.418 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216     2.634    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.711 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.280     3.992    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/CLK
    SLICE_X52Y166        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync4/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync2/C
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync3/D
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.830ns  (logic 0.433ns (52.163%)  route 0.397ns (47.837%))
  Logic Levels:           0  
  Clock Path Skew:        -1.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.992ns
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.710 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.386     5.096    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/CLK
    SLICE_X52Y166        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y166        FDPE (Prop_fdpe_C_Q)         0.433     5.529 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync2/Q
                         net (fo=1, routed)           0.397     5.926    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync_reg2
    SLICE_X52Y166        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync3/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     1.418 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216     2.634    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.711 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.280     3.992    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/CLK
    SLICE_X52Y166        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync3/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.637ns  (logic 0.348ns (54.642%)  route 0.289ns (45.358%))
  Logic Levels:           0  
  Clock Path Skew:        -1.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.156ns
    Source Clock Delay      (SCD):    5.270ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.710 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.560     5.270    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/CLK
    SLICE_X50Y215        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y215        FDRE (Prop_fdre_C_Q)         0.348     5.618 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg2/Q
                         net (fo=1, routed)           0.289     5.907    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync2
    SLICE_X50Y215        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     1.418 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216     2.634    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.711 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.445     4.156    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/CLK
    SLICE_X50Y215        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg3/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync2/C
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync3/D
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.776ns  (logic 0.379ns (48.834%)  route 0.397ns (51.166%))
  Logic Levels:           0  
  Clock Path Skew:        -1.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.710 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.391     5.101    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X51Y161        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y161        FDPE (Prop_fdpe_C_Q)         0.379     5.480 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync2/Q
                         net (fo=1, routed)           0.397     5.877    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync_reg2
    SLICE_X51Y161        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync3/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     1.418 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216     2.634    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.711 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.283     3.995    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X51Y161        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync3/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync3/C
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync4/D
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.719ns  (logic 0.348ns (48.433%)  route 0.371ns (51.567%))
  Logic Levels:           0  
  Clock Path Skew:        -1.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.995ns
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.274     3.629    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.710 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.391     5.101    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X51Y161        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y161        FDPE (Prop_fdpe_C_Q)         0.348     5.449 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync3/Q
                         net (fo=1, routed)           0.371     5.820    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync_reg3
    SLICE_X51Y161        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync4/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     1.418 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           1.216     2.634    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     2.711 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          1.283     3.995    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X51Y161        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync4/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.180ns  (logic 0.128ns (70.946%)  route 0.052ns (29.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.139ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.960 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.580     1.539    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X51Y161        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y161        FDPE (Prop_fdpe_C_Q)         0.128     1.667 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync1/Q
                         net (fo=1, routed)           0.052     1.720    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync_reg1
    SLICE_X51Y161        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.290 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.850     2.139    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X51Y161        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync2/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.205ns  (logic 0.148ns (72.157%)  route 0.057ns (27.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.960 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.577     1.536    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/CLK
    SLICE_X52Y166        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y166        FDPE (Prop_fdpe_C_Q)         0.148     1.684 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync1/Q
                         net (fo=1, routed)           0.057     1.742    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync_reg1
    SLICE_X52Y166        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.290 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.845     2.134    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/CLK
    SLICE_X52Y166        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync2/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync5/C
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/D
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.240ns  (logic 0.128ns (53.244%)  route 0.112ns (46.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.137ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.960 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.580     1.539    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X51Y161        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y161        FDPE (Prop_fdpe_C_Q)         0.128     1.667 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync5/Q
                         net (fo=1, routed)           0.112     1.780    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync_reg5
    SLICE_X51Y162        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.290 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.848     2.137    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X51Y162        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync6/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync5/C
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync6/D
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.148ns (56.868%)  route 0.112ns (43.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.597ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.960 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.577     1.536    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/CLK
    SLICE_X52Y166        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y166        FDPE (Prop_fdpe_C_Q)         0.148     1.684 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync5/Q
                         net (fo=1, routed)           0.112     1.797    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync_reg5
    SLICE_X52Y167        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync6/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.290 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.844     2.133    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/CLK
    SLICE_X52Y167        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync6/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.960 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.665     1.625    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/CLK
    SLICE_X50Y215        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y215        FDRE (Prop_fdre_C_Q)         0.141     1.766 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg1/Q
                         net (fo=1, routed)           0.064     1.830    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync1
    SLICE_X50Y215        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.290 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.938     2.228    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/CLK
    SLICE_X50Y215        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg2/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync3/C
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync4/D
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.128ns (43.609%)  route 0.166ns (56.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.139ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.960 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.580     1.539    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X51Y161        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y161        FDPE (Prop_fdpe_C_Q)         0.128     1.667 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync3/Q
                         net (fo=1, routed)           0.166     1.833    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync_reg3
    SLICE_X51Y161        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync4/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.290 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.850     2.139    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X51Y161        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync4/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync2/C
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync3/D
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.766%)  route 0.167ns (54.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.139ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.960 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.580     1.539    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X51Y161        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y161        FDPE (Prop_fdpe_C_Q)         0.141     1.680 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync2/Q
                         net (fo=1, routed)           0.167     1.848    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync_reg2
    SLICE_X51Y161        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync3/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.290 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.850     2.139    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X51Y161        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync3/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync2/C
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync3/D
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.331ns  (logic 0.164ns (49.533%)  route 0.167ns (50.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.960 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.577     1.536    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/CLK
    SLICE_X52Y166        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y166        FDPE (Prop_fdpe_C_Q)         0.164     1.700 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync2/Q
                         net (fo=1, routed)           0.167     1.868    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync_reg2
    SLICE_X52Y166        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync3/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.290 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.845     2.134    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/CLK
    SLICE_X52Y166        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_gtrxreset_in/reset_sync3/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.603ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.228ns
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.960 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.665     1.625    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/CLK
    SLICE_X50Y215        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y215        FDRE (Prop_fdre_C_Q)         0.128     1.753 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg2/Q
                         net (fo=1, routed)           0.116     1.869    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync2
    SLICE_X50Y215        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.290 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.938     2.228    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/CLK
    SLICE_X50Y215        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rxpmaresetdone/data_sync_reg3/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync5/D
                            (rising edge-triggered cell FDPE clocked by oeiclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.782%)  route 0.196ns (58.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.139ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.493     0.934    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.960 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.580     1.539    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X51Y161        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y161        FDPE (Prop_fdpe_C_Q)         0.141     1.680 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync4/Q
                         net (fo=1, routed)           0.196     1.877    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync_reg4
    SLICE_X51Y161        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync5/D
  -------------------------------------------------------------------    -------------------

                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.529     1.261    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_out
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.290 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_gtrefclk/O
                         net (fo=76, routed)          0.850     2.139    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/CLK
    SLICE_X51Y161        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtrxreset_seq_i/sync_rst_sync/reset_sync5/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gtrefclk_n
                            (input port)
  Destination:            gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/gtpe2_common_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.355ns  (logic 2.355ns (99.991%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E11                                               0.000     0.000 r  gtrefclk_n (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_n
    E11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_n_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_n
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      2.355     2.355 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.000     2.355    gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/gtrefclk_out
    GTPE2_COMMON_X0Y1    GTPE2_COMMON                                 r  gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/gtpe2_common_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gtrefclk_n
                            (input port)
  Destination:            gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/gtpe2_common_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.441ns (99.953%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E11                                               0.000     0.000 r  gtrefclk_n (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_n
    E11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_n_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_n
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_IB_O)
                                                      0.441     0.441 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.000     0.441    gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/gtrefclk_out
    GTPE2_COMMON_X0Y1    GTPE2_COMMON                                 r  gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/gtpe2_common_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_1_1
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 leds_controller_inst/led1_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.884ns  (logic 4.317ns (36.331%)  route 7.566ns (63.669%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.547    -1.156    leds_controller_inst/sys_clk200
    SLICE_X46Y66         FDRE                                         r  leds_controller_inst/led1_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.433    -0.723 f  leds_controller_inst/led1_reg_reg[3]/Q
                         net (fo=1, routed)           0.542    -0.181    leds_controller_inst/led1_reg[3]
    SLICE_X46Y66         LUT1 (Prop_lut1_I0_O)        0.105    -0.076 r  leds_controller_inst/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           7.024     6.948    led_OBUF[3]
    B4                   OBUF (Prop_obuf_I_O)         3.779    10.727 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.727    led[3]
    B4                                                                r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_controller_inst/led1_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.657ns  (logic 4.311ns (36.978%)  route 7.347ns (63.022%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.547    -1.156    leds_controller_inst/sys_clk200
    SLICE_X46Y66         FDRE                                         r  leds_controller_inst/led1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.433    -0.723 f  leds_controller_inst/led1_reg_reg[2]/Q
                         net (fo=1, routed)           1.000     0.277    leds_controller_inst/led1_reg[2]
    SLICE_X62Y73         LUT1 (Prop_lut1_I0_O)        0.105     0.382 r  leds_controller_inst/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           6.347     6.729    led_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.773    10.501 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.501    led[2]
    A5                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_controller_inst/led1_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.647ns  (logic 4.307ns (36.982%)  route 7.340ns (63.018%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.547    -1.156    leds_controller_inst/sys_clk200
    SLICE_X46Y66         FDRE                                         r  leds_controller_inst/led1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.433    -0.723 f  leds_controller_inst/led1_reg_reg[1]/Q
                         net (fo=1, routed)           0.416    -0.307    leds_controller_inst/led1_reg[1]
    SLICE_X46Y66         LUT1 (Prop_lut1_I0_O)        0.105    -0.202 r  leds_controller_inst/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           6.923     6.721    led_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         3.769    10.491 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.491    led[1]
    B5                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_controller_inst/led1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.382ns  (logic 4.247ns (37.312%)  route 7.135ns (62.688%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.547    -1.156    leds_controller_inst/sys_clk200
    SLICE_X47Y66         FDRE                                         r  leds_controller_inst/led1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDRE (Prop_fdre_C_Q)         0.379    -0.777 f  leds_controller_inst/led1_reg_reg[0]/Q
                         net (fo=1, routed)           0.215    -0.562    leds_controller_inst/led1_reg[0]
    SLICE_X46Y66         LUT1 (Prop_lut1_I0_O)        0.105    -0.457 r  leds_controller_inst/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           6.920     6.463    led_OBUF[0]
    C4                   OBUF (Prop_obuf_I_O)         3.763    10.226 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.226    led[0]
    C4                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_controller_inst/led1_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.545ns  (logic 4.323ns (40.999%)  route 6.222ns (59.001%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     0.907 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.553    -4.581 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.797    -2.784    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -2.703 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.547    -1.156    leds_controller_inst/sys_clk200
    SLICE_X46Y66         FDRE                                         r  leds_controller_inst/led1_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.433    -0.723 f  leds_controller_inst/led1_reg_reg[4]/Q
                         net (fo=1, routed)           0.422    -0.301    leds_controller_inst/led1_reg[4]
    SLICE_X46Y66         LUT1 (Prop_lut1_I0_O)        0.105    -0.196 r  leds_controller_inst/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           5.799     5.603    led_OBUF[4]
    A4                   OBUF (Prop_obuf_I_O)         3.785     9.389 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.389    led[4]
    A4                                                                r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/gtpe2_common_i/PLL0LOCKDETCLK
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.920ns  (logic 0.029ns (1.510%)  route 1.891ns (98.490%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                      2.500     2.500 f  
    AA4                                               0.000     2.500 f  sysclk_p (IN)
                         net (fo=0)                   0.000     2.500    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     2.937 f  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     3.417    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -0.059 f  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739     0.680    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.709 f  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.152     1.861    gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/independent_clock_bufg
    GTPE2_COMMON_X0Y1    GTPE2_COMMON                                 f  gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/gtpe2_common_i/PLL0LOCKDETCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AFE_0/fe_inst/IDELAYCTRL_inst/REFCLK
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.730ns  (logic 0.029ns (1.676%)  route 1.701ns (98.324%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 fall edge)
                                                      2.500     2.500 f  
    AA4                                               0.000     2.500 f  sysclk_p (IN)
                         net (fo=0)                   0.000     2.500    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     2.937 f  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     3.417    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -0.059 f  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739     0.680    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.709 f  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.962     1.670    AFE_0/fe_inst/sys_clk200
    IDELAYCTRL_X0Y0      IDELAYCTRL                                   f  AFE_0/fe_inst/IDELAYCTRL_inst/REFCLK
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            AFE_0/fe_inst/IDELAYCTRL_inst/REFCLK
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.274ns  (logic 0.077ns (2.352%)  route 3.197ns (97.648%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.485    -1.523    AFE_0/fe_inst/sys_clk200
    IDELAYCTRL_X0Y0      IDELAYCTRL                                   r  AFE_0/fe_inst/IDELAYCTRL_inst/REFCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_1_1'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/gtpe2_common_i/PLL0LOCKDETCLK
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.449ns  (logic 0.077ns (2.233%)  route 3.372ns (97.767%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.660    -1.348    gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/independent_clock_bufg
    GTPE2_COMMON_X0Y1    GTPE2_COMMON                                 r  gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/gtpe2_common_i/PLL0LOCKDETCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_controller_inst/led1_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.036ns  (logic 2.255ns (44.779%)  route 2.781ns (55.221%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.678    -1.836 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.684    -1.152    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.647    -0.479    leds_controller_inst/sys_clk200
    SLICE_X46Y66         FDRE                                         r  leds_controller_inst/led1_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.315 f  leds_controller_inst/led1_reg_reg[4]/Q
                         net (fo=1, routed)           0.136    -0.178    leds_controller_inst/led1_reg[4]
    SLICE_X46Y66         LUT1 (Prop_lut1_I0_O)        0.045    -0.133 r  leds_controller_inst/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.644     2.511    led_OBUF[4]
    A4                   OBUF (Prop_obuf_I_O)         2.046     4.557 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.557    led[4]
    A4                                                                r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_controller_inst/led1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.685ns  (logic 2.210ns (38.870%)  route 3.475ns (61.130%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.678    -1.836 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.684    -1.152    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.647    -0.479    leds_controller_inst/sys_clk200
    SLICE_X47Y66         FDRE                                         r  leds_controller_inst/led1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.338 f  leds_controller_inst/led1_reg_reg[0]/Q
                         net (fo=1, routed)           0.086    -0.251    leds_controller_inst/led1_reg[0]
    SLICE_X46Y66         LUT1 (Prop_lut1_I0_O)        0.045    -0.206 r  leds_controller_inst/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.389     3.183    led_OBUF[0]
    C4                   OBUF (Prop_obuf_I_O)         2.024     5.206 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.206    led[0]
    C4                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_controller_inst/led1_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.777ns  (logic 2.242ns (38.814%)  route 3.535ns (61.186%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.678    -1.836 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.684    -1.152    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.647    -0.479    leds_controller_inst/sys_clk200
    SLICE_X46Y66         FDRE                                         r  leds_controller_inst/led1_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.315 f  leds_controller_inst/led1_reg_reg[2]/Q
                         net (fo=1, routed)           0.476     0.162    leds_controller_inst/led1_reg[2]
    SLICE_X62Y73         LUT1 (Prop_lut1_I0_O)        0.045     0.207 r  leds_controller_inst/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.059     3.265    led_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         2.033     5.299 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.299    led[2]
    A5                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_controller_inst/led1_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.784ns  (logic 2.239ns (38.713%)  route 3.545ns (61.287%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.678    -1.836 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.684    -1.152    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.647    -0.479    leds_controller_inst/sys_clk200
    SLICE_X46Y66         FDRE                                         r  leds_controller_inst/led1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.315 f  leds_controller_inst/led1_reg_reg[1]/Q
                         net (fo=1, routed)           0.162    -0.152    leds_controller_inst/led1_reg[1]
    SLICE_X46Y66         LUT1 (Prop_lut1_I0_O)        0.045    -0.107 r  leds_controller_inst/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.382     3.275    led_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         2.030     5.305 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.305    led[1]
    B5                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leds_controller_inst/led1_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.932ns  (logic 2.249ns (37.913%)  route 3.683ns (62.087%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.402     0.402 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.678    -1.836 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.684    -1.152    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.647    -0.479    leds_controller_inst/sys_clk200
    SLICE_X46Y66         FDRE                                         r  leds_controller_inst/led1_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.315 f  leds_controller_inst/led1_reg_reg[3]/Q
                         net (fo=1, routed)           0.220    -0.094    leds_controller_inst/led1_reg[3]
    SLICE_X46Y66         LUT1 (Prop_lut1_I0_O)        0.045    -0.049 r  leds_controller_inst/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.463     3.414    led_OBUF[3]
    B4                   OBUF (Prop_obuf_I_O)         2.040     5.454 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.454    led[3]
    B4                                                                r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_1_1
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_timing_endpoint/oddr_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            afe_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.953ns  (logic 1.952ns (99.949%)  route 0.001ns (0.051%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 fall edge)
                                                      8.000     8.000 f  
    AA4                                               0.000     8.000 f  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     8.907 f  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     9.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553     3.419 f  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.797     5.216    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.297 f  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          1.708     7.005    sys_timing_endpoint/sys_clk62_5
    OLOGIC_X1Y66         ODDR                                         f  sys_timing_endpoint/oddr_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y66         ODDR (Prop_oddr_C_Q)         0.418     7.423 r  sys_timing_endpoint/oddr_inst/Q
                         net (fo=1, routed)           0.001     7.424    sys_timing_endpoint/clk_62_5_temp
    AF5                  OBUFDS (Prop_obufds_I_OB)    1.534     8.958 r  sys_timing_endpoint/afe_obufds_inst/OB
                         net (fo=0)                   0.000     8.958    afe_clk_n
    AF4                                                               r  afe_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_timing_endpoint/oddr_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            afe_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.952ns  (logic 1.951ns (99.949%)  route 0.001ns (0.051%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 fall edge)
                                                      8.000     8.000 f  
    AA4                                               0.000     8.000 f  sysclk_p (IN)
                         net (fo=0)                   0.000     8.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.907     8.907 f  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     9.972    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.553     3.419 f  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.797     5.216    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     5.297 f  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          1.708     7.005    sys_timing_endpoint/sys_clk62_5
    OLOGIC_X1Y66         ODDR                                         f  sys_timing_endpoint/oddr_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y66         ODDR (Prop_oddr_C_Q)         0.418     7.423 r  sys_timing_endpoint/oddr_inst/Q
                         net (fo=1, routed)           0.001     7.424    sys_timing_endpoint/clk_62_5_temp
    AF5                  OBUFDS (Prop_obufds_I_O)     1.533     8.957 r  sys_timing_endpoint/afe_obufds_inst/O
                         net (fo=0)                   0.000     8.957    afe_clk_p
    AF5                                                               r  afe_clk_p (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_timing_endpoint/oddr_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            afe_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.772ns  (logic 1.771ns (99.944%)  route 0.001ns (0.056%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          1.559    -1.449    sys_timing_endpoint/sys_clk62_5
    OLOGIC_X1Y66         ODDR                                         r  sys_timing_endpoint/oddr_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y66         ODDR (Prop_oddr_C_Q)         0.363    -1.086 r  sys_timing_endpoint/oddr_inst/Q
                         net (fo=1, routed)           0.001    -1.085    sys_timing_endpoint/clk_62_5_temp
    AF5                  OBUFDS (Prop_obufds_I_O)     1.408     0.323 r  sys_timing_endpoint/afe_obufds_inst/O
                         net (fo=0)                   0.000     0.323    afe_clk_p
    AF5                                                               r  afe_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_timing_endpoint/oddr_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_wiz_1_1  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            afe_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.773ns  (logic 1.772ns (99.944%)  route 0.001ns (0.056%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out2_clk_wiz_1
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout2_buf/O
                         net (fo=40, routed)          1.559    -1.449    sys_timing_endpoint/sys_clk62_5
    OLOGIC_X1Y66         ODDR                                         r  sys_timing_endpoint/oddr_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y66         ODDR (Prop_oddr_C_Q)         0.363    -1.086 r  sys_timing_endpoint/oddr_inst/Q
                         net (fo=1, routed)           0.001    -1.085    sys_timing_endpoint/clk_62_5_temp
    AF5                  OBUFDS (Prop_obufds_I_OB)    1.409     0.324 r  sys_timing_endpoint/afe_obufds_inst/OB
                         net (fo=0)                   0.000     0.324    afe_clk_n
    AF4                                                               r  afe_clk_n (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout'  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.012ns  (logic 0.000ns (0.000%)  route 0.012ns (99.999%))
  Logic Levels:           0  
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout fall edge)
                                                      8.000     8.000 f  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     8.000 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.274     9.274    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     9.355 f  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.520    10.875    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.077    10.951 f  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.012    10.964    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkfbout
    MMCME2_ADV_X0Y2      MMCME2_ADV                                   f  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout'  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.005ns  (logic 0.000ns (0.000%)  route 0.005ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.492     0.492    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.612     1.130    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                      0.050     1.180 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.005     1.185    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkfbout
    MMCME2_ADV_X0Y2      MMCME2_ADV                                   r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_1_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.710ns  (logic 0.029ns (1.696%)  route 1.681ns (98.304%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1_1 fall edge)
                                                      5.000     5.000 f  
    AA4                                               0.000     5.000 f  sysclk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     5.437 f  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     5.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.477     2.441 f  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.739     3.180    sys_timing_endpoint/clock_manager/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     3.209 f  sys_timing_endpoint/clock_manager/inst/clkf_buf/O
                         net (fo=1, routed)           0.942     4.150    sys_timing_endpoint/clock_manager/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.324ns  (logic 0.077ns (2.316%)  route 3.247ns (97.684%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkf_buf/O
                         net (fo=1, routed)           1.535    -1.473    sys_timing_endpoint/clock_manager/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  oeiclk
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gtrefclk_p
                            (clock source 'oeiclk'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/gtpe2_common_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.355ns  (logic 2.355ns (99.991%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk fall edge)     4.000     4.000 f  
    F11                                               0.000     4.000 f  gtrefclk_p (IN)
                         net (fo=0)                   0.000     4.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     4.000 f  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     4.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     6.355 f  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.000     6.355    gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/gtrefclk_out
    GTPE2_COMMON_X0Y1    GTPE2_COMMON                                 f  gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/gtpe2_common_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gtrefclk_p
                            (clock source 'oeiclk'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/gtpe2_common_i/GTREFCLK0
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.441ns (99.953%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IBUFDS_GTE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock oeiclk rise edge)     0.000     0.000 r  
    F11                                               0.000     0.000 r  gtrefclk_p (IN)
                         net (fo=0)                   0.000     0.000    gigabit_ehternet_inst/gtrefclk_p
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  gigabit_ehternet_inst/gtrefclk_p_ibuf_inst/O
                         net (fo=1, routed)           0.000     0.000    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/gtrefclk_p
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/ibufds_gtrefclk/O
                         net (fo=2, routed)           0.000     0.441    gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/gtrefclk_out
    GTPE2_COMMON_X0Y1    GTPE2_COMMON                                 r  gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/gtpe2_common_i/GTREFCLK0
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_1_1

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            leds_controller_inst/led1_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.071ns  (logic 1.504ns (18.628%)  route 6.568ns (81.372%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         1.378     1.378 f  reset_n_IBUF_inst/O
                         net (fo=6, routed)           5.480     6.858    gen_eth_mux/reset_n_IBUF
    SLICE_X34Y63         LUT1 (Prop_lut1_I0_O)        0.126     6.984 r  gen_eth_mux/clock_manager_i_1/O
                         net (fo=99, routed)          1.088     8.071    leds_controller_inst/reset_n
    SLICE_X47Y66         FDRE                                         r  leds_controller_inst/led1_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.433    -1.575    leds_controller_inst/sys_clk200
    SLICE_X47Y66         FDRE                                         r  leds_controller_inst/led1_reg_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            leds_controller_inst/led1_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.071ns  (logic 1.504ns (18.628%)  route 6.568ns (81.372%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         1.378     1.378 f  reset_n_IBUF_inst/O
                         net (fo=6, routed)           5.480     6.858    gen_eth_mux/reset_n_IBUF
    SLICE_X34Y63         LUT1 (Prop_lut1_I0_O)        0.126     6.984 r  gen_eth_mux/clock_manager_i_1/O
                         net (fo=99, routed)          1.088     8.071    leds_controller_inst/reset_n
    SLICE_X46Y66         FDRE                                         r  leds_controller_inst/led1_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.433    -1.575    leds_controller_inst/sys_clk200
    SLICE_X46Y66         FDRE                                         r  leds_controller_inst/led1_reg_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            leds_controller_inst/led1_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.071ns  (logic 1.504ns (18.628%)  route 6.568ns (81.372%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         1.378     1.378 f  reset_n_IBUF_inst/O
                         net (fo=6, routed)           5.480     6.858    gen_eth_mux/reset_n_IBUF
    SLICE_X34Y63         LUT1 (Prop_lut1_I0_O)        0.126     6.984 r  gen_eth_mux/clock_manager_i_1/O
                         net (fo=99, routed)          1.088     8.071    leds_controller_inst/reset_n
    SLICE_X46Y66         FDRE                                         r  leds_controller_inst/led1_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.433    -1.575    leds_controller_inst/sys_clk200
    SLICE_X46Y66         FDRE                                         r  leds_controller_inst/led1_reg_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            leds_controller_inst/led1_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.071ns  (logic 1.504ns (18.628%)  route 6.568ns (81.372%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         1.378     1.378 f  reset_n_IBUF_inst/O
                         net (fo=6, routed)           5.480     6.858    gen_eth_mux/reset_n_IBUF
    SLICE_X34Y63         LUT1 (Prop_lut1_I0_O)        0.126     6.984 r  gen_eth_mux/clock_manager_i_1/O
                         net (fo=99, routed)          1.088     8.071    leds_controller_inst/reset_n
    SLICE_X46Y66         FDRE                                         r  leds_controller_inst/led1_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.433    -1.575    leds_controller_inst/sys_clk200
    SLICE_X46Y66         FDRE                                         r  leds_controller_inst/led1_reg_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            leds_controller_inst/led1_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.071ns  (logic 1.504ns (18.628%)  route 6.568ns (81.372%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         1.378     1.378 f  reset_n_IBUF_inst/O
                         net (fo=6, routed)           5.480     6.858    gen_eth_mux/reset_n_IBUF
    SLICE_X34Y63         LUT1 (Prop_lut1_I0_O)        0.126     6.984 r  gen_eth_mux/clock_manager_i_1/O
                         net (fo=99, routed)          1.088     8.071    leds_controller_inst/reset_n
    SLICE_X46Y66         FDRE                                         r  leds_controller_inst/led1_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.433    -1.575    leds_controller_inst/sys_clk200
    SLICE_X46Y66         FDRE                                         r  leds_controller_inst/led1_reg_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            leds_controller_inst/count_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.023ns  (logic 1.504ns (18.741%)  route 6.519ns (81.259%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         1.378     1.378 f  reset_n_IBUF_inst/O
                         net (fo=6, routed)           5.480     6.858    gen_eth_mux/reset_n_IBUF
    SLICE_X34Y63         LUT1 (Prop_lut1_I0_O)        0.126     6.984 r  gen_eth_mux/clock_manager_i_1/O
                         net (fo=99, routed)          1.039     8.023    leds_controller_inst/reset_n
    SLICE_X41Y59         FDRE                                         r  leds_controller_inst/count_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.512    -1.496    leds_controller_inst/sys_clk200
    SLICE_X41Y59         FDRE                                         r  leds_controller_inst/count_reg_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            leds_controller_inst/count_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.023ns  (logic 1.504ns (18.741%)  route 6.519ns (81.259%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         1.378     1.378 f  reset_n_IBUF_inst/O
                         net (fo=6, routed)           5.480     6.858    gen_eth_mux/reset_n_IBUF
    SLICE_X34Y63         LUT1 (Prop_lut1_I0_O)        0.126     6.984 r  gen_eth_mux/clock_manager_i_1/O
                         net (fo=99, routed)          1.039     8.023    leds_controller_inst/reset_n
    SLICE_X41Y59         FDRE                                         r  leds_controller_inst/count_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.512    -1.496    leds_controller_inst/sys_clk200
    SLICE_X41Y59         FDRE                                         r  leds_controller_inst/count_reg_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            leds_controller_inst/count_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.023ns  (logic 1.504ns (18.741%)  route 6.519ns (81.259%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         1.378     1.378 f  reset_n_IBUF_inst/O
                         net (fo=6, routed)           5.480     6.858    gen_eth_mux/reset_n_IBUF
    SLICE_X34Y63         LUT1 (Prop_lut1_I0_O)        0.126     6.984 r  gen_eth_mux/clock_manager_i_1/O
                         net (fo=99, routed)          1.039     8.023    leds_controller_inst/reset_n
    SLICE_X41Y59         FDRE                                         r  leds_controller_inst/count_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.512    -1.496    leds_controller_inst/sys_clk200
    SLICE_X41Y59         FDRE                                         r  leds_controller_inst/count_reg_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            leds_controller_inst/count_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.023ns  (logic 1.504ns (18.741%)  route 6.519ns (81.259%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         1.378     1.378 f  reset_n_IBUF_inst/O
                         net (fo=6, routed)           5.480     6.858    gen_eth_mux/reset_n_IBUF
    SLICE_X34Y63         LUT1 (Prop_lut1_I0_O)        0.126     6.984 r  gen_eth_mux/clock_manager_i_1/O
                         net (fo=99, routed)          1.039     8.023    leds_controller_inst/reset_n
    SLICE_X41Y59         FDRE                                         r  leds_controller_inst/count_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.512    -1.496    leds_controller_inst/sys_clk200
    SLICE_X41Y59         FDRE                                         r  leds_controller_inst/count_reg_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            leds_controller_inst/count_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.915ns  (logic 1.504ns (18.996%)  route 6.412ns (81.004%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         1.378     1.378 f  reset_n_IBUF_inst/O
                         net (fo=6, routed)           5.480     6.858    gen_eth_mux/reset_n_IBUF
    SLICE_X34Y63         LUT1 (Prop_lut1_I0_O)        0.126     6.984 r  gen_eth_mux/clock_manager_i_1/O
                         net (fo=99, routed)          0.932     7.915    leds_controller_inst/reset_n
    SLICE_X41Y60         FDRE                                         r  leds_controller_inst/count_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         1.511    -1.497    leds_controller_inst/sys_clk200
    SLICE_X41Y60         FDRE                                         r  leds_controller_inst/count_reg_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/gtpe2_common_i/PLL0REFCLKLOST
                            (internal pin)
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.342ns  (logic 0.045ns (3.353%)  route 1.297ns (96.647%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTPE2_COMMON_X0Y1    GTPE2_COMMON                 0.000     0.000 f  gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/gtpe2_common_i/PLL0REFCLKLOST
                         net (fo=2, routed)           1.297     1.297    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/gt0_pll0refclklost_out
    SLICE_X51Y154        LUT6 (Prop_lut6_I2_O)        0.045     1.342 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_i_1/O
                         net (fo=1, routed)           0.000     1.342    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_i_1_n_0
    SLICE_X51Y154        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.853    -0.938    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X51Y154        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET_reg/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/gtpe2_common_i/PLL0REFCLKLOST
                            (internal pin)
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pll_reset_asserted_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.568ns  (logic 0.155ns (9.888%)  route 1.413ns (90.112%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    GTPE2_COMMON_X0Y1    GTPE2_COMMON                 0.000     0.000 f  gigabit_ehternet_inst/phy_inst/U0/core_gt_common_i/gtpe2_common_i/PLL0REFCLKLOST
                         net (fo=2, routed)           1.274     1.274    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/gt0_pll0refclklost_out
    SLICE_X51Y154        LUT3 (Prop_lut3_I2_O)        0.048     1.322 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pll_reset_asserted_i_2/O
                         net (fo=1, routed)           0.138     1.461    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/PLL0_RESET0
    SLICE_X51Y154        LUT6 (Prop_lut6_I0_O)        0.107     1.568 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pll_reset_asserted_i_1/O
                         net (fo=1, routed)           0.000     1.568    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pll_reset_asserted_i_1_n_0
    SLICE_X51Y154        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pll_reset_asserted_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.853    -0.938    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X51Y154        FDRE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pll_reset_asserted_reg/C

Slack:                    inf
  Source:                 sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            leds_controller_inst/led0_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.454ns  (logic 0.045ns (1.834%)  route 2.409ns (98.166%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/LOCKED
                         net (fo=2, routed)           2.409     2.409    leds_controller_inst/locked
    SLICE_X46Y65         LUT2 (Prop_lut2_I1_O)        0.045     2.454 r  leds_controller_inst/led0_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.454    leds_controller_inst/led0_reg[0]_i_1_n_2
    SLICE_X46Y65         FDRE                                         r  leds_controller_inst/led0_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.920    -0.872    leds_controller_inst/sys_clk200
    SLICE_X46Y65         FDRE                                         r  leds_controller_inst/led0_reg_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            leds_controller_inst/led0_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.297ns  (logic 0.409ns (12.398%)  route 2.888ns (87.602%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         0.365     0.365 f  reset_n_IBUF_inst/O
                         net (fo=6, routed)           2.697     3.062    leds_controller_inst/reset_n_IBUF
    SLICE_X41Y65         LUT3 (Prop_lut3_I2_O)        0.044     3.106 r  leds_controller_inst/led0_reg[4]_i_1/O
                         net (fo=5, routed)           0.191     3.297    leds_controller_inst/led0_reg[4]_i_1_n_2
    SLICE_X39Y64         FDRE                                         r  leds_controller_inst/led0_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.953    -0.839    leds_controller_inst/sys_clk200
    SLICE_X39Y64         FDRE                                         r  leds_controller_inst/led0_reg_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            leds_controller_inst/led0_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.362ns  (logic 0.409ns (12.156%)  route 2.953ns (87.844%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         0.365     0.365 f  reset_n_IBUF_inst/O
                         net (fo=6, routed)           2.697     3.062    leds_controller_inst/reset_n_IBUF
    SLICE_X41Y65         LUT3 (Prop_lut3_I2_O)        0.044     3.106 r  leds_controller_inst/led0_reg[4]_i_1/O
                         net (fo=5, routed)           0.257     3.362    leds_controller_inst/led0_reg[4]_i_1_n_2
    SLICE_X35Y66         FDRE                                         r  leds_controller_inst/led0_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.954    -0.838    leds_controller_inst/sys_clk200
    SLICE_X35Y66         FDRE                                         r  leds_controller_inst/led0_reg_reg[2]/C

Slack:                    inf
  Source:                 sfp_los
                            (input port)
  Destination:            leds_controller_inst/led0_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.440ns  (logic 0.436ns (12.661%)  route 3.004ns (87.339%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L8                                                0.000     0.000 f  sfp_los (IN)
                         net (fo=0)                   0.000     0.000    sfp_los
    L8                   IBUF (Prop_ibuf_I_O)         0.391     0.391 f  sfp_los_IBUF_inst/O
                         net (fo=258, routed)         3.004     3.395    leds_controller_inst/sfp_los_IBUF
    SLICE_X46Y65         LUT2 (Prop_lut2_I1_O)        0.045     3.440 r  leds_controller_inst/led0_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     3.440    leds_controller_inst/led0_reg[1]_i_1_n_2
    SLICE_X46Y65         FDRE                                         r  leds_controller_inst/led0_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.920    -0.872    leds_controller_inst/sys_clk200
    SLICE_X46Y65         FDRE                                         r  leds_controller_inst/led0_reg_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            leds_controller_inst/led0_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.458ns  (logic 0.409ns (11.818%)  route 3.050ns (88.182%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         0.365     0.365 f  reset_n_IBUF_inst/O
                         net (fo=6, routed)           2.697     3.062    leds_controller_inst/reset_n_IBUF
    SLICE_X41Y65         LUT3 (Prop_lut3_I2_O)        0.044     3.106 r  leds_controller_inst/led0_reg[4]_i_1/O
                         net (fo=5, routed)           0.353     3.458    leds_controller_inst/led0_reg[4]_i_1_n_2
    SLICE_X46Y65         FDRE                                         r  leds_controller_inst/led0_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.920    -0.872    leds_controller_inst/sys_clk200
    SLICE_X46Y65         FDRE                                         r  leds_controller_inst/led0_reg_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            leds_controller_inst/led0_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.458ns  (logic 0.409ns (11.818%)  route 3.050ns (88.182%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         0.365     0.365 f  reset_n_IBUF_inst/O
                         net (fo=6, routed)           2.697     3.062    leds_controller_inst/reset_n_IBUF
    SLICE_X41Y65         LUT3 (Prop_lut3_I2_O)        0.044     3.106 r  leds_controller_inst/led0_reg[4]_i_1/O
                         net (fo=5, routed)           0.353     3.458    leds_controller_inst/led0_reg[4]_i_1_n_2
    SLICE_X46Y65         FDRE                                         r  leds_controller_inst/led0_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.920    -0.872    leds_controller_inst/sys_clk200
    SLICE_X46Y65         FDRE                                         r  leds_controller_inst/led0_reg_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            leds_controller_inst/led0_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.458ns  (logic 0.409ns (11.818%)  route 3.050ns (88.182%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.872ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         0.365     0.365 f  reset_n_IBUF_inst/O
                         net (fo=6, routed)           2.697     3.062    leds_controller_inst/reset_n_IBUF
    SLICE_X41Y65         LUT3 (Prop_lut3_I2_O)        0.044     3.106 r  leds_controller_inst/led0_reg[4]_i_1/O
                         net (fo=5, routed)           0.353     3.458    leds_controller_inst/led0_reg[4]_i_1_n_2
    SLICE_X46Y65         FDRE                                         r  leds_controller_inst/led0_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.920    -0.872    leds_controller_inst/sys_clk200
    SLICE_X46Y65         FDRE                                         r  leds_controller_inst/led0_reg_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            leds_controller_inst/count_reg_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.461ns  (logic 0.410ns (11.838%)  route 3.051ns (88.162%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         0.365     0.365 f  reset_n_IBUF_inst/O
                         net (fo=6, routed)           2.759     3.124    gen_eth_mux/reset_n_IBUF
    SLICE_X34Y63         LUT1 (Prop_lut1_I0_O)        0.045     3.169 r  gen_eth_mux/clock_manager_i_1/O
                         net (fo=99, routed)          0.292     3.461    leds_controller_inst/reset_n
    SLICE_X41Y63         FDRE                                         r  leds_controller_inst/count_reg_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout1_buf/O
                         net (fo=325, routed)         0.953    -0.839    leds_controller_inst/sys_clk200
    SLICE_X41Y63         FDRE                                         r  leds_controller_inst/count_reg_reg[16]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out3_clk_wiz_1_1

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 afe_n[0][5]
                            (input port)
  Destination:            AFE_0/fe_inst/gen_bit[5].febit_d_inst/iserdese2_master_inst/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@1.143ns period=2.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.606ns  (logic 1.606ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        -1.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( -0.141 - 1.143 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF20                                              0.000     0.000 f  afe_n[0][5] (IN)
                         net (fo=0)                   0.000     0.000    AFE_0/fe_inst/gen_bit[5].febit_d_inst/afe_n[0][0]
    AF19                 IBUFDS (Prop_ibufds_IB_O)    0.926     0.926 r  AFE_0/fe_inst/gen_bit[5].febit_d_inst/IBUFDS_inst/O
                         net (fo=1, routed)           0.000     0.926    AFE_0/fe_inst/gen_bit[5].febit_d_inst/din_ibuf
    IDELAY_X0Y34         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.680     1.606 r  AFE_0/fe_inst/gen_bit[5].febit_d_inst/IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     1.606    AFE_0/fe_inst/gen_bit[5].febit_d_inst/din_delayed
    ILOGIC_X0Y34         ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[5].febit_d_inst/iserdese2_master_inst/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1_1 fall edge)
                                                      1.143     1.143 f  
    AA4                                               0.000     1.143 f  sysclk_p (IN)
                         net (fo=0)                   0.000     1.143    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     2.009 f  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     3.013    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.667    -3.654 f  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.712    -1.942    sys_timing_endpoint/clock_manager/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -1.865 f  sys_timing_endpoint/clock_manager/inst/clkout3_buf/O
                         net (fo=36, routed)          1.724    -0.141    AFE_0/fe_inst/gen_bit[5].febit_d_inst/CLKB
    ILOGIC_X0Y34         ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[5].febit_d_inst/iserdese2_master_inst/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 afe_n[0][3]
                            (input port)
  Destination:            AFE_0/fe_inst/gen_bit[3].febit_d_inst/iserdese2_master_inst/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@1.143ns period=2.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.584ns  (logic 1.584ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        -1.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( -0.144 - 1.143 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF18                                              0.000     0.000 f  afe_n[0][3] (IN)
                         net (fo=0)                   0.000     0.000    AFE_0/fe_inst/gen_bit[3].febit_d_inst/afe_n[0][0]
    AE18                 IBUFDS (Prop_ibufds_IB_O)    0.904     0.904 r  AFE_0/fe_inst/gen_bit[3].febit_d_inst/IBUFDS_inst/O
                         net (fo=1, routed)           0.000     0.904    AFE_0/fe_inst/gen_bit[3].febit_d_inst/din_ibuf
    IDELAY_X0Y18         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.680     1.584 r  AFE_0/fe_inst/gen_bit[3].febit_d_inst/IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     1.584    AFE_0/fe_inst/gen_bit[3].febit_d_inst/din_delayed
    ILOGIC_X0Y18         ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[3].febit_d_inst/iserdese2_master_inst/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1_1 fall edge)
                                                      1.143     1.143 f  
    AA4                                               0.000     1.143 f  sysclk_p (IN)
                         net (fo=0)                   0.000     1.143    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     2.009 f  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     3.013    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.667    -3.654 f  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.712    -1.942    sys_timing_endpoint/clock_manager/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -1.865 f  sys_timing_endpoint/clock_manager/inst/clkout3_buf/O
                         net (fo=36, routed)          1.721    -0.144    AFE_0/fe_inst/gen_bit[3].febit_d_inst/CLKB
    ILOGIC_X0Y18         ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[3].febit_d_inst/iserdese2_master_inst/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 afe_n[0][7]
                            (input port)
  Destination:            AFE_0/fe_inst/gen_bit[7].febit_d_inst/iserdese2_master_inst/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@1.143ns period=2.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.581ns  (logic 1.581ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        -1.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( -0.141 - 1.143 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE21                                              0.000     0.000 f  afe_n[0][7] (IN)
                         net (fo=0)                   0.000     0.000    AFE_0/fe_inst/gen_bit[7].febit_d_inst/afe_n[0][0]
    AD21                 IBUFDS (Prop_ibufds_IB_O)    0.901     0.901 r  AFE_0/fe_inst/gen_bit[7].febit_d_inst/IBUFDS_inst/O
                         net (fo=1, routed)           0.000     0.901    AFE_0/fe_inst/gen_bit[7].febit_d_inst/din_ibuf
    IDELAY_X0Y36         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.680     1.581 r  AFE_0/fe_inst/gen_bit[7].febit_d_inst/IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     1.581    AFE_0/fe_inst/gen_bit[7].febit_d_inst/din_delayed
    ILOGIC_X0Y36         ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[7].febit_d_inst/iserdese2_master_inst/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1_1 fall edge)
                                                      1.143     1.143 f  
    AA4                                               0.000     1.143 f  sysclk_p (IN)
                         net (fo=0)                   0.000     1.143    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     2.009 f  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     3.013    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.667    -3.654 f  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.712    -1.942    sys_timing_endpoint/clock_manager/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -1.865 f  sys_timing_endpoint/clock_manager/inst/clkout3_buf/O
                         net (fo=36, routed)          1.724    -0.141    AFE_0/fe_inst/gen_bit[7].febit_d_inst/CLKB
    ILOGIC_X0Y36         ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[7].febit_d_inst/iserdese2_master_inst/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 afe_n[0][6]
                            (input port)
  Destination:            AFE_0/fe_inst/gen_bit[6].febit_d_inst/iserdese2_master_inst/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@1.143ns period=2.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.580ns  (logic 1.580ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        -1.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.290ns = ( -0.147 - 1.143 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE20                                              0.000     0.000 f  afe_n[0][6] (IN)
                         net (fo=0)                   0.000     0.000    AFE_0/fe_inst/gen_bit[6].febit_d_inst/afe_n[0][0]
    AD20                 IBUFDS (Prop_ibufds_IB_O)    0.900     0.900 r  AFE_0/fe_inst/gen_bit[6].febit_d_inst/IBUFDS_inst/O
                         net (fo=1, routed)           0.000     0.900    AFE_0/fe_inst/gen_bit[6].febit_d_inst/din_ibuf
    IDELAY_X0Y30         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.680     1.580 r  AFE_0/fe_inst/gen_bit[6].febit_d_inst/IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     1.580    AFE_0/fe_inst/gen_bit[6].febit_d_inst/din_delayed
    ILOGIC_X0Y30         ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[6].febit_d_inst/iserdese2_master_inst/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1_1 fall edge)
                                                      1.143     1.143 f  
    AA4                                               0.000     1.143 f  sysclk_p (IN)
                         net (fo=0)                   0.000     1.143    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     2.009 f  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     3.013    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.667    -3.654 f  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.712    -1.942    sys_timing_endpoint/clock_manager/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -1.865 f  sys_timing_endpoint/clock_manager/inst/clkout3_buf/O
                         net (fo=36, routed)          1.718    -0.147    AFE_0/fe_inst/gen_bit[6].febit_d_inst/CLKB
    ILOGIC_X0Y30         ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[6].febit_d_inst/iserdese2_master_inst/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 afe_n[0][8]
                            (input port)
  Destination:            AFE_0/fe_inst/gen_bit[8].febit_d_inst/iserdese2_master_inst/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@1.143ns period=2.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.576ns  (logic 1.576ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        -1.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( -0.149 - 1.143 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB20                                              0.000     0.000 f  afe_n[0][8] (IN)
                         net (fo=0)                   0.000     0.000    AFE_0/fe_inst/gen_bit[8].febit_d_inst/afe_n[0][0]
    AA20                 IBUFDS (Prop_ibufds_IB_O)    0.896     0.896 r  AFE_0/fe_inst/gen_bit[8].febit_d_inst/IBUFDS_inst/O
                         net (fo=1, routed)           0.000     0.896    AFE_0/fe_inst/gen_bit[8].febit_d_inst/din_ibuf
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.680     1.576 r  AFE_0/fe_inst/gen_bit[8].febit_d_inst/IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     1.576    AFE_0/fe_inst/gen_bit[8].febit_d_inst/din_delayed
    ILOGIC_X0Y26         ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[8].febit_d_inst/iserdese2_master_inst/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1_1 fall edge)
                                                      1.143     1.143 f  
    AA4                                               0.000     1.143 f  sysclk_p (IN)
                         net (fo=0)                   0.000     1.143    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     2.009 f  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     3.013    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.667    -3.654 f  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.712    -1.942    sys_timing_endpoint/clock_manager/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -1.865 f  sys_timing_endpoint/clock_manager/inst/clkout3_buf/O
                         net (fo=36, routed)          1.716    -0.149    AFE_0/fe_inst/gen_bit[8].febit_d_inst/CLKB
    ILOGIC_X0Y26         ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[8].febit_d_inst/iserdese2_master_inst/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 afe_n[0][4]
                            (input port)
  Destination:            AFE_0/fe_inst/gen_bit[4].febit_d_inst/iserdese2_master_inst/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@1.143ns period=2.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.570ns  (logic 1.570ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        -1.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.290ns = ( -0.147 - 1.143 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD18                                              0.000     0.000 f  afe_n[0][4] (IN)
                         net (fo=0)                   0.000     0.000    AFE_0/fe_inst/gen_bit[4].febit_d_inst/afe_n[0][0]
    AC18                 IBUFDS (Prop_ibufds_IB_O)    0.890     0.890 r  AFE_0/fe_inst/gen_bit[4].febit_d_inst/IBUFDS_inst/O
                         net (fo=1, routed)           0.000     0.890    AFE_0/fe_inst/gen_bit[4].febit_d_inst/din_ibuf
    IDELAY_X0Y20         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.680     1.570 r  AFE_0/fe_inst/gen_bit[4].febit_d_inst/IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     1.570    AFE_0/fe_inst/gen_bit[4].febit_d_inst/din_delayed
    ILOGIC_X0Y20         ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[4].febit_d_inst/iserdese2_master_inst/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1_1 fall edge)
                                                      1.143     1.143 f  
    AA4                                               0.000     1.143 f  sysclk_p (IN)
                         net (fo=0)                   0.000     1.143    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     2.009 f  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     3.013    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.667    -3.654 f  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.712    -1.942    sys_timing_endpoint/clock_manager/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -1.865 f  sys_timing_endpoint/clock_manager/inst/clkout3_buf/O
                         net (fo=36, routed)          1.718    -0.147    AFE_0/fe_inst/gen_bit[4].febit_d_inst/CLKB
    ILOGIC_X0Y20         ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[4].febit_d_inst/iserdese2_master_inst/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 afe_n[0][0]
                            (input port)
  Destination:            AFE_0/fe_inst/gen_bit[0].febit_d_inst/iserdese2_master_inst/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@1.143ns period=2.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.556ns  (logic 1.556ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        -1.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.278ns = ( -0.135 - 1.143 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA15                                              0.000     0.000 f  afe_n[0][0] (IN)
                         net (fo=0)                   0.000     0.000    AFE_0/fe_inst/gen_bit[0].febit_d_inst/afe_n[0][0]
    Y15                  IBUFDS (Prop_ibufds_IB_O)    0.876     0.876 r  AFE_0/fe_inst/gen_bit[0].febit_d_inst/IBUFDS_inst/O
                         net (fo=1, routed)           0.000     0.876    AFE_0/fe_inst/gen_bit[0].febit_d_inst/din_ibuf
    IDELAY_X0Y4          IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.680     1.556 r  AFE_0/fe_inst/gen_bit[0].febit_d_inst/IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     1.556    AFE_0/fe_inst/gen_bit[0].febit_d_inst/din_delayed
    ILOGIC_X0Y4          ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[0].febit_d_inst/iserdese2_master_inst/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1_1 fall edge)
                                                      1.143     1.143 f  
    AA4                                               0.000     1.143 f  sysclk_p (IN)
                         net (fo=0)                   0.000     1.143    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     2.009 f  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     3.013    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.667    -3.654 f  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.712    -1.942    sys_timing_endpoint/clock_manager/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -1.865 f  sys_timing_endpoint/clock_manager/inst/clkout3_buf/O
                         net (fo=36, routed)          1.730    -0.135    AFE_0/fe_inst/gen_bit[0].febit_d_inst/CLKB
    ILOGIC_X0Y4          ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[0].febit_d_inst/iserdese2_master_inst/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 afe_n[0][2]
                            (input port)
  Destination:            AFE_0/fe_inst/gen_bit[2].febit_d_inst/iserdese2_master_inst/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@1.143ns period=2.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.550ns  (logic 1.550ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        -1.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.282ns = ( -0.139 - 1.143 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB17                                              0.000     0.000 f  afe_n[0][2] (IN)
                         net (fo=0)                   0.000     0.000    AFE_0/fe_inst/gen_bit[2].febit_d_inst/afe_n[0][0]
    AA17                 IBUFDS (Prop_ibufds_IB_O)    0.870     0.870 r  AFE_0/fe_inst/gen_bit[2].febit_d_inst/IBUFDS_inst/O
                         net (fo=1, routed)           0.000     0.870    AFE_0/fe_inst/gen_bit[2].febit_d_inst/din_ibuf
    IDELAY_X0Y12         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.680     1.550 r  AFE_0/fe_inst/gen_bit[2].febit_d_inst/IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     1.550    AFE_0/fe_inst/gen_bit[2].febit_d_inst/din_delayed
    ILOGIC_X0Y12         ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[2].febit_d_inst/iserdese2_master_inst/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1_1 fall edge)
                                                      1.143     1.143 f  
    AA4                                               0.000     1.143 f  sysclk_p (IN)
                         net (fo=0)                   0.000     1.143    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     2.009 f  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     3.013    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.667    -3.654 f  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.712    -1.942    sys_timing_endpoint/clock_manager/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -1.865 f  sys_timing_endpoint/clock_manager/inst/clkout3_buf/O
                         net (fo=36, routed)          1.726    -0.139    AFE_0/fe_inst/gen_bit[2].febit_d_inst/CLKB
    ILOGIC_X0Y12         ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[2].febit_d_inst/iserdese2_master_inst/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 afe_n[0][1]
                            (input port)
  Destination:            AFE_0/fe_inst/gen_bit[1].febit_d_inst/iserdese2_master_inst/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@1.143ns period=2.286ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.549ns  (logic 1.549ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        -1.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( -0.137 - 1.143 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.163ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC16                                              0.000     0.000 f  afe_n[0][1] (IN)
                         net (fo=0)                   0.000     0.000    AFE_0/fe_inst/gen_bit[1].febit_d_inst/afe_n[0][0]
    AB16                 IBUFDS (Prop_ibufds_IB_O)    0.869     0.869 r  AFE_0/fe_inst/gen_bit[1].febit_d_inst/IBUFDS_inst/O
                         net (fo=1, routed)           0.000     0.869    AFE_0/fe_inst/gen_bit[1].febit_d_inst/din_ibuf
    IDELAY_X0Y6          IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.680     1.549 r  AFE_0/fe_inst/gen_bit[1].febit_d_inst/IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     1.549    AFE_0/fe_inst/gen_bit[1].febit_d_inst/din_delayed
    ILOGIC_X0Y6          ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[1].febit_d_inst/iserdese2_master_inst/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1_1 fall edge)
                                                      1.143     1.143 f  
    AA4                                               0.000     1.143 f  sysclk_p (IN)
                         net (fo=0)                   0.000     1.143    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     2.009 f  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     3.013    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.667    -3.654 f  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.712    -1.942    sys_timing_endpoint/clock_manager/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -1.865 f  sys_timing_endpoint/clock_manager/inst/clkout3_buf/O
                         net (fo=36, routed)          1.728    -0.137    AFE_0/fe_inst/gen_bit[1].febit_d_inst/CLKB
    ILOGIC_X0Y6          ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[1].febit_d_inst/iserdese2_master_inst/CLKB  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 afe_p[0][1]
                            (input port)
  Destination:            AFE_0/fe_inst/gen_bit[1].febit_d_inst/iserdese2_master_inst/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@1.143ns period=2.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.607ns  (logic 0.607ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        -0.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns = ( 0.418 - 1.143 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB16                                              0.000     0.000 r  afe_p[0][1] (IN)
                         net (fo=0)                   0.000     0.000    AFE_0/fe_inst/gen_bit[1].febit_d_inst/afe_p[0][0]
    AB16                 IBUFDS (Prop_ibufds_I_O)     0.363     0.363 r  AFE_0/fe_inst/gen_bit[1].febit_d_inst/IBUFDS_inst/O
                         net (fo=1, routed)           0.000     0.363    AFE_0/fe_inst/gen_bit[1].febit_d_inst/din_ibuf
    IDELAY_X0Y6          IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.607 r  AFE_0/fe_inst/gen_bit[1].febit_d_inst/IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     0.607    AFE_0/fe_inst/gen_bit[1].febit_d_inst/din_delayed
    ILOGIC_X0Y6          ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[1].febit_d_inst/iserdese2_master_inst/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1_1 fall edge)
                                                      1.143     1.143 f  
    AA4                                               0.000     1.143 f  sysclk_p (IN)
                         net (fo=0)                   0.000     1.143    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     1.580 f  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     2.060    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.477    -1.417 f  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.739    -0.677    sys_timing_endpoint/clock_manager/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.648 f  sys_timing_endpoint/clock_manager/inst/clkout3_buf/O
                         net (fo=36, routed)          1.067     0.418    AFE_0/fe_inst/gen_bit[1].febit_d_inst/CLKB
    ILOGIC_X0Y6          ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[1].febit_d_inst/iserdese2_master_inst/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 afe_p[0][2]
                            (input port)
  Destination:            AFE_0/fe_inst/gen_bit[2].febit_d_inst/iserdese2_master_inst/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@1.143ns period=2.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.608ns  (logic 0.608ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        -0.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.725ns = ( 0.418 - 1.143 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA17                                              0.000     0.000 r  afe_p[0][2] (IN)
                         net (fo=0)                   0.000     0.000    AFE_0/fe_inst/gen_bit[2].febit_d_inst/afe_p[0][0]
    AA17                 IBUFDS (Prop_ibufds_I_O)     0.364     0.364 r  AFE_0/fe_inst/gen_bit[2].febit_d_inst/IBUFDS_inst/O
                         net (fo=1, routed)           0.000     0.364    AFE_0/fe_inst/gen_bit[2].febit_d_inst/din_ibuf
    IDELAY_X0Y12         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.608 r  AFE_0/fe_inst/gen_bit[2].febit_d_inst/IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     0.608    AFE_0/fe_inst/gen_bit[2].febit_d_inst/din_delayed
    ILOGIC_X0Y12         ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[2].febit_d_inst/iserdese2_master_inst/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1_1 fall edge)
                                                      1.143     1.143 f  
    AA4                                               0.000     1.143 f  sysclk_p (IN)
                         net (fo=0)                   0.000     1.143    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     1.580 f  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     2.060    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.477    -1.417 f  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.739    -0.677    sys_timing_endpoint/clock_manager/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.648 f  sys_timing_endpoint/clock_manager/inst/clkout3_buf/O
                         net (fo=36, routed)          1.067     0.418    AFE_0/fe_inst/gen_bit[2].febit_d_inst/CLKB
    ILOGIC_X0Y12         ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[2].febit_d_inst/iserdese2_master_inst/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 afe_p[0][0]
                            (input port)
  Destination:            AFE_0/fe_inst/gen_bit[0].febit_d_inst/iserdese2_master_inst/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@1.143ns period=2.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.614ns  (logic 0.614ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        -0.724ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns = ( 0.419 - 1.143 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y15                                               0.000     0.000 r  afe_p[0][0] (IN)
                         net (fo=0)                   0.000     0.000    AFE_0/fe_inst/gen_bit[0].febit_d_inst/afe_p[0][0]
    Y15                  IBUFDS (Prop_ibufds_I_O)     0.370     0.370 r  AFE_0/fe_inst/gen_bit[0].febit_d_inst/IBUFDS_inst/O
                         net (fo=1, routed)           0.000     0.370    AFE_0/fe_inst/gen_bit[0].febit_d_inst/din_ibuf
    IDELAY_X0Y4          IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.614 r  AFE_0/fe_inst/gen_bit[0].febit_d_inst/IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     0.614    AFE_0/fe_inst/gen_bit[0].febit_d_inst/din_delayed
    ILOGIC_X0Y4          ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[0].febit_d_inst/iserdese2_master_inst/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1_1 fall edge)
                                                      1.143     1.143 f  
    AA4                                               0.000     1.143 f  sysclk_p (IN)
                         net (fo=0)                   0.000     1.143    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     1.580 f  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     2.060    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.477    -1.417 f  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.739    -0.677    sys_timing_endpoint/clock_manager/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.648 f  sys_timing_endpoint/clock_manager/inst/clkout3_buf/O
                         net (fo=36, routed)          1.068     0.419    AFE_0/fe_inst/gen_bit[0].febit_d_inst/CLKB
    ILOGIC_X0Y4          ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[0].febit_d_inst/iserdese2_master_inst/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 afe_p[0][4]
                            (input port)
  Destination:            AFE_0/fe_inst/gen_bit[4].febit_d_inst/iserdese2_master_inst/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@1.143ns period=2.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.628ns  (logic 0.628ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        -0.731ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns = ( 0.412 - 1.143 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AC18                                              0.000     0.000 r  afe_p[0][4] (IN)
                         net (fo=0)                   0.000     0.000    AFE_0/fe_inst/gen_bit[4].febit_d_inst/afe_p[0][0]
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.384     0.384 r  AFE_0/fe_inst/gen_bit[4].febit_d_inst/IBUFDS_inst/O
                         net (fo=1, routed)           0.000     0.384    AFE_0/fe_inst/gen_bit[4].febit_d_inst/din_ibuf
    IDELAY_X0Y20         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.628 r  AFE_0/fe_inst/gen_bit[4].febit_d_inst/IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     0.628    AFE_0/fe_inst/gen_bit[4].febit_d_inst/din_delayed
    ILOGIC_X0Y20         ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[4].febit_d_inst/iserdese2_master_inst/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1_1 fall edge)
                                                      1.143     1.143 f  
    AA4                                               0.000     1.143 f  sysclk_p (IN)
                         net (fo=0)                   0.000     1.143    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     1.580 f  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     2.060    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.477    -1.417 f  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.739    -0.677    sys_timing_endpoint/clock_manager/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.648 f  sys_timing_endpoint/clock_manager/inst/clkout3_buf/O
                         net (fo=36, routed)          1.061     0.412    AFE_0/fe_inst/gen_bit[4].febit_d_inst/CLKB
    ILOGIC_X0Y20         ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[4].febit_d_inst/iserdese2_master_inst/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 afe_p[0][8]
                            (input port)
  Destination:            AFE_0/fe_inst/gen_bit[8].febit_d_inst/iserdese2_master_inst/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@1.143ns period=2.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.634ns  (logic 0.634ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        -0.734ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns = ( 0.409 - 1.143 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA20                                              0.000     0.000 r  afe_p[0][8] (IN)
                         net (fo=0)                   0.000     0.000    AFE_0/fe_inst/gen_bit[8].febit_d_inst/afe_p[0][0]
    AA20                 IBUFDS (Prop_ibufds_I_O)     0.390     0.390 r  AFE_0/fe_inst/gen_bit[8].febit_d_inst/IBUFDS_inst/O
                         net (fo=1, routed)           0.000     0.390    AFE_0/fe_inst/gen_bit[8].febit_d_inst/din_ibuf
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.634 r  AFE_0/fe_inst/gen_bit[8].febit_d_inst/IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     0.634    AFE_0/fe_inst/gen_bit[8].febit_d_inst/din_delayed
    ILOGIC_X0Y26         ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[8].febit_d_inst/iserdese2_master_inst/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1_1 fall edge)
                                                      1.143     1.143 f  
    AA4                                               0.000     1.143 f  sysclk_p (IN)
                         net (fo=0)                   0.000     1.143    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     1.580 f  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     2.060    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.477    -1.417 f  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.739    -0.677    sys_timing_endpoint/clock_manager/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.648 f  sys_timing_endpoint/clock_manager/inst/clkout3_buf/O
                         net (fo=36, routed)          1.058     0.409    AFE_0/fe_inst/gen_bit[8].febit_d_inst/CLKB
    ILOGIC_X0Y26         ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[8].febit_d_inst/iserdese2_master_inst/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 afe_p[0][6]
                            (input port)
  Destination:            AFE_0/fe_inst/gen_bit[6].febit_d_inst/iserdese2_master_inst/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@1.143ns period=2.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.638ns  (logic 0.638ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        -0.731ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns = ( 0.412 - 1.143 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD20                                              0.000     0.000 r  afe_p[0][6] (IN)
                         net (fo=0)                   0.000     0.000    AFE_0/fe_inst/gen_bit[6].febit_d_inst/afe_p[0][0]
    AD20                 IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  AFE_0/fe_inst/gen_bit[6].febit_d_inst/IBUFDS_inst/O
                         net (fo=1, routed)           0.000     0.394    AFE_0/fe_inst/gen_bit[6].febit_d_inst/din_ibuf
    IDELAY_X0Y30         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.638 r  AFE_0/fe_inst/gen_bit[6].febit_d_inst/IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     0.638    AFE_0/fe_inst/gen_bit[6].febit_d_inst/din_delayed
    ILOGIC_X0Y30         ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[6].febit_d_inst/iserdese2_master_inst/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1_1 fall edge)
                                                      1.143     1.143 f  
    AA4                                               0.000     1.143 f  sysclk_p (IN)
                         net (fo=0)                   0.000     1.143    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     1.580 f  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     2.060    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.477    -1.417 f  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.739    -0.677    sys_timing_endpoint/clock_manager/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.648 f  sys_timing_endpoint/clock_manager/inst/clkout3_buf/O
                         net (fo=36, routed)          1.061     0.412    AFE_0/fe_inst/gen_bit[6].febit_d_inst/CLKB
    ILOGIC_X0Y30         ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[6].febit_d_inst/iserdese2_master_inst/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 afe_p[0][7]
                            (input port)
  Destination:            AFE_0/fe_inst/gen_bit[7].febit_d_inst/iserdese2_master_inst/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@1.143ns period=2.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.638ns  (logic 0.638ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        -0.727ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns = ( 0.416 - 1.143 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AD21                                              0.000     0.000 r  afe_p[0][7] (IN)
                         net (fo=0)                   0.000     0.000    AFE_0/fe_inst/gen_bit[7].febit_d_inst/afe_p[0][0]
    AD21                 IBUFDS (Prop_ibufds_I_O)     0.394     0.394 r  AFE_0/fe_inst/gen_bit[7].febit_d_inst/IBUFDS_inst/O
                         net (fo=1, routed)           0.000     0.394    AFE_0/fe_inst/gen_bit[7].febit_d_inst/din_ibuf
    IDELAY_X0Y36         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.638 r  AFE_0/fe_inst/gen_bit[7].febit_d_inst/IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     0.638    AFE_0/fe_inst/gen_bit[7].febit_d_inst/din_delayed
    ILOGIC_X0Y36         ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[7].febit_d_inst/iserdese2_master_inst/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1_1 fall edge)
                                                      1.143     1.143 f  
    AA4                                               0.000     1.143 f  sysclk_p (IN)
                         net (fo=0)                   0.000     1.143    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     1.580 f  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     2.060    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.477    -1.417 f  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.739    -0.677    sys_timing_endpoint/clock_manager/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.648 f  sys_timing_endpoint/clock_manager/inst/clkout3_buf/O
                         net (fo=36, routed)          1.065     0.416    AFE_0/fe_inst/gen_bit[7].febit_d_inst/CLKB
    ILOGIC_X0Y36         ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[7].febit_d_inst/iserdese2_master_inst/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 afe_p[0][3]
                            (input port)
  Destination:            AFE_0/fe_inst/gen_bit[3].febit_d_inst/iserdese2_master_inst/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@1.143ns period=2.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.642ns  (logic 0.642ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        -0.729ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns = ( 0.414 - 1.143 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE18                                              0.000     0.000 r  afe_p[0][3] (IN)
                         net (fo=0)                   0.000     0.000    AFE_0/fe_inst/gen_bit[3].febit_d_inst/afe_p[0][0]
    AE18                 IBUFDS (Prop_ibufds_I_O)     0.398     0.398 r  AFE_0/fe_inst/gen_bit[3].febit_d_inst/IBUFDS_inst/O
                         net (fo=1, routed)           0.000     0.398    AFE_0/fe_inst/gen_bit[3].febit_d_inst/din_ibuf
    IDELAY_X0Y18         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.642 r  AFE_0/fe_inst/gen_bit[3].febit_d_inst/IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     0.642    AFE_0/fe_inst/gen_bit[3].febit_d_inst/din_delayed
    ILOGIC_X0Y18         ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[3].febit_d_inst/iserdese2_master_inst/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1_1 fall edge)
                                                      1.143     1.143 f  
    AA4                                               0.000     1.143 f  sysclk_p (IN)
                         net (fo=0)                   0.000     1.143    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     1.580 f  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     2.060    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.477    -1.417 f  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.739    -0.677    sys_timing_endpoint/clock_manager/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.648 f  sys_timing_endpoint/clock_manager/inst/clkout3_buf/O
                         net (fo=36, routed)          1.063     0.414    AFE_0/fe_inst/gen_bit[3].febit_d_inst/CLKB
    ILOGIC_X0Y18         ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[3].febit_d_inst/iserdese2_master_inst/CLKB  (IS_INVERTED)

Slack:                    inf
  Source:                 afe_p[0][5]
                            (input port)
  Destination:            AFE_0/fe_inst/gen_bit[5].febit_d_inst/iserdese2_master_inst/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by clk_out3_clk_wiz_1_1  {rise@0.000ns fall@1.143ns period=2.286ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.664ns  (logic 0.664ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Clock Path Skew:        -0.727ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns = ( 0.416 - 1.143 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF19                                              0.000     0.000 r  afe_p[0][5] (IN)
                         net (fo=0)                   0.000     0.000    AFE_0/fe_inst/gen_bit[5].febit_d_inst/afe_p[0][0]
    AF19                 IBUFDS (Prop_ibufds_I_O)     0.420     0.420 r  AFE_0/fe_inst/gen_bit[5].febit_d_inst/IBUFDS_inst/O
                         net (fo=1, routed)           0.000     0.420    AFE_0/fe_inst/gen_bit[5].febit_d_inst/din_ibuf
    IDELAY_X0Y34         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.664 r  AFE_0/fe_inst/gen_bit[5].febit_d_inst/IDELAYE2_inst/DATAOUT
                         net (fo=1, routed)           0.000     0.664    AFE_0/fe_inst/gen_bit[5].febit_d_inst/din_delayed
    ILOGIC_X0Y34         ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[5].febit_d_inst/iserdese2_master_inst/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_clk_wiz_1_1 fall edge)
                                                      1.143     1.143 f  
    AA4                                               0.000     1.143 f  sysclk_p (IN)
                         net (fo=0)                   0.000     1.143    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     1.580 f  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     2.060    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.477    -1.417 f  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.739    -0.677    sys_timing_endpoint/clock_manager/inst/clk_out3_clk_wiz_1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    -0.648 f  sys_timing_endpoint/clock_manager/inst/clkout3_buf/O
                         net (fo=36, routed)          1.065     0.416    AFE_0/fe_inst/gen_bit[5].febit_d_inst/CLKB
    ILOGIC_X0Y34         ISERDESE2                                    r  AFE_0/fe_inst/gen_bit[5].febit_d_inst/iserdese2_master_inst/CLKB  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out6_clk_wiz_1_1

Max Delay           829 Endpoints
Min Delay           829 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sfp_los
                            (input port)
  Destination:            AFE_0/gen_spy_buffers/gen_spy_bit[7].spy_inst/gendelay[12].srlc32e_0_inst/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.623ns  (logic 2.244ns (13.497%)  route 14.379ns (86.503%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L8                                                0.000     0.000 r  sfp_los (IN)
                         net (fo=0)                   0.000     0.000    sfp_los
    L8                   IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sfp_los_IBUF_inst/O
                         net (fo=258, routed)        13.152    14.556    AFE_0/filter_inst/i_instance[0].j_instance[7].hpf/sfp_los_IBUF
    SLICE_X19Y40         LUT3 (Prop_lut3_I1_O)        0.105    14.661 r  AFE_0/filter_inst/i_instance[0].j_instance[7].hpf/gendelay[7].srlc32e_0_inst_i_4__6/O
                         net (fo=1, routed)           0.000    14.661    AFE_0/filter_inst/i_instance[0].j_instance[7].hpf/gendelay[7].srlc32e_0_inst_i_4__6_n_2
    SLICE_X19Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.118 r  AFE_0/filter_inst/i_instance[0].j_instance[7].hpf/gendelay[7].srlc32e_0_inst_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    15.118    AFE_0/filter_inst/i_instance[0].j_instance[7].hpf/gendelay[7].srlc32e_0_inst_i_1__6_n_2
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    15.216 r  AFE_0/filter_inst/i_instance[0].j_instance[7].hpf/gendelay[11].srlc32e_0_inst_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    15.216    AFE_0/filter_inst/i_instance[0].j_instance[7].hpf/gendelay[11].srlc32e_0_inst_i_1__6_n_2
    SLICE_X19Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    15.396 r  AFE_0/filter_inst/i_instance[0].j_instance[7].hpf/gendelay[15].srlc32e_0_inst_i_1__6/O[0]
                         net (fo=1, routed)           1.227    16.623    AFE_0/gen_spy_buffers/gen_spy_bit[7].spy_inst/afe_dout_filtered[7][12]
    SLICE_X40Y31         SRLC32E                                      r  AFE_0/gen_spy_buffers/gen_spy_bit[7].spy_inst/gendelay[12].srlc32e_0_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.653    -1.355    AFE_0/gen_spy_buffers/gen_spy_bit[7].spy_inst/sys_clk41_66
    SLICE_X40Y31         SRLC32E                                      r  AFE_0/gen_spy_buffers/gen_spy_bit[7].spy_inst/gendelay[12].srlc32e_0_inst/CLK

Slack:                    inf
  Source:                 sfp_los
                            (input port)
  Destination:            AFE_0/gen_spy_buffers/gen_spy_bit[7].spy_inst/gendelay[10].srlc32e_0_inst/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.587ns  (logic 2.166ns (13.056%)  route 14.422ns (86.944%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L8                                                0.000     0.000 r  sfp_los (IN)
                         net (fo=0)                   0.000     0.000    sfp_los
    L8                   IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sfp_los_IBUF_inst/O
                         net (fo=258, routed)        13.152    14.556    AFE_0/filter_inst/i_instance[0].j_instance[7].hpf/sfp_los_IBUF
    SLICE_X19Y40         LUT3 (Prop_lut3_I1_O)        0.105    14.661 r  AFE_0/filter_inst/i_instance[0].j_instance[7].hpf/gendelay[7].srlc32e_0_inst_i_4__6/O
                         net (fo=1, routed)           0.000    14.661    AFE_0/filter_inst/i_instance[0].j_instance[7].hpf/gendelay[7].srlc32e_0_inst_i_4__6_n_2
    SLICE_X19Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    15.118 r  AFE_0/filter_inst/i_instance[0].j_instance[7].hpf/gendelay[7].srlc32e_0_inst_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    15.118    AFE_0/filter_inst/i_instance[0].j_instance[7].hpf/gendelay[7].srlc32e_0_inst_i_1__6_n_2
    SLICE_X19Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200    15.318 r  AFE_0/filter_inst/i_instance[0].j_instance[7].hpf/gendelay[11].srlc32e_0_inst_i_1__6/O[2]
                         net (fo=1, routed)           1.269    16.587    AFE_0/gen_spy_buffers/gen_spy_bit[7].spy_inst/afe_dout_filtered[7][10]
    SLICE_X44Y34         SRLC32E                                      r  AFE_0/gen_spy_buffers/gen_spy_bit[7].spy_inst/gendelay[10].srlc32e_0_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.581    -1.427    AFE_0/gen_spy_buffers/gen_spy_bit[7].spy_inst/sys_clk41_66
    SLICE_X44Y34         SRLC32E                                      r  AFE_0/gen_spy_buffers/gen_spy_bit[7].spy_inst/gendelay[10].srlc32e_0_inst/CLK

Slack:                    inf
  Source:                 sfp_los
                            (input port)
  Destination:            AFE_0/filter_inst/i_instance[0].j_instance[7].hpf/en_mux_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.433ns  (logic 2.308ns (14.043%)  route 14.125ns (85.957%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=2)
  Clock Path Skew:        -1.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L8                                                0.000     0.000 r  sfp_los (IN)
                         net (fo=0)                   0.000     0.000    sfp_los
    L8                   IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sfp_los_IBUF_inst/O
                         net (fo=258, routed)        13.317    14.721    AFE_0/fe_inst/gen_bit[7].febit_d_inst/sfp_los_IBUF
    SLICE_X17Y41         LUT3 (Prop_lut3_I2_O)        0.105    14.826 r  AFE_0/fe_inst/gen_bit[7].febit_d_inst/x_i[11]_i_2__6/O
                         net (fo=1, routed)           0.000    14.826    AFE_0/fe_inst/gen_bit[7].febit_d_inst/x_i[11]_i_2__6_n_2
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    15.158 r  AFE_0/fe_inst/gen_bit[7].febit_d_inst/x_i_reg[11]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    15.158    AFE_0/fe_inst/gen_bit[7].febit_d_inst/x_i_reg[11]_i_1__6_n_2
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.214    15.372 r  AFE_0/fe_inst/gen_bit[7].febit_d_inst/x_i_reg[15]_i_1__6/O[2]
                         net (fo=4, routed)           0.808    16.180    AFE_0/filter_inst/i_instance[0].j_instance[7].hpf/w11__2_0[14]
    SLICE_X18Y44         LUT3 (Prop_lut3_I2_O)        0.253    16.433 r  AFE_0/filter_inst/i_instance[0].j_instance[7].hpf/en_mux[14]_i_1/O
                         net (fo=1, routed)           0.000    16.433    AFE_0/filter_inst/i_instance[0].j_instance[7].hpf/en_mux[14]_i_1_n_2
    SLICE_X18Y44         FDRE                                         r  AFE_0/filter_inst/i_instance[0].j_instance[7].hpf/en_mux_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.676    -1.332    AFE_0/filter_inst/i_instance[0].j_instance[7].hpf/sys_clk41_66
    SLICE_X18Y44         FDRE                                         r  AFE_0/filter_inst/i_instance[0].j_instance[7].hpf/en_mux_reg[14]/C

Slack:                    inf
  Source:                 sfp_los
                            (input port)
  Destination:            AFE_0/filter_inst/i_instance[0].j_instance[7].hpf/en_mux_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.399ns  (logic 2.281ns (13.907%)  route 14.118ns (86.093%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=2)
  Clock Path Skew:        -1.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L8                                                0.000     0.000 r  sfp_los (IN)
                         net (fo=0)                   0.000     0.000    sfp_los
    L8                   IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sfp_los_IBUF_inst/O
                         net (fo=258, routed)        13.317    14.721    AFE_0/fe_inst/gen_bit[7].febit_d_inst/sfp_los_IBUF
    SLICE_X17Y41         LUT3 (Prop_lut3_I2_O)        0.105    14.826 r  AFE_0/fe_inst/gen_bit[7].febit_d_inst/x_i[11]_i_2__6/O
                         net (fo=1, routed)           0.000    14.826    AFE_0/fe_inst/gen_bit[7].febit_d_inst/x_i[11]_i_2__6_n_2
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    15.158 r  AFE_0/fe_inst/gen_bit[7].febit_d_inst/x_i_reg[11]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    15.158    AFE_0/fe_inst/gen_bit[7].febit_d_inst/x_i_reg[11]_i_1__6_n_2
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.191    15.349 r  AFE_0/fe_inst/gen_bit[7].febit_d_inst/x_i_reg[15]_i_1__6/O[0]
                         net (fo=4, routed)           0.801    16.150    AFE_0/filter_inst/i_instance[0].j_instance[7].hpf/w11__2_0[12]
    SLICE_X18Y44         LUT3 (Prop_lut3_I2_O)        0.249    16.399 r  AFE_0/filter_inst/i_instance[0].j_instance[7].hpf/en_mux[12]_i_1/O
                         net (fo=1, routed)           0.000    16.399    AFE_0/filter_inst/i_instance[0].j_instance[7].hpf/en_mux[12]_i_1_n_2
    SLICE_X18Y44         FDRE                                         r  AFE_0/filter_inst/i_instance[0].j_instance[7].hpf/en_mux_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.676    -1.332    AFE_0/filter_inst/i_instance[0].j_instance[7].hpf/sys_clk41_66
    SLICE_X18Y44         FDRE                                         r  AFE_0/filter_inst/i_instance[0].j_instance[7].hpf/en_mux_reg[12]/C

Slack:                    inf
  Source:                 sfp_los
                            (input port)
  Destination:            AFE_0/filter_inst/i_instance[0].j_instance[7].hpf/w3/A[26]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.392ns  (logic 2.116ns (12.906%)  route 14.277ns (87.094%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L8                                                0.000     0.000 r  sfp_los (IN)
                         net (fo=0)                   0.000     0.000    sfp_los
    L8                   IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sfp_los_IBUF_inst/O
                         net (fo=258, routed)        13.317    14.721    AFE_0/fe_inst/gen_bit[7].febit_d_inst/sfp_los_IBUF
    SLICE_X17Y41         LUT3 (Prop_lut3_I2_O)        0.105    14.826 r  AFE_0/fe_inst/gen_bit[7].febit_d_inst/x_i[11]_i_2__6/O
                         net (fo=1, routed)           0.000    14.826    AFE_0/fe_inst/gen_bit[7].febit_d_inst/x_i[11]_i_2__6_n_2
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    15.158 r  AFE_0/fe_inst/gen_bit[7].febit_d_inst/x_i_reg[11]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    15.158    AFE_0/fe_inst/gen_bit[7].febit_d_inst/x_i_reg[11]_i_1__6_n_2
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.275    15.433 r  AFE_0/fe_inst/gen_bit[7].febit_d_inst/x_i_reg[15]_i_1__6/O[3]
                         net (fo=14, routed)          0.959    16.392    AFE_0/filter_inst/i_instance[0].j_instance[7].hpf/w11__2_0[15]
    DSP48_X1Y14          DSP48E1                                      r  AFE_0/filter_inst/i_instance[0].j_instance[7].hpf/w3/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.752    -1.256    AFE_0/filter_inst/i_instance[0].j_instance[7].hpf/sys_clk41_66
    DSP48_X1Y14          DSP48E1                                      r  AFE_0/filter_inst/i_instance[0].j_instance[7].hpf/w3/CLK

Slack:                    inf
  Source:                 sfp_los
                            (input port)
  Destination:            AFE_0/filter_inst/i_instance[0].j_instance[7].hpf/w3/A[27]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.392ns  (logic 2.116ns (12.906%)  route 14.277ns (87.094%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.256ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L8                                                0.000     0.000 r  sfp_los (IN)
                         net (fo=0)                   0.000     0.000    sfp_los
    L8                   IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sfp_los_IBUF_inst/O
                         net (fo=258, routed)        13.317    14.721    AFE_0/fe_inst/gen_bit[7].febit_d_inst/sfp_los_IBUF
    SLICE_X17Y41         LUT3 (Prop_lut3_I2_O)        0.105    14.826 r  AFE_0/fe_inst/gen_bit[7].febit_d_inst/x_i[11]_i_2__6/O
                         net (fo=1, routed)           0.000    14.826    AFE_0/fe_inst/gen_bit[7].febit_d_inst/x_i[11]_i_2__6_n_2
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    15.158 r  AFE_0/fe_inst/gen_bit[7].febit_d_inst/x_i_reg[11]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    15.158    AFE_0/fe_inst/gen_bit[7].febit_d_inst/x_i_reg[11]_i_1__6_n_2
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.275    15.433 r  AFE_0/fe_inst/gen_bit[7].febit_d_inst/x_i_reg[15]_i_1__6/O[3]
                         net (fo=14, routed)          0.959    16.392    AFE_0/filter_inst/i_instance[0].j_instance[7].hpf/w11__2_0[15]
    DSP48_X1Y14          DSP48E1                                      r  AFE_0/filter_inst/i_instance[0].j_instance[7].hpf/w3/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.752    -1.256    AFE_0/filter_inst/i_instance[0].j_instance[7].hpf/sys_clk41_66
    DSP48_X1Y14          DSP48E1                                      r  AFE_0/filter_inst/i_instance[0].j_instance[7].hpf/w3/CLK

Slack:                    inf
  Source:                 sfp_los
                            (input port)
  Destination:            AFE_0/filter_inst/i_instance[0].j_instance[7].hpf/en_mux_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.371ns  (logic 2.373ns (14.493%)  route 13.998ns (85.507%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=2)
  Clock Path Skew:        -1.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L8                                                0.000     0.000 r  sfp_los (IN)
                         net (fo=0)                   0.000     0.000    sfp_los
    L8                   IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sfp_los_IBUF_inst/O
                         net (fo=258, routed)        13.317    14.721    AFE_0/fe_inst/gen_bit[7].febit_d_inst/sfp_los_IBUF
    SLICE_X17Y41         LUT3 (Prop_lut3_I2_O)        0.105    14.826 r  AFE_0/fe_inst/gen_bit[7].febit_d_inst/x_i[11]_i_2__6/O
                         net (fo=1, routed)           0.000    14.826    AFE_0/fe_inst/gen_bit[7].febit_d_inst/x_i[11]_i_2__6_n_2
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    15.158 r  AFE_0/fe_inst/gen_bit[7].febit_d_inst/x_i_reg[11]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    15.158    AFE_0/fe_inst/gen_bit[7].febit_d_inst/x_i_reg[11]_i_1__6_n_2
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.275    15.433 r  AFE_0/fe_inst/gen_bit[7].febit_d_inst/x_i_reg[15]_i_1__6/O[3]
                         net (fo=14, routed)          0.681    16.114    AFE_0/filter_inst/i_instance[0].j_instance[7].hpf/w11__2_0[15]
    SLICE_X18Y43         LUT3 (Prop_lut3_I2_O)        0.257    16.371 r  AFE_0/filter_inst/i_instance[0].j_instance[7].hpf/en_mux[15]_i_1/O
                         net (fo=1, routed)           0.000    16.371    AFE_0/filter_inst/i_instance[0].j_instance[7].hpf/en_mux[15]_i_1_n_2
    SLICE_X18Y43         FDRE                                         r  AFE_0/filter_inst/i_instance[0].j_instance[7].hpf/en_mux_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.676    -1.332    AFE_0/filter_inst/i_instance[0].j_instance[7].hpf/sys_clk41_66
    SLICE_X18Y43         FDRE                                         r  AFE_0/filter_inst/i_instance[0].j_instance[7].hpf/en_mux_reg[15]/C

Slack:                    inf
  Source:                 sfp_los
                            (input port)
  Destination:            AFE_0/filter_inst/i_instance[0].j_instance[7].hpf/w11__2/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.356ns  (logic 2.116ns (12.935%)  route 14.240ns (87.065%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L8                                                0.000     0.000 r  sfp_los (IN)
                         net (fo=0)                   0.000     0.000    sfp_los
    L8                   IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sfp_los_IBUF_inst/O
                         net (fo=258, routed)        13.317    14.721    AFE_0/fe_inst/gen_bit[7].febit_d_inst/sfp_los_IBUF
    SLICE_X17Y41         LUT3 (Prop_lut3_I2_O)        0.105    14.826 r  AFE_0/fe_inst/gen_bit[7].febit_d_inst/x_i[11]_i_2__6/O
                         net (fo=1, routed)           0.000    14.826    AFE_0/fe_inst/gen_bit[7].febit_d_inst/x_i[11]_i_2__6_n_2
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    15.158 r  AFE_0/fe_inst/gen_bit[7].febit_d_inst/x_i_reg[11]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    15.158    AFE_0/fe_inst/gen_bit[7].febit_d_inst/x_i_reg[11]_i_1__6_n_2
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.275    15.433 r  AFE_0/fe_inst/gen_bit[7].febit_d_inst/x_i_reg[15]_i_1__6/O[3]
                         net (fo=14, routed)          0.923    16.356    AFE_0/filter_inst/i_instance[0].j_instance[7].hpf/w11__2_0[15]
    DSP48_X1Y18          DSP48E1                                      r  AFE_0/filter_inst/i_instance[0].j_instance[7].hpf/w11__2/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.756    -1.252    AFE_0/filter_inst/i_instance[0].j_instance[7].hpf/sys_clk41_66
    DSP48_X1Y18          DSP48E1                                      r  AFE_0/filter_inst/i_instance[0].j_instance[7].hpf/w11__2/CLK

Slack:                    inf
  Source:                 sfp_los
                            (input port)
  Destination:            AFE_0/filter_inst/i_instance[0].j_instance[7].hpf/w11__2/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.356ns  (logic 2.116ns (12.935%)  route 14.240ns (87.065%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT3=1)
  Clock Path Skew:        -1.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L8                                                0.000     0.000 r  sfp_los (IN)
                         net (fo=0)                   0.000     0.000    sfp_los
    L8                   IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sfp_los_IBUF_inst/O
                         net (fo=258, routed)        13.317    14.721    AFE_0/fe_inst/gen_bit[7].febit_d_inst/sfp_los_IBUF
    SLICE_X17Y41         LUT3 (Prop_lut3_I2_O)        0.105    14.826 r  AFE_0/fe_inst/gen_bit[7].febit_d_inst/x_i[11]_i_2__6/O
                         net (fo=1, routed)           0.000    14.826    AFE_0/fe_inst/gen_bit[7].febit_d_inst/x_i[11]_i_2__6_n_2
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    15.158 r  AFE_0/fe_inst/gen_bit[7].febit_d_inst/x_i_reg[11]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    15.158    AFE_0/fe_inst/gen_bit[7].febit_d_inst/x_i_reg[11]_i_1__6_n_2
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.275    15.433 r  AFE_0/fe_inst/gen_bit[7].febit_d_inst/x_i_reg[15]_i_1__6/O[3]
                         net (fo=14, routed)          0.923    16.356    AFE_0/filter_inst/i_instance[0].j_instance[7].hpf/w11__2_0[15]
    DSP48_X1Y18          DSP48E1                                      r  AFE_0/filter_inst/i_instance[0].j_instance[7].hpf/w11__2/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.756    -1.252    AFE_0/filter_inst/i_instance[0].j_instance[7].hpf/sys_clk41_66
    DSP48_X1Y18          DSP48E1                                      r  AFE_0/filter_inst/i_instance[0].j_instance[7].hpf/w11__2/CLK

Slack:                    inf
  Source:                 sfp_los
                            (input port)
  Destination:            AFE_0/filter_inst/i_instance[0].j_instance[7].hpf/en_mux_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        16.309ns  (logic 2.368ns (14.517%)  route 13.942ns (85.483%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=2)
  Clock Path Skew:        -1.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L8                                                0.000     0.000 r  sfp_los (IN)
                         net (fo=0)                   0.000     0.000    sfp_los
    L8                   IBUF (Prop_ibuf_I_O)         1.404     1.404 r  sfp_los_IBUF_inst/O
                         net (fo=258, routed)        13.317    14.721    AFE_0/fe_inst/gen_bit[7].febit_d_inst/sfp_los_IBUF
    SLICE_X17Y41         LUT3 (Prop_lut3_I2_O)        0.105    14.826 r  AFE_0/fe_inst/gen_bit[7].febit_d_inst/x_i[11]_i_2__6/O
                         net (fo=1, routed)           0.000    14.826    AFE_0/fe_inst/gen_bit[7].febit_d_inst/x_i[11]_i_2__6_n_2
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    15.158 r  AFE_0/fe_inst/gen_bit[7].febit_d_inst/x_i_reg[11]_i_1__6/CO[3]
                         net (fo=1, routed)           0.000    15.158    AFE_0/fe_inst/gen_bit[7].febit_d_inst/x_i_reg[11]_i_1__6_n_2
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.277    15.435 r  AFE_0/fe_inst/gen_bit[7].febit_d_inst/x_i_reg[15]_i_1__6/O[1]
                         net (fo=4, routed)           0.625    16.059    AFE_0/filter_inst/i_instance[0].j_instance[7].hpf/w11__2_0[13]
    SLICE_X18Y44         LUT3 (Prop_lut3_I2_O)        0.250    16.309 r  AFE_0/filter_inst/i_instance[0].j_instance[7].hpf/en_mux[13]_i_1/O
                         net (fo=1, routed)           0.000    16.309    AFE_0/filter_inst/i_instance[0].j_instance[7].hpf/en_mux[13]_i_1_n_2
    SLICE_X18Y44         FDRE                                         r  AFE_0/filter_inst/i_instance[0].j_instance[7].hpf/en_mux_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.867     0.867 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     1.870    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -6.667    -4.797 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           1.712    -3.085    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    -3.008 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.676    -1.332    AFE_0/filter_inst/i_instance[0].j_instance[7].hpf/sys_clk41_66
    SLICE_X18Y44         FDRE                                         r  AFE_0/filter_inst/i_instance[0].j_instance[7].hpf/en_mux_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 trig_ext
                            (input port)
  Destination:            AFE_0/TRIG_MANAGER_INST/e_trig_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.538ns  (logic 0.439ns (12.401%)  route 3.099ns (87.599%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  trig_ext (IN)
                         net (fo=0)                   0.000     0.000    trig_ext
    D5                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  trig_ext_IBUF_inst/O
                         net (fo=1, routed)           3.099     3.538    AFE_0/TRIG_MANAGER_INST/trig_ext_IBUF
    SLICE_X19Y48         FDRE                                         r  AFE_0/TRIG_MANAGER_INST/e_trig_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        1.045    -0.747    AFE_0/TRIG_MANAGER_INST/sys_clk41_66
    SLICE_X19Y48         FDRE                                         r  AFE_0/TRIG_MANAGER_INST/e_trig_reg[0]/C

Slack:                    inf
  Source:                 sfp_los
                            (input port)
  Destination:            AFE_0/filter_inst/i_instance[0].j_instance[3].hpf/x_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.731ns  (logic 0.501ns (13.416%)  route 3.230ns (86.584%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L8                                                0.000     0.000 r  sfp_los (IN)
                         net (fo=0)                   0.000     0.000    sfp_los
    L8                   IBUF (Prop_ibuf_I_O)         0.391     0.391 r  sfp_los_IBUF_inst/O
                         net (fo=258, routed)         3.230     3.621    AFE_0/fe_inst/gen_bit[3].febit_d_inst/sfp_los_IBUF
    SLICE_X45Y25         LUT3 (Prop_lut3_I2_O)        0.045     3.666 r  AFE_0/fe_inst/gen_bit[3].febit_d_inst/x_i[7]_i_4__2/O
                         net (fo=1, routed)           0.000     3.666    AFE_0/fe_inst/gen_bit[3].febit_d_inst/x_i[7]_i_4__2_n_2
    SLICE_X45Y25         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     3.731 r  AFE_0/fe_inst/gen_bit[3].febit_d_inst/x_i_reg[7]_i_1__2/O[1]
                         net (fo=4, routed)           0.000     3.731    AFE_0/filter_inst/i_instance[0].j_instance[3].hpf/w11__2_0[5]
    SLICE_X45Y25         FDRE                                         r  AFE_0/filter_inst/i_instance[0].j_instance[3].hpf/x_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        0.987    -0.805    AFE_0/filter_inst/i_instance[0].j_instance[3].hpf/sys_clk41_66
    SLICE_X45Y25         FDRE                                         r  AFE_0/filter_inst/i_instance[0].j_instance[3].hpf/x_i_reg[5]/C

Slack:                    inf
  Source:                 sfp_los
                            (input port)
  Destination:            AFE_0/filter_inst/i_instance[0].j_instance[3].hpf/x_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.788ns  (logic 0.506ns (13.346%)  route 3.282ns (86.654%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L8                                                0.000     0.000 r  sfp_los (IN)
                         net (fo=0)                   0.000     0.000    sfp_los
    L8                   IBUF (Prop_ibuf_I_O)         0.391     0.391 r  sfp_los_IBUF_inst/O
                         net (fo=258, routed)         3.282     3.673    AFE_0/fe_inst/gen_bit[3].febit_d_inst/sfp_los_IBUF
    SLICE_X45Y25         LUT3 (Prop_lut3_I2_O)        0.045     3.718 r  AFE_0/fe_inst/gen_bit[3].febit_d_inst/x_i[7]_i_5__2/O
                         net (fo=1, routed)           0.000     3.718    AFE_0/fe_inst/gen_bit[3].febit_d_inst/x_i[7]_i_5__2_n_2
    SLICE_X45Y25         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     3.788 r  AFE_0/fe_inst/gen_bit[3].febit_d_inst/x_i_reg[7]_i_1__2/O[0]
                         net (fo=4, routed)           0.000     3.788    AFE_0/filter_inst/i_instance[0].j_instance[3].hpf/w11__2_0[4]
    SLICE_X45Y25         FDRE                                         r  AFE_0/filter_inst/i_instance[0].j_instance[3].hpf/x_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        0.987    -0.805    AFE_0/filter_inst/i_instance[0].j_instance[3].hpf/sys_clk41_66
    SLICE_X45Y25         FDRE                                         r  AFE_0/filter_inst/i_instance[0].j_instance[3].hpf/x_i_reg[4]/C

Slack:                    inf
  Source:                 sfp_los
                            (input port)
  Destination:            AFE_0/filter_inst/i_instance[0].j_instance[3].hpf/x_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.817ns  (logic 0.501ns (13.112%)  route 3.317ns (86.888%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)
  Clock Path Skew:        -0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L8                                                0.000     0.000 r  sfp_los (IN)
                         net (fo=0)                   0.000     0.000    sfp_los
    L8                   IBUF (Prop_ibuf_I_O)         0.391     0.391 r  sfp_los_IBUF_inst/O
                         net (fo=258, routed)         3.317     3.707    AFE_0/fe_inst/gen_bit[3].febit_d_inst/sfp_los_IBUF
    SLICE_X45Y27         LUT3 (Prop_lut3_I2_O)        0.045     3.752 r  AFE_0/fe_inst/gen_bit[3].febit_d_inst/x_i[15]_i_4__2/O
                         net (fo=1, routed)           0.000     3.752    AFE_0/fe_inst/gen_bit[3].febit_d_inst/x_i[15]_i_4__2_n_2
    SLICE_X45Y27         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     3.817 r  AFE_0/fe_inst/gen_bit[3].febit_d_inst/x_i_reg[15]_i_1__2/O[1]
                         net (fo=4, routed)           0.000     3.817    AFE_0/filter_inst/i_instance[0].j_instance[3].hpf/w11__2_0[13]
    SLICE_X45Y27         FDRE                                         r  AFE_0/filter_inst/i_instance[0].j_instance[3].hpf/x_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        0.990    -0.802    AFE_0/filter_inst/i_instance[0].j_instance[3].hpf/sys_clk41_66
    SLICE_X45Y27         FDRE                                         r  AFE_0/filter_inst/i_instance[0].j_instance[3].hpf/x_i_reg[13]/C

Slack:                    inf
  Source:                 sfp_los
                            (input port)
  Destination:            AFE_0/filter_inst/i_instance[0].j_instance[3].hpf/x_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.818ns  (logic 0.588ns (15.389%)  route 3.230ns (84.611%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L8                                                0.000     0.000 r  sfp_los (IN)
                         net (fo=0)                   0.000     0.000    sfp_los
    L8                   IBUF (Prop_ibuf_I_O)         0.391     0.391 r  sfp_los_IBUF_inst/O
                         net (fo=258, routed)         3.230     3.621    AFE_0/fe_inst/gen_bit[3].febit_d_inst/sfp_los_IBUF
    SLICE_X45Y25         LUT3 (Prop_lut3_I2_O)        0.045     3.666 r  AFE_0/fe_inst/gen_bit[3].febit_d_inst/x_i[7]_i_4__2/O
                         net (fo=1, routed)           0.000     3.666    AFE_0/fe_inst/gen_bit[3].febit_d_inst/x_i[7]_i_4__2_n_2
    SLICE_X45Y25         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.152     3.818 r  AFE_0/fe_inst/gen_bit[3].febit_d_inst/x_i_reg[7]_i_1__2/O[2]
                         net (fo=4, routed)           0.000     3.818    AFE_0/filter_inst/i_instance[0].j_instance[3].hpf/w11__2_0[6]
    SLICE_X45Y25         FDRE                                         r  AFE_0/filter_inst/i_instance[0].j_instance[3].hpf/x_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        0.987    -0.805    AFE_0/filter_inst/i_instance[0].j_instance[3].hpf/sys_clk41_66
    SLICE_X45Y25         FDRE                                         r  AFE_0/filter_inst/i_instance[0].j_instance[3].hpf/x_i_reg[6]/C

Slack:                    inf
  Source:                 sfp_los
                            (input port)
  Destination:            AFE_0/filter_inst/i_instance[0].j_instance[3].hpf/x_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.822ns  (logic 0.506ns (13.225%)  route 3.317ns (86.775%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)
  Clock Path Skew:        -0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L8                                                0.000     0.000 r  sfp_los (IN)
                         net (fo=0)                   0.000     0.000    sfp_los
    L8                   IBUF (Prop_ibuf_I_O)         0.391     0.391 r  sfp_los_IBUF_inst/O
                         net (fo=258, routed)         3.317     3.707    AFE_0/fe_inst/gen_bit[3].febit_d_inst/sfp_los_IBUF
    SLICE_X45Y27         LUT3 (Prop_lut3_I2_O)        0.045     3.752 r  AFE_0/fe_inst/gen_bit[3].febit_d_inst/x_i[15]_i_5__2/O
                         net (fo=1, routed)           0.000     3.752    AFE_0/fe_inst/gen_bit[3].febit_d_inst/x_i[15]_i_5__2_n_2
    SLICE_X45Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     3.822 r  AFE_0/fe_inst/gen_bit[3].febit_d_inst/x_i_reg[15]_i_1__2/O[0]
                         net (fo=4, routed)           0.000     3.822    AFE_0/filter_inst/i_instance[0].j_instance[3].hpf/w11__2_0[12]
    SLICE_X45Y27         FDRE                                         r  AFE_0/filter_inst/i_instance[0].j_instance[3].hpf/x_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        0.990    -0.802    AFE_0/filter_inst/i_instance[0].j_instance[3].hpf/sys_clk41_66
    SLICE_X45Y27         FDRE                                         r  AFE_0/filter_inst/i_instance[0].j_instance[3].hpf/x_i_reg[12]/C

Slack:                    inf
  Source:                 sfp_los
                            (input port)
  Destination:            AFE_0/TRIG_MANAGER_INST/bot0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.832ns  (logic 0.501ns (13.062%)  route 3.331ns (86.938%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)
  Clock Path Skew:        -0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L8                                                0.000     0.000 r  sfp_los (IN)
                         net (fo=0)                   0.000     0.000    sfp_los
    L8                   IBUF (Prop_ibuf_I_O)         0.391     0.391 r  sfp_los_IBUF_inst/O
                         net (fo=258, routed)         3.331     3.722    AFE_0/filter_inst/i_instance[0].j_instance[3].hpf/sfp_los_IBUF
    SLICE_X43Y27         LUT3 (Prop_lut3_I1_O)        0.045     3.767 r  AFE_0/filter_inst/i_instance[0].j_instance[3].hpf/gendelay[15].srlc32e_0_inst_i_4__2/O
                         net (fo=1, routed)           0.000     3.767    AFE_0/filter_inst/i_instance[0].j_instance[3].hpf/gendelay[15].srlc32e_0_inst_i_4__2_n_2
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     3.832 r  AFE_0/filter_inst/i_instance[0].j_instance[3].hpf/gendelay[15].srlc32e_0_inst_i_1__2/O[1]
                         net (fo=3, routed)           0.000     3.832    AFE_0/TRIG_MANAGER_INST/y[27]
    SLICE_X43Y27         FDRE                                         r  AFE_0/TRIG_MANAGER_INST/bot0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        0.990    -0.802    AFE_0/TRIG_MANAGER_INST/sys_clk41_66
    SLICE_X43Y27         FDRE                                         r  AFE_0/TRIG_MANAGER_INST/bot0_reg[13]/C

Slack:                    inf
  Source:                 sfp_los
                            (input port)
  Destination:            AFE_0/filter_inst/i_instance[0].j_instance[3].hpf/x_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.838ns  (logic 0.608ns (15.830%)  route 3.230ns (84.170%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)
  Clock Path Skew:        -0.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L8                                                0.000     0.000 r  sfp_los (IN)
                         net (fo=0)                   0.000     0.000    sfp_los
    L8                   IBUF (Prop_ibuf_I_O)         0.391     0.391 r  sfp_los_IBUF_inst/O
                         net (fo=258, routed)         3.230     3.621    AFE_0/fe_inst/gen_bit[3].febit_d_inst/sfp_los_IBUF
    SLICE_X45Y25         LUT3 (Prop_lut3_I2_O)        0.045     3.666 r  AFE_0/fe_inst/gen_bit[3].febit_d_inst/x_i[7]_i_4__2/O
                         net (fo=1, routed)           0.000     3.666    AFE_0/fe_inst/gen_bit[3].febit_d_inst/x_i[7]_i_4__2_n_2
    SLICE_X45Y25         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.172     3.838 r  AFE_0/fe_inst/gen_bit[3].febit_d_inst/x_i_reg[7]_i_1__2/O[3]
                         net (fo=4, routed)           0.000     3.838    AFE_0/filter_inst/i_instance[0].j_instance[3].hpf/w11__2_0[7]
    SLICE_X45Y25         FDRE                                         r  AFE_0/filter_inst/i_instance[0].j_instance[3].hpf/x_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        0.987    -0.805    AFE_0/filter_inst/i_instance[0].j_instance[3].hpf/sys_clk41_66
    SLICE_X45Y25         FDRE                                         r  AFE_0/filter_inst/i_instance[0].j_instance[3].hpf/x_i_reg[7]/C

Slack:                    inf
  Source:                 sfp_los
                            (input port)
  Destination:            AFE_0/TRIG_MANAGER_INST/bot0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.838ns  (logic 0.506ns (13.172%)  route 3.332ns (86.828%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT3=1)
  Clock Path Skew:        -0.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L8                                                0.000     0.000 r  sfp_los (IN)
                         net (fo=0)                   0.000     0.000    sfp_los
    L8                   IBUF (Prop_ibuf_I_O)         0.391     0.391 r  sfp_los_IBUF_inst/O
                         net (fo=258, routed)         3.332     3.723    AFE_0/filter_inst/i_instance[0].j_instance[3].hpf/sfp_los_IBUF
    SLICE_X43Y27         LUT3 (Prop_lut3_I1_O)        0.045     3.768 r  AFE_0/filter_inst/i_instance[0].j_instance[3].hpf/gendelay[15].srlc32e_0_inst_i_5__2/O
                         net (fo=1, routed)           0.000     3.768    AFE_0/filter_inst/i_instance[0].j_instance[3].hpf/gendelay[15].srlc32e_0_inst_i_5__2_n_2
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     3.838 r  AFE_0/filter_inst/i_instance[0].j_instance[3].hpf/gendelay[15].srlc32e_0_inst_i_1__2/O[0]
                         net (fo=3, routed)           0.000     3.838    AFE_0/TRIG_MANAGER_INST/y[26]
    SLICE_X43Y27         FDRE                                         r  AFE_0/TRIG_MANAGER_INST/bot0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        0.990    -0.802    AFE_0/TRIG_MANAGER_INST/sys_clk41_66
    SLICE_X43Y27         FDRE                                         r  AFE_0/TRIG_MANAGER_INST/bot0_reg[12]/C

Slack:                    inf
  Source:                 sfp_los
                            (input port)
  Destination:            AFE_0/filter_inst/i_instance[0].j_instance[3].hpf/x_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out6_clk_wiz_1_1  {rise@0.000ns fall@12.000ns period=24.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.875ns  (logic 0.645ns (16.634%)  route 3.230ns (83.366%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT3=1)
  Clock Path Skew:        -0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L8                                                0.000     0.000 r  sfp_los (IN)
                         net (fo=0)                   0.000     0.000    sfp_los
    L8                   IBUF (Prop_ibuf_I_O)         0.391     0.391 r  sfp_los_IBUF_inst/O
                         net (fo=258, routed)         3.230     3.621    AFE_0/fe_inst/gen_bit[3].febit_d_inst/sfp_los_IBUF
    SLICE_X45Y25         LUT3 (Prop_lut3_I2_O)        0.045     3.666 r  AFE_0/fe_inst/gen_bit[3].febit_d_inst/x_i[7]_i_4__2/O
                         net (fo=1, routed)           0.000     3.666    AFE_0/fe_inst/gen_bit[3].febit_d_inst/x_i[7]_i_4__2_n_2
    SLICE_X45Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.155     3.821 r  AFE_0/fe_inst/gen_bit[3].febit_d_inst/x_i_reg[7]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     3.821    AFE_0/fe_inst/gen_bit[3].febit_d_inst/x_i_reg[7]_i_1__2_n_2
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     3.875 r  AFE_0/fe_inst/gen_bit[3].febit_d_inst/x_i_reg[11]_i_1__2/O[0]
                         net (fo=4, routed)           0.000     3.875    AFE_0/filter_inst/i_instance[0].j_instance[3].hpf/w11__2_0[8]
    SLICE_X45Y26         FDRE                                         r  AFE_0/filter_inst/i_instance[0].j_instance[3].hpf/x_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out6_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    AA4                                               0.000     0.000 r  sysclk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_timing_endpoint/clock_manager/inst/clk_in1_p
    AA4                  IBUFDS (Prop_ibufds_I_O)     0.437     0.437 r  sys_timing_endpoint/clock_manager/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.917    sys_timing_endpoint/clock_manager/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT5)
                                                     -3.477    -2.559 r  sys_timing_endpoint/clock_manager/inst/mmcm_adv_inst/CLKOUT5
                         net (fo=1, routed)           0.739    -1.820    sys_timing_endpoint/clock_manager/inst/clk_out6_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.791 r  sys_timing_endpoint/clock_manager/inst/clkout6_buf/O
                         net (fo=3083, routed)        0.988    -0.804    AFE_0/filter_inst/i_instance[0].j_instance[3].hpf/sys_clk41_66
    SLICE_X45Y26         FDRE                                         r  AFE_0/filter_inst/i_instance[0].j_instance[3].hpf/x_i_reg[8]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clkout0

Max Delay            71 Endpoints
Min Delay            71 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            gen_eth_mux/test_reg_reg[47]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.122ns  (logic 1.504ns (13.518%)  route 9.619ns (86.482%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         1.378     1.378 f  reset_n_IBUF_inst/O
                         net (fo=6, routed)           5.480     6.858    gen_eth_mux/reset_n_IBUF
    SLICE_X34Y63         LUT1 (Prop_lut1_I0_O)        0.126     6.984 r  gen_eth_mux/clock_manager_i_1/O
                         net (fo=99, routed)          4.139    11.122    gen_eth_mux/reset_n
    SLICE_X19Y26         FDRE                                         r  gen_eth_mux/test_reg_reg[47]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     1.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417     2.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.271    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.348 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.662     6.010    gen_eth_mux/userclk2_out
    SLICE_X19Y26         FDRE                                         r  gen_eth_mux/test_reg_reg[47]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            gen_eth_mux/test_reg_reg[48]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.122ns  (logic 1.504ns (13.518%)  route 9.619ns (86.482%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         1.378     1.378 f  reset_n_IBUF_inst/O
                         net (fo=6, routed)           5.480     6.858    gen_eth_mux/reset_n_IBUF
    SLICE_X34Y63         LUT1 (Prop_lut1_I0_O)        0.126     6.984 r  gen_eth_mux/clock_manager_i_1/O
                         net (fo=99, routed)          4.139    11.122    gen_eth_mux/reset_n
    SLICE_X19Y26         FDRE                                         r  gen_eth_mux/test_reg_reg[48]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     1.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417     2.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.271    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.348 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.662     6.010    gen_eth_mux/userclk2_out
    SLICE_X19Y26         FDRE                                         r  gen_eth_mux/test_reg_reg[48]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            gen_eth_mux/test_reg_reg[49]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.122ns  (logic 1.504ns (13.518%)  route 9.619ns (86.482%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         1.378     1.378 f  reset_n_IBUF_inst/O
                         net (fo=6, routed)           5.480     6.858    gen_eth_mux/reset_n_IBUF
    SLICE_X34Y63         LUT1 (Prop_lut1_I0_O)        0.126     6.984 r  gen_eth_mux/clock_manager_i_1/O
                         net (fo=99, routed)          4.139    11.122    gen_eth_mux/reset_n
    SLICE_X19Y26         FDRE                                         r  gen_eth_mux/test_reg_reg[49]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     1.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417     2.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.271    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.348 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.662     6.010    gen_eth_mux/userclk2_out
    SLICE_X19Y26         FDRE                                         r  gen_eth_mux/test_reg_reg[49]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            gen_eth_mux/test_reg_reg[50]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.122ns  (logic 1.504ns (13.518%)  route 9.619ns (86.482%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         1.378     1.378 f  reset_n_IBUF_inst/O
                         net (fo=6, routed)           5.480     6.858    gen_eth_mux/reset_n_IBUF
    SLICE_X34Y63         LUT1 (Prop_lut1_I0_O)        0.126     6.984 r  gen_eth_mux/clock_manager_i_1/O
                         net (fo=99, routed)          4.139    11.122    gen_eth_mux/reset_n
    SLICE_X19Y26         FDRE                                         r  gen_eth_mux/test_reg_reg[50]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     1.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417     2.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.271    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.348 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.662     6.010    gen_eth_mux/userclk2_out
    SLICE_X19Y26         FDRE                                         r  gen_eth_mux/test_reg_reg[50]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            gen_eth_mux/test_reg_reg[58]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.122ns  (logic 1.504ns (13.518%)  route 9.619ns (86.482%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         1.378     1.378 f  reset_n_IBUF_inst/O
                         net (fo=6, routed)           5.480     6.858    gen_eth_mux/reset_n_IBUF
    SLICE_X34Y63         LUT1 (Prop_lut1_I0_O)        0.126     6.984 r  gen_eth_mux/clock_manager_i_1/O
                         net (fo=99, routed)          4.139    11.122    gen_eth_mux/reset_n
    SLICE_X19Y26         FDRE                                         r  gen_eth_mux/test_reg_reg[58]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     1.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417     2.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.271    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.348 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.662     6.010    gen_eth_mux/userclk2_out
    SLICE_X19Y26         FDRE                                         r  gen_eth_mux/test_reg_reg[58]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            gen_eth_mux/test_reg_reg[59]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.122ns  (logic 1.504ns (13.518%)  route 9.619ns (86.482%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         1.378     1.378 f  reset_n_IBUF_inst/O
                         net (fo=6, routed)           5.480     6.858    gen_eth_mux/reset_n_IBUF
    SLICE_X34Y63         LUT1 (Prop_lut1_I0_O)        0.126     6.984 r  gen_eth_mux/clock_manager_i_1/O
                         net (fo=99, routed)          4.139    11.122    gen_eth_mux/reset_n
    SLICE_X19Y26         FDRE                                         r  gen_eth_mux/test_reg_reg[59]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     1.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417     2.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.271    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.348 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.662     6.010    gen_eth_mux/userclk2_out
    SLICE_X19Y26         FDRE                                         r  gen_eth_mux/test_reg_reg[59]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            gen_eth_mux/test_reg_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.010ns  (logic 1.504ns (13.656%)  route 9.507ns (86.344%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         1.378     1.378 f  reset_n_IBUF_inst/O
                         net (fo=6, routed)           5.480     6.858    gen_eth_mux/reset_n_IBUF
    SLICE_X34Y63         LUT1 (Prop_lut1_I0_O)        0.126     6.984 r  gen_eth_mux/clock_manager_i_1/O
                         net (fo=99, routed)          4.027    11.010    gen_eth_mux/reset_n
    SLICE_X25Y37         FDRE                                         r  gen_eth_mux/test_reg_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     1.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417     2.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.271    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.348 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.667     6.015    gen_eth_mux/userclk2_out
    SLICE_X25Y37         FDRE                                         r  gen_eth_mux/test_reg_reg[17]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            gen_eth_mux/test_reg_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.010ns  (logic 1.504ns (13.656%)  route 9.507ns (86.344%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         1.378     1.378 f  reset_n_IBUF_inst/O
                         net (fo=6, routed)           5.480     6.858    gen_eth_mux/reset_n_IBUF
    SLICE_X34Y63         LUT1 (Prop_lut1_I0_O)        0.126     6.984 r  gen_eth_mux/clock_manager_i_1/O
                         net (fo=99, routed)          4.027    11.010    gen_eth_mux/reset_n
    SLICE_X25Y37         FDRE                                         r  gen_eth_mux/test_reg_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     1.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417     2.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.271    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.348 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.667     6.015    gen_eth_mux/userclk2_out
    SLICE_X25Y37         FDRE                                         r  gen_eth_mux/test_reg_reg[23]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            gen_eth_mux/test_reg_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.010ns  (logic 1.504ns (13.656%)  route 9.507ns (86.344%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         1.378     1.378 f  reset_n_IBUF_inst/O
                         net (fo=6, routed)           5.480     6.858    gen_eth_mux/reset_n_IBUF
    SLICE_X34Y63         LUT1 (Prop_lut1_I0_O)        0.126     6.984 r  gen_eth_mux/clock_manager_i_1/O
                         net (fo=99, routed)          4.027    11.010    gen_eth_mux/reset_n
    SLICE_X25Y37         FDRE                                         r  gen_eth_mux/test_reg_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     1.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417     2.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.271    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.348 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.667     6.015    gen_eth_mux/userclk2_out
    SLICE_X25Y37         FDRE                                         r  gen_eth_mux/test_reg_reg[25]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            gen_eth_mux/test_reg_reg[54]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.010ns  (logic 1.504ns (13.657%)  route 9.506ns (86.343%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         1.378     1.378 f  reset_n_IBUF_inst/O
                         net (fo=6, routed)           5.480     6.858    gen_eth_mux/reset_n_IBUF
    SLICE_X34Y63         LUT1 (Prop_lut1_I0_O)        0.126     6.984 r  gen_eth_mux/clock_manager_i_1/O
                         net (fo=99, routed)          4.026    11.010    gen_eth_mux/reset_n
    SLICE_X19Y28         FDRE                                         r  gen_eth_mux/test_reg_reg[54]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           1.216     1.216    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     1.293 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           1.417     2.710    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     2.783 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488     4.271    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     4.348 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.664     6.012    gen_eth_mux/userclk2_out
    SLICE_X19Y28         FDRE                                         r  gen_eth_mux/test_reg_reg[54]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.572ns  (logic 0.045ns (2.862%)  route 1.527ns (97.138%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           1.302     1.302    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/dcm_locked
    SLICE_X41Y119        LUT2 (Prop_lut2_I1_O)        0.045     1.347 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.225     1.572    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_n_0
    SLICE_X40Y119        FDPE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.878     2.992    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X40Y119        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/C

Slack:                    inf
  Source:                 gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
                            (removal check against rising-edge clock clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.572ns  (logic 0.045ns (2.862%)  route 1.527ns (97.138%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y2      MMCME2_ADV                   0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/LOCKED
                         net (fo=3, routed)           1.302     1.302    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/dcm_locked
    SLICE_X41Y119        LUT2 (Prop_lut2_I1_O)        0.045     1.347 f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.225     1.572    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_n_0
    SLICE_X40Y119        FDPE                                         f  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.878     2.992    gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X40Y119        FDPE                                         r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            gigabit_ehternet_inst/eth_int_inst/reset_mgr/old_reset_start_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.169ns  (logic 0.410ns (12.930%)  route 2.759ns (87.070%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         0.365     0.365 f  reset_n_IBUF_inst/O
                         net (fo=6, routed)           2.759     3.124    gen_eth_mux/reset_n_IBUF
    SLICE_X34Y63         LUT1 (Prop_lut1_I0_O)        0.045     3.169 r  gen_eth_mux/clock_manager_i_1/O
                         net (fo=99, routed)          0.000     3.169    gigabit_ehternet_inst/eth_int_inst/reset_mgr/reset_n
    SLICE_X34Y63         FDRE                                         r  gigabit_ehternet_inst/eth_int_inst/reset_mgr/old_reset_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.956     3.070    gigabit_ehternet_inst/eth_int_inst/reset_mgr/userclk2_out
    SLICE_X34Y63         FDRE                                         r  gigabit_ehternet_inst/eth_int_inst/reset_mgr/old_reset_start_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            gigabit_ehternet_inst/eth_int_inst/reset_mgr/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.235ns  (logic 0.410ns (12.665%)  route 2.825ns (87.335%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         0.365     0.365 r  reset_n_IBUF_inst/O
                         net (fo=6, routed)           2.825     3.190    gigabit_ehternet_inst/eth_int_inst/reset_mgr/reset_n_IBUF
    SLICE_X34Y63         LUT4 (Prop_lut4_I2_O)        0.045     3.235 r  gigabit_ehternet_inst/eth_int_inst/reset_mgr/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     3.235    gigabit_ehternet_inst/eth_int_inst/reset_mgr/cnt[0]_i_1_n_2
    SLICE_X34Y63         FDRE                                         r  gigabit_ehternet_inst/eth_int_inst/reset_mgr/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.956     3.070    gigabit_ehternet_inst/eth_int_inst/reset_mgr/userclk2_out
    SLICE_X34Y63         FDRE                                         r  gigabit_ehternet_inst/eth_int_inst/reset_mgr/cnt_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            gigabit_ehternet_inst/eth_int_inst/reset_mgr/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.236ns  (logic 0.411ns (12.691%)  route 2.825ns (87.309%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        3.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         0.365     0.365 r  reset_n_IBUF_inst/O
                         net (fo=6, routed)           2.825     3.190    gigabit_ehternet_inst/eth_int_inst/reset_mgr/reset_n_IBUF
    SLICE_X34Y63         LUT4 (Prop_lut4_I2_O)        0.046     3.236 r  gigabit_ehternet_inst/eth_int_inst/reset_mgr/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     3.236    gigabit_ehternet_inst/eth_int_inst/reset_mgr/cnt[1]_i_1_n_2
    SLICE_X34Y63         FDRE                                         r  gigabit_ehternet_inst/eth_int_inst/reset_mgr/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.956     3.070    gigabit_ehternet_inst/eth_int_inst/reset_mgr/userclk2_out
    SLICE_X34Y63         FDRE                                         r  gigabit_ehternet_inst/eth_int_inst/reset_mgr/cnt_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            gigabit_ehternet_inst/eth_int_inst/reset_mgr/reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.344ns  (logic 0.410ns (12.254%)  route 2.934ns (87.746%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.071ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         0.365     0.365 f  reset_n_IBUF_inst/O
                         net (fo=6, routed)           2.759     3.124    gigabit_ehternet_inst/reset_n_IBUF
    SLICE_X34Y63         LUT3 (Prop_lut3_I0_O)        0.045     3.169 r  gigabit_ehternet_inst/reset_i_1/O
                         net (fo=1, routed)           0.175     3.344    gigabit_ehternet_inst/eth_int_inst/reset_mgr/reset_reg_0
    SLICE_X34Y62         FDRE                                         r  gigabit_ehternet_inst/eth_int_inst/reset_mgr/reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.957     3.072    gigabit_ehternet_inst/eth_int_inst/reset_mgr/userclk2_out
    SLICE_X34Y62         FDRE                                         r  gigabit_ehternet_inst/eth_int_inst/reset_mgr/reset_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            gen_eth_mux/test_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.532ns  (logic 0.410ns (11.601%)  route 3.122ns (88.399%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.078ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         0.365     0.365 f  reset_n_IBUF_inst/O
                         net (fo=6, routed)           2.759     3.124    gen_eth_mux/reset_n_IBUF
    SLICE_X34Y63         LUT1 (Prop_lut1_I0_O)        0.045     3.169 r  gen_eth_mux/clock_manager_i_1/O
                         net (fo=99, routed)          0.363     3.532    gen_eth_mux/reset_n
    SLICE_X26Y54         FDRE                                         r  gen_eth_mux/test_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        0.964     3.078    gen_eth_mux/userclk2_out
    SLICE_X26Y54         FDRE                                         r  gen_eth_mux/test_reg_reg[8]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            gen_eth_mux/test_reg_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.751ns  (logic 0.410ns (10.924%)  route 3.341ns (89.076%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.155ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         0.365     0.365 f  reset_n_IBUF_inst/O
                         net (fo=6, routed)           2.759     3.124    gen_eth_mux/reset_n_IBUF
    SLICE_X34Y63         LUT1 (Prop_lut1_I0_O)        0.045     3.169 r  gen_eth_mux/clock_manager_i_1/O
                         net (fo=99, routed)          0.582     3.751    gen_eth_mux/reset_n
    SLICE_X24Y48         FDRE                                         r  gen_eth_mux/test_reg_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.041     3.155    gen_eth_mux/userclk2_out
    SLICE_X24Y48         FDRE                                         r  gen_eth_mux/test_reg_reg[15]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            gen_eth_mux/test_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.751ns  (logic 0.410ns (10.924%)  route 3.341ns (89.076%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.155ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         0.365     0.365 f  reset_n_IBUF_inst/O
                         net (fo=6, routed)           2.759     3.124    gen_eth_mux/reset_n_IBUF
    SLICE_X34Y63         LUT1 (Prop_lut1_I0_O)        0.045     3.169 r  gen_eth_mux/clock_manager_i_1/O
                         net (fo=99, routed)          0.582     3.751    gen_eth_mux/reset_n
    SLICE_X24Y48         FDRE                                         r  gen_eth_mux/test_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.041     3.155    gen_eth_mux/userclk2_out
    SLICE_X24Y48         FDRE                                         r  gen_eth_mux/test_reg_reg[5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            gen_eth_mux/test_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.751ns  (logic 0.410ns (10.924%)  route 3.341ns (89.076%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.155ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J8                                                0.000     0.000 f  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    J8                   IBUF (Prop_ibuf_I_O)         0.365     0.365 f  reset_n_IBUF_inst/O
                         net (fo=6, routed)           2.759     3.124    gen_eth_mux/reset_n_IBUF
    SLICE_X34Y63         LUT1 (Prop_lut1_I0_O)        0.045     3.169 r  gen_eth_mux/clock_manager_i_1/O
                         net (fo=99, routed)          0.582     3.751    gen_eth_mux/reset_n
    SLICE_X24Y48         FDRE                                         r  gen_eth_mux/test_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y5   GTPE2_CHANNEL                0.000     0.000 r  gigabit_ehternet_inst/phy_inst/U0/pcs_pma_block_i/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtpe2_i/TXOUTCLK
                         net (fo=1, routed)           0.529     0.529    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_txoutclk/O
                         net (fo=1, routed)           0.881     1.438    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/txoutclk_bufg
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  gigabit_ehternet_inst/phy_inst/U0/core_clocking_i/bufg_userclk2/O
                         net (fo=2695, routed)        1.041     3.155    gen_eth_mux/userclk2_out
    SLICE_X24Y48         FDRE                                         r  gen_eth_mux/test_reg_reg[7]/C





