

================================================================
== Vitis HLS Report for 'fftStageKernelS2S_64_2_1_0_0_4_complex_ap_fixed_26_11_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_16_3_5_3_0_complex_ap_fixed_25_10_5_3_0_complex_ap_fixed_26_11_5_3_0_s'
================================================================
* Date:           Mon Nov 28 17:11:10 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  3.471 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- L_FFTs_LOOP    |        ?|        ?|         ?|          -|          -|     4|        no|
        | + L_BFLYs_LOOP  |        ?|        ?|         5|          1|          1|     ?|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 3 
8 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fftOutData_local, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %fftOutData_local2, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fftOutData_local, void @empty_0, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fftOutData_local2, void @empty_0, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%br_ln149 = br void %.split" [../fixed/vitis_fft/hls_ssr_fft.hpp:149]   --->   Operation 13 'br' 'br_ln149' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.54>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%f10 = phi i2 0, void, i2 %f, void"   --->   Operation 14 'phi' 'f10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specloopname_ln149 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [../fixed/vitis_fft/hls_ssr_fft.hpp:149]   --->   Operation 16 'specloopname' 'specloopname_ln149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.54ns)   --->   "%f = add i2 %f10, i2 1" [../fixed/vitis_fft/hls_ssr_fft.hpp:149]   --->   Operation 17 'add' 'f' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.42ns)   --->   "%br_ln151 = br void" [../fixed/vitis_fft/hls_ssr_fft.hpp:151]   --->   Operation 18 'br' 'br_ln151' <Predicate = true> <Delay = 0.42>

State 3 <SV = 2> <Delay = 3.47>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%k9 = phi i32 0, void %.split, i32 %k, void"   --->   Operation 19 'phi' 'k9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln136 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 20 'specpipeline' 'specpipeline_ln136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specloopname_ln136 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 21 'specloopname' 'specloopname_ln136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %fftOutData_local2, i32 1" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 22 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln153 = br i1 %tmp, void, void" [../fixed/vitis_fft/hls_ssr_fft.hpp:153]   --->   Operation 23 'br' 'br_ln153' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.01ns)   --->   "%k_5 = add i32 %k9, i32 4294967295" [../fixed/vitis_fft/hls_ssr_fft.hpp:154]   --->   Operation 24 'add' 'k_5' <Predicate = (!tmp)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.42ns)   --->   "%br_ln155 = br void" [../fixed/vitis_fft/hls_ssr_fft.hpp:155]   --->   Operation 25 'br' 'br_ln155' <Predicate = (!tmp)> <Delay = 0.42>
ST_3 : Operation 26 [1/1] (1.93ns)   --->   "%fftOutData_local2_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %fftOutData_local2" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 26 'read' 'fftOutData_local2_read' <Predicate = (tmp)> <Delay = 1.93> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%X_of_ns_M_real_V_0 = trunc i128 %fftOutData_local2_read" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 27 'trunc' 'X_of_ns_M_real_V_0' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%X_of_ns_M_imag_V_0 = partselect i25 @_ssdm_op_PartSelect.i25.i128.i32.i32, i128 %fftOutData_local2_read, i32 32, i32 56" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 28 'partselect' 'X_of_ns_M_imag_V_0' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%X_of_ns_M_real_V_1 = partselect i25 @_ssdm_op_PartSelect.i25.i128.i32.i32, i128 %fftOutData_local2_read, i32 64, i32 88" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 29 'partselect' 'X_of_ns_M_real_V_1' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%X_of_ns_M_imag_V_1 = partselect i25 @_ssdm_op_PartSelect.i25.i128.i32.i32, i128 %fftOutData_local2_read, i32 96, i32 120" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 30 'partselect' 'X_of_ns_M_imag_V_1' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln177 = trunc i32 %k9" [../fixed/vitis_fft/hls_ssr_fft.hpp:177]   --->   Operation 31 'trunc' 'trunc_ln177' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%index_V = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %trunc_ln177, i2 0"   --->   Operation 32 'bitconcatenate' 'index_V' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.78ns)   --->   "%index_cos_V = add i6 %index_V, i6 48"   --->   Operation 33 'add' 'index_cos_V' <Predicate = (tmp)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%index_invert_control_imag = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %k9, i32 2"   --->   Operation 34 'bitselect' 'index_invert_control_imag' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%output_negate_control_imag = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %k9, i32 3"   --->   Operation 35 'bitselect' 'output_negate_control_imag' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.72ns)   --->   "%icmp_ln1049 = icmp_eq  i4 %trunc_ln177, i4 4"   --->   Operation 36 'icmp' 'icmp_ln1049' <Predicate = (tmp)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.72ns)   --->   "%icmp_ln1049_7 = icmp_eq  i4 %trunc_ln177, i4 12"   --->   Operation 37 'icmp' 'icmp_ln1049_7' <Predicate = (tmp)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i32 %k9"   --->   Operation 38 'trunc' 'trunc_ln674' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%lut_index_imag_V = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln674, i2 0"   --->   Operation 39 'bitconcatenate' 'lut_index_imag_V' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.79ns)   --->   "%lut_index_imag_V_5 = sub i4 0, i4 %lut_index_imag_V"   --->   Operation 40 'sub' 'lut_index_imag_V_5' <Predicate = (tmp)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.39ns)   --->   "%lut_index_imag_V_6 = select i1 %index_invert_control_imag, i4 %lut_index_imag_V_5, i4 %lut_index_imag_V" [../fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:113]   --->   Operation 41 'select' 'lut_index_imag_V_6' <Predicate = (tmp)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln573 = zext i4 %lut_index_imag_V_6"   --->   Operation 42 'zext' 'zext_ln573' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%twiddleObj_twiddleTable_M_imag_V_2_addr = getelementptr i14 %twiddleObj_twiddleTable_M_imag_V_2, i64 0, i64 %zext_ln573"   --->   Operation 43 'getelementptr' 'twiddleObj_twiddleTable_M_imag_V_2_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 44 [2/2] (0.67ns)   --->   "%lut_out_imag_V = load i4 %twiddleObj_twiddleTable_M_imag_V_2_addr"   --->   Operation 44 'load' 'lut_out_imag_V' <Predicate = (tmp)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 16> <ROM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%index_invert_control_real_V = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %index_cos_V, i32 4"   --->   Operation 45 'bitselect' 'index_invert_control_real_V' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%output_negate_control_real_V = bitselect i1 @_ssdm_op_BitSelect.i1.i6.i32, i6 %index_cos_V, i32 5"   --->   Operation 46 'bitselect' 'output_negate_control_real_V' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.78ns)   --->   "%icmp_ln1049_8 = icmp_eq  i6 %index_cos_V, i6 16"   --->   Operation 47 'icmp' 'icmp_ln1049_8' <Predicate = (tmp)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.72ns)   --->   "%icmp_ln1049_9 = icmp_eq  i4 %trunc_ln177, i4 0"   --->   Operation 48 'icmp' 'icmp_ln1049_9' <Predicate = (tmp)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%lut_index_real_V = trunc i6 %index_cos_V"   --->   Operation 49 'trunc' 'lut_index_real_V' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.79ns)   --->   "%lut_index_real_V_5 = sub i4 0, i4 %lut_index_real_V"   --->   Operation 50 'sub' 'lut_index_real_V_5' <Predicate = (tmp)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.39ns)   --->   "%lut_index_real_V_6 = select i1 %index_invert_control_real_V, i4 %lut_index_real_V_5, i4 %lut_index_real_V" [../fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:131]   --->   Operation 51 'select' 'lut_index_real_V_6' <Predicate = (tmp)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln573_3 = zext i4 %lut_index_real_V_6"   --->   Operation 52 'zext' 'zext_ln573_3' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%twiddleObj_twiddleTable_M_imag_V_2_addr_1 = getelementptr i14 %twiddleObj_twiddleTable_M_imag_V_2, i64 0, i64 %zext_ln573_3"   --->   Operation 53 'getelementptr' 'twiddleObj_twiddleTable_M_imag_V_2_addr_1' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 54 [2/2] (0.67ns)   --->   "%lut_out_real_V = load i4 %twiddleObj_twiddleTable_M_imag_V_2_addr_1"   --->   Operation 54 'load' 'lut_out_real_V' <Predicate = (tmp)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 16> <ROM>
ST_3 : Operation 55 [1/1] (0.42ns)   --->   "%br_ln0 = br void"   --->   Operation 55 'br' 'br_ln0' <Predicate = (tmp)> <Delay = 0.42>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node k)   --->   "%k_1 = phi i32 %k9, void, i32 %k_5, void"   --->   Operation 56 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (1.01ns) (out node of the LUT)   --->   "%k = add i32 %k_1, i32 1" [../fixed/vitis_fft/hls_ssr_fft.hpp:151]   --->   Operation 57 'add' 'k' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %k, i32 3, i32 31" [../fixed/vitis_fft/hls_ssr_fft.hpp:151]   --->   Operation 58 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (1.01ns)   --->   "%icmp_ln151 = icmp_slt  i29 %tmp_41, i29 1" [../fixed/vitis_fft/hls_ssr_fft.hpp:151]   --->   Operation 59 'icmp' 'icmp_ln151' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln151 = br i1 %icmp_ln151, void, void" [../fixed/vitis_fft/hls_ssr_fft.hpp:151]   --->   Operation 60 'br' 'br_ln151' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.56>
ST_4 : Operation 61 [1/1] (0.94ns)   --->   "%complexExpMulOut_M_real_V_0 = add i25 %X_of_ns_M_real_V_1, i25 %X_of_ns_M_real_V_0" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 61 'add' 'complexExpMulOut_M_real_V_0' <Predicate = (tmp)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.94ns)   --->   "%bflyOutData_M_imag_V_0 = add i25 %X_of_ns_M_imag_V_1, i25 %X_of_ns_M_imag_V_0" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 62 'add' 'bflyOutData_M_imag_V_0' <Predicate = (tmp)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i25.i13, i25 %X_of_ns_M_real_V_1, i13 0" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 63 'bitconcatenate' 'shl_ln' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (1.02ns)   --->   "%r_V = sub i38 0, i38 %shl_ln" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 64 'sub' 'r_V' <Predicate = (tmp)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%real1_V_12 = partselect i25 @_ssdm_op_PartSelect.i25.i38.i32.i32, i38 %r_V, i32 13, i32 37" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 65 'partselect' 'real1_V_12' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%shl_ln1171_3 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i25.i13, i25 %X_of_ns_M_imag_V_1, i13 0" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 66 'bitconcatenate' 'shl_ln1171_3' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (1.02ns)   --->   "%r_V_13 = sub i38 0, i38 %shl_ln1171_3" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 67 'sub' 'r_V_13' <Predicate = (tmp)> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%imag2_V_15 = partselect i25 @_ssdm_op_PartSelect.i25.i38.i32.i32, i38 %r_V_13, i32 13, i32 37" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 68 'partselect' 'imag2_V_15' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.94ns)   --->   "%r_V_14 = add i25 %real1_V_12, i25 %X_of_ns_M_real_V_0" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 69 'add' 'r_V_14' <Predicate = (tmp)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.94ns)   --->   "%r_V_15 = add i25 %imag2_V_15, i25 %X_of_ns_M_imag_V_0" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 70 'add' 'r_V_15' <Predicate = (tmp)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node temp_out_sin_V)   --->   "%output_saturation_control_imag = or i1 %icmp_ln1049, i1 %icmp_ln1049_7" [../fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:111]   --->   Operation 71 'or' 'output_saturation_control_imag' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/2] (0.67ns)   --->   "%lut_out_imag_V = load i4 %twiddleObj_twiddleTable_M_imag_V_2_addr"   --->   Operation 72 'load' 'lut_out_imag_V' <Predicate = (tmp)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 16> <ROM>
ST_4 : Operation 73 [1/1] (0.28ns) (out node of the LUT)   --->   "%temp_out_sin_V = select i1 %output_saturation_control_imag, i14 8192, i14 %lut_out_imag_V" [../fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:117]   --->   Operation 73 'select' 'temp_out_sin_V' <Predicate = (tmp)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln116 = sext i14 %temp_out_sin_V" [../fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:116]   --->   Operation 74 'sext' 'sext_ln116' <Predicate = (tmp & !output_negate_control_imag)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.83ns)   --->   "%p_Val2_14 = sub i14 0, i14 %temp_out_sin_V"   --->   Operation 75 'sub' 'p_Val2_14' <Predicate = (tmp & output_negate_control_imag)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln755 = zext i14 %p_Val2_14"   --->   Operation 76 'zext' 'zext_ln755' <Predicate = (tmp & output_negate_control_imag)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.23ns)   --->   "%p_Val2_s = select i1 %output_negate_control_imag, i15 %zext_ln755, i15 %sext_ln116" [../fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:122]   --->   Operation 77 'select' 'p_Val2_s' <Predicate = (tmp)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node temp_out_cos_V)   --->   "%output_saturation_control_real_V = or i1 %icmp_ln1049_8, i1 %icmp_ln1049_9" [../fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:129]   --->   Operation 78 'or' 'output_saturation_control_real_V' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/2] (0.67ns)   --->   "%lut_out_real_V = load i4 %twiddleObj_twiddleTable_M_imag_V_2_addr_1"   --->   Operation 79 'load' 'lut_out_real_V' <Predicate = (tmp)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 16> <ROM>
ST_4 : Operation 80 [1/1] (0.28ns) (out node of the LUT)   --->   "%temp_out_cos_V = select i1 %output_saturation_control_real_V, i14 8192, i14 %lut_out_real_V" [../fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:134]   --->   Operation 80 'select' 'temp_out_cos_V' <Predicate = (tmp)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln133 = sext i14 %temp_out_cos_V" [../fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:133]   --->   Operation 81 'sext' 'sext_ln133' <Predicate = (tmp & !output_negate_control_real_V)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.83ns)   --->   "%p_Val2_15 = sub i14 0, i14 %temp_out_cos_V"   --->   Operation 82 'sub' 'p_Val2_15' <Predicate = (tmp & output_negate_control_real_V)> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln755_3 = zext i14 %p_Val2_15"   --->   Operation 83 'zext' 'zext_ln755_3' <Predicate = (tmp & output_negate_control_real_V)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.23ns)   --->   "%p_Val2_17 = select i1 %output_negate_control_real_V, i15 %zext_ln755_3, i15 %sext_ln133" [../fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:138]   --->   Operation 84 'select' 'p_Val2_17' <Predicate = (tmp)> <Delay = 0.23> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i25 %r_V_14"   --->   Operation 85 'sext' 'sext_ln1171' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln1171_7 = sext i15 %p_Val2_17"   --->   Operation 86 'sext' 'sext_ln1171_7' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 87 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168 = mul i39 %sext_ln1171, i39 %sext_ln1171_7"   --->   Operation 87 'mul' 'mul_ln1168' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln1171_8 = sext i25 %r_V_15"   --->   Operation 88 'sext' 'sext_ln1171_8' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln1171_9 = sext i15 %p_Val2_s"   --->   Operation 89 'sext' 'sext_ln1171_9' <Predicate = (tmp)> <Delay = 0.00>
ST_4 : Operation 90 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168_7 = mul i39 %sext_ln1171_8, i39 %sext_ln1171_9"   --->   Operation 90 'mul' 'mul_ln1168_7' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 91 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168_8 = mul i39 %sext_ln1171, i39 %sext_ln1171_9"   --->   Operation 91 'mul' 'mul_ln1168_8' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 92 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168_9 = mul i39 %sext_ln1171_8, i39 %sext_ln1171_7"   --->   Operation 92 'mul' 'mul_ln1168_9' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 0.53>
ST_5 : Operation 93 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168 = mul i39 %sext_ln1171, i39 %sext_ln1171_7"   --->   Operation 93 'mul' 'mul_ln1168' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 94 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168_7 = mul i39 %sext_ln1171_8, i39 %sext_ln1171_9"   --->   Operation 94 'mul' 'mul_ln1168_7' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 95 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168_8 = mul i39 %sext_ln1171, i39 %sext_ln1171_9"   --->   Operation 95 'mul' 'mul_ln1168_8' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 96 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168_9 = mul i39 %sext_ln1171_8, i39 %sext_ln1171_7"   --->   Operation 96 'mul' 'mul_ln1168_9' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 0.53>
ST_6 : Operation 97 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168 = mul i39 %sext_ln1171, i39 %sext_ln1171_7"   --->   Operation 97 'mul' 'mul_ln1168' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 98 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168_7 = mul i39 %sext_ln1171_8, i39 %sext_ln1171_9"   --->   Operation 98 'mul' 'mul_ln1168_7' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 99 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168_8 = mul i39 %sext_ln1171, i39 %sext_ln1171_9"   --->   Operation 99 'mul' 'mul_ln1168_8' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 100 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168_9 = mul i39 %sext_ln1171_8, i39 %sext_ln1171_7"   --->   Operation 100 'mul' 'mul_ln1168_9' <Predicate = (tmp)> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 2.88>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln712 = sext i25 %complexExpMulOut_M_real_V_0" [../fixed/vitis_fft/hls_ssr_fft.hpp:174]   --->   Operation 101 'sext' 'sext_ln712' <Predicate = (tmp)> <Delay = 0.00>
ST_7 : Operation 102 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1168 = mul i39 %sext_ln1171, i39 %sext_ln1171_7"   --->   Operation 102 'mul' 'mul_ln1168' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%real1_V = partselect i26 @_ssdm_op_PartSelect.i26.i39.i32.i32, i39 %mul_ln1168, i32 13, i32 38"   --->   Operation 103 'partselect' 'real1_V' <Predicate = (tmp)> <Delay = 0.00>
ST_7 : Operation 104 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1168_7 = mul i39 %sext_ln1171_8, i39 %sext_ln1171_9"   --->   Operation 104 'mul' 'mul_ln1168_7' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%real2_V = partselect i26 @_ssdm_op_PartSelect.i26.i39.i32.i32, i39 %mul_ln1168_7, i32 13, i32 38"   --->   Operation 105 'partselect' 'real2_V' <Predicate = (tmp)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.95ns)   --->   "%real_out_V = sub i26 %real1_V, i26 %real2_V"   --->   Operation 106 'sub' 'real_out_V' <Predicate = (tmp)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1168_8 = mul i39 %sext_ln1171, i39 %sext_ln1171_9"   --->   Operation 107 'mul' 'mul_ln1168_8' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%imag1_V = partselect i26 @_ssdm_op_PartSelect.i26.i39.i32.i32, i39 %mul_ln1168_8, i32 13, i32 38"   --->   Operation 108 'partselect' 'imag1_V' <Predicate = (tmp)> <Delay = 0.00>
ST_7 : Operation 109 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1168_9 = mul i39 %sext_ln1171_8, i39 %sext_ln1171_7"   --->   Operation 109 'mul' 'mul_ln1168_9' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%imag2_V = partselect i26 @_ssdm_op_PartSelect.i26.i39.i32.i32, i39 %mul_ln1168_9, i32 13, i32 38"   --->   Operation 110 'partselect' 'imag2_V' <Predicate = (tmp)> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.95ns)   --->   "%imag_out_V = add i26 %imag2_V, i26 %imag1_V"   --->   Operation 111 'add' 'imag_out_V' <Predicate = (tmp)> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln174 = sext i25 %bflyOutData_M_imag_V_0" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 112 'sext' 'sext_ln174' <Predicate = (tmp)> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i26 %sext_ln174" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 113 'zext' 'zext_ln174' <Predicate = (tmp)> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i122 @_ssdm_op_BitConcatenate.i122.i26.i6.i26.i32.i6.i26, i26 %imag_out_V, i6 0, i26 %real_out_V, i32 %zext_ln174, i6 0, i26 %sext_ln712" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 114 'bitconcatenate' 'tmp_4' <Predicate = (tmp)> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln174_3 = zext i122 %tmp_4" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 115 'zext' 'zext_ln174_3' <Predicate = (tmp)> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (1.93ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fftOutData_local, i128 %zext_ln174_3" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 116 'write' 'write_ln174' <Predicate = (tmp)> <Delay = 1.93> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 1.93> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>

State 8 <SV = 3> <Delay = 0.44>
ST_8 : Operation 117 [1/1] (0.44ns)   --->   "%icmp_ln149 = icmp_eq  i2 %f10, i2 3" [../fixed/vitis_fft/hls_ssr_fft.hpp:149]   --->   Operation 117 'icmp' 'icmp_ln149' <Predicate = true> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln149 = br i1 %icmp_ln149, void %.split, void" [../fixed/vitis_fft/hls_ssr_fft.hpp:149]   --->   Operation 118 'br' 'br_ln149' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%ret_ln189 = ret" [../fixed/vitis_fft/hls_ssr_fft.hpp:189]   --->   Operation 119 'ret' 'ret_ln189' <Predicate = (icmp_ln149)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('f') with incoming values : ('f', ../fixed/vitis_fft/hls_ssr_fft.hpp:149) [10]  (0.427 ns)

 <State 2>: 0.548ns
The critical path consists of the following:
	'phi' operation ('f') with incoming values : ('f', ../fixed/vitis_fft/hls_ssr_fft.hpp:149) [10]  (0 ns)
	'add' operation ('f', ../fixed/vitis_fft/hls_ssr_fft.hpp:149) [13]  (0.548 ns)

 <State 3>: 3.47ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', ../fixed/vitis_fft/hls_ssr_fft.hpp:151) [16]  (0 ns)
	'add' operation ('k', ../fixed/vitis_fft/hls_ssr_fft.hpp:154) [22]  (1.02 ns)
	multiplexor before 'phi' operation ('k') with incoming values : ('k', ../fixed/vitis_fft/hls_ssr_fft.hpp:154) ('k', ../fixed/vitis_fft/hls_ssr_fft.hpp:151) [98]  (0.427 ns)
	'phi' operation ('k') with incoming values : ('k', ../fixed/vitis_fft/hls_ssr_fft.hpp:154) ('k', ../fixed/vitis_fft/hls_ssr_fft.hpp:151) [98]  (0 ns)
	'add' operation ('k', ../fixed/vitis_fft/hls_ssr_fft.hpp:151) [99]  (1.02 ns)
	'icmp' operation ('icmp_ln151', ../fixed/vitis_fft/hls_ssr_fft.hpp:151) [101]  (1.01 ns)

 <State 4>: 2.56ns
The critical path consists of the following:
	'load' operation ('lut_out_real.V') on array 'twiddleObj_twiddleTable_M_imag_V_2' [71]  (0.677 ns)
	'select' operation ('temp_out_cos.V', ../fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:134) [72]  (0.287 ns)
	'sub' operation ('__Val2__') [74]  (0.831 ns)
	'select' operation ('__Val2__', ../fixed/vitis_fft/hls_ssr_fft_twiddle_table.hpp:138) [76]  (0.232 ns)
	'mul' operation of DSP[79] ('mul_ln1168') [79]  (0.535 ns)

 <State 5>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[79] ('mul_ln1168') [79]  (0.535 ns)

 <State 6>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[79] ('mul_ln1168') [79]  (0.535 ns)

 <State 7>: 2.89ns
The critical path consists of the following:
	'mul' operation of DSP[79] ('mul_ln1168') [79]  (0 ns)
	'sub' operation ('real_out.V') [85]  (0.955 ns)
	fifo write operation ('write_ln174', /opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) on port 'fftOutData_local' (/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174) [95]  (1.93 ns)

 <State 8>: 0.446ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln149', ../fixed/vitis_fft/hls_ssr_fft.hpp:149) [104]  (0.446 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
