import { CPU4004 } from "../hardware/cpu.js";
import { ROM4004 } from "../hardware/rom.js";

// Initialize CPU
const cpu = new CPU4004();

// Intialize ROM
const rom = new ROM4004();

// Attach ROM to CPU (override dummy reader)
cpu.memory.readROM = (addr) => rom.read(addr);

//      -------------------------
//       TEST 1: Basic Arithmetic
//      -------------------------
console.log("TEST 1: LDM + ADD");

// Load 5 into accumulator (LDM 5)
cpu.execute({ type: "LDM", args: [0x5] });
console.assert(cpu.accumulator === 0x5, "‚ùå LDM failed");

// Add 3 (from register R1)
cpu.registers[1] = 0x3; // Manually set register R1
cpu.execute({ type: "ADD", args: [1] });
console.assert(cpu.accumulator === 0x8, "‚ùå ADD failed");
console.assert(cpu.carry === false, "‚ùå Carry flag error");

console.log("‚úÖ TEST 1 PASSED");

//      -------------------------
//      TEST 2: Registers & Carry
//      -------------------------
console.log("\nTEST 2: Register Pairs + Carry");

// Set register pair R0R1 to 0xAB (FIM 0, 0xAB)
cpu.execute({ type: "FIM", args: [0, 0xab] });
console.assert(cpu.getRegisterPair(0) === 0xab, "‚ùå FIM failed");

// Test carry flag (IAC: Increment Accumulator)
cpu.accumulator = 0xf;
cpu.execute({ type: "IAC", args: [] });
console.assert(cpu.accumulator === 0x0, "‚ùå IAC result wrong");
console.assert(cpu.carry === true, "‚ùå IAC carry wrong");

console.log("‚úÖ TEST 2 PASSED");

//      -------------------------
//        TEST 3: Flow Control
//      -------------------------
console.log("\nTEST 3: JCN (Jump Conditional)");

// Jump if accumulator is NOT zero (condition 0100 = jump if zero, inverted)
cpu.accumulator = 0x1; // Not zero
cpu.pc = 0; // Reset program counter
cpu.execute({ type: "JCN", args: [0b0100, 0x123] }); // Should NOT jump
console.assert(cpu.pc === 0, "‚ùå JCN jumped when it shouldn't");

cpu.accumulator = 0x0; // Zero
cpu.execute({ type: "JCN", args: [0b0100, 0x123] }); // SHOULD jump
console.assert(cpu.pc === 0x123, "‚ùå JCN failed to jump");

console.log("‚úÖ TEST 3 PASSED");

// TEST 4: ROM Integration
console.log("\nTEST 4: ROM Execution");

// Reset CPU state
cpu.reset();

// Load test program
rom.loadProgram(
  [
    0xd5, // LDM 5
    0xb1, // XCH R1
    0x00, // NOP
  ],
  0x200
);

// Set PC to start of program
cpu.pc = 0x200;

// Execute first instruction (LDM 5)
cpu.step(); // Fetch
cpu.step(); // Execute
console.assert(
  cpu.accumulator === 0x5,
  `‚ùå ROM LDM failed (got ${cpu.accumulator}, expected 5)`
);

// Execute second instruction (XCH R1)
cpu.step(); // Fetch
cpu.step(); // Execute
console.assert(
  cpu.accumulator === 0,
  `‚ùå ROM XCH accumulator fail (got ${cpu.accumulator}, expected 0)`
);
console.assert(
  cpu.registers[1] === 0x5,
  `‚ùå ROM XCH register fail (got ${cpu.registers[1]}, expected 5)`
);

// Execute third instruction (NOP)
cpu.step(); // Fetch
cpu.step(); // Execute
console.assert(
  cpu.pc === 0x203,
  `‚ùå ROM PC increment fail (got 0x${cpu.pc.toString(16)}, expected 0x203)`
);

console.log("‚úÖ TEST 4 PASSED");

console.log("\nüî• ALL TESTS PASSED! CPU WORKS!");
