|Mux4_1Demo
LEDR[0] <= Mux4_1:inst.muxOut
KEY[0] => Mux4_1:inst.S0
KEY[1] => Mux4_1:inst.S1
SW[0] => Mux4_1:inst.input0
SW[1] => Mux4_1:inst.input1
SW[2] => Mux4_1:inst.input2
SW[3] => Mux4_1:inst.input3


|Mux4_1Demo|Mux4_1:inst
S0 => process_0.IN0
S0 => process_0.IN0
S0 => process_0.IN0
S1 => process_0.IN1
S1 => process_0.IN1
S1 => process_0.IN1
input0 => muxOut.DATAB
input1 => muxOut.DATAB
input2 => muxOut.DATAB
input3 => muxOut.DATAA
muxOut <= muxOut.DB_MAX_OUTPUT_PORT_TYPE


