# compile verilog/system verilog design source files
verilog xil_defaultlib  "testbench_time_synth.v"
sv xil_defaultlib  "../../../../Project_8.srcs/sim_1/new/testbench.sv"

# Do not sort compile order
nosort
