// Seed: 2976478315
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  assign module_1.id_8 = 0;
  output wire id_2;
  output wire id_1;
  supply1 id_7 = module_0 & id_7;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    output supply0 id_2,
    input tri0 id_3,
    input supply1 id_4,
    input tri1 id_5,
    input wand id_6,
    input wire id_7,
    output supply0 id_8,
    input uwire id_9,
    input tri0 id_10,
    input supply1 id_11,
    input supply1 id_12,
    output supply1 id_13,
    output uwire id_14,
    input wire id_15
);
  wire id_17;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17
  );
endmodule
