library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;

entity BEU is
  port(y      : in  std_logic_vector(2 downto 0);
       s      : out std_logic;
       decode : out std_logic_vector(2 downto 0)
       );
end entity;

architecture BEH of BEU is


  signal zero, x_1a, x_2a : std_logic;


begin

  zero   <= not(y(1) xor y(0)) and not(y(2) xor y(1));
  x_1a   <= y(1) xor y(0);
  x_2a   <= not(y(1) xor y(0)) and (y(2) xor y(1));
  s      <= y(2);
  decode <= x_2a & x_1a & zero;




end architecture;