<profile>

<section name = "Vitis HLS Report for 'reduce'" level="0">
<item name = "Date">Tue Jul 19 19:36:02 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)</item>
<item name = "Project">byte_count_stream</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010i-clg225-1L</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.923 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">258, 258, 2.580 us, 2.580 us, 258, 258, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_201_1">256, 256, 2, 1, 1, 256, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 8746, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 61, -</column>
<column name="Register">-, -, 48, -, -</column>
<specialColumn name="Available">120, 80, 35200, 17600, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 50, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln201_fu_193_p2">+, 0, 0, 14, 9, 1</column>
<column name="add_ln202_1_fu_251_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln202_fu_262_p2">+, 0, 0, 8, 8, 8</column>
<column name="out_r_d0">+, 0, 0, 8, 8, 8</column>
<column name="icmp_ln201_fu_187_p2">icmp, 0, 0, 11, 9, 10</column>
<column name="lshr_ln202_1_fu_224_p2">lshr, 0, 0, 2171, 1, 2048</column>
<column name="lshr_ln202_2_fu_233_p2">lshr, 0, 0, 2171, 1, 2048</column>
<column name="lshr_ln202_3_fu_242_p2">lshr, 0, 0, 2171, 1, 2048</column>
<column name="lshr_ln202_fu_215_p2">lshr, 0, 0, 2171, 1, 2048</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">20, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">14, 3, 1, 3</column>
<column name="i_fu_58">9, 2, 9, 18</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln202_1_reg_321">8, 0, 8, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_fu_58">9, 0, 9, 0</column>
<column name="in0_read_reg_283">0, 0, 2048, 2048</column>
<column name="in1_read_reg_288">0, 0, 2048, 2048</column>
<column name="in2_read_reg_293">0, 0, 2048, 2048</column>
<column name="in3_read_reg_298">0, 0, 2048, 2048</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="trunc_ln202_1_reg_311">8, 0, 8, 0</column>
<column name="trunc_ln202_2_reg_316">8, 0, 8, 0</column>
<column name="trunc_ln202_reg_306">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, reduce, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, reduce, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, reduce, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, reduce, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, reduce, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, reduce, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, reduce, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, reduce, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, reduce, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, reduce, return value</column>
<column name="out_r_full_n">in, 1, ap_ctrl_hs, reduce, return value</column>
<column name="out_r_write">out, 1, ap_ctrl_hs, reduce, return value</column>
<column name="in0_empty_n">in, 1, ap_ctrl_hs, reduce, return value</column>
<column name="in1_empty_n">in, 1, ap_ctrl_hs, reduce, return value</column>
<column name="in2_empty_n">in, 1, ap_ctrl_hs, reduce, return value</column>
<column name="in3_empty_n">in, 1, ap_ctrl_hs, reduce, return value</column>
<column name="in0_read">out, 1, ap_ctrl_hs, reduce, return value</column>
<column name="in1_read">out, 1, ap_ctrl_hs, reduce, return value</column>
<column name="in2_read">out, 1, ap_ctrl_hs, reduce, return value</column>
<column name="in3_read">out, 1, ap_ctrl_hs, reduce, return value</column>
<column name="in0">in, 2048, mem_fifo, in0, pointer</column>
<column name="in1">in, 2048, mem_fifo, in1, pointer</column>
<column name="in2">in, 2048, mem_fifo, in2, pointer</column>
<column name="in3">in, 2048, mem_fifo, in3, pointer</column>
<column name="out_r_address0">out, 8, mem_fifo, out_r, array</column>
<column name="out_r_ce0">out, 1, mem_fifo, out_r, array</column>
<column name="out_r_we0">out, 1, mem_fifo, out_r, array</column>
<column name="out_r_d0">out, 8, mem_fifo, out_r, array</column>
</table>
</item>
</section>
</profile>
