
==========oOOOo===========================================oOOOo==========
=  HqFpga(TM) 版本2.14.4 (Winter 2023) Build 021824
=  SEALION系列FPGA开发软件
=  西安智多晶微电子有限公司 (isilicontech.com)             _@)
 _________________________________________________________/ (
<_________________________________________________________  {}@8@@8@(*)
                                                          \_(
=  版权所有 (c) 2020-2025 XiST 智多晶                      @)
=  保留一切权利.
=========================================================================
Info: 加载器件信息(SA5Z-50-D0-7U324C)....
Info:   加载功能信息....
Info:   加载时序信息....
Info:   加载物理信息....
Info: 器件加载成功.
NOTE: set global register power-up value 0

#=============oOOOo================oOOOo=============
# 设计分析
#====================================================
Info: 分析verilog文件D:\fpga\AC201-SA5Z50-CM33\TEST1\FPGA\fpga_cm33.v.
Info: 分析verilog文件D:\fpga\AC201-SA5Z50-CM33\TEST1\FPGA\led_wf.v.
Info: 分析verilog文件D:\fpga\AC201-SA5Z50-CM33\TEST1\FPGA\ipcore_dir\PLL_FREQ\xsIP_PLL_FREQ.v.
Info: 分析verilog文件D:\fpga\AC201-SA5Z50-CM33\TEST1\FPGA\ahb_seg7x8.v.
Info: 分析verilog文件D:\fpga\AC201-SA5Z50-CM33\TEST1\FPGA\ahb_uart.v.
Info: 分析verilog文件D:\fpga\AC201-SA5Z50-CM33\TEST1\FPGA\ahb_null.v.
Info: 分析verilog文件D:\fpga\AC201-SA5Z50-CM33\TEST1\FPGA\AHBlite_Decoder.v.
Info: 分析verilog文件D:\fpga\AC201-SA5Z50-CM33\TEST1\FPGA\AHBlite_Interconnect.v.
Info: 分析verilog文件D:\fpga\AC201-SA5Z50-CM33\TEST1\FPGA\AHBlite_SlaveMUX.v.
Info: 分析verilog文件D:\fpga\AC201-SA5Z50-CM33\TEST1\FPGA\ahb_lcd8080.v.
####
Info: 设计分析执行时间 : 0 秒.
####

#=============oOOOo================oOOOo=============
# 寄存器传输级综合(RTL Synthesis)
#====================================================
Info: D:\fpga\AC201-SA5Z50-CM33\TEST1\FPGA\ahb_seg7x8.v(229), 识别一个ROM mem, 深度=32, 宽度=8.
Info: 开始MUX优化.
Info: 完成MUX优化.
Info: 设计顶层模块设置为 "fpga_cm33".
Info: 开始逻辑优化.
Info:     Total number of literals before LO: 8202.
Info:   正在优化 view : fpga_cm33.
Info:     逻辑优化前literals数 : 6044.
Info:     LO 循环 1 : literal数 从 6044 到 3682.
Info:     逻辑优化后literals数 : 3682.
Info: 将 FF ahb_uart1/TX_shift_reg_reg[10] 变换为 ONE ，原因：constant data input.
Info: 将 FF seg_inst/refresh_segnum_reg_reg[3] 变换为 ZERO ，原因：it having AND feedback.
Info: 将 FF ahb_uart1/TX_shift_reg_reg[9] 变换为 ONE ，原因：constant data input.
Info: Degraded fragmented CE control logic for 14 DFFs.
Info: Degraded fragmented SET/RESET control logic for 1 DFFs.
Info: Degraded fragmented control logic for 15 DFFs, totally
Info: 完成逻辑优化.
####
Info: RTL综合执行时间 : 2 秒.
####

#=============oOOOo================oOOOo=============
# 时序驱动优化与映射
#====================================================
Info: 开始时序驱动优化.
Info:   未发现时序约束，跳过本优化.
Info: 完成时序驱动优化.
Info: 插入了 30 个输入/输出单元.
Info: 开始工艺映射.
Info:   网表预处理....
Info:   计算锥(Cone)....
Info:   计算覆盖(Cover)....
Info:   生成LUT网表..
Info:   网表后处理....
Info: Decomposed 3 wide-input NOR gate(s)
Info: Decomposed 7 wide-input AND gate(s)
Info: 完成工艺映射.
Info: 开始网表校正.
Info: 完成网表校正.
####
Info: 时序驱动优化及映射执行时间 : 1 秒.
####
Info: 自动添加约束: create_generated_clock {PLL_inst1/PLLInst_0/CLKOP} -source {PLL_inst1/PLLInst_0/CLKI} -multiply_by 32 -divide_by 8.
Info: 自动添加约束: create_generated_clock {PLL_inst1/PLLInst_0/CLKOS} -source {PLL_inst1/PLLInst_0/CLKI} -multiply_by 32 -divide_by 8.
Info: 输出网表报告到文件D:\fpga\AC201-SA5Z50-CM33\TEST1\FPGA\hq_run\fpga_cm33_import.rpt中.

#########################################################################
#
# 最大时钟频率(FMAX)报告
#
#########################################################################
#
# 注意: FMAX 的计算仅针对在同一时钟域内的寄存器到寄存器路径，
# 多周期路径、跨时钟域路径(包括主时钟及其生成时钟之间的路径)都将
# 被忽略。对于一个时钟及其反向时钟之间的路径， FMAX的计算通过按
# 频宽比(duty cycle)等比例扩展路径延迟得到。例如，假设有一
# 条路径的起点由时钟上升沿驱动而终点由同一时钟的下降沿驱动，
# 如果该时钟的频宽比为50，则计算FMAX时，路径延迟将乘以2(即
# 除以50%)。
#


# ***********************************************************************
# 时钟         : seg_inst/clk_DRV_reg/Q
# 最小时钟周期 : 1769 ps
# ***********************************************************************

********************
* 路径 1
********************
起点     : seg_inst/HC595_CLK_CNT_reg[1]/Q [激发时钟: seg_inst/clk_DRV_reg/Q, 上升沿1]
终点     : seg_inst/HC595_CLK_CNT_reg[7]/D [捕获时钟: seg_inst/clk_DRV_reg/Q, 上升沿2] 

数据产生路径
====================================================================================================================
|               节点               |     单元     | 延迟 |     类型      | 位置 |           连线            | 扇出 |
====================================================================================================================
| CLOCK'seg_inst/clk_DRV_reg/Q     |     N/A      |    0 |               |      | N/A                       |      |
| seg_inst/clk_DRV_reg/Q           | xsDFFSA_K1C1 |    0 | clock_latency |      | seg_inst/clk_DRV          | 31   |
| seg_inst/HC595_CLK_CNT_reg[1]/C  | xsDFFSA_K1C1 |    0 |      net      |      | seg_inst/clk_DRV          |      |
| --                               |      --      |   -- |      --       | --   | --                        | --   |
| seg_inst/HC595_CLK_CNT_reg[1]/Q  | xsDFFSA_K1C1 |  347 |  rising_edge  |      | seg_inst/HC595_CLK_CNT[1] | 3    |
| seg_inst/_i_46/bitAdd_1/muxcy/S  |   xsMUXCY    |    0 |      net      |      | seg_inst/HC595_CLK_CNT[1] |      |
| seg_inst/_i_46/bitAdd_1/muxcy/O  |   xsMUXCY    |  261 |     cell      |      | seg_inst/_i_46/_n_1       | 2    |
| seg_inst/_i_46/bitAdd_2/muxcy/CI |   xsMUXCY    |    0 |      net      |      | seg_inst/_i_46/_n_1       |      |
| seg_inst/_i_46/bitAdd_2/muxcy/O  |   xsMUXCY    |  168 |     cell      |      | seg_inst/_i_46/_n_3       | 2    |
| seg_inst/_i_46/bitAdd_3/muxcy/CI |   xsMUXCY    |    0 |      net      |      | seg_inst/_i_46/_n_3       |      |
| seg_inst/_i_46/bitAdd_3/muxcy/O  |   xsMUXCY    |  168 |     cell      |      | seg_inst/_i_46/_n_5       | 2    |
| seg_inst/_i_46/bitAdd_4/muxcy/CI |   xsMUXCY    |    0 |      net      |      | seg_inst/_i_46/_n_5       |      |
| seg_inst/_i_46/bitAdd_4/muxcy/O  |   xsMUXCY    |  168 |     cell      |      | seg_inst/_i_46/_n_7       | 2    |
| seg_inst/_i_46/bitAdd_5/muxcy/CI |   xsMUXCY    |    0 |      net      |      | seg_inst/_i_46/_n_7       |      |
| seg_inst/_i_46/bitAdd_5/muxcy/O  |   xsMUXCY    |  168 |     cell      |      | seg_inst/_i_46/_n_9       | 2    |
| seg_inst/_i_46/bitAdd_6/muxcy/CI |   xsMUXCY    |    0 |      net      |      | seg_inst/_i_46/_n_9       |      |
| seg_inst/_i_46/bitAdd_6/muxcy/O  |   xsMUXCY    |  168 |     cell      |      | seg_inst/_i_46/_n_11      | 1    |
| seg_inst/_i_46/bitAdd_7/xorcy/CI |   xsXORCY    |    0 |      net      |      | seg_inst/_i_46/_n_11      |      |
| seg_inst/_i_46/bitAdd_7/xorcy/O  |   xsXORCY    |  263 |     cell      |      | seg_inst/n_770[7]         | 1    |
| seg_inst/_i_186/I2               |   xsLUTSA3   |    0 |      net      |      | seg_inst/n_770[7]         |      |
| seg_inst/_i_186/O                |   xsLUTSA3   |   81 |     cell      |      | seg_inst/n_722            | 1    |
| seg_inst/HC595_CLK_CNT_reg[7]/D  | xsDFFSA_K1C1 |    0 |      net      |      | seg_inst/n_722            |      |
====================================================================================================================
时钟路径延迟         = 0         
数据路径延迟         = 1792       (Tdatp)
     clock-to-q 延迟 = 347 
        总的单元延迟 = 1445 
        总的连线延迟 = 0 
        逻辑级数     = 8 

[数据捕获路径]
==========================================================================================================
|              节点               |     单元     | 延迟 |     类型      | 位置 |       连线       | 扇出 |
==========================================================================================================
| CLOCK'seg_inst/clk_DRV_reg/Q    |     N/A      |    0 |               |      | N/A              |      |
| seg_inst/clk_DRV_reg/Q          | xsDFFSA_K1C1 |    0 | clock_latency |      | seg_inst/clk_DRV | 31   |
| seg_inst/HC595_CLK_CNT_reg[7]/C | xsDFFSA_K1C1 |    0 |      net      |      | seg_inst/clk_DRV |      |
==========================================================================================================

时钟路径延迟         = 0         
    时钟偏差         = 0 (Tcksw)

[延迟计算]
======================================================================
总延迟 = Tdatap     + Tsu        - Tckpm      - Tcksw
       = 1792       + -23        - 0          - 0          
       = 1769
======================================================================
Tdatp -- 数据路径延迟 
Tsu   -- 库单元建立时间 
Tckpm -- 时钟悲观补偿 


# ***********************************************************************
# 时钟         : PLL_inst1/PLLInst_0/CLKOP
# 最小时钟周期 : 3113 ps
# ***********************************************************************

********************
* 路径 1
********************
起点     : ahb_uart1/RX_DIV_cnt_reg[1]/Q  [激发时钟: PLL_inst1/PLLInst_0/CLKOP, 上升沿1]
终点     : ahb_uart1/RX_DIV_cnt_reg[15]/D [捕获时钟: PLL_inst1/PLLInst_0/CLKOP, 上升沿2] 

数据产生路径
======================================================================================================================
|                节点                 |     单元     | 延迟 |      类型      | 位置 |          连线           | 扇出 |
======================================================================================================================
| CLOCK'CLK_IN_25M_PIN                |     N/A      |    0 |                |      | N/A                     |      |
| CLK_IN_25M_PIN                      |  fpga_cm33   |    0 | clock_latency  |      | CLK_IN_25M_PIN          | 1    |
| CLK_IN_25M_PIN_pad/I                |    xsIOBI    |    0 |      net       |      | CLK_IN_25M_PIN          |      |
| CLK_IN_25M_PIN_pad/O                |    xsIOBI    |  990 |      cell      |      | CLK_IN_25M_PIN_c        | 1    |
| PLL_inst1/PLLInst_0/CLKI            |   xsPLLSA    |    0 |      net       |      | CLK_IN_25M_PIN_c        |      |
| --                                  |      --      |   -- |       --       | --   | --                      | --   |
| CLOCK'PLL_inst1/PLLInst_0/CLKOP     |     N/A      |    0 | tcst_gen_clock |      | N/A                     |      |
| PLL_inst1/PLLInst_0/CLKOP           |   xsPLLSA    |  990 | clock_latency  |      | AHB_USR_CLK             | 595  |
| ahb_uart1/RX_DIV_cnt_reg[1]/C       | xsDFFSA_K1C1 |    0 |      net       |      | AHB_USR_CLK             |      |
| --                                  |      --      |   -- |       --       | --   | --                      | --   |
| ahb_uart1/RX_DIV_cnt_reg[1]/Q       | xsDFFSA_K1C1 |  347 |  rising_edge   |      | ahb_uart1/RX_DIV_cnt[1] | 3    |
| ahb_uart1/_i_300/bitAdd_1/muxcy/S   |   xsMUXCY    |    0 |      net       |      | ahb_uart1/RX_DIV_cnt[1] |      |
| ahb_uart1/_i_300/bitAdd_1/muxcy/O   |   xsMUXCY    |  261 |      cell      |      | ahb_uart1/_i_300/_n_1   | 2    |
| ahb_uart1/_i_300/bitAdd_2/muxcy/CI  |   xsMUXCY    |    0 |      net       |      | ahb_uart1/_i_300/_n_1   |      |
| ahb_uart1/_i_300/bitAdd_2/muxcy/O   |   xsMUXCY    |  168 |      cell      |      | ahb_uart1/_i_300/_n_3   | 2    |
| ahb_uart1/_i_300/bitAdd_3/muxcy/CI  |   xsMUXCY    |    0 |      net       |      | ahb_uart1/_i_300/_n_3   |      |
| ahb_uart1/_i_300/bitAdd_3/muxcy/O   |   xsMUXCY    |  168 |      cell      |      | ahb_uart1/_i_300/_n_5   | 2    |
| ahb_uart1/_i_300/bitAdd_4/muxcy/CI  |   xsMUXCY    |    0 |      net       |      | ahb_uart1/_i_300/_n_5   |      |
| ahb_uart1/_i_300/bitAdd_4/muxcy/O   |   xsMUXCY    |  168 |      cell      |      | ahb_uart1/_i_300/_n_7   | 2    |
| ahb_uart1/_i_300/bitAdd_5/muxcy/CI  |   xsMUXCY    |    0 |      net       |      | ahb_uart1/_i_300/_n_7   |      |
| ahb_uart1/_i_300/bitAdd_5/muxcy/O   |   xsMUXCY    |  168 |      cell      |      | ahb_uart1/_i_300/_n_9   | 2    |
| ahb_uart1/_i_300/bitAdd_6/muxcy/CI  |   xsMUXCY    |    0 |      net       |      | ahb_uart1/_i_300/_n_9   |      |
| ahb_uart1/_i_300/bitAdd_6/muxcy/O   |   xsMUXCY    |  168 |      cell      |      | ahb_uart1/_i_300/_n_11  | 2    |
| ahb_uart1/_i_300/bitAdd_7/muxcy/CI  |   xsMUXCY    |    0 |      net       |      | ahb_uart1/_i_300/_n_11  |      |
| ahb_uart1/_i_300/bitAdd_7/muxcy/O   |   xsMUXCY    |  168 |      cell      |      | ahb_uart1/_i_300/_n_13  | 2    |
| ahb_uart1/_i_300/bitAdd_8/muxcy/CI  |   xsMUXCY    |    0 |      net       |      | ahb_uart1/_i_300/_n_13  |      |
| ahb_uart1/_i_300/bitAdd_8/muxcy/O   |   xsMUXCY    |  168 |      cell      |      | ahb_uart1/_i_300/_n_15  | 2    |
| ahb_uart1/_i_300/bitAdd_9/muxcy/CI  |   xsMUXCY    |    0 |      net       |      | ahb_uart1/_i_300/_n_15  |      |
| ahb_uart1/_i_300/bitAdd_9/muxcy/O   |   xsMUXCY    |  168 |      cell      |      | ahb_uart1/_i_300/_n_17  | 2    |
| ahb_uart1/_i_300/bitAdd_10/muxcy/CI |   xsMUXCY    |    0 |      net       |      | ahb_uart1/_i_300/_n_17  |      |
| ahb_uart1/_i_300/bitAdd_10/muxcy/O  |   xsMUXCY    |  168 |      cell      |      | ahb_uart1/_i_300/_n_19  | 2    |
| ahb_uart1/_i_300/bitAdd_11/muxcy/CI |   xsMUXCY    |    0 |      net       |      | ahb_uart1/_i_300/_n_19  |      |
| ahb_uart1/_i_300/bitAdd_11/muxcy/O  |   xsMUXCY    |  168 |      cell      |      | ahb_uart1/_i_300/_n_21  | 2    |
| ahb_uart1/_i_300/bitAdd_12/muxcy/CI |   xsMUXCY    |    0 |      net       |      | ahb_uart1/_i_300/_n_21  |      |
| ahb_uart1/_i_300/bitAdd_12/muxcy/O  |   xsMUXCY    |  168 |      cell      |      | ahb_uart1/_i_300/_n_23  | 2    |
| ahb_uart1/_i_300/bitAdd_13/muxcy/CI |   xsMUXCY    |    0 |      net       |      | ahb_uart1/_i_300/_n_23  |      |
| ahb_uart1/_i_300/bitAdd_13/muxcy/O  |   xsMUXCY    |  168 |      cell      |      | ahb_uart1/_i_300/_n_25  | 2    |
| ahb_uart1/_i_300/bitAdd_14/muxcy/CI |   xsMUXCY    |    0 |      net       |      | ahb_uart1/_i_300/_n_25  |      |
| ahb_uart1/_i_300/bitAdd_14/muxcy/O  |   xsMUXCY    |  168 |      cell      |      | ahb_uart1/_i_300/_n_27  | 1    |
| ahb_uart1/_i_300/bitAdd_15/xorcy/CI |   xsXORCY    |    0 |      net       |      | ahb_uart1/_i_300/_n_27  |      |
| ahb_uart1/_i_300/bitAdd_15/xorcy/O  |   xsXORCY    |  263 |      cell      |      | ahb_uart1/n_1631[15]    | 1    |
| ahb_uart1/_i_400/I0                 |   xsLUTSA3   |    0 |      net       |      | ahb_uart1/n_1631[15]    |      |
| ahb_uart1/_i_400/O                  |   xsLUTSA3   |   81 |      cell      |      | ahb_uart1/n_1613        | 1    |
| ahb_uart1/RX_DIV_cnt_reg[15]/D      | xsDFFSA_K1C1 |    0 |      net       |      | ahb_uart1/n_1613        |      |
======================================================================================================================
时钟路径延迟         = 990       
数据路径延迟         = 3136       (Tdatp)
     clock-to-q 延迟 = 347 
        总的单元延迟 = 2789 
        总的连线延迟 = 0 
        逻辑级数     = 16 

[数据捕获路径]
===========================================================================================================
|              节点               |     单元     | 延迟 |      类型      | 位置 |       连线       | 扇出 |
===========================================================================================================
| CLOCK'CLK_IN_25M_PIN            |     N/A      |    0 |                |      | N/A              |      |
| CLK_IN_25M_PIN                  |  fpga_cm33   |    0 | clock_latency  |      | CLK_IN_25M_PIN   | 1    |
| CLK_IN_25M_PIN_pad/I            |    xsIOBI    |    0 |      net       |      | CLK_IN_25M_PIN   |      |
| CLK_IN_25M_PIN_pad/O            |    xsIOBI    |  990 |      cell      |      | CLK_IN_25M_PIN_c | 1    |
| PLL_inst1/PLLInst_0/CLKI        |   xsPLLSA    |    0 |      net       |      | CLK_IN_25M_PIN_c |      |
| --                              |      --      |   -- |       --       | --   | --               | --   |
| CLOCK'PLL_inst1/PLLInst_0/CLKOP |     N/A      |    0 | tcst_gen_clock |      | N/A              |      |
| PLL_inst1/PLLInst_0/CLKOP       |   xsPLLSA    |  990 | clock_latency  |      | AHB_USR_CLK      | 595  |
| ahb_uart1/RX_DIV_cnt_reg[15]/C  | xsDFFSA_K1C1 |    0 |      net       |      | AHB_USR_CLK      |      |
===========================================================================================================

时钟路径延迟         = 990       
    时钟偏差         = 0 (Tcksw)

[延迟计算]
======================================================================
总延迟 = Tdatap     + Tsu        - Tckpm      - Tcksw
       = 3136       + -23        - 0          - 0          
       = 3113
======================================================================
Tdatp -- 数据路径延迟 
Tsu   -- 库单元建立时间 
Tckpm -- 时钟悲观补偿 


# ***********************************************************************
# 时钟         : PLL_inst1/PLLInst_0/CLKOS
# 最小时钟周期 : 4793 ps
# ***********************************************************************

********************
* 路径 1
********************
起点     : led_wf_inst1/cnt_reg[1]/Q  [激发时钟: PLL_inst1/PLLInst_0/CLKOS, 上升沿1]
终点     : led_wf_inst1/cnt_reg[25]/D [捕获时钟: PLL_inst1/PLLInst_0/CLKOS, 上升沿2] 

数据产生路径
=======================================================================================================================
|                 节点                 |     单元     | 延迟 |      类型      | 位置 |          连线           | 扇出 |
=======================================================================================================================
| CLOCK'CLK_IN_25M_PIN                 |     N/A      |    0 |                |      | N/A                     |      |
| CLK_IN_25M_PIN                       |  fpga_cm33   |    0 | clock_latency  |      | CLK_IN_25M_PIN          | 1    |
| CLK_IN_25M_PIN_pad/I                 |    xsIOBI    |    0 |      net       |      | CLK_IN_25M_PIN          |      |
| CLK_IN_25M_PIN_pad/O                 |    xsIOBI    |  990 |      cell      |      | CLK_IN_25M_PIN_c        | 1    |
| PLL_inst1/PLLInst_0/CLKI             |   xsPLLSA    |    0 |      net       |      | CLK_IN_25M_PIN_c        |      |
| --                                   |      --      |   -- |       --       | --   | --                      | --   |
| CLOCK'PLL_inst1/PLLInst_0/CLKOS      |     N/A      |    0 | tcst_gen_clock |      | N/A                     |      |
| PLL_inst1/PLLInst_0/CLKOS            |   xsPLLSA    |  990 | clock_latency  |      | CLK_FPGA_SYS1           | 30   |
| led_wf_inst1/cnt_reg[1]/C            | xsDFFSA_K1C1 |    0 |      net       |      | CLK_FPGA_SYS1           |      |
| --                                   |      --      |   -- |       --       | --   | --                      | --   |
| led_wf_inst1/cnt_reg[1]/Q            | xsDFFSA_K1C1 |  347 |  rising_edge   |      | led_wf_inst1/cnt[1]     | 4    |
| led_wf_inst1/_i_6/bitAdd_1/muxcy/S   |   xsMUXCY    |    0 |      net       |      | led_wf_inst1/cnt[1]     |      |
| led_wf_inst1/_i_6/bitAdd_1/muxcy/O   |   xsMUXCY    |  261 |      cell      |      | led_wf_inst1/_i_6/_n_1  | 2    |
| led_wf_inst1/_i_6/bitAdd_2/muxcy/CI  |   xsMUXCY    |    0 |      net       |      | led_wf_inst1/_i_6/_n_1  |      |
| led_wf_inst1/_i_6/bitAdd_2/muxcy/O   |   xsMUXCY    |  168 |      cell      |      | led_wf_inst1/_i_6/_n_3  | 2    |
| led_wf_inst1/_i_6/bitAdd_3/muxcy/CI  |   xsMUXCY    |    0 |      net       |      | led_wf_inst1/_i_6/_n_3  |      |
| led_wf_inst1/_i_6/bitAdd_3/muxcy/O   |   xsMUXCY    |  168 |      cell      |      | led_wf_inst1/_i_6/_n_5  | 2    |
| led_wf_inst1/_i_6/bitAdd_4/muxcy/CI  |   xsMUXCY    |    0 |      net       |      | led_wf_inst1/_i_6/_n_5  |      |
| led_wf_inst1/_i_6/bitAdd_4/muxcy/O   |   xsMUXCY    |  168 |      cell      |      | led_wf_inst1/_i_6/_n_7  | 2    |
| led_wf_inst1/_i_6/bitAdd_5/muxcy/CI  |   xsMUXCY    |    0 |      net       |      | led_wf_inst1/_i_6/_n_7  |      |
| led_wf_inst1/_i_6/bitAdd_5/muxcy/O   |   xsMUXCY    |  168 |      cell      |      | led_wf_inst1/_i_6/_n_9  | 2    |
| led_wf_inst1/_i_6/bitAdd_6/muxcy/CI  |   xsMUXCY    |    0 |      net       |      | led_wf_inst1/_i_6/_n_9  |      |
| led_wf_inst1/_i_6/bitAdd_6/muxcy/O   |   xsMUXCY    |  168 |      cell      |      | led_wf_inst1/_i_6/_n_11 | 2    |
| led_wf_inst1/_i_6/bitAdd_7/muxcy/CI  |   xsMUXCY    |    0 |      net       |      | led_wf_inst1/_i_6/_n_11 |      |
| led_wf_inst1/_i_6/bitAdd_7/muxcy/O   |   xsMUXCY    |  168 |      cell      |      | led_wf_inst1/_i_6/_n_13 | 2    |
| led_wf_inst1/_i_6/bitAdd_8/muxcy/CI  |   xsMUXCY    |    0 |      net       |      | led_wf_inst1/_i_6/_n_13 |      |
| led_wf_inst1/_i_6/bitAdd_8/muxcy/O   |   xsMUXCY    |  168 |      cell      |      | led_wf_inst1/_i_6/_n_15 | 2    |
| led_wf_inst1/_i_6/bitAdd_9/muxcy/CI  |   xsMUXCY    |    0 |      net       |      | led_wf_inst1/_i_6/_n_15 |      |
| led_wf_inst1/_i_6/bitAdd_9/muxcy/O   |   xsMUXCY    |  168 |      cell      |      | led_wf_inst1/_i_6/_n_17 | 2    |
| led_wf_inst1/_i_6/bitAdd_10/muxcy/CI |   xsMUXCY    |    0 |      net       |      | led_wf_inst1/_i_6/_n_17 |      |
| led_wf_inst1/_i_6/bitAdd_10/muxcy/O  |   xsMUXCY    |  168 |      cell      |      | led_wf_inst1/_i_6/_n_19 | 2    |
| led_wf_inst1/_i_6/bitAdd_11/muxcy/CI |   xsMUXCY    |    0 |      net       |      | led_wf_inst1/_i_6/_n_19 |      |
| led_wf_inst1/_i_6/bitAdd_11/muxcy/O  |   xsMUXCY    |  168 |      cell      |      | led_wf_inst1/_i_6/_n_21 | 2    |
| led_wf_inst1/_i_6/bitAdd_12/muxcy/CI |   xsMUXCY    |    0 |      net       |      | led_wf_inst1/_i_6/_n_21 |      |
| led_wf_inst1/_i_6/bitAdd_12/muxcy/O  |   xsMUXCY    |  168 |      cell      |      | led_wf_inst1/_i_6/_n_23 | 2    |
| led_wf_inst1/_i_6/bitAdd_13/muxcy/CI |   xsMUXCY    |    0 |      net       |      | led_wf_inst1/_i_6/_n_23 |      |
| led_wf_inst1/_i_6/bitAdd_13/muxcy/O  |   xsMUXCY    |  168 |      cell      |      | led_wf_inst1/_i_6/_n_25 | 2    |
| led_wf_inst1/_i_6/bitAdd_14/muxcy/CI |   xsMUXCY    |    0 |      net       |      | led_wf_inst1/_i_6/_n_25 |      |
| led_wf_inst1/_i_6/bitAdd_14/muxcy/O  |   xsMUXCY    |  168 |      cell      |      | led_wf_inst1/_i_6/_n_27 | 2    |
| led_wf_inst1/_i_6/bitAdd_15/muxcy/CI |   xsMUXCY    |    0 |      net       |      | led_wf_inst1/_i_6/_n_27 |      |
| led_wf_inst1/_i_6/bitAdd_15/muxcy/O  |   xsMUXCY    |  168 |      cell      |      | led_wf_inst1/_i_6/_n_29 | 2    |
| led_wf_inst1/_i_6/bitAdd_16/muxcy/CI |   xsMUXCY    |    0 |      net       |      | led_wf_inst1/_i_6/_n_29 |      |
| led_wf_inst1/_i_6/bitAdd_16/muxcy/O  |   xsMUXCY    |  168 |      cell      |      | led_wf_inst1/_i_6/_n_31 | 2    |
| led_wf_inst1/_i_6/bitAdd_17/muxcy/CI |   xsMUXCY    |    0 |      net       |      | led_wf_inst1/_i_6/_n_31 |      |
| led_wf_inst1/_i_6/bitAdd_17/muxcy/O  |   xsMUXCY    |  168 |      cell      |      | led_wf_inst1/_i_6/_n_33 | 2    |
| led_wf_inst1/_i_6/bitAdd_18/muxcy/CI |   xsMUXCY    |    0 |      net       |      | led_wf_inst1/_i_6/_n_33 |      |
| led_wf_inst1/_i_6/bitAdd_18/muxcy/O  |   xsMUXCY    |  168 |      cell      |      | led_wf_inst1/_i_6/_n_35 | 2    |
| led_wf_inst1/_i_6/bitAdd_19/muxcy/CI |   xsMUXCY    |    0 |      net       |      | led_wf_inst1/_i_6/_n_35 |      |
| led_wf_inst1/_i_6/bitAdd_19/muxcy/O  |   xsMUXCY    |  168 |      cell      |      | led_wf_inst1/_i_6/_n_37 | 2    |
| led_wf_inst1/_i_6/bitAdd_20/muxcy/CI |   xsMUXCY    |    0 |      net       |      | led_wf_inst1/_i_6/_n_37 |      |
| led_wf_inst1/_i_6/bitAdd_20/muxcy/O  |   xsMUXCY    |  168 |      cell      |      | led_wf_inst1/_i_6/_n_39 | 2    |
| led_wf_inst1/_i_6/bitAdd_21/muxcy/CI |   xsMUXCY    |    0 |      net       |      | led_wf_inst1/_i_6/_n_39 |      |
| led_wf_inst1/_i_6/bitAdd_21/muxcy/O  |   xsMUXCY    |  168 |      cell      |      | led_wf_inst1/_i_6/_n_41 | 2    |
| led_wf_inst1/_i_6/bitAdd_22/muxcy/CI |   xsMUXCY    |    0 |      net       |      | led_wf_inst1/_i_6/_n_41 |      |
| led_wf_inst1/_i_6/bitAdd_22/muxcy/O  |   xsMUXCY    |  168 |      cell      |      | led_wf_inst1/_i_6/_n_43 | 2    |
| led_wf_inst1/_i_6/bitAdd_23/muxcy/CI |   xsMUXCY    |    0 |      net       |      | led_wf_inst1/_i_6/_n_43 |      |
| led_wf_inst1/_i_6/bitAdd_23/muxcy/O  |   xsMUXCY    |  168 |      cell      |      | led_wf_inst1/_i_6/_n_45 | 2    |
| led_wf_inst1/_i_6/bitAdd_24/muxcy/CI |   xsMUXCY    |    0 |      net       |      | led_wf_inst1/_i_6/_n_45 |      |
| led_wf_inst1/_i_6/bitAdd_24/muxcy/O  |   xsMUXCY    |  168 |      cell      |      | led_wf_inst1/_i_6/_n_47 | 1    |
| led_wf_inst1/_i_6/bitAdd_25/xorcy/CI |   xsXORCY    |    0 |      net       |      | led_wf_inst1/_i_6/_n_47 |      |
| led_wf_inst1/_i_6/bitAdd_25/xorcy/O  |   xsXORCY    |  263 |      cell      |      | led_wf_inst1/n_69[25]   | 1    |
| led_wf_inst1/_i_33/I1                |   xsLUTSA2   |    0 |      net       |      | led_wf_inst1/n_69[25]   |      |
| led_wf_inst1/_i_33/O                 |   xsLUTSA2   |   81 |      cell      |      | led_wf_inst1/n_68       | 1    |
| led_wf_inst1/cnt_reg[25]/D           | xsDFFSA_K1C1 |    0 |      net       |      | led_wf_inst1/n_68       |      |
=======================================================================================================================
时钟路径延迟         = 990       
数据路径延迟         = 4816       (Tdatp)
     clock-to-q 延迟 = 347 
        总的单元延迟 = 4469 
        总的连线延迟 = 0 
        逻辑级数     = 26 

[数据捕获路径]
===========================================================================================================
|              节点               |     单元     | 延迟 |      类型      | 位置 |       连线       | 扇出 |
===========================================================================================================
| CLOCK'CLK_IN_25M_PIN            |     N/A      |    0 |                |      | N/A              |      |
| CLK_IN_25M_PIN                  |  fpga_cm33   |    0 | clock_latency  |      | CLK_IN_25M_PIN   | 1    |
| CLK_IN_25M_PIN_pad/I            |    xsIOBI    |    0 |      net       |      | CLK_IN_25M_PIN   |      |
| CLK_IN_25M_PIN_pad/O            |    xsIOBI    |  990 |      cell      |      | CLK_IN_25M_PIN_c | 1    |
| PLL_inst1/PLLInst_0/CLKI        |   xsPLLSA    |    0 |      net       |      | CLK_IN_25M_PIN_c |      |
| --                              |      --      |   -- |       --       | --   | --               | --   |
| CLOCK'PLL_inst1/PLLInst_0/CLKOS |     N/A      |    0 | tcst_gen_clock |      | N/A              |      |
| PLL_inst1/PLLInst_0/CLKOS       |   xsPLLSA    |  990 | clock_latency  |      | CLK_FPGA_SYS1    | 30   |
| led_wf_inst1/cnt_reg[25]/C      | xsDFFSA_K1C1 |    0 |      net       |      | CLK_FPGA_SYS1    |      |
===========================================================================================================

时钟路径延迟         = 990       
    时钟偏差         = 0 (Tcksw)

[延迟计算]
======================================================================
总延迟 = Tdatap     + Tsu        - Tckpm      - Tcksw
       = 4816       + -23        - 0          - 0          
       = 4793
======================================================================
Tdatp -- 数据路径延迟 
Tsu   -- 库单元建立时间 
Tckpm -- 时钟悲观补偿 


#########################################################################
# 时钟频率总结
#########################################################################
最慢时钟     : PLL_inst1/PLLInst_0/CLKOS
最小时钟周期 : 4793 ps
最大时钟频率 : 208.6 MHz
#########################################################################
seg_inst/clk_DRV_reg/Q    : 565.3 Mhz
PLL_inst1/PLLInst_0/CLKOP : 321.2 Mhz
PLL_inst1/PLLInst_0/CLKOS : 208.6 Mhz


Info: 检查时序约束 ....
Info: 已完成.
Info: 检查物理约束 ....
Info: 已完成.
Info: 网表整理(nl.sweep) 开始 ....
Info: 共有 0 个节点被 nl.sweep 删除.
Info: 网表整理(nl.sweep) 结束.

WARN(NCHK-CLK001): 连线 seg_inst/clk_DRV 混合了时钟和数据连接.
-- 非时钟引脚 --
   seg_inst/clk_DRV_reg_ctrlmux.I0
[说明]上述情况通常源自生成时钟，例如通过计数进行分频的逻辑。
如果确实是这种情况而且是必须的(例如不能用PLL/DCM分频替代)，
请别忘为相关连线显式地指定时钟约束。否则，这种时钟和数据混
合的描述方式是不推荐使用的，请复查并修改。

#=============oOOOo================oOOOo=============
# 组装(Packing)
#====================================================
Info: 开始组装(packing).
Info: 将 ahb_lcd8080_inst1/cmd_data_r_reg_reg[15] 吸收到 IREG.
Info: 将 ahb_lcd8080_inst1/cmd_data_r_reg_reg[14] 吸收到 IREG.
Info: 将 ahb_lcd8080_inst1/cmd_data_r_reg_reg[13] 吸收到 IREG.
Info: 将 ahb_lcd8080_inst1/cmd_data_r_reg_reg[12] 吸收到 IREG.
Info: 将 ahb_lcd8080_inst1/cmd_data_r_reg_reg[11] 吸收到 IREG.
Info: 将 ahb_lcd8080_inst1/cmd_data_r_reg_reg[10] 吸收到 IREG.
Info: 将 ahb_lcd8080_inst1/cmd_data_r_reg_reg[9] 吸收到 IREG.
Info: 将 ahb_lcd8080_inst1/cmd_data_r_reg_reg[8] 吸收到 IREG.
Info: 将 ahb_lcd8080_inst1/cmd_data_r_reg_reg[7] 吸收到 IREG.
Info: 将 ahb_lcd8080_inst1/cmd_data_r_reg_reg[6] 吸收到 IREG.
Info: 将 ahb_lcd8080_inst1/cmd_data_r_reg_reg[5] 吸收到 IREG.
Info: 将 ahb_lcd8080_inst1/cmd_data_r_reg_reg[4] 吸收到 IREG.
Info: 将 ahb_lcd8080_inst1/cmd_data_r_reg_reg[3] 吸收到 IREG.
Info: 将 ahb_lcd8080_inst1/cmd_data_r_reg_reg[2] 吸收到 IREG.
Info: 将 ahb_lcd8080_inst1/cmd_data_r_reg_reg[1] 吸收到 IREG.
Info: 将 ahb_lcd8080_inst1/cmd_data_r_reg_reg[0] 吸收到 IREG.
Info: 将 ahb_uart1/RX_samp_regs_reg[5] 吸收到 IREG.
Info: 将 seg_inst/SH_CLK_reg 吸收到 OREG.
Info: 将 seg_inst/LD_CLK_reg 吸收到 OREG.
Info: 将 seg_inst/HC_DAT_reg_dup1 吸收到 OREG.
Info: 将 led_wf_inst1/led_sig_reg[1]_dup1 吸收到 OREG.
Info: 将 led_wf_inst1/led_sig_reg[0]_dup1 吸收到 OREG.
Info: 将 ahb_uart1/TX_shift_reg_reg[0] 吸收到 OREG.
Info: 将 ahb_lcd8080_inst1/sta8080_reg[3]_dup1 吸收到 OREG.
Info: 开始组装预处理.
Info: 完成组装预处理.
Info: CM33                        1.
Info: IOLOGIC                    24.
Info:     IREG_OREG              24.
Info: PIO                        63.
Info: PLL_25K                     1.
Info: SLICEL                     63.
Info:     CARRY                  41.
Info:     MUXF7                   6.
Info:     MUXF8                  16.
Info: SLICEL(LE)                817.
Info:     LUT                   183.
Info:     LUT REG               230.
Info:     REG                   404.
Info: 完成组装.

Info: Start gpack.
Info: Done gpack.
Info: 开始建立物理网表.
Info:   为 63   个 PIO        建立了物理网表 .
Info:   为 24   个 IOLOGIC    建立了物理网表 .
Info:   为 1    个 PLL_25K    建立了物理网表 .
Info:   为 1    个 CM33       建立了物理网表 .
Info:   为 308  个 SLICEL     建立了物理网表 .
Info: 完成建立物理网表.
Info: CM33                        1.
Info: IOLOGIC                    24.
Info:     IREG_OREG              24.
Info: PIO                        63.
Info: PLL_25K                     1.
Info: SLICEL                    308.
Info:     CARRY                  41.
Info:     LOGIC                 245.
Info:     MUXF7                   6.
Info:     MUXF8                  16.
####
Info: 组装执行时间 : 6 秒.
Info: 输出网表报告到文件D:\fpga\AC201-SA5Z50-CM33\TEST1\FPGA\hq_run\fpga_cm33_map.rpt中.
Info: 检查时序约束 ....
Info: 已完成.

#=============oOOOo================oOOOo=============
# 布局(Placement)
#====================================================
Info: 开始布局(placement).
Info: 布局模式: 时序优化.
Info: 时序优化强度: 标准.
Info: CE/SR NET max fanout = 2000.
Info: Best achievable WNS = 8413.9
[V]PL-STAT-SLICE:  3.63208 = 308 / 8480
Info: 设置延迟系数: 1.33333.
[V]: Identify CE/SR net...
Info: 元件实例 GPIO_PIN[0] 已固定于 C15.
Info: 元件实例 GPIO_PIN[1] 已固定于 N4.
Info: 元件实例 GPIO_PIN[2] 已固定于 T18.
Info: 元件实例 GPIO_PIN[3] 已固定于 U17.
Info: 元件实例 GPIO_PIN[4] 已固定于 T10.
Info: 元件实例 GPIO_PIN[5] 已固定于 V12.
Info: 元件实例 GPIO_PIN[6] 已固定于 H15.
Info: 元件实例 GPIO_PIN[7] 已固定于 T14.
Info: 元件实例 GPIO_PIN[8] 已固定于 T13.
Info: 元件实例 GPIO_PIN[9] 已固定于 T15.
Info: 元件实例 GPIO_PIN[10] 已固定于 R17.
Info: 元件实例 GPIO_PIN[11] 已固定于 N15.
Info: 元件实例 GPIO_PIN[12] 已固定于 U18.
Info: 元件实例 GPIO_PIN[13] 已固定于 N16.
Info: 元件实例 GPIO_PIN[14] 已固定于 P15.
Info: 元件实例 GPIO_PIN[15] 已固定于 H17.
Info: 元件实例 GPIO_PIN[16] 已固定于 F13.
Info: 元件实例 GPIO_PIN[17] 已固定于 U6.
Info: 元件实例 GPIO_PIN[18] 已固定于 D17.
Info: 元件实例 GPIO_PIN[19] 已固定于 R15.
Info: 元件实例 GPIO_PIN[20] 已固定于 P17.
Info: 元件实例 GPIO_PIN[21] 已固定于 F14.
Info: 元件实例 GPIO_PIN[22] 已固定于 C12.
Info: 元件实例 GPIO_PIN[23] 已固定于 B12.
Info: 元件实例 GPIO_PIN[24] 已固定于 E15.
Info: 元件实例 GPIO_PIN[25] 已固定于 E16.
Info: 元件实例 GPIO_PIN[26] 已固定于 J15.
Info: 元件实例 GPIO_PIN[27] 已固定于 B14.
Info: 元件实例 GPIO_PIN[28] 已固定于 H16.
Info: 元件实例 GPIO_PIN[29] 已固定于 G16.
Info: 元件实例 GPIO_PIN[30] 已固定于 F15.
Info: 元件实例 GPIO_PIN[31] 已固定于 F16.
Info: 元件实例 SWD_IO_PIN 已固定于 M13.
Info: 元件实例 DATA_8080[15] 已固定于 J14.
Info: 元件实例 DATA_8080[14] 已固定于 J13.
Info: 元件实例 DATA_8080[13] 已固定于 K13.
Info: 元件实例 DATA_8080[12] 已固定于 K16.
Info: 元件实例 DATA_8080[11] 已固定于 K6.
Info: 元件实例 DATA_8080[10] 已固定于 M1.
Info: 元件实例 DATA_8080[9] 已固定于 L1.
Info: 元件实例 DATA_8080[8] 已固定于 U9.
Info: 元件实例 DATA_8080[7] 已固定于 V9.
Info: 元件实例 DATA_8080[6] 已固定于 N5.
Info: 元件实例 DATA_8080[5] 已固定于 P5.
Info: 元件实例 DATA_8080[4] 已固定于 T5.
Info: 元件实例 DATA_8080[3] 已固定于 T4.
Info: 元件实例 DATA_8080[2] 已固定于 P4.
Info: 元件实例 DATA_8080[1] 已固定于 P3.
Info: 元件实例 DATA_8080[0] 已固定于 V5.
Info: 元件实例 RST_N_PIN 已固定于 H14.
Info: 元件实例 CLK_IN_25M_PIN 已固定于 K15.
Info: 元件实例 ahb_uart_rx 已固定于 U16.
Info: 元件实例 SW_CLK_PIN 已固定于 T9.
Info: 元件实例 seg7_SH_CP 已固定于 D14.
Info: 元件实例 seg7_ST_CP 已固定于 A14.
Info: 元件实例 seg7_DS 已固定于 A13.
Info: 元件实例 LED01_PIN[1] 已固定于 D13.
Info: 元件实例 LED01_PIN[0] 已固定于 D12.
Info: 元件实例 ahb_uart_tx 已固定于 U13.
Info: 元件实例 CS_8080 已固定于 R2.
Info: 元件实例 RS_8080 已固定于 M3.
Info: 元件实例 WR_8080 已固定于 M2.
Info: 元件实例 RD_8080 已固定于 U7.
----
Info: 布局第1阶段(总共3阶段) (签名=589,60,1).
----
Info: 进度   3%, WNS = -22516.
Info: 进度   7%, WNS = -24940.
Info: 进度  10%, WNS = -13528.
Info: 进度  13%, WNS = -14856.
Info: 进度  15%, WNS = -12403.
Info: 进度  17%, WNS = -10195.
Info: 进度  20%, WNS =  -8182.
Info: 进度  23%, WNS =  -9979.
Info: 进度  27%, WNS =  -9676.
Info: 进度  30%, WNS =  -8200.
Info: 进度  32%, WNS =  -4364.
Info: 进度  33%, WNS =  -4669.
Info: 进度  37%, WNS =  -5600.
Info: 进度  40%, WNS =  -4916.
Info: 进度  43%, WNS =  -4947.
Info: 进度  47%, WNS =  -4204.
Info: 进度  50%, WNS =  -3199.
Info: 进度  53%, WNS =  -5316.
Info: 进度  57%, WNS =  -3661.
Info: 进度  58%, WNS =  -3185.
Info: 进度  60%, WNS =  -4121.
Info: 进度  63%, WNS =  -3097.
Info: 进度  65%, WNS =  -2317.
Info: 进度  67%, WNS =  -2759.
Info: 进度  70%, WNS =  -2623.
Info: 进度  73%, WNS =  -2347.
Info: 进度  77%, WNS =  -2069.
Info: 进度  80%, WNS =  -2254.
Info: 进度  83%, WNS =  -1930.
Info: 进度  87%, WNS =  -4349.
Info: 进度  90%, WNS =  -2952.
Info: 进度  93%, WNS =  -2046.
Info: 进度  95%, WNS =  -1792.
Info: 进度  97%, WNS =  -1779.
Info: 进度  99%, WNS =  -1779.
Info: 进度 100%, WNS =  -1792.
----
Info: 布局第2阶段(总共3阶段) (签名=4,10,1).
----
Info: 进度   0%, WNS =  -1779.
Info: 进度  10%, WNS =  -1776.
Info: 进度  30%, WNS =  -1776.
Info: 进度  40%, WNS =  -1776.
Info: 进度  50%, WNS =  -1776.
Info: 进度  60%, WNS =  -1779.
Info: 进度  70%, WNS =  -1779.
Info: 进度  90%, WNS =  -1779.
Info: 进度 100%, WNS =  -1779.
----
Info: 布局第3阶段(总共3阶段) (签名=1,10,1).
----
Info: 进度  10%, WNS =  -1776.
Info: 进度  30%, WNS =  -1776.
Info: 进度  50%, WNS =  -1779.
Info: 进度  70%, WNS =  -1776.
Info: 进度  80%, WNS =  -1776.
Info: 进度  90%, WNS =  -1779.
Info: 进度 100%, WNS =  -1776.
----
Info: 布局结果最终WNS = 1010.
----
Info: 完成布局.

Info: 开始网表校正.
Info: 完成网表校正.
####
Info: 布局执行时间 : 2 秒.
####
Info: 输出网表报告到文件D:\fpga\AC201-SA5Z50-CM33\TEST1\FPGA\hq_run\fpga_cm33_place.rpt中.
Info: 检查时序约束 ....
Info: 已完成.

#=============oOOOo================oOOOo=============
# 布线(Routing)
#====================================================
Info: 布线模式 : timing.
Info: 优化强度 : std.
Info: 读入布线资源并检查网表 ....
Info: 当前网表中有 399 个元件例示(instance).
Info: 总共需要对 1222 条连线 (4481 连接点) 进行布线.
Info: 连线 AHB_USR_CLK 指定为 PCLK (由 placer).
Info: 连线 CLK_FPGA_SYS1 指定为 PCLK (由 placer).
Info: 连线 seg_inst/clk_DRV 指定为 PCLK (由 placer).
Info: 开始布线(routing).

Info: set customeized options 

| X1/X2 | X2H | X12D | X4/X6 |  XL |  LH |  LV | LVB | BNC | GFAN | X120 | X0-X0 | X1-X2 | X4-X6 
|   5   |   5 |   5  |   2   |   3 |   6 |   6 |   6 |   6 |   6  |  50  |   3   |   8   |   7   

| MALL | MLONG | MX0  | X12RAM | X46RAM | X12VIQ | X46VIQ | X12CLKV | PLO | CLO | X-LOCAL | CLKV+ | GFANn | GNDfo | GNDlut 
|   1  |   1   |   1  |    2   |    2   |    3   |    2   |     5   |  10 |   5 |    0    |   1   |   2   |    0  |    0   

Info: 第  0 轮 : 还需要对 1004  条连线 (3875  连接点)进行布线.
Info: 第  1 轮 : 还需要对 96    条连线 (84    连接点)进行布线.
Info: 第  2 轮 : 还需要对 16    条连线 (9     连接点)进行布线.
Info: 第  3 轮 : 还需要对 2     条连线 (1     连接点)进行布线.
Info: 第  4 轮 : 还需要对 0     条连线 (0     连接点)进行布线.

Info: 完成布线.

Info: 开始更新物理网表.
Info:   为 155  个 SLICEL     建立了物理网表 .
Info:   为 68   个 TIEOFF     建立了物理网表 .
Info: 完成更新物理网表.
####
Info: 布线执行时间 : 9 秒.
####
 
Info: 生成最差时序余量(WNS)报告 ...
============================================================
Clock Name                  Req Period  Setup WNS   Hold WNS
------------------------------------------------------------
CLK_IN_25M_PIN                   40000         --         --
PLL_inst1/PLLInst_0/CLKOP        10000       1930        355
PLL_inst1/PLLInst_0/CLKOS        10000       4635        375
============================================================
【汇总】
Info(wns-ok): Setup WNS = 1930, 满足时序目标.
Info(wns-ok): Hold  WNS = 355, 满足时序目标.
====
Info: 完成WNS报告.
Info:   (可在文件 "D:/fpga/AC201-SA5Z50-CM33/TEST1/FPGA/hq_run/fpga_cm33_slack.rpt" 中检查更详细信息).
====
Info: 自动添加约束: create_generated_clock {PLL_inst1/PLLInst_0/CLKOP} -source {PLL_inst1/PLLInst_0/CLKI} -multiply_by 32 -divide_by 8.
Info: 自动添加约束: create_generated_clock {PLL_inst1/PLLInst_0/CLKOS} -source {PLL_inst1/PLLInst_0/CLKI} -multiply_by 32 -divide_by 8.
Info: 输出网表报告到文件D:\fpga\AC201-SA5Z50-CM33\TEST1\FPGA\hq_run\fpga_cm33_route.rpt中.

#########################################################################
#
# 最大时钟频率(FMAX)报告
#
#########################################################################
#
# 注意: FMAX 的计算仅针对在同一时钟域内的寄存器到寄存器路径，
# 多周期路径、跨时钟域路径(包括主时钟及其生成时钟之间的路径)都将
# 被忽略。对于一个时钟及其反向时钟之间的路径， FMAX的计算通过按
# 频宽比(duty cycle)等比例扩展路径延迟得到。例如，假设有一
# 条路径的起点由时钟上升沿驱动而终点由同一时钟的下降沿驱动，
# 如果该时钟的频宽比为50，则计算FMAX时，路径延迟将乘以2(即
# 除以50%)。
#


# ***********************************************************************
# 时钟         : PLL_inst1/PLLInst_0/CLKOP
# 最小时钟周期 : 8070 ps
# ***********************************************************************

********************
* 路径 1
********************
起点     : DATA_8080[7]_MGIOL/RXDATA0 [激发时钟: PLL_inst1/PLLInst_0/CLKOP, 上升沿1]
终点     : CM33_inst/TARGEXP1HRDATA_7 [捕获时钟: PLL_inst1/PLLInst_0/CLKOP, 上升沿2] 

数据产生路径
=================================================================================================================================
|              节点               |   单元    |  延迟  |     类型      |   位置    |                连线                 | 扇出 |
=================================================================================================================================
| CLOCK'CLK_IN_25M_PIN            |    N/A    |      0 |               |           | N/A                                 |      |
| CLK_IN_25M_PIN                  | fpga_cm33 |      0 | clock_latency |           | CLK_IN_25M_PIN                      | 1    |
| CLK_IN_25M_PIN/PAD#bidir_in     |    PIO    |      0 |      net      | PT88A     | CLK_IN_25M_PIN                      | 1    |
| CLK_IN_25M_PIN/PADDI            |    PIO    |   1091 |   PADI_DEL    |           | CLK_IN_25M_PIN_c                    | 1    |
| PLL_inst1/PLLInst_0/CLKI        |  PLL_25K  |    507 |      net      | TPLL2     | CLK_IN_25M_PIN_c                    |      |
| --                              |    --     |     -- |      --       | --        | --                                  | --   |
| CLOCK'PLL_inst1/PLLInst_0/CLKOP |    N/A    |      0 |  CLKI2OP_DEL  |           | N/A                                 |      |
| PLL_inst1/PLLInst_0/CLKOP       |  PLL_25K  |   1598 | clock_latency |           | AHB_USR_CLK                         | 284  |
| DATA_8080[7]_MGIOL/CLK          |  IOLOGIC  | 2362.4 |      net      | IOL_B138B | AHB_USR_CLK                         |      |
| --                              |    --     |     -- |      --       | --        | --                                  | --   |
| DATA_8080[7]_MGIOL/RXDATA0      |  IOLOGIC  |    182 |   C2INP_DEL   |           | ahb_lcd8080_inst1/cmd_data_r_reg[7] | 1    |
| TARGEXP1HRDATA[5]/B2            |  SLICEL   | 4409.6 |      net      | R14C61L   | ahb_lcd8080_inst1/cmd_data_r_reg[7] |      |
| TARGEXP1HRDATA[5]/B             |  SLICEL   |   75.1 |     Tilo      |           | TARGEXP1HRDATA[7]                   | 1    |
| CM33_inst/TARGEXP1HRDATA_7      |   CM33    | 2548.3 |      net      | CM3       | TARGEXP1HRDATA[7]                   |      |
=================================================================================================================================
时钟路径延迟         = 3960.4    
数据路径延迟         = 7215       (Tdatp)
     clock-to-q 延迟 = 182 
        总的单元延迟 = 75.1 
        总的连线延迟 = 6957.9 
        逻辑级数     = 1 

[数据捕获路径]
==========================================================================================================
|              节点               |   单元    |  延迟  |     类型      | 位置  |       连线       | 扇出 |
==========================================================================================================
| CLOCK'CLK_IN_25M_PIN            |    N/A    |      0 |               |       | N/A              |      |
| CLK_IN_25M_PIN                  | fpga_cm33 |      0 | clock_latency |       | CLK_IN_25M_PIN   | 1    |
| CLK_IN_25M_PIN/PAD#bidir_in     |    PIO    |      0 |      net      | PT88A | CLK_IN_25M_PIN   | 1    |
| CLK_IN_25M_PIN/PADDI            |    PIO    |   1091 |   PADI_DEL    |       | CLK_IN_25M_PIN_c | 1    |
| PLL_inst1/PLLInst_0/CLKI        |  PLL_25K  |    491 |      net      | TPLL2 | CLK_IN_25M_PIN_c |      |
| --                              |    --     |     -- |      --       | --    | --               | --   |
| CLOCK'PLL_inst1/PLLInst_0/CLKOP |    N/A    |      0 |  CLKI2OP_DEL  |       | N/A              |      |
| PLL_inst1/PLLInst_0/CLKOP       |  PLL_25K  |   1582 | clock_latency |       | AHB_USR_CLK      | 284  |
| CM33_inst/CIB_CLK               |   CM33    | 2360.4 |      net      | CM3   | AHB_USR_CLK      |      |
==========================================================================================================

时钟路径延迟         = 3942.4    
    时钟偏差         = -18 (Tcksw)

[延迟计算]
======================================================================
总延迟 = Tdatap     + Tsu        - Tckpm      - Tcksw
       = 7215       + 853        - 16         - -18        
       = 8070
======================================================================
Tdatp -- 数据路径延迟 
Tsu   -- 库单元建立时间 
Tckpm -- 时钟悲观补偿 


# ***********************************************************************
# 时钟         : PLL_inst1/PLLInst_0/CLKOS
# 最小时钟周期 : 5364.6 ps
# ***********************************************************************

********************
* 路径 1
********************
起点     : led_wf_inst1/cnt[19]/DQ    [激发时钟: PLL_inst1/PLLInst_0/CLKOS, 上升沿1]
终点     : LED01_PIN[0]_MGIOL/TXDATA0 [捕获时钟: PLL_inst1/PLLInst_0/CLKOS, 上升沿2] 

数据产生路径
==================================================================================================================================
|               节点               |   单元    |  延迟  |     类型      |   位置   |                 连线                 | 扇出 |
==================================================================================================================================
| CLOCK'CLK_IN_25M_PIN             |    N/A    |      0 |               |          | N/A                                  |      |
| CLK_IN_25M_PIN                   | fpga_cm33 |      0 | clock_latency |          | CLK_IN_25M_PIN                       | 1    |
| CLK_IN_25M_PIN/PAD#bidir_in      |    PIO    |      0 |      net      | PT88A    | CLK_IN_25M_PIN                       | 1    |
| CLK_IN_25M_PIN/PADDI             |    PIO    |   1091 |   PADI_DEL    |          | CLK_IN_25M_PIN_c                     | 1    |
| PLL_inst1/PLLInst_0/CLKI         |  PLL_25K  |    507 |      net      | TPLL2    | CLK_IN_25M_PIN_c                     |      |
| --                               |    --     |     -- |      --       | --       | --                                   | --   |
| CLOCK'PLL_inst1/PLLInst_0/CLKOS  |    N/A    |      0 |  CLKI2OS_DEL  |          | N/A                                  |      |
| PLL_inst1/PLLInst_0/CLKOS        |  PLL_25K  |   1598 | clock_latency |          | CLK_FPGA_SYS1                        | 8    |
| led_wf_inst1/cnt[19]/CLK         |  SLICEL   | 2362.4 |      net      | R3C121L  | CLK_FPGA_SYS1                        |      |
| --                               |    --     |     -- |      --       | --       | --                                   | --   |
| led_wf_inst1/cnt[19]/DQ          |  SLICEL   |   30.5 |     Tcko      |          | led_wf_inst1/cnt[15]                 | 2    |
| led_wf_inst1/_i_2/_i_0_rkd_14/C1 |  SLICEL   |  740.1 |      net      | R4C121M  | led_wf_inst1/cnt[15]                 |      |
| led_wf_inst1/_i_2/_i_0_rkd_14/C  |  SLICEL   |   75.1 |     Tilo      |          | led_wf_inst1/_i_2/_i_0_rkd_16        | 1    |
| led_wf_inst1/_i_2/_i_0_rkd_14/D4 |  SLICEL   |  209.9 |      net      | R4C121M  | led_wf_inst1/_i_2/_i_0_rkd_16        |      |
| led_wf_inst1/_i_2/_i_0_rkd_14/D  |  SLICEL   |   75.1 |     Tilo      |          | led_wf_inst1/_i_2/_i_0_rkd_21        | 1    |
| led_wf_inst1/_i_2/_i_0_rkd_14/B1 |  SLICEL   |  244.1 |      net      | R4C121M  | led_wf_inst1/_i_2/_i_0_rkd_21        |      |
| led_wf_inst1/_i_2/_i_0_rkd_14/B  |  SLICEL   |   75.1 |     Tilo      |          | _n_5602                              | 1    |
| led_wf_inst1/cnt[24]/D3          |  SLICEL   |  225.8 |      net      | R4C121L  | _n_5602                              |      |
| led_wf_inst1/cnt[24]/D           |  SLICEL   |   75.1 |     Tilo      |          | led_wf_inst1/n_38                    | 16   |
| led_wf_inst1/cnt[1]/C3           |  SLICEL   |  517.8 |      net      | R4C123M  | led_wf_inst1/n_38                    |      |
| led_wf_inst1/cnt[1]/C            |  SLICEL   |   75.1 |     Tilo      |          | led_wf_inst1/led_sig_reg[0]_ctrl_din | 1    |
| LED01_PIN[0]_MGIOL/TXDATA0       |  IOLOGIC  | 2734.8 |      net      | IOL_T61C | led_wf_inst1/led_sig_reg[0]_ctrl_din |      |
==================================================================================================================================
时钟路径延迟         = 3960.4    
数据路径延迟         = 5078.6     (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 375.5 
        总的连线延迟 = 4672.6 
        逻辑级数     = 5 

[数据捕获路径]
=============================================================================================================
|              节点               |   单元    |  延迟  |     类型      |   位置   |       连线       | 扇出 |
=============================================================================================================
| CLOCK'CLK_IN_25M_PIN            |    N/A    |      0 |               |          | N/A              |      |
| CLK_IN_25M_PIN                  | fpga_cm33 |      0 | clock_latency |          | CLK_IN_25M_PIN   | 1    |
| CLK_IN_25M_PIN/PAD#bidir_in     |    PIO    |      0 |      net      | PT88A    | CLK_IN_25M_PIN   | 1    |
| CLK_IN_25M_PIN/PADDI            |    PIO    |   1091 |   PADI_DEL    |          | CLK_IN_25M_PIN_c | 1    |
| PLL_inst1/PLLInst_0/CLKI        |  PLL_25K  |    491 |      net      | TPLL2    | CLK_IN_25M_PIN_c |      |
| --                              |    --     |     -- |      --       | --       | --               | --   |
| CLOCK'PLL_inst1/PLLInst_0/CLKOS |    N/A    |      0 |  CLKI2OS_DEL  |          | N/A              |      |
| PLL_inst1/PLLInst_0/CLKOS       |  PLL_25K  |   1582 | clock_latency |          | CLK_FPGA_SYS1    | 8    |
| LED01_PIN[0]_MGIOL/CLK          |  IOLOGIC  | 2360.4 |      net      | IOL_T61C | CLK_FPGA_SYS1    |      |
=============================================================================================================

时钟路径延迟         = 3942.4    
    时钟偏差         = -18 (Tcksw)

[延迟计算]
======================================================================
总延迟 = Tdatap     + Tsu        - Tckpm      - Tcksw
       = 5078.6     + 284        - 16         - -18        
       = 5364.6
======================================================================
Tdatp -- 数据路径延迟 
Tsu   -- 库单元建立时间 
Tckpm -- 时钟悲观补偿 


#########################################################################
# 时钟频率总结
#########################################################################
最慢时钟     : PLL_inst1/PLLInst_0/CLKOP
最小时钟周期 : 8070 ps
最大时钟频率 : 123.9 MHz
#########################################################################
PLL_inst1/PLLInst_0/CLKOP : 123.9 Mhz
PLL_inst1/PLLInst_0/CLKOS : 186.4 Mhz



#=============oOOOo================oOOOo=============
# 位流生成
#====================================================
Info: 载入器件信息 ....
Info: 载入设计 ....
Info: 输出位流文件 fpga_cm33.bit ....
Info: 完成.
####
Info: 位流生成执行时间 : 3 秒.
####
Info: 启动比特流下载器 ....
D:/fpga/AC208-SA5Z30-CM3/hq_xist_2.14.4_021824_win64/build/hqdnload/hqdnload.exe -f fpga_cm33.bit -family seal50k -lang chs
----
Info: 启动比特流下载器 ....
D:/fpga/AC208-SA5Z30-CM3/hq_xist_2.14.4_021824_win64/build/hqdnload/hqdnload.exe -f fpga_cm33.bit -family seal50k -lang chs
----
