# Reading C:/modeltech64_10.4/tcl/vsim/pref.tcl
# //  ModelSim SE-64 10.4 Dec  3 2014 
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# do {stopwatch_tb.tdo}
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 13:47:31 on Jul 22,2017
# vcom -reportprogress 300 -explicit -93 netgen/par/stopwatch_timesim.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VCOMPONENTS
# -- Loading package VITAL_Primitives
# -- Loading package VPACKAGE
# -- Compiling entity stopwatch
# -- Compiling architecture Structure of stopwatch
# End time: 13:47:32 on Jul 22,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 13:47:32 on Jul 22,2017
# vcom -reportprogress 300 -explicit -93 ../stopwatch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Compiling entity stopwatch_tb
# -- Compiling architecture testbench_arch of stopwatch_tb
# End time: 13:47:32 on Jul 22,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -gui -do "do {stopwatch_tb.tdo}" 
# Start time: 13:47:32 on Jul 22,2017
# ** Note: (vsim-8009) Loading existing optimized design _opt
# 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.std_logic_textio(body)
# Loading work.stopwatch_tb(testbench_arch)#1
# Loading vital2000.vital_timing(body)
# Loading simprim.vcomponents
# Loading vital2000.vital_primitives(body)
# Loading simprim.vpackage(body)
# Loading work.stopwatch(structure)#1
# Loading simprim.x_zero(x_zero_v)#1
# Loading simprim.x_mux2(x_mux2_v)#1
# Loading simprim.x_buf(x_buf_v)#1
# Loading simprim.x_one(x_one_v)#1
# Loading simprim.x_and2(x_and2_v)#1
# Loading simprim.x_xor2(x_xor2_v)#1
# Loading simprim.x_lut4(x_lut4_v)#1
# Loading simprim.x_sff(x_sff_v)#1
# Loading simprim.x_obuf(x_obuf_v)#1
# Loading simprim.x_ff(x_ff_v)#1
# Loading simprim.x_bufgmux(x_bufgmux_v)#1
# Loading simprim.x_inv(x_inv_v)#1
# Loading simprim.x_dcm_sp(x_dcm_sp_v)#1
# Loading simprim.x_dcm_sp_clock_divide_by_2(x_dcm_sp_clock_divide_by_2_v)#1
# Loading simprim.x_dcm_sp_maximum_period_check(x_dcm_sp_maximum_period_check_v)#1
# Loading simprim.x_dcm_sp_maximum_period_check(x_dcm_sp_maximum_period_check_v)#2
# Loading simprim.x_dcm_sp_clock_lost(x_dcm_sp_clock_lost_v)#1
# Loading simprim.x_sff(x_sff_v)#2
# Loading simprim.x_ff(x_ff_v)#2
# Loading simprim.x_latche(x_latche_v)#1
# Loading simprim.x_inv(x_inv_v)#2
# Loading simprim.x_roc(x_roc_v)#1
# Loading simprim.x_toc(x_toc_v)#1
# Loading instances from netgen/par/stopwatch_timesim.sdf
# Loading timing data from netgen/par/stopwatch_timesim.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /stopwatch_tb File: ../stopwatch_tb.vhd
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# End time: 13:49:26 on Jul 22,2017, Elapsed time: 0:01:54
# Errors: 0, Warnings: 0
