

================================================================
== Vitis HLS Report for 'FIR_filter_2'
================================================================
* Date:           Wed Nov 12 23:19:57 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Multirate_v10
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.750 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        9|        9|  90.000 ns|  90.000 ns|    9|    9|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+---------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |                                                 |                                       |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
        |                     Instance                    |                 Module                |   min   |   max   |    min    |    max    | min | max |                      Type                      |
        +-------------------------------------------------+---------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |grp_FIR_filter_2_Pipeline_VITIS_LOOP_41_1_fu_56  |FIR_filter_2_Pipeline_VITIS_LOOP_41_1  |        6|        6|  60.000 ns|  60.000 ns|    5|    5|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-------------------------------------------------+---------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      39|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     2|      39|     116|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      80|    -|
|Register         |        -|     -|      21|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     2|      60|     235|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------+---------------------------------------+---------+----+----+-----+-----+
    |                     Instance                    |                 Module                | BRAM_18K| DSP| FF | LUT | URAM|
    +-------------------------------------------------+---------------------------------------+---------+----+----+-----+-----+
    |grp_FIR_filter_2_Pipeline_VITIS_LOOP_41_1_fu_56  |FIR_filter_2_Pipeline_VITIS_LOOP_41_1  |        0|   1|  39|  111|    0|
    |mul_16s_15s_31_1_1_U6                            |mul_16s_15s_31_1_1                     |        0|   1|   0|    5|    0|
    +-------------------------------------------------+---------------------------------------+---------+----+----+-----+-----+
    |Total                                            |                                       |        0|   2|  39|  116|    0|
    +-------------------------------------------------+---------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+----+---+----+------------+------------+
    |   Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+----+---+----+------------+------------+
    |add_ln39_fu_87_p2  |         +|   0|  0|  39|          32|          32|
    +-------------------+----------+----+---+----+------------+------------+
    |Total              |          |   0|  0|  39|          32|          32|
    +-------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |FIR_coe_address0     |   9|          2|    3|          6|
    |FIR_coe_ce0          |   9|          2|    1|          2|
    |FIR_delays_address0  |   9|          2|    3|          6|
    |FIR_delays_ce0       |   9|          2|    1|          2|
    |FIR_delays_ce1       |   9|          2|    1|          2|
    |FIR_delays_we0       |   9|          2|    1|          2|
    |ap_NS_fsm            |  26|          5|    1|          5|
    +---------------------+----+-----------+-----+-----------+
    |Total                |  80|         17|   11|         25|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                             | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                     |   4|   0|    4|          0|
    |grp_FIR_filter_2_Pipeline_VITIS_LOOP_41_1_fu_56_ap_start_reg  |   1|   0|    1|          0|
    |y_reg_118                                                     |  16|   0|   16|          0|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                         |  21|   0|   21|          0|
    +--------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  FIR_filter.2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  FIR_filter.2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  FIR_filter.2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  FIR_filter.2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  FIR_filter.2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  FIR_filter.2|  return value|
|ap_return            |  out|   16|  ap_ctrl_hs|  FIR_filter.2|  return value|
|FIR_delays_address0  |  out|    3|   ap_memory|    FIR_delays|         array|
|FIR_delays_ce0       |  out|    1|   ap_memory|    FIR_delays|         array|
|FIR_delays_we0       |  out|    1|   ap_memory|    FIR_delays|         array|
|FIR_delays_d0        |  out|   32|   ap_memory|    FIR_delays|         array|
|FIR_delays_q0        |   in|   32|   ap_memory|    FIR_delays|         array|
|FIR_delays_address1  |  out|    3|   ap_memory|    FIR_delays|         array|
|FIR_delays_ce1       |  out|    1|   ap_memory|    FIR_delays|         array|
|FIR_delays_q1        |   in|   32|   ap_memory|    FIR_delays|         array|
|FIR_coe_address0     |  out|    3|   ap_memory|       FIR_coe|         array|
|FIR_coe_ce0          |  out|    1|   ap_memory|       FIR_coe|         array|
|FIR_coe_q0           |   in|   15|   ap_memory|       FIR_coe|         array|
|x_n                  |   in|   16|     ap_none|           x_n|        scalar|
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.67>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%FIR_coe_addr = getelementptr i15 %FIR_coe, i64 0, i64 0" [FIR_HLS.cpp:35]   --->   Operation 5 'getelementptr' 'FIR_coe_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%FIR_delays_addr = getelementptr i32 %FIR_delays, i64 0, i64 0" [FIR_HLS.cpp:35]   --->   Operation 6 'getelementptr' 'FIR_delays_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [2/2] (0.67ns)   --->   "%FIR_coe_load = load i3 %FIR_coe_addr" [FIR_HLS.cpp:39]   --->   Operation 7 'load' 'FIR_coe_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 5> <ROM>
ST_1 : Operation 8 [2/2] (0.67ns)   --->   "%FIR_delays_load = load i3 %FIR_delays_addr" [FIR_HLS.cpp:39]   --->   Operation 8 'load' 'FIR_delays_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>

State 2 <SV = 1> <Delay = 4.07>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%x_n_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %x_n" [FIR_HLS.cpp:35]   --->   Operation 9 'read' 'x_n_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i16 %x_n_read" [FIR_HLS.cpp:39]   --->   Operation 10 'sext' 'sext_ln39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/2] ( I:0.67ns O:0.67ns )   --->   "%FIR_coe_load = load i3 %FIR_coe_addr" [FIR_HLS.cpp:39]   --->   Operation 11 'load' 'FIR_coe_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 5> <ROM>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln39_2 = sext i15 %FIR_coe_load" [FIR_HLS.cpp:39]   --->   Operation 12 'sext' 'sext_ln39_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (2.38ns)   --->   "%mul_ln39 = mul i31 %sext_ln39, i31 %sext_ln39_2" [FIR_HLS.cpp:39]   --->   Operation 13 'mul' 'mul_ln39' <Predicate = true> <Delay = 2.38> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/2] ( I:0.67ns O:0.67ns )   --->   "%FIR_delays_load = load i3 %FIR_delays_addr" [FIR_HLS.cpp:39]   --->   Operation 14 'load' 'FIR_delays_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %mul_ln39, i1 0" [FIR_HLS.cpp:39]   --->   Operation 15 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.01ns)   --->   "%add_ln39 = add i32 %FIR_delays_load, i32 %shl_ln" [FIR_HLS.cpp:39]   --->   Operation 16 'add' 'add_ln39' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%y = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %add_ln39, i32 16, i32 31" [FIR_HLS.cpp:39]   --->   Operation 17 'partselect' 'y' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 18 [2/2] (0.00ns)   --->   "%call_ln35 = call void @FIR_filter.2_Pipeline_VITIS_LOOP_41_1, i15 %FIR_coe, i32 %FIR_delays, i16 %x_n_read" [FIR_HLS.cpp:35]   --->   Operation 18 'call' 'call_ln35' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 1.52>
ST_4 : Operation 19 [1/2] (1.52ns)   --->   "%call_ln35 = call void @FIR_filter.2_Pipeline_VITIS_LOOP_41_1, i15 %FIR_coe, i32 %FIR_delays, i16 %x_n_read" [FIR_HLS.cpp:35]   --->   Operation 19 'call' 'call_ln35' <Predicate = true> <Delay = 1.52> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%ret_ln44 = ret i16 %y" [FIR_HLS.cpp:44]   --->   Operation 20 'ret' 'ret_ln44' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ FIR_delays]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ FIR_coe]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ x_n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
FIR_coe_addr    (getelementptr ) [ 00100]
FIR_delays_addr (getelementptr ) [ 00100]
x_n_read        (read          ) [ 00011]
sext_ln39       (sext          ) [ 00000]
FIR_coe_load    (load          ) [ 00000]
sext_ln39_2     (sext          ) [ 00000]
mul_ln39        (mul           ) [ 00000]
FIR_delays_load (load          ) [ 00000]
shl_ln          (bitconcatenate) [ 00000]
add_ln39        (add           ) [ 00000]
y               (partselect    ) [ 00011]
call_ln35       (call          ) [ 00000]
ret_ln44        (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="FIR_delays">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_delays"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="FIR_coe">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_coe"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x_n">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_n"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_filter.2_Pipeline_VITIS_LOOP_41_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1004" name="x_n_read_read_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="16" slack="0"/>
<pin id="24" dir="0" index="1" bw="16" slack="0"/>
<pin id="25" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_n_read/2 "/>
</bind>
</comp>

<comp id="28" class="1004" name="FIR_coe_addr_gep_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="15" slack="0"/>
<pin id="30" dir="0" index="1" bw="1" slack="0"/>
<pin id="31" dir="0" index="2" bw="1" slack="0"/>
<pin id="32" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FIR_coe_addr/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="FIR_delays_addr_gep_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="32" slack="0"/>
<pin id="38" dir="0" index="1" bw="1" slack="0"/>
<pin id="39" dir="0" index="2" bw="1" slack="0"/>
<pin id="40" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FIR_delays_addr/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="grp_access_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="3" slack="0"/>
<pin id="46" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="47" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="48" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FIR_coe_load/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="grp_access_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="3" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="53" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="54" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FIR_delays_load/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_FIR_filter_2_Pipeline_VITIS_LOOP_41_1_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="0" slack="0"/>
<pin id="58" dir="0" index="1" bw="15" slack="0"/>
<pin id="59" dir="0" index="2" bw="32" slack="0"/>
<pin id="60" dir="0" index="3" bw="16" slack="1"/>
<pin id="61" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln35/3 "/>
</bind>
</comp>

<comp id="65" class="1004" name="sext_ln39_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="16" slack="0"/>
<pin id="67" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="sext_ln39_2_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="15" slack="0"/>
<pin id="71" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln39_2/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="mul_ln39_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="16" slack="0"/>
<pin id="75" dir="0" index="1" bw="15" slack="0"/>
<pin id="76" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln39/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="shl_ln_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="0"/>
<pin id="81" dir="0" index="1" bw="31" slack="0"/>
<pin id="82" dir="0" index="2" bw="1" slack="0"/>
<pin id="83" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="add_ln39_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="0"/>
<pin id="90" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="y_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="16" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="0"/>
<pin id="96" dir="0" index="2" bw="6" slack="0"/>
<pin id="97" dir="0" index="3" bw="6" slack="0"/>
<pin id="98" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y/2 "/>
</bind>
</comp>

<comp id="103" class="1005" name="FIR_coe_addr_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="3" slack="1"/>
<pin id="105" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="FIR_coe_addr "/>
</bind>
</comp>

<comp id="108" class="1005" name="FIR_delays_addr_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="3" slack="1"/>
<pin id="110" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="FIR_delays_addr "/>
</bind>
</comp>

<comp id="113" class="1005" name="x_n_read_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="16" slack="1"/>
<pin id="115" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="x_n_read "/>
</bind>
</comp>

<comp id="118" class="1005" name="y_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="2"/>
<pin id="120" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="26"><net_src comp="8" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="27"><net_src comp="4" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="33"><net_src comp="2" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="34"><net_src comp="6" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="35"><net_src comp="6" pin="0"/><net_sink comp="28" pin=2"/></net>

<net id="41"><net_src comp="0" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="42"><net_src comp="6" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="43"><net_src comp="6" pin="0"/><net_sink comp="36" pin=2"/></net>

<net id="49"><net_src comp="28" pin="3"/><net_sink comp="44" pin=0"/></net>

<net id="55"><net_src comp="36" pin="3"/><net_sink comp="50" pin=0"/></net>

<net id="62"><net_src comp="20" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="64"><net_src comp="0" pin="0"/><net_sink comp="56" pin=2"/></net>

<net id="68"><net_src comp="22" pin="2"/><net_sink comp="65" pin=0"/></net>

<net id="72"><net_src comp="44" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="77"><net_src comp="65" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="78"><net_src comp="69" pin="1"/><net_sink comp="73" pin=1"/></net>

<net id="84"><net_src comp="10" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="73" pin="2"/><net_sink comp="79" pin=1"/></net>

<net id="86"><net_src comp="12" pin="0"/><net_sink comp="79" pin=2"/></net>

<net id="91"><net_src comp="50" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="92"><net_src comp="79" pin="3"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="100"><net_src comp="87" pin="2"/><net_sink comp="93" pin=1"/></net>

<net id="101"><net_src comp="16" pin="0"/><net_sink comp="93" pin=2"/></net>

<net id="102"><net_src comp="18" pin="0"/><net_sink comp="93" pin=3"/></net>

<net id="106"><net_src comp="28" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="107"><net_src comp="103" pin="1"/><net_sink comp="44" pin=0"/></net>

<net id="111"><net_src comp="36" pin="3"/><net_sink comp="108" pin=0"/></net>

<net id="112"><net_src comp="108" pin="1"/><net_sink comp="50" pin=0"/></net>

<net id="116"><net_src comp="22" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="113" pin="1"/><net_sink comp="56" pin=3"/></net>

<net id="121"><net_src comp="93" pin="4"/><net_sink comp="118" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: FIR_delays | {3 4 }
	Port: FIR_coe | {}
 - Input state : 
	Port: FIR_filter.2 : FIR_delays | {1 2 3 4 }
	Port: FIR_filter.2 : FIR_coe | {1 2 3 4 }
	Port: FIR_filter.2 : x_n | {2 }
  - Chain level:
	State 1
		FIR_coe_load : 1
		FIR_delays_load : 1
	State 2
		sext_ln39_2 : 1
		mul_ln39 : 2
		shl_ln : 3
		add_ln39 : 4
		y : 5
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------|---------|---------|---------|---------|
| Operation|                 Functional Unit                 |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_FIR_filter_2_Pipeline_VITIS_LOOP_41_1_fu_56 |    1    |  0.854  |    42   |    91   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|    add   |                  add_ln39_fu_87                 |    0    |    0    |    0    |    39   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|    mul   |                  mul_ln39_fu_73                 |    1    |    0    |    0    |    5    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   read   |               x_n_read_read_fu_22               |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   sext   |                 sext_ln39_fu_65                 |    0    |    0    |    0    |    0    |
|          |                sext_ln39_2_fu_69                |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|bitconcatenate|                   shl_ln_fu_79                  |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|partselect|                     y_fu_93                     |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                 |    2    |  0.854  |    42   |   135   |
|----------|-------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  FIR_coe_addr_reg_103 |    3   |
|FIR_delays_addr_reg_108|    3   |
|    x_n_read_reg_113   |   16   |
|       y_reg_118       |   16   |
+-----------------------+--------+
|         Total         |   38   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_44 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_50 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   12   ||  0.854  ||    0    ||    18   |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    0   |   42   |   135  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    0   |   18   |
|  Register |    -   |    -   |   38   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    1   |   80   |   153  |
+-----------+--------+--------+--------+--------+
