/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire [16:0] celloutsig_0_13z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire [7:0] celloutsig_0_23z;
  wire [3:0] celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [14:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [11:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [5:0] celloutsig_1_12z;
  wire celloutsig_1_16z;
  wire [3:0] celloutsig_1_17z;
  wire [17:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [12:0] celloutsig_1_3z;
  wire [22:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [23:0] celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [21:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_10z = !(celloutsig_1_7z[2] ? celloutsig_1_6z[13] : in_data[105]);
  assign celloutsig_0_20z = !(celloutsig_0_10z ? celloutsig_0_5z : celloutsig_0_5z);
  assign celloutsig_0_22z = in_data[27] | ~(celloutsig_0_17z);
  assign celloutsig_1_16z = celloutsig_1_12z[2] ^ celloutsig_1_4z[9];
  assign celloutsig_1_18z = { celloutsig_1_6z[1], celloutsig_1_17z, celloutsig_1_3z } + { celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_0_11z = in_data[8:3] + { celloutsig_0_6z[4:2], celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_9z };
  assign celloutsig_1_3z = { in_data[108:99], celloutsig_1_2z } + { in_data[140:135], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 6'h00;
    else _00_ <= { celloutsig_0_11z[5:1], celloutsig_0_7z };
  assign celloutsig_1_17z = { celloutsig_1_2z[0], celloutsig_1_10z, celloutsig_1_1z, celloutsig_1_16z } & in_data[155:152];
  assign celloutsig_0_6z = celloutsig_0_4z[13:2] & { in_data[49:41], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_8z = { celloutsig_0_4z[14:12], celloutsig_0_0z } & { celloutsig_0_4z[10:8], celloutsig_0_3z };
  assign celloutsig_1_6z = { celloutsig_1_4z[22:16], celloutsig_1_3z, celloutsig_1_0z } & { celloutsig_1_4z[21:3], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_9z = { in_data[87:86], celloutsig_0_8z, celloutsig_0_1z } >= { celloutsig_0_6z[10:6], celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_1_7z = celloutsig_1_2z % { 1'h1, celloutsig_1_4z[18:17] };
  assign celloutsig_1_12z = celloutsig_1_0z[1] ? { celloutsig_1_0z[2], 1'h1, celloutsig_1_2z, celloutsig_1_1z } : { celloutsig_1_9z[8:6], celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_10z };
  assign celloutsig_0_1z = celloutsig_0_0z ? in_data[50:48] : 3'h0;
  assign celloutsig_0_23z = celloutsig_0_13z[16] ? in_data[22:15] : { celloutsig_0_11z, celloutsig_0_20z, celloutsig_0_22z };
  assign celloutsig_0_10z = in_data[66:51] !== { celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_24z = ~ _00_[4:1];
  assign celloutsig_1_0z = ~ in_data[133:130];
  assign celloutsig_1_1z = & celloutsig_1_0z;
  assign celloutsig_0_17z = in_data[35] & celloutsig_0_9z;
  assign celloutsig_0_2z = in_data[65] & celloutsig_0_1z[2];
  assign celloutsig_0_0z = | in_data[47:45];
  assign celloutsig_0_3z = | { celloutsig_0_2z, celloutsig_0_1z, in_data[47:45] };
  assign celloutsig_1_8z = ^ { celloutsig_1_6z[22:18], celloutsig_1_5z };
  assign celloutsig_1_19z = ^ { celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_0z };
  assign celloutsig_0_7z = ^ { celloutsig_0_1z[2], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_13z = { in_data[51:50], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_11z } >> { celloutsig_0_11z[2], celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_4z = { in_data[47:34], celloutsig_0_2z } >> { in_data[17:7], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_2z = { celloutsig_1_0z[3:2], celloutsig_1_1z } - in_data[141:139];
  assign celloutsig_1_4z = { in_data[129:123], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } - { celloutsig_1_3z[7:0], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_9z = celloutsig_1_4z[21:0] ~^ { celloutsig_1_6z[21:4], celloutsig_1_7z, celloutsig_1_1z };
  assign celloutsig_0_5z = ~((celloutsig_0_1z[2] & celloutsig_0_1z[1]) | (celloutsig_0_2z & celloutsig_0_2z));
  assign celloutsig_1_5z = ~((celloutsig_1_4z[5] & celloutsig_1_1z) | (celloutsig_1_0z[1] & celloutsig_1_2z[1]));
  assign { out_data[145:128], out_data[96], out_data[39:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_23z, celloutsig_0_24z };
endmodule
