#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sat Jul 26 14:16:41 2025
# Process ID: 15924
# Current directory: C:/Users/osher/Verilog_Projects/Motor_Speedometer/Motor_Speedometer.runs/synth_1
# Command line: vivado.exe -log speedometer_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source speedometer_top.tcl
# Log file: C:/Users/osher/Verilog_Projects/Motor_Speedometer/Motor_Speedometer.runs/synth_1/speedometer_top.vds
# Journal file: C:/Users/osher/Verilog_Projects/Motor_Speedometer/Motor_Speedometer.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source speedometer_top.tcl -notrace
Command: synth_design -top speedometer_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16984
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1037.598 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'speedometer_top' [C:/Users/osher/Verilog_Projects/Motor_Speedometer/Motor_Speedometer.srcs/sources_1/new/speedometer_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'divider' [C:/Users/osher/Verilog_Projects/Motor_Speedometer/Motor_Speedometer.srcs/sources_1/new/divider.v:3]
	Parameter DIV100 bound to: 20'b01111010000100100000 
INFO: [Synth 8-6155] done synthesizing module 'divider' (1#1) [C:/Users/osher/Verilog_Projects/Motor_Speedometer/Motor_Speedometer.srcs/sources_1/new/divider.v:3]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [C:/Users/osher/Verilog_Projects/Motor_Speedometer/Motor_Speedometer.srcs/sources_1/new/debouncer.v:3]
	Parameter DELAY_COUNTER bound to: 20'b00011000011010100000 
	Parameter IDLE bound to: 2'b00 
	Parameter COUNTING bound to: 2'b01 
	Parameter STABLE bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (2#1) [C:/Users/osher/Verilog_Projects/Motor_Speedometer/Motor_Speedometer.srcs/sources_1/new/debouncer.v:3]
INFO: [Synth 8-6157] synthesizing module 'speed_control' [C:/Users/osher/Verilog_Projects/Motor_Speedometer/Motor_Speedometer.srcs/sources_1/new/speed_control.v:3]
	Parameter PERIOD bound to: 12'b001111111111 
	Parameter DUTY20 bound to: 12'b000011001100 
	Parameter DUTY60 bound to: 12'b001001100101 
INFO: [Synth 8-6155] done synthesizing module 'speed_control' (3#1) [C:/Users/osher/Verilog_Projects/Motor_Speedometer/Motor_Speedometer.srcs/sources_1/new/speed_control.v:3]
INFO: [Synth 8-6157] synthesizing module 'speed_counter' [C:/Users/osher/Verilog_Projects/Motor_Speedometer/Motor_Speedometer.srcs/sources_1/new/speed_counter.v:3]
INFO: [Synth 8-226] default block is never used [C:/Users/osher/Verilog_Projects/Motor_Speedometer/Motor_Speedometer.srcs/sources_1/new/speed_counter.v:13]
INFO: [Synth 8-6155] done synthesizing module 'speed_counter' (4#1) [C:/Users/osher/Verilog_Projects/Motor_Speedometer/Motor_Speedometer.srcs/sources_1/new/speed_counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_display' [C:/Users/osher/Verilog_Projects/Motor_Speedometer/Motor_Speedometer.srcs/sources_1/new/seven_segment_display.v:3]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_display' (5#1) [C:/Users/osher/Verilog_Projects/Motor_Speedometer/Motor_Speedometer.srcs/sources_1/new/seven_segment_display.v:3]
INFO: [Synth 8-6155] done synthesizing module 'speedometer_top' (6#1) [C:/Users/osher/Verilog_Projects/Motor_Speedometer/Motor_Speedometer.srcs/sources_1/new/speedometer_top.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1038.422 ; gain = 0.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1038.422 ; gain = 0.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1038.422 ; gain = 0.824
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1038.422 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/osher/Verilog_Projects/Motor_Speedometer/Motor_Speedometer.srcs/constrs_1/new/xdc.xdc]
Finished Parsing XDC File [C:/Users/osher/Verilog_Projects/Motor_Speedometer/Motor_Speedometer.srcs/constrs_1/new/xdc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/osher/Verilog_Projects/Motor_Speedometer/Motor_Speedometer.srcs/constrs_1/new/xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/speedometer_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/speedometer_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1153.078 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1153.078 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1153.078 ; gain = 115.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1153.078 ; gain = 115.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1153.078 ; gain = 115.480
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'debouncer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                COUNTING |                              010 |                               01
                  STABLE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'debouncer'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1153.078 ; gain = 115.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   20 Bit       Adders := 3     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   20 Bit        Muxes := 1     
	   3 Input   20 Bit        Muxes := 2     
	   4 Input   10 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   3 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1153.078 ; gain = 115.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1153.078 ; gain = 115.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1159.535 ; gain = 121.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1160.973 ; gain = 123.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1165.738 ; gain = 128.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1165.738 ; gain = 128.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1165.738 ; gain = 128.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1165.738 ; gain = 128.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1165.738 ; gain = 128.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1165.738 ; gain = 128.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    28|
|3     |LUT1   |     8|
|4     |LUT2   |    81|
|5     |LUT3   |     8|
|6     |LUT4   |    40|
|7     |LUT5   |    15|
|8     |LUT6   |    25|
|9     |FDRE   |   109|
|10    |FDSE   |     2|
|11    |IBUF   |     4|
|12    |OBUF   |    12|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1165.738 ; gain = 128.141
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 1165.738 ; gain = 13.484
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1165.738 ; gain = 128.141
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1177.824 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1177.824 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1177.824 ; gain = 140.227
INFO: [Common 17-1381] The checkpoint 'C:/Users/osher/Verilog_Projects/Motor_Speedometer/Motor_Speedometer.runs/synth_1/speedometer_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file speedometer_top_utilization_synth.rpt -pb speedometer_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jul 26 14:17:13 2025...
