--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml Top_level.twx Top_level.ncd -o Top_level.twr Top_level.pcf

Design file:              Top_level.ncd
Physical constraint file: Top_level.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2707520 paths analyzed, 7132 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.458ns.
--------------------------------------------------------------------------------

Paths for end point Motor2_Decoder/temp_tick2_9 (SLICE_X23Y53.A1), 163 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.927ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Motor2_Decoder/tick_0 (FF)
  Destination:          Motor2_Decoder/temp_tick2_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.021ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.188 - 0.205)
  Source Clock:         CLK_BUFGP falling at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Motor2_Decoder/tick_0 to Motor2_Decoder/temp_tick2_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y50.CQ      Tcko                  0.476   Motor2_Decoder/tick<0>
                                                       Motor2_Decoder/tick_0
    SLICE_X18Y51.A4      net (fanout=11)       0.988   Motor2_Decoder/tick<0>
    SLICE_X18Y51.CMUX    Topac                 0.636   Motor2_Decoder/Madd_n0257_Madd_cy<3>
                                                       Motor2_Decoder/Madd_n0257_Madd_lut<0>_INV_0
                                                       Motor2_Decoder/Madd_n0257_Madd_cy<3>
    SLICE_X20Y54.C3      net (fanout=2)        0.958   Motor2_Decoder/n0257<2>
    SLICE_X20Y54.CMUX    Tilo                  0.326   Motor2_Decoder/n0156<3>
                                                       Motor2_Decoder/Madd_n0156_Madd2
    SLICE_X20Y54.DX      net (fanout=2)        1.171   Motor2_Decoder/Madd_n0156_Madd2
    SLICE_X20Y54.COUT    Tdxcy                 0.109   Motor2_Decoder/n0156<3>
                                                       Motor2_Decoder/Madd_n0156_Madd_cy<0>_2
    SLICE_X20Y55.CIN     net (fanout=1)        0.003   Motor2_Decoder/Madd_n0156_Madd_cy<0>3
    SLICE_X20Y55.COUT    Tbyp                  0.093   Motor2_Decoder/n0156<7>
                                                       Motor2_Decoder/Madd_n0156_Madd_cy<0>_6
    SLICE_X20Y56.CIN     net (fanout=1)        0.082   Motor2_Decoder/Madd_n0156_Madd_cy<0>7
    SLICE_X20Y56.BQ      Tito_logic            0.788   Motor2_Decoder/n0156<11>
                                                       Motor2_Decoder/Madd_n0156_Madd_cy<0>_10
                                                       Motor2_Decoder/n0156<9>_rt
    SLICE_X23Y53.A1      net (fanout=1)        1.018   Motor2_Decoder/n0156<9>
    SLICE_X23Y53.CLK     Tas                   0.373   Motor2_Decoder/temp_tick2<12>
                                                       Motor2_Decoder/Mmux_tick[16]_BUS_0021_mux_28_OUT161
                                                       Motor2_Decoder/temp_tick2_9
    -------------------------------------------------  ---------------------------
    Total                                      7.021ns (2.801ns logic, 4.220ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.973ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Motor2_Decoder/tick_0 (FF)
  Destination:          Motor2_Decoder/temp_tick2_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.975ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.188 - 0.205)
  Source Clock:         CLK_BUFGP falling at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Motor2_Decoder/tick_0 to Motor2_Decoder/temp_tick2_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y50.CQ      Tcko                  0.476   Motor2_Decoder/tick<0>
                                                       Motor2_Decoder/tick_0
    SLICE_X18Y51.A4      net (fanout=11)       0.988   Motor2_Decoder/tick<0>
    SLICE_X18Y51.COUT    Topcya                0.472   Motor2_Decoder/Madd_n0257_Madd_cy<3>
                                                       Motor2_Decoder/Madd_n0257_Madd_lut<0>_INV_0
                                                       Motor2_Decoder/Madd_n0257_Madd_cy<3>
    SLICE_X18Y52.CIN     net (fanout=1)        0.003   Motor2_Decoder/Madd_n0257_Madd_cy<3>
    SLICE_X18Y52.AMUX    Tcina                 0.210   Motor2_Decoder/temp_tick3<15>
                                                       Motor2_Decoder/Madd_n0257_Madd_cy<7>
    SLICE_X20Y55.A4      net (fanout=2)        0.886   Motor2_Decoder/n0257<4>
    SLICE_X20Y55.AMUX    Tilo                  0.326   Motor2_Decoder/n0156<7>
                                                       Motor2_Decoder/Madd_n0156_Madd4
    SLICE_X20Y55.BX      net (fanout=2)        1.197   Motor2_Decoder/Madd_n0156_Madd4
    SLICE_X20Y55.COUT    Tbxcy                 0.156   Motor2_Decoder/n0156<7>
                                                       Motor2_Decoder/Madd_n0156_Madd_cy<0>_6
    SLICE_X20Y56.CIN     net (fanout=1)        0.082   Motor2_Decoder/Madd_n0156_Madd_cy<0>7
    SLICE_X20Y56.BQ      Tito_logic            0.788   Motor2_Decoder/n0156<11>
                                                       Motor2_Decoder/Madd_n0156_Madd_cy<0>_10
                                                       Motor2_Decoder/n0156<9>_rt
    SLICE_X23Y53.A1      net (fanout=1)        1.018   Motor2_Decoder/n0156<9>
    SLICE_X23Y53.CLK     Tas                   0.373   Motor2_Decoder/temp_tick2<12>
                                                       Motor2_Decoder/Mmux_tick[16]_BUS_0021_mux_28_OUT161
                                                       Motor2_Decoder/temp_tick2_9
    -------------------------------------------------  ---------------------------
    Total                                      6.975ns (2.801ns logic, 4.174ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Motor2_Decoder/tick_2 (FF)
  Destination:          Motor2_Decoder/temp_tick2_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.943ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.188 - 0.205)
  Source Clock:         CLK_BUFGP falling at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Motor2_Decoder/tick_2 to Motor2_Decoder/temp_tick2_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y50.BQ      Tcko                  0.476   Motor2_Decoder/tick<0>
                                                       Motor2_Decoder/tick_2
    SLICE_X18Y51.C4      net (fanout=11)       1.077   Motor2_Decoder/tick<2>
    SLICE_X18Y51.CMUX    Topcc                 0.469   Motor2_Decoder/Madd_n0257_Madd_cy<3>
                                                       Motor2_Decoder/tick<2>_rt
                                                       Motor2_Decoder/Madd_n0257_Madd_cy<3>
    SLICE_X20Y54.C3      net (fanout=2)        0.958   Motor2_Decoder/n0257<2>
    SLICE_X20Y54.CMUX    Tilo                  0.326   Motor2_Decoder/n0156<3>
                                                       Motor2_Decoder/Madd_n0156_Madd2
    SLICE_X20Y54.DX      net (fanout=2)        1.171   Motor2_Decoder/Madd_n0156_Madd2
    SLICE_X20Y54.COUT    Tdxcy                 0.109   Motor2_Decoder/n0156<3>
                                                       Motor2_Decoder/Madd_n0156_Madd_cy<0>_2
    SLICE_X20Y55.CIN     net (fanout=1)        0.003   Motor2_Decoder/Madd_n0156_Madd_cy<0>3
    SLICE_X20Y55.COUT    Tbyp                  0.093   Motor2_Decoder/n0156<7>
                                                       Motor2_Decoder/Madd_n0156_Madd_cy<0>_6
    SLICE_X20Y56.CIN     net (fanout=1)        0.082   Motor2_Decoder/Madd_n0156_Madd_cy<0>7
    SLICE_X20Y56.BQ      Tito_logic            0.788   Motor2_Decoder/n0156<11>
                                                       Motor2_Decoder/Madd_n0156_Madd_cy<0>_10
                                                       Motor2_Decoder/n0156<9>_rt
    SLICE_X23Y53.A1      net (fanout=1)        1.018   Motor2_Decoder/n0156<9>
    SLICE_X23Y53.CLK     Tas                   0.373   Motor2_Decoder/temp_tick2<12>
                                                       Motor2_Decoder/Mmux_tick[16]_BUS_0021_mux_28_OUT161
                                                       Motor2_Decoder/temp_tick2_9
    -------------------------------------------------  ---------------------------
    Total                                      6.943ns (2.634ns logic, 4.309ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Paths for end point Motor2_Decoder/temp_tick2_10 (SLICE_X23Y53.B1), 196 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Motor2_Decoder/tick_0 (FF)
  Destination:          Motor2_Decoder/temp_tick2_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.952ns (Levels of Logic = 6)
  Clock Path Skew:      -0.017ns (0.188 - 0.205)
  Source Clock:         CLK_BUFGP falling at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Motor2_Decoder/tick_0 to Motor2_Decoder/temp_tick2_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y50.CQ      Tcko                  0.476   Motor2_Decoder/tick<0>
                                                       Motor2_Decoder/tick_0
    SLICE_X18Y51.A4      net (fanout=11)       0.988   Motor2_Decoder/tick<0>
    SLICE_X18Y51.CMUX    Topac                 0.636   Motor2_Decoder/Madd_n0257_Madd_cy<3>
                                                       Motor2_Decoder/Madd_n0257_Madd_lut<0>_INV_0
                                                       Motor2_Decoder/Madd_n0257_Madd_cy<3>
    SLICE_X20Y54.C3      net (fanout=2)        0.958   Motor2_Decoder/n0257<2>
    SLICE_X20Y54.CMUX    Tilo                  0.326   Motor2_Decoder/n0156<3>
                                                       Motor2_Decoder/Madd_n0156_Madd2
    SLICE_X20Y54.DX      net (fanout=2)        1.171   Motor2_Decoder/Madd_n0156_Madd2
    SLICE_X20Y54.COUT    Tdxcy                 0.109   Motor2_Decoder/n0156<3>
                                                       Motor2_Decoder/Madd_n0156_Madd_cy<0>_2
    SLICE_X20Y55.CIN     net (fanout=1)        0.003   Motor2_Decoder/Madd_n0156_Madd_cy<0>3
    SLICE_X20Y55.COUT    Tbyp                  0.093   Motor2_Decoder/n0156<7>
                                                       Motor2_Decoder/Madd_n0156_Madd_cy<0>_6
    SLICE_X20Y56.CIN     net (fanout=1)        0.082   Motor2_Decoder/Madd_n0156_Madd_cy<0>7
    SLICE_X20Y56.CQ      Tito_logic            0.757   Motor2_Decoder/n0156<11>
                                                       Motor2_Decoder/Madd_n0156_Madd_cy<0>_10
                                                       Motor2_Decoder/n0156<10>_rt
    SLICE_X23Y53.B1      net (fanout=1)        0.980   Motor2_Decoder/n0156<10>
    SLICE_X23Y53.CLK     Tas                   0.373   Motor2_Decoder/temp_tick2<12>
                                                       Motor2_Decoder/Mmux_tick[16]_BUS_0021_mux_28_OUT21
                                                       Motor2_Decoder/temp_tick2_10
    -------------------------------------------------  ---------------------------
    Total                                      6.952ns (2.770ns logic, 4.182ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Motor2_Decoder/tick_0 (FF)
  Destination:          Motor2_Decoder/temp_tick2_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.928ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.188 - 0.205)
  Source Clock:         CLK_BUFGP falling at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Motor2_Decoder/tick_0 to Motor2_Decoder/temp_tick2_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y50.CQ      Tcko                  0.476   Motor2_Decoder/tick<0>
                                                       Motor2_Decoder/tick_0
    SLICE_X18Y51.A4      net (fanout=11)       0.988   Motor2_Decoder/tick<0>
    SLICE_X18Y51.COUT    Topcya                0.472   Motor2_Decoder/Madd_n0257_Madd_cy<3>
                                                       Motor2_Decoder/Madd_n0257_Madd_lut<0>_INV_0
                                                       Motor2_Decoder/Madd_n0257_Madd_cy<3>
    SLICE_X18Y52.CIN     net (fanout=1)        0.003   Motor2_Decoder/Madd_n0257_Madd_cy<3>
    SLICE_X18Y52.DMUX    Tcind                 0.289   Motor2_Decoder/temp_tick3<15>
                                                       Motor2_Decoder/Madd_n0257_Madd_cy<7>
    SLICE_X20Y55.D1      net (fanout=2)        1.411   Motor2_Decoder/n0257<7>
    SLICE_X20Y55.DMUX    Tilo                  0.326   Motor2_Decoder/n0156<7>
                                                       Motor2_Decoder/Madd_n0156_Madd7
    SLICE_X20Y56.A5      net (fanout=2)        0.499   Motor2_Decoder/Madd_n0156_Madd7
    SLICE_X20Y56.CQ      Tad_logic             1.111   Motor2_Decoder/n0156<11>
                                                       Motor2_Decoder/Madd_n0156_Madd_lut<0>8
                                                       Motor2_Decoder/Madd_n0156_Madd_cy<0>_10
                                                       Motor2_Decoder/n0156<10>_rt
    SLICE_X23Y53.B1      net (fanout=1)        0.980   Motor2_Decoder/n0156<10>
    SLICE_X23Y53.CLK     Tas                   0.373   Motor2_Decoder/temp_tick2<12>
                                                       Motor2_Decoder/Mmux_tick[16]_BUS_0021_mux_28_OUT21
                                                       Motor2_Decoder/temp_tick2_10
    -------------------------------------------------  ---------------------------
    Total                                      6.928ns (3.047ns logic, 3.881ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Motor2_Decoder/tick_0 (FF)
  Destination:          Motor2_Decoder/temp_tick2_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.924ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.188 - 0.205)
  Source Clock:         CLK_BUFGP falling at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Motor2_Decoder/tick_0 to Motor2_Decoder/temp_tick2_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y50.CQ      Tcko                  0.476   Motor2_Decoder/tick<0>
                                                       Motor2_Decoder/tick_0
    SLICE_X18Y51.A4      net (fanout=11)       0.988   Motor2_Decoder/tick<0>
    SLICE_X18Y51.COUT    Topcya                0.472   Motor2_Decoder/Madd_n0257_Madd_cy<3>
                                                       Motor2_Decoder/Madd_n0257_Madd_lut<0>_INV_0
                                                       Motor2_Decoder/Madd_n0257_Madd_cy<3>
    SLICE_X18Y52.CIN     net (fanout=1)        0.003   Motor2_Decoder/Madd_n0257_Madd_cy<3>
    SLICE_X18Y52.DMUX    Tcind                 0.289   Motor2_Decoder/temp_tick3<15>
                                                       Motor2_Decoder/Madd_n0257_Madd_cy<7>
    SLICE_X20Y55.D1      net (fanout=2)        1.411   Motor2_Decoder/n0257<7>
    SLICE_X20Y55.DMUX    Tilo                  0.326   Motor2_Decoder/n0156<7>
                                                       Motor2_Decoder/Madd_n0156_Madd7
    SLICE_X20Y56.AX      net (fanout=2)        0.737   Motor2_Decoder/Madd_n0156_Madd7
    SLICE_X20Y56.CQ      Tito_logic            0.869   Motor2_Decoder/n0156<11>
                                                       Motor2_Decoder/Madd_n0156_Madd_cy<0>_10
                                                       Motor2_Decoder/n0156<10>_rt
    SLICE_X23Y53.B1      net (fanout=1)        0.980   Motor2_Decoder/n0156<10>
    SLICE_X23Y53.CLK     Tas                   0.373   Motor2_Decoder/temp_tick2<12>
                                                       Motor2_Decoder/Mmux_tick[16]_BUS_0021_mux_28_OUT21
                                                       Motor2_Decoder/temp_tick2_10
    -------------------------------------------------  ---------------------------
    Total                                      6.924ns (2.805ns logic, 4.119ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------

Paths for end point Motor2_Decoder/temp_tick2_13 (SLICE_X23Y54.A5), 313 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Motor2_Decoder/tick_0 (FF)
  Destination:          Motor2_Decoder/temp_tick2_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.823ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.186 - 0.205)
  Source Clock:         CLK_BUFGP falling at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Motor2_Decoder/tick_0 to Motor2_Decoder/temp_tick2_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y50.CQ      Tcko                  0.476   Motor2_Decoder/tick<0>
                                                       Motor2_Decoder/tick_0
    SLICE_X18Y51.A4      net (fanout=11)       0.988   Motor2_Decoder/tick<0>
    SLICE_X18Y51.COUT    Topcya                0.472   Motor2_Decoder/Madd_n0257_Madd_cy<3>
                                                       Motor2_Decoder/Madd_n0257_Madd_lut<0>_INV_0
                                                       Motor2_Decoder/Madd_n0257_Madd_cy<3>
    SLICE_X18Y52.CIN     net (fanout=1)        0.003   Motor2_Decoder/Madd_n0257_Madd_cy<3>
    SLICE_X18Y52.DMUX    Tcind                 0.289   Motor2_Decoder/temp_tick3<15>
                                                       Motor2_Decoder/Madd_n0257_Madd_cy<7>
    SLICE_X20Y55.D1      net (fanout=2)        1.411   Motor2_Decoder/n0257<7>
    SLICE_X20Y55.DMUX    Tilo                  0.326   Motor2_Decoder/n0156<7>
                                                       Motor2_Decoder/Madd_n0156_Madd7
    SLICE_X20Y56.AX      net (fanout=2)        0.737   Motor2_Decoder/Madd_n0156_Madd7
    SLICE_X20Y56.COUT    Taxcy                 0.248   Motor2_Decoder/n0156<11>
                                                       Motor2_Decoder/Madd_n0156_Madd_cy<0>_10
    SLICE_X20Y57.CIN     net (fanout=1)        0.003   Motor2_Decoder/Madd_n0156_Madd_cy<0>11
    SLICE_X20Y57.BQ      Tito_logic            0.788   Motor2_Decoder/n0156<13>
                                                       Motor2_Decoder/Madd_n0156_Madd_xor<0>_14
                                                       Motor2_Decoder/n0156<13>_rt
    SLICE_X23Y54.A5      net (fanout=1)        0.709   Motor2_Decoder/n0156<13>
    SLICE_X23Y54.CLK     Tas                   0.373   Motor2_Decoder/temp_tick2<15>
                                                       Motor2_Decoder/Mmux_tick[16]_BUS_0021_mux_28_OUT51
                                                       Motor2_Decoder/temp_tick2_13
    -------------------------------------------------  ---------------------------
    Total                                      6.823ns (2.972ns logic, 3.851ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Motor2_Decoder/tick_0 (FF)
  Destination:          Motor2_Decoder/temp_tick2_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.811ns (Levels of Logic = 6)
  Clock Path Skew:      -0.019ns (0.186 - 0.205)
  Source Clock:         CLK_BUFGP falling at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Motor2_Decoder/tick_0 to Motor2_Decoder/temp_tick2_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y50.CQ      Tcko                  0.476   Motor2_Decoder/tick<0>
                                                       Motor2_Decoder/tick_0
    SLICE_X18Y51.A4      net (fanout=11)       0.988   Motor2_Decoder/tick<0>
    SLICE_X18Y51.COUT    Topcya                0.472   Motor2_Decoder/Madd_n0257_Madd_cy<3>
                                                       Motor2_Decoder/Madd_n0257_Madd_lut<0>_INV_0
                                                       Motor2_Decoder/Madd_n0257_Madd_cy<3>
    SLICE_X18Y52.CIN     net (fanout=1)        0.003   Motor2_Decoder/Madd_n0257_Madd_cy<3>
    SLICE_X18Y52.DMUX    Tcind                 0.289   Motor2_Decoder/temp_tick3<15>
                                                       Motor2_Decoder/Madd_n0257_Madd_cy<7>
    SLICE_X20Y55.D1      net (fanout=2)        1.411   Motor2_Decoder/n0257<7>
    SLICE_X20Y55.DMUX    Tilo                  0.326   Motor2_Decoder/n0156<7>
                                                       Motor2_Decoder/Madd_n0156_Madd7
    SLICE_X20Y56.A5      net (fanout=2)        0.499   Motor2_Decoder/Madd_n0156_Madd7
    SLICE_X20Y56.COUT    Topcya                0.474   Motor2_Decoder/n0156<11>
                                                       Motor2_Decoder/Madd_n0156_Madd_lut<0>8
                                                       Motor2_Decoder/Madd_n0156_Madd_cy<0>_10
    SLICE_X20Y57.CIN     net (fanout=1)        0.003   Motor2_Decoder/Madd_n0156_Madd_cy<0>11
    SLICE_X20Y57.BQ      Tito_logic            0.788   Motor2_Decoder/n0156<13>
                                                       Motor2_Decoder/Madd_n0156_Madd_xor<0>_14
                                                       Motor2_Decoder/n0156<13>_rt
    SLICE_X23Y54.A5      net (fanout=1)        0.709   Motor2_Decoder/n0156<13>
    SLICE_X23Y54.CLK     Tas                   0.373   Motor2_Decoder/temp_tick2<15>
                                                       Motor2_Decoder/Mmux_tick[16]_BUS_0021_mux_28_OUT51
                                                       Motor2_Decoder/temp_tick2_13
    -------------------------------------------------  ---------------------------
    Total                                      6.811ns (3.198ns logic, 3.613ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Motor2_Decoder/tick_0 (FF)
  Destination:          Motor2_Decoder/temp_tick2_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.808ns (Levels of Logic = 7)
  Clock Path Skew:      -0.019ns (0.186 - 0.205)
  Source Clock:         CLK_BUFGP falling at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Motor2_Decoder/tick_0 to Motor2_Decoder/temp_tick2_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y50.CQ      Tcko                  0.476   Motor2_Decoder/tick<0>
                                                       Motor2_Decoder/tick_0
    SLICE_X18Y51.A4      net (fanout=11)       0.988   Motor2_Decoder/tick<0>
    SLICE_X18Y51.CMUX    Topac                 0.636   Motor2_Decoder/Madd_n0257_Madd_cy<3>
                                                       Motor2_Decoder/Madd_n0257_Madd_lut<0>_INV_0
                                                       Motor2_Decoder/Madd_n0257_Madd_cy<3>
    SLICE_X20Y54.C3      net (fanout=2)        0.958   Motor2_Decoder/n0257<2>
    SLICE_X20Y54.CMUX    Tilo                  0.326   Motor2_Decoder/n0156<3>
                                                       Motor2_Decoder/Madd_n0156_Madd2
    SLICE_X20Y54.DX      net (fanout=2)        1.171   Motor2_Decoder/Madd_n0156_Madd2
    SLICE_X20Y54.COUT    Tdxcy                 0.109   Motor2_Decoder/n0156<3>
                                                       Motor2_Decoder/Madd_n0156_Madd_cy<0>_2
    SLICE_X20Y55.CIN     net (fanout=1)        0.003   Motor2_Decoder/Madd_n0156_Madd_cy<0>3
    SLICE_X20Y55.COUT    Tbyp                  0.093   Motor2_Decoder/n0156<7>
                                                       Motor2_Decoder/Madd_n0156_Madd_cy<0>_6
    SLICE_X20Y56.CIN     net (fanout=1)        0.082   Motor2_Decoder/Madd_n0156_Madd_cy<0>7
    SLICE_X20Y56.COUT    Tbyp                  0.093   Motor2_Decoder/n0156<11>
                                                       Motor2_Decoder/Madd_n0156_Madd_cy<0>_10
    SLICE_X20Y57.CIN     net (fanout=1)        0.003   Motor2_Decoder/Madd_n0156_Madd_cy<0>11
    SLICE_X20Y57.BQ      Tito_logic            0.788   Motor2_Decoder/n0156<13>
                                                       Motor2_Decoder/Madd_n0156_Madd_xor<0>_14
                                                       Motor2_Decoder/n0156<13>_rt
    SLICE_X23Y54.A5      net (fanout=1)        0.709   Motor2_Decoder/n0156<13>
    SLICE_X23Y54.CLK     Tas                   0.373   Motor2_Decoder/temp_tick2<15>
                                                       Motor2_Decoder/Mmux_tick[16]_BUS_0021_mux_28_OUT51
                                                       Motor2_Decoder/temp_tick2_13
    -------------------------------------------------  ---------------------------
    Total                                      6.808ns (2.894ns logic, 3.914ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Sabertooth_Driver/Motor2_CheckSum_Command_4 (SLICE_X2Y34.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Sabertooth_Driver/Motor2_Power_Command_4 (FF)
  Destination:          Sabertooth_Driver/Motor2_CheckSum_Command_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.414ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Sabertooth_Driver/Motor2_Power_Command_4 to Sabertooth_Driver/Motor2_CheckSum_Command_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y34.AQ       Tcko                  0.198   Sabertooth_Driver/Motor2_Power_Command<6>
                                                       Sabertooth_Driver/Motor2_Power_Command_4
    SLICE_X2Y34.B6       net (fanout=3)        0.026   Sabertooth_Driver/Motor2_Power_Command<4>
    SLICE_X2Y34.CLK      Tah         (-Th)    -0.190   Sabertooth_Driver/Motor2_CheckSum_Command<6>
                                                       Sabertooth_Driver/Madd_Motor2_Address_Command[7]_Motor2_Power_Command[7]_add_4_OUT_Madd_xor<0>51
                                                       Sabertooth_Driver/Motor2_CheckSum_Command_4
    -------------------------------------------------  ---------------------------
    Total                                      0.414ns (0.388ns logic, 0.026ns route)
                                                       (93.7% logic, 6.3% route)

--------------------------------------------------------------------------------

Paths for end point I2C_Handler/Motor2_Displays_Data_for_write_0 (SLICE_X2Y40.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               I2C_Handler/Motor2_Displays_Data_for_write_0 (FF)
  Destination:          I2C_Handler/Motor2_Displays_Data_for_write_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: I2C_Handler/Motor2_Displays_Data_for_write_0 to I2C_Handler/Motor2_Displays_Data_for_write_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y40.AQ       Tcko                  0.200   I2C_Handler/Motor2_Displays_Data_for_write<2>
                                                       I2C_Handler/Motor2_Displays_Data_for_write_0
    SLICE_X2Y40.A6       net (fanout=3)        0.026   I2C_Handler/Motor2_Displays_Data_for_write<0>
    SLICE_X2Y40.CLK      Tah         (-Th)    -0.190   I2C_Handler/Motor2_Displays_Data_for_write<2>
                                                       I2C_Handler/Mmux_Motor2_Displays_State_Machine[3]_X_15_o_wide_mux_258_OUT1
                                                       I2C_Handler/Motor2_Displays_Data_for_write_0
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.390ns logic, 0.026ns route)
                                                       (93.8% logic, 6.2% route)

--------------------------------------------------------------------------------

Paths for end point Sabertooth_UART_Transmitter/r_SM_Main_FSM_FFd1 (SLICE_X2Y36.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Sabertooth_UART_Transmitter/r_SM_Main_FSM_FFd2 (FF)
  Destination:          Sabertooth_UART_Transmitter/r_SM_Main_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Sabertooth_UART_Transmitter/r_SM_Main_FSM_FFd2 to Sabertooth_UART_Transmitter/r_SM_Main_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y36.BQ       Tcko                  0.200   Sabertooth_UART_Transmitter/r_SM_Main_FSM_FFd3
                                                       Sabertooth_UART_Transmitter/r_SM_Main_FSM_FFd2
    SLICE_X2Y36.B5       net (fanout=14)       0.100   Sabertooth_UART_Transmitter/r_SM_Main_FSM_FFd2
    SLICE_X2Y36.CLK      Tah         (-Th)    -0.121   Sabertooth_UART_Transmitter/r_SM_Main_FSM_FFd3
                                                       Sabertooth_UART_Transmitter/_n0076_inv11
                                                       Sabertooth_UART_Transmitter/r_SM_Main_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.421ns (0.321ns logic, 0.100ns route)
                                                       (76.2% logic, 23.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: MCU_UART_Receiver/r_RX_Data/CLK
  Logical resource: MCU_UART_Receiver/Mshreg_r_RX_Data/CLK
  Location pin: SLICE_X16Y41.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: Motor1_Velocity_PID_Controller/p<3>/CLK
  Logical resource: Motor1_Velocity_PID_Controller/p_0/CK
  Location pin: SLICE_X12Y4.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |   14.458|    7.073|    6.421|    7.834|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2707520 paths, 0 nets, and 15335 connections

Design statistics:
   Minimum period:  14.458ns{1}   (Maximum frequency:  69.166MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed May 23 23:27:18 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 454 MB



