Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 26915ec394b943bdb5b3cf7233411660 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot system_test_behav xil_defaultlib.system_test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package std.env
Compiling package ieee.math_real
Compiling package xil_defaultlib.pkg
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.counter [\counter(bits=4)\]
Compiling architecture behavioral of entity xil_defaultlib.system_a [system_a_default]
Compiling architecture dataflow of entity xil_defaultlib.comparator [comparator_default]
Compiling architecture behavioral of entity xil_defaultlib.system_b [system_b_default]
Compiling architecture behavioral of entity xil_defaultlib.system_c [system_c_default]
Compiling architecture structural of entity xil_defaultlib.system [system_default]
Compiling architecture behavioral of entity xil_defaultlib.system_test
Built simulation snapshot system_test_behav
