Archive member included to satisfy reference by file (symbol)

../FPGA_IP_bsp//libhal_bsp.a(alt_load.o)
                              ../FPGA_IP_bsp//obj/HAL/src/crt0.o (alt_load)
../FPGA_IP_bsp//libhal_bsp.a(alt_main.o)
                              ../FPGA_IP_bsp//obj/HAL/src/crt0.o (alt_main)
../FPGA_IP_bsp//libhal_bsp.a(alt_sys_init.o)
                              ../FPGA_IP_bsp//libhal_bsp.a(alt_main.o) (alt_irq_init)
../FPGA_IP_bsp//libhal_bsp.a(altera_avalon_jtag_uart_fd.o)
                              ../FPGA_IP_bsp//libhal_bsp.a(alt_sys_init.o) (altera_avalon_jtag_uart_read_fd)
../FPGA_IP_bsp//libhal_bsp.a(altera_avalon_jtag_uart_read.o)
                              ../FPGA_IP_bsp//libhal_bsp.a(altera_avalon_jtag_uart_fd.o) (altera_avalon_jtag_uart_read)
../FPGA_IP_bsp//libhal_bsp.a(altera_avalon_jtag_uart_write.o)
                              ../FPGA_IP_bsp//libhal_bsp.a(altera_avalon_jtag_uart_fd.o) (altera_avalon_jtag_uart_write)
../FPGA_IP_bsp//libhal_bsp.a(alt_close.o)
                              ../FPGA_IP_bsp//libhal_bsp.a(alt_main.o) (close)
../FPGA_IP_bsp//libhal_bsp.a(alt_dcache_flush_all.o)
                              ../FPGA_IP_bsp//libhal_bsp.a(alt_load.o) (alt_dcache_flush_all)
../FPGA_IP_bsp//libhal_bsp.a(alt_dev.o)
                              ../FPGA_IP_bsp//libhal_bsp.a(alt_sys_init.o) (alt_dev_list)
../FPGA_IP_bsp//libhal_bsp.a(alt_dev_llist_insert.o)
                              ../FPGA_IP_bsp//libhal_bsp.a(alt_sys_init.o) (alt_dev_llist_insert)
../FPGA_IP_bsp//libhal_bsp.a(alt_do_ctors.o)
                              ../FPGA_IP_bsp//libhal_bsp.a(alt_main.o) (_do_ctors)
../FPGA_IP_bsp//libhal_bsp.a(alt_do_dtors.o)
                              ../FPGA_IP_bsp//libhal_bsp.a(alt_main.o) (_do_dtors)
../FPGA_IP_bsp//libhal_bsp.a(alt_errno.o)
                              ../FPGA_IP_bsp//libhal_bsp.a(alt_close.o) (alt_errno)
../FPGA_IP_bsp//libhal_bsp.a(alt_icache_flush_all.o)
                              ../FPGA_IP_bsp//libhal_bsp.a(alt_load.o) (alt_icache_flush_all)
../FPGA_IP_bsp//libhal_bsp.a(alt_release_fd.o)
                              ../FPGA_IP_bsp//libhal_bsp.a(alt_close.o) (alt_release_fd)
../FPGA_IP_bsp//libhal_bsp.a(altera_nios2_gen2_irq.o)
                              ../FPGA_IP_bsp//libhal_bsp.a(alt_sys_init.o) (altera_nios2_gen2_irq_init)
/home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-atexit.o)
                              ../FPGA_IP_bsp//libhal_bsp.a(alt_main.o) (atexit)
/home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-exit.o)
                              ../FPGA_IP_bsp//libhal_bsp.a(alt_main.o) (exit)
/home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-int_errno.o)
                              ../FPGA_IP_bsp//libhal_bsp.a(alt_close.o) (errno)
/home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-__atexit.o)
                              /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-atexit.o) (__register_exitproc)
/home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-__call_atexit.o)
                              /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-exit.o) (__call_exitprocs)
/home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-impure.o)
                              /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-__atexit.o) (_global_impure_ptr)
/home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-mul.o)
                              ../FPGA_IP_bsp//libhal_bsp.a(alt_close.o) (__mulsi3)
../FPGA_IP_bsp//libhal_bsp.a(alt_exit.o)
                              /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-exit.o) (_exit)

Allocating common symbols
Common symbol       size              file

errno               0x4               /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-int_errno.o)

Memory Configuration

Name             Origin             Length             Attributes
reset            0x0000000000020000 0x0000000000000020
onchip_memory2_1 0x0000000000020020 0x000000000001ffe0
onchip_memory2_0 0x0000000000040000 0x0000000000020000
*default*        0x0000000000000000 0xffffffffffffffff

Linker script and memory map

LOAD ../FPGA_IP_bsp//obj/HAL/src/crt0.o
LOAD obj/default/hello_world.o
LOAD /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libstdc++.a
LOAD /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libm.a
LOAD /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a
START GROUP
LOAD /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a
LOAD /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a
LOAD ../FPGA_IP_bsp//libhal_bsp.a
LOAD /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libm.a
END GROUP
LOAD /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a
                0x0000000000020000                __alt_mem_onchip_memory2_1 = 0x20000
                0x0000000000040000                __alt_mem_onchip_memory2_0 = 0x40000

.entry          0x0000000000020000       0x20
 *(.entry)
 .entry         0x0000000000020000       0x20 ../FPGA_IP_bsp//obj/HAL/src/crt0.o
                0x0000000000020000                __reset

.exceptions     0x0000000000020020        0x0
                0x0000000000020020                PROVIDE (__ram_exceptions_start, ABSOLUTE (.))
                0x0000000000020020                . = ALIGN (0x20)
 *(.irq)
 *(.exceptions.entry.label)
 *(.exceptions.entry.user)
 *(.exceptions.entry.ecc_fatal)
 *(.exceptions.entry)
 *(.exceptions.irqtest.user)
 *(.exceptions.irqtest)
 *(.exceptions.irqhandler.user)
 *(.exceptions.irqhandler)
 *(.exceptions.irqreturn.user)
 *(.exceptions.irqreturn)
 *(.exceptions.notirq.label)
 *(.exceptions.notirq.user)
 *(.exceptions.notirq)
 *(.exceptions.soft.user)
 *(.exceptions.soft)
 *(.exceptions.unknown.user)
 *(.exceptions.unknown)
 *(.exceptions.exit.label)
 *(.exceptions.exit.user)
 *(.exceptions.exit)
 *(.exceptions)
                0x0000000000020020                PROVIDE (__ram_exceptions_end, ABSOLUTE (.))
                0x0000000000020020                PROVIDE (__flash_exceptions_start, LOADADDR (.exceptions))

.text           0x0000000000020020      0xbdc
                [!provide]                        PROVIDE (stext, ABSOLUTE (.))
 *(.interp)
 *(.hash)
 *(.dynsym)
 *(.dynstr)
 *(.gnu.version)
 *(.gnu.version_d)
 *(.gnu.version_r)
 *(.rel.init)
 *(.rela.init)
 *(.rel.text .rel.text.* .rel.gnu.linkonce.t.*)
 *(.rela.text .rela.text.* .rela.gnu.linkonce.t.*)
 *(.rel.fini)
 *(.rela.fini)
 *(.rel.rodata .rel.rodata.* .rel.gnu.linkonce.r.*)
 *(.rela.rodata .rela.rodata.* .rela.gnu.linkonce.r.*)
 *(.rel.data .rel.data.* .rel.gnu.linkonce.d.*)
 *(.rela.data .rela.data.* .rela.gnu.linkonce.d.*)
 *(.rel.tdata .rel.tdata.* .rel.gnu.linkonce.td.*)
 *(.rela.tdata .rela.tdata.* .rela.gnu.linkonce.td.*)
 *(.rel.tbss .rel.tbss.* .rel.gnu.linkonce.tb.*)
 *(.rela.tbss .rela.tbss.* .rela.gnu.linkonce.tb.*)
 *(.rel.ctors)
 *(.rela.ctors)
 *(.rel.dtors)
 *(.rela.dtors)
 *(.rel.got)
 *(.rela.got)
 *(.rel.sdata .rel.sdata.* .rel.gnu.linkonce.s.*)
 *(.rela.sdata .rela.sdata.* .rela.gnu.linkonce.s.*)
 *(.rel.sbss .rel.sbss.* .rel.gnu.linkonce.sb.*)
 *(.rela.sbss .rela.sbss.* .rela.gnu.linkonce.sb.*)
 *(.rel.sdata2 .rel.sdata2.* .rel.gnu.linkonce.s2.*)
 *(.rela.sdata2 .rela.sdata2.* .rela.gnu.linkonce.s2.*)
 *(.rel.sbss2 .rel.sbss2.* .rel.gnu.linkonce.sb2.*)
 *(.rela.sbss2 .rela.sbss2.* .rela.gnu.linkonce.sb2.*)
 *(.rel.bss .rel.bss.* .rel.gnu.linkonce.b.*)
 *(.rela.bss .rela.bss.* .rela.gnu.linkonce.b.*)
 *(.rel.plt)
 *(.rela.plt)
 *(.rel.dyn)
 *(.init)
 *(.plt)
 *(.text .stub .text.* .gnu.linkonce.t.*)
 .text          0x0000000000020020       0x1c ../FPGA_IP_bsp//obj/HAL/src/crt0.o
                0x0000000000020020                _start
 .text          0x000000000002003c       0x54 obj/default/hello_world.o
                0x000000000002003c                main
 .text          0x0000000000020090       0xec ../FPGA_IP_bsp//libhal_bsp.a(alt_load.o)
                0x00000000000200f8                alt_load
 .text          0x000000000002017c       0x60 ../FPGA_IP_bsp//libhal_bsp.a(alt_main.o)
                0x000000000002017c                alt_main
 .text          0x00000000000201dc       0xa0 ../FPGA_IP_bsp//libhal_bsp.a(alt_sys_init.o)
                0x0000000000020210                alt_irq_init
                0x0000000000020248                alt_sys_init
 .text          0x000000000002027c       0xc0 ../FPGA_IP_bsp//libhal_bsp.a(altera_avalon_jtag_uart_fd.o)
                0x000000000002027c                altera_avalon_jtag_uart_read_fd
                0x00000000000202dc                altera_avalon_jtag_uart_write_fd
 .text          0x000000000002033c       0xec ../FPGA_IP_bsp//libhal_bsp.a(altera_avalon_jtag_uart_read.o)
                0x000000000002033c                altera_avalon_jtag_uart_read
 .text          0x0000000000020428       0x94 ../FPGA_IP_bsp//libhal_bsp.a(altera_avalon_jtag_uart_write.o)
                0x0000000000020428                altera_avalon_jtag_uart_write
 .text          0x00000000000204bc      0x114 ../FPGA_IP_bsp//libhal_bsp.a(alt_close.o)
                0x00000000000204f8                close
 .text          0x00000000000205d0       0x20 ../FPGA_IP_bsp//libhal_bsp.a(alt_dcache_flush_all.o)
                0x00000000000205d0                alt_dcache_flush_all
 .text          0x00000000000205f0       0x2c ../FPGA_IP_bsp//libhal_bsp.a(alt_dev.o)
 .text          0x000000000002061c       0xe0 ../FPGA_IP_bsp//libhal_bsp.a(alt_dev_llist_insert.o)
                0x0000000000020658                alt_dev_llist_insert
 .text          0x00000000000206fc       0x60 ../FPGA_IP_bsp//libhal_bsp.a(alt_do_ctors.o)
                0x00000000000206fc                _do_ctors
 .text          0x000000000002075c       0x60 ../FPGA_IP_bsp//libhal_bsp.a(alt_do_dtors.o)
                0x000000000002075c                _do_dtors
 .text          0x00000000000207bc        0x0 ../FPGA_IP_bsp//libhal_bsp.a(alt_errno.o)
 .text          0x00000000000207bc       0x20 ../FPGA_IP_bsp//libhal_bsp.a(alt_icache_flush_all.o)
                0x00000000000207bc                alt_icache_flush_all
 .text          0x00000000000207dc       0x84 ../FPGA_IP_bsp//libhal_bsp.a(alt_release_fd.o)
                0x00000000000207dc                alt_release_fd
 .text          0x0000000000020860       0x24 ../FPGA_IP_bsp//libhal_bsp.a(altera_nios2_gen2_irq.o)
                0x0000000000020860                altera_nios2_gen2_irq_init
 .text          0x0000000000020884        0x0 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-atexit.o)
 .text.atexit   0x0000000000020884       0x14 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-atexit.o)
                0x0000000000020884                atexit
 .text          0x0000000000020898        0x0 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-exit.o)
 .text.exit     0x0000000000020898       0x20 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-exit.o)
                0x0000000000020898                exit
 .text          0x00000000000208b8        0x0 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-int_errno.o)
 .text          0x00000000000208b8        0x0 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-__atexit.o)
 .text.__register_exitproc
                0x00000000000208b8      0x158 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-__atexit.o)
                0x00000000000208b8                __register_exitproc
 .text          0x0000000000020a10        0x0 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-__call_atexit.o)
 .text.__call_exitprocs
                0x0000000000020a10      0x190 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-__call_atexit.o)
                0x0000000000020a10                __call_exitprocs
 .text          0x0000000000020ba0        0x0 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-impure.o)
 .text          0x0000000000020ba0       0x28 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-mul.o)
                0x0000000000020ba0                __mulsi3
 .text          0x0000000000020bc8       0x34 ../FPGA_IP_bsp//libhal_bsp.a(alt_exit.o)
                0x0000000000020bc8                _exit
 *(.gnu.warning.*)
 *(.fini)
                [!provide]                        PROVIDE (__etext, ABSOLUTE (.))
                [!provide]                        PROVIDE (_etext, ABSOLUTE (.))
                [!provide]                        PROVIDE (etext, ABSOLUTE (.))
 *(.eh_frame_hdr)
                0x0000000000020bfc                . = ALIGN (0x4)
                [!provide]                        PROVIDE (__preinit_array_start, ABSOLUTE (.))
 *(.preinit_array)
                [!provide]                        PROVIDE (__preinit_array_end, ABSOLUTE (.))
                [!provide]                        PROVIDE (__init_array_start, ABSOLUTE (.))
 *(.init_array)
                [!provide]                        PROVIDE (__init_array_end, ABSOLUTE (.))
                [!provide]                        PROVIDE (__fini_array_start, ABSOLUTE (.))
 *(.fini_array)
                [!provide]                        PROVIDE (__fini_array_end, ABSOLUTE (.))
 *(.eh_frame)
 *(.gcc_except_table .gcc_except_table.*)
 *(.dynamic)
                0x0000000000020bfc                PROVIDE (__CTOR_LIST__, ABSOLUTE (.))
 *(.ctors)
 *(SORT(.ctors.*))
                0x0000000000020bfc                PROVIDE (__CTOR_END__, ABSOLUTE (.))
                0x0000000000020bfc                PROVIDE (__DTOR_LIST__, ABSOLUTE (.))
 *(.dtors)
 *(SORT(.dtors.*))
                0x0000000000020bfc                PROVIDE (__DTOR_END__, ABSOLUTE (.))
 *(.jcr)
                0x0000000000020bfc                . = ALIGN (0x4)

.rodata         0x0000000000020bfc       0x20
                0x0000000000020bfc                PROVIDE (__ram_rodata_start, ABSOLUTE (.))
                0x0000000000020bfc                . = ALIGN (0x4)
 *(.rodata .rodata.* .gnu.linkonce.r.*)
 .rodata        0x0000000000020bfc       0x11 ../FPGA_IP_bsp//libhal_bsp.a(alt_sys_init.o)
 *fill*         0x0000000000020c0d        0x3 
 .rodata        0x0000000000020c10        0xa ../FPGA_IP_bsp//libhal_bsp.a(alt_dev.o)
 *(.rodata1)
                0x0000000000020c1c                . = ALIGN (0x4)
 *fill*         0x0000000000020c1a        0x2 
                0x0000000000020c1c                PROVIDE (__ram_rodata_end, ABSOLUTE (.))
                0x0000000000020bfc                PROVIDE (__flash_rodata_start, LOADADDR (.rodata))

.rwdata         0x0000000000020c1c      0x2d4 load address 0x0000000000020ef0
                0x0000000000020c1c                PROVIDE (__ram_rwdata_start, ABSOLUTE (.))
                0x0000000000020c1c                . = ALIGN (0x4)
 *(.got.plt)
 *(.got)
 *(.data1)
 *(.data .data.* .gnu.linkonce.d.*)
 .data          0x0000000000020c1c        0x0 ../FPGA_IP_bsp//obj/HAL/src/crt0.o
 .data          0x0000000000020c1c        0x0 obj/default/hello_world.o
 .data          0x0000000000020c1c        0x0 ../FPGA_IP_bsp//libhal_bsp.a(alt_load.o)
 .data          0x0000000000020c1c        0x0 ../FPGA_IP_bsp//libhal_bsp.a(alt_main.o)
 .data          0x0000000000020c1c       0x2c ../FPGA_IP_bsp//libhal_bsp.a(alt_sys_init.o)
 .data          0x0000000000020c48        0x0 ../FPGA_IP_bsp//libhal_bsp.a(altera_avalon_jtag_uart_fd.o)
 .data          0x0000000000020c48        0x0 ../FPGA_IP_bsp//libhal_bsp.a(altera_avalon_jtag_uart_read.o)
 .data          0x0000000000020c48        0x0 ../FPGA_IP_bsp//libhal_bsp.a(altera_avalon_jtag_uart_write.o)
 .data          0x0000000000020c48        0x0 ../FPGA_IP_bsp//libhal_bsp.a(alt_close.o)
 .data          0x0000000000020c48        0x0 ../FPGA_IP_bsp//libhal_bsp.a(alt_dcache_flush_all.o)
 .data          0x0000000000020c48      0x1a8 ../FPGA_IP_bsp//libhal_bsp.a(alt_dev.o)
                0x0000000000020c48                alt_dev_null
                0x0000000000020c70                alt_fd_list
 .data          0x0000000000020df0        0x0 ../FPGA_IP_bsp//libhal_bsp.a(alt_dev_llist_insert.o)
 .data          0x0000000000020df0        0x0 ../FPGA_IP_bsp//libhal_bsp.a(alt_do_ctors.o)
 .data          0x0000000000020df0        0x0 ../FPGA_IP_bsp//libhal_bsp.a(alt_do_dtors.o)
 .data          0x0000000000020df0        0x0 ../FPGA_IP_bsp//libhal_bsp.a(alt_errno.o)
 .data          0x0000000000020df0        0x0 ../FPGA_IP_bsp//libhal_bsp.a(alt_icache_flush_all.o)
 .data          0x0000000000020df0        0x0 ../FPGA_IP_bsp//libhal_bsp.a(alt_release_fd.o)
 .data          0x0000000000020df0        0x0 ../FPGA_IP_bsp//libhal_bsp.a(altera_nios2_gen2_irq.o)
 .data          0x0000000000020df0        0x0 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-atexit.o)
 .data          0x0000000000020df0        0x0 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-exit.o)
 .data          0x0000000000020df0        0x0 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-int_errno.o)
 .data          0x0000000000020df0        0x0 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-__atexit.o)
 .data          0x0000000000020df0        0x0 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-__call_atexit.o)
 .data          0x0000000000020df0        0x0 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-impure.o)
 .data.impure_data
                0x0000000000020df0       0xe0 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-impure.o)
 .data          0x0000000000020ed0        0x0 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-mul.o)
 .data          0x0000000000020ed0        0x0 ../FPGA_IP_bsp//libhal_bsp.a(alt_exit.o)
                0x0000000000028ed0                _gp = ABSOLUTE ((. + 0x8000))
                [!provide]                        PROVIDE (gp, _gp)
 *(.rwdata .rwdata.*)
 *(.sdata .sdata.* .gnu.linkonce.s.*)
 .sdata         0x0000000000020ed0       0x14 ../FPGA_IP_bsp//libhal_bsp.a(alt_dev.o)
                0x0000000000020ed0                alt_fs_list
                0x0000000000020ed8                alt_dev_list
                0x0000000000020ee0                alt_max_fd
 .sdata         0x0000000000020ee4        0x4 ../FPGA_IP_bsp//libhal_bsp.a(alt_errno.o)
                0x0000000000020ee4                alt_errno
 .sdata._global_impure_ptr
                0x0000000000020ee8        0x4 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-impure.o)
                0x0000000000020ee8                _global_impure_ptr
 .sdata._impure_ptr
                0x0000000000020eec        0x4 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-impure.o)
                0x0000000000020eec                _impure_ptr
 *(.sdata2 .sdata2.* .gnu.linkonce.s2.*)
                0x0000000000020ef0                . = ALIGN (0x4)
                0x0000000000020ef0                _edata = ABSOLUTE (.)
                [!provide]                        PROVIDE (edata, ABSOLUTE (.))
                0x0000000000020ef0                PROVIDE (__ram_rwdata_end, ABSOLUTE (.))
                0x0000000000020ef0                PROVIDE (__flash_rwdata_start, LOADADDR (.rwdata))

.bss            0x00000000000211c4       0x10
                0x00000000000211c4                __bss_start = ABSOLUTE (.)
                [!provide]                        PROVIDE (__sbss_start, ABSOLUTE (.))
                [!provide]                        PROVIDE (___sbss_start, ABSOLUTE (.))
 *(.dynsbss)
 *(.sbss .sbss.* .gnu.linkonce.sb.*)
 .sbss          0x00000000000211c4        0xc ../FPGA_IP_bsp//libhal_bsp.a(alt_main.o)
                0x00000000000211c4                alt_argc
                0x00000000000211c8                alt_argv
                0x00000000000211cc                alt_envp
 .sbss          0x00000000000211d0        0x4 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-int_errno.o)
                0x00000000000211d0                errno
 *(.sbss2 .sbss2.* .gnu.linkonce.sb2.*)
 *(.scommon)
                [!provide]                        PROVIDE (__sbss_end, ABSOLUTE (.))
                [!provide]                        PROVIDE (___sbss_end, ABSOLUTE (.))
 *(.dynbss)
 *(.bss .bss.* .gnu.linkonce.b.*)
 .bss           0x00000000000211d4        0x0 ../FPGA_IP_bsp//obj/HAL/src/crt0.o
 .bss           0x00000000000211d4        0x0 obj/default/hello_world.o
 .bss           0x00000000000211d4        0x0 ../FPGA_IP_bsp//libhal_bsp.a(alt_load.o)
 .bss           0x00000000000211d4        0x0 ../FPGA_IP_bsp//libhal_bsp.a(alt_main.o)
 .bss           0x00000000000211d4        0x0 ../FPGA_IP_bsp//libhal_bsp.a(alt_sys_init.o)
 .bss           0x00000000000211d4        0x0 ../FPGA_IP_bsp//libhal_bsp.a(altera_avalon_jtag_uart_fd.o)
 .bss           0x00000000000211d4        0x0 ../FPGA_IP_bsp//libhal_bsp.a(altera_avalon_jtag_uart_read.o)
 .bss           0x00000000000211d4        0x0 ../FPGA_IP_bsp//libhal_bsp.a(altera_avalon_jtag_uart_write.o)
 .bss           0x00000000000211d4        0x0 ../FPGA_IP_bsp//libhal_bsp.a(alt_close.o)
 .bss           0x00000000000211d4        0x0 ../FPGA_IP_bsp//libhal_bsp.a(alt_dcache_flush_all.o)
 .bss           0x00000000000211d4        0x0 ../FPGA_IP_bsp//libhal_bsp.a(alt_dev.o)
 .bss           0x00000000000211d4        0x0 ../FPGA_IP_bsp//libhal_bsp.a(alt_dev_llist_insert.o)
 .bss           0x00000000000211d4        0x0 ../FPGA_IP_bsp//libhal_bsp.a(alt_do_ctors.o)
 .bss           0x00000000000211d4        0x0 ../FPGA_IP_bsp//libhal_bsp.a(alt_do_dtors.o)
 .bss           0x00000000000211d4        0x0 ../FPGA_IP_bsp//libhal_bsp.a(alt_errno.o)
 .bss           0x00000000000211d4        0x0 ../FPGA_IP_bsp//libhal_bsp.a(alt_icache_flush_all.o)
 .bss           0x00000000000211d4        0x0 ../FPGA_IP_bsp//libhal_bsp.a(alt_release_fd.o)
 .bss           0x00000000000211d4        0x0 ../FPGA_IP_bsp//libhal_bsp.a(altera_nios2_gen2_irq.o)
 .bss           0x00000000000211d4        0x0 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-atexit.o)
 .bss           0x00000000000211d4        0x0 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-exit.o)
 .bss           0x00000000000211d4        0x0 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-int_errno.o)
 .bss           0x00000000000211d4        0x0 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-__atexit.o)
 .bss           0x00000000000211d4        0x0 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-__call_atexit.o)
 .bss           0x00000000000211d4        0x0 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-impure.o)
 .bss           0x00000000000211d4        0x0 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-mul.o)
 .bss           0x00000000000211d4        0x0 ../FPGA_IP_bsp//libhal_bsp.a(alt_exit.o)
 *(COMMON)
                0x00000000000211d4                . = ALIGN (0x4)
                0x00000000000211d4                __bss_end = ABSOLUTE (.)

.onchip_memory2_1
                0x00000000000211d4        0x0
                [!provide]                        PROVIDE (_alt_partition_onchip_memory2_1_start, ABSOLUTE (.))
 *(.onchip_memory2_1 .onchip_memory2_1. onchip_memory2_1.*)
                0x00000000000211d4                . = ALIGN (0x4)
                [!provide]                        PROVIDE (_alt_partition_onchip_memory2_1_end, ABSOLUTE (.))
                0x00000000000211d4                _end = ABSOLUTE (.)
                0x00000000000211d4                end = ABSOLUTE (.)
                0x00000000000211d4                __alt_stack_base = ABSOLUTE (.)
                [!provide]                        PROVIDE (_alt_partition_onchip_memory2_1_load_addr, LOADADDR (.onchip_memory2_1))

.onchip_memory2_0
                0x0000000000040000        0x0 load address 0x00000000000211d4
                [!provide]                        PROVIDE (_alt_partition_onchip_memory2_0_start, ABSOLUTE (.))
 *(.onchip_memory2_0 .onchip_memory2_0. onchip_memory2_0.*)
                0x0000000000040000                . = ALIGN (0x4)
                [!provide]                        PROVIDE (_alt_partition_onchip_memory2_0_end, ABSOLUTE (.))
                [!provide]                        PROVIDE (_alt_partition_onchip_memory2_0_load_addr, LOADADDR (.onchip_memory2_0))

.stab
 *(.stab)

.stabstr
 *(.stabstr)

.stab.excl
 *(.stab.excl)

.stab.exclstr
 *(.stab.exclstr)

.stab.index
 *(.stab.index)

.stab.indexstr
 *(.stab.indexstr)

.comment        0x0000000000000000       0x23
 *(.comment)
 .comment       0x0000000000000000       0x23 obj/default/hello_world.o
                                         0x24 (size before relaxing)
 .comment       0x0000000000000023       0x24 ../FPGA_IP_bsp//libhal_bsp.a(alt_load.o)
 .comment       0x0000000000000023       0x24 ../FPGA_IP_bsp//libhal_bsp.a(alt_main.o)
 .comment       0x0000000000000023       0x24 ../FPGA_IP_bsp//libhal_bsp.a(alt_sys_init.o)
 .comment       0x0000000000000023       0x24 ../FPGA_IP_bsp//libhal_bsp.a(altera_avalon_jtag_uart_fd.o)
 .comment       0x0000000000000023       0x24 ../FPGA_IP_bsp//libhal_bsp.a(altera_avalon_jtag_uart_read.o)
 .comment       0x0000000000000023       0x24 ../FPGA_IP_bsp//libhal_bsp.a(altera_avalon_jtag_uart_write.o)
 .comment       0x0000000000000023       0x24 ../FPGA_IP_bsp//libhal_bsp.a(alt_close.o)
 .comment       0x0000000000000023       0x24 ../FPGA_IP_bsp//libhal_bsp.a(alt_dcache_flush_all.o)
 .comment       0x0000000000000023       0x24 ../FPGA_IP_bsp//libhal_bsp.a(alt_dev.o)
 .comment       0x0000000000000023       0x24 ../FPGA_IP_bsp//libhal_bsp.a(alt_dev_llist_insert.o)
 .comment       0x0000000000000023       0x24 ../FPGA_IP_bsp//libhal_bsp.a(alt_do_ctors.o)
 .comment       0x0000000000000023       0x24 ../FPGA_IP_bsp//libhal_bsp.a(alt_do_dtors.o)
 .comment       0x0000000000000023       0x24 ../FPGA_IP_bsp//libhal_bsp.a(alt_errno.o)
 .comment       0x0000000000000023       0x24 ../FPGA_IP_bsp//libhal_bsp.a(alt_icache_flush_all.o)
 .comment       0x0000000000000023       0x24 ../FPGA_IP_bsp//libhal_bsp.a(alt_release_fd.o)
 .comment       0x0000000000000023       0x24 ../FPGA_IP_bsp//libhal_bsp.a(altera_nios2_gen2_irq.o)
 .comment       0x0000000000000023       0x24 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-atexit.o)
 .comment       0x0000000000000023       0x24 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-exit.o)
 .comment       0x0000000000000023       0x24 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-int_errno.o)
 .comment       0x0000000000000023       0x24 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-__atexit.o)
 .comment       0x0000000000000023       0x24 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-__call_atexit.o)
 .comment       0x0000000000000023       0x24 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-impure.o)
 .comment       0x0000000000000023       0x24 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-mul.o)
 .comment       0x0000000000000023       0x24 ../FPGA_IP_bsp//libhal_bsp.a(alt_exit.o)

.debug
 *(.debug)

.line
 *(.line)

.debug_srcinfo
 *(.debug_srcinfo)

.debug_sfnames
 *(.debug_sfnames)

.debug_aranges  0x0000000000000000      0x330
 *(.debug_aranges)
 .debug_aranges
                0x0000000000000000       0x28 ../FPGA_IP_bsp//obj/HAL/src/crt0.o
 .debug_aranges
                0x0000000000000028       0x20 obj/default/hello_world.o
 .debug_aranges
                0x0000000000000048       0x20 ../FPGA_IP_bsp//libhal_bsp.a(alt_load.o)
 .debug_aranges
                0x0000000000000068       0x20 ../FPGA_IP_bsp//libhal_bsp.a(alt_main.o)
 .debug_aranges
                0x0000000000000088       0x20 ../FPGA_IP_bsp//libhal_bsp.a(alt_sys_init.o)
 .debug_aranges
                0x00000000000000a8       0x20 ../FPGA_IP_bsp//libhal_bsp.a(altera_avalon_jtag_uart_fd.o)
 .debug_aranges
                0x00000000000000c8       0x20 ../FPGA_IP_bsp//libhal_bsp.a(altera_avalon_jtag_uart_read.o)
 .debug_aranges
                0x00000000000000e8       0x20 ../FPGA_IP_bsp//libhal_bsp.a(altera_avalon_jtag_uart_write.o)
 .debug_aranges
                0x0000000000000108       0x20 ../FPGA_IP_bsp//libhal_bsp.a(alt_close.o)
 .debug_aranges
                0x0000000000000128       0x20 ../FPGA_IP_bsp//libhal_bsp.a(alt_dcache_flush_all.o)
 .debug_aranges
                0x0000000000000148       0x20 ../FPGA_IP_bsp//libhal_bsp.a(alt_dev.o)
 .debug_aranges
                0x0000000000000168       0x20 ../FPGA_IP_bsp//libhal_bsp.a(alt_dev_llist_insert.o)
 .debug_aranges
                0x0000000000000188       0x20 ../FPGA_IP_bsp//libhal_bsp.a(alt_do_ctors.o)
 .debug_aranges
                0x00000000000001a8       0x20 ../FPGA_IP_bsp//libhal_bsp.a(alt_do_dtors.o)
 .debug_aranges
                0x00000000000001c8       0x18 ../FPGA_IP_bsp//libhal_bsp.a(alt_errno.o)
 .debug_aranges
                0x00000000000001e0       0x20 ../FPGA_IP_bsp//libhal_bsp.a(alt_icache_flush_all.o)
 .debug_aranges
                0x0000000000000200       0x20 ../FPGA_IP_bsp//libhal_bsp.a(alt_release_fd.o)
 .debug_aranges
                0x0000000000000220       0x20 ../FPGA_IP_bsp//libhal_bsp.a(altera_nios2_gen2_irq.o)
 .debug_aranges
                0x0000000000000240       0x20 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-atexit.o)
 .debug_aranges
                0x0000000000000260       0x20 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-exit.o)
 .debug_aranges
                0x0000000000000280       0x18 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-int_errno.o)
 .debug_aranges
                0x0000000000000298       0x20 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-__atexit.o)
 .debug_aranges
                0x00000000000002b8       0x20 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-__call_atexit.o)
 .debug_aranges
                0x00000000000002d8       0x18 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-impure.o)
 .debug_aranges
                0x00000000000002f0       0x20 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-mul.o)
 .debug_aranges
                0x0000000000000310       0x20 ../FPGA_IP_bsp//libhal_bsp.a(alt_exit.o)

.debug_pubnames
 *(.debug_pubnames)

.debug_info     0x0000000000000000     0x3469
 *(.debug_info .gnu.linkonce.wi.*)
 .debug_info    0x0000000000000000       0x8c ../FPGA_IP_bsp//obj/HAL/src/crt0.o
 .debug_info    0x000000000000008c       0xbd obj/default/hello_world.o
 .debug_info    0x0000000000000149      0x145 ../FPGA_IP_bsp//libhal_bsp.a(alt_load.o)
 .debug_info    0x000000000000028e      0x131 ../FPGA_IP_bsp//libhal_bsp.a(alt_main.o)
 .debug_info    0x00000000000003bf      0x3c9 ../FPGA_IP_bsp//libhal_bsp.a(alt_sys_init.o)
 .debug_info    0x0000000000000788      0x3a7 ../FPGA_IP_bsp//libhal_bsp.a(altera_avalon_jtag_uart_fd.o)
 .debug_info    0x0000000000000b2f      0x1b2 ../FPGA_IP_bsp//libhal_bsp.a(altera_avalon_jtag_uart_read.o)
 .debug_info    0x0000000000000ce1      0x195 ../FPGA_IP_bsp//libhal_bsp.a(altera_avalon_jtag_uart_write.o)
 .debug_info    0x0000000000000e76      0x321 ../FPGA_IP_bsp//libhal_bsp.a(alt_close.o)
 .debug_info    0x0000000000001197       0x92 ../FPGA_IP_bsp//libhal_bsp.a(alt_dcache_flush_all.o)
 .debug_info    0x0000000000001229      0x49c ../FPGA_IP_bsp//libhal_bsp.a(alt_dev.o)
 .debug_info    0x00000000000016c5      0x1a9 ../FPGA_IP_bsp//libhal_bsp.a(alt_dev_llist_insert.o)
 .debug_info    0x000000000000186e       0x83 ../FPGA_IP_bsp//libhal_bsp.a(alt_do_ctors.o)
 .debug_info    0x00000000000018f1       0x83 ../FPGA_IP_bsp//libhal_bsp.a(alt_do_dtors.o)
 .debug_info    0x0000000000001974       0xa6 ../FPGA_IP_bsp//libhal_bsp.a(alt_errno.o)
 .debug_info    0x0000000000001a1a       0x92 ../FPGA_IP_bsp//libhal_bsp.a(alt_icache_flush_all.o)
 .debug_info    0x0000000000001aac      0x2b0 ../FPGA_IP_bsp//libhal_bsp.a(alt_release_fd.o)
 .debug_info    0x0000000000001d5c       0x92 ../FPGA_IP_bsp//libhal_bsp.a(altera_nios2_gen2_irq.o)
 .debug_info    0x0000000000001dee       0xfe /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-atexit.o)
 .debug_info    0x0000000000001eec       0xe5 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-exit.o)
 .debug_info    0x0000000000001fd1       0x8a /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-int_errno.o)
 .debug_info    0x000000000000205b      0x64a /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-__atexit.o)
 .debug_info    0x00000000000026a5      0x67b /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-__call_atexit.o)
 .debug_info    0x0000000000002d20      0x5a9 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-impure.o)
 .debug_info    0x00000000000032c9       0xb4 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-mul.o)
 .debug_info    0x000000000000337d       0xec ../FPGA_IP_bsp//libhal_bsp.a(alt_exit.o)

.debug_abbrev   0x0000000000000000     0x1376
 *(.debug_abbrev)
 .debug_abbrev  0x0000000000000000       0x12 ../FPGA_IP_bsp//obj/HAL/src/crt0.o
 .debug_abbrev  0x0000000000000012       0x6d obj/default/hello_world.o
 .debug_abbrev  0x000000000000007f       0x9f ../FPGA_IP_bsp//libhal_bsp.a(alt_load.o)
 .debug_abbrev  0x000000000000011e       0xba ../FPGA_IP_bsp//libhal_bsp.a(alt_main.o)
 .debug_abbrev  0x00000000000001d8      0x157 ../FPGA_IP_bsp//libhal_bsp.a(alt_sys_init.o)
 .debug_abbrev  0x000000000000032f       0xf7 ../FPGA_IP_bsp//libhal_bsp.a(altera_avalon_jtag_uart_fd.o)
 .debug_abbrev  0x0000000000000426       0xd5 ../FPGA_IP_bsp//libhal_bsp.a(altera_avalon_jtag_uart_read.o)
 .debug_abbrev  0x00000000000004fb       0xd5 ../FPGA_IP_bsp//libhal_bsp.a(altera_avalon_jtag_uart_write.o)
 .debug_abbrev  0x00000000000005d0      0x11f ../FPGA_IP_bsp//libhal_bsp.a(alt_close.o)
 .debug_abbrev  0x00000000000006ef       0x42 ../FPGA_IP_bsp//libhal_bsp.a(alt_dcache_flush_all.o)
 .debug_abbrev  0x0000000000000731       0xd9 ../FPGA_IP_bsp//libhal_bsp.a(alt_dev.o)
 .debug_abbrev  0x000000000000080a      0x114 ../FPGA_IP_bsp//libhal_bsp.a(alt_dev_llist_insert.o)
 .debug_abbrev  0x000000000000091e       0x79 ../FPGA_IP_bsp//libhal_bsp.a(alt_do_ctors.o)
 .debug_abbrev  0x0000000000000997       0x79 ../FPGA_IP_bsp//libhal_bsp.a(alt_do_dtors.o)
 .debug_abbrev  0x0000000000000a10       0x5a ../FPGA_IP_bsp//libhal_bsp.a(alt_errno.o)
 .debug_abbrev  0x0000000000000a6a       0x42 ../FPGA_IP_bsp//libhal_bsp.a(alt_icache_flush_all.o)
 .debug_abbrev  0x0000000000000aac       0xde ../FPGA_IP_bsp//libhal_bsp.a(alt_release_fd.o)
 .debug_abbrev  0x0000000000000b8a       0x42 ../FPGA_IP_bsp//libhal_bsp.a(altera_nios2_gen2_irq.o)
 .debug_abbrev  0x0000000000000bcc       0xaa /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-atexit.o)
 .debug_abbrev  0x0000000000000c76       0x8b /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-exit.o)
 .debug_abbrev  0x0000000000000d01       0x37 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-int_errno.o)
 .debug_abbrev  0x0000000000000d38      0x1e6 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-__atexit.o)
 .debug_abbrev  0x0000000000000f1e      0x1f6 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-__call_atexit.o)
 .debug_abbrev  0x0000000000001114      0x14a /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-impure.o)
 .debug_abbrev  0x000000000000125e       0x6f /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-mul.o)
 .debug_abbrev  0x00000000000012cd       0xa9 ../FPGA_IP_bsp//libhal_bsp.a(alt_exit.o)

.debug_line     0x0000000000000000     0x1509
 *(.debug_line)
 .debug_line    0x0000000000000000       0x5c ../FPGA_IP_bsp//obj/HAL/src/crt0.o
 .debug_line    0x000000000000005c       0x45 obj/default/hello_world.o
 .debug_line    0x00000000000000a1       0x8e ../FPGA_IP_bsp//libhal_bsp.a(alt_load.o)
 .debug_line    0x000000000000012f       0xa0 ../FPGA_IP_bsp//libhal_bsp.a(alt_main.o)
 .debug_line    0x00000000000001cf      0x126 ../FPGA_IP_bsp//libhal_bsp.a(alt_sys_init.o)
 .debug_line    0x00000000000002f5      0x112 ../FPGA_IP_bsp//libhal_bsp.a(altera_avalon_jtag_uart_fd.o)
 .debug_line    0x0000000000000407       0xfd ../FPGA_IP_bsp//libhal_bsp.a(altera_avalon_jtag_uart_read.o)
 .debug_line    0x0000000000000504       0xf4 ../FPGA_IP_bsp//libhal_bsp.a(altera_avalon_jtag_uart_write.o)
 .debug_line    0x00000000000005f8      0x173 ../FPGA_IP_bsp//libhal_bsp.a(alt_close.o)
 .debug_line    0x000000000000076b       0x51 ../FPGA_IP_bsp//libhal_bsp.a(alt_dcache_flush_all.o)
 .debug_line    0x00000000000007bc      0x106 ../FPGA_IP_bsp//libhal_bsp.a(alt_dev.o)
 .debug_line    0x00000000000008c2       0xcf ../FPGA_IP_bsp//libhal_bsp.a(alt_dev_llist_insert.o)
 .debug_line    0x0000000000000991       0x59 ../FPGA_IP_bsp//libhal_bsp.a(alt_do_ctors.o)
 .debug_line    0x00000000000009ea       0x59 ../FPGA_IP_bsp//libhal_bsp.a(alt_do_dtors.o)
 .debug_line    0x0000000000000a43       0x51 ../FPGA_IP_bsp//libhal_bsp.a(alt_errno.o)
 .debug_line    0x0000000000000a94       0x4f ../FPGA_IP_bsp//libhal_bsp.a(alt_icache_flush_all.o)
 .debug_line    0x0000000000000ae3       0xb0 ../FPGA_IP_bsp//libhal_bsp.a(alt_release_fd.o)
 .debug_line    0x0000000000000b93       0x51 ../FPGA_IP_bsp//libhal_bsp.a(altera_nios2_gen2_irq.o)
 .debug_line    0x0000000000000be4       0xe7 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-atexit.o)
 .debug_line    0x0000000000000ccb      0x159 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-exit.o)
 .debug_line    0x0000000000000e24       0x5f /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-int_errno.o)
 .debug_line    0x0000000000000e83      0x20d /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-__atexit.o)
 .debug_line    0x0000000000001090      0x232 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-__call_atexit.o)
 .debug_line    0x00000000000012c2      0x156 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-impure.o)
 .debug_line    0x0000000000001418       0x80 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-mul.o)
 .debug_line    0x0000000000001498       0x71 ../FPGA_IP_bsp//libhal_bsp.a(alt_exit.o)

.debug_frame    0x0000000000000000      0x570
 *(.debug_frame)
 .debug_frame   0x0000000000000000       0x2c obj/default/hello_world.o
 .debug_frame   0x000000000000002c       0x5c ../FPGA_IP_bsp//libhal_bsp.a(alt_load.o)
 .debug_frame   0x0000000000000088       0x2c ../FPGA_IP_bsp//libhal_bsp.a(alt_main.o)
 .debug_frame   0x00000000000000b4       0x88 ../FPGA_IP_bsp//libhal_bsp.a(alt_sys_init.o)
 .debug_frame   0x000000000000013c       0x60 ../FPGA_IP_bsp//libhal_bsp.a(altera_avalon_jtag_uart_fd.o)
 .debug_frame   0x000000000000019c       0x34 ../FPGA_IP_bsp//libhal_bsp.a(altera_avalon_jtag_uart_read.o)
 .debug_frame   0x00000000000001d0       0x34 ../FPGA_IP_bsp//libhal_bsp.a(altera_avalon_jtag_uart_write.o)
 .debug_frame   0x0000000000000204       0x60 ../FPGA_IP_bsp//libhal_bsp.a(alt_close.o)
 .debug_frame   0x0000000000000264       0x34 ../FPGA_IP_bsp//libhal_bsp.a(alt_dcache_flush_all.o)
 .debug_frame   0x0000000000000298       0x34 ../FPGA_IP_bsp//libhal_bsp.a(alt_dev.o)
 .debug_frame   0x00000000000002cc       0x60 ../FPGA_IP_bsp//libhal_bsp.a(alt_dev_llist_insert.o)
 .debug_frame   0x000000000000032c       0x38 ../FPGA_IP_bsp//libhal_bsp.a(alt_do_ctors.o)
 .debug_frame   0x0000000000000364       0x38 ../FPGA_IP_bsp//libhal_bsp.a(alt_do_dtors.o)
 .debug_frame   0x000000000000039c       0x34 ../FPGA_IP_bsp//libhal_bsp.a(alt_icache_flush_all.o)
 .debug_frame   0x00000000000003d0       0x3c ../FPGA_IP_bsp//libhal_bsp.a(alt_release_fd.o)
 .debug_frame   0x000000000000040c       0x34 ../FPGA_IP_bsp//libhal_bsp.a(altera_nios2_gen2_irq.o)
 .debug_frame   0x0000000000000440       0x20 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-atexit.o)
 .debug_frame   0x0000000000000460       0x28 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-exit.o)
 .debug_frame   0x0000000000000488       0x48 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-__atexit.o)
 .debug_frame   0x00000000000004d0       0x54 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-__call_atexit.o)
 .debug_frame   0x0000000000000524       0x20 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-mul.o)
 .debug_frame   0x0000000000000544       0x2c ../FPGA_IP_bsp//libhal_bsp.a(alt_exit.o)

.debug_str      0x0000000000000000     0x100a
 *(.debug_str)
 .debug_str     0x0000000000000000      0x116 obj/default/hello_world.o
                                        0x154 (size before relaxing)
 .debug_str     0x0000000000000116      0x149 ../FPGA_IP_bsp//libhal_bsp.a(alt_load.o)
                                        0x230 (size before relaxing)
 .debug_str     0x000000000000025f       0x70 ../FPGA_IP_bsp//libhal_bsp.a(alt_main.o)
                                        0x1bb (size before relaxing)
 .debug_str     0x00000000000002cf      0x15e ../FPGA_IP_bsp//libhal_bsp.a(alt_sys_init.o)
                                        0x2f2 (size before relaxing)
 .debug_str     0x000000000000042d       0x77 ../FPGA_IP_bsp//libhal_bsp.a(altera_avalon_jtag_uart_fd.o)
                                        0x2f3 (size before relaxing)
 .debug_str     0x00000000000004a4       0x48 ../FPGA_IP_bsp//libhal_bsp.a(altera_avalon_jtag_uart_read.o)
                                        0x23d (size before relaxing)
 .debug_str     0x00000000000004ec       0x4a ../FPGA_IP_bsp//libhal_bsp.a(altera_avalon_jtag_uart_write.o)
                                        0x233 (size before relaxing)
 .debug_str     0x0000000000000536       0x44 ../FPGA_IP_bsp//libhal_bsp.a(alt_close.o)
                                        0x229 (size before relaxing)
 .debug_str     0x000000000000057a       0x34 ../FPGA_IP_bsp//libhal_bsp.a(alt_dcache_flush_all.o)
                                        0x173 (size before relaxing)
 .debug_str     0x00000000000005ae      0x120 ../FPGA_IP_bsp//libhal_bsp.a(alt_dev.o)
                                        0x323 (size before relaxing)
 .debug_str     0x00000000000006ce       0x4b ../FPGA_IP_bsp//libhal_bsp.a(alt_dev_llist_insert.o)
                                        0x1ea (size before relaxing)
 .debug_str     0x0000000000000719       0x48 ../FPGA_IP_bsp//libhal_bsp.a(alt_do_ctors.o)
                                         0xee (size before relaxing)
 .debug_str     0x0000000000000761       0x4c ../FPGA_IP_bsp//libhal_bsp.a(alt_do_dtors.o)
                                         0xed (size before relaxing)
 .debug_str     0x00000000000007ad       0x14 ../FPGA_IP_bsp//libhal_bsp.a(alt_errno.o)
                                        0x163 (size before relaxing)
 .debug_str     0x00000000000007c1       0x34 ../FPGA_IP_bsp//libhal_bsp.a(alt_icache_flush_all.o)
                                        0x173 (size before relaxing)
 .debug_str     0x00000000000007f5       0x28 ../FPGA_IP_bsp//libhal_bsp.a(alt_release_fd.o)
                                        0x1f1 (size before relaxing)
 .debug_str     0x000000000000081d       0x3b ../FPGA_IP_bsp//libhal_bsp.a(altera_nios2_gen2_irq.o)
                                        0x17a (size before relaxing)
 .debug_str     0x0000000000000858      0x178 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-atexit.o)
                                        0x21d (size before relaxing)
 .debug_str     0x00000000000009d0       0x52 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-exit.o)
                                        0x1f1 (size before relaxing)
 .debug_str     0x0000000000000a22       0xd4 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-int_errno.o)
                                        0x1d9 (size before relaxing)
 .debug_str     0x0000000000000af6      0x2f4 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-__atexit.o)
                                        0x500 (size before relaxing)
 .debug_str     0x0000000000000dea       0x65 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-__call_atexit.o)
                                        0x4ec (size before relaxing)
 .debug_str     0x0000000000000e4f       0x48 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-impure.o)
                                        0x4bf (size before relaxing)
 .debug_str     0x0000000000000e97      0x149 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-mul.o)
                                        0x194 (size before relaxing)
 .debug_str     0x0000000000000fe0       0x2a ../FPGA_IP_bsp//libhal_bsp.a(alt_exit.o)
                                        0x16f (size before relaxing)

.debug_loc      0x0000000000000000      0x3f4
 *(.debug_loc)
 .debug_loc     0x0000000000000000       0x2c /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-atexit.o)
 .debug_loc     0x000000000000002c       0x1e /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-exit.o)
 .debug_loc     0x000000000000004a      0x1c0 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-__atexit.o)
 .debug_loc     0x000000000000020a      0x157 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-__call_atexit.o)
 .debug_loc     0x0000000000000361       0x93 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/mno-hw-mul/libgcc.a(lib2-mul.o)

.debug_macinfo
 *(.debug_macinfo)

.debug_weaknames
 *(.debug_weaknames)

.debug_funcnames
 *(.debug_funcnames)

.debug_typenames
 *(.debug_typenames)

.debug_varnames
 *(.debug_varnames)

.debug_alt_sim_info
 *(.debug_alt_sim_info)
                0x0000000000040000                __alt_data_end = 0x40000
                0x0000000000040000                PROVIDE (__alt_stack_pointer, __alt_data_end)
                [!provide]                        PROVIDE (__alt_stack_limit, __alt_stack_base)
                [!provide]                        PROVIDE (__alt_heap_start, end)
                [!provide]                        PROVIDE (__alt_heap_limit, 0x40000)
OUTPUT(RUN_ON_HDL_SIMULATOR_ONLY_FPGA_IP.elf elf32-littlenios2)

.debug_ranges   0x0000000000000000       0x90
 .debug_ranges  0x0000000000000000       0x20 ../FPGA_IP_bsp//obj/HAL/src/crt0.o
 .debug_ranges  0x0000000000000020       0x18 ../FPGA_IP_bsp//libhal_bsp.a(altera_avalon_jtag_uart_read.o)
 .debug_ranges  0x0000000000000038       0x10 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-atexit.o)
 .debug_ranges  0x0000000000000048       0x10 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-exit.o)
 .debug_ranges  0x0000000000000058       0x10 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-__atexit.o)
 .debug_ranges  0x0000000000000068       0x28 /home/labarqcomp/intelFPGA/18.1/nios2eds/bin/gnu/H-x86_64-pc-linux-gnu/bin/../lib/gcc/nios2-elf/5.3.0/../../../../../H-x86_64-pc-linux-gnu/nios2-elf/lib/mno-hw-mul/libsmallc.a(lib_a-__call_atexit.o)
