/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Mar 20 12:55:44 2009
 *                 MD5 Checksum         4f0509cfa0b8fc4589050694b4a3e234
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7340/rdb/a0/bchp_it_0.h $
 * 
 * Hydra_Software_Devel/1   3/22/09 8:33p yuxiaz
 * PR53430: Initial version of header files.
 *
 ***************************************************************************/

#ifndef BCHP_IT_0_H__
#define BCHP_IT_0_H__

/***************************************************************************
 *IT_0 - Input and Timing Control IT_0
 ***************************************************************************/
#define BCHP_IT_0_IT_REV_ID                      0x00181000 /* Revision ID register */
#define BCHP_IT_0_TG_CONFIG                      0x00181008 /* Timing Generator Configuration Register */
#define BCHP_IT_0_ADDR_0_3                       0x0018100c /* Timing Generator Address 0-3 Register */
#define BCHP_IT_0_ADDR_4_6                       0x00181010 /* Timing Generator Address 4-6 Register */
#define BCHP_IT_0_STACK_reg_0_1                  0x00181014 /* General Lookup Registers 0&1 Register */
#define BCHP_IT_0_STACK_reg_2_3                  0x00181018 /* General Lookup Registers 2&3 Register */
#define BCHP_IT_0_STACK_reg_4_5                  0x0018101c /* General Lookup Registers 4&5 Register */
#define BCHP_IT_0_STACK_reg_6_7                  0x00181020 /* General Lookup Registers 6&7 Register */
#define BCHP_IT_0_EVENT_SELECTION                0x00181024 /* Timing Generator Event Selection Register. */
#define BCHP_IT_0_PCL_0                          0x00181028 /* External Digital H/V Syncs and Negative Sync PCL Register. */
#define BCHP_IT_0_PCL_1                          0x0018102c /* Color Burst and Bottles PCL Register. */
#define BCHP_IT_0_PCL_2                          0x00181030 /* External Digital H/V Syncs and U and V flip PCL Register. */
#define BCHP_IT_0_PCL_3                          0x00181034 /* VSync, VBlank, Active Video and Odd/Even Field PCL Register. */
#define BCHP_IT_0_PCL_4                          0x00181038 /* Positive Sync A/B PCL Register. */
#define BCHP_IT_0_PCL_5                          0x0018103c /* Patten Generation PCL Register. */
#define BCHP_IT_0_PCL_6                          0x00181040 /* Positive Sync C/D PCL Register. */
#define BCHP_IT_0_PCL_7                          0x00181044 /* Negative Sync D1 PCL Register. */
#define BCHP_IT_0_PCL_8                          0x00181048 /* Negative Sync D2 PCL Register. */
#define BCHP_IT_0_STACK_reg_8_9                  0x0018104c /* General Lookup Registers 8&9 Register */
#define BCHP_IT_0_BVB_SIZE                       0x00181050 /* BVB Size Register. */
#define BCHP_IT_0_BVB_RSTATUS                    0x00181054 /* BVB status read Register. */
#define BCHP_IT_0_BVB_CSTATUS                    0x00181058 /* BVB status clear Register. */
#define BCHP_IT_0_VEC_TRIGGER_0                  0x0018105c /* VEC Trigger Register 0 */
#define BCHP_IT_0_VEC_TRIGGER_1                  0x00181060 /* VEC Trigger Register 1 */
#define BCHP_IT_0_VEC_CTRL_STAT                  0x00181064 /* VEC Control BUS Status Register */
#define BCHP_IT_0_IT_LCNTR                       0x00181068 /* Line Counter Register */
#define BCHP_IT_0_ALT_RM_CNTRL                   0x0018106c /* ALTERNATE RATE MANAGER CONTROL REGISTER */
#define BCHP_IT_0_ACCESS_CNTRL                   0x00181070 /* VEC Access Control Register */
#define BCHP_IT_0_ACCESS_STATUS                  0x00181074 /* VEC Access Status Register */
#define BCHP_IT_0_MC_ADDR_0                      0x00181078 /* CALLI Immediate register 0 */
#define BCHP_IT_0_MC_ADDR_1                      0x0018107c /* CALLI Immediate register 1 */
#define BCHP_IT_0_MC_ADDR_2                      0x00181080 /* CALLI Immediate register 2 */
#define BCHP_IT_0_MC_ADDR_3                      0x00181084 /* CALLI Immediate register 3 */
#define BCHP_IT_0_MC_ADDR_4                      0x00181088 /* CALLI Immediate register 4 */
#define BCHP_IT_0_MC_ADDR_5                      0x0018108c /* CALLI Immediate register 5 */
#define BCHP_IT_0_MC_ADDR_6                      0x00181090 /* CALLI Immediate register 6 */
#define BCHP_IT_0_MC_ADDR_7                      0x00181094 /* CALLI Immediate register 7 */
#define BCHP_IT_0_MC_ADDR_8                      0x00181098 /* CALLI Immediate register 8 */
#define BCHP_IT_0_MC_ADDR_9                      0x0018109c /* CALLI Immediate register 9 */
#define BCHP_IT_0_MC_ADDR_10                     0x00181100 /* CALLI Immediate register 10 */
#define BCHP_IT_0_MC_ADDR_11                     0x00181104 /* CALLI Immediate register 11 */
#define BCHP_IT_0_MC_ADDR_12                     0x00181108 /* CALLI Immediate register 12 */
#define BCHP_IT_0_MC_ADDR_13                     0x0018110c /* CALLI Immediate register 13 */
#define BCHP_IT_0_MC_ADDR_14                     0x00181110 /* CALLI Immediate register 14 */
#define BCHP_IT_0_MC_ADDR_15                     0x00181114 /* CALLI Immediate register 15 */

/***************************************************************************
 *IT_REV_ID - Revision ID register
 ***************************************************************************/
/* IT_0 :: IT_REV_ID :: reserved0 [31:16] */
#define BCHP_IT_0_IT_REV_ID_reserved0_MASK                         0xffff0000
#define BCHP_IT_0_IT_REV_ID_reserved0_SHIFT                        16

/* IT_0 :: IT_REV_ID :: REVISION_ID [15:00] */
#define BCHP_IT_0_IT_REV_ID_REVISION_ID_MASK                       0x0000ffff
#define BCHP_IT_0_IT_REV_ID_REVISION_ID_SHIFT                      0

/***************************************************************************
 *TG_CONFIG - Timing Generator Configuration Register
 ***************************************************************************/
/* IT_0 :: TG_CONFIG :: reserved_for_eco0 [31:31] */
#define BCHP_IT_0_TG_CONFIG_reserved_for_eco0_MASK                 0x80000000
#define BCHP_IT_0_TG_CONFIG_reserved_for_eco0_SHIFT                31

/* IT_0 :: TG_CONFIG :: LINE_PHASE [30:30] */
#define BCHP_IT_0_TG_CONFIG_LINE_PHASE_MASK                        0x40000000
#define BCHP_IT_0_TG_CONFIG_LINE_PHASE_SHIFT                       30
#define BCHP_IT_0_TG_CONFIG_LINE_PHASE_LINE                        1
#define BCHP_IT_0_TG_CONFIG_LINE_PHASE_FIELD                       0

/* IT_0 :: TG_CONFIG :: SUPPRESS_TRIGGER0 [29:29] */
#define BCHP_IT_0_TG_CONFIG_SUPPRESS_TRIGGER0_MASK                 0x20000000
#define BCHP_IT_0_TG_CONFIG_SUPPRESS_TRIGGER0_SHIFT                29
#define BCHP_IT_0_TG_CONFIG_SUPPRESS_TRIGGER0_DISABLED             0
#define BCHP_IT_0_TG_CONFIG_SUPPRESS_TRIGGER0_ENABLED              1

/* IT_0 :: TG_CONFIG :: TRIGGER_CNT_CLR_COND [28:28] */
#define BCHP_IT_0_TG_CONFIG_TRIGGER_CNT_CLR_COND_MASK              0x10000000
#define BCHP_IT_0_TG_CONFIG_TRIGGER_CNT_CLR_COND_SHIFT             28

/* IT_0 :: TG_CONFIG :: BVB_FRAME_CYCLE_COUNT [27:25] */
#define BCHP_IT_0_TG_CONFIG_BVB_FRAME_CYCLE_COUNT_MASK             0x0e000000
#define BCHP_IT_0_TG_CONFIG_BVB_FRAME_CYCLE_COUNT_SHIFT            25

/* IT_0 :: TG_CONFIG :: BVB_PHASE_SYNC [24:24] */
#define BCHP_IT_0_TG_CONFIG_BVB_PHASE_SYNC_MASK                    0x01000000
#define BCHP_IT_0_TG_CONFIG_BVB_PHASE_SYNC_SHIFT                   24
#define BCHP_IT_0_TG_CONFIG_BVB_PHASE_SYNC_DISABLED                0
#define BCHP_IT_0_TG_CONFIG_BVB_PHASE_SYNC_ENABLED                 1

/* IT_0 :: TG_CONFIG :: MC_VIDEO_STREAM_SELECT [23:17] */
#define BCHP_IT_0_TG_CONFIG_MC_VIDEO_STREAM_SELECT_MASK            0x00fe0000
#define BCHP_IT_0_TG_CONFIG_MC_VIDEO_STREAM_SELECT_SHIFT           17

/* IT_0 :: TG_CONFIG :: INPUT_STREAM_ENABLE [16:16] */
#define BCHP_IT_0_TG_CONFIG_INPUT_STREAM_ENABLE_MASK               0x00010000
#define BCHP_IT_0_TG_CONFIG_INPUT_STREAM_ENABLE_SHIFT              16
#define BCHP_IT_0_TG_CONFIG_INPUT_STREAM_ENABLE_DISABLED           0
#define BCHP_IT_0_TG_CONFIG_INPUT_STREAM_ENABLE_ENABLED            1

/* IT_0 :: TG_CONFIG :: reserved_for_eco1 [15:15] */
#define BCHP_IT_0_TG_CONFIG_reserved_for_eco1_MASK                 0x00008000
#define BCHP_IT_0_TG_CONFIG_reserved_for_eco1_SHIFT                15

/* IT_0 :: TG_CONFIG :: MC_ENABLES [14:08] */
#define BCHP_IT_0_TG_CONFIG_MC_ENABLES_MASK                        0x00007f00
#define BCHP_IT_0_TG_CONFIG_MC_ENABLES_SHIFT                       8

/* IT_0 :: TG_CONFIG :: reserved2 [07:06] */
#define BCHP_IT_0_TG_CONFIG_reserved2_MASK                         0x000000c0
#define BCHP_IT_0_TG_CONFIG_reserved2_SHIFT                        6

/* IT_0 :: TG_CONFIG :: SLAVE_MODE [05:05] */
#define BCHP_IT_0_TG_CONFIG_SLAVE_MODE_MASK                        0x00000020
#define BCHP_IT_0_TG_CONFIG_SLAVE_MODE_SHIFT                       5
#define BCHP_IT_0_TG_CONFIG_SLAVE_MODE_DISABLED                    0
#define BCHP_IT_0_TG_CONFIG_SLAVE_MODE_ENABLED                     1

/* IT_0 :: TG_CONFIG :: ARBITER_LATENCY [04:00] */
#define BCHP_IT_0_TG_CONFIG_ARBITER_LATENCY_MASK                   0x0000001f
#define BCHP_IT_0_TG_CONFIG_ARBITER_LATENCY_SHIFT                  0

/***************************************************************************
 *ADDR_0_3 - Timing Generator Address 0-3 Register
 ***************************************************************************/
/* IT_0 :: ADDR_0_3 :: MC_3_START_ADDR [31:24] */
#define BCHP_IT_0_ADDR_0_3_MC_3_START_ADDR_MASK                    0xff000000
#define BCHP_IT_0_ADDR_0_3_MC_3_START_ADDR_SHIFT                   24

/* IT_0 :: ADDR_0_3 :: MC_2_START_ADDR [23:16] */
#define BCHP_IT_0_ADDR_0_3_MC_2_START_ADDR_MASK                    0x00ff0000
#define BCHP_IT_0_ADDR_0_3_MC_2_START_ADDR_SHIFT                   16

/* IT_0 :: ADDR_0_3 :: MC_1_START_ADDR [15:08] */
#define BCHP_IT_0_ADDR_0_3_MC_1_START_ADDR_MASK                    0x0000ff00
#define BCHP_IT_0_ADDR_0_3_MC_1_START_ADDR_SHIFT                   8

/* IT_0 :: ADDR_0_3 :: MC_0_START_ADDR [07:00] */
#define BCHP_IT_0_ADDR_0_3_MC_0_START_ADDR_MASK                    0x000000ff
#define BCHP_IT_0_ADDR_0_3_MC_0_START_ADDR_SHIFT                   0

/***************************************************************************
 *ADDR_4_6 - Timing Generator Address 4-6 Register
 ***************************************************************************/
/* IT_0 :: ADDR_4_6 :: reserved0 [31:24] */
#define BCHP_IT_0_ADDR_4_6_reserved0_MASK                          0xff000000
#define BCHP_IT_0_ADDR_4_6_reserved0_SHIFT                         24

/* IT_0 :: ADDR_4_6 :: MC_6_START_ADDR [23:16] */
#define BCHP_IT_0_ADDR_4_6_MC_6_START_ADDR_MASK                    0x00ff0000
#define BCHP_IT_0_ADDR_4_6_MC_6_START_ADDR_SHIFT                   16

/* IT_0 :: ADDR_4_6 :: MC_5_START_ADDR [15:08] */
#define BCHP_IT_0_ADDR_4_6_MC_5_START_ADDR_MASK                    0x0000ff00
#define BCHP_IT_0_ADDR_4_6_MC_5_START_ADDR_SHIFT                   8

/* IT_0 :: ADDR_4_6 :: MC_4_START_ADDR [07:00] */
#define BCHP_IT_0_ADDR_4_6_MC_4_START_ADDR_MASK                    0x000000ff
#define BCHP_IT_0_ADDR_4_6_MC_4_START_ADDR_SHIFT                   0

/***************************************************************************
 *STACK_reg_0_1 - General Lookup Registers 0&1 Register
 ***************************************************************************/
/* IT_0 :: STACK_reg_0_1 :: REG_1 [31:16] */
#define BCHP_IT_0_STACK_reg_0_1_REG_1_MASK                         0xffff0000
#define BCHP_IT_0_STACK_reg_0_1_REG_1_SHIFT                        16

/* IT_0 :: STACK_reg_0_1 :: REG_0 [15:00] */
#define BCHP_IT_0_STACK_reg_0_1_REG_0_MASK                         0x0000ffff
#define BCHP_IT_0_STACK_reg_0_1_REG_0_SHIFT                        0

/***************************************************************************
 *STACK_reg_2_3 - General Lookup Registers 2&3 Register
 ***************************************************************************/
/* IT_0 :: STACK_reg_2_3 :: REG_3 [31:16] */
#define BCHP_IT_0_STACK_reg_2_3_REG_3_MASK                         0xffff0000
#define BCHP_IT_0_STACK_reg_2_3_REG_3_SHIFT                        16

/* IT_0 :: STACK_reg_2_3 :: REG_2 [15:00] */
#define BCHP_IT_0_STACK_reg_2_3_REG_2_MASK                         0x0000ffff
#define BCHP_IT_0_STACK_reg_2_3_REG_2_SHIFT                        0

/***************************************************************************
 *STACK_reg_4_5 - General Lookup Registers 4&5 Register
 ***************************************************************************/
/* IT_0 :: STACK_reg_4_5 :: REG_5 [31:16] */
#define BCHP_IT_0_STACK_reg_4_5_REG_5_MASK                         0xffff0000
#define BCHP_IT_0_STACK_reg_4_5_REG_5_SHIFT                        16

/* IT_0 :: STACK_reg_4_5 :: REG_4 [15:00] */
#define BCHP_IT_0_STACK_reg_4_5_REG_4_MASK                         0x0000ffff
#define BCHP_IT_0_STACK_reg_4_5_REG_4_SHIFT                        0

/***************************************************************************
 *STACK_reg_6_7 - General Lookup Registers 6&7 Register
 ***************************************************************************/
/* IT_0 :: STACK_reg_6_7 :: REG_7 [31:16] */
#define BCHP_IT_0_STACK_reg_6_7_REG_7_MASK                         0xffff0000
#define BCHP_IT_0_STACK_reg_6_7_REG_7_SHIFT                        16

/* IT_0 :: STACK_reg_6_7 :: REG_6 [15:00] */
#define BCHP_IT_0_STACK_reg_6_7_REG_6_MASK                         0x0000ffff
#define BCHP_IT_0_STACK_reg_6_7_REG_6_SHIFT                        0

/***************************************************************************
 *EVENT_SELECTION - Timing Generator Event Selection Register.
 ***************************************************************************/
/* IT_0 :: EVENT_SELECTION :: reserved0 [31:18] */
#define BCHP_IT_0_EVENT_SELECTION_reserved0_MASK                   0xfffc0000
#define BCHP_IT_0_EVENT_SELECTION_reserved0_SHIFT                  18

/* IT_0 :: EVENT_SELECTION :: MC_6 [17:15] */
#define BCHP_IT_0_EVENT_SELECTION_MC_6_MASK                        0x00038000
#define BCHP_IT_0_EVENT_SELECTION_MC_6_SHIFT                       15

/* IT_0 :: EVENT_SELECTION :: MC_5 [14:12] */
#define BCHP_IT_0_EVENT_SELECTION_MC_5_MASK                        0x00007000
#define BCHP_IT_0_EVENT_SELECTION_MC_5_SHIFT                       12

/* IT_0 :: EVENT_SELECTION :: MC_4 [11:09] */
#define BCHP_IT_0_EVENT_SELECTION_MC_4_MASK                        0x00000e00
#define BCHP_IT_0_EVENT_SELECTION_MC_4_SHIFT                       9

/* IT_0 :: EVENT_SELECTION :: MC_3 [08:06] */
#define BCHP_IT_0_EVENT_SELECTION_MC_3_MASK                        0x000001c0
#define BCHP_IT_0_EVENT_SELECTION_MC_3_SHIFT                       6

/* IT_0 :: EVENT_SELECTION :: MC_2 [05:03] */
#define BCHP_IT_0_EVENT_SELECTION_MC_2_MASK                        0x00000038
#define BCHP_IT_0_EVENT_SELECTION_MC_2_SHIFT                       3

/* IT_0 :: EVENT_SELECTION :: MC_1 [02:00] */
#define BCHP_IT_0_EVENT_SELECTION_MC_1_MASK                        0x00000007
#define BCHP_IT_0_EVENT_SELECTION_MC_1_SHIFT                       0

/***************************************************************************
 *PCL_0 - External Digital H/V Syncs and Negative Sync PCL Register.
 ***************************************************************************/
/* IT_0 :: PCL_0 :: reserved0 [31:26] */
#define BCHP_IT_0_PCL_0_reserved0_MASK                             0xfc000000
#define BCHP_IT_0_PCL_0_reserved0_SHIFT                            26

/* IT_0 :: PCL_0 :: VBI_DATA_ACTIVE_ENABLE [25:25] */
#define BCHP_IT_0_PCL_0_VBI_DATA_ACTIVE_ENABLE_MASK                0x02000000
#define BCHP_IT_0_PCL_0_VBI_DATA_ACTIVE_ENABLE_SHIFT               25
#define BCHP_IT_0_PCL_0_VBI_DATA_ACTIVE_ENABLE_OFF                 0
#define BCHP_IT_0_PCL_0_VBI_DATA_ACTIVE_ENABLE_ON                  1

/* IT_0 :: PCL_0 :: VBI_DATA_ACTIVE_MUX_SELECT [24:23] */
#define BCHP_IT_0_PCL_0_VBI_DATA_ACTIVE_MUX_SELECT_MASK            0x01800000
#define BCHP_IT_0_PCL_0_VBI_DATA_ACTIVE_MUX_SELECT_SHIFT           23

/* IT_0 :: PCL_0 :: NEGSYNC_AND_TERM_4 [22:20] */
#define BCHP_IT_0_PCL_0_NEGSYNC_AND_TERM_4_MASK                    0x00700000
#define BCHP_IT_0_PCL_0_NEGSYNC_AND_TERM_4_SHIFT                   20
#define BCHP_IT_0_PCL_0_NEGSYNC_AND_TERM_4_ZERO                    0
#define BCHP_IT_0_PCL_0_NEGSYNC_AND_TERM_4_LINE_A                  1
#define BCHP_IT_0_PCL_0_NEGSYNC_AND_TERM_4_LINE_B                  2
#define BCHP_IT_0_PCL_0_NEGSYNC_AND_TERM_4_LINE_C                  3
#define BCHP_IT_0_PCL_0_NEGSYNC_AND_TERM_4_LINE_D                  4
#define BCHP_IT_0_PCL_0_NEGSYNC_AND_TERM_4_LINE_E                  5
#define BCHP_IT_0_PCL_0_NEGSYNC_AND_TERM_4_ONE                     7

/* IT_0 :: PCL_0 :: NEGSYNC_AND_TERM_3 [19:17] */
#define BCHP_IT_0_PCL_0_NEGSYNC_AND_TERM_3_MASK                    0x000e0000
#define BCHP_IT_0_PCL_0_NEGSYNC_AND_TERM_3_SHIFT                   17
#define BCHP_IT_0_PCL_0_NEGSYNC_AND_TERM_3_ZERO                    0
#define BCHP_IT_0_PCL_0_NEGSYNC_AND_TERM_3_LINE_A                  1
#define BCHP_IT_0_PCL_0_NEGSYNC_AND_TERM_3_LINE_B                  2
#define BCHP_IT_0_PCL_0_NEGSYNC_AND_TERM_3_LINE_C                  3
#define BCHP_IT_0_PCL_0_NEGSYNC_AND_TERM_3_LINE_D                  4
#define BCHP_IT_0_PCL_0_NEGSYNC_AND_TERM_3_LINE_E                  5
#define BCHP_IT_0_PCL_0_NEGSYNC_AND_TERM_3_ONE                     7

/* IT_0 :: PCL_0 :: NEGSYNC_AND_TERM_2 [16:14] */
#define BCHP_IT_0_PCL_0_NEGSYNC_AND_TERM_2_MASK                    0x0001c000
#define BCHP_IT_0_PCL_0_NEGSYNC_AND_TERM_2_SHIFT                   14
#define BCHP_IT_0_PCL_0_NEGSYNC_AND_TERM_2_ZERO                    0
#define BCHP_IT_0_PCL_0_NEGSYNC_AND_TERM_2_LINE_A                  1
#define BCHP_IT_0_PCL_0_NEGSYNC_AND_TERM_2_LINE_B                  2
#define BCHP_IT_0_PCL_0_NEGSYNC_AND_TERM_2_LINE_C                  3
#define BCHP_IT_0_PCL_0_NEGSYNC_AND_TERM_2_LINE_D                  4
#define BCHP_IT_0_PCL_0_NEGSYNC_AND_TERM_2_LINE_E                  5
#define BCHP_IT_0_PCL_0_NEGSYNC_AND_TERM_2_ONE                     7

/* IT_0 :: PCL_0 :: NEGSYNC_AND_TERM_1 [13:11] */
#define BCHP_IT_0_PCL_0_NEGSYNC_AND_TERM_1_MASK                    0x00003800
#define BCHP_IT_0_PCL_0_NEGSYNC_AND_TERM_1_SHIFT                   11
#define BCHP_IT_0_PCL_0_NEGSYNC_AND_TERM_1_ZERO                    0
#define BCHP_IT_0_PCL_0_NEGSYNC_AND_TERM_1_LINE_A                  1
#define BCHP_IT_0_PCL_0_NEGSYNC_AND_TERM_1_LINE_B                  2
#define BCHP_IT_0_PCL_0_NEGSYNC_AND_TERM_1_LINE_C                  3
#define BCHP_IT_0_PCL_0_NEGSYNC_AND_TERM_1_LINE_D                  4
#define BCHP_IT_0_PCL_0_NEGSYNC_AND_TERM_1_LINE_E                  5
#define BCHP_IT_0_PCL_0_NEGSYNC_AND_TERM_1_ONE                     7

/* IT_0 :: PCL_0 :: NEGSYNC_AND_TERM_0 [10:08] */
#define BCHP_IT_0_PCL_0_NEGSYNC_AND_TERM_0_MASK                    0x00000700
#define BCHP_IT_0_PCL_0_NEGSYNC_AND_TERM_0_SHIFT                   8
#define BCHP_IT_0_PCL_0_NEGSYNC_AND_TERM_0_ZERO                    0
#define BCHP_IT_0_PCL_0_NEGSYNC_AND_TERM_0_LINE_A                  1
#define BCHP_IT_0_PCL_0_NEGSYNC_AND_TERM_0_LINE_B                  2
#define BCHP_IT_0_PCL_0_NEGSYNC_AND_TERM_0_LINE_C                  3
#define BCHP_IT_0_PCL_0_NEGSYNC_AND_TERM_0_LINE_D                  4
#define BCHP_IT_0_PCL_0_NEGSYNC_AND_TERM_0_LINE_E                  5
#define BCHP_IT_0_PCL_0_NEGSYNC_AND_TERM_0_ONE                     7

/* IT_0 :: PCL_0 :: NEGSYNC_MUX_E_SELECT [07:06] */
#define BCHP_IT_0_PCL_0_NEGSYNC_MUX_E_SELECT_MASK                  0x000000c0
#define BCHP_IT_0_PCL_0_NEGSYNC_MUX_E_SELECT_SHIFT                 6

/* IT_0 :: PCL_0 :: NEGSYNC_MUX_D_SELECT [05:04] */
#define BCHP_IT_0_PCL_0_NEGSYNC_MUX_D_SELECT_MASK                  0x00000030
#define BCHP_IT_0_PCL_0_NEGSYNC_MUX_D_SELECT_SHIFT                 4

/* IT_0 :: PCL_0 :: NEGSYNC_MUX_4_SELECT [03:02] */
#define BCHP_IT_0_PCL_0_NEGSYNC_MUX_4_SELECT_MASK                  0x0000000c
#define BCHP_IT_0_PCL_0_NEGSYNC_MUX_4_SELECT_SHIFT                 2

/* IT_0 :: PCL_0 :: NEGSYNC_MUX_3_SELECT [01:00] */
#define BCHP_IT_0_PCL_0_NEGSYNC_MUX_3_SELECT_MASK                  0x00000003
#define BCHP_IT_0_PCL_0_NEGSYNC_MUX_3_SELECT_SHIFT                 0

/***************************************************************************
 *PCL_1 - Color Burst and Bottles PCL Register.
 ***************************************************************************/
/* IT_0 :: PCL_1 :: reserved0 [31:27] */
#define BCHP_IT_0_PCL_1_reserved0_MASK                             0xf8000000
#define BCHP_IT_0_PCL_1_reserved0_SHIFT                            27

/* IT_0 :: PCL_1 :: BOTTLES_ENABLE [26:26] */
#define BCHP_IT_0_PCL_1_BOTTLES_ENABLE_MASK                        0x04000000
#define BCHP_IT_0_PCL_1_BOTTLES_ENABLE_SHIFT                       26
#define BCHP_IT_0_PCL_1_BOTTLES_ENABLE_DISABLED                    0
#define BCHP_IT_0_PCL_1_BOTTLES_ENABLE_ENABLED                     1

/* IT_0 :: PCL_1 :: BOTTLES_MUX_A_SELECT [25:23] */
#define BCHP_IT_0_PCL_1_BOTTLES_MUX_A_SELECT_MASK                  0x03800000
#define BCHP_IT_0_PCL_1_BOTTLES_MUX_A_SELECT_SHIFT                 23

/* IT_0 :: PCL_1 :: BOTTLES_MUX_0_SELECT [22:20] */
#define BCHP_IT_0_PCL_1_BOTTLES_MUX_0_SELECT_MASK                  0x00700000
#define BCHP_IT_0_PCL_1_BOTTLES_MUX_0_SELECT_SHIFT                 20

/* IT_0 :: PCL_1 :: reserved1 [19:17] */
#define BCHP_IT_0_PCL_1_reserved1_MASK                             0x000e0000
#define BCHP_IT_0_PCL_1_reserved1_SHIFT                            17

/* IT_0 :: PCL_1 :: COLOR_BURST_AND_TERM_2 [16:14] */
#define BCHP_IT_0_PCL_1_COLOR_BURST_AND_TERM_2_MASK                0x0001c000
#define BCHP_IT_0_PCL_1_COLOR_BURST_AND_TERM_2_SHIFT               14
#define BCHP_IT_0_PCL_1_COLOR_BURST_AND_TERM_2_ZERO                0
#define BCHP_IT_0_PCL_1_COLOR_BURST_AND_TERM_2_LINE_A              1
#define BCHP_IT_0_PCL_1_COLOR_BURST_AND_TERM_2_LINE_B              2
#define BCHP_IT_0_PCL_1_COLOR_BURST_AND_TERM_2_LINE_C              3
#define BCHP_IT_0_PCL_1_COLOR_BURST_AND_TERM_2_ONE                 7

/* IT_0 :: PCL_1 :: COLOR_BURST_AND_TERM_1 [13:11] */
#define BCHP_IT_0_PCL_1_COLOR_BURST_AND_TERM_1_MASK                0x00003800
#define BCHP_IT_0_PCL_1_COLOR_BURST_AND_TERM_1_SHIFT               11
#define BCHP_IT_0_PCL_1_COLOR_BURST_AND_TERM_1_ZERO                0
#define BCHP_IT_0_PCL_1_COLOR_BURST_AND_TERM_1_LINE_A              1
#define BCHP_IT_0_PCL_1_COLOR_BURST_AND_TERM_1_LINE_B              2
#define BCHP_IT_0_PCL_1_COLOR_BURST_AND_TERM_1_LINE_C              3
#define BCHP_IT_0_PCL_1_COLOR_BURST_AND_TERM_1_ONE                 7

/* IT_0 :: PCL_1 :: COLOR_BURST_AND_TERM_0 [10:08] */
#define BCHP_IT_0_PCL_1_COLOR_BURST_AND_TERM_0_MASK                0x00000700
#define BCHP_IT_0_PCL_1_COLOR_BURST_AND_TERM_0_SHIFT               8
#define BCHP_IT_0_PCL_1_COLOR_BURST_AND_TERM_0_ZERO                0
#define BCHP_IT_0_PCL_1_COLOR_BURST_AND_TERM_0_LINE_A              1
#define BCHP_IT_0_PCL_1_COLOR_BURST_AND_TERM_0_LINE_B              2
#define BCHP_IT_0_PCL_1_COLOR_BURST_AND_TERM_0_LINE_C              3
#define BCHP_IT_0_PCL_1_COLOR_BURST_AND_TERM_0_ONE                 7

/* IT_0 :: PCL_1 :: COLOR_BURST_MUX_C_SELECT [07:06] */
#define BCHP_IT_0_PCL_1_COLOR_BURST_MUX_C_SELECT_MASK              0x000000c0
#define BCHP_IT_0_PCL_1_COLOR_BURST_MUX_C_SELECT_SHIFT             6

/* IT_0 :: PCL_1 :: COLOR_BURST_MUX_B_SELECT [05:04] */
#define BCHP_IT_0_PCL_1_COLOR_BURST_MUX_B_SELECT_MASK              0x00000030
#define BCHP_IT_0_PCL_1_COLOR_BURST_MUX_B_SELECT_SHIFT             4

/* IT_0 :: PCL_1 :: COLOR_BURST_MUX_2_SELECT [03:02] */
#define BCHP_IT_0_PCL_1_COLOR_BURST_MUX_2_SELECT_MASK              0x0000000c
#define BCHP_IT_0_PCL_1_COLOR_BURST_MUX_2_SELECT_SHIFT             2

/* IT_0 :: PCL_1 :: COLOR_BURST_MUX_1_SELECT [01:00] */
#define BCHP_IT_0_PCL_1_COLOR_BURST_MUX_1_SELECT_MASK              0x00000003
#define BCHP_IT_0_PCL_1_COLOR_BURST_MUX_1_SELECT_SHIFT             0

/***************************************************************************
 *PCL_2 - External Digital H/V Syncs and U and V flip PCL Register.
 ***************************************************************************/
/* IT_0 :: PCL_2 :: reserved0 [31:29] */
#define BCHP_IT_0_PCL_2_reserved0_MASK                             0xe0000000
#define BCHP_IT_0_PCL_2_reserved0_SHIFT                            29

/* IT_0 :: PCL_2 :: EXT_VSYNC_ENABLE [28:28] */
#define BCHP_IT_0_PCL_2_EXT_VSYNC_ENABLE_MASK                      0x10000000
#define BCHP_IT_0_PCL_2_EXT_VSYNC_ENABLE_SHIFT                     28
#define BCHP_IT_0_PCL_2_EXT_VSYNC_ENABLE_OFF                       0
#define BCHP_IT_0_PCL_2_EXT_VSYNC_ENABLE_ON                        1

/* IT_0 :: PCL_2 :: EXT_VSYNC_MUX_SELECT [27:25] */
#define BCHP_IT_0_PCL_2_EXT_VSYNC_MUX_SELECT_MASK                  0x0e000000
#define BCHP_IT_0_PCL_2_EXT_VSYNC_MUX_SELECT_SHIFT                 25

/* IT_0 :: PCL_2 :: EXT_HSYNC_ENABLE [24:24] */
#define BCHP_IT_0_PCL_2_EXT_HSYNC_ENABLE_MASK                      0x01000000
#define BCHP_IT_0_PCL_2_EXT_HSYNC_ENABLE_SHIFT                     24
#define BCHP_IT_0_PCL_2_EXT_HSYNC_ENABLE_OFF                       0
#define BCHP_IT_0_PCL_2_EXT_HSYNC_ENABLE_ON                        1

/* IT_0 :: PCL_2 :: EXT_HSYNC_MUX_SELECT [23:21] */
#define BCHP_IT_0_PCL_2_EXT_HSYNC_MUX_SELECT_MASK                  0x00e00000
#define BCHP_IT_0_PCL_2_EXT_HSYNC_MUX_SELECT_SHIFT                 21

/* IT_0 :: PCL_2 :: SEC_NEG_SYNC_ENABLE [20:20] */
#define BCHP_IT_0_PCL_2_SEC_NEG_SYNC_ENABLE_MASK                   0x00100000
#define BCHP_IT_0_PCL_2_SEC_NEG_SYNC_ENABLE_SHIFT                  20
#define BCHP_IT_0_PCL_2_SEC_NEG_SYNC_ENABLE_DISABLED               0
#define BCHP_IT_0_PCL_2_SEC_NEG_SYNC_ENABLE_ENABLED                1

/* IT_0 :: PCL_2 :: SEC_NEG_SYNC_MUX_A_SELECT [19:17] */
#define BCHP_IT_0_PCL_2_SEC_NEG_SYNC_MUX_A_SELECT_MASK             0x000e0000
#define BCHP_IT_0_PCL_2_SEC_NEG_SYNC_MUX_A_SELECT_SHIFT            17

/* IT_0 :: PCL_2 :: SEC_NEG_SYNC_MUX_0_SELECT [16:14] */
#define BCHP_IT_0_PCL_2_SEC_NEG_SYNC_MUX_0_SELECT_MASK             0x0001c000
#define BCHP_IT_0_PCL_2_SEC_NEG_SYNC_MUX_0_SELECT_SHIFT            14

/* IT_0 :: PCL_2 :: V_FLIP_ENABLE [13:13] */
#define BCHP_IT_0_PCL_2_V_FLIP_ENABLE_MASK                         0x00002000
#define BCHP_IT_0_PCL_2_V_FLIP_ENABLE_SHIFT                        13
#define BCHP_IT_0_PCL_2_V_FLIP_ENABLE_DISABLED                     0
#define BCHP_IT_0_PCL_2_V_FLIP_ENABLE_ENABLED                      1

/* IT_0 :: PCL_2 :: V_FLIP_MUX_A_SELECT [12:10] */
#define BCHP_IT_0_PCL_2_V_FLIP_MUX_A_SELECT_MASK                   0x00001c00
#define BCHP_IT_0_PCL_2_V_FLIP_MUX_A_SELECT_SHIFT                  10

/* IT_0 :: PCL_2 :: V_FLIP_MUX_0_SELECT [09:07] */
#define BCHP_IT_0_PCL_2_V_FLIP_MUX_0_SELECT_MASK                   0x00000380
#define BCHP_IT_0_PCL_2_V_FLIP_MUX_0_SELECT_SHIFT                  7

/* IT_0 :: PCL_2 :: U_FLIP_ENABLE [06:06] */
#define BCHP_IT_0_PCL_2_U_FLIP_ENABLE_MASK                         0x00000040
#define BCHP_IT_0_PCL_2_U_FLIP_ENABLE_SHIFT                        6
#define BCHP_IT_0_PCL_2_U_FLIP_ENABLE_DISABLED                     0
#define BCHP_IT_0_PCL_2_U_FLIP_ENABLE_ENABLED                      1

/* IT_0 :: PCL_2 :: U_FLIP_MUX_A_SELECT [05:03] */
#define BCHP_IT_0_PCL_2_U_FLIP_MUX_A_SELECT_MASK                   0x00000038
#define BCHP_IT_0_PCL_2_U_FLIP_MUX_A_SELECT_SHIFT                  3

/* IT_0 :: PCL_2 :: U_FLIP_MUX_0_SELECT [02:00] */
#define BCHP_IT_0_PCL_2_U_FLIP_MUX_0_SELECT_MASK                   0x00000007
#define BCHP_IT_0_PCL_2_U_FLIP_MUX_0_SELECT_SHIFT                  0

/***************************************************************************
 *PCL_3 - VSync, VBlank, Active Video and Odd/Even Field PCL Register.
 ***************************************************************************/
/* IT_0 :: PCL_3 :: reserved0 [31:27] */
#define BCHP_IT_0_PCL_3_reserved0_MASK                             0xf8000000
#define BCHP_IT_0_PCL_3_reserved0_SHIFT                            27

/* IT_0 :: PCL_3 :: LINE_COUNT_CLEAR_ENABLE [26:26] */
#define BCHP_IT_0_PCL_3_LINE_COUNT_CLEAR_ENABLE_MASK               0x04000000
#define BCHP_IT_0_PCL_3_LINE_COUNT_CLEAR_ENABLE_SHIFT              26
#define BCHP_IT_0_PCL_3_LINE_COUNT_CLEAR_ENABLE_OFF                0
#define BCHP_IT_0_PCL_3_LINE_COUNT_CLEAR_ENABLE_ON                 1

/* IT_0 :: PCL_3 :: LINE_COUNT_CLEAR_SELECT [25:24] */
#define BCHP_IT_0_PCL_3_LINE_COUNT_CLEAR_SELECT_MASK               0x03000000
#define BCHP_IT_0_PCL_3_LINE_COUNT_CLEAR_SELECT_SHIFT              24

/* IT_0 :: PCL_3 :: NEW_LINE_ENABLE [23:23] */
#define BCHP_IT_0_PCL_3_NEW_LINE_ENABLE_MASK                       0x00800000
#define BCHP_IT_0_PCL_3_NEW_LINE_ENABLE_SHIFT                      23
#define BCHP_IT_0_PCL_3_NEW_LINE_ENABLE_OFF                        0
#define BCHP_IT_0_PCL_3_NEW_LINE_ENABLE_ON                         1

/* IT_0 :: PCL_3 :: NEW_LINE_MUX_SELECT [22:20] */
#define BCHP_IT_0_PCL_3_NEW_LINE_MUX_SELECT_MASK                   0x00700000
#define BCHP_IT_0_PCL_3_NEW_LINE_MUX_SELECT_SHIFT                  20

/* IT_0 :: PCL_3 :: V_ACTIVE_ENABLE [19:19] */
#define BCHP_IT_0_PCL_3_V_ACTIVE_ENABLE_MASK                       0x00080000
#define BCHP_IT_0_PCL_3_V_ACTIVE_ENABLE_SHIFT                      19
#define BCHP_IT_0_PCL_3_V_ACTIVE_ENABLE_OFF                        0
#define BCHP_IT_0_PCL_3_V_ACTIVE_ENABLE_ON                         1

/* IT_0 :: PCL_3 :: V_ACTIVE_MUX_SELECT [18:16] */
#define BCHP_IT_0_PCL_3_V_ACTIVE_MUX_SELECT_MASK                   0x00070000
#define BCHP_IT_0_PCL_3_V_ACTIVE_MUX_SELECT_SHIFT                  16

/* IT_0 :: PCL_3 :: H_ACTIVE_ENABLE [15:15] */
#define BCHP_IT_0_PCL_3_H_ACTIVE_ENABLE_MASK                       0x00008000
#define BCHP_IT_0_PCL_3_H_ACTIVE_ENABLE_SHIFT                      15
#define BCHP_IT_0_PCL_3_H_ACTIVE_ENABLE_OFF                        0
#define BCHP_IT_0_PCL_3_H_ACTIVE_ENABLE_ON                         1

/* IT_0 :: PCL_3 :: H_ACTIVE_MUX_SELECT [14:12] */
#define BCHP_IT_0_PCL_3_H_ACTIVE_MUX_SELECT_MASK                   0x00007000
#define BCHP_IT_0_PCL_3_H_ACTIVE_MUX_SELECT_SHIFT                  12

/* IT_0 :: PCL_3 :: ODD_EVEN_ENABLE [11:11] */
#define BCHP_IT_0_PCL_3_ODD_EVEN_ENABLE_MASK                       0x00000800
#define BCHP_IT_0_PCL_3_ODD_EVEN_ENABLE_SHIFT                      11
#define BCHP_IT_0_PCL_3_ODD_EVEN_ENABLE_OFF                        0
#define BCHP_IT_0_PCL_3_ODD_EVEN_ENABLE_ON                         1

/* IT_0 :: PCL_3 :: ODD_EVEN_MUX_SELECT [10:08] */
#define BCHP_IT_0_PCL_3_ODD_EVEN_MUX_SELECT_MASK                   0x00000700
#define BCHP_IT_0_PCL_3_ODD_EVEN_MUX_SELECT_SHIFT                  8

/* IT_0 :: PCL_3 :: VSYNC_ENABLE [07:07] */
#define BCHP_IT_0_PCL_3_VSYNC_ENABLE_MASK                          0x00000080
#define BCHP_IT_0_PCL_3_VSYNC_ENABLE_SHIFT                         7
#define BCHP_IT_0_PCL_3_VSYNC_ENABLE_OFF                           0
#define BCHP_IT_0_PCL_3_VSYNC_ENABLE_ON                            1

/* IT_0 :: PCL_3 :: VSYNC_MUX_SELECT [06:04] */
#define BCHP_IT_0_PCL_3_VSYNC_MUX_SELECT_MASK                      0x00000070
#define BCHP_IT_0_PCL_3_VSYNC_MUX_SELECT_SHIFT                     4

/* IT_0 :: PCL_3 :: VBLANK_ENABLE [03:03] */
#define BCHP_IT_0_PCL_3_VBLANK_ENABLE_MASK                         0x00000008
#define BCHP_IT_0_PCL_3_VBLANK_ENABLE_SHIFT                        3
#define BCHP_IT_0_PCL_3_VBLANK_ENABLE_OFF                          0
#define BCHP_IT_0_PCL_3_VBLANK_ENABLE_ON                           1

/* IT_0 :: PCL_3 :: VBLANK_MUX_SELECT [02:00] */
#define BCHP_IT_0_PCL_3_VBLANK_MUX_SELECT_MASK                     0x00000007
#define BCHP_IT_0_PCL_3_VBLANK_MUX_SELECT_SHIFT                    0

/***************************************************************************
 *PCL_4 - Positive Sync A/B PCL Register.
 ***************************************************************************/
/* IT_0 :: PCL_4 :: reserved0 [31:30] */
#define BCHP_IT_0_PCL_4_reserved0_MASK                             0xc0000000
#define BCHP_IT_0_PCL_4_reserved0_SHIFT                            30

/* IT_0 :: PCL_4 :: PSA_AND_TERM_1 [29:28] */
#define BCHP_IT_0_PCL_4_PSA_AND_TERM_1_MASK                        0x30000000
#define BCHP_IT_0_PCL_4_PSA_AND_TERM_1_SHIFT                       28
#define BCHP_IT_0_PCL_4_PSA_AND_TERM_1_ZERO                        0
#define BCHP_IT_0_PCL_4_PSA_AND_TERM_1_LINE_A                      1
#define BCHP_IT_0_PCL_4_PSA_AND_TERM_1_LINE_B                      2
#define BCHP_IT_0_PCL_4_PSA_AND_TERM_1_ONE                         3

/* IT_0 :: PCL_4 :: PSA_AND_TERM_0 [27:26] */
#define BCHP_IT_0_PCL_4_PSA_AND_TERM_0_MASK                        0x0c000000
#define BCHP_IT_0_PCL_4_PSA_AND_TERM_0_SHIFT                       26
#define BCHP_IT_0_PCL_4_PSA_AND_TERM_0_ZERO                        0
#define BCHP_IT_0_PCL_4_PSA_AND_TERM_0_LINE_A                      1
#define BCHP_IT_0_PCL_4_PSA_AND_TERM_0_LINE_B                      2
#define BCHP_IT_0_PCL_4_PSA_AND_TERM_0_ONE                         3

/* IT_0 :: PCL_4 :: PSA_MUX_B_SELECT [25:24] */
#define BCHP_IT_0_PCL_4_PSA_MUX_B_SELECT_MASK                      0x03000000
#define BCHP_IT_0_PCL_4_PSA_MUX_B_SELECT_SHIFT                     24

/* IT_0 :: PCL_4 :: PSA_MUX_A_SELECT [23:22] */
#define BCHP_IT_0_PCL_4_PSA_MUX_A_SELECT_MASK                      0x00c00000
#define BCHP_IT_0_PCL_4_PSA_MUX_A_SELECT_SHIFT                     22

/* IT_0 :: PCL_4 :: PSA_MUX_1_SELECT [21:20] */
#define BCHP_IT_0_PCL_4_PSA_MUX_1_SELECT_MASK                      0x00300000
#define BCHP_IT_0_PCL_4_PSA_MUX_1_SELECT_SHIFT                     20

/* IT_0 :: PCL_4 :: PSA_MUX_0_SELECT [19:18] */
#define BCHP_IT_0_PCL_4_PSA_MUX_0_SELECT_MASK                      0x000c0000
#define BCHP_IT_0_PCL_4_PSA_MUX_0_SELECT_SHIFT                     18

/* IT_0 :: PCL_4 :: reserved1 [17:17] */
#define BCHP_IT_0_PCL_4_reserved1_MASK                             0x00020000
#define BCHP_IT_0_PCL_4_reserved1_SHIFT                            17

/* IT_0 :: PCL_4 :: PSB_AND_TERM_2 [16:14] */
#define BCHP_IT_0_PCL_4_PSB_AND_TERM_2_MASK                        0x0001c000
#define BCHP_IT_0_PCL_4_PSB_AND_TERM_2_SHIFT                       14
#define BCHP_IT_0_PCL_4_PSB_AND_TERM_2_ZERO                        0
#define BCHP_IT_0_PCL_4_PSB_AND_TERM_2_LINE_A                      1
#define BCHP_IT_0_PCL_4_PSB_AND_TERM_2_LINE_B                      2
#define BCHP_IT_0_PCL_4_PSB_AND_TERM_2_LINE_C                      3
#define BCHP_IT_0_PCL_4_PSB_AND_TERM_2_ONE                         7

/* IT_0 :: PCL_4 :: PSB_AND_TERM_1 [13:11] */
#define BCHP_IT_0_PCL_4_PSB_AND_TERM_1_MASK                        0x00003800
#define BCHP_IT_0_PCL_4_PSB_AND_TERM_1_SHIFT                       11
#define BCHP_IT_0_PCL_4_PSB_AND_TERM_1_ZERO                        0
#define BCHP_IT_0_PCL_4_PSB_AND_TERM_1_LINE_A                      1
#define BCHP_IT_0_PCL_4_PSB_AND_TERM_1_LINE_B                      2
#define BCHP_IT_0_PCL_4_PSB_AND_TERM_1_LINE_C                      3
#define BCHP_IT_0_PCL_4_PSB_AND_TERM_1_ONE                         7

/* IT_0 :: PCL_4 :: PSB_AND_TERM_0 [10:08] */
#define BCHP_IT_0_PCL_4_PSB_AND_TERM_0_MASK                        0x00000700
#define BCHP_IT_0_PCL_4_PSB_AND_TERM_0_SHIFT                       8
#define BCHP_IT_0_PCL_4_PSB_AND_TERM_0_ZERO                        0
#define BCHP_IT_0_PCL_4_PSB_AND_TERM_0_LINE_A                      1
#define BCHP_IT_0_PCL_4_PSB_AND_TERM_0_LINE_B                      2
#define BCHP_IT_0_PCL_4_PSB_AND_TERM_0_LINE_C                      3
#define BCHP_IT_0_PCL_4_PSB_AND_TERM_0_ONE                         7

/* IT_0 :: PCL_4 :: PSB_MUX_C_SELECT [07:06] */
#define BCHP_IT_0_PCL_4_PSB_MUX_C_SELECT_MASK                      0x000000c0
#define BCHP_IT_0_PCL_4_PSB_MUX_C_SELECT_SHIFT                     6

/* IT_0 :: PCL_4 :: PSB_MUX_B_SELECT [05:04] */
#define BCHP_IT_0_PCL_4_PSB_MUX_B_SELECT_MASK                      0x00000030
#define BCHP_IT_0_PCL_4_PSB_MUX_B_SELECT_SHIFT                     4

/* IT_0 :: PCL_4 :: PSB_MUX_2_SELECT [03:02] */
#define BCHP_IT_0_PCL_4_PSB_MUX_2_SELECT_MASK                      0x0000000c
#define BCHP_IT_0_PCL_4_PSB_MUX_2_SELECT_SHIFT                     2

/* IT_0 :: PCL_4 :: PSB_MUX_1_SELECT [01:00] */
#define BCHP_IT_0_PCL_4_PSB_MUX_1_SELECT_MASK                      0x00000003
#define BCHP_IT_0_PCL_4_PSB_MUX_1_SELECT_SHIFT                     0

/***************************************************************************
 *PCL_5 - Patten Generation PCL Register.
 ***************************************************************************/
/* IT_0 :: PCL_5 :: reserved0 [31:05] */
#define BCHP_IT_0_PCL_5_reserved0_MASK                             0xffffffe0
#define BCHP_IT_0_PCL_5_reserved0_SHIFT                            5

/* IT_0 :: PCL_5 :: MV_VALID [04:04] */
#define BCHP_IT_0_PCL_5_MV_VALID_MASK                              0x00000010
#define BCHP_IT_0_PCL_5_MV_VALID_SHIFT                             4
#define BCHP_IT_0_PCL_5_MV_VALID_OFF                               0
#define BCHP_IT_0_PCL_5_MV_VALID_ON                                1

/* IT_0 :: PCL_5 :: MV_VALID_MUX_A_SELECT [03:02] */
#define BCHP_IT_0_PCL_5_MV_VALID_MUX_A_SELECT_MASK                 0x0000000c
#define BCHP_IT_0_PCL_5_MV_VALID_MUX_A_SELECT_SHIFT                2

/* IT_0 :: PCL_5 :: MV_VALID_MUX_0_SELECT [01:00] */
#define BCHP_IT_0_PCL_5_MV_VALID_MUX_0_SELECT_MASK                 0x00000003
#define BCHP_IT_0_PCL_5_MV_VALID_MUX_0_SELECT_SHIFT                0

/***************************************************************************
 *PCL_6 - Positive Sync C/D PCL Register.
 ***************************************************************************/
/* IT_0 :: PCL_6 :: reserved0 [31:28] */
#define BCHP_IT_0_PCL_6_reserved0_MASK                             0xf0000000
#define BCHP_IT_0_PCL_6_reserved0_SHIFT                            28

/* IT_0 :: PCL_6 :: PSD_AND_TERM_1 [27:26] */
#define BCHP_IT_0_PCL_6_PSD_AND_TERM_1_MASK                        0x0c000000
#define BCHP_IT_0_PCL_6_PSD_AND_TERM_1_SHIFT                       26
#define BCHP_IT_0_PCL_6_PSD_AND_TERM_1_ZERO                        0
#define BCHP_IT_0_PCL_6_PSD_AND_TERM_1_LINE_A                      1
#define BCHP_IT_0_PCL_6_PSD_AND_TERM_1_LINE_B                      2
#define BCHP_IT_0_PCL_6_PSD_AND_TERM_1_ONE                         3

/* IT_0 :: PCL_6 :: PSD_AND_TERM_0 [25:24] */
#define BCHP_IT_0_PCL_6_PSD_AND_TERM_0_MASK                        0x03000000
#define BCHP_IT_0_PCL_6_PSD_AND_TERM_0_SHIFT                       24
#define BCHP_IT_0_PCL_6_PSD_AND_TERM_0_ZERO                        0
#define BCHP_IT_0_PCL_6_PSD_AND_TERM_0_LINE_A                      1
#define BCHP_IT_0_PCL_6_PSD_AND_TERM_0_LINE_B                      2
#define BCHP_IT_0_PCL_6_PSD_AND_TERM_0_ONE                         3

/* IT_0 :: PCL_6 :: PSD_MUX_B_SELECT [23:22] */
#define BCHP_IT_0_PCL_6_PSD_MUX_B_SELECT_MASK                      0x00c00000
#define BCHP_IT_0_PCL_6_PSD_MUX_B_SELECT_SHIFT                     22

/* IT_0 :: PCL_6 :: PSD_MUX_A_SELECT [21:20] */
#define BCHP_IT_0_PCL_6_PSD_MUX_A_SELECT_MASK                      0x00300000
#define BCHP_IT_0_PCL_6_PSD_MUX_A_SELECT_SHIFT                     20

/* IT_0 :: PCL_6 :: PSD_MUX_1_SELECT [19:18] */
#define BCHP_IT_0_PCL_6_PSD_MUX_1_SELECT_MASK                      0x000c0000
#define BCHP_IT_0_PCL_6_PSD_MUX_1_SELECT_SHIFT                     18

/* IT_0 :: PCL_6 :: PSD_MUX_0_SELECT [17:16] */
#define BCHP_IT_0_PCL_6_PSD_MUX_0_SELECT_MASK                      0x00030000
#define BCHP_IT_0_PCL_6_PSD_MUX_0_SELECT_SHIFT                     16

/* IT_0 :: PCL_6 :: reserved1 [15:12] */
#define BCHP_IT_0_PCL_6_reserved1_MASK                             0x0000f000
#define BCHP_IT_0_PCL_6_reserved1_SHIFT                            12

/* IT_0 :: PCL_6 :: PSC_AND_TERM_1 [11:10] */
#define BCHP_IT_0_PCL_6_PSC_AND_TERM_1_MASK                        0x00000c00
#define BCHP_IT_0_PCL_6_PSC_AND_TERM_1_SHIFT                       10
#define BCHP_IT_0_PCL_6_PSC_AND_TERM_1_ZERO                        0
#define BCHP_IT_0_PCL_6_PSC_AND_TERM_1_LINE_A                      1
#define BCHP_IT_0_PCL_6_PSC_AND_TERM_1_LINE_B                      2
#define BCHP_IT_0_PCL_6_PSC_AND_TERM_1_ONE                         3

/* IT_0 :: PCL_6 :: PSC_AND_TERM_0 [09:08] */
#define BCHP_IT_0_PCL_6_PSC_AND_TERM_0_MASK                        0x00000300
#define BCHP_IT_0_PCL_6_PSC_AND_TERM_0_SHIFT                       8
#define BCHP_IT_0_PCL_6_PSC_AND_TERM_0_ZERO                        0
#define BCHP_IT_0_PCL_6_PSC_AND_TERM_0_LINE_A                      1
#define BCHP_IT_0_PCL_6_PSC_AND_TERM_0_LINE_B                      2
#define BCHP_IT_0_PCL_6_PSC_AND_TERM_0_ONE                         3

/* IT_0 :: PCL_6 :: PSC_MUX_B_SELECT [07:06] */
#define BCHP_IT_0_PCL_6_PSC_MUX_B_SELECT_MASK                      0x000000c0
#define BCHP_IT_0_PCL_6_PSC_MUX_B_SELECT_SHIFT                     6

/* IT_0 :: PCL_6 :: PSC_MUX_A_SELECT [05:04] */
#define BCHP_IT_0_PCL_6_PSC_MUX_A_SELECT_MASK                      0x00000030
#define BCHP_IT_0_PCL_6_PSC_MUX_A_SELECT_SHIFT                     4

/* IT_0 :: PCL_6 :: PSC_MUX_1_SELECT [03:02] */
#define BCHP_IT_0_PCL_6_PSC_MUX_1_SELECT_MASK                      0x0000000c
#define BCHP_IT_0_PCL_6_PSC_MUX_1_SELECT_SHIFT                     2

/* IT_0 :: PCL_6 :: PSC_MUX_0_SELECT [01:00] */
#define BCHP_IT_0_PCL_6_PSC_MUX_0_SELECT_MASK                      0x00000003
#define BCHP_IT_0_PCL_6_PSC_MUX_0_SELECT_SHIFT                     0

/***************************************************************************
 *PCL_7 - Negative Sync D1 PCL Register.
 ***************************************************************************/
/* IT_0 :: PCL_7 :: reserved0 [31:22] */
#define BCHP_IT_0_PCL_7_reserved0_MASK                             0xffc00000
#define BCHP_IT_0_PCL_7_reserved0_SHIFT                            22

/* IT_0 :: PCL_7 :: NSD1_AND_TERM_4 [21:20] */
#define BCHP_IT_0_PCL_7_NSD1_AND_TERM_4_MASK                       0x00300000
#define BCHP_IT_0_PCL_7_NSD1_AND_TERM_4_SHIFT                      20
#define BCHP_IT_0_PCL_7_NSD1_AND_TERM_4_ZERO                       0
#define BCHP_IT_0_PCL_7_NSD1_AND_TERM_4_LINE_A                     1
#define BCHP_IT_0_PCL_7_NSD1_AND_TERM_4_ONE                        2

/* IT_0 :: PCL_7 :: NSD1_AND_TERM_3 [19:18] */
#define BCHP_IT_0_PCL_7_NSD1_AND_TERM_3_MASK                       0x000c0000
#define BCHP_IT_0_PCL_7_NSD1_AND_TERM_3_SHIFT                      18
#define BCHP_IT_0_PCL_7_NSD1_AND_TERM_3_ZERO                       0
#define BCHP_IT_0_PCL_7_NSD1_AND_TERM_3_LINE_A                     1
#define BCHP_IT_0_PCL_7_NSD1_AND_TERM_3_ONE                        2

/* IT_0 :: PCL_7 :: NSD1_AND_TERM_2 [17:16] */
#define BCHP_IT_0_PCL_7_NSD1_AND_TERM_2_MASK                       0x00030000
#define BCHP_IT_0_PCL_7_NSD1_AND_TERM_2_SHIFT                      16
#define BCHP_IT_0_PCL_7_NSD1_AND_TERM_2_ZERO                       0
#define BCHP_IT_0_PCL_7_NSD1_AND_TERM_2_LINE_A                     1
#define BCHP_IT_0_PCL_7_NSD1_AND_TERM_2_ONE                        2

/* IT_0 :: PCL_7 :: NSD1_AND_TERM_1 [15:14] */
#define BCHP_IT_0_PCL_7_NSD1_AND_TERM_1_MASK                       0x0000c000
#define BCHP_IT_0_PCL_7_NSD1_AND_TERM_1_SHIFT                      14
#define BCHP_IT_0_PCL_7_NSD1_AND_TERM_1_ZERO                       0
#define BCHP_IT_0_PCL_7_NSD1_AND_TERM_1_LINE_A                     1
#define BCHP_IT_0_PCL_7_NSD1_AND_TERM_1_ONE                        2

/* IT_0 :: PCL_7 :: NSD1_AND_TERM_0 [13:12] */
#define BCHP_IT_0_PCL_7_NSD1_AND_TERM_0_MASK                       0x00003000
#define BCHP_IT_0_PCL_7_NSD1_AND_TERM_0_SHIFT                      12
#define BCHP_IT_0_PCL_7_NSD1_AND_TERM_0_ZERO                       0
#define BCHP_IT_0_PCL_7_NSD1_AND_TERM_0_LINE_A                     1
#define BCHP_IT_0_PCL_7_NSD1_AND_TERM_0_ONE                        2

/* IT_0 :: PCL_7 :: NSD1_MUX_A_SELECT [11:10] */
#define BCHP_IT_0_PCL_7_NSD1_MUX_A_SELECT_MASK                     0x00000c00
#define BCHP_IT_0_PCL_7_NSD1_MUX_A_SELECT_SHIFT                    10

/* IT_0 :: PCL_7 :: NSD1_MUX_4_SELECT [09:08] */
#define BCHP_IT_0_PCL_7_NSD1_MUX_4_SELECT_MASK                     0x00000300
#define BCHP_IT_0_PCL_7_NSD1_MUX_4_SELECT_SHIFT                    8

/* IT_0 :: PCL_7 :: NSD1_MUX_3_SELECT [07:06] */
#define BCHP_IT_0_PCL_7_NSD1_MUX_3_SELECT_MASK                     0x000000c0
#define BCHP_IT_0_PCL_7_NSD1_MUX_3_SELECT_SHIFT                    6

/* IT_0 :: PCL_7 :: NSD1_MUX_2_SELECT [05:04] */
#define BCHP_IT_0_PCL_7_NSD1_MUX_2_SELECT_MASK                     0x00000030
#define BCHP_IT_0_PCL_7_NSD1_MUX_2_SELECT_SHIFT                    4

/* IT_0 :: PCL_7 :: NSD1_MUX_1_SELECT [03:02] */
#define BCHP_IT_0_PCL_7_NSD1_MUX_1_SELECT_MASK                     0x0000000c
#define BCHP_IT_0_PCL_7_NSD1_MUX_1_SELECT_SHIFT                    2

/* IT_0 :: PCL_7 :: NSD1_MUX_0_SELECT [01:00] */
#define BCHP_IT_0_PCL_7_NSD1_MUX_0_SELECT_MASK                     0x00000003
#define BCHP_IT_0_PCL_7_NSD1_MUX_0_SELECT_SHIFT                    0

/***************************************************************************
 *PCL_8 - Negative Sync D2 PCL Register.
 ***************************************************************************/
/* IT_0 :: PCL_8 :: reserved0 [31:22] */
#define BCHP_IT_0_PCL_8_reserved0_MASK                             0xffc00000
#define BCHP_IT_0_PCL_8_reserved0_SHIFT                            22

/* IT_0 :: PCL_8 :: NSD2_AND_TERM_4 [21:20] */
#define BCHP_IT_0_PCL_8_NSD2_AND_TERM_4_MASK                       0x00300000
#define BCHP_IT_0_PCL_8_NSD2_AND_TERM_4_SHIFT                      20
#define BCHP_IT_0_PCL_8_NSD2_AND_TERM_4_ZERO                       0
#define BCHP_IT_0_PCL_8_NSD2_AND_TERM_4_LINE_A                     1
#define BCHP_IT_0_PCL_8_NSD2_AND_TERM_4_ONE                        2

/* IT_0 :: PCL_8 :: NSD2_AND_TERM_3 [19:18] */
#define BCHP_IT_0_PCL_8_NSD2_AND_TERM_3_MASK                       0x000c0000
#define BCHP_IT_0_PCL_8_NSD2_AND_TERM_3_SHIFT                      18
#define BCHP_IT_0_PCL_8_NSD2_AND_TERM_3_ZERO                       0
#define BCHP_IT_0_PCL_8_NSD2_AND_TERM_3_LINE_A                     1
#define BCHP_IT_0_PCL_8_NSD2_AND_TERM_3_ONE                        2

/* IT_0 :: PCL_8 :: NSD2_AND_TERM_2 [17:16] */
#define BCHP_IT_0_PCL_8_NSD2_AND_TERM_2_MASK                       0x00030000
#define BCHP_IT_0_PCL_8_NSD2_AND_TERM_2_SHIFT                      16
#define BCHP_IT_0_PCL_8_NSD2_AND_TERM_2_ZERO                       0
#define BCHP_IT_0_PCL_8_NSD2_AND_TERM_2_LINE_A                     1
#define BCHP_IT_0_PCL_8_NSD2_AND_TERM_2_ONE                        2

/* IT_0 :: PCL_8 :: NSD2_AND_TERM_1 [15:14] */
#define BCHP_IT_0_PCL_8_NSD2_AND_TERM_1_MASK                       0x0000c000
#define BCHP_IT_0_PCL_8_NSD2_AND_TERM_1_SHIFT                      14
#define BCHP_IT_0_PCL_8_NSD2_AND_TERM_1_ZERO                       0
#define BCHP_IT_0_PCL_8_NSD2_AND_TERM_1_LINE_A                     1
#define BCHP_IT_0_PCL_8_NSD2_AND_TERM_1_ONE                        2

/* IT_0 :: PCL_8 :: NSD2_AND_TERM_0 [13:12] */
#define BCHP_IT_0_PCL_8_NSD2_AND_TERM_0_MASK                       0x00003000
#define BCHP_IT_0_PCL_8_NSD2_AND_TERM_0_SHIFT                      12
#define BCHP_IT_0_PCL_8_NSD2_AND_TERM_0_ZERO                       0
#define BCHP_IT_0_PCL_8_NSD2_AND_TERM_0_LINE_A                     1
#define BCHP_IT_0_PCL_8_NSD2_AND_TERM_0_ONE                        2

/* IT_0 :: PCL_8 :: NSD2_MUX_A_SELECT [11:10] */
#define BCHP_IT_0_PCL_8_NSD2_MUX_A_SELECT_MASK                     0x00000c00
#define BCHP_IT_0_PCL_8_NSD2_MUX_A_SELECT_SHIFT                    10

/* IT_0 :: PCL_8 :: NSD2_MUX_4_SELECT [09:08] */
#define BCHP_IT_0_PCL_8_NSD2_MUX_4_SELECT_MASK                     0x00000300
#define BCHP_IT_0_PCL_8_NSD2_MUX_4_SELECT_SHIFT                    8

/* IT_0 :: PCL_8 :: NSD2_MUX_3_SELECT [07:06] */
#define BCHP_IT_0_PCL_8_NSD2_MUX_3_SELECT_MASK                     0x000000c0
#define BCHP_IT_0_PCL_8_NSD2_MUX_3_SELECT_SHIFT                    6

/* IT_0 :: PCL_8 :: NSD2_MUX_2_SELECT [05:04] */
#define BCHP_IT_0_PCL_8_NSD2_MUX_2_SELECT_MASK                     0x00000030
#define BCHP_IT_0_PCL_8_NSD2_MUX_2_SELECT_SHIFT                    4

/* IT_0 :: PCL_8 :: NSD2_MUX_1_SELECT [03:02] */
#define BCHP_IT_0_PCL_8_NSD2_MUX_1_SELECT_MASK                     0x0000000c
#define BCHP_IT_0_PCL_8_NSD2_MUX_1_SELECT_SHIFT                    2

/* IT_0 :: PCL_8 :: NSD2_MUX_0_SELECT [01:00] */
#define BCHP_IT_0_PCL_8_NSD2_MUX_0_SELECT_MASK                     0x00000003
#define BCHP_IT_0_PCL_8_NSD2_MUX_0_SELECT_SHIFT                    0

/***************************************************************************
 *STACK_reg_8_9 - General Lookup Registers 8&9 Register
 ***************************************************************************/
/* IT_0 :: STACK_reg_8_9 :: REG_9 [31:16] */
#define BCHP_IT_0_STACK_reg_8_9_REG_9_MASK                         0xffff0000
#define BCHP_IT_0_STACK_reg_8_9_REG_9_SHIFT                        16

/* IT_0 :: STACK_reg_8_9 :: REG_8 [15:00] */
#define BCHP_IT_0_STACK_reg_8_9_REG_8_MASK                         0x0000ffff
#define BCHP_IT_0_STACK_reg_8_9_REG_8_SHIFT                        0

/***************************************************************************
 *BVB_SIZE - BVB Size Register.
 ***************************************************************************/
/* IT_0 :: BVB_SIZE :: reserved0 [31:27] */
#define BCHP_IT_0_BVB_SIZE_reserved0_MASK                          0xf8000000
#define BCHP_IT_0_BVB_SIZE_reserved0_SHIFT                         27

/* IT_0 :: BVB_SIZE :: VERTICAL [26:16] */
#define BCHP_IT_0_BVB_SIZE_VERTICAL_MASK                           0x07ff0000
#define BCHP_IT_0_BVB_SIZE_VERTICAL_SHIFT                          16

/* IT_0 :: BVB_SIZE :: reserved1 [15:11] */
#define BCHP_IT_0_BVB_SIZE_reserved1_MASK                          0x0000f800
#define BCHP_IT_0_BVB_SIZE_reserved1_SHIFT                         11

/* IT_0 :: BVB_SIZE :: HORIZONTAL [10:00] */
#define BCHP_IT_0_BVB_SIZE_HORIZONTAL_MASK                         0x000007ff
#define BCHP_IT_0_BVB_SIZE_HORIZONTAL_SHIFT                        0

/***************************************************************************
 *BVB_RSTATUS - BVB status read Register.
 ***************************************************************************/
/* IT_0 :: BVB_RSTATUS :: reserved0 [31:05] */
#define BCHP_IT_0_BVB_RSTATUS_reserved0_MASK                       0xffffffe0
#define BCHP_IT_0_BVB_RSTATUS_reserved0_SHIFT                      5

/* IT_0 :: BVB_RSTATUS :: MISSING_SYNC [04:04] */
#define BCHP_IT_0_BVB_RSTATUS_MISSING_SYNC_MASK                    0x00000010
#define BCHP_IT_0_BVB_RSTATUS_MISSING_SYNC_SHIFT                   4

/* IT_0 :: BVB_RSTATUS :: LONG_SOURCE [03:03] */
#define BCHP_IT_0_BVB_RSTATUS_LONG_SOURCE_MASK                     0x00000008
#define BCHP_IT_0_BVB_RSTATUS_LONG_SOURCE_SHIFT                    3

/* IT_0 :: BVB_RSTATUS :: SHORT_SOURCE [02:02] */
#define BCHP_IT_0_BVB_RSTATUS_SHORT_SOURCE_MASK                    0x00000004
#define BCHP_IT_0_BVB_RSTATUS_SHORT_SOURCE_SHIFT                   2

/* IT_0 :: BVB_RSTATUS :: LONG_LINE [01:01] */
#define BCHP_IT_0_BVB_RSTATUS_LONG_LINE_MASK                       0x00000002
#define BCHP_IT_0_BVB_RSTATUS_LONG_LINE_SHIFT                      1

/* IT_0 :: BVB_RSTATUS :: SHORT_LINE [00:00] */
#define BCHP_IT_0_BVB_RSTATUS_SHORT_LINE_MASK                      0x00000001
#define BCHP_IT_0_BVB_RSTATUS_SHORT_LINE_SHIFT                     0

/***************************************************************************
 *BVB_CSTATUS - BVB status clear Register.
 ***************************************************************************/
/* IT_0 :: BVB_CSTATUS :: reserved0 [31:05] */
#define BCHP_IT_0_BVB_CSTATUS_reserved0_MASK                       0xffffffe0
#define BCHP_IT_0_BVB_CSTATUS_reserved0_SHIFT                      5

/* IT_0 :: BVB_CSTATUS :: MISSING_SYNC [04:04] */
#define BCHP_IT_0_BVB_CSTATUS_MISSING_SYNC_MASK                    0x00000010
#define BCHP_IT_0_BVB_CSTATUS_MISSING_SYNC_SHIFT                   4

/* IT_0 :: BVB_CSTATUS :: LONG_SOURCE [03:03] */
#define BCHP_IT_0_BVB_CSTATUS_LONG_SOURCE_MASK                     0x00000008
#define BCHP_IT_0_BVB_CSTATUS_LONG_SOURCE_SHIFT                    3

/* IT_0 :: BVB_CSTATUS :: SHORT_SOURCE [02:02] */
#define BCHP_IT_0_BVB_CSTATUS_SHORT_SOURCE_MASK                    0x00000004
#define BCHP_IT_0_BVB_CSTATUS_SHORT_SOURCE_SHIFT                   2

/* IT_0 :: BVB_CSTATUS :: LONG_LINE [01:01] */
#define BCHP_IT_0_BVB_CSTATUS_LONG_LINE_MASK                       0x00000002
#define BCHP_IT_0_BVB_CSTATUS_LONG_LINE_SHIFT                      1

/* IT_0 :: BVB_CSTATUS :: SHORT_LINE [00:00] */
#define BCHP_IT_0_BVB_CSTATUS_SHORT_LINE_MASK                      0x00000001
#define BCHP_IT_0_BVB_CSTATUS_SHORT_LINE_SHIFT                     0

/***************************************************************************
 *VEC_TRIGGER_0 - VEC Trigger Register 0
 ***************************************************************************/
/* IT_0 :: VEC_TRIGGER_0 :: reserved0 [31:12] */
#define BCHP_IT_0_VEC_TRIGGER_0_reserved0_MASK                     0xfffff000
#define BCHP_IT_0_VEC_TRIGGER_0_reserved0_SHIFT                    12

/* IT_0 :: VEC_TRIGGER_0 :: ENABLE [11:11] */
#define BCHP_IT_0_VEC_TRIGGER_0_ENABLE_MASK                        0x00000800
#define BCHP_IT_0_VEC_TRIGGER_0_ENABLE_SHIFT                       11

/* IT_0 :: VEC_TRIGGER_0 :: TRIGGER_VALUE [10:00] */
#define BCHP_IT_0_VEC_TRIGGER_0_TRIGGER_VALUE_MASK                 0x000007ff
#define BCHP_IT_0_VEC_TRIGGER_0_TRIGGER_VALUE_SHIFT                0

/***************************************************************************
 *VEC_TRIGGER_1 - VEC Trigger Register 1
 ***************************************************************************/
/* IT_0 :: VEC_TRIGGER_1 :: reserved0 [31:12] */
#define BCHP_IT_0_VEC_TRIGGER_1_reserved0_MASK                     0xfffff000
#define BCHP_IT_0_VEC_TRIGGER_1_reserved0_SHIFT                    12

/* IT_0 :: VEC_TRIGGER_1 :: ENABLE [11:11] */
#define BCHP_IT_0_VEC_TRIGGER_1_ENABLE_MASK                        0x00000800
#define BCHP_IT_0_VEC_TRIGGER_1_ENABLE_SHIFT                       11

/* IT_0 :: VEC_TRIGGER_1 :: TRIGGER_VALUE [10:00] */
#define BCHP_IT_0_VEC_TRIGGER_1_TRIGGER_VALUE_MASK                 0x000007ff
#define BCHP_IT_0_VEC_TRIGGER_1_TRIGGER_VALUE_SHIFT                0

/***************************************************************************
 *VEC_CTRL_STAT - VEC Control BUS Status Register
 ***************************************************************************/
/* IT_0 :: VEC_CTRL_STAT :: reserved0 [31:21] */
#define BCHP_IT_0_VEC_CTRL_STAT_reserved0_MASK                     0xffe00000
#define BCHP_IT_0_VEC_CTRL_STAT_reserved0_SHIFT                    21

/* IT_0 :: VEC_CTRL_STAT :: FIELD_ID [20:17] */
#define BCHP_IT_0_VEC_CTRL_STAT_FIELD_ID_MASK                      0x001e0000
#define BCHP_IT_0_VEC_CTRL_STAT_FIELD_ID_SHIFT                     17

/* IT_0 :: VEC_CTRL_STAT :: VF_VBI_ACTIVE [16:16] */
#define BCHP_IT_0_VEC_CTRL_STAT_VF_VBI_ACTIVE_MASK                 0x00010000
#define BCHP_IT_0_VEC_CTRL_STAT_VF_VBI_ACTIVE_SHIFT                16

/* IT_0 :: VEC_CTRL_STAT :: VF_PSB_SEL [15:15] */
#define BCHP_IT_0_VEC_CTRL_STAT_VF_PSB_SEL_MASK                    0x00008000
#define BCHP_IT_0_VEC_CTRL_STAT_VF_PSB_SEL_SHIFT                   15

/* IT_0 :: VEC_CTRL_STAT :: VF_PSA_SEL [14:14] */
#define BCHP_IT_0_VEC_CTRL_STAT_VF_PSA_SEL_MASK                    0x00004000
#define BCHP_IT_0_VEC_CTRL_STAT_VF_PSA_SEL_SHIFT                   14

/* IT_0 :: VEC_CTRL_STAT :: COMP_EXT_V [13:13] */
#define BCHP_IT_0_VEC_CTRL_STAT_COMP_EXT_V_MASK                    0x00002000
#define BCHP_IT_0_VEC_CTRL_STAT_COMP_EXT_V_SHIFT                   13

/* IT_0 :: VEC_CTRL_STAT :: COMP_EXT_H [12:12] */
#define BCHP_IT_0_VEC_CTRL_STAT_COMP_EXT_H_MASK                    0x00001000
#define BCHP_IT_0_VEC_CTRL_STAT_COMP_EXT_H_SHIFT                   12

/* IT_0 :: VEC_CTRL_STAT :: COMP_VSYNC [11:11] */
#define BCHP_IT_0_VEC_CTRL_STAT_COMP_VSYNC_MASK                    0x00000800
#define BCHP_IT_0_VEC_CTRL_STAT_COMP_VSYNC_SHIFT                   11

/* IT_0 :: VEC_CTRL_STAT :: COMP_HSYNC [10:10] */
#define BCHP_IT_0_VEC_CTRL_STAT_COMP_HSYNC_MASK                    0x00000400
#define BCHP_IT_0_VEC_CTRL_STAT_COMP_HSYNC_SHIFT                   10

/* IT_0 :: VEC_CTRL_STAT :: COMP_SYNC_PHASE [09:09] */
#define BCHP_IT_0_VEC_CTRL_STAT_COMP_SYNC_PHASE_MASK               0x00000200
#define BCHP_IT_0_VEC_CTRL_STAT_COMP_SYNC_PHASE_SHIFT              9

/* IT_0 :: VEC_CTRL_STAT :: COMP_ODD_EVEN [08:08] */
#define BCHP_IT_0_VEC_CTRL_STAT_COMP_ODD_EVEN_MASK                 0x00000100
#define BCHP_IT_0_VEC_CTRL_STAT_COMP_ODD_EVEN_SHIFT                8

/* IT_0 :: VEC_CTRL_STAT :: COMP_VBLANK [07:07] */
#define BCHP_IT_0_VEC_CTRL_STAT_COMP_VBLANK_MASK                   0x00000080
#define BCHP_IT_0_VEC_CTRL_STAT_COMP_VBLANK_SHIFT                  7

/* IT_0 :: VEC_CTRL_STAT :: EV_U_FLIP [06:06] */
#define BCHP_IT_0_VEC_CTRL_STAT_EV_U_FLIP_MASK                     0x00000040
#define BCHP_IT_0_VEC_CTRL_STAT_EV_U_FLIP_SHIFT                    6

/* IT_0 :: VEC_CTRL_STAT :: EV_V_FLIP [05:05] */
#define BCHP_IT_0_VEC_CTRL_STAT_EV_V_FLIP_MASK                     0x00000020
#define BCHP_IT_0_VEC_CTRL_STAT_EV_V_FLIP_SHIFT                    5

/* IT_0 :: VEC_CTRL_STAT :: EV_COMP_NEW_LINE [04:04] */
#define BCHP_IT_0_VEC_CTRL_STAT_EV_COMP_NEW_LINE_MASK              0x00000010
#define BCHP_IT_0_VEC_CTRL_STAT_EV_COMP_NEW_LINE_SHIFT             4

/* IT_0 :: VEC_CTRL_STAT :: EV_COMP_BOTTLES [03:03] */
#define BCHP_IT_0_VEC_CTRL_STAT_EV_COMP_BOTTLES_MASK               0x00000008
#define BCHP_IT_0_VEC_CTRL_STAT_EV_COMP_BOTTLES_SHIFT              3

/* IT_0 :: VEC_CTRL_STAT :: EV_COMP_H_ACTIVE [02:02] */
#define BCHP_IT_0_VEC_CTRL_STAT_EV_COMP_H_ACTIVE_MASK              0x00000004
#define BCHP_IT_0_VEC_CTRL_STAT_EV_COMP_H_ACTIVE_SHIFT             2

/* IT_0 :: VEC_CTRL_STAT :: EV_COMP_V_ACTIVE [01:01] */
#define BCHP_IT_0_VEC_CTRL_STAT_EV_COMP_V_ACTIVE_MASK              0x00000002
#define BCHP_IT_0_VEC_CTRL_STAT_EV_COMP_V_ACTIVE_SHIFT             1

/* IT_0 :: VEC_CTRL_STAT :: EV_COMP_CB [00:00] */
#define BCHP_IT_0_VEC_CTRL_STAT_EV_COMP_CB_MASK                    0x00000001
#define BCHP_IT_0_VEC_CTRL_STAT_EV_COMP_CB_SHIFT                   0

/***************************************************************************
 *IT_LCNTR - Line Counter Register
 ***************************************************************************/
/* IT_0 :: IT_LCNTR :: reserved0 [31:11] */
#define BCHP_IT_0_IT_LCNTR_reserved0_MASK                          0xfffff800
#define BCHP_IT_0_IT_LCNTR_reserved0_SHIFT                         11

/* IT_0 :: IT_LCNTR :: VALUE [10:00] */
#define BCHP_IT_0_IT_LCNTR_VALUE_MASK                              0x000007ff
#define BCHP_IT_0_IT_LCNTR_VALUE_SHIFT                             0

/***************************************************************************
 *ALT_RM_CNTRL - ALTERNATE RATE MANAGER CONTROL REGISTER
 ***************************************************************************/
/* IT_0 :: ALT_RM_CNTRL :: reserved0 [31:07] */
#define BCHP_IT_0_ALT_RM_CNTRL_reserved0_MASK                      0xffffff80
#define BCHP_IT_0_ALT_RM_CNTRL_reserved0_SHIFT                     7

/* IT_0 :: ALT_RM_CNTRL :: ALT_RM_INCR [06:01] */
#define BCHP_IT_0_ALT_RM_CNTRL_ALT_RM_INCR_MASK                    0x0000007e
#define BCHP_IT_0_ALT_RM_CNTRL_ALT_RM_INCR_SHIFT                   1

/* IT_0 :: ALT_RM_CNTRL :: ALT_RM_SELECT [00:00] */
#define BCHP_IT_0_ALT_RM_CNTRL_ALT_RM_SELECT_MASK                  0x00000001
#define BCHP_IT_0_ALT_RM_CNTRL_ALT_RM_SELECT_SHIFT                 0
#define BCHP_IT_0_ALT_RM_CNTRL_ALT_RM_SELECT_NORM_RM               0
#define BCHP_IT_0_ALT_RM_CNTRL_ALT_RM_SELECT_ALT_RM                1

/***************************************************************************
 *ACCESS_CNTRL - VEC Access Control Register
 ***************************************************************************/
/* IT_0 :: ACCESS_CNTRL :: CODE [31:00] */
#define BCHP_IT_0_ACCESS_CNTRL_CODE_MASK                           0xffffffff
#define BCHP_IT_0_ACCESS_CNTRL_CODE_SHIFT                          0

/***************************************************************************
 *ACCESS_STATUS - VEC Access Status Register
 ***************************************************************************/
/* IT_0 :: ACCESS_STATUS :: reserved0 [31:06] */
#define BCHP_IT_0_ACCESS_STATUS_reserved0_MASK                     0xffffffc0
#define BCHP_IT_0_ACCESS_STATUS_reserved0_SHIFT                    6

/* IT_0 :: ACCESS_STATUS :: MC3_ENABLE [05:05] */
#define BCHP_IT_0_ACCESS_STATUS_MC3_ENABLE_MASK                    0x00000020
#define BCHP_IT_0_ACCESS_STATUS_MC3_ENABLE_SHIFT                   5

/* IT_0 :: ACCESS_STATUS :: RESTRICTED_ACCESS [04:04] */
#define BCHP_IT_0_ACCESS_STATUS_RESTRICTED_ACCESS_MASK             0x00000010
#define BCHP_IT_0_ACCESS_STATUS_RESTRICTED_ACCESS_SHIFT            4

/* IT_0 :: ACCESS_STATUS :: LOCK [03:03] */
#define BCHP_IT_0_ACCESS_STATUS_LOCK_MASK                          0x00000008
#define BCHP_IT_0_ACCESS_STATUS_LOCK_SHIFT                         3

/* IT_0 :: ACCESS_STATUS :: STATE [02:00] */
#define BCHP_IT_0_ACCESS_STATUS_STATE_MASK                         0x00000007
#define BCHP_IT_0_ACCESS_STATUS_STATE_SHIFT                        0

/***************************************************************************
 *MC_ADDR_0 - CALLI Immediate register 0
 ***************************************************************************/
/* IT_0 :: MC_ADDR_0 :: reserved0 [31:24] */
#define BCHP_IT_0_MC_ADDR_0_reserved0_MASK                         0xff000000
#define BCHP_IT_0_MC_ADDR_0_reserved0_SHIFT                        24

/* IT_0 :: MC_ADDR_0 :: ADDR [23:12] */
#define BCHP_IT_0_MC_ADDR_0_ADDR_MASK                              0x00fff000
#define BCHP_IT_0_MC_ADDR_0_ADDR_SHIFT                             12

/* IT_0 :: MC_ADDR_0 :: COUNT [11:00] */
#define BCHP_IT_0_MC_ADDR_0_COUNT_MASK                             0x00000fff
#define BCHP_IT_0_MC_ADDR_0_COUNT_SHIFT                            0

/***************************************************************************
 *MC_ADDR_1 - CALLI Immediate register 1
 ***************************************************************************/
/* IT_0 :: MC_ADDR_1 :: reserved0 [31:24] */
#define BCHP_IT_0_MC_ADDR_1_reserved0_MASK                         0xff000000
#define BCHP_IT_0_MC_ADDR_1_reserved0_SHIFT                        24

/* IT_0 :: MC_ADDR_1 :: ADDR [23:12] */
#define BCHP_IT_0_MC_ADDR_1_ADDR_MASK                              0x00fff000
#define BCHP_IT_0_MC_ADDR_1_ADDR_SHIFT                             12

/* IT_0 :: MC_ADDR_1 :: COUNT [11:00] */
#define BCHP_IT_0_MC_ADDR_1_COUNT_MASK                             0x00000fff
#define BCHP_IT_0_MC_ADDR_1_COUNT_SHIFT                            0

/***************************************************************************
 *MC_ADDR_2 - CALLI Immediate register 2
 ***************************************************************************/
/* IT_0 :: MC_ADDR_2 :: reserved0 [31:24] */
#define BCHP_IT_0_MC_ADDR_2_reserved0_MASK                         0xff000000
#define BCHP_IT_0_MC_ADDR_2_reserved0_SHIFT                        24

/* IT_0 :: MC_ADDR_2 :: ADDR [23:12] */
#define BCHP_IT_0_MC_ADDR_2_ADDR_MASK                              0x00fff000
#define BCHP_IT_0_MC_ADDR_2_ADDR_SHIFT                             12

/* IT_0 :: MC_ADDR_2 :: COUNT [11:00] */
#define BCHP_IT_0_MC_ADDR_2_COUNT_MASK                             0x00000fff
#define BCHP_IT_0_MC_ADDR_2_COUNT_SHIFT                            0

/***************************************************************************
 *MC_ADDR_3 - CALLI Immediate register 3
 ***************************************************************************/
/* IT_0 :: MC_ADDR_3 :: reserved0 [31:24] */
#define BCHP_IT_0_MC_ADDR_3_reserved0_MASK                         0xff000000
#define BCHP_IT_0_MC_ADDR_3_reserved0_SHIFT                        24

/* IT_0 :: MC_ADDR_3 :: ADDR [23:12] */
#define BCHP_IT_0_MC_ADDR_3_ADDR_MASK                              0x00fff000
#define BCHP_IT_0_MC_ADDR_3_ADDR_SHIFT                             12

/* IT_0 :: MC_ADDR_3 :: COUNT [11:00] */
#define BCHP_IT_0_MC_ADDR_3_COUNT_MASK                             0x00000fff
#define BCHP_IT_0_MC_ADDR_3_COUNT_SHIFT                            0

/***************************************************************************
 *MC_ADDR_4 - CALLI Immediate register 4
 ***************************************************************************/
/* IT_0 :: MC_ADDR_4 :: reserved0 [31:24] */
#define BCHP_IT_0_MC_ADDR_4_reserved0_MASK                         0xff000000
#define BCHP_IT_0_MC_ADDR_4_reserved0_SHIFT                        24

/* IT_0 :: MC_ADDR_4 :: ADDR [23:12] */
#define BCHP_IT_0_MC_ADDR_4_ADDR_MASK                              0x00fff000
#define BCHP_IT_0_MC_ADDR_4_ADDR_SHIFT                             12

/* IT_0 :: MC_ADDR_4 :: COUNT [11:00] */
#define BCHP_IT_0_MC_ADDR_4_COUNT_MASK                             0x00000fff
#define BCHP_IT_0_MC_ADDR_4_COUNT_SHIFT                            0

/***************************************************************************
 *MC_ADDR_5 - CALLI Immediate register 5
 ***************************************************************************/
/* IT_0 :: MC_ADDR_5 :: reserved0 [31:24] */
#define BCHP_IT_0_MC_ADDR_5_reserved0_MASK                         0xff000000
#define BCHP_IT_0_MC_ADDR_5_reserved0_SHIFT                        24

/* IT_0 :: MC_ADDR_5 :: ADDR [23:12] */
#define BCHP_IT_0_MC_ADDR_5_ADDR_MASK                              0x00fff000
#define BCHP_IT_0_MC_ADDR_5_ADDR_SHIFT                             12

/* IT_0 :: MC_ADDR_5 :: COUNT [11:00] */
#define BCHP_IT_0_MC_ADDR_5_COUNT_MASK                             0x00000fff
#define BCHP_IT_0_MC_ADDR_5_COUNT_SHIFT                            0

/***************************************************************************
 *MC_ADDR_6 - CALLI Immediate register 6
 ***************************************************************************/
/* IT_0 :: MC_ADDR_6 :: reserved0 [31:24] */
#define BCHP_IT_0_MC_ADDR_6_reserved0_MASK                         0xff000000
#define BCHP_IT_0_MC_ADDR_6_reserved0_SHIFT                        24

/* IT_0 :: MC_ADDR_6 :: ADDR [23:12] */
#define BCHP_IT_0_MC_ADDR_6_ADDR_MASK                              0x00fff000
#define BCHP_IT_0_MC_ADDR_6_ADDR_SHIFT                             12

/* IT_0 :: MC_ADDR_6 :: COUNT [11:00] */
#define BCHP_IT_0_MC_ADDR_6_COUNT_MASK                             0x00000fff
#define BCHP_IT_0_MC_ADDR_6_COUNT_SHIFT                            0

/***************************************************************************
 *MC_ADDR_7 - CALLI Immediate register 7
 ***************************************************************************/
/* IT_0 :: MC_ADDR_7 :: reserved0 [31:24] */
#define BCHP_IT_0_MC_ADDR_7_reserved0_MASK                         0xff000000
#define BCHP_IT_0_MC_ADDR_7_reserved0_SHIFT                        24

/* IT_0 :: MC_ADDR_7 :: ADDR [23:12] */
#define BCHP_IT_0_MC_ADDR_7_ADDR_MASK                              0x00fff000
#define BCHP_IT_0_MC_ADDR_7_ADDR_SHIFT                             12

/* IT_0 :: MC_ADDR_7 :: COUNT [11:00] */
#define BCHP_IT_0_MC_ADDR_7_COUNT_MASK                             0x00000fff
#define BCHP_IT_0_MC_ADDR_7_COUNT_SHIFT                            0

/***************************************************************************
 *MC_ADDR_8 - CALLI Immediate register 8
 ***************************************************************************/
/* IT_0 :: MC_ADDR_8 :: reserved0 [31:24] */
#define BCHP_IT_0_MC_ADDR_8_reserved0_MASK                         0xff000000
#define BCHP_IT_0_MC_ADDR_8_reserved0_SHIFT                        24

/* IT_0 :: MC_ADDR_8 :: ADDR [23:12] */
#define BCHP_IT_0_MC_ADDR_8_ADDR_MASK                              0x00fff000
#define BCHP_IT_0_MC_ADDR_8_ADDR_SHIFT                             12

/* IT_0 :: MC_ADDR_8 :: COUNT [11:00] */
#define BCHP_IT_0_MC_ADDR_8_COUNT_MASK                             0x00000fff
#define BCHP_IT_0_MC_ADDR_8_COUNT_SHIFT                            0

/***************************************************************************
 *MC_ADDR_9 - CALLI Immediate register 9
 ***************************************************************************/
/* IT_0 :: MC_ADDR_9 :: reserved0 [31:24] */
#define BCHP_IT_0_MC_ADDR_9_reserved0_MASK                         0xff000000
#define BCHP_IT_0_MC_ADDR_9_reserved0_SHIFT                        24

/* IT_0 :: MC_ADDR_9 :: ADDR [23:12] */
#define BCHP_IT_0_MC_ADDR_9_ADDR_MASK                              0x00fff000
#define BCHP_IT_0_MC_ADDR_9_ADDR_SHIFT                             12

/* IT_0 :: MC_ADDR_9 :: COUNT [11:00] */
#define BCHP_IT_0_MC_ADDR_9_COUNT_MASK                             0x00000fff
#define BCHP_IT_0_MC_ADDR_9_COUNT_SHIFT                            0

/***************************************************************************
 *MC_ADDR_10 - CALLI Immediate register 10
 ***************************************************************************/
/* IT_0 :: MC_ADDR_10 :: reserved0 [31:24] */
#define BCHP_IT_0_MC_ADDR_10_reserved0_MASK                        0xff000000
#define BCHP_IT_0_MC_ADDR_10_reserved0_SHIFT                       24

/* IT_0 :: MC_ADDR_10 :: ADDR [23:12] */
#define BCHP_IT_0_MC_ADDR_10_ADDR_MASK                             0x00fff000
#define BCHP_IT_0_MC_ADDR_10_ADDR_SHIFT                            12

/* IT_0 :: MC_ADDR_10 :: COUNT [11:00] */
#define BCHP_IT_0_MC_ADDR_10_COUNT_MASK                            0x00000fff
#define BCHP_IT_0_MC_ADDR_10_COUNT_SHIFT                           0

/***************************************************************************
 *MC_ADDR_11 - CALLI Immediate register 11
 ***************************************************************************/
/* IT_0 :: MC_ADDR_11 :: reserved0 [31:24] */
#define BCHP_IT_0_MC_ADDR_11_reserved0_MASK                        0xff000000
#define BCHP_IT_0_MC_ADDR_11_reserved0_SHIFT                       24

/* IT_0 :: MC_ADDR_11 :: ADDR [23:12] */
#define BCHP_IT_0_MC_ADDR_11_ADDR_MASK                             0x00fff000
#define BCHP_IT_0_MC_ADDR_11_ADDR_SHIFT                            12

/* IT_0 :: MC_ADDR_11 :: COUNT [11:00] */
#define BCHP_IT_0_MC_ADDR_11_COUNT_MASK                            0x00000fff
#define BCHP_IT_0_MC_ADDR_11_COUNT_SHIFT                           0

/***************************************************************************
 *MC_ADDR_12 - CALLI Immediate register 12
 ***************************************************************************/
/* IT_0 :: MC_ADDR_12 :: reserved0 [31:24] */
#define BCHP_IT_0_MC_ADDR_12_reserved0_MASK                        0xff000000
#define BCHP_IT_0_MC_ADDR_12_reserved0_SHIFT                       24

/* IT_0 :: MC_ADDR_12 :: ADDR [23:12] */
#define BCHP_IT_0_MC_ADDR_12_ADDR_MASK                             0x00fff000
#define BCHP_IT_0_MC_ADDR_12_ADDR_SHIFT                            12

/* IT_0 :: MC_ADDR_12 :: COUNT [11:00] */
#define BCHP_IT_0_MC_ADDR_12_COUNT_MASK                            0x00000fff
#define BCHP_IT_0_MC_ADDR_12_COUNT_SHIFT                           0

/***************************************************************************
 *MC_ADDR_13 - CALLI Immediate register 13
 ***************************************************************************/
/* IT_0 :: MC_ADDR_13 :: reserved0 [31:24] */
#define BCHP_IT_0_MC_ADDR_13_reserved0_MASK                        0xff000000
#define BCHP_IT_0_MC_ADDR_13_reserved0_SHIFT                       24

/* IT_0 :: MC_ADDR_13 :: ADDR [23:12] */
#define BCHP_IT_0_MC_ADDR_13_ADDR_MASK                             0x00fff000
#define BCHP_IT_0_MC_ADDR_13_ADDR_SHIFT                            12

/* IT_0 :: MC_ADDR_13 :: COUNT [11:00] */
#define BCHP_IT_0_MC_ADDR_13_COUNT_MASK                            0x00000fff
#define BCHP_IT_0_MC_ADDR_13_COUNT_SHIFT                           0

/***************************************************************************
 *MC_ADDR_14 - CALLI Immediate register 14
 ***************************************************************************/
/* IT_0 :: MC_ADDR_14 :: reserved0 [31:24] */
#define BCHP_IT_0_MC_ADDR_14_reserved0_MASK                        0xff000000
#define BCHP_IT_0_MC_ADDR_14_reserved0_SHIFT                       24

/* IT_0 :: MC_ADDR_14 :: ADDR [23:12] */
#define BCHP_IT_0_MC_ADDR_14_ADDR_MASK                             0x00fff000
#define BCHP_IT_0_MC_ADDR_14_ADDR_SHIFT                            12

/* IT_0 :: MC_ADDR_14 :: COUNT [11:00] */
#define BCHP_IT_0_MC_ADDR_14_COUNT_MASK                            0x00000fff
#define BCHP_IT_0_MC_ADDR_14_COUNT_SHIFT                           0

/***************************************************************************
 *MC_ADDR_15 - CALLI Immediate register 15
 ***************************************************************************/
/* IT_0 :: MC_ADDR_15 :: reserved0 [31:24] */
#define BCHP_IT_0_MC_ADDR_15_reserved0_MASK                        0xff000000
#define BCHP_IT_0_MC_ADDR_15_reserved0_SHIFT                       24

/* IT_0 :: MC_ADDR_15 :: ADDR [23:12] */
#define BCHP_IT_0_MC_ADDR_15_ADDR_MASK                             0x00fff000
#define BCHP_IT_0_MC_ADDR_15_ADDR_SHIFT                            12

/* IT_0 :: MC_ADDR_15 :: COUNT [11:00] */
#define BCHP_IT_0_MC_ADDR_15_COUNT_MASK                            0x00000fff
#define BCHP_IT_0_MC_ADDR_15_COUNT_SHIFT                           0

/***************************************************************************
 *MICRO_INSTRUCTION%i - Timing Generator RAM Register at location 0..255
 ***************************************************************************/
#define BCHP_IT_0_MICRO_INSTRUCTIONi_ARRAY_BASE                    0x00181200
#define BCHP_IT_0_MICRO_INSTRUCTIONi_ARRAY_START                   0
#define BCHP_IT_0_MICRO_INSTRUCTIONi_ARRAY_END                     255
#define BCHP_IT_0_MICRO_INSTRUCTIONi_ARRAY_ELEMENT_SIZE            32

/***************************************************************************
 *MICRO_INSTRUCTION%i - Timing Generator RAM Register at location 0..255
 ***************************************************************************/
/* IT_0 :: MICRO_INSTRUCTIONi :: reserved0 [31:24] */
#define BCHP_IT_0_MICRO_INSTRUCTIONi_reserved0_MASK                0xff000000
#define BCHP_IT_0_MICRO_INSTRUCTIONi_reserved0_SHIFT               24

/* IT_0 :: MICRO_INSTRUCTIONi :: OPCODE [23:21] */
#define BCHP_IT_0_MICRO_INSTRUCTIONi_OPCODE_MASK                   0x00e00000
#define BCHP_IT_0_MICRO_INSTRUCTIONi_OPCODE_SHIFT                  21
#define BCHP_IT_0_MICRO_INSTRUCTIONi_OPCODE_NOP                    0
#define BCHP_IT_0_MICRO_INSTRUCTIONi_OPCODE_SCOUNT                 1
#define BCHP_IT_0_MICRO_INSTRUCTIONi_OPCODE_ECOUNT                 2
#define BCHP_IT_0_MICRO_INSTRUCTIONi_OPCODE_CALL                   3
#define BCHP_IT_0_MICRO_INSTRUCTIONi_OPCODE_JUMP                   4
#define BCHP_IT_0_MICRO_INSTRUCTIONi_OPCODE_RELOAD                 5
#define BCHP_IT_0_MICRO_INSTRUCTIONi_OPCODE_LOAD                   6
#define BCHP_IT_0_MICRO_INSTRUCTIONi_OPCODE_CALLI                  7

/* IT_0 :: MICRO_INSTRUCTIONi :: RETURN_FLAG [20:20] */
#define BCHP_IT_0_MICRO_INSTRUCTIONi_RETURN_FLAG_MASK              0x00100000
#define BCHP_IT_0_MICRO_INSTRUCTIONi_RETURN_FLAG_SHIFT             20

/* IT_0 :: MICRO_INSTRUCTIONi :: FLAGS_OR_ADDR [19:12] */
#define BCHP_IT_0_MICRO_INSTRUCTIONi_FLAGS_OR_ADDR_MASK            0x000ff000
#define BCHP_IT_0_MICRO_INSTRUCTIONi_FLAGS_OR_ADDR_SHIFT           12

/* union - case ECOUNT [11:00] */
/* IT_0 :: MICRO_INSTRUCTIONi :: ECOUNT :: EVENT_EDGE [11:11] */
#define BCHP_IT_0_MICRO_INSTRUCTIONi_ECOUNT_EVENT_EDGE_MASK        0x00000800
#define BCHP_IT_0_MICRO_INSTRUCTIONi_ECOUNT_EVENT_EDGE_SHIFT       11

/* IT_0 :: MICRO_INSTRUCTIONi :: ECOUNT :: COUNT [10:00] */
#define BCHP_IT_0_MICRO_INSTRUCTIONi_ECOUNT_COUNT_MASK             0x000007ff
#define BCHP_IT_0_MICRO_INSTRUCTIONi_ECOUNT_COUNT_SHIFT            0

/* union - case SCOUNT [11:00] */
/* IT_0 :: MICRO_INSTRUCTIONi :: SCOUNT :: COUNT [11:00] */
#define BCHP_IT_0_MICRO_INSTRUCTIONi_SCOUNT_COUNT_MASK             0x00000fff
#define BCHP_IT_0_MICRO_INSTRUCTIONi_SCOUNT_COUNT_SHIFT            0

/* union - case CALL [11:00] */
/* IT_0 :: MICRO_INSTRUCTIONi :: CALL :: COUNT [11:00] */
#define BCHP_IT_0_MICRO_INSTRUCTIONi_CALL_COUNT_MASK               0x00000fff
#define BCHP_IT_0_MICRO_INSTRUCTIONi_CALL_COUNT_SHIFT              0

/* union - case JUMP [11:00] */
/* IT_0 :: MICRO_INSTRUCTIONi :: JUMP :: reserved0 [11:10] */
#define BCHP_IT_0_MICRO_INSTRUCTIONi_JUMP_reserved0_MASK           0x00000c00
#define BCHP_IT_0_MICRO_INSTRUCTIONi_JUMP_reserved0_SHIFT          10

/* IT_0 :: MICRO_INSTRUCTIONi :: JUMP :: STACK_SELECT [09:00] */
#define BCHP_IT_0_MICRO_INSTRUCTIONi_JUMP_STACK_SELECT_MASK        0x000003ff
#define BCHP_IT_0_MICRO_INSTRUCTIONi_JUMP_STACK_SELECT_SHIFT       0

/* union - case LOAD [11:00] */
/* IT_0 :: MICRO_INSTRUCTIONi :: LOAD :: reserved0 [11:10] */
#define BCHP_IT_0_MICRO_INSTRUCTIONi_LOAD_reserved0_MASK           0x00000c00
#define BCHP_IT_0_MICRO_INSTRUCTIONi_LOAD_reserved0_SHIFT          10

/* IT_0 :: MICRO_INSTRUCTIONi :: LOAD :: STACK_SELECT [09:00] */
#define BCHP_IT_0_MICRO_INSTRUCTIONi_LOAD_STACK_SELECT_MASK        0x000003ff
#define BCHP_IT_0_MICRO_INSTRUCTIONi_LOAD_STACK_SELECT_SHIFT       0

/* union - case RELOAD [11:00] */
/* IT_0 :: MICRO_INSTRUCTIONi :: RELOAD :: reserved0 [11:10] */
#define BCHP_IT_0_MICRO_INSTRUCTIONi_RELOAD_reserved0_MASK         0x00000c00
#define BCHP_IT_0_MICRO_INSTRUCTIONi_RELOAD_reserved0_SHIFT        10

/* IT_0 :: MICRO_INSTRUCTIONi :: RELOAD :: STACK_SELECT [09:00] */
#define BCHP_IT_0_MICRO_INSTRUCTIONi_RELOAD_STACK_SELECT_MASK      0x000003ff
#define BCHP_IT_0_MICRO_INSTRUCTIONi_RELOAD_STACK_SELECT_SHIFT     0

/* union - case default [11:00] */
/* IT_0 :: MICRO_INSTRUCTIONi :: default :: reserved0 [11:00] */
#define BCHP_IT_0_MICRO_INSTRUCTIONi_default_reserved0_MASK        0x00000fff
#define BCHP_IT_0_MICRO_INSTRUCTIONi_default_reserved0_SHIFT       0


#endif /* #ifndef BCHP_IT_0_H__ */

/* End of File */
