* Z:\mnt\design.r\spice\examples\4214-1.asc
C1 N014 N008 5.6n
C2 N010 N014 3.3n
R2 0 N006 34K
R3 N006 N014 32.4K
C3 N009 N013 10n
R4 N001 N004 470
C4 N004 N014 .1µ
C5 0 OUT 100µ
C6 N006 N014 1n
R6 OUT N007 75K
R7 N012 N014 10m
V1 N014 0 -5.2
R8 N013 N014 10
M§Q1 OUT N009 N012 N012 IRF7413
V2 N001 0 3.3
R9 N002 N001 2K
M§Q2 N002 N003 0 0 BSS123
R5 N012 N011 22
S1 0 OUT N005 0 SLD
V3 N005 0 PULSE(0 1 10m 100n 100n 5m 10)
XU1 N004 N003 N010 N011 N014 N009 N007 N006 N006 N008 LTC4214-1
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 20m startup
.model SLD SW(Ron=100m Roff=1K Vt=.5 Vh=-.3)
.lib LTC4214-1.sub
.backanno
.end
