
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09M-3
Install: /usr/local/microchip/Libero_SoC_v2024.2/SynplifyPro
OS: Ubuntu 22.04.5 LTS
Hostname: jessica-IdeaPad-Slim-3-14IAH8
max virtual memory: unlimited (bytes)
max user processes: 62417
max stack size: 8388608 (bytes)


Implementation : synthesis

# Written on Tue Aug 12 00:02:10 2025

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "/home/jessica/Desktop/new_libero/mat/designer/mat/synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start       Requested     Requested     Clock        Clock          Clock
Level     Clock       Frequency     Period        Type         Group          Load 
-----------------------------------------------------------------------------------
0 -       mat|clk     100.0 MHz     10.000        inferred     (multiple)     64   
===================================================================================


Clock Load Summary
******************

            Clock     Source        Clock Pin                 Non-clock Pin     Non-clock Pin
Clock       Load      Pin           Seq Example               Seq Example       Comb Example 
---------------------------------------------------------------------------------------------
mat|clk     64        clk(port)     matmul_0.temp0[7:0].C     -                 I_1.A(CLKINT)
=============================================================================================
