## Table of contents
* AND
  * [3-input](#and3)
  * [4-input](#and4)
  * [5-input](#and5)
  * [6-input](#and6)
  * [7-input](#and7)
  * [8-input](#and8)
* OR
  * [3-input](#or3)
  * [4-input](#or4)
  * [5-input](#or5)
  * [6-input](#or6)
  * [7-input](#or7)
  * [8-input](#or8)

## Schematics

### <a name="and3"></a>1-bit AND3
[Schematic](1-bit%20AND3.sch)  
![AND3](images/and3.png "AND3")

### <a name="and4"></a>1-bit AND4
[Schematic](1-bit%20AND4.sch)  
![AND4](images/and4.png "AND4")

### <a name="and5"></a>1-bit AND5
[Schematic](1-bit%20AND5.sch)  
![AND5](images/and5.png "AND5")

### <a name="and6"></a>1-bit AND6
[Schematic](1-bit%20AND6.sch)  
![AND6](images/and6.png "AND6")

### <a name="and7"></a>1-bit AND7
[Schematic](1-bit%20AND7.sch)  
![AND7](images/and7.png "AND7")

### <a name="and8"></a>1-bit AND8
[Schematic](1-bit%20AND8.sch)  
![AND8](images/and8.png "AND8")

### <a name="or3"></a>1-bit OR3
[Schematic](1-bit%20OR3.sch)  
![OR3](images/or3.png "OR3")

### <a name="or4"></a>1-bit OR4
[Schematic](1-bit%20OR4.sch)  
![OR4](images/or4.png "OR4")

### <a name="or5"></a>1-bit OR5
[Schematic](1-bit%20OR5.sch)  
![OR5](images/or5.png "OR5")

### <a name="or6"></a>1-bit OR6
[Schematic](1-bit%20OR6.sch)  
![OR6](images/or6.png "OR6")

### <a name="or7"></a>1-bit OR7
[Schematic](1-bit%20OR7.sch)  
![OR7](images/or7.png "OR7")

### <a name="or8"></a>1-bit OR8
[Schematic](1-bit%20OR8.sch)  
![OR8](images/or8.png "OR8")
