// Seed: 1470695329
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_17;
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_18;
  assign module_1.type_7 = 0;
  wire id_19;
endmodule
module module_1;
  tri id_1;
  assign id_1 = 1;
  reg id_2;
  assign id_2 = id_2;
  assign id_2 = 1;
  reg id_3;
  assign id_3 = 1 ? id_2++ : 1 | 1 ? id_3 : 1 ? 1 : id_2;
  id_4 :
  assert property (@(1) !1)
  else begin : LABEL_0
    assign id_1 = 1;
    id_2 <= id_2;
  end
  assign id_4 = 1;
  tri id_5 = 1'd0;
  assign id_3 = 1;
  final $display(~id_3, "");
  assign id_3 = 1;
  id_6(
      id_1, 1
  );
  module_0 modCall_1 (
      id_4,
      id_1,
      id_1,
      id_4,
      id_1,
      id_4,
      id_5,
      id_5,
      id_4,
      id_4,
      id_5,
      id_1,
      id_4,
      id_4,
      id_4,
      id_5,
      id_1
  );
endmodule
