Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed Oct 10 15:35:47 2018
| Host         : PC-WSD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file MainSystem_timing_summary_routed.rpt -rpx MainSystem_timing_summary_routed.rpx
| Design       : MainSystem
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 15 register/latch pins with no clock driven by root clock pin: flag1_reg/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: flag2_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.289      -40.506                     55                  240        0.118        0.000                      0                  240        4.500        0.000                       0                   160  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.289      -40.506                     55                  240        0.118        0.000                      0                  240        4.500        0.000                       0                   160  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           55  Failing Endpoints,  Worst Slack       -1.289ns,  Total Violation      -40.506ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.289ns  (required time - arrival time)
  Source:                 now_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.166ns  (logic 1.203ns (19.510%)  route 4.963ns (80.490%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.688ns = ( 14.688 - 10.000 ) 
    Source Clock Delay      (SCD):    5.059ns = ( 10.059 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.780     8.262    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.358 f  CLK_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.701    10.059    CLK_IBUF_BUFG
    SLICE_X4Y134         FDRE                                         r  now_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y134         FDRE (Prop_fdre_C_Q)         0.459    10.518 f  now_reg[0]/Q
                         net (fo=152, routed)         1.207    11.725    now_reg_n_0_[0]
    SLICE_X11Y131        LUT3 (Prop_lut3_I1_O)        0.124    11.849 r  led[0][1]_i_3/O
                         net (fo=3, routed)           0.972    12.822    led[0][1]_i_3_n_0
    SLICE_X11Y123        LUT6 (Prop_lut6_I2_O)        0.124    12.946 r  sec[24]_i_31/O
                         net (fo=7, routed)           0.736    13.682    sec[24]_i_31_n_0
    SLICE_X9Y132         LUT5 (Prop_lut5_I4_O)        0.124    13.806 r  sec[9]_i_17/O
                         net (fo=1, routed)           0.877    14.682    sec[9]_i_17_n_0
    SLICE_X8Y137         LUT6 (Prop_lut6_I0_O)        0.124    14.806 r  sec[9]_i_12/O
                         net (fo=1, routed)           0.764    15.570    sec[9]_i_12_n_0
    SLICE_X9Y136         LUT6 (Prop_lut6_I5_O)        0.124    15.694 r  sec[9]_i_5/O
                         net (fo=1, routed)           0.407    16.101    sec[9]_i_5_n_0
    SLICE_X9Y136         LUT6 (Prop_lut6_I4_O)        0.124    16.225 r  sec[9]_i_1/O
                         net (fo=1, routed)           0.000    16.225    sec[9]_i_1_n_0
    SLICE_X9Y136         FDRE                                         r  sec_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLK_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.503    14.688    CLK_IBUF_BUFG
    SLICE_X9Y136         FDRE                                         r  sec_reg[9]/C
                         clock pessimism              0.252    14.940    
                         clock uncertainty           -0.035    14.905    
    SLICE_X9Y136         FDRE (Setup_fdre_C_D)        0.031    14.936    sec_reg[9]
  -------------------------------------------------------------------
                         required time                         14.936    
                         arrival time                         -16.225    
  -------------------------------------------------------------------
                         slack                                 -1.289    

Slack (VIOLATED) :        -1.226ns  (required time - arrival time)
  Source:                 now_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.106ns  (logic 1.503ns (24.617%)  route 4.603ns (75.383%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.691ns = ( 14.691 - 10.000 ) 
    Source Clock Delay      (SCD):    5.059ns = ( 10.059 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.780     8.262    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.358 f  CLK_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.701    10.059    CLK_IBUF_BUFG
    SLICE_X4Y134         FDRE                                         r  now_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y134         FDRE (Prop_fdre_C_Q)         0.459    10.518 r  now_reg[2]/Q
                         net (fo=145, routed)         1.558    12.076    now_reg_n_0_[2]
    SLICE_X9Y119         LUT4 (Prop_lut4_I3_O)        0.150    12.226 r  t_count[5]_i_11/O
                         net (fo=7, routed)           0.617    12.844    t_count[5]_i_11_n_0
    SLICE_X12Y119        LUT5 (Prop_lut5_I0_O)        0.326    13.170 r  sec[24]_i_19/O
                         net (fo=7, routed)           1.134    14.303    sec[24]_i_19_n_0
    SLICE_X12Y136        LUT4 (Prop_lut4_I3_O)        0.116    14.419 r  sec[8]_i_8/O
                         net (fo=1, routed)           0.713    15.132    sec[8]_i_8_n_0
    SLICE_X10Y139        LUT6 (Prop_lut6_I2_O)        0.328    15.460 r  sec[8]_i_4/O
                         net (fo=1, routed)           0.581    16.041    sec[8]_i_4_n_0
    SLICE_X9Y139         LUT6 (Prop_lut6_I3_O)        0.124    16.165 r  sec[8]_i_1/O
                         net (fo=1, routed)           0.000    16.165    sec[8]_i_1_n_0
    SLICE_X9Y139         FDRE                                         r  sec_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLK_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.506    14.691    CLK_IBUF_BUFG
    SLICE_X9Y139         FDRE                                         r  sec_reg[8]/C
                         clock pessimism              0.252    14.943    
                         clock uncertainty           -0.035    14.908    
    SLICE_X9Y139         FDRE (Setup_fdre_C_D)        0.031    14.939    sec_reg[8]
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                         -16.165    
  -------------------------------------------------------------------
                         slack                                 -1.226    

Slack (VIOLATED) :        -1.223ns  (required time - arrival time)
  Source:                 now_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.153ns  (logic 1.451ns (23.581%)  route 4.702ns (76.419%))
  Logic Levels:           8  (LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.692ns = ( 14.692 - 10.000 ) 
    Source Clock Delay      (SCD):    5.059ns = ( 10.059 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.780     8.262    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.358 f  CLK_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.701    10.059    CLK_IBUF_BUFG
    SLICE_X4Y134         FDRE                                         r  now_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y134         FDRE (Prop_fdre_C_Q)         0.459    10.518 r  now_reg[3]/Q
                         net (fo=69, routed)          0.708    11.226    now_reg_n_0_[3]
    SLICE_X4Y135         LUT4 (Prop_lut4_I3_O)        0.124    11.350 r  sec[30]_i_18/O
                         net (fo=18, routed)          0.403    11.753    sec[30]_i_18_n_0
    SLICE_X5Y135         LUT5 (Prop_lut5_I0_O)        0.124    11.877 r  sec[24]_i_28/O
                         net (fo=3, routed)           0.596    12.473    sec[24]_i_28_n_0
    SLICE_X5Y134         LUT6 (Prop_lut6_I1_O)        0.124    12.597 r  sec[30]_i_21/O
                         net (fo=1, routed)           0.445    13.042    sec[30]_i_21_n_0
    SLICE_X3Y134         LUT6 (Prop_lut6_I0_O)        0.124    13.166 r  sec[30]_i_14/O
                         net (fo=80, routed)          0.975    14.141    sec[30]_i_14_n_0
    SLICE_X7Y141         LUT4 (Prop_lut4_I3_O)        0.124    14.265 r  sec[18]_i_6/O
                         net (fo=3, routed)           0.446    14.711    sec[18]_i_6_n_0
    SLICE_X7Y141         LUT5 (Prop_lut5_I4_O)        0.124    14.835 r  sec[18]_i_8/O
                         net (fo=3, routed)           0.540    15.375    sec[18]_i_8_n_0
    SLICE_X9Y141         LUT6 (Prop_lut6_I4_O)        0.124    15.499 r  sec[18]_i_2/O
                         net (fo=1, routed)           0.590    16.089    sec[18]_i_2_n_0
    SLICE_X8Y142         LUT6 (Prop_lut6_I0_O)        0.124    16.213 r  sec[18]_i_1/O
                         net (fo=1, routed)           0.000    16.213    sec[18]_i_1_n_0
    SLICE_X8Y142         FDRE                                         r  sec_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLK_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.507    14.692    CLK_IBUF_BUFG
    SLICE_X8Y142         FDRE                                         r  sec_reg[18]/C
                         clock pessimism              0.252    14.944    
                         clock uncertainty           -0.035    14.909    
    SLICE_X8Y142         FDRE (Setup_fdre_C_D)        0.081    14.990    sec_reg[18]
  -------------------------------------------------------------------
                         required time                         14.990    
                         arrival time                         -16.213    
  -------------------------------------------------------------------
                         slack                                 -1.223    

Slack (VIOLATED) :        -1.219ns  (required time - arrival time)
  Source:                 now_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.099ns  (logic 1.451ns (23.789%)  route 4.648ns (76.210%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 14.694 - 10.000 ) 
    Source Clock Delay      (SCD):    5.059ns = ( 10.059 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.780     8.262    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.358 f  CLK_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.701    10.059    CLK_IBUF_BUFG
    SLICE_X4Y134         FDRE                                         r  now_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y134         FDRE (Prop_fdre_C_Q)         0.459    10.518 r  now_reg[3]/Q
                         net (fo=69, routed)          0.708    11.226    now_reg_n_0_[3]
    SLICE_X4Y135         LUT4 (Prop_lut4_I3_O)        0.124    11.350 r  sec[30]_i_18/O
                         net (fo=18, routed)          0.403    11.753    sec[30]_i_18_n_0
    SLICE_X5Y135         LUT5 (Prop_lut5_I0_O)        0.124    11.877 r  sec[24]_i_28/O
                         net (fo=3, routed)           0.596    12.473    sec[24]_i_28_n_0
    SLICE_X5Y134         LUT6 (Prop_lut6_I1_O)        0.124    12.597 r  sec[30]_i_21/O
                         net (fo=1, routed)           0.445    13.042    sec[30]_i_21_n_0
    SLICE_X3Y134         LUT6 (Prop_lut6_I0_O)        0.124    13.166 r  sec[30]_i_14/O
                         net (fo=80, routed)          0.930    14.096    sec[30]_i_14_n_0
    SLICE_X9Y138         LUT2 (Prop_lut2_I0_O)        0.124    14.220 r  sec[19]_i_19/O
                         net (fo=4, routed)           0.473    14.693    sec[19]_i_19_n_0
    SLICE_X11Y139        LUT6 (Prop_lut6_I2_O)        0.124    14.817 r  sec[19]_i_8/O
                         net (fo=3, routed)           0.661    15.478    sec[19]_i_8_n_0
    SLICE_X11Y139        LUT6 (Prop_lut6_I3_O)        0.124    15.602 r  sec[19]_i_2/O
                         net (fo=1, routed)           0.433    16.035    sec[19]_i_2_n_0
    SLICE_X11Y139        LUT6 (Prop_lut6_I0_O)        0.124    16.159 r  sec[19]_i_1/O
                         net (fo=1, routed)           0.000    16.159    sec[19]_i_1_n_0
    SLICE_X11Y139        FDRE                                         r  sec_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLK_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.509    14.694    CLK_IBUF_BUFG
    SLICE_X11Y139        FDRE                                         r  sec_reg[19]/C
                         clock pessimism              0.252    14.946    
                         clock uncertainty           -0.035    14.911    
    SLICE_X11Y139        FDRE (Setup_fdre_C_D)        0.029    14.940    sec_reg[19]
  -------------------------------------------------------------------
                         required time                         14.940    
                         arrival time                         -16.159    
  -------------------------------------------------------------------
                         slack                                 -1.219    

Slack (VIOLATED) :        -1.187ns  (required time - arrival time)
  Source:                 now_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.108ns  (logic 1.307ns (21.397%)  route 4.801ns (78.603%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.687ns = ( 14.687 - 10.000 ) 
    Source Clock Delay      (SCD):    5.059ns = ( 10.059 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.780     8.262    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.358 f  CLK_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.701    10.059    CLK_IBUF_BUFG
    SLICE_X4Y134         FDRE                                         r  now_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y134         FDRE (Prop_fdre_C_Q)         0.459    10.518 r  now_reg[0]/Q
                         net (fo=152, routed)         1.280    11.798    now_reg_n_0_[0]
    SLICE_X6Y121         LUT4 (Prop_lut4_I2_O)        0.148    11.946 r  next[3]_i_12/O
                         net (fo=10, routed)          1.310    13.256    next[3]_i_12_n_0
    SLICE_X13Y134        LUT4 (Prop_lut4_I3_O)        0.328    13.584 r  sec[0]_i_17/O
                         net (fo=8, routed)           0.884    14.469    sec[0]_i_17_n_0
    SLICE_X6Y134         LUT6 (Prop_lut6_I5_O)        0.124    14.593 r  sec[24]_i_15/O
                         net (fo=1, routed)           0.831    15.423    sec[24]_i_15_n_0
    SLICE_X8Y134         LUT6 (Prop_lut6_I1_O)        0.124    15.547 r  sec[24]_i_6/O
                         net (fo=1, routed)           0.496    16.044    sec[24]_i_6_n_0
    SLICE_X8Y134         LUT6 (Prop_lut6_I5_O)        0.124    16.168 r  sec[24]_i_1/O
                         net (fo=1, routed)           0.000    16.168    sec[24]_i_1_n_0
    SLICE_X8Y134         FDRE                                         r  sec_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLK_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.502    14.687    CLK_IBUF_BUFG
    SLICE_X8Y134         FDRE                                         r  sec_reg[24]/C
                         clock pessimism              0.252    14.939    
                         clock uncertainty           -0.035    14.904    
    SLICE_X8Y134         FDRE (Setup_fdre_C_D)        0.077    14.981    sec_reg[24]
  -------------------------------------------------------------------
                         required time                         14.981    
                         arrival time                         -16.168    
  -------------------------------------------------------------------
                         slack                                 -1.187    

Slack (VIOLATED) :        -1.186ns  (required time - arrival time)
  Source:                 now_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.066ns  (logic 1.451ns (23.920%)  route 4.615ns (76.080%))
  Logic Levels:           8  (LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.691ns = ( 14.691 - 10.000 ) 
    Source Clock Delay      (SCD):    5.059ns = ( 10.059 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.780     8.262    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.358 f  CLK_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.701    10.059    CLK_IBUF_BUFG
    SLICE_X4Y134         FDRE                                         r  now_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y134         FDRE (Prop_fdre_C_Q)         0.459    10.518 r  now_reg[3]/Q
                         net (fo=69, routed)          0.708    11.226    now_reg_n_0_[3]
    SLICE_X4Y135         LUT4 (Prop_lut4_I3_O)        0.124    11.350 r  sec[30]_i_18/O
                         net (fo=18, routed)          0.403    11.753    sec[30]_i_18_n_0
    SLICE_X5Y135         LUT5 (Prop_lut5_I0_O)        0.124    11.877 r  sec[24]_i_28/O
                         net (fo=3, routed)           0.596    12.473    sec[24]_i_28_n_0
    SLICE_X5Y134         LUT6 (Prop_lut6_I1_O)        0.124    12.597 r  sec[30]_i_21/O
                         net (fo=1, routed)           0.445    13.042    sec[30]_i_21_n_0
    SLICE_X3Y134         LUT6 (Prop_lut6_I0_O)        0.124    13.166 r  sec[30]_i_14/O
                         net (fo=80, routed)          0.988    14.154    sec[30]_i_14_n_0
    SLICE_X8Y139         LUT4 (Prop_lut4_I3_O)        0.124    14.278 r  sec[3]_i_6/O
                         net (fo=3, routed)           0.320    14.598    sec[3]_i_6_n_0
    SLICE_X9Y139         LUT5 (Prop_lut5_I4_O)        0.124    14.722 r  sec[3]_i_8/O
                         net (fo=3, routed)           0.516    15.238    sec[3]_i_8_n_0
    SLICE_X8Y141         LUT6 (Prop_lut6_I1_O)        0.124    15.362 r  sec[3]_i_5/O
                         net (fo=1, routed)           0.639    16.001    sec[3]_i_5_n_0
    SLICE_X9Y140         LUT6 (Prop_lut6_I5_O)        0.124    16.125 r  sec[3]_i_1/O
                         net (fo=1, routed)           0.000    16.125    sec[3]_i_1_n_0
    SLICE_X9Y140         FDRE                                         r  sec_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLK_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.506    14.691    CLK_IBUF_BUFG
    SLICE_X9Y140         FDRE                                         r  sec_reg[3]/C
                         clock pessimism              0.252    14.943    
                         clock uncertainty           -0.035    14.908    
    SLICE_X9Y140         FDRE (Setup_fdre_C_D)        0.031    14.939    sec_reg[3]
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                         -16.125    
  -------------------------------------------------------------------
                         slack                                 -1.186    

Slack (VIOLATED) :        -1.176ns  (required time - arrival time)
  Source:                 now_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.150ns  (logic 1.451ns (23.593%)  route 4.699ns (76.407%))
  Logic Levels:           8  (LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.059ns = ( 10.059 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.780     8.262    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.358 f  CLK_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.701    10.059    CLK_IBUF_BUFG
    SLICE_X4Y134         FDRE                                         r  now_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y134         FDRE (Prop_fdre_C_Q)         0.459    10.518 r  now_reg[3]/Q
                         net (fo=69, routed)          0.708    11.226    now_reg_n_0_[3]
    SLICE_X4Y135         LUT4 (Prop_lut4_I3_O)        0.124    11.350 r  sec[30]_i_18/O
                         net (fo=18, routed)          0.403    11.753    sec[30]_i_18_n_0
    SLICE_X5Y135         LUT5 (Prop_lut5_I0_O)        0.124    11.877 r  sec[24]_i_28/O
                         net (fo=3, routed)           0.596    12.473    sec[24]_i_28_n_0
    SLICE_X5Y134         LUT6 (Prop_lut6_I1_O)        0.124    12.597 r  sec[30]_i_21/O
                         net (fo=1, routed)           0.445    13.042    sec[30]_i_21_n_0
    SLICE_X3Y134         LUT6 (Prop_lut6_I0_O)        0.124    13.166 r  sec[30]_i_14/O
                         net (fo=80, routed)          0.933    14.098    sec[30]_i_14_n_0
    SLICE_X5Y140         LUT4 (Prop_lut4_I3_O)        0.124    14.222 r  sec[26]_i_6/O
                         net (fo=3, routed)           0.568    14.790    sec[26]_i_6_n_0
    SLICE_X4Y141         LUT5 (Prop_lut5_I4_O)        0.124    14.914 r  sec[26]_i_8/O
                         net (fo=3, routed)           0.604    15.518    sec[26]_i_8_n_0
    SLICE_X4Y141         LUT6 (Prop_lut6_I4_O)        0.124    15.642 r  sec[26]_i_2/O
                         net (fo=1, routed)           0.444    16.086    sec[26]_i_2_n_0
    SLICE_X4Y141         LUT6 (Prop_lut6_I0_O)        0.124    16.210 r  sec[26]_i_1/O
                         net (fo=1, routed)           0.000    16.210    sec[26]_i_1_n_0
    SLICE_X4Y141         FDRE                                         r  sec_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLK_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.586    14.771    CLK_IBUF_BUFG
    SLICE_X4Y141         FDRE                                         r  sec_reg[26]/C
                         clock pessimism              0.269    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X4Y141         FDRE (Setup_fdre_C_D)        0.029    15.034    sec_reg[26]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -16.210    
  -------------------------------------------------------------------
                         slack                                 -1.176    

Slack (VIOLATED) :        -1.145ns  (required time - arrival time)
  Source:                 now_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.022ns  (logic 1.451ns (24.095%)  route 4.571ns (75.905%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns = ( 14.690 - 10.000 ) 
    Source Clock Delay      (SCD):    5.059ns = ( 10.059 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.780     8.262    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.358 f  CLK_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.701    10.059    CLK_IBUF_BUFG
    SLICE_X4Y134         FDRE                                         r  now_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y134         FDRE (Prop_fdre_C_Q)         0.459    10.518 r  now_reg[3]/Q
                         net (fo=69, routed)          0.708    11.226    now_reg_n_0_[3]
    SLICE_X4Y135         LUT4 (Prop_lut4_I3_O)        0.124    11.350 r  sec[30]_i_18/O
                         net (fo=18, routed)          0.403    11.753    sec[30]_i_18_n_0
    SLICE_X5Y135         LUT5 (Prop_lut5_I0_O)        0.124    11.877 r  sec[24]_i_28/O
                         net (fo=3, routed)           0.596    12.473    sec[24]_i_28_n_0
    SLICE_X5Y134         LUT6 (Prop_lut6_I1_O)        0.124    12.597 r  sec[30]_i_21/O
                         net (fo=1, routed)           0.445    13.042    sec[30]_i_21_n_0
    SLICE_X3Y134         LUT6 (Prop_lut6_I0_O)        0.124    13.166 r  sec[30]_i_14/O
                         net (fo=80, routed)          0.929    14.095    sec[30]_i_14_n_0
    SLICE_X9Y138         LUT2 (Prop_lut2_I0_O)        0.124    14.219 r  sec[7]_i_15/O
                         net (fo=4, routed)           0.553    14.772    sec[7]_i_15_n_0
    SLICE_X8Y138         LUT6 (Prop_lut6_I2_O)        0.124    14.896 r  sec[7]_i_8/O
                         net (fo=3, routed)           0.504    15.400    sec[7]_i_8_n_0
    SLICE_X9Y138         LUT6 (Prop_lut6_I3_O)        0.124    15.524 r  sec[7]_i_2/O
                         net (fo=1, routed)           0.433    15.957    sec[7]_i_2_n_0
    SLICE_X9Y138         LUT6 (Prop_lut6_I0_O)        0.124    16.081 r  sec[7]_i_1/O
                         net (fo=1, routed)           0.000    16.081    sec[7]_i_1_n_0
    SLICE_X9Y138         FDRE                                         r  sec_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLK_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.505    14.690    CLK_IBUF_BUFG
    SLICE_X9Y138         FDRE                                         r  sec_reg[7]/C
                         clock pessimism              0.252    14.942    
                         clock uncertainty           -0.035    14.907    
    SLICE_X9Y138         FDRE (Setup_fdre_C_D)        0.029    14.936    sec_reg[7]
  -------------------------------------------------------------------
                         required time                         14.936    
                         arrival time                         -16.081    
  -------------------------------------------------------------------
                         slack                                 -1.145    

Slack (VIOLATED) :        -1.145ns  (required time - arrival time)
  Source:                 now_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.072ns  (logic 1.451ns (23.897%)  route 4.621ns (76.103%))
  Logic Levels:           8  (LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.692ns = ( 14.692 - 10.000 ) 
    Source Clock Delay      (SCD):    5.059ns = ( 10.059 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.780     8.262    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.358 f  CLK_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.701    10.059    CLK_IBUF_BUFG
    SLICE_X4Y134         FDRE                                         r  now_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y134         FDRE (Prop_fdre_C_Q)         0.459    10.518 r  now_reg[3]/Q
                         net (fo=69, routed)          0.708    11.226    now_reg_n_0_[3]
    SLICE_X4Y135         LUT4 (Prop_lut4_I3_O)        0.124    11.350 r  sec[30]_i_18/O
                         net (fo=18, routed)          0.403    11.753    sec[30]_i_18_n_0
    SLICE_X5Y135         LUT5 (Prop_lut5_I0_O)        0.124    11.877 r  sec[24]_i_28/O
                         net (fo=3, routed)           0.596    12.473    sec[24]_i_28_n_0
    SLICE_X5Y134         LUT6 (Prop_lut6_I1_O)        0.124    12.597 r  sec[30]_i_21/O
                         net (fo=1, routed)           0.445    13.042    sec[30]_i_21_n_0
    SLICE_X3Y134         LUT6 (Prop_lut6_I0_O)        0.124    13.166 r  sec[30]_i_14/O
                         net (fo=80, routed)          1.004    14.170    sec[30]_i_14_n_0
    SLICE_X8Y141         LUT4 (Prop_lut4_I3_O)        0.124    14.294 r  sec[29]_i_6/O
                         net (fo=3, routed)           0.482    14.776    sec[29]_i_6_n_0
    SLICE_X9Y140         LUT5 (Prop_lut5_I4_O)        0.124    14.900 r  sec[29]_i_8/O
                         net (fo=3, routed)           0.321    15.221    sec[29]_i_8_n_0
    SLICE_X8Y142         LUT6 (Prop_lut6_I1_O)        0.124    15.345 r  sec[29]_i_4/O
                         net (fo=1, routed)           0.662    16.007    sec[29]_i_4_n_0
    SLICE_X8Y141         LUT6 (Prop_lut6_I2_O)        0.124    16.131 r  sec[29]_i_1/O
                         net (fo=1, routed)           0.000    16.131    sec[29]_i_1_n_0
    SLICE_X8Y141         FDRE                                         r  sec_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLK_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.507    14.692    CLK_IBUF_BUFG
    SLICE_X8Y141         FDRE                                         r  sec_reg[29]/C
                         clock pessimism              0.252    14.944    
                         clock uncertainty           -0.035    14.909    
    SLICE_X8Y141         FDRE (Setup_fdre_C_D)        0.077    14.986    sec_reg[29]
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                         -16.131    
  -------------------------------------------------------------------
                         slack                                 -1.145    

Slack (VIOLATED) :        -1.126ns  (required time - arrival time)
  Source:                 now_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sec_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        6.053ns  (logic 1.451ns (23.970%)  route 4.602ns (76.030%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.691ns = ( 14.691 - 10.000 ) 
    Source Clock Delay      (SCD):    5.059ns = ( 10.059 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.780     8.262    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.358 f  CLK_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.701    10.059    CLK_IBUF_BUFG
    SLICE_X4Y134         FDRE                                         r  now_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y134         FDRE (Prop_fdre_C_Q)         0.459    10.518 r  now_reg[3]/Q
                         net (fo=69, routed)          0.708    11.226    now_reg_n_0_[3]
    SLICE_X4Y135         LUT4 (Prop_lut4_I3_O)        0.124    11.350 r  sec[30]_i_18/O
                         net (fo=18, routed)          0.403    11.753    sec[30]_i_18_n_0
    SLICE_X5Y135         LUT5 (Prop_lut5_I0_O)        0.124    11.877 r  sec[24]_i_28/O
                         net (fo=3, routed)           0.596    12.473    sec[24]_i_28_n_0
    SLICE_X5Y134         LUT6 (Prop_lut6_I1_O)        0.124    12.597 r  sec[30]_i_21/O
                         net (fo=1, routed)           0.445    13.042    sec[30]_i_21_n_0
    SLICE_X3Y134         LUT6 (Prop_lut6_I0_O)        0.124    13.166 r  sec[30]_i_14/O
                         net (fo=80, routed)          0.852    14.018    sec[30]_i_14_n_0
    SLICE_X9Y134         LUT2 (Prop_lut2_I0_O)        0.124    14.142 r  sec[16]_i_16/O
                         net (fo=2, routed)           0.415    14.557    sec[16]_i_16_n_0
    SLICE_X9Y135         LUT6 (Prop_lut6_I4_O)        0.124    14.681 r  sec[16]_i_13/O
                         net (fo=1, routed)           0.594    15.275    sec[16]_i_13_n_0
    SLICE_X10Y135        LUT6 (Prop_lut6_I1_O)        0.124    15.399 r  sec[16]_i_6/O
                         net (fo=1, routed)           0.590    15.989    sec[16]_i_6_n_0
    SLICE_X10Y136        LUT6 (Prop_lut6_I5_O)        0.124    16.113 r  sec[16]_i_1/O
                         net (fo=1, routed)           0.000    16.113    sec[16]_i_1_n_0
    SLICE_X10Y136        FDRE                                         r  sec_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  CLK_IBUF_BUFG_inst/O
                         net (fo=159, routed)         1.506    14.691    CLK_IBUF_BUFG
    SLICE_X10Y136        FDRE                                         r  sec_reg[16]/C
                         clock pessimism              0.252    14.943    
                         clock uncertainty           -0.035    14.908    
    SLICE_X10Y136        FDRE (Setup_fdre_C_D)        0.079    14.987    sec_reg[16]
  -------------------------------------------------------------------
                         required time                         14.987    
                         arrival time                         -16.113    
  -------------------------------------------------------------------
                         slack                                 -1.126    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 led_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.604     1.437    CLK_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  led_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.578 r  led_count_reg[10]/Q
                         net (fo=2, routed)           0.133     1.711    led_count_reg[10]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.871 r  led_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.872    led_count_reg[8]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.926 r  led_count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.926    led_count_reg[12]_i_1_n_7
    SLICE_X4Y100         FDRE                                         r  led_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.868     1.938    CLK_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  led_count_reg[12]/C
                         clock pessimism             -0.235     1.702    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.105     1.807    led_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 led_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.604     1.437    CLK_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  led_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.578 r  led_count_reg[10]/Q
                         net (fo=2, routed)           0.133     1.711    led_count_reg[10]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.871 r  led_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.872    led_count_reg[8]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.937 r  led_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.937    led_count_reg[12]_i_1_n_5
    SLICE_X4Y100         FDRE                                         r  led_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.868     1.938    CLK_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  led_count_reg[14]/C
                         clock pessimism             -0.235     1.702    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.105     1.807    led_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 led_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.604     1.437    CLK_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  led_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.578 r  led_count_reg[10]/Q
                         net (fo=2, routed)           0.133     1.711    led_count_reg[10]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.871 r  led_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.872    led_count_reg[8]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.962 r  led_count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.962    led_count_reg[12]_i_1_n_6
    SLICE_X4Y100         FDRE                                         r  led_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.868     1.938    CLK_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  led_count_reg[13]/C
                         clock pessimism             -0.235     1.702    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.105     1.807    led_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 led_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.604     1.437    CLK_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  led_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.578 r  led_count_reg[10]/Q
                         net (fo=2, routed)           0.133     1.711    led_count_reg[10]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.871 r  led_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.872    led_count_reg[8]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.962 r  led_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.962    led_count_reg[12]_i_1_n_4
    SLICE_X4Y100         FDRE                                         r  led_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.868     1.938    CLK_IBUF_BUFG
    SLICE_X4Y100         FDRE                                         r  led_count_reg[15]/C
                         clock pessimism             -0.235     1.702    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.105     1.807    led_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 led_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.394ns (74.727%)  route 0.133ns (25.273%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.604     1.437    CLK_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  led_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.578 r  led_count_reg[10]/Q
                         net (fo=2, routed)           0.133     1.711    led_count_reg[10]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.871 r  led_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.872    led_count_reg[8]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.911 r  led_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.911    led_count_reg[12]_i_1_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.965 r  led_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.965    led_count_reg[16]_i_1_n_7
    SLICE_X4Y101         FDRE                                         r  led_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.868     1.938    CLK_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  led_count_reg[16]/C
                         clock pessimism             -0.235     1.702    
    SLICE_X4Y101         FDRE (Hold_fdre_C_D)         0.105     1.807    led_count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 led_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.405ns (75.243%)  route 0.133ns (24.757%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.604     1.437    CLK_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  led_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.578 r  led_count_reg[10]/Q
                         net (fo=2, routed)           0.133     1.711    led_count_reg[10]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.871 r  led_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.872    led_count_reg[8]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.911 r  led_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.911    led_count_reg[12]_i_1_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.976 r  led_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.976    led_count_reg[16]_i_1_n_5
    SLICE_X4Y101         FDRE                                         r  led_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.868     1.938    CLK_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  led_count_reg[18]/C
                         clock pessimism             -0.235     1.702    
    SLICE_X4Y101         FDRE (Hold_fdre_C_D)         0.105     1.807    led_count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 led_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.430ns (76.342%)  route 0.133ns (23.658%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.604     1.437    CLK_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  led_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.578 r  led_count_reg[10]/Q
                         net (fo=2, routed)           0.133     1.711    led_count_reg[10]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.871 r  led_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.872    led_count_reg[8]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.911 r  led_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.911    led_count_reg[12]_i_1_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.001 r  led_count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.001    led_count_reg[16]_i_1_n_6
    SLICE_X4Y101         FDRE                                         r  led_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.868     1.938    CLK_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  led_count_reg[17]/C
                         clock pessimism             -0.235     1.702    
    SLICE_X4Y101         FDRE (Hold_fdre_C_D)         0.105     1.807    led_count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 led_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.430ns (76.342%)  route 0.133ns (23.658%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.604     1.437    CLK_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  led_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.578 r  led_count_reg[10]/Q
                         net (fo=2, routed)           0.133     1.711    led_count_reg[10]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.871 r  led_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.872    led_count_reg[8]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.911 r  led_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.911    led_count_reg[12]_i_1_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.001 r  led_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.001    led_count_reg[16]_i_1_n_4
    SLICE_X4Y101         FDRE                                         r  led_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.868     1.938    CLK_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  led_count_reg[19]/C
                         clock pessimism             -0.235     1.702    
    SLICE_X4Y101         FDRE (Hold_fdre_C_D)         0.105     1.807    led_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 led_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.433ns (76.467%)  route 0.133ns (23.533%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.604     1.437    CLK_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  led_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.578 r  led_count_reg[10]/Q
                         net (fo=2, routed)           0.133     1.711    led_count_reg[10]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.871 r  led_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.872    led_count_reg[8]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.911 r  led_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.911    led_count_reg[12]_i_1_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.950 r  led_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.950    led_count_reg[16]_i_1_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.004 r  led_count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.004    led_count_reg[20]_i_1_n_7
    SLICE_X4Y102         FDRE                                         r  led_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.868     1.938    CLK_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  led_count_reg[20]/C
                         clock pessimism             -0.235     1.702    
    SLICE_X4Y102         FDRE (Hold_fdre_C_D)         0.105     1.807    led_count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 led_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.444ns (76.916%)  route 0.133ns (23.084%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  CLK_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.604     1.437    CLK_IBUF_BUFG
    SLICE_X4Y99          FDRE                                         r  led_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.578 r  led_count_reg[10]/Q
                         net (fo=2, routed)           0.133     1.711    led_count_reg[10]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.871 r  led_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.872    led_count_reg[8]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.911 r  led_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.911    led_count_reg[12]_i_1_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.950 r  led_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.950    led_count_reg[16]_i_1_n_0
    SLICE_X4Y102         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.015 r  led_count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.015    led_count_reg[20]_i_1_n_5
    SLICE_X4Y102         FDRE                                         r  led_count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  CLK_IBUF_BUFG_inst/O
                         net (fo=159, routed)         0.868     1.938    CLK_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  led_count_reg[22]/C
                         clock pessimism             -0.235     1.702    
    SLICE_X4Y102         FDRE (Hold_fdre_C_D)         0.105     1.807    led_count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.207    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y119    BUL_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y115    Control_p_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y116    Reset_p_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y119    Reset_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y116    SPL_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y119    SP_p_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y115   WLS_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y114   WLS_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y114   WLS_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y119    BUL_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y116    Reset_p_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y119    Reset_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y119    SP_p_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y120    b_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y120    b_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y120    b_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y119    b_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y119    b_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y119    b_time_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y114   WLS_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y114   WLS_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y121    b_time_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y121    b_time_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y121    b_time_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y121    b_time_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y120    next_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y120    next_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y120    next_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y137    sec_reg[12]/C



