WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2500162 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 21 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5000187 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 42 sec)
Warmup finished CPU 0 instructions: 25000003 cycles: 6250841 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 53 sec)
Warmup complete CPU 0 instructions: 25000003 cycles: 6250841 cumulative IPC: 3.999 (Simulation time: 00 hr 00 min 53 sec)
Heartbeat CPU 0 instructions: 30000003 cycles: 12194103 heartbeat IPC: 1.39 cumulative IPC: 0.8413 (Simulation time: 00 hr 01 min 19 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_68.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000000 cycles: 24625080 heartbeat IPC: 0.8044 cumulative IPC: 0.8164 (Simulation time: 00 hr 02 min 11 sec)
Heartbeat CPU 0 instructions: 50000002 cycles: 37096597 heartbeat IPC: 0.8018 cumulative IPC: 0.8105 (Simulation time: 00 hr 03 min 04 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 49986029 heartbeat IPC: 0.7758 cumulative IPC: 0.8003 (Simulation time: 00 hr 03 min 59 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_68.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000004 cycles: 62266851 heartbeat IPC: 0.8143 cumulative IPC: 0.8033 (Simulation time: 00 hr 04 min 51 sec)
Heartbeat CPU 0 instructions: 80000004 cycles: 74746429 heartbeat IPC: 0.8013 cumulative IPC: 0.803 (Simulation time: 00 hr 05 min 44 sec)
Heartbeat CPU 0 instructions: 90000000 cycles: 87880351 heartbeat IPC: 0.7614 cumulative IPC: 0.7963 (Simulation time: 00 hr 06 min 39 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_68.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000000 cycles: 99858686 heartbeat IPC: 0.8348 cumulative IPC: 0.8012 (Simulation time: 00 hr 07 min 30 sec)
Heartbeat CPU 0 instructions: 110000004 cycles: 112536398 heartbeat IPC: 0.7888 cumulative IPC: 0.7997 (Simulation time: 00 hr 08 min 24 sec)
Heartbeat CPU 0 instructions: 120000003 cycles: 125534408 heartbeat IPC: 0.7693 cumulative IPC: 0.7964 (Simulation time: 00 hr 09 min 18 sec)
*** Reached end of trace: (0, "../traces/public_traces/srv/srv_68.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000003 cycles: 124692082 cumulative IPC: 0.802 (Simulation time: 00 hr 09 min 42 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 124692082 cumulative IPC: 0.802 (Simulation time: 00 hr 09 min 42 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/srv/srv_68.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.802 instructions: 100000003 cycles: 124692082
CPU 0 Branch Prediction Accuracy: 84.53% MPKI: 27.19 Average ROB Occupancy at Mispredict: 18.86
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.575
BRANCH_INDIRECT: 14.8
BRANCH_CONDITIONAL: 9.62
BRANCH_DIRECT_CALL: 1
BRANCH_INDIRECT_CALL: 0.472
BRANCH_RETURN: 0.704

LLC TOTAL        ACCESS:    2084764 HIT:    1877490 MISS:     207274
LLC LOAD         ACCESS:    1542747 HIT:    1404491 MISS:     138256
LLC RFO          ACCESS:      86901 HIT:      61846 MISS:      25055
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     278422 HIT:     278181 MISS:        241
LLC TRANSLATION  ACCESS:     176694 HIT:     132972 MISS:      43722
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 166.6 cycles
cpu0_DTLB TOTAL        ACCESS:   21794494 HIT:   20292790 MISS:    1501704
cpu0_DTLB LOAD         ACCESS:   21794494 HIT:   20292790 MISS:    1501704
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 12.56 cycles
cpu0_ITLB TOTAL        ACCESS:    9098661 HIT:    8349816 MISS:     748845
cpu0_ITLB LOAD         ACCESS:    9098661 HIT:    8349816 MISS:     748845
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 8.458 cycles
cpu0_L1D TOTAL        ACCESS:   26919856 HIT:   24835803 MISS:    2084053
cpu0_L1D LOAD         ACCESS:   16715566 HIT:   15272248 MISS:    1443318
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    9964981 HIT:    9537193 MISS:     427788
cpu0_L1D TRANSLATION  ACCESS:     239309 HIT:      26362 MISS:     212947
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 28.6 cycles
cpu0_L1I TOTAL        ACCESS:   10224350 HIT:    7059388 MISS:    3164962
cpu0_L1I LOAD         ACCESS:   10224350 HIT:    7059388 MISS:    3164962
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 14.5 cycles
cpu0_L2C TOTAL        ACCESS:    4297607 HIT:    2489309 MISS:    1808298
cpu0_L2C LOAD         ACCESS:    3422932 HIT:    1880185 MISS:    1542747
cpu0_L2C RFO          ACCESS:     163838 HIT:      76937 MISS:      86901
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     498825 HIT:     496869 MISS:       1956
cpu0_L2C TRANSLATION  ACCESS:     212012 HIT:      35318 MISS:     176694
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 39.19 cycles
cpu0_STLB TOTAL        ACCESS:    1508484 HIT:    1320879 MISS:     187605
cpu0_STLB LOAD         ACCESS:    1508484 HIT:    1320879 MISS:     187605
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 79.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      44213
  ROW_BUFFER_MISS:     162813
 AVG DBUS CONGESTED CYCLE: 3.913
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      20488
  FULL:      88720
