{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1599207125832 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1599207125832 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 04 16:12:05 2020 " "Processing started: Fri Sep 04 16:12:05 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1599207125832 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1599207125832 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off loopback -c loopback " "Command: quartus_map --read_settings_files=on --write_settings_files=off loopback -c loopback" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1599207125832 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1599207126703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "RTL/top.sv" "" { Text "E:/FPGAcommon/USB-CDC/quartus/loopback/RTL/top.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599207126789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599207126789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "RTL/pll.v" "" { Text "E:/FPGAcommon/USB-CDC/quartus/loopback/RTL/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599207126793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599207126793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgacommon/usb-cdc/src/usb_serial.sv 1 1 " "Found 1 design units, including 1 entities, in source file /fpgacommon/usb-cdc/src/usb_serial.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_serial " "Found entity 1: usb_serial" {  } { { "../../src/usb_serial.sv" "" { Text "E:/FPGAcommon/USB-CDC/src/usb_serial.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599207126797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599207126797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgacommon/usb-cdc/src/usb_pkg.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file /fpgacommon/usb-cdc/src/usb_pkg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 usb_pkg " "Found design unit 1: usb_pkg" {  } { { "../../src/usb_pkg.vhdl" "" { Text "E:/FPGAcommon/USB-CDC/src/usb_pkg.vhdl" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599207127127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599207127127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgacommon/usb-cdc/src/usb_cdc.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /fpgacommon/usb-cdc/src/usb_cdc.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 usb_cdc-usb_cdc_arch " "Found design unit 1: usb_cdc-usb_cdc_arch" {  } { { "../../src/usb_cdc.vhdl" "" { Text "E:/FPGAcommon/USB-CDC/src/usb_cdc.vhdl" 107 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599207127132 ""} { "Info" "ISGN_ENTITY_NAME" "1 usb_cdc " "Found entity 1: usb_cdc" {  } { { "../../src/usb_cdc.vhdl" "" { Text "E:/FPGAcommon/USB-CDC/src/usb_cdc.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599207127132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599207127132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgacommon/usb-cdc/src/usb_init.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /fpgacommon/usb-cdc/src/usb_init.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 usb_init-usb_init_arch " "Found design unit 1: usb_init-usb_init_arch" {  } { { "../../src/usb_init.vhdl" "" { Text "E:/FPGAcommon/USB-CDC/src/usb_init.vhdl" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599207127136 ""} { "Info" "ISGN_ENTITY_NAME" "1 usb_init " "Found entity 1: usb_init" {  } { { "../../src/usb_init.vhdl" "" { Text "E:/FPGAcommon/USB-CDC/src/usb_init.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599207127136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599207127136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgacommon/usb-cdc/src/usb_packet.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /fpgacommon/usb-cdc/src/usb_packet.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 usb_packet-usb_packet_arch " "Found design unit 1: usb_packet-usb_packet_arch" {  } { { "../../src/usb_packet.vhdl" "" { Text "E:/FPGAcommon/USB-CDC/src/usb_packet.vhdl" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599207127140 ""} { "Info" "ISGN_ENTITY_NAME" "1 usb_packet " "Found entity 1: usb_packet" {  } { { "../../src/usb_packet.vhdl" "" { Text "E:/FPGAcommon/USB-CDC/src/usb_packet.vhdl" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599207127140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599207127140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgacommon/usb-cdc/src/usb_transact.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /fpgacommon/usb-cdc/src/usb_transact.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 usb_transact-usb_transact_arch " "Found design unit 1: usb_transact-usb_transact_arch" {  } { { "../../src/usb_transact.vhdl" "" { Text "E:/FPGAcommon/USB-CDC/src/usb_transact.vhdl" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599207127143 ""} { "Info" "ISGN_ENTITY_NAME" "1 usb_transact " "Found entity 1: usb_transact" {  } { { "../../src/usb_transact.vhdl" "" { Text "E:/FPGAcommon/USB-CDC/src/usb_transact.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599207127143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599207127143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgacommon/usb-cdc/src/usb_control.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /fpgacommon/usb-cdc/src/usb_control.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 usb_control-usb_control_arch " "Found design unit 1: usb_control-usb_control_arch" {  } { { "../../src/usb_control.vhdl" "" { Text "E:/FPGAcommon/USB-CDC/src/usb_control.vhdl" 203 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599207127147 ""} { "Info" "ISGN_ENTITY_NAME" "1 usb_control " "Found entity 1: usb_control" {  } { { "../../src/usb_control.vhdl" "" { Text "E:/FPGAcommon/USB-CDC/src/usb_control.vhdl" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1599207127147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1599207127147 ""}
{ "Error" "EVRFX_VERI_INDEX_NON_ARRAY" "LED top.sv(23) " "Verilog HDL error at top.sv(23): can't index object \"LED\" with zero packed or unpacked array dimensions" {  } { { "RTL/top.sv" "" { Text "E:/FPGAcommon/USB-CDC/quartus/loopback/RTL/top.sv" 23 0 0 } }  } 0 10053 "Verilog HDL error at %2!s!: can't index object \"%1!s!\" with zero packed or unpacked array dimensions" 0 0 "Quartus II" 0 -1 1599207127153 ""}
{ "Error" "EVRFX_VERI_OVERLY_INDEXED_ARRAY" "LED top.sv(23) " "Verilog HDL Expression error at top.sv(23): indexed name specifies too many indices for array \"LED\"" {  } { { "RTL/top.sv" "" { Text "E:/FPGAcommon/USB-CDC/quartus/loopback/RTL/top.sv" 23 0 0 } }  } 0 10560 "Verilog HDL Expression error at %2!s!: indexed name specifies too many indices for array \"%1!s!\"" 0 0 "Quartus II" 0 -1 1599207127156 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 0 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "430 " "Peak virtual memory: 430 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1599207127286 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Sep 04 16:12:07 2020 " "Processing ended: Fri Sep 04 16:12:07 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1599207127286 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1599207127286 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1599207127286 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1599207127286 ""}
