// Seed: 3407622157
module module_0 (
    input wor id_0,
    output supply1 id_1,
    output wand id_2,
    output supply1 id_3,
    input tri id_4,
    output tri1 id_5,
    input tri0 id_6,
    input wand id_7,
    output tri id_8,
    input wor id_9,
    input wor id_10,
    input uwire id_11,
    input supply1 id_12,
    input tri id_13,
    input wand id_14
    , id_28,
    input supply0 id_15,
    input wor id_16,
    input tri id_17,
    input wire id_18,
    input wor id_19,
    input wire id_20,
    input tri0 id_21,
    output supply0 id_22,
    input tri id_23,
    output supply1 id_24,
    output tri0 id_25,
    input tri1 id_26
);
  assign module_1.id_14 = 0;
endmodule
module module_1 (
    inout wor id_0,
    input wire id_1,
    output tri0 id_2,
    input tri0 id_3,
    output supply1 id_4,
    input wand id_5,
    input tri1 id_6,
    input tri id_7,
    input tri1 id_8,
    input tri id_9,
    input wand id_10,
    output wand id_11,
    output uwire id_12,
    output tri0 id_13,
    input supply1 id_14,
    output wand id_15,
    input wand id_16,
    input supply0 id_17,
    input wor id_18,
    input uwire id_19,
    input wand id_20,
    output uwire id_21,
    input wand id_22,
    output tri1 id_23
    , id_35,
    input tri0 id_24,
    input supply1 id_25,
    output tri id_26,
    output uwire id_27,
    output tri0 id_28,
    input supply0 id_29,
    input wand id_30,
    output wire id_31,
    input supply0 id_32,
    input uwire id_33
);
  logic id_36;
  module_0 modCall_1 (
      id_8,
      id_23,
      id_0,
      id_12,
      id_20,
      id_27,
      id_33,
      id_33,
      id_11,
      id_32,
      id_16,
      id_0,
      id_22,
      id_5,
      id_22,
      id_30,
      id_10,
      id_6,
      id_22,
      id_6,
      id_33,
      id_6,
      id_21,
      id_6,
      id_27,
      id_0,
      id_10
  );
endmodule
