m255
K3
13
cModel Technology
dD:\modeltech_6.5f\examples
vcontrolunit
!s100 J^d?k7JYh7080Gg69WJgY0
I0iY4Vh8=L_01ejk<9V8W<1
VUZhKalIDF6a@>I2`5kaWX2
Z0 dD:\Document\mips-cpu-pipeline\pipeline
w1437229302
8D:/Document/mips-cpu-pipeline/pipeline/controlunit.v
FD:/Document/mips-cpu-pipeline/pipeline/controlunit.v
L0 3
Z1 OE;L;6.5f;42
r1
!s85 0
31
Z2 !s102 -nocovercells
Z3 o-work work -nocovercells -L mtiAvm -L mtiOvm -L mtiUPF
vDataMem
I:2McfRa?;N[JQl6OEcK4D2
V3NXn2IXJM`I26fSc6@b]33
Z4 dD:\Document\mips-cpu-pipeline\pipeline
w1372056005
8D:/Document/mips-cpu-pipeline/pipeline/DataMem.v
FD:/Document/mips-cpu-pipeline/pipeline/DataMem.v
L0 3
R1
r1
31
R2
R3
n@data@mem
!s100 37;4YcS9eiHG2E`0B97WQ1
!s85 0
vdigitube_scan
IG4@W:?G]UE?mh5iQ]ERoB2
V?86S1@OaYaC6@]K8QDYb@0
R4
w1403761575
8D:/Document/mips-cpu-pipeline/pipeline/digitube_scan.v
FD:/Document/mips-cpu-pipeline/pipeline/digitube_scan.v
L0 5
R1
r1
31
R2
R3
!s100 cSA]O]<h1@NDKHRm7c;OK0
!s85 0
vIFIDreg
IcICLT:;Fkc_I0G8?h[R^Y2
VzWBkB9z_lbEMKjMGEZ37a1
R4
w1437135661
8D:/Document/mips-cpu-pipeline/pipeline/IFIDreg.v
FD:/Document/mips-cpu-pipeline/pipeline/IFIDreg.v
L0 3
R1
r1
31
R2
R3
n@i@f@i@dreg
!s100 `?Ai_PkQb68=Jc8<iI7;L2
!s85 0
vPeripheral
IzKo?1oTlhhbiX<O?S8=7f2
V]3^CWJKc4;Nj;SZBg742@1
R4
w1340879364
8D:/Document/mips-cpu-pipeline/pipeline/Peripheral.v
FD:/Document/mips-cpu-pipeline/pipeline/Peripheral.v
L0 3
R1
r1
31
R2
R3
n@peripheral
!s100 LzJMT_6X6nlD==?VD8beN1
!s85 0
vprogramcounter
IB9GZ_J_R@AW2aOThW41F<2
VKMQCj2=eLJndl`3E6oKoz1
R4
w1437134492
8D:/Document/mips-cpu-pipeline/pipeline/programcounter.v
FD:/Document/mips-cpu-pipeline/pipeline/programcounter.v
L0 3
R1
r1
31
R2
R3
!s100 U7^OndE=:llYlQ_9C6CTQ1
!s85 0
vRegFile
IR@FKmia9IYGD:Yazk1n@B3
VU@f@iZ1cJUm=2UP;DjoI41
R4
w1339662085
8D:/Document/mips-cpu-pipeline/pipeline/regfile.v
FD:/Document/mips-cpu-pipeline/pipeline/regfile.v
L0 3
R1
r1
31
R2
R3
n@reg@file
!s100 6IXFomMl?:CEb1^gCKmfc2
!s85 0
vROM
ImQF@Vg_55;KT21Weo0iZz2
VfD3LVFSESNQQBVkbKMLn31
R4
w1372056198
8D:/Document/mips-cpu-pipeline/pipeline/rom.v
FD:/Document/mips-cpu-pipeline/pipeline/rom.v
L0 3
R1
r1
31
R2
R3
n@r@o@m
!s100 W8>lQI<e6ARiz@GHkTK6^3
!s85 0
