FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0-only
/*
 * Copyright (c) 2014 MediaTek Inc.
 * Author: Shunli Wang <shunli.wang@mediatek.com>
 */

#include <linux/clk-provider.h>
#include <linux/platform_device.h>

#include "clk-mtk.h"
#include "clk-gate.h"

#include <dt-bindings/clock/mt2701-clk.h>

static const struct mtk_gate_regs vdec0_cg_regs = {
	.set_ofs = 0x0000,
	.clr_ofs = 0x0004,
	.sta_ofs = 0x0000,
};

static const struct mtk_gate_regs vdec1_cg_regs = {
	.set_ofs = 0x0008,
	.clr_ofs = 0x000c,
/* bench 9225.3.0 f1107726f8c4 */
/* bench 9225.3.1 b1cd5830342e */
/* bench 9225.3.2 bebf7d59ebde */
/* bench 9225.3.3 c9353a64ee82 */
/* bench 9225.3.4 06e268dea92c */
/* bench 9225.3.5 07c0426a1533 */
/* bench 9225.3.6 2e0eee647c61 */
/* bench 9225.3.7 1e2e91550b42 */
};

#define GATE_VDEC0(_id, _name, _parent, _shift) {	\
		.id = _id,				\
		.name = _name,				\
		.parent_name = _parent,			\
		.regs = &vdec0_cg_regs,			\
		.shift = _shift,			\
		.ops = &mtk_clk_gate_ops_setclr_inv,	\
	}

#define GATE_VDEC1(_id, _name, _parent, _shift) {	\
		.id = _id,				\
		.name = _name,				\
		.parent_name = _parent,			\
		.regs = &vdec1_cg_regs,			\
		.shift = _shift,			\
		.ops = &mtk_clk_gate_ops_setclr_inv,	\
	}

static const struct mtk_gate vdec_clks[] = {
	GATE_VDEC0(CLK_VDEC_CKGEN, "vdec_cken", "vdec_sel", 0),
	GATE_VDEC1(CLK_VDEC_LARB, "vdec_larb_cken", "mm_sel", 0),
};

static const struct of_device_id of_match_clk_mt2701_vdec[] = {
	{ .compatible = "mediatek,mt2701-vdecsys", },
	{}
};

static int clk_mt2701_vdec_probe(struct platform_device *pdev)
{
	struct clk_onecell_data *clk_data;
	int r;
/* bench 1396.1.0 233f754c696c */
/* bench 1396.1.1 c9301dafa393 */
/* bench 1396.1.2 772748de29b3 */
/* bench 1396.1.3 0168413501ac */
/* bench 1396.1.4 54f77ecdf859 */
/* bench 1396.1.5 0b02b0b2f088 */
/* bench 1396.1.6 2d93c49ac6dc */
/* bench 1396.1.7 d075f9ce84da */
/* bench 1396.1.8 a675264ffcd9 */
/* bench 1396.1.9 27bd86fa932f */
/* bench 1396.1.10 6a13ba1f5828 */
/* bench 1396.1.11 87fbc1c9ef81 */

	clk_data = mtk_alloc_clk_data(CLK_VDEC_NR);

	mtk_clk_register_gates(node, vdec_clks, ARRAY_SIZE(vdec_clks),
						clk_data);

	r = of_clk_add_provider(node, of_clk_src_onecell_get, clk_data);
	if (r)
		dev_err(&pdev->dev,
			"could not register clock provider: %s: %d\n",
			pdev->name, r);

	return r;
/* bench 24510.3.0 a418dd4e9d70 */
/* bench 24510.3.1 4739a10adf1e */
/* bench 24510.3.2 8de7d6c0cf21 */
/* bench 24510.3.3 f5f070eb2b51 */
/* bench 24510.3.4 8be20ac3bb6f */
/* bench 24510.3.5 16c5debf93f4 */
/* bench 24510.3.6 1ac29c13406b */
/* bench 24510.3.7 1c4cb9359e4e */
/* bench 24510.3.8 3b23ce980cd7 */
/* bench 24510.3.9 cbfcdc991e8e */
static struct platform_driver clk_mt2701_vdec_drv = {
	.probe = clk_mt2701_vdec_probe,
	.driver = {
		.name = "clk-mt2701-vdec",
		.of_match_table = of_match_clk_mt2701_vdec,
	},
};

builtin_platform_driver(clk_mt2701_vdec_drv);
