
stm32_h7_canbase_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008adc  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000454  08008d80  08008d80  00009d80  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080091d4  080091d4  0000b1d8  2**0
                  CONTENTS
  4 .ARM          00000008  080091d4  080091d4  0000a1d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080091dc  080091dc  0000b1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080091dc  080091dc  0000a1dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080091e0  080091e0  0000a1e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  24000000  080091e4  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002f0  240001d8  080093bc  0000b1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  240004c8  080093bc  0000b4c8  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000b1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001496d  00000000  00000000  0000b206  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002504  00000000  00000000  0001fb73  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f38  00000000  00000000  00022078  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000bb0  00000000  00000000  00022fb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003b17f  00000000  00000000  00023b60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012fad  00000000  00000000  0005ecdf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00184d75  00000000  00000000  00071c8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001f6a01  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004eb4  00000000  00000000  001f6a44  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000071  00000000  00000000  001fb8f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	240001d8 	.word	0x240001d8
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08008d64 	.word	0x08008d64

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	240001dc 	.word	0x240001dc
 80002dc:	08008d64 	.word	0x08008d64

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <strlen>:
 8000380:	4603      	mov	r3, r0
 8000382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000386:	2a00      	cmp	r2, #0
 8000388:	d1fb      	bne.n	8000382 <strlen+0x2>
 800038a:	1a18      	subs	r0, r3, r0
 800038c:	3801      	subs	r0, #1
 800038e:	4770      	bx	lr

08000390 <__aeabi_uldivmod>:
 8000390:	b953      	cbnz	r3, 80003a8 <__aeabi_uldivmod+0x18>
 8000392:	b94a      	cbnz	r2, 80003a8 <__aeabi_uldivmod+0x18>
 8000394:	2900      	cmp	r1, #0
 8000396:	bf08      	it	eq
 8000398:	2800      	cmpeq	r0, #0
 800039a:	bf1c      	itt	ne
 800039c:	f04f 31ff 	movne.w	r1, #4294967295
 80003a0:	f04f 30ff 	movne.w	r0, #4294967295
 80003a4:	f000 b988 	b.w	80006b8 <__aeabi_idiv0>
 80003a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003b0:	f000 f806 	bl	80003c0 <__udivmoddi4>
 80003b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003bc:	b004      	add	sp, #16
 80003be:	4770      	bx	lr

080003c0 <__udivmoddi4>:
 80003c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003c4:	9d08      	ldr	r5, [sp, #32]
 80003c6:	468e      	mov	lr, r1
 80003c8:	4604      	mov	r4, r0
 80003ca:	4688      	mov	r8, r1
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d14a      	bne.n	8000466 <__udivmoddi4+0xa6>
 80003d0:	428a      	cmp	r2, r1
 80003d2:	4617      	mov	r7, r2
 80003d4:	d962      	bls.n	800049c <__udivmoddi4+0xdc>
 80003d6:	fab2 f682 	clz	r6, r2
 80003da:	b14e      	cbz	r6, 80003f0 <__udivmoddi4+0x30>
 80003dc:	f1c6 0320 	rsb	r3, r6, #32
 80003e0:	fa01 f806 	lsl.w	r8, r1, r6
 80003e4:	fa20 f303 	lsr.w	r3, r0, r3
 80003e8:	40b7      	lsls	r7, r6
 80003ea:	ea43 0808 	orr.w	r8, r3, r8
 80003ee:	40b4      	lsls	r4, r6
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	fa1f fc87 	uxth.w	ip, r7
 80003f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80003fc:	0c23      	lsrs	r3, r4, #16
 80003fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000402:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000406:	fb01 f20c 	mul.w	r2, r1, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d909      	bls.n	8000422 <__udivmoddi4+0x62>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f101 30ff 	add.w	r0, r1, #4294967295
 8000414:	f080 80ea 	bcs.w	80005ec <__udivmoddi4+0x22c>
 8000418:	429a      	cmp	r2, r3
 800041a:	f240 80e7 	bls.w	80005ec <__udivmoddi4+0x22c>
 800041e:	3902      	subs	r1, #2
 8000420:	443b      	add	r3, r7
 8000422:	1a9a      	subs	r2, r3, r2
 8000424:	b2a3      	uxth	r3, r4
 8000426:	fbb2 f0fe 	udiv	r0, r2, lr
 800042a:	fb0e 2210 	mls	r2, lr, r0, r2
 800042e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000432:	fb00 fc0c 	mul.w	ip, r0, ip
 8000436:	459c      	cmp	ip, r3
 8000438:	d909      	bls.n	800044e <__udivmoddi4+0x8e>
 800043a:	18fb      	adds	r3, r7, r3
 800043c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000440:	f080 80d6 	bcs.w	80005f0 <__udivmoddi4+0x230>
 8000444:	459c      	cmp	ip, r3
 8000446:	f240 80d3 	bls.w	80005f0 <__udivmoddi4+0x230>
 800044a:	443b      	add	r3, r7
 800044c:	3802      	subs	r0, #2
 800044e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000452:	eba3 030c 	sub.w	r3, r3, ip
 8000456:	2100      	movs	r1, #0
 8000458:	b11d      	cbz	r5, 8000462 <__udivmoddi4+0xa2>
 800045a:	40f3      	lsrs	r3, r6
 800045c:	2200      	movs	r2, #0
 800045e:	e9c5 3200 	strd	r3, r2, [r5]
 8000462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000466:	428b      	cmp	r3, r1
 8000468:	d905      	bls.n	8000476 <__udivmoddi4+0xb6>
 800046a:	b10d      	cbz	r5, 8000470 <__udivmoddi4+0xb0>
 800046c:	e9c5 0100 	strd	r0, r1, [r5]
 8000470:	2100      	movs	r1, #0
 8000472:	4608      	mov	r0, r1
 8000474:	e7f5      	b.n	8000462 <__udivmoddi4+0xa2>
 8000476:	fab3 f183 	clz	r1, r3
 800047a:	2900      	cmp	r1, #0
 800047c:	d146      	bne.n	800050c <__udivmoddi4+0x14c>
 800047e:	4573      	cmp	r3, lr
 8000480:	d302      	bcc.n	8000488 <__udivmoddi4+0xc8>
 8000482:	4282      	cmp	r2, r0
 8000484:	f200 8105 	bhi.w	8000692 <__udivmoddi4+0x2d2>
 8000488:	1a84      	subs	r4, r0, r2
 800048a:	eb6e 0203 	sbc.w	r2, lr, r3
 800048e:	2001      	movs	r0, #1
 8000490:	4690      	mov	r8, r2
 8000492:	2d00      	cmp	r5, #0
 8000494:	d0e5      	beq.n	8000462 <__udivmoddi4+0xa2>
 8000496:	e9c5 4800 	strd	r4, r8, [r5]
 800049a:	e7e2      	b.n	8000462 <__udivmoddi4+0xa2>
 800049c:	2a00      	cmp	r2, #0
 800049e:	f000 8090 	beq.w	80005c2 <__udivmoddi4+0x202>
 80004a2:	fab2 f682 	clz	r6, r2
 80004a6:	2e00      	cmp	r6, #0
 80004a8:	f040 80a4 	bne.w	80005f4 <__udivmoddi4+0x234>
 80004ac:	1a8a      	subs	r2, r1, r2
 80004ae:	0c03      	lsrs	r3, r0, #16
 80004b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004b4:	b280      	uxth	r0, r0
 80004b6:	b2bc      	uxth	r4, r7
 80004b8:	2101      	movs	r1, #1
 80004ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80004be:	fb0e 221c 	mls	r2, lr, ip, r2
 80004c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004c6:	fb04 f20c 	mul.w	r2, r4, ip
 80004ca:	429a      	cmp	r2, r3
 80004cc:	d907      	bls.n	80004de <__udivmoddi4+0x11e>
 80004ce:	18fb      	adds	r3, r7, r3
 80004d0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004d4:	d202      	bcs.n	80004dc <__udivmoddi4+0x11c>
 80004d6:	429a      	cmp	r2, r3
 80004d8:	f200 80e0 	bhi.w	800069c <__udivmoddi4+0x2dc>
 80004dc:	46c4      	mov	ip, r8
 80004de:	1a9b      	subs	r3, r3, r2
 80004e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004ec:	fb02 f404 	mul.w	r4, r2, r4
 80004f0:	429c      	cmp	r4, r3
 80004f2:	d907      	bls.n	8000504 <__udivmoddi4+0x144>
 80004f4:	18fb      	adds	r3, r7, r3
 80004f6:	f102 30ff 	add.w	r0, r2, #4294967295
 80004fa:	d202      	bcs.n	8000502 <__udivmoddi4+0x142>
 80004fc:	429c      	cmp	r4, r3
 80004fe:	f200 80ca 	bhi.w	8000696 <__udivmoddi4+0x2d6>
 8000502:	4602      	mov	r2, r0
 8000504:	1b1b      	subs	r3, r3, r4
 8000506:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800050a:	e7a5      	b.n	8000458 <__udivmoddi4+0x98>
 800050c:	f1c1 0620 	rsb	r6, r1, #32
 8000510:	408b      	lsls	r3, r1
 8000512:	fa22 f706 	lsr.w	r7, r2, r6
 8000516:	431f      	orrs	r7, r3
 8000518:	fa0e f401 	lsl.w	r4, lr, r1
 800051c:	fa20 f306 	lsr.w	r3, r0, r6
 8000520:	fa2e fe06 	lsr.w	lr, lr, r6
 8000524:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000528:	4323      	orrs	r3, r4
 800052a:	fa00 f801 	lsl.w	r8, r0, r1
 800052e:	fa1f fc87 	uxth.w	ip, r7
 8000532:	fbbe f0f9 	udiv	r0, lr, r9
 8000536:	0c1c      	lsrs	r4, r3, #16
 8000538:	fb09 ee10 	mls	lr, r9, r0, lr
 800053c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000540:	fb00 fe0c 	mul.w	lr, r0, ip
 8000544:	45a6      	cmp	lr, r4
 8000546:	fa02 f201 	lsl.w	r2, r2, r1
 800054a:	d909      	bls.n	8000560 <__udivmoddi4+0x1a0>
 800054c:	193c      	adds	r4, r7, r4
 800054e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000552:	f080 809c 	bcs.w	800068e <__udivmoddi4+0x2ce>
 8000556:	45a6      	cmp	lr, r4
 8000558:	f240 8099 	bls.w	800068e <__udivmoddi4+0x2ce>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	eba4 040e 	sub.w	r4, r4, lr
 8000564:	fa1f fe83 	uxth.w	lr, r3
 8000568:	fbb4 f3f9 	udiv	r3, r4, r9
 800056c:	fb09 4413 	mls	r4, r9, r3, r4
 8000570:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000574:	fb03 fc0c 	mul.w	ip, r3, ip
 8000578:	45a4      	cmp	ip, r4
 800057a:	d908      	bls.n	800058e <__udivmoddi4+0x1ce>
 800057c:	193c      	adds	r4, r7, r4
 800057e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000582:	f080 8082 	bcs.w	800068a <__udivmoddi4+0x2ca>
 8000586:	45a4      	cmp	ip, r4
 8000588:	d97f      	bls.n	800068a <__udivmoddi4+0x2ca>
 800058a:	3b02      	subs	r3, #2
 800058c:	443c      	add	r4, r7
 800058e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000592:	eba4 040c 	sub.w	r4, r4, ip
 8000596:	fba0 ec02 	umull	lr, ip, r0, r2
 800059a:	4564      	cmp	r4, ip
 800059c:	4673      	mov	r3, lr
 800059e:	46e1      	mov	r9, ip
 80005a0:	d362      	bcc.n	8000668 <__udivmoddi4+0x2a8>
 80005a2:	d05f      	beq.n	8000664 <__udivmoddi4+0x2a4>
 80005a4:	b15d      	cbz	r5, 80005be <__udivmoddi4+0x1fe>
 80005a6:	ebb8 0203 	subs.w	r2, r8, r3
 80005aa:	eb64 0409 	sbc.w	r4, r4, r9
 80005ae:	fa04 f606 	lsl.w	r6, r4, r6
 80005b2:	fa22 f301 	lsr.w	r3, r2, r1
 80005b6:	431e      	orrs	r6, r3
 80005b8:	40cc      	lsrs	r4, r1
 80005ba:	e9c5 6400 	strd	r6, r4, [r5]
 80005be:	2100      	movs	r1, #0
 80005c0:	e74f      	b.n	8000462 <__udivmoddi4+0xa2>
 80005c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005c6:	0c01      	lsrs	r1, r0, #16
 80005c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005cc:	b280      	uxth	r0, r0
 80005ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005d2:	463b      	mov	r3, r7
 80005d4:	4638      	mov	r0, r7
 80005d6:	463c      	mov	r4, r7
 80005d8:	46b8      	mov	r8, r7
 80005da:	46be      	mov	lr, r7
 80005dc:	2620      	movs	r6, #32
 80005de:	fbb1 f1f7 	udiv	r1, r1, r7
 80005e2:	eba2 0208 	sub.w	r2, r2, r8
 80005e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005ea:	e766      	b.n	80004ba <__udivmoddi4+0xfa>
 80005ec:	4601      	mov	r1, r0
 80005ee:	e718      	b.n	8000422 <__udivmoddi4+0x62>
 80005f0:	4610      	mov	r0, r2
 80005f2:	e72c      	b.n	800044e <__udivmoddi4+0x8e>
 80005f4:	f1c6 0220 	rsb	r2, r6, #32
 80005f8:	fa2e f302 	lsr.w	r3, lr, r2
 80005fc:	40b7      	lsls	r7, r6
 80005fe:	40b1      	lsls	r1, r6
 8000600:	fa20 f202 	lsr.w	r2, r0, r2
 8000604:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000608:	430a      	orrs	r2, r1
 800060a:	fbb3 f8fe 	udiv	r8, r3, lr
 800060e:	b2bc      	uxth	r4, r7
 8000610:	fb0e 3318 	mls	r3, lr, r8, r3
 8000614:	0c11      	lsrs	r1, r2, #16
 8000616:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800061a:	fb08 f904 	mul.w	r9, r8, r4
 800061e:	40b0      	lsls	r0, r6
 8000620:	4589      	cmp	r9, r1
 8000622:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000626:	b280      	uxth	r0, r0
 8000628:	d93e      	bls.n	80006a8 <__udivmoddi4+0x2e8>
 800062a:	1879      	adds	r1, r7, r1
 800062c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000630:	d201      	bcs.n	8000636 <__udivmoddi4+0x276>
 8000632:	4589      	cmp	r9, r1
 8000634:	d81f      	bhi.n	8000676 <__udivmoddi4+0x2b6>
 8000636:	eba1 0109 	sub.w	r1, r1, r9
 800063a:	fbb1 f9fe 	udiv	r9, r1, lr
 800063e:	fb09 f804 	mul.w	r8, r9, r4
 8000642:	fb0e 1119 	mls	r1, lr, r9, r1
 8000646:	b292      	uxth	r2, r2
 8000648:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800064c:	4542      	cmp	r2, r8
 800064e:	d229      	bcs.n	80006a4 <__udivmoddi4+0x2e4>
 8000650:	18ba      	adds	r2, r7, r2
 8000652:	f109 31ff 	add.w	r1, r9, #4294967295
 8000656:	d2c4      	bcs.n	80005e2 <__udivmoddi4+0x222>
 8000658:	4542      	cmp	r2, r8
 800065a:	d2c2      	bcs.n	80005e2 <__udivmoddi4+0x222>
 800065c:	f1a9 0102 	sub.w	r1, r9, #2
 8000660:	443a      	add	r2, r7
 8000662:	e7be      	b.n	80005e2 <__udivmoddi4+0x222>
 8000664:	45f0      	cmp	r8, lr
 8000666:	d29d      	bcs.n	80005a4 <__udivmoddi4+0x1e4>
 8000668:	ebbe 0302 	subs.w	r3, lr, r2
 800066c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000670:	3801      	subs	r0, #1
 8000672:	46e1      	mov	r9, ip
 8000674:	e796      	b.n	80005a4 <__udivmoddi4+0x1e4>
 8000676:	eba7 0909 	sub.w	r9, r7, r9
 800067a:	4449      	add	r1, r9
 800067c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000680:	fbb1 f9fe 	udiv	r9, r1, lr
 8000684:	fb09 f804 	mul.w	r8, r9, r4
 8000688:	e7db      	b.n	8000642 <__udivmoddi4+0x282>
 800068a:	4673      	mov	r3, lr
 800068c:	e77f      	b.n	800058e <__udivmoddi4+0x1ce>
 800068e:	4650      	mov	r0, sl
 8000690:	e766      	b.n	8000560 <__udivmoddi4+0x1a0>
 8000692:	4608      	mov	r0, r1
 8000694:	e6fd      	b.n	8000492 <__udivmoddi4+0xd2>
 8000696:	443b      	add	r3, r7
 8000698:	3a02      	subs	r2, #2
 800069a:	e733      	b.n	8000504 <__udivmoddi4+0x144>
 800069c:	f1ac 0c02 	sub.w	ip, ip, #2
 80006a0:	443b      	add	r3, r7
 80006a2:	e71c      	b.n	80004de <__udivmoddi4+0x11e>
 80006a4:	4649      	mov	r1, r9
 80006a6:	e79c      	b.n	80005e2 <__udivmoddi4+0x222>
 80006a8:	eba1 0109 	sub.w	r1, r1, r9
 80006ac:	46c4      	mov	ip, r8
 80006ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80006b2:	fb09 f804 	mul.w	r8, r9, r4
 80006b6:	e7c4      	b.n	8000642 <__udivmoddi4+0x282>

080006b8 <__aeabi_idiv0>:
 80006b8:	4770      	bx	lr
 80006ba:	bf00      	nop

080006bc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80006bc:	b480      	push	{r7}
 80006be:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80006c0:	4b3d      	ldr	r3, [pc, #244]	@ (80007b8 <SystemInit+0xfc>)
 80006c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80006c6:	4a3c      	ldr	r2, [pc, #240]	@ (80007b8 <SystemInit+0xfc>)
 80006c8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80006cc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80006d0:	4b39      	ldr	r3, [pc, #228]	@ (80007b8 <SystemInit+0xfc>)
 80006d2:	691b      	ldr	r3, [r3, #16]
 80006d4:	4a38      	ldr	r2, [pc, #224]	@ (80007b8 <SystemInit+0xfc>)
 80006d6:	f043 0310 	orr.w	r3, r3, #16
 80006da:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80006dc:	4b37      	ldr	r3, [pc, #220]	@ (80007bc <SystemInit+0x100>)
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	f003 030f 	and.w	r3, r3, #15
 80006e4:	2b06      	cmp	r3, #6
 80006e6:	d807      	bhi.n	80006f8 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80006e8:	4b34      	ldr	r3, [pc, #208]	@ (80007bc <SystemInit+0x100>)
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	f023 030f 	bic.w	r3, r3, #15
 80006f0:	4a32      	ldr	r2, [pc, #200]	@ (80007bc <SystemInit+0x100>)
 80006f2:	f043 0307 	orr.w	r3, r3, #7
 80006f6:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80006f8:	4b31      	ldr	r3, [pc, #196]	@ (80007c0 <SystemInit+0x104>)
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	4a30      	ldr	r2, [pc, #192]	@ (80007c0 <SystemInit+0x104>)
 80006fe:	f043 0301 	orr.w	r3, r3, #1
 8000702:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000704:	4b2e      	ldr	r3, [pc, #184]	@ (80007c0 <SystemInit+0x104>)
 8000706:	2200      	movs	r2, #0
 8000708:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800070a:	4b2d      	ldr	r3, [pc, #180]	@ (80007c0 <SystemInit+0x104>)
 800070c:	681a      	ldr	r2, [r3, #0]
 800070e:	492c      	ldr	r1, [pc, #176]	@ (80007c0 <SystemInit+0x104>)
 8000710:	4b2c      	ldr	r3, [pc, #176]	@ (80007c4 <SystemInit+0x108>)
 8000712:	4013      	ands	r3, r2
 8000714:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000716:	4b29      	ldr	r3, [pc, #164]	@ (80007bc <SystemInit+0x100>)
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	f003 0308 	and.w	r3, r3, #8
 800071e:	2b00      	cmp	r3, #0
 8000720:	d007      	beq.n	8000732 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000722:	4b26      	ldr	r3, [pc, #152]	@ (80007bc <SystemInit+0x100>)
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	f023 030f 	bic.w	r3, r3, #15
 800072a:	4a24      	ldr	r2, [pc, #144]	@ (80007bc <SystemInit+0x100>)
 800072c:	f043 0307 	orr.w	r3, r3, #7
 8000730:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000732:	4b23      	ldr	r3, [pc, #140]	@ (80007c0 <SystemInit+0x104>)
 8000734:	2200      	movs	r2, #0
 8000736:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000738:	4b21      	ldr	r3, [pc, #132]	@ (80007c0 <SystemInit+0x104>)
 800073a:	2200      	movs	r2, #0
 800073c:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800073e:	4b20      	ldr	r3, [pc, #128]	@ (80007c0 <SystemInit+0x104>)
 8000740:	2200      	movs	r2, #0
 8000742:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000744:	4b1e      	ldr	r3, [pc, #120]	@ (80007c0 <SystemInit+0x104>)
 8000746:	4a20      	ldr	r2, [pc, #128]	@ (80007c8 <SystemInit+0x10c>)
 8000748:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800074a:	4b1d      	ldr	r3, [pc, #116]	@ (80007c0 <SystemInit+0x104>)
 800074c:	4a1f      	ldr	r2, [pc, #124]	@ (80007cc <SystemInit+0x110>)
 800074e:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000750:	4b1b      	ldr	r3, [pc, #108]	@ (80007c0 <SystemInit+0x104>)
 8000752:	4a1f      	ldr	r2, [pc, #124]	@ (80007d0 <SystemInit+0x114>)
 8000754:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000756:	4b1a      	ldr	r3, [pc, #104]	@ (80007c0 <SystemInit+0x104>)
 8000758:	2200      	movs	r2, #0
 800075a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 800075c:	4b18      	ldr	r3, [pc, #96]	@ (80007c0 <SystemInit+0x104>)
 800075e:	4a1c      	ldr	r2, [pc, #112]	@ (80007d0 <SystemInit+0x114>)
 8000760:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000762:	4b17      	ldr	r3, [pc, #92]	@ (80007c0 <SystemInit+0x104>)
 8000764:	2200      	movs	r2, #0
 8000766:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000768:	4b15      	ldr	r3, [pc, #84]	@ (80007c0 <SystemInit+0x104>)
 800076a:	4a19      	ldr	r2, [pc, #100]	@ (80007d0 <SystemInit+0x114>)
 800076c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800076e:	4b14      	ldr	r3, [pc, #80]	@ (80007c0 <SystemInit+0x104>)
 8000770:	2200      	movs	r2, #0
 8000772:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000774:	4b12      	ldr	r3, [pc, #72]	@ (80007c0 <SystemInit+0x104>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	4a11      	ldr	r2, [pc, #68]	@ (80007c0 <SystemInit+0x104>)
 800077a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800077e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000780:	4b0f      	ldr	r3, [pc, #60]	@ (80007c0 <SystemInit+0x104>)
 8000782:	2200      	movs	r2, #0
 8000784:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 8000786:	4b13      	ldr	r3, [pc, #76]	@ (80007d4 <SystemInit+0x118>)
 8000788:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800078a:	4a12      	ldr	r2, [pc, #72]	@ (80007d4 <SystemInit+0x118>)
 800078c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000790:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000792:	4b11      	ldr	r3, [pc, #68]	@ (80007d8 <SystemInit+0x11c>)
 8000794:	681a      	ldr	r2, [r3, #0]
 8000796:	4b11      	ldr	r3, [pc, #68]	@ (80007dc <SystemInit+0x120>)
 8000798:	4013      	ands	r3, r2
 800079a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800079e:	d202      	bcs.n	80007a6 <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80007a0:	4b0f      	ldr	r3, [pc, #60]	@ (80007e0 <SystemInit+0x124>)
 80007a2:	2201      	movs	r2, #1
 80007a4:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80007a6:	4b0f      	ldr	r3, [pc, #60]	@ (80007e4 <SystemInit+0x128>)
 80007a8:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80007ac:	601a      	str	r2, [r3, #0]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 80007ae:	bf00      	nop
 80007b0:	46bd      	mov	sp, r7
 80007b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b6:	4770      	bx	lr
 80007b8:	e000ed00 	.word	0xe000ed00
 80007bc:	52002000 	.word	0x52002000
 80007c0:	58024400 	.word	0x58024400
 80007c4:	eaf6ed7f 	.word	0xeaf6ed7f
 80007c8:	02020200 	.word	0x02020200
 80007cc:	01ff0000 	.word	0x01ff0000
 80007d0:	01010280 	.word	0x01010280
 80007d4:	580000c0 	.word	0x580000c0
 80007d8:	5c001000 	.word	0x5c001000
 80007dc:	ffff0000 	.word	0xffff0000
 80007e0:	51008108 	.word	0x51008108
 80007e4:	52004000 	.word	0x52004000

080007e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b094      	sub	sp, #80	@ 0x50
 80007ec:	af02      	add	r7, sp, #8
  int32_t timeout;
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 80007ee:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80007f2:	647b      	str	r3, [r7, #68]	@ 0x44
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 80007f4:	bf00      	nop
 80007f6:	4b54      	ldr	r3, [pc, #336]	@ (8000948 <main+0x160>)
 80007f8:	681b      	ldr	r3, [r3, #0]
 80007fa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80007fe:	2b00      	cmp	r3, #0
 8000800:	d004      	beq.n	800080c <main+0x24>
 8000802:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000804:	1e5a      	subs	r2, r3, #1
 8000806:	647a      	str	r2, [r7, #68]	@ 0x44
 8000808:	2b00      	cmp	r3, #0
 800080a:	dcf4      	bgt.n	80007f6 <main+0xe>
  if ( timeout < 0 )
 800080c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800080e:	2b00      	cmp	r3, #0
 8000810:	da01      	bge.n	8000816 <main+0x2e>
  {
  Error_Handler();
 8000812:	f000 faa5 	bl	8000d60 <Error_Handler>
  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000816:	f000 fcdd 	bl	80011d4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800081a:	f000 f8a3 	bl	8000964 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 800081e:	4b4a      	ldr	r3, [pc, #296]	@ (8000948 <main+0x160>)
 8000820:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000824:	4a48      	ldr	r2, [pc, #288]	@ (8000948 <main+0x160>)
 8000826:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800082a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800082e:	4b46      	ldr	r3, [pc, #280]	@ (8000948 <main+0x160>)
 8000830:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000834:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000838:	637b      	str	r3, [r7, #52]	@ 0x34
 800083a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 800083c:	2000      	movs	r0, #0
 800083e:	f001 fe2d 	bl	800249c <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 8000842:	2100      	movs	r1, #0
 8000844:	2000      	movs	r0, #0
 8000846:	f001 fe43 	bl	80024d0 <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 800084a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800084e:	647b      	str	r3, [r7, #68]	@ 0x44
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8000850:	bf00      	nop
 8000852:	4b3d      	ldr	r3, [pc, #244]	@ (8000948 <main+0x160>)
 8000854:	681b      	ldr	r3, [r3, #0]
 8000856:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800085a:	2b00      	cmp	r3, #0
 800085c:	d104      	bne.n	8000868 <main+0x80>
 800085e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000860:	1e5a      	subs	r2, r3, #1
 8000862:	647a      	str	r2, [r7, #68]	@ 0x44
 8000864:	2b00      	cmp	r3, #0
 8000866:	dcf4      	bgt.n	8000852 <main+0x6a>
if ( timeout < 0 )
 8000868:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800086a:	2b00      	cmp	r3, #0
 800086c:	da01      	bge.n	8000872 <main+0x8a>
{
Error_Handler();
 800086e:	f000 fa77 	bl	8000d60 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000872:	f000 f9f3 	bl	8000c5c <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000876:	f000 f9a5 	bl	8000bc4 <MX_USART3_UART_Init>
  MX_FDCAN1_Init();
 800087a:	f000 f8ef 	bl	8000a5c <MX_FDCAN1_Init>
	  /* Robust receive loop: read one message if available and drain FIFO */
	 	  FDCAN_RxHeaderTypeDef localHeader;
	 	        int ret;

	 	        /* Try to read first message */
	 	        ret = HAL_FDCAN_GetRxMessage(&hfdcan1, FDCAN_RX_FIFO0, &localHeader, RxData);
 800087e:	1d3a      	adds	r2, r7, #4
 8000880:	4b32      	ldr	r3, [pc, #200]	@ (800094c <main+0x164>)
 8000882:	2140      	movs	r1, #64	@ 0x40
 8000884:	4832      	ldr	r0, [pc, #200]	@ (8000950 <main+0x168>)
 8000886:	f001 f8d3 	bl	8001a30 <HAL_FDCAN_GetRxMessage>
 800088a:	4603      	mov	r3, r0
 800088c:	643b      	str	r3, [r7, #64]	@ 0x40

	 	        /* Process all available messages */
	 	                while (ret == HAL_OK) {
 800088e:	e057      	b.n	8000940 <main+0x158>
	 	                    // 1. FIX: Calculate DLC correctly (handling raw vs encoded)
	 	                    uint8_t dlc_bytes;
	 	                    if (localHeader.DataLength > 0x0F) {
 8000890:	693b      	ldr	r3, [r7, #16]
 8000892:	2b0f      	cmp	r3, #15
 8000894:	d907      	bls.n	80008a6 <main+0xbe>
	 	                        dlc_bytes = (localHeader.DataLength >> 16) & 0x0F;
 8000896:	693b      	ldr	r3, [r7, #16]
 8000898:	0c1b      	lsrs	r3, r3, #16
 800089a:	b2db      	uxtb	r3, r3
 800089c:	f003 030f 	and.w	r3, r3, #15
 80008a0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 80008a4:	e002      	b.n	80008ac <main+0xc4>
	 	                    } else {
	 	                        dlc_bytes = (uint8_t)localHeader.DataLength;
 80008a6:	693b      	ldr	r3, [r7, #16]
 80008a8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	 	                    }

	 	                    printf("RECV: ID=0x%lX | DLC=%u", localHeader.Identifier, dlc_bytes);
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 80008b2:	4619      	mov	r1, r3
 80008b4:	4827      	ldr	r0, [pc, #156]	@ (8000954 <main+0x16c>)
 80008b6:	f006 faeb 	bl	8006e90 <iprintf>

	 	                   if (dlc_bytes >= 4) {
 80008ba:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80008be:	2b03      	cmp	r3, #3
 80008c0:	d933      	bls.n	800092a <main+0x142>
	 	                                   // --- Decode First 4 Bytes (Float) ---
	 	                                   // This is 'Yaw' for ID 0x40, or 'Distance' for ID 0x30
	 	                                   union { float f; uint8_t b[4]; } conv;
	 	                                   conv.b[0] = RxData[0];
 80008c2:	4b22      	ldr	r3, [pc, #136]	@ (800094c <main+0x164>)
 80008c4:	781b      	ldrb	r3, [r3, #0]
 80008c6:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
	 	                                   conv.b[1] = RxData[1];
 80008ca:	4b20      	ldr	r3, [pc, #128]	@ (800094c <main+0x164>)
 80008cc:	785b      	ldrb	r3, [r3, #1]
 80008ce:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
	 	                                   conv.b[2] = RxData[2];
 80008d2:	4b1e      	ldr	r3, [pc, #120]	@ (800094c <main+0x164>)
 80008d4:	789b      	ldrb	r3, [r3, #2]
 80008d6:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
	 	                                   conv.b[3] = RxData[3];
 80008da:	4b1c      	ldr	r3, [pc, #112]	@ (800094c <main+0x164>)
 80008dc:	78db      	ldrb	r3, [r3, #3]
 80008de:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
	 	                                   float val1 = conv.f;
 80008e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80008e4:	63bb      	str	r3, [r7, #56]	@ 0x38

	 	                                   // --- Handle ID 0x40 (Yaw Only) ---
	 	                                   if (localHeader.Identifier == 0x40) {
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	2b40      	cmp	r3, #64	@ 0x40
 80008ea:	d109      	bne.n	8000900 <main+0x118>
	 	                                       printf("IMU  | Yaw=%.2f", val1);
 80008ec:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 80008f0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80008f4:	ec53 2b17 	vmov	r2, r3, d7
 80008f8:	4817      	ldr	r0, [pc, #92]	@ (8000958 <main+0x170>)
 80008fa:	f006 fac9 	bl	8006e90 <iprintf>
 80008fe:	e014      	b.n	800092a <main+0x142>
	 	                                   }
	 	                                   // --- Handle ID 0x30 (Distance + Tick) ---
	 	                                   else if (localHeader.Identifier == 0x30 && dlc_bytes >= 8) {
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	2b30      	cmp	r3, #48	@ 0x30
 8000904:	d111      	bne.n	800092a <main+0x142>
 8000906:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800090a:	2b07      	cmp	r3, #7
 800090c:	d90d      	bls.n	800092a <main+0x142>
	 	                                       // Decode second half as Int32 (Encoder Tick/Count)
	 	                                       int32_t encoderTick;
	 	                                       memcpy(&encoderTick, &RxData[4], sizeof(int32_t));
 800090e:	4b0f      	ldr	r3, [pc, #60]	@ (800094c <main+0x164>)
 8000910:	685b      	ldr	r3, [r3, #4]
 8000912:	62fb      	str	r3, [r7, #44]	@ 0x2c

	 	                                       printf("ENCO | Dist=%.2f cm | Tick=%ld", val1, encoderTick);
 8000914:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8000918:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800091c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800091e:	9300      	str	r3, [sp, #0]
 8000920:	ec53 2b17 	vmov	r2, r3, d7
 8000924:	480d      	ldr	r0, [pc, #52]	@ (800095c <main+0x174>)
 8000926:	f006 fab3 	bl	8006e90 <iprintf>
	 	                                   }
	 	                               }
	 	                    printf("\r\n");
 800092a:	480d      	ldr	r0, [pc, #52]	@ (8000960 <main+0x178>)
 800092c:	f006 fb18 	bl	8006f60 <puts>

	 	                    /* Get next message */
	 	                    ret = HAL_FDCAN_GetRxMessage(&hfdcan1, FDCAN_RX_FIFO0, &localHeader, RxData);
 8000930:	1d3a      	adds	r2, r7, #4
 8000932:	4b06      	ldr	r3, [pc, #24]	@ (800094c <main+0x164>)
 8000934:	2140      	movs	r1, #64	@ 0x40
 8000936:	4806      	ldr	r0, [pc, #24]	@ (8000950 <main+0x168>)
 8000938:	f001 f87a 	bl	8001a30 <HAL_FDCAN_GetRxMessage>
 800093c:	4603      	mov	r3, r0
 800093e:	643b      	str	r3, [r7, #64]	@ 0x40
	 	                while (ret == HAL_OK) {
 8000940:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000942:	2b00      	cmp	r3, #0
 8000944:	d0a4      	beq.n	8000890 <main+0xa8>
  {
 8000946:	e79a      	b.n	800087e <main+0x96>
 8000948:	58024400 	.word	0x58024400
 800094c:	2400036c 	.word	0x2400036c
 8000950:	240001f4 	.word	0x240001f4
 8000954:	08008d80 	.word	0x08008d80
 8000958:	08008d98 	.word	0x08008d98
 800095c:	08008da8 	.word	0x08008da8
 8000960:	08008dc8 	.word	0x08008dc8

08000964 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b09c      	sub	sp, #112	@ 0x70
 8000968:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800096a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800096e:	224c      	movs	r2, #76	@ 0x4c
 8000970:	2100      	movs	r1, #0
 8000972:	4618      	mov	r0, r3
 8000974:	f006 fbd4 	bl	8007120 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000978:	1d3b      	adds	r3, r7, #4
 800097a:	2220      	movs	r2, #32
 800097c:	2100      	movs	r1, #0
 800097e:	4618      	mov	r0, r3
 8000980:	f006 fbce 	bl	8007120 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000984:	2002      	movs	r0, #2
 8000986:	f001 fdb7 	bl	80024f8 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 800098a:	2300      	movs	r3, #0
 800098c:	603b      	str	r3, [r7, #0]
 800098e:	4b31      	ldr	r3, [pc, #196]	@ (8000a54 <SystemClock_Config+0xf0>)
 8000990:	699b      	ldr	r3, [r3, #24]
 8000992:	4a30      	ldr	r2, [pc, #192]	@ (8000a54 <SystemClock_Config+0xf0>)
 8000994:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000998:	6193      	str	r3, [r2, #24]
 800099a:	4b2e      	ldr	r3, [pc, #184]	@ (8000a54 <SystemClock_Config+0xf0>)
 800099c:	699b      	ldr	r3, [r3, #24]
 800099e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80009a2:	603b      	str	r3, [r7, #0]
 80009a4:	4b2c      	ldr	r3, [pc, #176]	@ (8000a58 <SystemClock_Config+0xf4>)
 80009a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80009a8:	4a2b      	ldr	r2, [pc, #172]	@ (8000a58 <SystemClock_Config+0xf4>)
 80009aa:	f043 0301 	orr.w	r3, r3, #1
 80009ae:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80009b0:	4b29      	ldr	r3, [pc, #164]	@ (8000a58 <SystemClock_Config+0xf4>)
 80009b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80009b4:	f003 0301 	and.w	r3, r3, #1
 80009b8:	603b      	str	r3, [r7, #0]
 80009ba:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80009bc:	bf00      	nop
 80009be:	4b25      	ldr	r3, [pc, #148]	@ (8000a54 <SystemClock_Config+0xf0>)
 80009c0:	699b      	ldr	r3, [r3, #24]
 80009c2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80009c6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80009ca:	d1f8      	bne.n	80009be <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80009cc:	2302      	movs	r3, #2
 80009ce:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80009d0:	2301      	movs	r3, #1
 80009d2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80009d4:	2340      	movs	r3, #64	@ 0x40
 80009d6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009d8:	2302      	movs	r3, #2
 80009da:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80009dc:	2300      	movs	r3, #0
 80009de:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80009e0:	2304      	movs	r3, #4
 80009e2:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 60;
 80009e4:	233c      	movs	r3, #60	@ 0x3c
 80009e6:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80009e8:	2302      	movs	r3, #2
 80009ea:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 24;
 80009ec:	2318      	movs	r3, #24
 80009ee:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80009f0:	2302      	movs	r3, #2
 80009f2:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80009f4:	230c      	movs	r3, #12
 80009f6:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80009f8:	2300      	movs	r3, #0
 80009fa:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80009fc:	2300      	movs	r3, #0
 80009fe:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a00:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a04:	4618      	mov	r0, r3
 8000a06:	f001 fdd1 	bl	80025ac <HAL_RCC_OscConfig>
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d001      	beq.n	8000a14 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8000a10:	f000 f9a6 	bl	8000d60 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a14:	233f      	movs	r3, #63	@ 0x3f
 8000a16:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a18:	2303      	movs	r3, #3
 8000a1a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000a20:	2308      	movs	r3, #8
 8000a22:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8000a24:	2340      	movs	r3, #64	@ 0x40
 8000a26:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000a28:	2340      	movs	r3, #64	@ 0x40
 8000a2a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000a2c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000a30:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000a32:	2340      	movs	r3, #64	@ 0x40
 8000a34:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000a36:	1d3b      	adds	r3, r7, #4
 8000a38:	2104      	movs	r1, #4
 8000a3a:	4618      	mov	r0, r3
 8000a3c:	f002 fa10 	bl	8002e60 <HAL_RCC_ClockConfig>
 8000a40:	4603      	mov	r3, r0
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d001      	beq.n	8000a4a <SystemClock_Config+0xe6>
  {
    Error_Handler();
 8000a46:	f000 f98b 	bl	8000d60 <Error_Handler>
  }
}
 8000a4a:	bf00      	nop
 8000a4c:	3770      	adds	r7, #112	@ 0x70
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	bd80      	pop	{r7, pc}
 8000a52:	bf00      	nop
 8000a54:	58024800 	.word	0x58024800
 8000a58:	58000400 	.word	0x58000400

08000a5c <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b082      	sub	sp, #8
 8000a60:	af02      	add	r7, sp, #8
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000a62:	4b54      	ldr	r3, [pc, #336]	@ (8000bb4 <MX_FDCAN1_Init+0x158>)
 8000a64:	4a54      	ldr	r2, [pc, #336]	@ (8000bb8 <MX_FDCAN1_Init+0x15c>)
 8000a66:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000a68:	4b52      	ldr	r3, [pc, #328]	@ (8000bb4 <MX_FDCAN1_Init+0x158>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000a6e:	4b51      	ldr	r3, [pc, #324]	@ (8000bb4 <MX_FDCAN1_Init+0x158>)
 8000a70:	2200      	movs	r2, #0
 8000a72:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000a74:	4b4f      	ldr	r3, [pc, #316]	@ (8000bb4 <MX_FDCAN1_Init+0x158>)
 8000a76:	2200      	movs	r2, #0
 8000a78:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000a7a:	4b4e      	ldr	r3, [pc, #312]	@ (8000bb4 <MX_FDCAN1_Init+0x158>)
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = ENABLE;
 8000a80:	4b4c      	ldr	r3, [pc, #304]	@ (8000bb4 <MX_FDCAN1_Init+0x158>)
 8000a82:	2201      	movs	r2, #1
 8000a84:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 2;
 8000a86:	4b4b      	ldr	r3, [pc, #300]	@ (8000bb4 <MX_FDCAN1_Init+0x158>)
 8000a88:	2202      	movs	r2, #2
 8000a8a:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 8;
 8000a8c:	4b49      	ldr	r3, [pc, #292]	@ (8000bb4 <MX_FDCAN1_Init+0x158>)
 8000a8e:	2208      	movs	r2, #8
 8000a90:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 0x1F;
 8000a92:	4b48      	ldr	r3, [pc, #288]	@ (8000bb4 <MX_FDCAN1_Init+0x158>)
 8000a94:	221f      	movs	r2, #31
 8000a96:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 8;
 8000a98:	4b46      	ldr	r3, [pc, #280]	@ (8000bb4 <MX_FDCAN1_Init+0x158>)
 8000a9a:	2208      	movs	r2, #8
 8000a9c:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000a9e:	4b45      	ldr	r3, [pc, #276]	@ (8000bb4 <MX_FDCAN1_Init+0x158>)
 8000aa0:	2201      	movs	r2, #1
 8000aa2:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000aa4:	4b43      	ldr	r3, [pc, #268]	@ (8000bb4 <MX_FDCAN1_Init+0x158>)
 8000aa6:	2201      	movs	r2, #1
 8000aa8:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8000aaa:	4b42      	ldr	r3, [pc, #264]	@ (8000bb4 <MX_FDCAN1_Init+0x158>)
 8000aac:	2201      	movs	r2, #1
 8000aae:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8000ab0:	4b40      	ldr	r3, [pc, #256]	@ (8000bb4 <MX_FDCAN1_Init+0x158>)
 8000ab2:	2201      	movs	r2, #1
 8000ab4:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 8000ab6:	4b3f      	ldr	r3, [pc, #252]	@ (8000bb4 <MX_FDCAN1_Init+0x158>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 1;
 8000abc:	4b3d      	ldr	r3, [pc, #244]	@ (8000bb4 <MX_FDCAN1_Init+0x158>)
 8000abe:	2201      	movs	r2, #1
 8000ac0:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000ac2:	4b3c      	ldr	r3, [pc, #240]	@ (8000bb4 <MX_FDCAN1_Init+0x158>)
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 1;
 8000ac8:	4b3a      	ldr	r3, [pc, #232]	@ (8000bb4 <MX_FDCAN1_Init+0x158>)
 8000aca:	2201      	movs	r2, #1
 8000acc:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8000ace:	4b39      	ldr	r3, [pc, #228]	@ (8000bb4 <MX_FDCAN1_Init+0x158>)
 8000ad0:	2204      	movs	r2, #4
 8000ad2:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 8000ad4:	4b37      	ldr	r3, [pc, #220]	@ (8000bb4 <MX_FDCAN1_Init+0x158>)
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8000ada:	4b36      	ldr	r3, [pc, #216]	@ (8000bb4 <MX_FDCAN1_Init+0x158>)
 8000adc:	2204      	movs	r2, #4
 8000ade:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 8000ae0:	4b34      	ldr	r3, [pc, #208]	@ (8000bb4 <MX_FDCAN1_Init+0x158>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8000ae6:	4b33      	ldr	r3, [pc, #204]	@ (8000bb4 <MX_FDCAN1_Init+0x158>)
 8000ae8:	2204      	movs	r2, #4
 8000aea:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 8000aec:	4b31      	ldr	r3, [pc, #196]	@ (8000bb4 <MX_FDCAN1_Init+0x158>)
 8000aee:	2200      	movs	r2, #0
 8000af0:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 8000af2:	4b30      	ldr	r3, [pc, #192]	@ (8000bb4 <MX_FDCAN1_Init+0x158>)
 8000af4:	2200      	movs	r2, #0
 8000af6:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 1;
 8000af8:	4b2e      	ldr	r3, [pc, #184]	@ (8000bb4 <MX_FDCAN1_Init+0x158>)
 8000afa:	2201      	movs	r2, #1
 8000afc:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000afe:	4b2d      	ldr	r3, [pc, #180]	@ (8000bb4 <MX_FDCAN1_Init+0x158>)
 8000b00:	2200      	movs	r2, #0
 8000b02:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 8000b04:	4b2b      	ldr	r3, [pc, #172]	@ (8000bb4 <MX_FDCAN1_Init+0x158>)
 8000b06:	2204      	movs	r2, #4
 8000b08:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000b0a:	482a      	ldr	r0, [pc, #168]	@ (8000bb4 <MX_FDCAN1_Init+0x158>)
 8000b0c:	f000 fce4 	bl	80014d8 <HAL_FDCAN_Init>
 8000b10:	4603      	mov	r3, r0
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d001      	beq.n	8000b1a <MX_FDCAN1_Init+0xbe>
  {
    Error_Handler();
 8000b16:	f000 f923 	bl	8000d60 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */
  sFilterConfig.IdType = FDCAN_STANDARD_ID;
 8000b1a:	4b28      	ldr	r3, [pc, #160]	@ (8000bbc <MX_FDCAN1_Init+0x160>)
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	601a      	str	r2, [r3, #0]
  sFilterConfig.FilterIndex = 0;
 8000b20:	4b26      	ldr	r3, [pc, #152]	@ (8000bbc <MX_FDCAN1_Init+0x160>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	605a      	str	r2, [r3, #4]
  sFilterConfig.FilterType = FDCAN_FILTER_MASK;
 8000b26:	4b25      	ldr	r3, [pc, #148]	@ (8000bbc <MX_FDCAN1_Init+0x160>)
 8000b28:	2202      	movs	r2, #2
 8000b2a:	609a      	str	r2, [r3, #8]
  sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8000b2c:	4b23      	ldr	r3, [pc, #140]	@ (8000bbc <MX_FDCAN1_Init+0x160>)
 8000b2e:	2201      	movs	r2, #1
 8000b30:	60da      	str	r2, [r3, #12]
  sFilterConfig.FilterID1 = 0x000;
 8000b32:	4b22      	ldr	r3, [pc, #136]	@ (8000bbc <MX_FDCAN1_Init+0x160>)
 8000b34:	2200      	movs	r2, #0
 8000b36:	611a      	str	r2, [r3, #16]
  sFilterConfig.FilterID2 = 0x000;
 8000b38:	4b20      	ldr	r3, [pc, #128]	@ (8000bbc <MX_FDCAN1_Init+0x160>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	615a      	str	r2, [r3, #20]

  /* Configure global filter to reject all non-matching frames */
  HAL_FDCAN_ConfigGlobalFilter(&hfdcan1, FDCAN_REJECT, FDCAN_REJECT, FDCAN_REJECT_REMOTE, FDCAN_REJECT_REMOTE);
 8000b3e:	2301      	movs	r3, #1
 8000b40:	9300      	str	r3, [sp, #0]
 8000b42:	2301      	movs	r3, #1
 8000b44:	2202      	movs	r2, #2
 8000b46:	2102      	movs	r1, #2
 8000b48:	481a      	ldr	r0, [pc, #104]	@ (8000bb4 <MX_FDCAN1_Init+0x158>)
 8000b4a:	f000 ff19 	bl	8001980 <HAL_FDCAN_ConfigGlobalFilter>

  if (HAL_FDCAN_ConfigFilter(&hfdcan1, &sFilterConfig) != HAL_OK)
 8000b4e:	491b      	ldr	r1, [pc, #108]	@ (8000bbc <MX_FDCAN1_Init+0x160>)
 8000b50:	4818      	ldr	r0, [pc, #96]	@ (8000bb4 <MX_FDCAN1_Init+0x158>)
 8000b52:	f000 fe9f 	bl	8001894 <HAL_FDCAN_ConfigFilter>
 8000b56:	4603      	mov	r3, r0
 8000b58:	2b00      	cmp	r3, #0
 8000b5a:	d001      	beq.n	8000b60 <MX_FDCAN1_Init+0x104>
    {
       /* Filter configuration Error */
       Error_Handler();
 8000b5c:	f000 f900 	bl	8000d60 <Error_Handler>
    }
   /* Start the FDCAN module */
  if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK) {
 8000b60:	4814      	ldr	r0, [pc, #80]	@ (8000bb4 <MX_FDCAN1_Init+0x158>)
 8000b62:	f000 ff3a 	bl	80019da <HAL_FDCAN_Start>
    }
       /* Start Error */
  if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK) {
 8000b66:	2200      	movs	r2, #0
 8000b68:	2101      	movs	r1, #1
 8000b6a:	4812      	ldr	r0, [pc, #72]	@ (8000bb4 <MX_FDCAN1_Init+0x158>)
 8000b6c:	f001 f8cc 	bl	8001d08 <HAL_FDCAN_ActivateNotification>
    }
       /* Notification Error */

   /* Configure Tx buffer message */
  TxHeader.Identifier = 0x111;
 8000b70:	4b13      	ldr	r3, [pc, #76]	@ (8000bc0 <MX_FDCAN1_Init+0x164>)
 8000b72:	f240 1211 	movw	r2, #273	@ 0x111
 8000b76:	601a      	str	r2, [r3, #0]
  TxHeader.IdType = FDCAN_STANDARD_ID;
 8000b78:	4b11      	ldr	r3, [pc, #68]	@ (8000bc0 <MX_FDCAN1_Init+0x164>)
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	605a      	str	r2, [r3, #4]
  TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 8000b7e:	4b10      	ldr	r3, [pc, #64]	@ (8000bc0 <MX_FDCAN1_Init+0x164>)
 8000b80:	2200      	movs	r2, #0
 8000b82:	609a      	str	r2, [r3, #8]
  TxHeader.DataLength = FDCAN_DLC_BYTES_8 ;
 8000b84:	4b0e      	ldr	r3, [pc, #56]	@ (8000bc0 <MX_FDCAN1_Init+0x164>)
 8000b86:	2208      	movs	r2, #8
 8000b88:	60da      	str	r2, [r3, #12]
  TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8000b8a:	4b0d      	ldr	r3, [pc, #52]	@ (8000bc0 <MX_FDCAN1_Init+0x164>)
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	611a      	str	r2, [r3, #16]
  TxHeader.BitRateSwitch = FDCAN_BRS_ON;
 8000b90:	4b0b      	ldr	r3, [pc, #44]	@ (8000bc0 <MX_FDCAN1_Init+0x164>)
 8000b92:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8000b96:	615a      	str	r2, [r3, #20]
  TxHeader.FDFormat = FDCAN_FD_CAN;
 8000b98:	4b09      	ldr	r3, [pc, #36]	@ (8000bc0 <MX_FDCAN1_Init+0x164>)
 8000b9a:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8000b9e:	619a      	str	r2, [r3, #24]
  TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8000ba0:	4b07      	ldr	r3, [pc, #28]	@ (8000bc0 <MX_FDCAN1_Init+0x164>)
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	61da      	str	r2, [r3, #28]
  TxHeader.MessageMarker = 0x00;
 8000ba6:	4b06      	ldr	r3, [pc, #24]	@ (8000bc0 <MX_FDCAN1_Init+0x164>)
 8000ba8:	2200      	movs	r2, #0
 8000baa:	621a      	str	r2, [r3, #32]


  /* USER CODE END FDCAN1_Init 2 */

}
 8000bac:	bf00      	nop
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	bd80      	pop	{r7, pc}
 8000bb2:	bf00      	nop
 8000bb4:	240001f4 	.word	0x240001f4
 8000bb8:	4000a000 	.word	0x4000a000
 8000bbc:	24000328 	.word	0x24000328
 8000bc0:	24000348 	.word	0x24000348

08000bc4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000bc8:	4b22      	ldr	r3, [pc, #136]	@ (8000c54 <MX_USART3_UART_Init+0x90>)
 8000bca:	4a23      	ldr	r2, [pc, #140]	@ (8000c58 <MX_USART3_UART_Init+0x94>)
 8000bcc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000bce:	4b21      	ldr	r3, [pc, #132]	@ (8000c54 <MX_USART3_UART_Init+0x90>)
 8000bd0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000bd4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000bd6:	4b1f      	ldr	r3, [pc, #124]	@ (8000c54 <MX_USART3_UART_Init+0x90>)
 8000bd8:	2200      	movs	r2, #0
 8000bda:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000bdc:	4b1d      	ldr	r3, [pc, #116]	@ (8000c54 <MX_USART3_UART_Init+0x90>)
 8000bde:	2200      	movs	r2, #0
 8000be0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000be2:	4b1c      	ldr	r3, [pc, #112]	@ (8000c54 <MX_USART3_UART_Init+0x90>)
 8000be4:	2200      	movs	r2, #0
 8000be6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000be8:	4b1a      	ldr	r3, [pc, #104]	@ (8000c54 <MX_USART3_UART_Init+0x90>)
 8000bea:	220c      	movs	r2, #12
 8000bec:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000bee:	4b19      	ldr	r3, [pc, #100]	@ (8000c54 <MX_USART3_UART_Init+0x90>)
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000bf4:	4b17      	ldr	r3, [pc, #92]	@ (8000c54 <MX_USART3_UART_Init+0x90>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000bfa:	4b16      	ldr	r3, [pc, #88]	@ (8000c54 <MX_USART3_UART_Init+0x90>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000c00:	4b14      	ldr	r3, [pc, #80]	@ (8000c54 <MX_USART3_UART_Init+0x90>)
 8000c02:	2200      	movs	r2, #0
 8000c04:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000c06:	4b13      	ldr	r3, [pc, #76]	@ (8000c54 <MX_USART3_UART_Init+0x90>)
 8000c08:	2200      	movs	r2, #0
 8000c0a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000c0c:	4811      	ldr	r0, [pc, #68]	@ (8000c54 <MX_USART3_UART_Init+0x90>)
 8000c0e:	f004 fadf 	bl	80051d0 <HAL_UART_Init>
 8000c12:	4603      	mov	r3, r0
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d001      	beq.n	8000c1c <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000c18:	f000 f8a2 	bl	8000d60 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000c1c:	2100      	movs	r1, #0
 8000c1e:	480d      	ldr	r0, [pc, #52]	@ (8000c54 <MX_USART3_UART_Init+0x90>)
 8000c20:	f005 fb75 	bl	800630e <HAL_UARTEx_SetTxFifoThreshold>
 8000c24:	4603      	mov	r3, r0
 8000c26:	2b00      	cmp	r3, #0
 8000c28:	d001      	beq.n	8000c2e <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000c2a:	f000 f899 	bl	8000d60 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000c2e:	2100      	movs	r1, #0
 8000c30:	4808      	ldr	r0, [pc, #32]	@ (8000c54 <MX_USART3_UART_Init+0x90>)
 8000c32:	f005 fbaa 	bl	800638a <HAL_UARTEx_SetRxFifoThreshold>
 8000c36:	4603      	mov	r3, r0
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d001      	beq.n	8000c40 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000c3c:	f000 f890 	bl	8000d60 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000c40:	4804      	ldr	r0, [pc, #16]	@ (8000c54 <MX_USART3_UART_Init+0x90>)
 8000c42:	f005 fb2b 	bl	800629c <HAL_UARTEx_DisableFifoMode>
 8000c46:	4603      	mov	r3, r0
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d001      	beq.n	8000c50 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000c4c:	f000 f888 	bl	8000d60 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000c50:	bf00      	nop
 8000c52:	bd80      	pop	{r7, pc}
 8000c54:	24000294 	.word	0x24000294
 8000c58:	40004800 	.word	0x40004800

08000c5c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b08a      	sub	sp, #40	@ 0x28
 8000c60:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c62:	f107 0314 	add.w	r3, r7, #20
 8000c66:	2200      	movs	r2, #0
 8000c68:	601a      	str	r2, [r3, #0]
 8000c6a:	605a      	str	r2, [r3, #4]
 8000c6c:	609a      	str	r2, [r3, #8]
 8000c6e:	60da      	str	r2, [r3, #12]
 8000c70:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c72:	4b38      	ldr	r3, [pc, #224]	@ (8000d54 <MX_GPIO_Init+0xf8>)
 8000c74:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c78:	4a36      	ldr	r2, [pc, #216]	@ (8000d54 <MX_GPIO_Init+0xf8>)
 8000c7a:	f043 0304 	orr.w	r3, r3, #4
 8000c7e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c82:	4b34      	ldr	r3, [pc, #208]	@ (8000d54 <MX_GPIO_Init+0xf8>)
 8000c84:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c88:	f003 0304 	and.w	r3, r3, #4
 8000c8c:	613b      	str	r3, [r7, #16]
 8000c8e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000c90:	4b30      	ldr	r3, [pc, #192]	@ (8000d54 <MX_GPIO_Init+0xf8>)
 8000c92:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c96:	4a2f      	ldr	r2, [pc, #188]	@ (8000d54 <MX_GPIO_Init+0xf8>)
 8000c98:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000c9c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ca0:	4b2c      	ldr	r3, [pc, #176]	@ (8000d54 <MX_GPIO_Init+0xf8>)
 8000ca2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ca6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000caa:	60fb      	str	r3, [r7, #12]
 8000cac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cae:	4b29      	ldr	r3, [pc, #164]	@ (8000d54 <MX_GPIO_Init+0xf8>)
 8000cb0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cb4:	4a27      	ldr	r2, [pc, #156]	@ (8000d54 <MX_GPIO_Init+0xf8>)
 8000cb6:	f043 0302 	orr.w	r3, r3, #2
 8000cba:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000cbe:	4b25      	ldr	r3, [pc, #148]	@ (8000d54 <MX_GPIO_Init+0xf8>)
 8000cc0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cc4:	f003 0302 	and.w	r3, r3, #2
 8000cc8:	60bb      	str	r3, [r7, #8]
 8000cca:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ccc:	4b21      	ldr	r3, [pc, #132]	@ (8000d54 <MX_GPIO_Init+0xf8>)
 8000cce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cd2:	4a20      	ldr	r2, [pc, #128]	@ (8000d54 <MX_GPIO_Init+0xf8>)
 8000cd4:	f043 0308 	orr.w	r3, r3, #8
 8000cd8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000cdc:	4b1d      	ldr	r3, [pc, #116]	@ (8000d54 <MX_GPIO_Init+0xf8>)
 8000cde:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ce2:	f003 0308 	and.w	r3, r3, #8
 8000ce6:	607b      	str	r3, [r7, #4]
 8000ce8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cea:	4b1a      	ldr	r3, [pc, #104]	@ (8000d54 <MX_GPIO_Init+0xf8>)
 8000cec:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cf0:	4a18      	ldr	r2, [pc, #96]	@ (8000d54 <MX_GPIO_Init+0xf8>)
 8000cf2:	f043 0301 	orr.w	r3, r3, #1
 8000cf6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000cfa:	4b16      	ldr	r3, [pc, #88]	@ (8000d54 <MX_GPIO_Init+0xf8>)
 8000cfc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d00:	f003 0301 	and.w	r3, r3, #1
 8000d04:	603b      	str	r3, [r7, #0]
 8000d06:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000d08:	2200      	movs	r2, #0
 8000d0a:	f244 0101 	movw	r1, #16385	@ 0x4001
 8000d0e:	4812      	ldr	r0, [pc, #72]	@ (8000d58 <MX_GPIO_Init+0xfc>)
 8000d10:	f001 fbaa 	bl	8002468 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000d14:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000d18:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d1e:	2300      	movs	r3, #0
 8000d20:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000d22:	f107 0314 	add.w	r3, r7, #20
 8000d26:	4619      	mov	r1, r3
 8000d28:	480c      	ldr	r0, [pc, #48]	@ (8000d5c <MX_GPIO_Init+0x100>)
 8000d2a:	f001 f9ed 	bl	8002108 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD2_Pin;
 8000d2e:	f244 0301 	movw	r3, #16385	@ 0x4001
 8000d32:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d34:	2301      	movs	r3, #1
 8000d36:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d38:	2300      	movs	r3, #0
 8000d3a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d40:	f107 0314 	add.w	r3, r7, #20
 8000d44:	4619      	mov	r1, r3
 8000d46:	4804      	ldr	r0, [pc, #16]	@ (8000d58 <MX_GPIO_Init+0xfc>)
 8000d48:	f001 f9de 	bl	8002108 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000d4c:	bf00      	nop
 8000d4e:	3728      	adds	r7, #40	@ 0x28
 8000d50:	46bd      	mov	sp, r7
 8000d52:	bd80      	pop	{r7, pc}
 8000d54:	58024400 	.word	0x58024400
 8000d58:	58020400 	.word	0x58020400
 8000d5c:	58020800 	.word	0x58020800

08000d60 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d60:	b480      	push	{r7}
 8000d62:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d64:	b672      	cpsid	i
}
 8000d66:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d68:	bf00      	nop
 8000d6a:	e7fd      	b.n	8000d68 <Error_Handler+0x8>

08000d6c <__io_putchar>:
/**
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE {
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b082      	sub	sp, #8
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	6078      	str	r0, [r7, #4]
  /* write a character to the USART3 and Loop until the end of transmission*/
  HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000d74:	1d39      	adds	r1, r7, #4
 8000d76:	f04f 33ff 	mov.w	r3, #4294967295
 8000d7a:	2201      	movs	r2, #1
 8000d7c:	4803      	ldr	r0, [pc, #12]	@ (8000d8c <__io_putchar+0x20>)
 8000d7e:	f004 fa77 	bl	8005270 <HAL_UART_Transmit>
  return ch;
 8000d82:	687b      	ldr	r3, [r7, #4]
}
 8000d84:	4618      	mov	r0, r3
 8000d86:	3708      	adds	r7, #8
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	bd80      	pop	{r7, pc}
 8000d8c:	24000294 	.word	0x24000294

08000d90 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d90:	b480      	push	{r7}
 8000d92:	b083      	sub	sp, #12
 8000d94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d96:	4b0a      	ldr	r3, [pc, #40]	@ (8000dc0 <HAL_MspInit+0x30>)
 8000d98:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000d9c:	4a08      	ldr	r2, [pc, #32]	@ (8000dc0 <HAL_MspInit+0x30>)
 8000d9e:	f043 0302 	orr.w	r3, r3, #2
 8000da2:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000da6:	4b06      	ldr	r3, [pc, #24]	@ (8000dc0 <HAL_MspInit+0x30>)
 8000da8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000dac:	f003 0302 	and.w	r3, r3, #2
 8000db0:	607b      	str	r3, [r7, #4]
 8000db2:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000db4:	bf00      	nop
 8000db6:	370c      	adds	r7, #12
 8000db8:	46bd      	mov	sp, r7
 8000dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dbe:	4770      	bx	lr
 8000dc0:	58024400 	.word	0x58024400

08000dc4 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b0ba      	sub	sp, #232	@ 0xe8
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dcc:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	601a      	str	r2, [r3, #0]
 8000dd4:	605a      	str	r2, [r3, #4]
 8000dd6:	609a      	str	r2, [r3, #8]
 8000dd8:	60da      	str	r2, [r3, #12]
 8000dda:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000ddc:	f107 0310 	add.w	r3, r7, #16
 8000de0:	22c0      	movs	r2, #192	@ 0xc0
 8000de2:	2100      	movs	r1, #0
 8000de4:	4618      	mov	r0, r3
 8000de6:	f006 f99b 	bl	8007120 <memset>
  if(hfdcan->Instance==FDCAN1)
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	4a31      	ldr	r2, [pc, #196]	@ (8000eb4 <HAL_FDCAN_MspInit+0xf0>)
 8000df0:	4293      	cmp	r3, r2
 8000df2:	d15b      	bne.n	8000eac <HAL_FDCAN_MspInit+0xe8>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000df4:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000df8:	f04f 0300 	mov.w	r3, #0
 8000dfc:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8000e00:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000e04:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e08:	f107 0310 	add.w	r3, r7, #16
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	f002 fbb3 	bl	8003578 <HAL_RCCEx_PeriphCLKConfig>
 8000e12:	4603      	mov	r3, r0
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d001      	beq.n	8000e1c <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 8000e18:	f7ff ffa2 	bl	8000d60 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8000e1c:	4b26      	ldr	r3, [pc, #152]	@ (8000eb8 <HAL_FDCAN_MspInit+0xf4>)
 8000e1e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000e22:	4a25      	ldr	r2, [pc, #148]	@ (8000eb8 <HAL_FDCAN_MspInit+0xf4>)
 8000e24:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000e28:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8000e2c:	4b22      	ldr	r3, [pc, #136]	@ (8000eb8 <HAL_FDCAN_MspInit+0xf4>)
 8000e2e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000e32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000e36:	60fb      	str	r3, [r7, #12]
 8000e38:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e3a:	4b1f      	ldr	r3, [pc, #124]	@ (8000eb8 <HAL_FDCAN_MspInit+0xf4>)
 8000e3c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e40:	4a1d      	ldr	r2, [pc, #116]	@ (8000eb8 <HAL_FDCAN_MspInit+0xf4>)
 8000e42:	f043 0308 	orr.w	r3, r3, #8
 8000e46:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e4a:	4b1b      	ldr	r3, [pc, #108]	@ (8000eb8 <HAL_FDCAN_MspInit+0xf4>)
 8000e4c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e50:	f003 0308 	and.w	r3, r3, #8
 8000e54:	60bb      	str	r3, [r7, #8]
 8000e56:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PD0     ------> FDCAN1_RX
    PD1     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = FDCAN1_RX_Pin;
 8000e58:	2301      	movs	r3, #1
 8000e5a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e5e:	2302      	movs	r3, #2
 8000e60:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e64:	2300      	movs	r3, #0
 8000e66:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e6a:	2303      	movs	r3, #3
 8000e6c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000e70:	2309      	movs	r3, #9
 8000e72:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(FDCAN1_RX_GPIO_Port, &GPIO_InitStruct);
 8000e76:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000e7a:	4619      	mov	r1, r3
 8000e7c:	480f      	ldr	r0, [pc, #60]	@ (8000ebc <HAL_FDCAN_MspInit+0xf8>)
 8000e7e:	f001 f943 	bl	8002108 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = FDCAN1_TX_Pin;
 8000e82:	2302      	movs	r3, #2
 8000e84:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e88:	2302      	movs	r3, #2
 8000e8a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e8e:	2301      	movs	r3, #1
 8000e90:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e94:	2303      	movs	r3, #3
 8000e96:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000e9a:	2309      	movs	r3, #9
 8000e9c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(FDCAN1_TX_GPIO_Port, &GPIO_InitStruct);
 8000ea0:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000ea4:	4619      	mov	r1, r3
 8000ea6:	4805      	ldr	r0, [pc, #20]	@ (8000ebc <HAL_FDCAN_MspInit+0xf8>)
 8000ea8:	f001 f92e 	bl	8002108 <HAL_GPIO_Init>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 8000eac:	bf00      	nop
 8000eae:	37e8      	adds	r7, #232	@ 0xe8
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	bd80      	pop	{r7, pc}
 8000eb4:	4000a000 	.word	0x4000a000
 8000eb8:	58024400 	.word	0x58024400
 8000ebc:	58020c00 	.word	0x58020c00

08000ec0 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b0ba      	sub	sp, #232	@ 0xe8
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ec8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000ecc:	2200      	movs	r2, #0
 8000ece:	601a      	str	r2, [r3, #0]
 8000ed0:	605a      	str	r2, [r3, #4]
 8000ed2:	609a      	str	r2, [r3, #8]
 8000ed4:	60da      	str	r2, [r3, #12]
 8000ed6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000ed8:	f107 0310 	add.w	r3, r7, #16
 8000edc:	22c0      	movs	r2, #192	@ 0xc0
 8000ede:	2100      	movs	r1, #0
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	f006 f91d 	bl	8007120 <memset>
  if(huart->Instance==USART3)
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	4a27      	ldr	r2, [pc, #156]	@ (8000f88 <HAL_UART_MspInit+0xc8>)
 8000eec:	4293      	cmp	r3, r2
 8000eee:	d146      	bne.n	8000f7e <HAL_UART_MspInit+0xbe>

    /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000ef0:	f04f 0202 	mov.w	r2, #2
 8000ef4:	f04f 0300 	mov.w	r3, #0
 8000ef8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000efc:	2300      	movs	r3, #0
 8000efe:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000f02:	f107 0310 	add.w	r3, r7, #16
 8000f06:	4618      	mov	r0, r3
 8000f08:	f002 fb36 	bl	8003578 <HAL_RCCEx_PeriphCLKConfig>
 8000f0c:	4603      	mov	r3, r0
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d001      	beq.n	8000f16 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8000f12:	f7ff ff25 	bl	8000d60 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000f16:	4b1d      	ldr	r3, [pc, #116]	@ (8000f8c <HAL_UART_MspInit+0xcc>)
 8000f18:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000f1c:	4a1b      	ldr	r2, [pc, #108]	@ (8000f8c <HAL_UART_MspInit+0xcc>)
 8000f1e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000f22:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000f26:	4b19      	ldr	r3, [pc, #100]	@ (8000f8c <HAL_UART_MspInit+0xcc>)
 8000f28:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000f2c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000f30:	60fb      	str	r3, [r7, #12]
 8000f32:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f34:	4b15      	ldr	r3, [pc, #84]	@ (8000f8c <HAL_UART_MspInit+0xcc>)
 8000f36:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f3a:	4a14      	ldr	r2, [pc, #80]	@ (8000f8c <HAL_UART_MspInit+0xcc>)
 8000f3c:	f043 0308 	orr.w	r3, r3, #8
 8000f40:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f44:	4b11      	ldr	r3, [pc, #68]	@ (8000f8c <HAL_UART_MspInit+0xcc>)
 8000f46:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f4a:	f003 0308 	and.w	r3, r3, #8
 8000f4e:	60bb      	str	r3, [r7, #8]
 8000f50:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8000f52:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000f56:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f5a:	2302      	movs	r3, #2
 8000f5c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f60:	2300      	movs	r3, #0
 8000f62:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f66:	2300      	movs	r3, #0
 8000f68:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000f6c:	2307      	movs	r3, #7
 8000f6e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f72:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000f76:	4619      	mov	r1, r3
 8000f78:	4805      	ldr	r0, [pc, #20]	@ (8000f90 <HAL_UART_MspInit+0xd0>)
 8000f7a:	f001 f8c5 	bl	8002108 <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8000f7e:	bf00      	nop
 8000f80:	37e8      	adds	r7, #232	@ 0xe8
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bd80      	pop	{r7, pc}
 8000f86:	bf00      	nop
 8000f88:	40004800 	.word	0x40004800
 8000f8c:	58024400 	.word	0x58024400
 8000f90:	58020c00 	.word	0x58020c00

08000f94 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f94:	b480      	push	{r7}
 8000f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000f98:	bf00      	nop
 8000f9a:	e7fd      	b.n	8000f98 <NMI_Handler+0x4>

08000f9c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fa0:	bf00      	nop
 8000fa2:	e7fd      	b.n	8000fa0 <HardFault_Handler+0x4>

08000fa4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000fa8:	bf00      	nop
 8000faa:	e7fd      	b.n	8000fa8 <MemManage_Handler+0x4>

08000fac <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fac:	b480      	push	{r7}
 8000fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000fb0:	bf00      	nop
 8000fb2:	e7fd      	b.n	8000fb0 <BusFault_Handler+0x4>

08000fb4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fb8:	bf00      	nop
 8000fba:	e7fd      	b.n	8000fb8 <UsageFault_Handler+0x4>

08000fbc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fbc:	b480      	push	{r7}
 8000fbe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000fc0:	bf00      	nop
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc8:	4770      	bx	lr

08000fca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000fca:	b480      	push	{r7}
 8000fcc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000fce:	bf00      	nop
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd6:	4770      	bx	lr

08000fd8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000fd8:	b480      	push	{r7}
 8000fda:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000fdc:	bf00      	nop
 8000fde:	46bd      	mov	sp, r7
 8000fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe4:	4770      	bx	lr

08000fe6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000fe6:	b580      	push	{r7, lr}
 8000fe8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000fea:	f000 f965 	bl	80012b8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fee:	bf00      	nop
 8000ff0:	bd80      	pop	{r7, pc}

08000ff2 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000ff2:	b480      	push	{r7}
 8000ff4:	af00      	add	r7, sp, #0
	return 1;
 8000ff6:	2301      	movs	r3, #1
}
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001000:	4770      	bx	lr

08001002 <_kill>:

int _kill(int pid, int sig)
{
 8001002:	b580      	push	{r7, lr}
 8001004:	b082      	sub	sp, #8
 8001006:	af00      	add	r7, sp, #0
 8001008:	6078      	str	r0, [r7, #4]
 800100a:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800100c:	f006 f8da 	bl	80071c4 <__errno>
 8001010:	4603      	mov	r3, r0
 8001012:	2216      	movs	r2, #22
 8001014:	601a      	str	r2, [r3, #0]
	return -1;
 8001016:	f04f 33ff 	mov.w	r3, #4294967295
}
 800101a:	4618      	mov	r0, r3
 800101c:	3708      	adds	r7, #8
 800101e:	46bd      	mov	sp, r7
 8001020:	bd80      	pop	{r7, pc}

08001022 <_exit>:

void _exit (int status)
{
 8001022:	b580      	push	{r7, lr}
 8001024:	b082      	sub	sp, #8
 8001026:	af00      	add	r7, sp, #0
 8001028:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800102a:	f04f 31ff 	mov.w	r1, #4294967295
 800102e:	6878      	ldr	r0, [r7, #4]
 8001030:	f7ff ffe7 	bl	8001002 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001034:	bf00      	nop
 8001036:	e7fd      	b.n	8001034 <_exit+0x12>

08001038 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b086      	sub	sp, #24
 800103c:	af00      	add	r7, sp, #0
 800103e:	60f8      	str	r0, [r7, #12]
 8001040:	60b9      	str	r1, [r7, #8]
 8001042:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001044:	2300      	movs	r3, #0
 8001046:	617b      	str	r3, [r7, #20]
 8001048:	e00a      	b.n	8001060 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800104a:	f3af 8000 	nop.w
 800104e:	4601      	mov	r1, r0
 8001050:	68bb      	ldr	r3, [r7, #8]
 8001052:	1c5a      	adds	r2, r3, #1
 8001054:	60ba      	str	r2, [r7, #8]
 8001056:	b2ca      	uxtb	r2, r1
 8001058:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800105a:	697b      	ldr	r3, [r7, #20]
 800105c:	3301      	adds	r3, #1
 800105e:	617b      	str	r3, [r7, #20]
 8001060:	697a      	ldr	r2, [r7, #20]
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	429a      	cmp	r2, r3
 8001066:	dbf0      	blt.n	800104a <_read+0x12>
	}

return len;
 8001068:	687b      	ldr	r3, [r7, #4]
}
 800106a:	4618      	mov	r0, r3
 800106c:	3718      	adds	r7, #24
 800106e:	46bd      	mov	sp, r7
 8001070:	bd80      	pop	{r7, pc}

08001072 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001072:	b580      	push	{r7, lr}
 8001074:	b086      	sub	sp, #24
 8001076:	af00      	add	r7, sp, #0
 8001078:	60f8      	str	r0, [r7, #12]
 800107a:	60b9      	str	r1, [r7, #8]
 800107c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800107e:	2300      	movs	r3, #0
 8001080:	617b      	str	r3, [r7, #20]
 8001082:	e009      	b.n	8001098 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001084:	68bb      	ldr	r3, [r7, #8]
 8001086:	1c5a      	adds	r2, r3, #1
 8001088:	60ba      	str	r2, [r7, #8]
 800108a:	781b      	ldrb	r3, [r3, #0]
 800108c:	4618      	mov	r0, r3
 800108e:	f7ff fe6d 	bl	8000d6c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001092:	697b      	ldr	r3, [r7, #20]
 8001094:	3301      	adds	r3, #1
 8001096:	617b      	str	r3, [r7, #20]
 8001098:	697a      	ldr	r2, [r7, #20]
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	429a      	cmp	r2, r3
 800109e:	dbf1      	blt.n	8001084 <_write+0x12>
	}
	return len;
 80010a0:	687b      	ldr	r3, [r7, #4]
}
 80010a2:	4618      	mov	r0, r3
 80010a4:	3718      	adds	r7, #24
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}

080010aa <_close>:

int _close(int file)
{
 80010aa:	b480      	push	{r7}
 80010ac:	b083      	sub	sp, #12
 80010ae:	af00      	add	r7, sp, #0
 80010b0:	6078      	str	r0, [r7, #4]
	return -1;
 80010b2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80010b6:	4618      	mov	r0, r3
 80010b8:	370c      	adds	r7, #12
 80010ba:	46bd      	mov	sp, r7
 80010bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c0:	4770      	bx	lr

080010c2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80010c2:	b480      	push	{r7}
 80010c4:	b083      	sub	sp, #12
 80010c6:	af00      	add	r7, sp, #0
 80010c8:	6078      	str	r0, [r7, #4]
 80010ca:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80010cc:	683b      	ldr	r3, [r7, #0]
 80010ce:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80010d2:	605a      	str	r2, [r3, #4]
	return 0;
 80010d4:	2300      	movs	r3, #0
}
 80010d6:	4618      	mov	r0, r3
 80010d8:	370c      	adds	r7, #12
 80010da:	46bd      	mov	sp, r7
 80010dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e0:	4770      	bx	lr

080010e2 <_isatty>:

int _isatty(int file)
{
 80010e2:	b480      	push	{r7}
 80010e4:	b083      	sub	sp, #12
 80010e6:	af00      	add	r7, sp, #0
 80010e8:	6078      	str	r0, [r7, #4]
	return 1;
 80010ea:	2301      	movs	r3, #1
}
 80010ec:	4618      	mov	r0, r3
 80010ee:	370c      	adds	r7, #12
 80010f0:	46bd      	mov	sp, r7
 80010f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f6:	4770      	bx	lr

080010f8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80010f8:	b480      	push	{r7}
 80010fa:	b085      	sub	sp, #20
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	60f8      	str	r0, [r7, #12]
 8001100:	60b9      	str	r1, [r7, #8]
 8001102:	607a      	str	r2, [r7, #4]
	return 0;
 8001104:	2300      	movs	r3, #0
}
 8001106:	4618      	mov	r0, r3
 8001108:	3714      	adds	r7, #20
 800110a:	46bd      	mov	sp, r7
 800110c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001110:	4770      	bx	lr
	...

08001114 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b086      	sub	sp, #24
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800111c:	4a14      	ldr	r2, [pc, #80]	@ (8001170 <_sbrk+0x5c>)
 800111e:	4b15      	ldr	r3, [pc, #84]	@ (8001174 <_sbrk+0x60>)
 8001120:	1ad3      	subs	r3, r2, r3
 8001122:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001124:	697b      	ldr	r3, [r7, #20]
 8001126:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001128:	4b13      	ldr	r3, [pc, #76]	@ (8001178 <_sbrk+0x64>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	2b00      	cmp	r3, #0
 800112e:	d102      	bne.n	8001136 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001130:	4b11      	ldr	r3, [pc, #68]	@ (8001178 <_sbrk+0x64>)
 8001132:	4a12      	ldr	r2, [pc, #72]	@ (800117c <_sbrk+0x68>)
 8001134:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001136:	4b10      	ldr	r3, [pc, #64]	@ (8001178 <_sbrk+0x64>)
 8001138:	681a      	ldr	r2, [r3, #0]
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	4413      	add	r3, r2
 800113e:	693a      	ldr	r2, [r7, #16]
 8001140:	429a      	cmp	r2, r3
 8001142:	d207      	bcs.n	8001154 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001144:	f006 f83e 	bl	80071c4 <__errno>
 8001148:	4603      	mov	r3, r0
 800114a:	220c      	movs	r2, #12
 800114c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800114e:	f04f 33ff 	mov.w	r3, #4294967295
 8001152:	e009      	b.n	8001168 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001154:	4b08      	ldr	r3, [pc, #32]	@ (8001178 <_sbrk+0x64>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800115a:	4b07      	ldr	r3, [pc, #28]	@ (8001178 <_sbrk+0x64>)
 800115c:	681a      	ldr	r2, [r3, #0]
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	4413      	add	r3, r2
 8001162:	4a05      	ldr	r2, [pc, #20]	@ (8001178 <_sbrk+0x64>)
 8001164:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001166:	68fb      	ldr	r3, [r7, #12]
}
 8001168:	4618      	mov	r0, r3
 800116a:	3718      	adds	r7, #24
 800116c:	46bd      	mov	sp, r7
 800116e:	bd80      	pop	{r7, pc}
 8001170:	24080000 	.word	0x24080000
 8001174:	00000400 	.word	0x00000400
 8001178:	24000374 	.word	0x24000374
 800117c:	240004c8 	.word	0x240004c8

08001180 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001180:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80011b8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001184:	f7ff fa9a 	bl	80006bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001188:	480c      	ldr	r0, [pc, #48]	@ (80011bc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800118a:	490d      	ldr	r1, [pc, #52]	@ (80011c0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800118c:	4a0d      	ldr	r2, [pc, #52]	@ (80011c4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800118e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001190:	e002      	b.n	8001198 <LoopCopyDataInit>

08001192 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001192:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001194:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001196:	3304      	adds	r3, #4

08001198 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001198:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800119a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800119c:	d3f9      	bcc.n	8001192 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800119e:	4a0a      	ldr	r2, [pc, #40]	@ (80011c8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80011a0:	4c0a      	ldr	r4, [pc, #40]	@ (80011cc <LoopFillZerobss+0x22>)
  movs r3, #0
 80011a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011a4:	e001      	b.n	80011aa <LoopFillZerobss>

080011a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011a8:	3204      	adds	r2, #4

080011aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011ac:	d3fb      	bcc.n	80011a6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80011ae:	f006 f80f 	bl	80071d0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80011b2:	f7ff fb19 	bl	80007e8 <main>
  bx  lr
 80011b6:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80011b8:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80011bc:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80011c0:	240001d8 	.word	0x240001d8
  ldr r2, =_sidata
 80011c4:	080091e4 	.word	0x080091e4
  ldr r2, =_sbss
 80011c8:	240001d8 	.word	0x240001d8
  ldr r4, =_ebss
 80011cc:	240004c8 	.word	0x240004c8

080011d0 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80011d0:	e7fe      	b.n	80011d0 <ADC3_IRQHandler>
	...

080011d4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b082      	sub	sp, #8
 80011d8:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011da:	2003      	movs	r0, #3
 80011dc:	f000 f94a 	bl	8001474 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 80011e0:	f001 fff4 	bl	80031cc <HAL_RCC_GetSysClockFreq>
 80011e4:	4602      	mov	r2, r0
 80011e6:	4b15      	ldr	r3, [pc, #84]	@ (800123c <HAL_Init+0x68>)
 80011e8:	699b      	ldr	r3, [r3, #24]
 80011ea:	0a1b      	lsrs	r3, r3, #8
 80011ec:	f003 030f 	and.w	r3, r3, #15
 80011f0:	4913      	ldr	r1, [pc, #76]	@ (8001240 <HAL_Init+0x6c>)
 80011f2:	5ccb      	ldrb	r3, [r1, r3]
 80011f4:	f003 031f 	and.w	r3, r3, #31
 80011f8:	fa22 f303 	lsr.w	r3, r2, r3
 80011fc:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80011fe:	4b0f      	ldr	r3, [pc, #60]	@ (800123c <HAL_Init+0x68>)
 8001200:	699b      	ldr	r3, [r3, #24]
 8001202:	f003 030f 	and.w	r3, r3, #15
 8001206:	4a0e      	ldr	r2, [pc, #56]	@ (8001240 <HAL_Init+0x6c>)
 8001208:	5cd3      	ldrb	r3, [r2, r3]
 800120a:	f003 031f 	and.w	r3, r3, #31
 800120e:	687a      	ldr	r2, [r7, #4]
 8001210:	fa22 f303 	lsr.w	r3, r2, r3
 8001214:	4a0b      	ldr	r2, [pc, #44]	@ (8001244 <HAL_Init+0x70>)
 8001216:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001218:	4a0b      	ldr	r2, [pc, #44]	@ (8001248 <HAL_Init+0x74>)
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800121e:	200f      	movs	r0, #15
 8001220:	f000 f814 	bl	800124c <HAL_InitTick>
 8001224:	4603      	mov	r3, r0
 8001226:	2b00      	cmp	r3, #0
 8001228:	d001      	beq.n	800122e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800122a:	2301      	movs	r3, #1
 800122c:	e002      	b.n	8001234 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800122e:	f7ff fdaf 	bl	8000d90 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001232:	2300      	movs	r3, #0
}
 8001234:	4618      	mov	r0, r3
 8001236:	3708      	adds	r7, #8
 8001238:	46bd      	mov	sp, r7
 800123a:	bd80      	pop	{r7, pc}
 800123c:	58024400 	.word	0x58024400
 8001240:	08008e18 	.word	0x08008e18
 8001244:	24000004 	.word	0x24000004
 8001248:	24000000 	.word	0x24000000

0800124c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b082      	sub	sp, #8
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001254:	4b15      	ldr	r3, [pc, #84]	@ (80012ac <HAL_InitTick+0x60>)
 8001256:	781b      	ldrb	r3, [r3, #0]
 8001258:	2b00      	cmp	r3, #0
 800125a:	d101      	bne.n	8001260 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 800125c:	2301      	movs	r3, #1
 800125e:	e021      	b.n	80012a4 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001260:	4b13      	ldr	r3, [pc, #76]	@ (80012b0 <HAL_InitTick+0x64>)
 8001262:	681a      	ldr	r2, [r3, #0]
 8001264:	4b11      	ldr	r3, [pc, #68]	@ (80012ac <HAL_InitTick+0x60>)
 8001266:	781b      	ldrb	r3, [r3, #0]
 8001268:	4619      	mov	r1, r3
 800126a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800126e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001272:	fbb2 f3f3 	udiv	r3, r2, r3
 8001276:	4618      	mov	r0, r3
 8001278:	f000 f921 	bl	80014be <HAL_SYSTICK_Config>
 800127c:	4603      	mov	r3, r0
 800127e:	2b00      	cmp	r3, #0
 8001280:	d001      	beq.n	8001286 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001282:	2301      	movs	r3, #1
 8001284:	e00e      	b.n	80012a4 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	2b0f      	cmp	r3, #15
 800128a:	d80a      	bhi.n	80012a2 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800128c:	2200      	movs	r2, #0
 800128e:	6879      	ldr	r1, [r7, #4]
 8001290:	f04f 30ff 	mov.w	r0, #4294967295
 8001294:	f000 f8f9 	bl	800148a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001298:	4a06      	ldr	r2, [pc, #24]	@ (80012b4 <HAL_InitTick+0x68>)
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800129e:	2300      	movs	r3, #0
 80012a0:	e000      	b.n	80012a4 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80012a2:	2301      	movs	r3, #1
}
 80012a4:	4618      	mov	r0, r3
 80012a6:	3708      	adds	r7, #8
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bd80      	pop	{r7, pc}
 80012ac:	2400000c 	.word	0x2400000c
 80012b0:	24000000 	.word	0x24000000
 80012b4:	24000008 	.word	0x24000008

080012b8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012b8:	b480      	push	{r7}
 80012ba:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80012bc:	4b06      	ldr	r3, [pc, #24]	@ (80012d8 <HAL_IncTick+0x20>)
 80012be:	781b      	ldrb	r3, [r3, #0]
 80012c0:	461a      	mov	r2, r3
 80012c2:	4b06      	ldr	r3, [pc, #24]	@ (80012dc <HAL_IncTick+0x24>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	4413      	add	r3, r2
 80012c8:	4a04      	ldr	r2, [pc, #16]	@ (80012dc <HAL_IncTick+0x24>)
 80012ca:	6013      	str	r3, [r2, #0]
}
 80012cc:	bf00      	nop
 80012ce:	46bd      	mov	sp, r7
 80012d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d4:	4770      	bx	lr
 80012d6:	bf00      	nop
 80012d8:	2400000c 	.word	0x2400000c
 80012dc:	24000378 	.word	0x24000378

080012e0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012e0:	b480      	push	{r7}
 80012e2:	af00      	add	r7, sp, #0
  return uwTick;
 80012e4:	4b03      	ldr	r3, [pc, #12]	@ (80012f4 <HAL_GetTick+0x14>)
 80012e6:	681b      	ldr	r3, [r3, #0]
}
 80012e8:	4618      	mov	r0, r3
 80012ea:	46bd      	mov	sp, r7
 80012ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f0:	4770      	bx	lr
 80012f2:	bf00      	nop
 80012f4:	24000378 	.word	0x24000378

080012f8 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 80012f8:	b480      	push	{r7}
 80012fa:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 80012fc:	4b03      	ldr	r3, [pc, #12]	@ (800130c <HAL_GetREVID+0x14>)
 80012fe:	681b      	ldr	r3, [r3, #0]
 8001300:	0c1b      	lsrs	r3, r3, #16
}
 8001302:	4618      	mov	r0, r3
 8001304:	46bd      	mov	sp, r7
 8001306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130a:	4770      	bx	lr
 800130c:	5c001000 	.word	0x5c001000

08001310 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001310:	b480      	push	{r7}
 8001312:	b085      	sub	sp, #20
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	f003 0307 	and.w	r3, r3, #7
 800131e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001320:	4b0b      	ldr	r3, [pc, #44]	@ (8001350 <__NVIC_SetPriorityGrouping+0x40>)
 8001322:	68db      	ldr	r3, [r3, #12]
 8001324:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001326:	68ba      	ldr	r2, [r7, #8]
 8001328:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800132c:	4013      	ands	r3, r2
 800132e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001334:	68bb      	ldr	r3, [r7, #8]
 8001336:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001338:	4b06      	ldr	r3, [pc, #24]	@ (8001354 <__NVIC_SetPriorityGrouping+0x44>)
 800133a:	4313      	orrs	r3, r2
 800133c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800133e:	4a04      	ldr	r2, [pc, #16]	@ (8001350 <__NVIC_SetPriorityGrouping+0x40>)
 8001340:	68bb      	ldr	r3, [r7, #8]
 8001342:	60d3      	str	r3, [r2, #12]
}
 8001344:	bf00      	nop
 8001346:	3714      	adds	r7, #20
 8001348:	46bd      	mov	sp, r7
 800134a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134e:	4770      	bx	lr
 8001350:	e000ed00 	.word	0xe000ed00
 8001354:	05fa0000 	.word	0x05fa0000

08001358 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001358:	b480      	push	{r7}
 800135a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800135c:	4b04      	ldr	r3, [pc, #16]	@ (8001370 <__NVIC_GetPriorityGrouping+0x18>)
 800135e:	68db      	ldr	r3, [r3, #12]
 8001360:	0a1b      	lsrs	r3, r3, #8
 8001362:	f003 0307 	and.w	r3, r3, #7
}
 8001366:	4618      	mov	r0, r3
 8001368:	46bd      	mov	sp, r7
 800136a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800136e:	4770      	bx	lr
 8001370:	e000ed00 	.word	0xe000ed00

08001374 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001374:	b480      	push	{r7}
 8001376:	b083      	sub	sp, #12
 8001378:	af00      	add	r7, sp, #0
 800137a:	4603      	mov	r3, r0
 800137c:	6039      	str	r1, [r7, #0]
 800137e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001380:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001384:	2b00      	cmp	r3, #0
 8001386:	db0a      	blt.n	800139e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001388:	683b      	ldr	r3, [r7, #0]
 800138a:	b2da      	uxtb	r2, r3
 800138c:	490c      	ldr	r1, [pc, #48]	@ (80013c0 <__NVIC_SetPriority+0x4c>)
 800138e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001392:	0112      	lsls	r2, r2, #4
 8001394:	b2d2      	uxtb	r2, r2
 8001396:	440b      	add	r3, r1
 8001398:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800139c:	e00a      	b.n	80013b4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800139e:	683b      	ldr	r3, [r7, #0]
 80013a0:	b2da      	uxtb	r2, r3
 80013a2:	4908      	ldr	r1, [pc, #32]	@ (80013c4 <__NVIC_SetPriority+0x50>)
 80013a4:	88fb      	ldrh	r3, [r7, #6]
 80013a6:	f003 030f 	and.w	r3, r3, #15
 80013aa:	3b04      	subs	r3, #4
 80013ac:	0112      	lsls	r2, r2, #4
 80013ae:	b2d2      	uxtb	r2, r2
 80013b0:	440b      	add	r3, r1
 80013b2:	761a      	strb	r2, [r3, #24]
}
 80013b4:	bf00      	nop
 80013b6:	370c      	adds	r7, #12
 80013b8:	46bd      	mov	sp, r7
 80013ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013be:	4770      	bx	lr
 80013c0:	e000e100 	.word	0xe000e100
 80013c4:	e000ed00 	.word	0xe000ed00

080013c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013c8:	b480      	push	{r7}
 80013ca:	b089      	sub	sp, #36	@ 0x24
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	60f8      	str	r0, [r7, #12]
 80013d0:	60b9      	str	r1, [r7, #8]
 80013d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	f003 0307 	and.w	r3, r3, #7
 80013da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80013dc:	69fb      	ldr	r3, [r7, #28]
 80013de:	f1c3 0307 	rsb	r3, r3, #7
 80013e2:	2b04      	cmp	r3, #4
 80013e4:	bf28      	it	cs
 80013e6:	2304      	movcs	r3, #4
 80013e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013ea:	69fb      	ldr	r3, [r7, #28]
 80013ec:	3304      	adds	r3, #4
 80013ee:	2b06      	cmp	r3, #6
 80013f0:	d902      	bls.n	80013f8 <NVIC_EncodePriority+0x30>
 80013f2:	69fb      	ldr	r3, [r7, #28]
 80013f4:	3b03      	subs	r3, #3
 80013f6:	e000      	b.n	80013fa <NVIC_EncodePriority+0x32>
 80013f8:	2300      	movs	r3, #0
 80013fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013fc:	f04f 32ff 	mov.w	r2, #4294967295
 8001400:	69bb      	ldr	r3, [r7, #24]
 8001402:	fa02 f303 	lsl.w	r3, r2, r3
 8001406:	43da      	mvns	r2, r3
 8001408:	68bb      	ldr	r3, [r7, #8]
 800140a:	401a      	ands	r2, r3
 800140c:	697b      	ldr	r3, [r7, #20]
 800140e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001410:	f04f 31ff 	mov.w	r1, #4294967295
 8001414:	697b      	ldr	r3, [r7, #20]
 8001416:	fa01 f303 	lsl.w	r3, r1, r3
 800141a:	43d9      	mvns	r1, r3
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001420:	4313      	orrs	r3, r2
         );
}
 8001422:	4618      	mov	r0, r3
 8001424:	3724      	adds	r7, #36	@ 0x24
 8001426:	46bd      	mov	sp, r7
 8001428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142c:	4770      	bx	lr
	...

08001430 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b082      	sub	sp, #8
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	3b01      	subs	r3, #1
 800143c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001440:	d301      	bcc.n	8001446 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001442:	2301      	movs	r3, #1
 8001444:	e00f      	b.n	8001466 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001446:	4a0a      	ldr	r2, [pc, #40]	@ (8001470 <SysTick_Config+0x40>)
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	3b01      	subs	r3, #1
 800144c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800144e:	210f      	movs	r1, #15
 8001450:	f04f 30ff 	mov.w	r0, #4294967295
 8001454:	f7ff ff8e 	bl	8001374 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001458:	4b05      	ldr	r3, [pc, #20]	@ (8001470 <SysTick_Config+0x40>)
 800145a:	2200      	movs	r2, #0
 800145c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800145e:	4b04      	ldr	r3, [pc, #16]	@ (8001470 <SysTick_Config+0x40>)
 8001460:	2207      	movs	r2, #7
 8001462:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001464:	2300      	movs	r3, #0
}
 8001466:	4618      	mov	r0, r3
 8001468:	3708      	adds	r7, #8
 800146a:	46bd      	mov	sp, r7
 800146c:	bd80      	pop	{r7, pc}
 800146e:	bf00      	nop
 8001470:	e000e010 	.word	0xe000e010

08001474 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b082      	sub	sp, #8
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800147c:	6878      	ldr	r0, [r7, #4]
 800147e:	f7ff ff47 	bl	8001310 <__NVIC_SetPriorityGrouping>
}
 8001482:	bf00      	nop
 8001484:	3708      	adds	r7, #8
 8001486:	46bd      	mov	sp, r7
 8001488:	bd80      	pop	{r7, pc}

0800148a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800148a:	b580      	push	{r7, lr}
 800148c:	b086      	sub	sp, #24
 800148e:	af00      	add	r7, sp, #0
 8001490:	4603      	mov	r3, r0
 8001492:	60b9      	str	r1, [r7, #8]
 8001494:	607a      	str	r2, [r7, #4]
 8001496:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001498:	f7ff ff5e 	bl	8001358 <__NVIC_GetPriorityGrouping>
 800149c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800149e:	687a      	ldr	r2, [r7, #4]
 80014a0:	68b9      	ldr	r1, [r7, #8]
 80014a2:	6978      	ldr	r0, [r7, #20]
 80014a4:	f7ff ff90 	bl	80013c8 <NVIC_EncodePriority>
 80014a8:	4602      	mov	r2, r0
 80014aa:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80014ae:	4611      	mov	r1, r2
 80014b0:	4618      	mov	r0, r3
 80014b2:	f7ff ff5f 	bl	8001374 <__NVIC_SetPriority>
}
 80014b6:	bf00      	nop
 80014b8:	3718      	adds	r7, #24
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bd80      	pop	{r7, pc}

080014be <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80014be:	b580      	push	{r7, lr}
 80014c0:	b082      	sub	sp, #8
 80014c2:	af00      	add	r7, sp, #0
 80014c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80014c6:	6878      	ldr	r0, [r7, #4]
 80014c8:	f7ff ffb2 	bl	8001430 <SysTick_Config>
 80014cc:	4603      	mov	r3, r0
}
 80014ce:	4618      	mov	r0, r3
 80014d0:	3708      	adds	r7, #8
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}
	...

080014d8 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b098      	sub	sp, #96	@ 0x60
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 80014e0:	4a84      	ldr	r2, [pc, #528]	@ (80016f4 <HAL_FDCAN_Init+0x21c>)
 80014e2:	f107 030c 	add.w	r3, r7, #12
 80014e6:	4611      	mov	r1, r2
 80014e8:	224c      	movs	r2, #76	@ 0x4c
 80014ea:	4618      	mov	r0, r3
 80014ec:	f005 fe97 	bl	800721e <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d101      	bne.n	80014fa <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 80014f6:	2301      	movs	r3, #1
 80014f8:	e1c6      	b.n	8001888 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	4a7e      	ldr	r2, [pc, #504]	@ (80016f8 <HAL_FDCAN_Init+0x220>)
 8001500:	4293      	cmp	r3, r2
 8001502:	d106      	bne.n	8001512 <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800150c:	461a      	mov	r2, r3
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8001518:	b2db      	uxtb	r3, r3
 800151a:	2b00      	cmp	r3, #0
 800151c:	d106      	bne.n	800152c <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	2200      	movs	r2, #0
 8001522:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8001526:	6878      	ldr	r0, [r7, #4]
 8001528:	f7ff fc4c 	bl	8000dc4 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	699a      	ldr	r2, [r3, #24]
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	f022 0210 	bic.w	r2, r2, #16
 800153a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800153c:	f7ff fed0 	bl	80012e0 <HAL_GetTick>
 8001540:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8001542:	e014      	b.n	800156e <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8001544:	f7ff fecc 	bl	80012e0 <HAL_GetTick>
 8001548:	4602      	mov	r2, r0
 800154a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800154c:	1ad3      	subs	r3, r2, r3
 800154e:	2b0a      	cmp	r3, #10
 8001550:	d90d      	bls.n	800156e <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001558:	f043 0201 	orr.w	r2, r3, #1
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	2203      	movs	r2, #3
 8001566:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 800156a:	2301      	movs	r3, #1
 800156c:	e18c      	b.n	8001888 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	699b      	ldr	r3, [r3, #24]
 8001574:	f003 0308 	and.w	r3, r3, #8
 8001578:	2b08      	cmp	r3, #8
 800157a:	d0e3      	beq.n	8001544 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	699a      	ldr	r2, [r3, #24]
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	f042 0201 	orr.w	r2, r2, #1
 800158a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800158c:	f7ff fea8 	bl	80012e0 <HAL_GetTick>
 8001590:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8001592:	e014      	b.n	80015be <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8001594:	f7ff fea4 	bl	80012e0 <HAL_GetTick>
 8001598:	4602      	mov	r2, r0
 800159a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800159c:	1ad3      	subs	r3, r2, r3
 800159e:	2b0a      	cmp	r3, #10
 80015a0:	d90d      	bls.n	80015be <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80015a8:	f043 0201 	orr.w	r2, r3, #1
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	2203      	movs	r2, #3
 80015b6:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 80015ba:	2301      	movs	r3, #1
 80015bc:	e164      	b.n	8001888 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	699b      	ldr	r3, [r3, #24]
 80015c4:	f003 0301 	and.w	r3, r3, #1
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d0e3      	beq.n	8001594 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	699a      	ldr	r2, [r3, #24]
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	f042 0202 	orr.w	r2, r2, #2
 80015da:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	7c1b      	ldrb	r3, [r3, #16]
 80015e0:	2b01      	cmp	r3, #1
 80015e2:	d108      	bne.n	80015f6 <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	699a      	ldr	r2, [r3, #24]
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80015f2:	619a      	str	r2, [r3, #24]
 80015f4:	e007      	b.n	8001606 <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	699a      	ldr	r2, [r3, #24]
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001604:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	7c5b      	ldrb	r3, [r3, #17]
 800160a:	2b01      	cmp	r3, #1
 800160c:	d108      	bne.n	8001620 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	699a      	ldr	r2, [r3, #24]
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800161c:	619a      	str	r2, [r3, #24]
 800161e:	e007      	b.n	8001630 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	699a      	ldr	r2, [r3, #24]
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800162e:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	7c9b      	ldrb	r3, [r3, #18]
 8001634:	2b01      	cmp	r3, #1
 8001636:	d108      	bne.n	800164a <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	699a      	ldr	r2, [r3, #24]
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001646:	619a      	str	r2, [r3, #24]
 8001648:	e007      	b.n	800165a <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	699a      	ldr	r2, [r3, #24]
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8001658:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	699b      	ldr	r3, [r3, #24]
 8001660:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	689a      	ldr	r2, [r3, #8]
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	430a      	orrs	r2, r1
 800166e:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	699a      	ldr	r2, [r3, #24]
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 800167e:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	691a      	ldr	r2, [r3, #16]
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	f022 0210 	bic.w	r2, r2, #16
 800168e:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	68db      	ldr	r3, [r3, #12]
 8001694:	2b01      	cmp	r3, #1
 8001696:	d108      	bne.n	80016aa <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	699a      	ldr	r2, [r3, #24]
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	f042 0204 	orr.w	r2, r2, #4
 80016a6:	619a      	str	r2, [r3, #24]
 80016a8:	e030      	b.n	800170c <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	68db      	ldr	r3, [r3, #12]
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d02c      	beq.n	800170c <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	68db      	ldr	r3, [r3, #12]
 80016b6:	2b02      	cmp	r3, #2
 80016b8:	d020      	beq.n	80016fc <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	699a      	ldr	r2, [r3, #24]
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80016c8:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	691a      	ldr	r2, [r3, #16]
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	f042 0210 	orr.w	r2, r2, #16
 80016d8:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	68db      	ldr	r3, [r3, #12]
 80016de:	2b03      	cmp	r3, #3
 80016e0:	d114      	bne.n	800170c <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	699a      	ldr	r2, [r3, #24]
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	f042 0220 	orr.w	r2, r2, #32
 80016f0:	619a      	str	r2, [r3, #24]
 80016f2:	e00b      	b.n	800170c <HAL_FDCAN_Init+0x234>
 80016f4:	08008dcc 	.word	0x08008dcc
 80016f8:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	699a      	ldr	r2, [r3, #24]
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	f042 0220 	orr.w	r2, r2, #32
 800170a:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	699b      	ldr	r3, [r3, #24]
 8001710:	3b01      	subs	r3, #1
 8001712:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	69db      	ldr	r3, [r3, #28]
 8001718:	3b01      	subs	r3, #1
 800171a:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800171c:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	6a1b      	ldr	r3, [r3, #32]
 8001722:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8001724:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	695b      	ldr	r3, [r3, #20]
 800172c:	3b01      	subs	r3, #1
 800172e:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001734:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001736:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	689b      	ldr	r3, [r3, #8]
 800173c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8001740:	d115      	bne.n	800176e <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001746:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800174c:	3b01      	subs	r3, #1
 800174e:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001750:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001756:	3b01      	subs	r3, #1
 8001758:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800175a:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001762:	3b01      	subs	r3, #1
 8001764:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800176a:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800176c:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001772:	2b00      	cmp	r3, #0
 8001774:	d00a      	beq.n	800178c <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	430a      	orrs	r2, r1
 8001788:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001794:	4413      	add	r3, r2
 8001796:	2b00      	cmp	r3, #0
 8001798:	d011      	beq.n	80017be <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80017a2:	f023 0107 	bic.w	r1, r3, #7
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80017aa:	009b      	lsls	r3, r3, #2
 80017ac:	3360      	adds	r3, #96	@ 0x60
 80017ae:	443b      	add	r3, r7
 80017b0:	f853 2c54 	ldr.w	r2, [r3, #-84]
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	430a      	orrs	r2, r1
 80017ba:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d011      	beq.n	80017ea <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80017ce:	f023 0107 	bic.w	r1, r3, #7
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017d6:	009b      	lsls	r3, r3, #2
 80017d8:	3360      	adds	r3, #96	@ 0x60
 80017da:	443b      	add	r3, r7
 80017dc:	f853 2c54 	ldr.w	r2, [r3, #-84]
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	430a      	orrs	r2, r1
 80017e6:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d012      	beq.n	8001818 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80017fa:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001802:	009b      	lsls	r3, r3, #2
 8001804:	3360      	adds	r3, #96	@ 0x60
 8001806:	443b      	add	r3, r7
 8001808:	f853 3c54 	ldr.w	r3, [r3, #-84]
 800180c:	011a      	lsls	r2, r3, #4
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	430a      	orrs	r2, r1
 8001814:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800181c:	2b00      	cmp	r3, #0
 800181e:	d012      	beq.n	8001846 <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8001828:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001830:	009b      	lsls	r3, r3, #2
 8001832:	3360      	adds	r3, #96	@ 0x60
 8001834:	443b      	add	r3, r7
 8001836:	f853 3c54 	ldr.w	r3, [r3, #-84]
 800183a:	021a      	lsls	r2, r3, #8
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	430a      	orrs	r2, r1
 8001842:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	4a11      	ldr	r2, [pc, #68]	@ (8001890 <HAL_FDCAN_Init+0x3b8>)
 800184c:	4293      	cmp	r3, r2
 800184e:	d107      	bne.n	8001860 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	685b      	ldr	r3, [r3, #4]
 8001854:	689a      	ldr	r2, [r3, #8]
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	685b      	ldr	r3, [r3, #4]
 800185a:	f022 0203 	bic.w	r2, r2, #3
 800185e:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	2200      	movs	r2, #0
 8001864:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	2200      	movs	r2, #0
 800186c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	2201      	movs	r2, #1
 8001874:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8001878:	6878      	ldr	r0, [r7, #4]
 800187a:	f000 fabf 	bl	8001dfc <FDCAN_CalcultateRamBlockAddresses>
 800187e:	4603      	mov	r3, r0
 8001880:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8001884:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 8001888:	4618      	mov	r0, r3
 800188a:	3760      	adds	r7, #96	@ 0x60
 800188c:	46bd      	mov	sp, r7
 800188e:	bd80      	pop	{r7, pc}
 8001890:	4000a000 	.word	0x4000a000

08001894 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8001894:	b480      	push	{r7}
 8001896:	b087      	sub	sp, #28
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
 800189c:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80018a4:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80018a6:	7bfb      	ldrb	r3, [r7, #15]
 80018a8:	2b01      	cmp	r3, #1
 80018aa:	d002      	beq.n	80018b2 <HAL_FDCAN_ConfigFilter+0x1e>
 80018ac:	7bfb      	ldrb	r3, [r7, #15]
 80018ae:	2b02      	cmp	r3, #2
 80018b0:	d157      	bne.n	8001962 <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 80018b2:	683b      	ldr	r3, [r7, #0]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d12b      	bne.n	8001912 <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 80018ba:	683b      	ldr	r3, [r7, #0]
 80018bc:	68db      	ldr	r3, [r3, #12]
 80018be:	2b07      	cmp	r3, #7
 80018c0:	d10d      	bne.n	80018de <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 80018c2:	683b      	ldr	r3, [r7, #0]
 80018c4:	691b      	ldr	r3, [r3, #16]
 80018c6:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	69db      	ldr	r3, [r3, #28]
 80018cc:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 80018ce:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 80018d0:	683b      	ldr	r3, [r7, #0]
 80018d2:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 80018d4:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 80018d6:	f043 5360 	orr.w	r3, r3, #939524096	@ 0x38000000
 80018da:	617b      	str	r3, [r7, #20]
 80018dc:	e00e      	b.n	80018fc <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80018de:	683b      	ldr	r3, [r7, #0]
 80018e0:	689b      	ldr	r3, [r3, #8]
 80018e2:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 80018e4:	683b      	ldr	r3, [r7, #0]
 80018e6:	68db      	ldr	r3, [r3, #12]
 80018e8:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80018ea:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 80018ec:	683b      	ldr	r3, [r7, #0]
 80018ee:	691b      	ldr	r3, [r3, #16]
 80018f0:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 80018f2:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 80018f4:	683b      	ldr	r3, [r7, #0]
 80018f6:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80018f8:	4313      	orrs	r3, r2
 80018fa:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8001900:	683b      	ldr	r3, [r7, #0]
 8001902:	685b      	ldr	r3, [r3, #4]
 8001904:	009b      	lsls	r3, r3, #2
 8001906:	4413      	add	r3, r2
 8001908:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 800190a:	68bb      	ldr	r3, [r7, #8]
 800190c:	697a      	ldr	r2, [r7, #20]
 800190e:	601a      	str	r2, [r3, #0]
 8001910:	e025      	b.n	800195e <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8001912:	683b      	ldr	r3, [r7, #0]
 8001914:	68db      	ldr	r3, [r3, #12]
 8001916:	075a      	lsls	r2, r3, #29
 8001918:	683b      	ldr	r3, [r7, #0]
 800191a:	691b      	ldr	r3, [r3, #16]
 800191c:	4313      	orrs	r3, r2
 800191e:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	68db      	ldr	r3, [r3, #12]
 8001924:	2b07      	cmp	r3, #7
 8001926:	d103      	bne.n	8001930 <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 8001928:	683b      	ldr	r3, [r7, #0]
 800192a:	699b      	ldr	r3, [r3, #24]
 800192c:	613b      	str	r3, [r7, #16]
 800192e:	e006      	b.n	800193e <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	689b      	ldr	r3, [r3, #8]
 8001934:	079a      	lsls	r2, r3, #30
 8001936:	683b      	ldr	r3, [r7, #0]
 8001938:	695b      	ldr	r3, [r3, #20]
 800193a:	4313      	orrs	r3, r2
 800193c:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001942:	683b      	ldr	r3, [r7, #0]
 8001944:	685b      	ldr	r3, [r3, #4]
 8001946:	00db      	lsls	r3, r3, #3
 8001948:	4413      	add	r3, r2
 800194a:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 800194c:	68bb      	ldr	r3, [r7, #8]
 800194e:	697a      	ldr	r2, [r7, #20]
 8001950:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8001952:	68bb      	ldr	r3, [r7, #8]
 8001954:	3304      	adds	r3, #4
 8001956:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8001958:	68bb      	ldr	r3, [r7, #8]
 800195a:	693a      	ldr	r2, [r7, #16]
 800195c:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 800195e:	2300      	movs	r3, #0
 8001960:	e008      	b.n	8001974 <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001968:	f043 0202 	orr.w	r2, r3, #2
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8001972:	2301      	movs	r3, #1
  }
}
 8001974:	4618      	mov	r0, r3
 8001976:	371c      	adds	r7, #28
 8001978:	46bd      	mov	sp, r7
 800197a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197e:	4770      	bx	lr

08001980 <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 8001980:	b480      	push	{r7}
 8001982:	b085      	sub	sp, #20
 8001984:	af00      	add	r7, sp, #0
 8001986:	60f8      	str	r0, [r7, #12]
 8001988:	60b9      	str	r1, [r7, #8]
 800198a:	607a      	str	r2, [r7, #4]
 800198c:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8001994:	b2db      	uxtb	r3, r3
 8001996:	2b01      	cmp	r3, #1
 8001998:	d110      	bne.n	80019bc <HAL_FDCAN_ConfigGlobalFilter+0x3c>
  {
    /* Configure global filter */
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 800199a:	68bb      	ldr	r3, [r7, #8]
 800199c:	011a      	lsls	r2, r3, #4
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	009b      	lsls	r3, r3, #2
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 80019a2:	431a      	orrs	r2, r3
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 80019a4:	683b      	ldr	r3, [r7, #0]
 80019a6:	005b      	lsls	r3, r3, #1
                             (NonMatchingExt << FDCAN_GFC_ANFE_Pos)  |
 80019a8:	ea42 0103 	orr.w	r1, r2, r3
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	681b      	ldr	r3, [r3, #0]
                             (RejectRemoteStd << FDCAN_GFC_RRFS_Pos) |
 80019b0:	69ba      	ldr	r2, [r7, #24]
 80019b2:	430a      	orrs	r2, r1
    hfdcan->Instance->GFC = ((NonMatchingStd << FDCAN_GFC_ANFS_Pos)  |
 80019b4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
                             (RejectRemoteExt << FDCAN_GFC_RRFE_Pos));

    /* Return function status */
    return HAL_OK;
 80019b8:	2300      	movs	r3, #0
 80019ba:	e008      	b.n	80019ce <HAL_FDCAN_ConfigGlobalFilter+0x4e>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80019c2:	f043 0204 	orr.w	r2, r3, #4
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80019cc:	2301      	movs	r3, #1
  }
}
 80019ce:	4618      	mov	r0, r3
 80019d0:	3714      	adds	r7, #20
 80019d2:	46bd      	mov	sp, r7
 80019d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d8:	4770      	bx	lr

080019da <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 80019da:	b480      	push	{r7}
 80019dc:	b083      	sub	sp, #12
 80019de:	af00      	add	r7, sp, #0
 80019e0:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80019e8:	b2db      	uxtb	r3, r3
 80019ea:	2b01      	cmp	r3, #1
 80019ec:	d111      	bne.n	8001a12 <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	2202      	movs	r2, #2
 80019f2:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	699a      	ldr	r2, [r3, #24]
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	f022 0201 	bic.w	r2, r2, #1
 8001a04:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	2200      	movs	r2, #0
 8001a0a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Return function status */
    return HAL_OK;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	e008      	b.n	8001a24 <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001a18:	f043 0204 	orr.w	r2, r3, #4
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8001a22:	2301      	movs	r3, #1
  }
}
 8001a24:	4618      	mov	r0, r3
 8001a26:	370c      	adds	r7, #12
 8001a28:	46bd      	mov	sp, r7
 8001a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2e:	4770      	bx	lr

08001a30 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8001a30:	b480      	push	{r7}
 8001a32:	b08b      	sub	sp, #44	@ 0x2c
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	60f8      	str	r0, [r7, #12]
 8001a38:	60b9      	str	r1, [r7, #8]
 8001a3a:	607a      	str	r2, [r7, #4]
 8001a3c:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8001a48:	76fb      	strb	r3, [r7, #27]

  if (state == HAL_FDCAN_STATE_BUSY)
 8001a4a:	7efb      	ldrb	r3, [r7, #27]
 8001a4c:	2b02      	cmp	r3, #2
 8001a4e:	f040 8149 	bne.w	8001ce4 <HAL_FDCAN_GetRxMessage+0x2b4>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8001a52:	68bb      	ldr	r3, [r7, #8]
 8001a54:	2b40      	cmp	r3, #64	@ 0x40
 8001a56:	d14c      	bne.n	8001af2 <HAL_FDCAN_GetRxMessage+0xc2>
    {
      /* Check that the Rx FIFO 0 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0S) == 0U)
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8001a60:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d109      	bne.n	8001a7c <HAL_FDCAN_GetRxMessage+0x4c>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001a6e:	f043 0220 	orr.w	r2, r3, #32
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8001a78:	2301      	movs	r3, #1
 8001a7a:	e13c      	b.n	8001cf6 <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001a84:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d109      	bne.n	8001aa0 <HAL_FDCAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001a92:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8001a9c:	2301      	movs	r3, #1
 8001a9e:	e12a      	b.n	8001cf6 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001aa8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001aac:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001ab0:	d10a      	bne.n	8001ac8 <HAL_FDCAN_GetRxMessage+0x98>
        {
          if (((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0OM) >> FDCAN_RXF0C_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8001aba:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8001abe:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001ac2:	d101      	bne.n	8001ac8 <HAL_FDCAN_GetRxMessage+0x98>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8001ac4:	2301      	movs	r3, #1
 8001ac6:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001ad0:	0a1b      	lsrs	r3, r3, #8
 8001ad2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001ad6:	69fa      	ldr	r2, [r7, #28]
 8001ad8:	4413      	add	r3, r2
 8001ada:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * hfdcan->Init.RxFifo0ElmtSize * 4U));
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ae4:	69f9      	ldr	r1, [r7, #28]
 8001ae6:	fb01 f303 	mul.w	r3, r1, r3
 8001aea:	009b      	lsls	r3, r3, #2
 8001aec:	4413      	add	r3, r2
 8001aee:	627b      	str	r3, [r7, #36]	@ 0x24
 8001af0:	e068      	b.n	8001bc4 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 8001af2:	68bb      	ldr	r3, [r7, #8]
 8001af4:	2b41      	cmp	r3, #65	@ 0x41
 8001af6:	d14c      	bne.n	8001b92 <HAL_FDCAN_GetRxMessage+0x162>
    {
      /* Check that the Rx FIFO 1 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1S) == 0U)
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8001b00:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d109      	bne.n	8001b1c <HAL_FDCAN_GetRxMessage+0xec>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001b0e:	f043 0220 	orr.w	r2, r3, #32
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8001b18:	2301      	movs	r3, #1
 8001b1a:	e0ec      	b.n	8001cf6 <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8001b24:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d109      	bne.n	8001b40 <HAL_FDCAN_GetRxMessage+0x110>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001b32:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001b36:	68fb      	ldr	r3, [r7, #12]
 8001b38:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8001b3c:	2301      	movs	r3, #1
 8001b3e:	e0da      	b.n	8001cf6 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8001b48:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001b4c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001b50:	d10a      	bne.n	8001b68 <HAL_FDCAN_GetRxMessage+0x138>
        {
          if (((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1OM) >> FDCAN_RXF1C_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8001b5a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8001b5e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001b62:	d101      	bne.n	8001b68 <HAL_FDCAN_GetRxMessage+0x138>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8001b64:	2301      	movs	r3, #1
 8001b66:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8001b70:	0a1b      	lsrs	r3, r3, #8
 8001b72:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001b76:	69fa      	ldr	r2, [r7, #28]
 8001b78:	4413      	add	r3, r2
 8001b7a:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * hfdcan->Init.RxFifo1ElmtSize * 4U));
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b84:	69f9      	ldr	r1, [r7, #28]
 8001b86:	fb01 f303 	mul.w	r3, r1, r3
 8001b8a:	009b      	lsls	r3, r3, #2
 8001b8c:	4413      	add	r3, r2
 8001b8e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001b90:	e018      	b.n	8001bc4 <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Check that the selected buffer has an allocated area into the RAM */
      if (RxLocation >= hfdcan->Init.RxBuffersNbr)
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001b96:	68ba      	ldr	r2, [r7, #8]
 8001b98:	429a      	cmp	r2, r3
 8001b9a:	d309      	bcc.n	8001bb0 <HAL_FDCAN_GetRxMessage+0x180>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001ba2:	f043 0220 	orr.w	r2, r3, #32
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8001bac:	2301      	movs	r3, #1
 8001bae:	e0a2      	b.n	8001cf6 <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Calculate Rx buffer address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxBufferSA + (RxLocation * hfdcan->Init.RxBufferSize * 4U));
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001bb8:	68b9      	ldr	r1, [r7, #8]
 8001bba:	fb01 f303 	mul.w	r3, r1, r3
 8001bbe:	009b      	lsls	r3, r3, #2
 8001bc0:	4413      	add	r3, r2
 8001bc2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 8001bc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	685b      	ldr	r3, [r3, #4]
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d107      	bne.n	8001be8 <HAL_FDCAN_GetRxMessage+0x1b8>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 8001bd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	0c9b      	lsrs	r3, r3, #18
 8001bde:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	601a      	str	r2, [r3, #0]
 8001be6:	e005      	b.n	8001bf4 <HAL_FDCAN_GetRxMessage+0x1c4>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8001be8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 8001bf4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8001c00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8001c0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c0e:	3304      	adds	r3, #4
 8001c10:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8001c12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	b29a      	uxth	r2, r3
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8001c1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	0c1b      	lsrs	r3, r3, #16
 8001c22:	f003 020f 	and.w	r2, r3, #15
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8001c2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8001c36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8001c42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	0e1b      	lsrs	r3, r3, #24
 8001c48:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8001c50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	0fda      	lsrs	r2, r3, #31
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8001c5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c5c:	3304      	adds	r3, #4
 8001c5e:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8001c60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c62:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8001c64:	2300      	movs	r3, #0
 8001c66:	623b      	str	r3, [r7, #32]
 8001c68:	e00a      	b.n	8001c80 <HAL_FDCAN_GetRxMessage+0x250>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8001c6a:	697a      	ldr	r2, [r7, #20]
 8001c6c:	6a3b      	ldr	r3, [r7, #32]
 8001c6e:	441a      	add	r2, r3
 8001c70:	6839      	ldr	r1, [r7, #0]
 8001c72:	6a3b      	ldr	r3, [r7, #32]
 8001c74:	440b      	add	r3, r1
 8001c76:	7812      	ldrb	r2, [r2, #0]
 8001c78:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8001c7a:	6a3b      	ldr	r3, [r7, #32]
 8001c7c:	3301      	adds	r3, #1
 8001c7e:	623b      	str	r3, [r7, #32]
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	68db      	ldr	r3, [r3, #12]
 8001c84:	4a1f      	ldr	r2, [pc, #124]	@ (8001d04 <HAL_FDCAN_GetRxMessage+0x2d4>)
 8001c86:	5cd3      	ldrb	r3, [r2, r3]
 8001c88:	461a      	mov	r2, r3
 8001c8a:	6a3b      	ldr	r3, [r7, #32]
 8001c8c:	4293      	cmp	r3, r2
 8001c8e:	d3ec      	bcc.n	8001c6a <HAL_FDCAN_GetRxMessage+0x23a>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 8001c90:	68bb      	ldr	r3, [r7, #8]
 8001c92:	2b40      	cmp	r3, #64	@ 0x40
 8001c94:	d105      	bne.n	8001ca2 <HAL_FDCAN_GetRxMessage+0x272>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	69fa      	ldr	r2, [r7, #28]
 8001c9c:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
 8001ca0:	e01e      	b.n	8001ce0 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 8001ca2:	68bb      	ldr	r3, [r7, #8]
 8001ca4:	2b41      	cmp	r3, #65	@ 0x41
 8001ca6:	d105      	bne.n	8001cb4 <HAL_FDCAN_GetRxMessage+0x284>
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	69fa      	ldr	r2, [r7, #28]
 8001cae:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
 8001cb2:	e015      	b.n	8001ce0 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Clear the New Data flag of the current Rx buffer */
      if (RxLocation < FDCAN_RX_BUFFER32)
 8001cb4:	68bb      	ldr	r3, [r7, #8]
 8001cb6:	2b1f      	cmp	r3, #31
 8001cb8:	d808      	bhi.n	8001ccc <HAL_FDCAN_GetRxMessage+0x29c>
      {
        hfdcan->Instance->NDAT1 = ((uint32_t)1U << RxLocation);
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	2101      	movs	r1, #1
 8001cc0:	68ba      	ldr	r2, [r7, #8]
 8001cc2:	fa01 f202 	lsl.w	r2, r1, r2
 8001cc6:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 8001cca:	e009      	b.n	8001ce0 <HAL_FDCAN_GetRxMessage+0x2b0>
      }
      else /* FDCAN_RX_BUFFER32 <= RxLocation <= FDCAN_RX_BUFFER63 */
      {
        hfdcan->Instance->NDAT2 = ((uint32_t)1U << (RxLocation & 0x1FU));
 8001ccc:	68bb      	ldr	r3, [r7, #8]
 8001cce:	f003 021f 	and.w	r2, r3, #31
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	2101      	movs	r1, #1
 8001cd8:	fa01 f202 	lsl.w	r2, r1, r2
 8001cdc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }

    /* Return function status */
    return HAL_OK;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	e008      	b.n	8001cf6 <HAL_FDCAN_GetRxMessage+0x2c6>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001cea:	f043 0208 	orr.w	r2, r3, #8
 8001cee:	68fb      	ldr	r3, [r7, #12]
 8001cf0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8001cf4:	2301      	movs	r3, #1
  }
}
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	372c      	adds	r7, #44	@ 0x2c
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d00:	4770      	bx	lr
 8001d02:	bf00      	nop
 8001d04:	08008e28 	.word	0x08008e28

08001d08 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	b087      	sub	sp, #28
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	60f8      	str	r0, [r7, #12]
 8001d10:	60b9      	str	r1, [r7, #8]
 8001d12:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8001d1a:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ActiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8001d1c:	7dfb      	ldrb	r3, [r7, #23]
 8001d1e:	2b01      	cmp	r3, #1
 8001d20:	d002      	beq.n	8001d28 <HAL_FDCAN_ActivateNotification+0x20>
 8001d22:	7dfb      	ldrb	r3, [r7, #23]
 8001d24:	2b02      	cmp	r3, #2
 8001d26:	d155      	bne.n	8001dd4 <HAL_FDCAN_ActivateNotification+0xcc>
  {
    /* Enable Interrupt lines */
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001d2e:	68bb      	ldr	r3, [r7, #8]
 8001d30:	4013      	ands	r3, r2
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d108      	bne.n	8001d48 <HAL_FDCAN_ActivateNotification+0x40>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	f042 0201 	orr.w	r2, r2, #1
 8001d44:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001d46:	e014      	b.n	8001d72 <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001d4e:	68bb      	ldr	r3, [r7, #8]
 8001d50:	4013      	ands	r3, r2
 8001d52:	68ba      	ldr	r2, [r7, #8]
 8001d54:	429a      	cmp	r2, r3
 8001d56:	d108      	bne.n	8001d6a <HAL_FDCAN_ActivateNotification+0x62>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f042 0202 	orr.w	r2, r2, #2
 8001d66:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001d68:	e003      	b.n	8001d72 <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else
    {
      /* Enable Interrupt lines 0 and 1 */
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	2203      	movs	r2, #3
 8001d70:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 8001d72:	68bb      	ldr	r3, [r7, #8]
 8001d74:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d009      	beq.n	8001d90 <HAL_FDCAN_ActivateNotification+0x88>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	687a      	ldr	r2, [r7, #4]
 8001d8a:	430a      	orrs	r2, r1
 8001d8c:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 8001d90:	68bb      	ldr	r3, [r7, #8]
 8001d92:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d009      	beq.n	8001dae <HAL_FDCAN_ActivateNotification+0xa6>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	f8d3 10e4 	ldr.w	r1, [r3, #228]	@ 0xe4
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	687a      	ldr	r2, [r7, #4]
 8001da8:	430a      	orrs	r2, r1
 8001daa:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8001db4:	68ba      	ldr	r2, [r7, #8]
 8001db6:	4b0f      	ldr	r3, [pc, #60]	@ (8001df4 <HAL_FDCAN_ActivateNotification+0xec>)
 8001db8:	4013      	ands	r3, r2
 8001dba:	68fa      	ldr	r2, [r7, #12]
 8001dbc:	6812      	ldr	r2, [r2, #0]
 8001dbe:	430b      	orrs	r3, r1
 8001dc0:	6553      	str	r3, [r2, #84]	@ 0x54
 8001dc2:	4b0d      	ldr	r3, [pc, #52]	@ (8001df8 <HAL_FDCAN_ActivateNotification+0xf0>)
 8001dc4:	695a      	ldr	r2, [r3, #20]
 8001dc6:	68bb      	ldr	r3, [r7, #8]
 8001dc8:	0f9b      	lsrs	r3, r3, #30
 8001dca:	490b      	ldr	r1, [pc, #44]	@ (8001df8 <HAL_FDCAN_ActivateNotification+0xf0>)
 8001dcc:	4313      	orrs	r3, r2
 8001dce:	614b      	str	r3, [r1, #20]

    /* Return function status */
    return HAL_OK;
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	e008      	b.n	8001de6 <HAL_FDCAN_ActivateNotification+0xde>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001dda:	f043 0202 	orr.w	r2, r3, #2
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8001de4:	2301      	movs	r3, #1
  }
}
 8001de6:	4618      	mov	r0, r3
 8001de8:	371c      	adds	r7, #28
 8001dea:	46bd      	mov	sp, r7
 8001dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df0:	4770      	bx	lr
 8001df2:	bf00      	nop
 8001df4:	3fcfffff 	.word	0x3fcfffff
 8001df8:	4000a800 	.word	0x4000a800

08001dfc <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	b085      	sub	sp, #20
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e08:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8001e12:	4ba7      	ldr	r3, [pc, #668]	@ (80020b0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001e14:	4013      	ands	r3, r2
 8001e16:	68ba      	ldr	r2, [r7, #8]
 8001e18:	0091      	lsls	r1, r2, #2
 8001e1a:	687a      	ldr	r2, [r7, #4]
 8001e1c:	6812      	ldr	r2, [r2, #0]
 8001e1e:	430b      	orrs	r3, r1
 8001e20:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001e2c:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e34:	041a      	lsls	r2, r3, #16
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	430a      	orrs	r2, r1
 8001e3c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e44:	68ba      	ldr	r2, [r7, #8]
 8001e46:	4413      	add	r3, r2
 8001e48:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8001e52:	4b97      	ldr	r3, [pc, #604]	@ (80020b0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001e54:	4013      	ands	r3, r2
 8001e56:	68ba      	ldr	r2, [r7, #8]
 8001e58:	0091      	lsls	r1, r2, #2
 8001e5a:	687a      	ldr	r2, [r7, #4]
 8001e5c:	6812      	ldr	r2, [r2, #0]
 8001e5e:	430b      	orrs	r3, r1
 8001e60:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e6c:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e74:	041a      	lsls	r2, r3, #16
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	430a      	orrs	r2, r1
 8001e7c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001e84:	005b      	lsls	r3, r3, #1
 8001e86:	68ba      	ldr	r2, [r7, #8]
 8001e88:	4413      	add	r3, r2
 8001e8a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8001e94:	4b86      	ldr	r3, [pc, #536]	@ (80020b0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001e96:	4013      	ands	r3, r2
 8001e98:	68ba      	ldr	r2, [r7, #8]
 8001e9a:	0091      	lsls	r1, r2, #2
 8001e9c:	687a      	ldr	r2, [r7, #4]
 8001e9e:	6812      	ldr	r2, [r2, #0]
 8001ea0:	430b      	orrs	r3, r1
 8001ea2:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8001eae:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eb6:	041a      	lsls	r2, r3, #16
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	430a      	orrs	r2, r1
 8001ebe:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ec6:	687a      	ldr	r2, [r7, #4]
 8001ec8:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001eca:	fb02 f303 	mul.w	r3, r2, r3
 8001ece:	68ba      	ldr	r2, [r7, #8]
 8001ed0:	4413      	add	r3, r2
 8001ed2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001edc:	4b74      	ldr	r3, [pc, #464]	@ (80020b0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001ede:	4013      	ands	r3, r2
 8001ee0:	68ba      	ldr	r2, [r7, #8]
 8001ee2:	0091      	lsls	r1, r2, #2
 8001ee4:	687a      	ldr	r2, [r7, #4]
 8001ee6:	6812      	ldr	r2, [r2, #0]
 8001ee8:	430b      	orrs	r3, r1
 8001eea:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8001ef6:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001efe:	041a      	lsls	r2, r3, #16
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	430a      	orrs	r2, r1
 8001f06:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001f0e:	687a      	ldr	r2, [r7, #4]
 8001f10:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001f12:	fb02 f303 	mul.w	r3, r2, r3
 8001f16:	68ba      	ldr	r2, [r7, #8]
 8001f18:	4413      	add	r3, r2
 8001f1a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8001f24:	4b62      	ldr	r3, [pc, #392]	@ (80020b0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001f26:	4013      	ands	r3, r2
 8001f28:	68ba      	ldr	r2, [r7, #8]
 8001f2a:	0091      	lsls	r1, r2, #2
 8001f2c:	687a      	ldr	r2, [r7, #4]
 8001f2e:	6812      	ldr	r2, [r2, #0]
 8001f30:	430b      	orrs	r3, r1
 8001f32:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001f3a:	687a      	ldr	r2, [r7, #4]
 8001f3c:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8001f3e:	fb02 f303 	mul.w	r3, r2, r3
 8001f42:	68ba      	ldr	r2, [r7, #8]
 8001f44:	4413      	add	r3, r2
 8001f46:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8001f50:	4b57      	ldr	r3, [pc, #348]	@ (80020b0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001f52:	4013      	ands	r3, r2
 8001f54:	68ba      	ldr	r2, [r7, #8]
 8001f56:	0091      	lsls	r1, r2, #2
 8001f58:	687a      	ldr	r2, [r7, #4]
 8001f5a:	6812      	ldr	r2, [r2, #0]
 8001f5c:	430b      	orrs	r3, r1
 8001f5e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001f6a:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f72:	041a      	lsls	r2, r3, #16
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	430a      	orrs	r2, r1
 8001f7a:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f82:	005b      	lsls	r3, r3, #1
 8001f84:	68ba      	ldr	r2, [r7, #8]
 8001f86:	4413      	add	r3, r2
 8001f88:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8001f92:	4b47      	ldr	r3, [pc, #284]	@ (80020b0 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001f94:	4013      	ands	r3, r2
 8001f96:	68ba      	ldr	r2, [r7, #8]
 8001f98:	0091      	lsls	r1, r2, #2
 8001f9a:	687a      	ldr	r2, [r7, #4]
 8001f9c:	6812      	ldr	r2, [r2, #0]
 8001f9e:	430b      	orrs	r3, r1
 8001fa0:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8001fac:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fb4:	041a      	lsls	r2, r3, #16
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	430a      	orrs	r2, r1
 8001fbc:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8001fc8:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fd0:	061a      	lsls	r2, r3, #24
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	430a      	orrs	r2, r1
 8001fd8:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001fe0:	4b34      	ldr	r3, [pc, #208]	@ (80020b4 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8001fe2:	4413      	add	r3, r2
 8001fe4:	009a      	lsls	r2, r3, #2
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001ff2:	009b      	lsls	r3, r3, #2
 8001ff4:	441a      	add	r2, r3
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002002:	00db      	lsls	r3, r3, #3
 8002004:	441a      	add	r2, r3
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002012:	6879      	ldr	r1, [r7, #4]
 8002014:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 8002016:	fb01 f303 	mul.w	r3, r1, r3
 800201a:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 800201c:	441a      	add	r2, r3
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800202a:	6879      	ldr	r1, [r7, #4]
 800202c:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 800202e:	fb01 f303 	mul.w	r3, r1, r3
 8002032:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8002034:	441a      	add	r2, r3
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002042:	6879      	ldr	r1, [r7, #4]
 8002044:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 8002046:	fb01 f303 	mul.w	r3, r1, r3
 800204a:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 800204c:	441a      	add	r2, r3
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800205e:	00db      	lsls	r3, r3, #3
 8002060:	441a      	add	r2, r3
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002072:	6879      	ldr	r1, [r7, #4]
 8002074:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8002076:	fb01 f303 	mul.w	r3, r1, r3
 800207a:	009b      	lsls	r3, r3, #2
 800207c:	441a      	add	r2, r3
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800208e:	6879      	ldr	r1, [r7, #4]
 8002090:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8002092:	fb01 f303 	mul.w	r3, r1, r3
 8002096:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8002098:	441a      	add	r2, r3
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020a6:	4a04      	ldr	r2, [pc, #16]	@ (80020b8 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 80020a8:	4293      	cmp	r3, r2
 80020aa:	d915      	bls.n	80020d8 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 80020ac:	e006      	b.n	80020bc <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 80020ae:	bf00      	nop
 80020b0:	ffff0003 	.word	0xffff0003
 80020b4:	10002b00 	.word	0x10002b00
 80020b8:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80020c2:	f043 0220 	orr.w	r2, r3, #32
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	2203      	movs	r2, #3
 80020d0:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 80020d4:	2301      	movs	r3, #1
 80020d6:	e010      	b.n	80020fa <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80020dc:	60fb      	str	r3, [r7, #12]
 80020de:	e005      	b.n	80020ec <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	2200      	movs	r2, #0
 80020e4:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	3304      	adds	r3, #4
 80020ea:	60fb      	str	r3, [r7, #12]
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80020f2:	68fa      	ldr	r2, [r7, #12]
 80020f4:	429a      	cmp	r2, r3
 80020f6:	d3f3      	bcc.n	80020e0 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 80020f8:	2300      	movs	r3, #0
}
 80020fa:	4618      	mov	r0, r3
 80020fc:	3714      	adds	r7, #20
 80020fe:	46bd      	mov	sp, r7
 8002100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002104:	4770      	bx	lr
 8002106:	bf00      	nop

08002108 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8002108:	b480      	push	{r7}
 800210a:	b089      	sub	sp, #36	@ 0x24
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
 8002110:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002112:	2300      	movs	r3, #0
 8002114:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8002116:	4b89      	ldr	r3, [pc, #548]	@ (800233c <HAL_GPIO_Init+0x234>)
 8002118:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800211a:	e194      	b.n	8002446 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800211c:	683b      	ldr	r3, [r7, #0]
 800211e:	681a      	ldr	r2, [r3, #0]
 8002120:	2101      	movs	r1, #1
 8002122:	69fb      	ldr	r3, [r7, #28]
 8002124:	fa01 f303 	lsl.w	r3, r1, r3
 8002128:	4013      	ands	r3, r2
 800212a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 800212c:	693b      	ldr	r3, [r7, #16]
 800212e:	2b00      	cmp	r3, #0
 8002130:	f000 8186 	beq.w	8002440 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	685b      	ldr	r3, [r3, #4]
 8002138:	f003 0303 	and.w	r3, r3, #3
 800213c:	2b01      	cmp	r3, #1
 800213e:	d005      	beq.n	800214c <HAL_GPIO_Init+0x44>
 8002140:	683b      	ldr	r3, [r7, #0]
 8002142:	685b      	ldr	r3, [r3, #4]
 8002144:	f003 0303 	and.w	r3, r3, #3
 8002148:	2b02      	cmp	r3, #2
 800214a:	d130      	bne.n	80021ae <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	689b      	ldr	r3, [r3, #8]
 8002150:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002152:	69fb      	ldr	r3, [r7, #28]
 8002154:	005b      	lsls	r3, r3, #1
 8002156:	2203      	movs	r2, #3
 8002158:	fa02 f303 	lsl.w	r3, r2, r3
 800215c:	43db      	mvns	r3, r3
 800215e:	69ba      	ldr	r2, [r7, #24]
 8002160:	4013      	ands	r3, r2
 8002162:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	68da      	ldr	r2, [r3, #12]
 8002168:	69fb      	ldr	r3, [r7, #28]
 800216a:	005b      	lsls	r3, r3, #1
 800216c:	fa02 f303 	lsl.w	r3, r2, r3
 8002170:	69ba      	ldr	r2, [r7, #24]
 8002172:	4313      	orrs	r3, r2
 8002174:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	69ba      	ldr	r2, [r7, #24]
 800217a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	685b      	ldr	r3, [r3, #4]
 8002180:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002182:	2201      	movs	r2, #1
 8002184:	69fb      	ldr	r3, [r7, #28]
 8002186:	fa02 f303 	lsl.w	r3, r2, r3
 800218a:	43db      	mvns	r3, r3
 800218c:	69ba      	ldr	r2, [r7, #24]
 800218e:	4013      	ands	r3, r2
 8002190:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002192:	683b      	ldr	r3, [r7, #0]
 8002194:	685b      	ldr	r3, [r3, #4]
 8002196:	091b      	lsrs	r3, r3, #4
 8002198:	f003 0201 	and.w	r2, r3, #1
 800219c:	69fb      	ldr	r3, [r7, #28]
 800219e:	fa02 f303 	lsl.w	r3, r2, r3
 80021a2:	69ba      	ldr	r2, [r7, #24]
 80021a4:	4313      	orrs	r3, r2
 80021a6:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	69ba      	ldr	r2, [r7, #24]
 80021ac:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80021ae:	683b      	ldr	r3, [r7, #0]
 80021b0:	685b      	ldr	r3, [r3, #4]
 80021b2:	f003 0303 	and.w	r3, r3, #3
 80021b6:	2b03      	cmp	r3, #3
 80021b8:	d017      	beq.n	80021ea <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	68db      	ldr	r3, [r3, #12]
 80021be:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80021c0:	69fb      	ldr	r3, [r7, #28]
 80021c2:	005b      	lsls	r3, r3, #1
 80021c4:	2203      	movs	r2, #3
 80021c6:	fa02 f303 	lsl.w	r3, r2, r3
 80021ca:	43db      	mvns	r3, r3
 80021cc:	69ba      	ldr	r2, [r7, #24]
 80021ce:	4013      	ands	r3, r2
 80021d0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80021d2:	683b      	ldr	r3, [r7, #0]
 80021d4:	689a      	ldr	r2, [r3, #8]
 80021d6:	69fb      	ldr	r3, [r7, #28]
 80021d8:	005b      	lsls	r3, r3, #1
 80021da:	fa02 f303 	lsl.w	r3, r2, r3
 80021de:	69ba      	ldr	r2, [r7, #24]
 80021e0:	4313      	orrs	r3, r2
 80021e2:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	69ba      	ldr	r2, [r7, #24]
 80021e8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80021ea:	683b      	ldr	r3, [r7, #0]
 80021ec:	685b      	ldr	r3, [r3, #4]
 80021ee:	f003 0303 	and.w	r3, r3, #3
 80021f2:	2b02      	cmp	r3, #2
 80021f4:	d123      	bne.n	800223e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80021f6:	69fb      	ldr	r3, [r7, #28]
 80021f8:	08da      	lsrs	r2, r3, #3
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	3208      	adds	r2, #8
 80021fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002202:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002204:	69fb      	ldr	r3, [r7, #28]
 8002206:	f003 0307 	and.w	r3, r3, #7
 800220a:	009b      	lsls	r3, r3, #2
 800220c:	220f      	movs	r2, #15
 800220e:	fa02 f303 	lsl.w	r3, r2, r3
 8002212:	43db      	mvns	r3, r3
 8002214:	69ba      	ldr	r2, [r7, #24]
 8002216:	4013      	ands	r3, r2
 8002218:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800221a:	683b      	ldr	r3, [r7, #0]
 800221c:	691a      	ldr	r2, [r3, #16]
 800221e:	69fb      	ldr	r3, [r7, #28]
 8002220:	f003 0307 	and.w	r3, r3, #7
 8002224:	009b      	lsls	r3, r3, #2
 8002226:	fa02 f303 	lsl.w	r3, r2, r3
 800222a:	69ba      	ldr	r2, [r7, #24]
 800222c:	4313      	orrs	r3, r2
 800222e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002230:	69fb      	ldr	r3, [r7, #28]
 8002232:	08da      	lsrs	r2, r3, #3
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	3208      	adds	r2, #8
 8002238:	69b9      	ldr	r1, [r7, #24]
 800223a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002244:	69fb      	ldr	r3, [r7, #28]
 8002246:	005b      	lsls	r3, r3, #1
 8002248:	2203      	movs	r2, #3
 800224a:	fa02 f303 	lsl.w	r3, r2, r3
 800224e:	43db      	mvns	r3, r3
 8002250:	69ba      	ldr	r2, [r7, #24]
 8002252:	4013      	ands	r3, r2
 8002254:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	685b      	ldr	r3, [r3, #4]
 800225a:	f003 0203 	and.w	r2, r3, #3
 800225e:	69fb      	ldr	r3, [r7, #28]
 8002260:	005b      	lsls	r3, r3, #1
 8002262:	fa02 f303 	lsl.w	r3, r2, r3
 8002266:	69ba      	ldr	r2, [r7, #24]
 8002268:	4313      	orrs	r3, r2
 800226a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	69ba      	ldr	r2, [r7, #24]
 8002270:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	685b      	ldr	r3, [r3, #4]
 8002276:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800227a:	2b00      	cmp	r3, #0
 800227c:	f000 80e0 	beq.w	8002440 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002280:	4b2f      	ldr	r3, [pc, #188]	@ (8002340 <HAL_GPIO_Init+0x238>)
 8002282:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002286:	4a2e      	ldr	r2, [pc, #184]	@ (8002340 <HAL_GPIO_Init+0x238>)
 8002288:	f043 0302 	orr.w	r3, r3, #2
 800228c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8002290:	4b2b      	ldr	r3, [pc, #172]	@ (8002340 <HAL_GPIO_Init+0x238>)
 8002292:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8002296:	f003 0302 	and.w	r3, r3, #2
 800229a:	60fb      	str	r3, [r7, #12]
 800229c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800229e:	4a29      	ldr	r2, [pc, #164]	@ (8002344 <HAL_GPIO_Init+0x23c>)
 80022a0:	69fb      	ldr	r3, [r7, #28]
 80022a2:	089b      	lsrs	r3, r3, #2
 80022a4:	3302      	adds	r3, #2
 80022a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80022ac:	69fb      	ldr	r3, [r7, #28]
 80022ae:	f003 0303 	and.w	r3, r3, #3
 80022b2:	009b      	lsls	r3, r3, #2
 80022b4:	220f      	movs	r2, #15
 80022b6:	fa02 f303 	lsl.w	r3, r2, r3
 80022ba:	43db      	mvns	r3, r3
 80022bc:	69ba      	ldr	r2, [r7, #24]
 80022be:	4013      	ands	r3, r2
 80022c0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	4a20      	ldr	r2, [pc, #128]	@ (8002348 <HAL_GPIO_Init+0x240>)
 80022c6:	4293      	cmp	r3, r2
 80022c8:	d052      	beq.n	8002370 <HAL_GPIO_Init+0x268>
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	4a1f      	ldr	r2, [pc, #124]	@ (800234c <HAL_GPIO_Init+0x244>)
 80022ce:	4293      	cmp	r3, r2
 80022d0:	d031      	beq.n	8002336 <HAL_GPIO_Init+0x22e>
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	4a1e      	ldr	r2, [pc, #120]	@ (8002350 <HAL_GPIO_Init+0x248>)
 80022d6:	4293      	cmp	r3, r2
 80022d8:	d02b      	beq.n	8002332 <HAL_GPIO_Init+0x22a>
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	4a1d      	ldr	r2, [pc, #116]	@ (8002354 <HAL_GPIO_Init+0x24c>)
 80022de:	4293      	cmp	r3, r2
 80022e0:	d025      	beq.n	800232e <HAL_GPIO_Init+0x226>
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	4a1c      	ldr	r2, [pc, #112]	@ (8002358 <HAL_GPIO_Init+0x250>)
 80022e6:	4293      	cmp	r3, r2
 80022e8:	d01f      	beq.n	800232a <HAL_GPIO_Init+0x222>
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	4a1b      	ldr	r2, [pc, #108]	@ (800235c <HAL_GPIO_Init+0x254>)
 80022ee:	4293      	cmp	r3, r2
 80022f0:	d019      	beq.n	8002326 <HAL_GPIO_Init+0x21e>
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	4a1a      	ldr	r2, [pc, #104]	@ (8002360 <HAL_GPIO_Init+0x258>)
 80022f6:	4293      	cmp	r3, r2
 80022f8:	d013      	beq.n	8002322 <HAL_GPIO_Init+0x21a>
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	4a19      	ldr	r2, [pc, #100]	@ (8002364 <HAL_GPIO_Init+0x25c>)
 80022fe:	4293      	cmp	r3, r2
 8002300:	d00d      	beq.n	800231e <HAL_GPIO_Init+0x216>
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	4a18      	ldr	r2, [pc, #96]	@ (8002368 <HAL_GPIO_Init+0x260>)
 8002306:	4293      	cmp	r3, r2
 8002308:	d007      	beq.n	800231a <HAL_GPIO_Init+0x212>
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	4a17      	ldr	r2, [pc, #92]	@ (800236c <HAL_GPIO_Init+0x264>)
 800230e:	4293      	cmp	r3, r2
 8002310:	d101      	bne.n	8002316 <HAL_GPIO_Init+0x20e>
 8002312:	2309      	movs	r3, #9
 8002314:	e02d      	b.n	8002372 <HAL_GPIO_Init+0x26a>
 8002316:	230a      	movs	r3, #10
 8002318:	e02b      	b.n	8002372 <HAL_GPIO_Init+0x26a>
 800231a:	2308      	movs	r3, #8
 800231c:	e029      	b.n	8002372 <HAL_GPIO_Init+0x26a>
 800231e:	2307      	movs	r3, #7
 8002320:	e027      	b.n	8002372 <HAL_GPIO_Init+0x26a>
 8002322:	2306      	movs	r3, #6
 8002324:	e025      	b.n	8002372 <HAL_GPIO_Init+0x26a>
 8002326:	2305      	movs	r3, #5
 8002328:	e023      	b.n	8002372 <HAL_GPIO_Init+0x26a>
 800232a:	2304      	movs	r3, #4
 800232c:	e021      	b.n	8002372 <HAL_GPIO_Init+0x26a>
 800232e:	2303      	movs	r3, #3
 8002330:	e01f      	b.n	8002372 <HAL_GPIO_Init+0x26a>
 8002332:	2302      	movs	r3, #2
 8002334:	e01d      	b.n	8002372 <HAL_GPIO_Init+0x26a>
 8002336:	2301      	movs	r3, #1
 8002338:	e01b      	b.n	8002372 <HAL_GPIO_Init+0x26a>
 800233a:	bf00      	nop
 800233c:	58000080 	.word	0x58000080
 8002340:	58024400 	.word	0x58024400
 8002344:	58000400 	.word	0x58000400
 8002348:	58020000 	.word	0x58020000
 800234c:	58020400 	.word	0x58020400
 8002350:	58020800 	.word	0x58020800
 8002354:	58020c00 	.word	0x58020c00
 8002358:	58021000 	.word	0x58021000
 800235c:	58021400 	.word	0x58021400
 8002360:	58021800 	.word	0x58021800
 8002364:	58021c00 	.word	0x58021c00
 8002368:	58022000 	.word	0x58022000
 800236c:	58022400 	.word	0x58022400
 8002370:	2300      	movs	r3, #0
 8002372:	69fa      	ldr	r2, [r7, #28]
 8002374:	f002 0203 	and.w	r2, r2, #3
 8002378:	0092      	lsls	r2, r2, #2
 800237a:	4093      	lsls	r3, r2
 800237c:	69ba      	ldr	r2, [r7, #24]
 800237e:	4313      	orrs	r3, r2
 8002380:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002382:	4938      	ldr	r1, [pc, #224]	@ (8002464 <HAL_GPIO_Init+0x35c>)
 8002384:	69fb      	ldr	r3, [r7, #28]
 8002386:	089b      	lsrs	r3, r3, #2
 8002388:	3302      	adds	r3, #2
 800238a:	69ba      	ldr	r2, [r7, #24]
 800238c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002390:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8002398:	693b      	ldr	r3, [r7, #16]
 800239a:	43db      	mvns	r3, r3
 800239c:	69ba      	ldr	r2, [r7, #24]
 800239e:	4013      	ands	r3, r2
 80023a0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80023a2:	683b      	ldr	r3, [r7, #0]
 80023a4:	685b      	ldr	r3, [r3, #4]
 80023a6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d003      	beq.n	80023b6 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80023ae:	69ba      	ldr	r2, [r7, #24]
 80023b0:	693b      	ldr	r3, [r7, #16]
 80023b2:	4313      	orrs	r3, r2
 80023b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80023b6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80023ba:	69bb      	ldr	r3, [r7, #24]
 80023bc:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80023be:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80023c2:	685b      	ldr	r3, [r3, #4]
 80023c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80023c6:	693b      	ldr	r3, [r7, #16]
 80023c8:	43db      	mvns	r3, r3
 80023ca:	69ba      	ldr	r2, [r7, #24]
 80023cc:	4013      	ands	r3, r2
 80023ce:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	685b      	ldr	r3, [r3, #4]
 80023d4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d003      	beq.n	80023e4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80023dc:	69ba      	ldr	r2, [r7, #24]
 80023de:	693b      	ldr	r3, [r7, #16]
 80023e0:	4313      	orrs	r3, r2
 80023e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80023e4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80023e8:	69bb      	ldr	r3, [r7, #24]
 80023ea:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80023ec:	697b      	ldr	r3, [r7, #20]
 80023ee:	685b      	ldr	r3, [r3, #4]
 80023f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80023f2:	693b      	ldr	r3, [r7, #16]
 80023f4:	43db      	mvns	r3, r3
 80023f6:	69ba      	ldr	r2, [r7, #24]
 80023f8:	4013      	ands	r3, r2
 80023fa:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80023fc:	683b      	ldr	r3, [r7, #0]
 80023fe:	685b      	ldr	r3, [r3, #4]
 8002400:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002404:	2b00      	cmp	r3, #0
 8002406:	d003      	beq.n	8002410 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8002408:	69ba      	ldr	r2, [r7, #24]
 800240a:	693b      	ldr	r3, [r7, #16]
 800240c:	4313      	orrs	r3, r2
 800240e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8002410:	697b      	ldr	r3, [r7, #20]
 8002412:	69ba      	ldr	r2, [r7, #24]
 8002414:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8002416:	697b      	ldr	r3, [r7, #20]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 800241c:	693b      	ldr	r3, [r7, #16]
 800241e:	43db      	mvns	r3, r3
 8002420:	69ba      	ldr	r2, [r7, #24]
 8002422:	4013      	ands	r3, r2
 8002424:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002426:	683b      	ldr	r3, [r7, #0]
 8002428:	685b      	ldr	r3, [r3, #4]
 800242a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800242e:	2b00      	cmp	r3, #0
 8002430:	d003      	beq.n	800243a <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8002432:	69ba      	ldr	r2, [r7, #24]
 8002434:	693b      	ldr	r3, [r7, #16]
 8002436:	4313      	orrs	r3, r2
 8002438:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 800243a:	697b      	ldr	r3, [r7, #20]
 800243c:	69ba      	ldr	r2, [r7, #24]
 800243e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8002440:	69fb      	ldr	r3, [r7, #28]
 8002442:	3301      	adds	r3, #1
 8002444:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	681a      	ldr	r2, [r3, #0]
 800244a:	69fb      	ldr	r3, [r7, #28]
 800244c:	fa22 f303 	lsr.w	r3, r2, r3
 8002450:	2b00      	cmp	r3, #0
 8002452:	f47f ae63 	bne.w	800211c <HAL_GPIO_Init+0x14>
  }
}
 8002456:	bf00      	nop
 8002458:	bf00      	nop
 800245a:	3724      	adds	r7, #36	@ 0x24
 800245c:	46bd      	mov	sp, r7
 800245e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002462:	4770      	bx	lr
 8002464:	58000400 	.word	0x58000400

08002468 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002468:	b480      	push	{r7}
 800246a:	b083      	sub	sp, #12
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
 8002470:	460b      	mov	r3, r1
 8002472:	807b      	strh	r3, [r7, #2]
 8002474:	4613      	mov	r3, r2
 8002476:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002478:	787b      	ldrb	r3, [r7, #1]
 800247a:	2b00      	cmp	r3, #0
 800247c:	d003      	beq.n	8002486 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800247e:	887a      	ldrh	r2, [r7, #2]
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8002484:	e003      	b.n	800248e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002486:	887b      	ldrh	r3, [r7, #2]
 8002488:	041a      	lsls	r2, r3, #16
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	619a      	str	r2, [r3, #24]
}
 800248e:	bf00      	nop
 8002490:	370c      	adds	r7, #12
 8002492:	46bd      	mov	sp, r7
 8002494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002498:	4770      	bx	lr
	...

0800249c <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 800249c:	b480      	push	{r7}
 800249e:	b083      	sub	sp, #12
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 80024a4:	4a08      	ldr	r2, [pc, #32]	@ (80024c8 <HAL_HSEM_FastTake+0x2c>)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	3320      	adds	r3, #32
 80024aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024ae:	4a07      	ldr	r2, [pc, #28]	@ (80024cc <HAL_HSEM_FastTake+0x30>)
 80024b0:	4293      	cmp	r3, r2
 80024b2:	d101      	bne.n	80024b8 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 80024b4:	2300      	movs	r3, #0
 80024b6:	e000      	b.n	80024ba <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 80024b8:	2301      	movs	r3, #1
}
 80024ba:	4618      	mov	r0, r3
 80024bc:	370c      	adds	r7, #12
 80024be:	46bd      	mov	sp, r7
 80024c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c4:	4770      	bx	lr
 80024c6:	bf00      	nop
 80024c8:	58026400 	.word	0x58026400
 80024cc:	80000300 	.word	0x80000300

080024d0 <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 80024d0:	b480      	push	{r7}
 80024d2:	b083      	sub	sp, #12
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
 80024d8:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 80024da:	4906      	ldr	r1, [pc, #24]	@ (80024f4 <HAL_HSEM_Release+0x24>)
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 80024e8:	bf00      	nop
 80024ea:	370c      	adds	r7, #12
 80024ec:	46bd      	mov	sp, r7
 80024ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f2:	4770      	bx	lr
 80024f4:	58026400 	.word	0x58026400

080024f8 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b084      	sub	sp, #16
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8002500:	4b29      	ldr	r3, [pc, #164]	@ (80025a8 <HAL_PWREx_ConfigSupply+0xb0>)
 8002502:	68db      	ldr	r3, [r3, #12]
 8002504:	f003 0307 	and.w	r3, r3, #7
 8002508:	2b06      	cmp	r3, #6
 800250a:	d00a      	beq.n	8002522 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800250c:	4b26      	ldr	r3, [pc, #152]	@ (80025a8 <HAL_PWREx_ConfigSupply+0xb0>)
 800250e:	68db      	ldr	r3, [r3, #12]
 8002510:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002514:	687a      	ldr	r2, [r7, #4]
 8002516:	429a      	cmp	r2, r3
 8002518:	d001      	beq.n	800251e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800251a:	2301      	movs	r3, #1
 800251c:	e040      	b.n	80025a0 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800251e:	2300      	movs	r3, #0
 8002520:	e03e      	b.n	80025a0 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8002522:	4b21      	ldr	r3, [pc, #132]	@ (80025a8 <HAL_PWREx_ConfigSupply+0xb0>)
 8002524:	68db      	ldr	r3, [r3, #12]
 8002526:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 800252a:	491f      	ldr	r1, [pc, #124]	@ (80025a8 <HAL_PWREx_ConfigSupply+0xb0>)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	4313      	orrs	r3, r2
 8002530:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8002532:	f7fe fed5 	bl	80012e0 <HAL_GetTick>
 8002536:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002538:	e009      	b.n	800254e <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800253a:	f7fe fed1 	bl	80012e0 <HAL_GetTick>
 800253e:	4602      	mov	r2, r0
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	1ad3      	subs	r3, r2, r3
 8002544:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002548:	d901      	bls.n	800254e <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 800254a:	2301      	movs	r3, #1
 800254c:	e028      	b.n	80025a0 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800254e:	4b16      	ldr	r3, [pc, #88]	@ (80025a8 <HAL_PWREx_ConfigSupply+0xb0>)
 8002550:	685b      	ldr	r3, [r3, #4]
 8002552:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002556:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800255a:	d1ee      	bne.n	800253a <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	2b1e      	cmp	r3, #30
 8002560:	d008      	beq.n	8002574 <HAL_PWREx_ConfigSupply+0x7c>
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	2b2e      	cmp	r3, #46	@ 0x2e
 8002566:	d005      	beq.n	8002574 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	2b1d      	cmp	r3, #29
 800256c:	d002      	beq.n	8002574 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	2b2d      	cmp	r3, #45	@ 0x2d
 8002572:	d114      	bne.n	800259e <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8002574:	f7fe feb4 	bl	80012e0 <HAL_GetTick>
 8002578:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800257a:	e009      	b.n	8002590 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800257c:	f7fe feb0 	bl	80012e0 <HAL_GetTick>
 8002580:	4602      	mov	r2, r0
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	1ad3      	subs	r3, r2, r3
 8002586:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800258a:	d901      	bls.n	8002590 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 800258c:	2301      	movs	r3, #1
 800258e:	e007      	b.n	80025a0 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8002590:	4b05      	ldr	r3, [pc, #20]	@ (80025a8 <HAL_PWREx_ConfigSupply+0xb0>)
 8002592:	68db      	ldr	r3, [r3, #12]
 8002594:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002598:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800259c:	d1ee      	bne.n	800257c <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800259e:	2300      	movs	r3, #0
}
 80025a0:	4618      	mov	r0, r3
 80025a2:	3710      	adds	r7, #16
 80025a4:	46bd      	mov	sp, r7
 80025a6:	bd80      	pop	{r7, pc}
 80025a8:	58024800 	.word	0x58024800

080025ac <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b08c      	sub	sp, #48	@ 0x30
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d102      	bne.n	80025c0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80025ba:	2301      	movs	r3, #1
 80025bc:	f000 bc48 	b.w	8002e50 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f003 0301 	and.w	r3, r3, #1
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	f000 8088 	beq.w	80026de <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80025ce:	4b99      	ldr	r3, [pc, #612]	@ (8002834 <HAL_RCC_OscConfig+0x288>)
 80025d0:	691b      	ldr	r3, [r3, #16]
 80025d2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80025d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80025d8:	4b96      	ldr	r3, [pc, #600]	@ (8002834 <HAL_RCC_OscConfig+0x288>)
 80025da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025dc:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80025de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80025e0:	2b10      	cmp	r3, #16
 80025e2:	d007      	beq.n	80025f4 <HAL_RCC_OscConfig+0x48>
 80025e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80025e6:	2b18      	cmp	r3, #24
 80025e8:	d111      	bne.n	800260e <HAL_RCC_OscConfig+0x62>
 80025ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025ec:	f003 0303 	and.w	r3, r3, #3
 80025f0:	2b02      	cmp	r3, #2
 80025f2:	d10c      	bne.n	800260e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025f4:	4b8f      	ldr	r3, [pc, #572]	@ (8002834 <HAL_RCC_OscConfig+0x288>)
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d06d      	beq.n	80026dc <HAL_RCC_OscConfig+0x130>
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	685b      	ldr	r3, [r3, #4]
 8002604:	2b00      	cmp	r3, #0
 8002606:	d169      	bne.n	80026dc <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002608:	2301      	movs	r3, #1
 800260a:	f000 bc21 	b.w	8002e50 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002616:	d106      	bne.n	8002626 <HAL_RCC_OscConfig+0x7a>
 8002618:	4b86      	ldr	r3, [pc, #536]	@ (8002834 <HAL_RCC_OscConfig+0x288>)
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	4a85      	ldr	r2, [pc, #532]	@ (8002834 <HAL_RCC_OscConfig+0x288>)
 800261e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002622:	6013      	str	r3, [r2, #0]
 8002624:	e02e      	b.n	8002684 <HAL_RCC_OscConfig+0xd8>
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	685b      	ldr	r3, [r3, #4]
 800262a:	2b00      	cmp	r3, #0
 800262c:	d10c      	bne.n	8002648 <HAL_RCC_OscConfig+0x9c>
 800262e:	4b81      	ldr	r3, [pc, #516]	@ (8002834 <HAL_RCC_OscConfig+0x288>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	4a80      	ldr	r2, [pc, #512]	@ (8002834 <HAL_RCC_OscConfig+0x288>)
 8002634:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002638:	6013      	str	r3, [r2, #0]
 800263a:	4b7e      	ldr	r3, [pc, #504]	@ (8002834 <HAL_RCC_OscConfig+0x288>)
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	4a7d      	ldr	r2, [pc, #500]	@ (8002834 <HAL_RCC_OscConfig+0x288>)
 8002640:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002644:	6013      	str	r3, [r2, #0]
 8002646:	e01d      	b.n	8002684 <HAL_RCC_OscConfig+0xd8>
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	685b      	ldr	r3, [r3, #4]
 800264c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002650:	d10c      	bne.n	800266c <HAL_RCC_OscConfig+0xc0>
 8002652:	4b78      	ldr	r3, [pc, #480]	@ (8002834 <HAL_RCC_OscConfig+0x288>)
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	4a77      	ldr	r2, [pc, #476]	@ (8002834 <HAL_RCC_OscConfig+0x288>)
 8002658:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800265c:	6013      	str	r3, [r2, #0]
 800265e:	4b75      	ldr	r3, [pc, #468]	@ (8002834 <HAL_RCC_OscConfig+0x288>)
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	4a74      	ldr	r2, [pc, #464]	@ (8002834 <HAL_RCC_OscConfig+0x288>)
 8002664:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002668:	6013      	str	r3, [r2, #0]
 800266a:	e00b      	b.n	8002684 <HAL_RCC_OscConfig+0xd8>
 800266c:	4b71      	ldr	r3, [pc, #452]	@ (8002834 <HAL_RCC_OscConfig+0x288>)
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	4a70      	ldr	r2, [pc, #448]	@ (8002834 <HAL_RCC_OscConfig+0x288>)
 8002672:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002676:	6013      	str	r3, [r2, #0]
 8002678:	4b6e      	ldr	r3, [pc, #440]	@ (8002834 <HAL_RCC_OscConfig+0x288>)
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	4a6d      	ldr	r2, [pc, #436]	@ (8002834 <HAL_RCC_OscConfig+0x288>)
 800267e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002682:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	685b      	ldr	r3, [r3, #4]
 8002688:	2b00      	cmp	r3, #0
 800268a:	d013      	beq.n	80026b4 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800268c:	f7fe fe28 	bl	80012e0 <HAL_GetTick>
 8002690:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002692:	e008      	b.n	80026a6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002694:	f7fe fe24 	bl	80012e0 <HAL_GetTick>
 8002698:	4602      	mov	r2, r0
 800269a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800269c:	1ad3      	subs	r3, r2, r3
 800269e:	2b64      	cmp	r3, #100	@ 0x64
 80026a0:	d901      	bls.n	80026a6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80026a2:	2303      	movs	r3, #3
 80026a4:	e3d4      	b.n	8002e50 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80026a6:	4b63      	ldr	r3, [pc, #396]	@ (8002834 <HAL_RCC_OscConfig+0x288>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d0f0      	beq.n	8002694 <HAL_RCC_OscConfig+0xe8>
 80026b2:	e014      	b.n	80026de <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026b4:	f7fe fe14 	bl	80012e0 <HAL_GetTick>
 80026b8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80026ba:	e008      	b.n	80026ce <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80026bc:	f7fe fe10 	bl	80012e0 <HAL_GetTick>
 80026c0:	4602      	mov	r2, r0
 80026c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026c4:	1ad3      	subs	r3, r2, r3
 80026c6:	2b64      	cmp	r3, #100	@ 0x64
 80026c8:	d901      	bls.n	80026ce <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80026ca:	2303      	movs	r3, #3
 80026cc:	e3c0      	b.n	8002e50 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80026ce:	4b59      	ldr	r3, [pc, #356]	@ (8002834 <HAL_RCC_OscConfig+0x288>)
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d1f0      	bne.n	80026bc <HAL_RCC_OscConfig+0x110>
 80026da:	e000      	b.n	80026de <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f003 0302 	and.w	r3, r3, #2
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	f000 80ca 	beq.w	8002880 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80026ec:	4b51      	ldr	r3, [pc, #324]	@ (8002834 <HAL_RCC_OscConfig+0x288>)
 80026ee:	691b      	ldr	r3, [r3, #16]
 80026f0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80026f4:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80026f6:	4b4f      	ldr	r3, [pc, #316]	@ (8002834 <HAL_RCC_OscConfig+0x288>)
 80026f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026fa:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80026fc:	6a3b      	ldr	r3, [r7, #32]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d007      	beq.n	8002712 <HAL_RCC_OscConfig+0x166>
 8002702:	6a3b      	ldr	r3, [r7, #32]
 8002704:	2b18      	cmp	r3, #24
 8002706:	d156      	bne.n	80027b6 <HAL_RCC_OscConfig+0x20a>
 8002708:	69fb      	ldr	r3, [r7, #28]
 800270a:	f003 0303 	and.w	r3, r3, #3
 800270e:	2b00      	cmp	r3, #0
 8002710:	d151      	bne.n	80027b6 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002712:	4b48      	ldr	r3, [pc, #288]	@ (8002834 <HAL_RCC_OscConfig+0x288>)
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f003 0304 	and.w	r3, r3, #4
 800271a:	2b00      	cmp	r3, #0
 800271c:	d005      	beq.n	800272a <HAL_RCC_OscConfig+0x17e>
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	68db      	ldr	r3, [r3, #12]
 8002722:	2b00      	cmp	r3, #0
 8002724:	d101      	bne.n	800272a <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8002726:	2301      	movs	r3, #1
 8002728:	e392      	b.n	8002e50 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800272a:	4b42      	ldr	r3, [pc, #264]	@ (8002834 <HAL_RCC_OscConfig+0x288>)
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f023 0219 	bic.w	r2, r3, #25
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	68db      	ldr	r3, [r3, #12]
 8002736:	493f      	ldr	r1, [pc, #252]	@ (8002834 <HAL_RCC_OscConfig+0x288>)
 8002738:	4313      	orrs	r3, r2
 800273a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800273c:	f7fe fdd0 	bl	80012e0 <HAL_GetTick>
 8002740:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002742:	e008      	b.n	8002756 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002744:	f7fe fdcc 	bl	80012e0 <HAL_GetTick>
 8002748:	4602      	mov	r2, r0
 800274a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800274c:	1ad3      	subs	r3, r2, r3
 800274e:	2b02      	cmp	r3, #2
 8002750:	d901      	bls.n	8002756 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002752:	2303      	movs	r3, #3
 8002754:	e37c      	b.n	8002e50 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002756:	4b37      	ldr	r3, [pc, #220]	@ (8002834 <HAL_RCC_OscConfig+0x288>)
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f003 0304 	and.w	r3, r3, #4
 800275e:	2b00      	cmp	r3, #0
 8002760:	d0f0      	beq.n	8002744 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002762:	f7fe fdc9 	bl	80012f8 <HAL_GetREVID>
 8002766:	4603      	mov	r3, r0
 8002768:	f241 0203 	movw	r2, #4099	@ 0x1003
 800276c:	4293      	cmp	r3, r2
 800276e:	d817      	bhi.n	80027a0 <HAL_RCC_OscConfig+0x1f4>
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	691b      	ldr	r3, [r3, #16]
 8002774:	2b40      	cmp	r3, #64	@ 0x40
 8002776:	d108      	bne.n	800278a <HAL_RCC_OscConfig+0x1de>
 8002778:	4b2e      	ldr	r3, [pc, #184]	@ (8002834 <HAL_RCC_OscConfig+0x288>)
 800277a:	685b      	ldr	r3, [r3, #4]
 800277c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002780:	4a2c      	ldr	r2, [pc, #176]	@ (8002834 <HAL_RCC_OscConfig+0x288>)
 8002782:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002786:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002788:	e07a      	b.n	8002880 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800278a:	4b2a      	ldr	r3, [pc, #168]	@ (8002834 <HAL_RCC_OscConfig+0x288>)
 800278c:	685b      	ldr	r3, [r3, #4]
 800278e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	691b      	ldr	r3, [r3, #16]
 8002796:	031b      	lsls	r3, r3, #12
 8002798:	4926      	ldr	r1, [pc, #152]	@ (8002834 <HAL_RCC_OscConfig+0x288>)
 800279a:	4313      	orrs	r3, r2
 800279c:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800279e:	e06f      	b.n	8002880 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027a0:	4b24      	ldr	r3, [pc, #144]	@ (8002834 <HAL_RCC_OscConfig+0x288>)
 80027a2:	685b      	ldr	r3, [r3, #4]
 80027a4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	691b      	ldr	r3, [r3, #16]
 80027ac:	061b      	lsls	r3, r3, #24
 80027ae:	4921      	ldr	r1, [pc, #132]	@ (8002834 <HAL_RCC_OscConfig+0x288>)
 80027b0:	4313      	orrs	r3, r2
 80027b2:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80027b4:	e064      	b.n	8002880 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	68db      	ldr	r3, [r3, #12]
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d047      	beq.n	800284e <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80027be:	4b1d      	ldr	r3, [pc, #116]	@ (8002834 <HAL_RCC_OscConfig+0x288>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f023 0219 	bic.w	r2, r3, #25
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	68db      	ldr	r3, [r3, #12]
 80027ca:	491a      	ldr	r1, [pc, #104]	@ (8002834 <HAL_RCC_OscConfig+0x288>)
 80027cc:	4313      	orrs	r3, r2
 80027ce:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027d0:	f7fe fd86 	bl	80012e0 <HAL_GetTick>
 80027d4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80027d6:	e008      	b.n	80027ea <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80027d8:	f7fe fd82 	bl	80012e0 <HAL_GetTick>
 80027dc:	4602      	mov	r2, r0
 80027de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027e0:	1ad3      	subs	r3, r2, r3
 80027e2:	2b02      	cmp	r3, #2
 80027e4:	d901      	bls.n	80027ea <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80027e6:	2303      	movs	r3, #3
 80027e8:	e332      	b.n	8002e50 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80027ea:	4b12      	ldr	r3, [pc, #72]	@ (8002834 <HAL_RCC_OscConfig+0x288>)
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f003 0304 	and.w	r3, r3, #4
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d0f0      	beq.n	80027d8 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027f6:	f7fe fd7f 	bl	80012f8 <HAL_GetREVID>
 80027fa:	4603      	mov	r3, r0
 80027fc:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002800:	4293      	cmp	r3, r2
 8002802:	d819      	bhi.n	8002838 <HAL_RCC_OscConfig+0x28c>
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	691b      	ldr	r3, [r3, #16]
 8002808:	2b40      	cmp	r3, #64	@ 0x40
 800280a:	d108      	bne.n	800281e <HAL_RCC_OscConfig+0x272>
 800280c:	4b09      	ldr	r3, [pc, #36]	@ (8002834 <HAL_RCC_OscConfig+0x288>)
 800280e:	685b      	ldr	r3, [r3, #4]
 8002810:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002814:	4a07      	ldr	r2, [pc, #28]	@ (8002834 <HAL_RCC_OscConfig+0x288>)
 8002816:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800281a:	6053      	str	r3, [r2, #4]
 800281c:	e030      	b.n	8002880 <HAL_RCC_OscConfig+0x2d4>
 800281e:	4b05      	ldr	r3, [pc, #20]	@ (8002834 <HAL_RCC_OscConfig+0x288>)
 8002820:	685b      	ldr	r3, [r3, #4]
 8002822:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	691b      	ldr	r3, [r3, #16]
 800282a:	031b      	lsls	r3, r3, #12
 800282c:	4901      	ldr	r1, [pc, #4]	@ (8002834 <HAL_RCC_OscConfig+0x288>)
 800282e:	4313      	orrs	r3, r2
 8002830:	604b      	str	r3, [r1, #4]
 8002832:	e025      	b.n	8002880 <HAL_RCC_OscConfig+0x2d4>
 8002834:	58024400 	.word	0x58024400
 8002838:	4b9a      	ldr	r3, [pc, #616]	@ (8002aa4 <HAL_RCC_OscConfig+0x4f8>)
 800283a:	685b      	ldr	r3, [r3, #4]
 800283c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	691b      	ldr	r3, [r3, #16]
 8002844:	061b      	lsls	r3, r3, #24
 8002846:	4997      	ldr	r1, [pc, #604]	@ (8002aa4 <HAL_RCC_OscConfig+0x4f8>)
 8002848:	4313      	orrs	r3, r2
 800284a:	604b      	str	r3, [r1, #4]
 800284c:	e018      	b.n	8002880 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800284e:	4b95      	ldr	r3, [pc, #596]	@ (8002aa4 <HAL_RCC_OscConfig+0x4f8>)
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	4a94      	ldr	r2, [pc, #592]	@ (8002aa4 <HAL_RCC_OscConfig+0x4f8>)
 8002854:	f023 0301 	bic.w	r3, r3, #1
 8002858:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800285a:	f7fe fd41 	bl	80012e0 <HAL_GetTick>
 800285e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002860:	e008      	b.n	8002874 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002862:	f7fe fd3d 	bl	80012e0 <HAL_GetTick>
 8002866:	4602      	mov	r2, r0
 8002868:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800286a:	1ad3      	subs	r3, r2, r3
 800286c:	2b02      	cmp	r3, #2
 800286e:	d901      	bls.n	8002874 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8002870:	2303      	movs	r3, #3
 8002872:	e2ed      	b.n	8002e50 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002874:	4b8b      	ldr	r3, [pc, #556]	@ (8002aa4 <HAL_RCC_OscConfig+0x4f8>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f003 0304 	and.w	r3, r3, #4
 800287c:	2b00      	cmp	r3, #0
 800287e:	d1f0      	bne.n	8002862 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f003 0310 	and.w	r3, r3, #16
 8002888:	2b00      	cmp	r3, #0
 800288a:	f000 80a9 	beq.w	80029e0 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800288e:	4b85      	ldr	r3, [pc, #532]	@ (8002aa4 <HAL_RCC_OscConfig+0x4f8>)
 8002890:	691b      	ldr	r3, [r3, #16]
 8002892:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002896:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002898:	4b82      	ldr	r3, [pc, #520]	@ (8002aa4 <HAL_RCC_OscConfig+0x4f8>)
 800289a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800289c:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800289e:	69bb      	ldr	r3, [r7, #24]
 80028a0:	2b08      	cmp	r3, #8
 80028a2:	d007      	beq.n	80028b4 <HAL_RCC_OscConfig+0x308>
 80028a4:	69bb      	ldr	r3, [r7, #24]
 80028a6:	2b18      	cmp	r3, #24
 80028a8:	d13a      	bne.n	8002920 <HAL_RCC_OscConfig+0x374>
 80028aa:	697b      	ldr	r3, [r7, #20]
 80028ac:	f003 0303 	and.w	r3, r3, #3
 80028b0:	2b01      	cmp	r3, #1
 80028b2:	d135      	bne.n	8002920 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80028b4:	4b7b      	ldr	r3, [pc, #492]	@ (8002aa4 <HAL_RCC_OscConfig+0x4f8>)
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d005      	beq.n	80028cc <HAL_RCC_OscConfig+0x320>
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	69db      	ldr	r3, [r3, #28]
 80028c4:	2b80      	cmp	r3, #128	@ 0x80
 80028c6:	d001      	beq.n	80028cc <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 80028c8:	2301      	movs	r3, #1
 80028ca:	e2c1      	b.n	8002e50 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80028cc:	f7fe fd14 	bl	80012f8 <HAL_GetREVID>
 80028d0:	4603      	mov	r3, r0
 80028d2:	f241 0203 	movw	r2, #4099	@ 0x1003
 80028d6:	4293      	cmp	r3, r2
 80028d8:	d817      	bhi.n	800290a <HAL_RCC_OscConfig+0x35e>
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	6a1b      	ldr	r3, [r3, #32]
 80028de:	2b20      	cmp	r3, #32
 80028e0:	d108      	bne.n	80028f4 <HAL_RCC_OscConfig+0x348>
 80028e2:	4b70      	ldr	r3, [pc, #448]	@ (8002aa4 <HAL_RCC_OscConfig+0x4f8>)
 80028e4:	685b      	ldr	r3, [r3, #4]
 80028e6:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80028ea:	4a6e      	ldr	r2, [pc, #440]	@ (8002aa4 <HAL_RCC_OscConfig+0x4f8>)
 80028ec:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80028f0:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80028f2:	e075      	b.n	80029e0 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80028f4:	4b6b      	ldr	r3, [pc, #428]	@ (8002aa4 <HAL_RCC_OscConfig+0x4f8>)
 80028f6:	685b      	ldr	r3, [r3, #4]
 80028f8:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6a1b      	ldr	r3, [r3, #32]
 8002900:	069b      	lsls	r3, r3, #26
 8002902:	4968      	ldr	r1, [pc, #416]	@ (8002aa4 <HAL_RCC_OscConfig+0x4f8>)
 8002904:	4313      	orrs	r3, r2
 8002906:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002908:	e06a      	b.n	80029e0 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800290a:	4b66      	ldr	r3, [pc, #408]	@ (8002aa4 <HAL_RCC_OscConfig+0x4f8>)
 800290c:	68db      	ldr	r3, [r3, #12]
 800290e:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	6a1b      	ldr	r3, [r3, #32]
 8002916:	061b      	lsls	r3, r3, #24
 8002918:	4962      	ldr	r1, [pc, #392]	@ (8002aa4 <HAL_RCC_OscConfig+0x4f8>)
 800291a:	4313      	orrs	r3, r2
 800291c:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800291e:	e05f      	b.n	80029e0 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	69db      	ldr	r3, [r3, #28]
 8002924:	2b00      	cmp	r3, #0
 8002926:	d042      	beq.n	80029ae <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002928:	4b5e      	ldr	r3, [pc, #376]	@ (8002aa4 <HAL_RCC_OscConfig+0x4f8>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	4a5d      	ldr	r2, [pc, #372]	@ (8002aa4 <HAL_RCC_OscConfig+0x4f8>)
 800292e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002932:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002934:	f7fe fcd4 	bl	80012e0 <HAL_GetTick>
 8002938:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800293a:	e008      	b.n	800294e <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800293c:	f7fe fcd0 	bl	80012e0 <HAL_GetTick>
 8002940:	4602      	mov	r2, r0
 8002942:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002944:	1ad3      	subs	r3, r2, r3
 8002946:	2b02      	cmp	r3, #2
 8002948:	d901      	bls.n	800294e <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 800294a:	2303      	movs	r3, #3
 800294c:	e280      	b.n	8002e50 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800294e:	4b55      	ldr	r3, [pc, #340]	@ (8002aa4 <HAL_RCC_OscConfig+0x4f8>)
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002956:	2b00      	cmp	r3, #0
 8002958:	d0f0      	beq.n	800293c <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800295a:	f7fe fccd 	bl	80012f8 <HAL_GetREVID>
 800295e:	4603      	mov	r3, r0
 8002960:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002964:	4293      	cmp	r3, r2
 8002966:	d817      	bhi.n	8002998 <HAL_RCC_OscConfig+0x3ec>
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	6a1b      	ldr	r3, [r3, #32]
 800296c:	2b20      	cmp	r3, #32
 800296e:	d108      	bne.n	8002982 <HAL_RCC_OscConfig+0x3d6>
 8002970:	4b4c      	ldr	r3, [pc, #304]	@ (8002aa4 <HAL_RCC_OscConfig+0x4f8>)
 8002972:	685b      	ldr	r3, [r3, #4]
 8002974:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002978:	4a4a      	ldr	r2, [pc, #296]	@ (8002aa4 <HAL_RCC_OscConfig+0x4f8>)
 800297a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800297e:	6053      	str	r3, [r2, #4]
 8002980:	e02e      	b.n	80029e0 <HAL_RCC_OscConfig+0x434>
 8002982:	4b48      	ldr	r3, [pc, #288]	@ (8002aa4 <HAL_RCC_OscConfig+0x4f8>)
 8002984:	685b      	ldr	r3, [r3, #4]
 8002986:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	6a1b      	ldr	r3, [r3, #32]
 800298e:	069b      	lsls	r3, r3, #26
 8002990:	4944      	ldr	r1, [pc, #272]	@ (8002aa4 <HAL_RCC_OscConfig+0x4f8>)
 8002992:	4313      	orrs	r3, r2
 8002994:	604b      	str	r3, [r1, #4]
 8002996:	e023      	b.n	80029e0 <HAL_RCC_OscConfig+0x434>
 8002998:	4b42      	ldr	r3, [pc, #264]	@ (8002aa4 <HAL_RCC_OscConfig+0x4f8>)
 800299a:	68db      	ldr	r3, [r3, #12]
 800299c:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	6a1b      	ldr	r3, [r3, #32]
 80029a4:	061b      	lsls	r3, r3, #24
 80029a6:	493f      	ldr	r1, [pc, #252]	@ (8002aa4 <HAL_RCC_OscConfig+0x4f8>)
 80029a8:	4313      	orrs	r3, r2
 80029aa:	60cb      	str	r3, [r1, #12]
 80029ac:	e018      	b.n	80029e0 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80029ae:	4b3d      	ldr	r3, [pc, #244]	@ (8002aa4 <HAL_RCC_OscConfig+0x4f8>)
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	4a3c      	ldr	r2, [pc, #240]	@ (8002aa4 <HAL_RCC_OscConfig+0x4f8>)
 80029b4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80029b8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029ba:	f7fe fc91 	bl	80012e0 <HAL_GetTick>
 80029be:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80029c0:	e008      	b.n	80029d4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80029c2:	f7fe fc8d 	bl	80012e0 <HAL_GetTick>
 80029c6:	4602      	mov	r2, r0
 80029c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029ca:	1ad3      	subs	r3, r2, r3
 80029cc:	2b02      	cmp	r3, #2
 80029ce:	d901      	bls.n	80029d4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80029d0:	2303      	movs	r3, #3
 80029d2:	e23d      	b.n	8002e50 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80029d4:	4b33      	ldr	r3, [pc, #204]	@ (8002aa4 <HAL_RCC_OscConfig+0x4f8>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d1f0      	bne.n	80029c2 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f003 0308 	and.w	r3, r3, #8
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d036      	beq.n	8002a5a <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	695b      	ldr	r3, [r3, #20]
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d019      	beq.n	8002a28 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80029f4:	4b2b      	ldr	r3, [pc, #172]	@ (8002aa4 <HAL_RCC_OscConfig+0x4f8>)
 80029f6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80029f8:	4a2a      	ldr	r2, [pc, #168]	@ (8002aa4 <HAL_RCC_OscConfig+0x4f8>)
 80029fa:	f043 0301 	orr.w	r3, r3, #1
 80029fe:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a00:	f7fe fc6e 	bl	80012e0 <HAL_GetTick>
 8002a04:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002a06:	e008      	b.n	8002a1a <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a08:	f7fe fc6a 	bl	80012e0 <HAL_GetTick>
 8002a0c:	4602      	mov	r2, r0
 8002a0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a10:	1ad3      	subs	r3, r2, r3
 8002a12:	2b02      	cmp	r3, #2
 8002a14:	d901      	bls.n	8002a1a <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8002a16:	2303      	movs	r3, #3
 8002a18:	e21a      	b.n	8002e50 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002a1a:	4b22      	ldr	r3, [pc, #136]	@ (8002aa4 <HAL_RCC_OscConfig+0x4f8>)
 8002a1c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a1e:	f003 0302 	and.w	r3, r3, #2
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d0f0      	beq.n	8002a08 <HAL_RCC_OscConfig+0x45c>
 8002a26:	e018      	b.n	8002a5a <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a28:	4b1e      	ldr	r3, [pc, #120]	@ (8002aa4 <HAL_RCC_OscConfig+0x4f8>)
 8002a2a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a2c:	4a1d      	ldr	r2, [pc, #116]	@ (8002aa4 <HAL_RCC_OscConfig+0x4f8>)
 8002a2e:	f023 0301 	bic.w	r3, r3, #1
 8002a32:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a34:	f7fe fc54 	bl	80012e0 <HAL_GetTick>
 8002a38:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002a3a:	e008      	b.n	8002a4e <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002a3c:	f7fe fc50 	bl	80012e0 <HAL_GetTick>
 8002a40:	4602      	mov	r2, r0
 8002a42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a44:	1ad3      	subs	r3, r2, r3
 8002a46:	2b02      	cmp	r3, #2
 8002a48:	d901      	bls.n	8002a4e <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8002a4a:	2303      	movs	r3, #3
 8002a4c:	e200      	b.n	8002e50 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002a4e:	4b15      	ldr	r3, [pc, #84]	@ (8002aa4 <HAL_RCC_OscConfig+0x4f8>)
 8002a50:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a52:	f003 0302 	and.w	r3, r3, #2
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d1f0      	bne.n	8002a3c <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f003 0320 	and.w	r3, r3, #32
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d039      	beq.n	8002ada <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	699b      	ldr	r3, [r3, #24]
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d01c      	beq.n	8002aa8 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002a6e:	4b0d      	ldr	r3, [pc, #52]	@ (8002aa4 <HAL_RCC_OscConfig+0x4f8>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	4a0c      	ldr	r2, [pc, #48]	@ (8002aa4 <HAL_RCC_OscConfig+0x4f8>)
 8002a74:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002a78:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002a7a:	f7fe fc31 	bl	80012e0 <HAL_GetTick>
 8002a7e:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002a80:	e008      	b.n	8002a94 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002a82:	f7fe fc2d 	bl	80012e0 <HAL_GetTick>
 8002a86:	4602      	mov	r2, r0
 8002a88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a8a:	1ad3      	subs	r3, r2, r3
 8002a8c:	2b02      	cmp	r3, #2
 8002a8e:	d901      	bls.n	8002a94 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8002a90:	2303      	movs	r3, #3
 8002a92:	e1dd      	b.n	8002e50 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8002a94:	4b03      	ldr	r3, [pc, #12]	@ (8002aa4 <HAL_RCC_OscConfig+0x4f8>)
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d0f0      	beq.n	8002a82 <HAL_RCC_OscConfig+0x4d6>
 8002aa0:	e01b      	b.n	8002ada <HAL_RCC_OscConfig+0x52e>
 8002aa2:	bf00      	nop
 8002aa4:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002aa8:	4b9b      	ldr	r3, [pc, #620]	@ (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	4a9a      	ldr	r2, [pc, #616]	@ (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002aae:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002ab2:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8002ab4:	f7fe fc14 	bl	80012e0 <HAL_GetTick>
 8002ab8:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002aba:	e008      	b.n	8002ace <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002abc:	f7fe fc10 	bl	80012e0 <HAL_GetTick>
 8002ac0:	4602      	mov	r2, r0
 8002ac2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ac4:	1ad3      	subs	r3, r2, r3
 8002ac6:	2b02      	cmp	r3, #2
 8002ac8:	d901      	bls.n	8002ace <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8002aca:	2303      	movs	r3, #3
 8002acc:	e1c0      	b.n	8002e50 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8002ace:	4b92      	ldr	r3, [pc, #584]	@ (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d1f0      	bne.n	8002abc <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f003 0304 	and.w	r3, r3, #4
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	f000 8081 	beq.w	8002bea <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002ae8:	4b8c      	ldr	r3, [pc, #560]	@ (8002d1c <HAL_RCC_OscConfig+0x770>)
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	4a8b      	ldr	r2, [pc, #556]	@ (8002d1c <HAL_RCC_OscConfig+0x770>)
 8002aee:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002af2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002af4:	f7fe fbf4 	bl	80012e0 <HAL_GetTick>
 8002af8:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002afa:	e008      	b.n	8002b0e <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002afc:	f7fe fbf0 	bl	80012e0 <HAL_GetTick>
 8002b00:	4602      	mov	r2, r0
 8002b02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b04:	1ad3      	subs	r3, r2, r3
 8002b06:	2b64      	cmp	r3, #100	@ 0x64
 8002b08:	d901      	bls.n	8002b0e <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8002b0a:	2303      	movs	r3, #3
 8002b0c:	e1a0      	b.n	8002e50 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002b0e:	4b83      	ldr	r3, [pc, #524]	@ (8002d1c <HAL_RCC_OscConfig+0x770>)
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d0f0      	beq.n	8002afc <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	689b      	ldr	r3, [r3, #8]
 8002b1e:	2b01      	cmp	r3, #1
 8002b20:	d106      	bne.n	8002b30 <HAL_RCC_OscConfig+0x584>
 8002b22:	4b7d      	ldr	r3, [pc, #500]	@ (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002b24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b26:	4a7c      	ldr	r2, [pc, #496]	@ (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002b28:	f043 0301 	orr.w	r3, r3, #1
 8002b2c:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b2e:	e02d      	b.n	8002b8c <HAL_RCC_OscConfig+0x5e0>
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	689b      	ldr	r3, [r3, #8]
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d10c      	bne.n	8002b52 <HAL_RCC_OscConfig+0x5a6>
 8002b38:	4b77      	ldr	r3, [pc, #476]	@ (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002b3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b3c:	4a76      	ldr	r2, [pc, #472]	@ (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002b3e:	f023 0301 	bic.w	r3, r3, #1
 8002b42:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b44:	4b74      	ldr	r3, [pc, #464]	@ (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002b46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b48:	4a73      	ldr	r2, [pc, #460]	@ (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002b4a:	f023 0304 	bic.w	r3, r3, #4
 8002b4e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b50:	e01c      	b.n	8002b8c <HAL_RCC_OscConfig+0x5e0>
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	689b      	ldr	r3, [r3, #8]
 8002b56:	2b05      	cmp	r3, #5
 8002b58:	d10c      	bne.n	8002b74 <HAL_RCC_OscConfig+0x5c8>
 8002b5a:	4b6f      	ldr	r3, [pc, #444]	@ (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002b5c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b5e:	4a6e      	ldr	r2, [pc, #440]	@ (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002b60:	f043 0304 	orr.w	r3, r3, #4
 8002b64:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b66:	4b6c      	ldr	r3, [pc, #432]	@ (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002b68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b6a:	4a6b      	ldr	r2, [pc, #428]	@ (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002b6c:	f043 0301 	orr.w	r3, r3, #1
 8002b70:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b72:	e00b      	b.n	8002b8c <HAL_RCC_OscConfig+0x5e0>
 8002b74:	4b68      	ldr	r3, [pc, #416]	@ (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002b76:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b78:	4a67      	ldr	r2, [pc, #412]	@ (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002b7a:	f023 0301 	bic.w	r3, r3, #1
 8002b7e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002b80:	4b65      	ldr	r3, [pc, #404]	@ (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002b82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b84:	4a64      	ldr	r2, [pc, #400]	@ (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002b86:	f023 0304 	bic.w	r3, r3, #4
 8002b8a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	689b      	ldr	r3, [r3, #8]
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d015      	beq.n	8002bc0 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b94:	f7fe fba4 	bl	80012e0 <HAL_GetTick>
 8002b98:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002b9a:	e00a      	b.n	8002bb2 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b9c:	f7fe fba0 	bl	80012e0 <HAL_GetTick>
 8002ba0:	4602      	mov	r2, r0
 8002ba2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ba4:	1ad3      	subs	r3, r2, r3
 8002ba6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002baa:	4293      	cmp	r3, r2
 8002bac:	d901      	bls.n	8002bb2 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8002bae:	2303      	movs	r3, #3
 8002bb0:	e14e      	b.n	8002e50 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002bb2:	4b59      	ldr	r3, [pc, #356]	@ (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002bb4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002bb6:	f003 0302 	and.w	r3, r3, #2
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d0ee      	beq.n	8002b9c <HAL_RCC_OscConfig+0x5f0>
 8002bbe:	e014      	b.n	8002bea <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002bc0:	f7fe fb8e 	bl	80012e0 <HAL_GetTick>
 8002bc4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002bc6:	e00a      	b.n	8002bde <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002bc8:	f7fe fb8a 	bl	80012e0 <HAL_GetTick>
 8002bcc:	4602      	mov	r2, r0
 8002bce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bd0:	1ad3      	subs	r3, r2, r3
 8002bd2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002bd6:	4293      	cmp	r3, r2
 8002bd8:	d901      	bls.n	8002bde <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8002bda:	2303      	movs	r3, #3
 8002bdc:	e138      	b.n	8002e50 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002bde:	4b4e      	ldr	r3, [pc, #312]	@ (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002be0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002be2:	f003 0302 	and.w	r3, r3, #2
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d1ee      	bne.n	8002bc8 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	f000 812d 	beq.w	8002e4e <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002bf4:	4b48      	ldr	r3, [pc, #288]	@ (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002bf6:	691b      	ldr	r3, [r3, #16]
 8002bf8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002bfc:	2b18      	cmp	r3, #24
 8002bfe:	f000 80bd 	beq.w	8002d7c <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c06:	2b02      	cmp	r3, #2
 8002c08:	f040 809e 	bne.w	8002d48 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c0c:	4b42      	ldr	r3, [pc, #264]	@ (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	4a41      	ldr	r2, [pc, #260]	@ (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002c12:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002c16:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c18:	f7fe fb62 	bl	80012e0 <HAL_GetTick>
 8002c1c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002c1e:	e008      	b.n	8002c32 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c20:	f7fe fb5e 	bl	80012e0 <HAL_GetTick>
 8002c24:	4602      	mov	r2, r0
 8002c26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c28:	1ad3      	subs	r3, r2, r3
 8002c2a:	2b02      	cmp	r3, #2
 8002c2c:	d901      	bls.n	8002c32 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8002c2e:	2303      	movs	r3, #3
 8002c30:	e10e      	b.n	8002e50 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002c32:	4b39      	ldr	r3, [pc, #228]	@ (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d1f0      	bne.n	8002c20 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002c3e:	4b36      	ldr	r3, [pc, #216]	@ (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002c40:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002c42:	4b37      	ldr	r3, [pc, #220]	@ (8002d20 <HAL_RCC_OscConfig+0x774>)
 8002c44:	4013      	ands	r3, r2
 8002c46:	687a      	ldr	r2, [r7, #4]
 8002c48:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8002c4a:	687a      	ldr	r2, [r7, #4]
 8002c4c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002c4e:	0112      	lsls	r2, r2, #4
 8002c50:	430a      	orrs	r2, r1
 8002c52:	4931      	ldr	r1, [pc, #196]	@ (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002c54:	4313      	orrs	r3, r2
 8002c56:	628b      	str	r3, [r1, #40]	@ 0x28
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c5c:	3b01      	subs	r3, #1
 8002c5e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c66:	3b01      	subs	r3, #1
 8002c68:	025b      	lsls	r3, r3, #9
 8002c6a:	b29b      	uxth	r3, r3
 8002c6c:	431a      	orrs	r2, r3
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c72:	3b01      	subs	r3, #1
 8002c74:	041b      	lsls	r3, r3, #16
 8002c76:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8002c7a:	431a      	orrs	r2, r3
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c80:	3b01      	subs	r3, #1
 8002c82:	061b      	lsls	r3, r3, #24
 8002c84:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8002c88:	4923      	ldr	r1, [pc, #140]	@ (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002c8a:	4313      	orrs	r3, r2
 8002c8c:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8002c8e:	4b22      	ldr	r3, [pc, #136]	@ (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002c90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c92:	4a21      	ldr	r2, [pc, #132]	@ (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002c94:	f023 0301 	bic.w	r3, r3, #1
 8002c98:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002c9a:	4b1f      	ldr	r3, [pc, #124]	@ (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002c9c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002c9e:	4b21      	ldr	r3, [pc, #132]	@ (8002d24 <HAL_RCC_OscConfig+0x778>)
 8002ca0:	4013      	ands	r3, r2
 8002ca2:	687a      	ldr	r2, [r7, #4]
 8002ca4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002ca6:	00d2      	lsls	r2, r2, #3
 8002ca8:	491b      	ldr	r1, [pc, #108]	@ (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002caa:	4313      	orrs	r3, r2
 8002cac:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8002cae:	4b1a      	ldr	r3, [pc, #104]	@ (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002cb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cb2:	f023 020c 	bic.w	r2, r3, #12
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cba:	4917      	ldr	r1, [pc, #92]	@ (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002cbc:	4313      	orrs	r3, r2
 8002cbe:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8002cc0:	4b15      	ldr	r3, [pc, #84]	@ (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002cc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cc4:	f023 0202 	bic.w	r2, r3, #2
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ccc:	4912      	ldr	r1, [pc, #72]	@ (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002cce:	4313      	orrs	r3, r2
 8002cd0:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8002cd2:	4b11      	ldr	r3, [pc, #68]	@ (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002cd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cd6:	4a10      	ldr	r2, [pc, #64]	@ (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002cd8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002cdc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8002cde:	4b0e      	ldr	r3, [pc, #56]	@ (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002ce0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ce2:	4a0d      	ldr	r2, [pc, #52]	@ (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002ce4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ce8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002cea:	4b0b      	ldr	r3, [pc, #44]	@ (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002cec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cee:	4a0a      	ldr	r2, [pc, #40]	@ (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002cf0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002cf4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8002cf6:	4b08      	ldr	r3, [pc, #32]	@ (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002cf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002cfa:	4a07      	ldr	r2, [pc, #28]	@ (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002cfc:	f043 0301 	orr.w	r3, r3, #1
 8002d00:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002d02:	4b05      	ldr	r3, [pc, #20]	@ (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	4a04      	ldr	r2, [pc, #16]	@ (8002d18 <HAL_RCC_OscConfig+0x76c>)
 8002d08:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002d0c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d0e:	f7fe fae7 	bl	80012e0 <HAL_GetTick>
 8002d12:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002d14:	e011      	b.n	8002d3a <HAL_RCC_OscConfig+0x78e>
 8002d16:	bf00      	nop
 8002d18:	58024400 	.word	0x58024400
 8002d1c:	58024800 	.word	0x58024800
 8002d20:	fffffc0c 	.word	0xfffffc0c
 8002d24:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d28:	f7fe fada 	bl	80012e0 <HAL_GetTick>
 8002d2c:	4602      	mov	r2, r0
 8002d2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d30:	1ad3      	subs	r3, r2, r3
 8002d32:	2b02      	cmp	r3, #2
 8002d34:	d901      	bls.n	8002d3a <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8002d36:	2303      	movs	r3, #3
 8002d38:	e08a      	b.n	8002e50 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002d3a:	4b47      	ldr	r3, [pc, #284]	@ (8002e58 <HAL_RCC_OscConfig+0x8ac>)
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d0f0      	beq.n	8002d28 <HAL_RCC_OscConfig+0x77c>
 8002d46:	e082      	b.n	8002e4e <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d48:	4b43      	ldr	r3, [pc, #268]	@ (8002e58 <HAL_RCC_OscConfig+0x8ac>)
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	4a42      	ldr	r2, [pc, #264]	@ (8002e58 <HAL_RCC_OscConfig+0x8ac>)
 8002d4e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002d52:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d54:	f7fe fac4 	bl	80012e0 <HAL_GetTick>
 8002d58:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002d5a:	e008      	b.n	8002d6e <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d5c:	f7fe fac0 	bl	80012e0 <HAL_GetTick>
 8002d60:	4602      	mov	r2, r0
 8002d62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d64:	1ad3      	subs	r3, r2, r3
 8002d66:	2b02      	cmp	r3, #2
 8002d68:	d901      	bls.n	8002d6e <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8002d6a:	2303      	movs	r3, #3
 8002d6c:	e070      	b.n	8002e50 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002d6e:	4b3a      	ldr	r3, [pc, #232]	@ (8002e58 <HAL_RCC_OscConfig+0x8ac>)
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d1f0      	bne.n	8002d5c <HAL_RCC_OscConfig+0x7b0>
 8002d7a:	e068      	b.n	8002e4e <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8002d7c:	4b36      	ldr	r3, [pc, #216]	@ (8002e58 <HAL_RCC_OscConfig+0x8ac>)
 8002d7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d80:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8002d82:	4b35      	ldr	r3, [pc, #212]	@ (8002e58 <HAL_RCC_OscConfig+0x8ac>)
 8002d84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d86:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d8c:	2b01      	cmp	r3, #1
 8002d8e:	d031      	beq.n	8002df4 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002d90:	693b      	ldr	r3, [r7, #16]
 8002d92:	f003 0203 	and.w	r2, r3, #3
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002d9a:	429a      	cmp	r2, r3
 8002d9c:	d12a      	bne.n	8002df4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002d9e:	693b      	ldr	r3, [r7, #16]
 8002da0:	091b      	lsrs	r3, r3, #4
 8002da2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002daa:	429a      	cmp	r2, r3
 8002dac:	d122      	bne.n	8002df4 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002db8:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8002dba:	429a      	cmp	r2, r3
 8002dbc:	d11a      	bne.n	8002df4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	0a5b      	lsrs	r3, r3, #9
 8002dc2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002dca:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002dcc:	429a      	cmp	r2, r3
 8002dce:	d111      	bne.n	8002df4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	0c1b      	lsrs	r3, r3, #16
 8002dd4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ddc:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8002dde:	429a      	cmp	r2, r3
 8002de0:	d108      	bne.n	8002df4 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	0e1b      	lsrs	r3, r3, #24
 8002de6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002dee:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8002df0:	429a      	cmp	r2, r3
 8002df2:	d001      	beq.n	8002df8 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8002df4:	2301      	movs	r3, #1
 8002df6:	e02b      	b.n	8002e50 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8002df8:	4b17      	ldr	r3, [pc, #92]	@ (8002e58 <HAL_RCC_OscConfig+0x8ac>)
 8002dfa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002dfc:	08db      	lsrs	r3, r3, #3
 8002dfe:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002e02:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e08:	693a      	ldr	r2, [r7, #16]
 8002e0a:	429a      	cmp	r2, r3
 8002e0c:	d01f      	beq.n	8002e4e <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8002e0e:	4b12      	ldr	r3, [pc, #72]	@ (8002e58 <HAL_RCC_OscConfig+0x8ac>)
 8002e10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e12:	4a11      	ldr	r2, [pc, #68]	@ (8002e58 <HAL_RCC_OscConfig+0x8ac>)
 8002e14:	f023 0301 	bic.w	r3, r3, #1
 8002e18:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002e1a:	f7fe fa61 	bl	80012e0 <HAL_GetTick>
 8002e1e:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8002e20:	bf00      	nop
 8002e22:	f7fe fa5d 	bl	80012e0 <HAL_GetTick>
 8002e26:	4602      	mov	r2, r0
 8002e28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e2a:	4293      	cmp	r3, r2
 8002e2c:	d0f9      	beq.n	8002e22 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8002e2e:	4b0a      	ldr	r3, [pc, #40]	@ (8002e58 <HAL_RCC_OscConfig+0x8ac>)
 8002e30:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002e32:	4b0a      	ldr	r3, [pc, #40]	@ (8002e5c <HAL_RCC_OscConfig+0x8b0>)
 8002e34:	4013      	ands	r3, r2
 8002e36:	687a      	ldr	r2, [r7, #4]
 8002e38:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002e3a:	00d2      	lsls	r2, r2, #3
 8002e3c:	4906      	ldr	r1, [pc, #24]	@ (8002e58 <HAL_RCC_OscConfig+0x8ac>)
 8002e3e:	4313      	orrs	r3, r2
 8002e40:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8002e42:	4b05      	ldr	r3, [pc, #20]	@ (8002e58 <HAL_RCC_OscConfig+0x8ac>)
 8002e44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e46:	4a04      	ldr	r2, [pc, #16]	@ (8002e58 <HAL_RCC_OscConfig+0x8ac>)
 8002e48:	f043 0301 	orr.w	r3, r3, #1
 8002e4c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8002e4e:	2300      	movs	r3, #0
}
 8002e50:	4618      	mov	r0, r3
 8002e52:	3730      	adds	r7, #48	@ 0x30
 8002e54:	46bd      	mov	sp, r7
 8002e56:	bd80      	pop	{r7, pc}
 8002e58:	58024400 	.word	0x58024400
 8002e5c:	ffff0007 	.word	0xffff0007

08002e60 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b086      	sub	sp, #24
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
 8002e68:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d101      	bne.n	8002e74 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002e70:	2301      	movs	r3, #1
 8002e72:	e19c      	b.n	80031ae <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002e74:	4b8a      	ldr	r3, [pc, #552]	@ (80030a0 <HAL_RCC_ClockConfig+0x240>)
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f003 030f 	and.w	r3, r3, #15
 8002e7c:	683a      	ldr	r2, [r7, #0]
 8002e7e:	429a      	cmp	r2, r3
 8002e80:	d910      	bls.n	8002ea4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e82:	4b87      	ldr	r3, [pc, #540]	@ (80030a0 <HAL_RCC_ClockConfig+0x240>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f023 020f 	bic.w	r2, r3, #15
 8002e8a:	4985      	ldr	r1, [pc, #532]	@ (80030a0 <HAL_RCC_ClockConfig+0x240>)
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	4313      	orrs	r3, r2
 8002e90:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e92:	4b83      	ldr	r3, [pc, #524]	@ (80030a0 <HAL_RCC_ClockConfig+0x240>)
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f003 030f 	and.w	r3, r3, #15
 8002e9a:	683a      	ldr	r2, [r7, #0]
 8002e9c:	429a      	cmp	r2, r3
 8002e9e:	d001      	beq.n	8002ea4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002ea0:	2301      	movs	r3, #1
 8002ea2:	e184      	b.n	80031ae <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f003 0304 	and.w	r3, r3, #4
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d010      	beq.n	8002ed2 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	691a      	ldr	r2, [r3, #16]
 8002eb4:	4b7b      	ldr	r3, [pc, #492]	@ (80030a4 <HAL_RCC_ClockConfig+0x244>)
 8002eb6:	699b      	ldr	r3, [r3, #24]
 8002eb8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002ebc:	429a      	cmp	r2, r3
 8002ebe:	d908      	bls.n	8002ed2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002ec0:	4b78      	ldr	r3, [pc, #480]	@ (80030a4 <HAL_RCC_ClockConfig+0x244>)
 8002ec2:	699b      	ldr	r3, [r3, #24]
 8002ec4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	691b      	ldr	r3, [r3, #16]
 8002ecc:	4975      	ldr	r1, [pc, #468]	@ (80030a4 <HAL_RCC_ClockConfig+0x244>)
 8002ece:	4313      	orrs	r3, r2
 8002ed0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f003 0308 	and.w	r3, r3, #8
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d010      	beq.n	8002f00 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	695a      	ldr	r2, [r3, #20]
 8002ee2:	4b70      	ldr	r3, [pc, #448]	@ (80030a4 <HAL_RCC_ClockConfig+0x244>)
 8002ee4:	69db      	ldr	r3, [r3, #28]
 8002ee6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002eea:	429a      	cmp	r2, r3
 8002eec:	d908      	bls.n	8002f00 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002eee:	4b6d      	ldr	r3, [pc, #436]	@ (80030a4 <HAL_RCC_ClockConfig+0x244>)
 8002ef0:	69db      	ldr	r3, [r3, #28]
 8002ef2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	695b      	ldr	r3, [r3, #20]
 8002efa:	496a      	ldr	r1, [pc, #424]	@ (80030a4 <HAL_RCC_ClockConfig+0x244>)
 8002efc:	4313      	orrs	r3, r2
 8002efe:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f003 0310 	and.w	r3, r3, #16
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d010      	beq.n	8002f2e <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	699a      	ldr	r2, [r3, #24]
 8002f10:	4b64      	ldr	r3, [pc, #400]	@ (80030a4 <HAL_RCC_ClockConfig+0x244>)
 8002f12:	69db      	ldr	r3, [r3, #28]
 8002f14:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002f18:	429a      	cmp	r2, r3
 8002f1a:	d908      	bls.n	8002f2e <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002f1c:	4b61      	ldr	r3, [pc, #388]	@ (80030a4 <HAL_RCC_ClockConfig+0x244>)
 8002f1e:	69db      	ldr	r3, [r3, #28]
 8002f20:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	699b      	ldr	r3, [r3, #24]
 8002f28:	495e      	ldr	r1, [pc, #376]	@ (80030a4 <HAL_RCC_ClockConfig+0x244>)
 8002f2a:	4313      	orrs	r3, r2
 8002f2c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f003 0320 	and.w	r3, r3, #32
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d010      	beq.n	8002f5c <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	69da      	ldr	r2, [r3, #28]
 8002f3e:	4b59      	ldr	r3, [pc, #356]	@ (80030a4 <HAL_RCC_ClockConfig+0x244>)
 8002f40:	6a1b      	ldr	r3, [r3, #32]
 8002f42:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002f46:	429a      	cmp	r2, r3
 8002f48:	d908      	bls.n	8002f5c <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002f4a:	4b56      	ldr	r3, [pc, #344]	@ (80030a4 <HAL_RCC_ClockConfig+0x244>)
 8002f4c:	6a1b      	ldr	r3, [r3, #32]
 8002f4e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	69db      	ldr	r3, [r3, #28]
 8002f56:	4953      	ldr	r1, [pc, #332]	@ (80030a4 <HAL_RCC_ClockConfig+0x244>)
 8002f58:	4313      	orrs	r3, r2
 8002f5a:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f003 0302 	and.w	r3, r3, #2
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d010      	beq.n	8002f8a <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	68da      	ldr	r2, [r3, #12]
 8002f6c:	4b4d      	ldr	r3, [pc, #308]	@ (80030a4 <HAL_RCC_ClockConfig+0x244>)
 8002f6e:	699b      	ldr	r3, [r3, #24]
 8002f70:	f003 030f 	and.w	r3, r3, #15
 8002f74:	429a      	cmp	r2, r3
 8002f76:	d908      	bls.n	8002f8a <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f78:	4b4a      	ldr	r3, [pc, #296]	@ (80030a4 <HAL_RCC_ClockConfig+0x244>)
 8002f7a:	699b      	ldr	r3, [r3, #24]
 8002f7c:	f023 020f 	bic.w	r2, r3, #15
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	68db      	ldr	r3, [r3, #12]
 8002f84:	4947      	ldr	r1, [pc, #284]	@ (80030a4 <HAL_RCC_ClockConfig+0x244>)
 8002f86:	4313      	orrs	r3, r2
 8002f88:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f003 0301 	and.w	r3, r3, #1
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d055      	beq.n	8003042 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002f96:	4b43      	ldr	r3, [pc, #268]	@ (80030a4 <HAL_RCC_ClockConfig+0x244>)
 8002f98:	699b      	ldr	r3, [r3, #24]
 8002f9a:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	689b      	ldr	r3, [r3, #8]
 8002fa2:	4940      	ldr	r1, [pc, #256]	@ (80030a4 <HAL_RCC_ClockConfig+0x244>)
 8002fa4:	4313      	orrs	r3, r2
 8002fa6:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	685b      	ldr	r3, [r3, #4]
 8002fac:	2b02      	cmp	r3, #2
 8002fae:	d107      	bne.n	8002fc0 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002fb0:	4b3c      	ldr	r3, [pc, #240]	@ (80030a4 <HAL_RCC_ClockConfig+0x244>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d121      	bne.n	8003000 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002fbc:	2301      	movs	r3, #1
 8002fbe:	e0f6      	b.n	80031ae <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	685b      	ldr	r3, [r3, #4]
 8002fc4:	2b03      	cmp	r3, #3
 8002fc6:	d107      	bne.n	8002fd8 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002fc8:	4b36      	ldr	r3, [pc, #216]	@ (80030a4 <HAL_RCC_ClockConfig+0x244>)
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d115      	bne.n	8003000 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002fd4:	2301      	movs	r3, #1
 8002fd6:	e0ea      	b.n	80031ae <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	685b      	ldr	r3, [r3, #4]
 8002fdc:	2b01      	cmp	r3, #1
 8002fde:	d107      	bne.n	8002ff0 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002fe0:	4b30      	ldr	r3, [pc, #192]	@ (80030a4 <HAL_RCC_ClockConfig+0x244>)
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d109      	bne.n	8003000 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002fec:	2301      	movs	r3, #1
 8002fee:	e0de      	b.n	80031ae <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002ff0:	4b2c      	ldr	r3, [pc, #176]	@ (80030a4 <HAL_RCC_ClockConfig+0x244>)
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	f003 0304 	and.w	r3, r3, #4
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d101      	bne.n	8003000 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002ffc:	2301      	movs	r3, #1
 8002ffe:	e0d6      	b.n	80031ae <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003000:	4b28      	ldr	r3, [pc, #160]	@ (80030a4 <HAL_RCC_ClockConfig+0x244>)
 8003002:	691b      	ldr	r3, [r3, #16]
 8003004:	f023 0207 	bic.w	r2, r3, #7
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	685b      	ldr	r3, [r3, #4]
 800300c:	4925      	ldr	r1, [pc, #148]	@ (80030a4 <HAL_RCC_ClockConfig+0x244>)
 800300e:	4313      	orrs	r3, r2
 8003010:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003012:	f7fe f965 	bl	80012e0 <HAL_GetTick>
 8003016:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003018:	e00a      	b.n	8003030 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800301a:	f7fe f961 	bl	80012e0 <HAL_GetTick>
 800301e:	4602      	mov	r2, r0
 8003020:	697b      	ldr	r3, [r7, #20]
 8003022:	1ad3      	subs	r3, r2, r3
 8003024:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003028:	4293      	cmp	r3, r2
 800302a:	d901      	bls.n	8003030 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 800302c:	2303      	movs	r3, #3
 800302e:	e0be      	b.n	80031ae <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003030:	4b1c      	ldr	r3, [pc, #112]	@ (80030a4 <HAL_RCC_ClockConfig+0x244>)
 8003032:	691b      	ldr	r3, [r3, #16]
 8003034:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	685b      	ldr	r3, [r3, #4]
 800303c:	00db      	lsls	r3, r3, #3
 800303e:	429a      	cmp	r2, r3
 8003040:	d1eb      	bne.n	800301a <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f003 0302 	and.w	r3, r3, #2
 800304a:	2b00      	cmp	r3, #0
 800304c:	d010      	beq.n	8003070 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	68da      	ldr	r2, [r3, #12]
 8003052:	4b14      	ldr	r3, [pc, #80]	@ (80030a4 <HAL_RCC_ClockConfig+0x244>)
 8003054:	699b      	ldr	r3, [r3, #24]
 8003056:	f003 030f 	and.w	r3, r3, #15
 800305a:	429a      	cmp	r2, r3
 800305c:	d208      	bcs.n	8003070 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800305e:	4b11      	ldr	r3, [pc, #68]	@ (80030a4 <HAL_RCC_ClockConfig+0x244>)
 8003060:	699b      	ldr	r3, [r3, #24]
 8003062:	f023 020f 	bic.w	r2, r3, #15
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	68db      	ldr	r3, [r3, #12]
 800306a:	490e      	ldr	r1, [pc, #56]	@ (80030a4 <HAL_RCC_ClockConfig+0x244>)
 800306c:	4313      	orrs	r3, r2
 800306e:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003070:	4b0b      	ldr	r3, [pc, #44]	@ (80030a0 <HAL_RCC_ClockConfig+0x240>)
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f003 030f 	and.w	r3, r3, #15
 8003078:	683a      	ldr	r2, [r7, #0]
 800307a:	429a      	cmp	r2, r3
 800307c:	d214      	bcs.n	80030a8 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800307e:	4b08      	ldr	r3, [pc, #32]	@ (80030a0 <HAL_RCC_ClockConfig+0x240>)
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f023 020f 	bic.w	r2, r3, #15
 8003086:	4906      	ldr	r1, [pc, #24]	@ (80030a0 <HAL_RCC_ClockConfig+0x240>)
 8003088:	683b      	ldr	r3, [r7, #0]
 800308a:	4313      	orrs	r3, r2
 800308c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800308e:	4b04      	ldr	r3, [pc, #16]	@ (80030a0 <HAL_RCC_ClockConfig+0x240>)
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f003 030f 	and.w	r3, r3, #15
 8003096:	683a      	ldr	r2, [r7, #0]
 8003098:	429a      	cmp	r2, r3
 800309a:	d005      	beq.n	80030a8 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800309c:	2301      	movs	r3, #1
 800309e:	e086      	b.n	80031ae <HAL_RCC_ClockConfig+0x34e>
 80030a0:	52002000 	.word	0x52002000
 80030a4:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f003 0304 	and.w	r3, r3, #4
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d010      	beq.n	80030d6 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	691a      	ldr	r2, [r3, #16]
 80030b8:	4b3f      	ldr	r3, [pc, #252]	@ (80031b8 <HAL_RCC_ClockConfig+0x358>)
 80030ba:	699b      	ldr	r3, [r3, #24]
 80030bc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80030c0:	429a      	cmp	r2, r3
 80030c2:	d208      	bcs.n	80030d6 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80030c4:	4b3c      	ldr	r3, [pc, #240]	@ (80031b8 <HAL_RCC_ClockConfig+0x358>)
 80030c6:	699b      	ldr	r3, [r3, #24]
 80030c8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	691b      	ldr	r3, [r3, #16]
 80030d0:	4939      	ldr	r1, [pc, #228]	@ (80031b8 <HAL_RCC_ClockConfig+0x358>)
 80030d2:	4313      	orrs	r3, r2
 80030d4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f003 0308 	and.w	r3, r3, #8
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d010      	beq.n	8003104 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	695a      	ldr	r2, [r3, #20]
 80030e6:	4b34      	ldr	r3, [pc, #208]	@ (80031b8 <HAL_RCC_ClockConfig+0x358>)
 80030e8:	69db      	ldr	r3, [r3, #28]
 80030ea:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80030ee:	429a      	cmp	r2, r3
 80030f0:	d208      	bcs.n	8003104 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80030f2:	4b31      	ldr	r3, [pc, #196]	@ (80031b8 <HAL_RCC_ClockConfig+0x358>)
 80030f4:	69db      	ldr	r3, [r3, #28]
 80030f6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	695b      	ldr	r3, [r3, #20]
 80030fe:	492e      	ldr	r1, [pc, #184]	@ (80031b8 <HAL_RCC_ClockConfig+0x358>)
 8003100:	4313      	orrs	r3, r2
 8003102:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f003 0310 	and.w	r3, r3, #16
 800310c:	2b00      	cmp	r3, #0
 800310e:	d010      	beq.n	8003132 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	699a      	ldr	r2, [r3, #24]
 8003114:	4b28      	ldr	r3, [pc, #160]	@ (80031b8 <HAL_RCC_ClockConfig+0x358>)
 8003116:	69db      	ldr	r3, [r3, #28]
 8003118:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800311c:	429a      	cmp	r2, r3
 800311e:	d208      	bcs.n	8003132 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003120:	4b25      	ldr	r3, [pc, #148]	@ (80031b8 <HAL_RCC_ClockConfig+0x358>)
 8003122:	69db      	ldr	r3, [r3, #28]
 8003124:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	699b      	ldr	r3, [r3, #24]
 800312c:	4922      	ldr	r1, [pc, #136]	@ (80031b8 <HAL_RCC_ClockConfig+0x358>)
 800312e:	4313      	orrs	r3, r2
 8003130:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f003 0320 	and.w	r3, r3, #32
 800313a:	2b00      	cmp	r3, #0
 800313c:	d010      	beq.n	8003160 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	69da      	ldr	r2, [r3, #28]
 8003142:	4b1d      	ldr	r3, [pc, #116]	@ (80031b8 <HAL_RCC_ClockConfig+0x358>)
 8003144:	6a1b      	ldr	r3, [r3, #32]
 8003146:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800314a:	429a      	cmp	r2, r3
 800314c:	d208      	bcs.n	8003160 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800314e:	4b1a      	ldr	r3, [pc, #104]	@ (80031b8 <HAL_RCC_ClockConfig+0x358>)
 8003150:	6a1b      	ldr	r3, [r3, #32]
 8003152:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	69db      	ldr	r3, [r3, #28]
 800315a:	4917      	ldr	r1, [pc, #92]	@ (80031b8 <HAL_RCC_ClockConfig+0x358>)
 800315c:	4313      	orrs	r3, r2
 800315e:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003160:	f000 f834 	bl	80031cc <HAL_RCC_GetSysClockFreq>
 8003164:	4602      	mov	r2, r0
 8003166:	4b14      	ldr	r3, [pc, #80]	@ (80031b8 <HAL_RCC_ClockConfig+0x358>)
 8003168:	699b      	ldr	r3, [r3, #24]
 800316a:	0a1b      	lsrs	r3, r3, #8
 800316c:	f003 030f 	and.w	r3, r3, #15
 8003170:	4912      	ldr	r1, [pc, #72]	@ (80031bc <HAL_RCC_ClockConfig+0x35c>)
 8003172:	5ccb      	ldrb	r3, [r1, r3]
 8003174:	f003 031f 	and.w	r3, r3, #31
 8003178:	fa22 f303 	lsr.w	r3, r2, r3
 800317c:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800317e:	4b0e      	ldr	r3, [pc, #56]	@ (80031b8 <HAL_RCC_ClockConfig+0x358>)
 8003180:	699b      	ldr	r3, [r3, #24]
 8003182:	f003 030f 	and.w	r3, r3, #15
 8003186:	4a0d      	ldr	r2, [pc, #52]	@ (80031bc <HAL_RCC_ClockConfig+0x35c>)
 8003188:	5cd3      	ldrb	r3, [r2, r3]
 800318a:	f003 031f 	and.w	r3, r3, #31
 800318e:	693a      	ldr	r2, [r7, #16]
 8003190:	fa22 f303 	lsr.w	r3, r2, r3
 8003194:	4a0a      	ldr	r2, [pc, #40]	@ (80031c0 <HAL_RCC_ClockConfig+0x360>)
 8003196:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003198:	4a0a      	ldr	r2, [pc, #40]	@ (80031c4 <HAL_RCC_ClockConfig+0x364>)
 800319a:	693b      	ldr	r3, [r7, #16]
 800319c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 800319e:	4b0a      	ldr	r3, [pc, #40]	@ (80031c8 <HAL_RCC_ClockConfig+0x368>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	4618      	mov	r0, r3
 80031a4:	f7fe f852 	bl	800124c <HAL_InitTick>
 80031a8:	4603      	mov	r3, r0
 80031aa:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 80031ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80031ae:	4618      	mov	r0, r3
 80031b0:	3718      	adds	r7, #24
 80031b2:	46bd      	mov	sp, r7
 80031b4:	bd80      	pop	{r7, pc}
 80031b6:	bf00      	nop
 80031b8:	58024400 	.word	0x58024400
 80031bc:	08008e18 	.word	0x08008e18
 80031c0:	24000004 	.word	0x24000004
 80031c4:	24000000 	.word	0x24000000
 80031c8:	24000008 	.word	0x24000008

080031cc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80031cc:	b480      	push	{r7}
 80031ce:	b089      	sub	sp, #36	@ 0x24
 80031d0:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80031d2:	4bb3      	ldr	r3, [pc, #716]	@ (80034a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80031d4:	691b      	ldr	r3, [r3, #16]
 80031d6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80031da:	2b18      	cmp	r3, #24
 80031dc:	f200 8155 	bhi.w	800348a <HAL_RCC_GetSysClockFreq+0x2be>
 80031e0:	a201      	add	r2, pc, #4	@ (adr r2, 80031e8 <HAL_RCC_GetSysClockFreq+0x1c>)
 80031e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031e6:	bf00      	nop
 80031e8:	0800324d 	.word	0x0800324d
 80031ec:	0800348b 	.word	0x0800348b
 80031f0:	0800348b 	.word	0x0800348b
 80031f4:	0800348b 	.word	0x0800348b
 80031f8:	0800348b 	.word	0x0800348b
 80031fc:	0800348b 	.word	0x0800348b
 8003200:	0800348b 	.word	0x0800348b
 8003204:	0800348b 	.word	0x0800348b
 8003208:	08003273 	.word	0x08003273
 800320c:	0800348b 	.word	0x0800348b
 8003210:	0800348b 	.word	0x0800348b
 8003214:	0800348b 	.word	0x0800348b
 8003218:	0800348b 	.word	0x0800348b
 800321c:	0800348b 	.word	0x0800348b
 8003220:	0800348b 	.word	0x0800348b
 8003224:	0800348b 	.word	0x0800348b
 8003228:	08003279 	.word	0x08003279
 800322c:	0800348b 	.word	0x0800348b
 8003230:	0800348b 	.word	0x0800348b
 8003234:	0800348b 	.word	0x0800348b
 8003238:	0800348b 	.word	0x0800348b
 800323c:	0800348b 	.word	0x0800348b
 8003240:	0800348b 	.word	0x0800348b
 8003244:	0800348b 	.word	0x0800348b
 8003248:	0800327f 	.word	0x0800327f
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800324c:	4b94      	ldr	r3, [pc, #592]	@ (80034a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f003 0320 	and.w	r3, r3, #32
 8003254:	2b00      	cmp	r3, #0
 8003256:	d009      	beq.n	800326c <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003258:	4b91      	ldr	r3, [pc, #580]	@ (80034a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	08db      	lsrs	r3, r3, #3
 800325e:	f003 0303 	and.w	r3, r3, #3
 8003262:	4a90      	ldr	r2, [pc, #576]	@ (80034a4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003264:	fa22 f303 	lsr.w	r3, r2, r3
 8003268:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800326a:	e111      	b.n	8003490 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 800326c:	4b8d      	ldr	r3, [pc, #564]	@ (80034a4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800326e:	61bb      	str	r3, [r7, #24]
      break;
 8003270:	e10e      	b.n	8003490 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8003272:	4b8d      	ldr	r3, [pc, #564]	@ (80034a8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003274:	61bb      	str	r3, [r7, #24]
      break;
 8003276:	e10b      	b.n	8003490 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8003278:	4b8c      	ldr	r3, [pc, #560]	@ (80034ac <HAL_RCC_GetSysClockFreq+0x2e0>)
 800327a:	61bb      	str	r3, [r7, #24]
      break;
 800327c:	e108      	b.n	8003490 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800327e:	4b88      	ldr	r3, [pc, #544]	@ (80034a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003280:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003282:	f003 0303 	and.w	r3, r3, #3
 8003286:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8003288:	4b85      	ldr	r3, [pc, #532]	@ (80034a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800328a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800328c:	091b      	lsrs	r3, r3, #4
 800328e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003292:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003294:	4b82      	ldr	r3, [pc, #520]	@ (80034a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003296:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003298:	f003 0301 	and.w	r3, r3, #1
 800329c:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 800329e:	4b80      	ldr	r3, [pc, #512]	@ (80034a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80032a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80032a2:	08db      	lsrs	r3, r3, #3
 80032a4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80032a8:	68fa      	ldr	r2, [r7, #12]
 80032aa:	fb02 f303 	mul.w	r3, r2, r3
 80032ae:	ee07 3a90 	vmov	s15, r3
 80032b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80032b6:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 80032ba:	693b      	ldr	r3, [r7, #16]
 80032bc:	2b00      	cmp	r3, #0
 80032be:	f000 80e1 	beq.w	8003484 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 80032c2:	697b      	ldr	r3, [r7, #20]
 80032c4:	2b02      	cmp	r3, #2
 80032c6:	f000 8083 	beq.w	80033d0 <HAL_RCC_GetSysClockFreq+0x204>
 80032ca:	697b      	ldr	r3, [r7, #20]
 80032cc:	2b02      	cmp	r3, #2
 80032ce:	f200 80a1 	bhi.w	8003414 <HAL_RCC_GetSysClockFreq+0x248>
 80032d2:	697b      	ldr	r3, [r7, #20]
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d003      	beq.n	80032e0 <HAL_RCC_GetSysClockFreq+0x114>
 80032d8:	697b      	ldr	r3, [r7, #20]
 80032da:	2b01      	cmp	r3, #1
 80032dc:	d056      	beq.n	800338c <HAL_RCC_GetSysClockFreq+0x1c0>
 80032de:	e099      	b.n	8003414 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80032e0:	4b6f      	ldr	r3, [pc, #444]	@ (80034a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f003 0320 	and.w	r3, r3, #32
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d02d      	beq.n	8003348 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80032ec:	4b6c      	ldr	r3, [pc, #432]	@ (80034a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	08db      	lsrs	r3, r3, #3
 80032f2:	f003 0303 	and.w	r3, r3, #3
 80032f6:	4a6b      	ldr	r2, [pc, #428]	@ (80034a4 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80032f8:	fa22 f303 	lsr.w	r3, r2, r3
 80032fc:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	ee07 3a90 	vmov	s15, r3
 8003304:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003308:	693b      	ldr	r3, [r7, #16]
 800330a:	ee07 3a90 	vmov	s15, r3
 800330e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003312:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003316:	4b62      	ldr	r3, [pc, #392]	@ (80034a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003318:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800331a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800331e:	ee07 3a90 	vmov	s15, r3
 8003322:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003326:	ed97 6a02 	vldr	s12, [r7, #8]
 800332a:	eddf 5a61 	vldr	s11, [pc, #388]	@ 80034b0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800332e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003332:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003336:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800333a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800333e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003342:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8003346:	e087      	b.n	8003458 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003348:	693b      	ldr	r3, [r7, #16]
 800334a:	ee07 3a90 	vmov	s15, r3
 800334e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003352:	eddf 6a58 	vldr	s13, [pc, #352]	@ 80034b4 <HAL_RCC_GetSysClockFreq+0x2e8>
 8003356:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800335a:	4b51      	ldr	r3, [pc, #324]	@ (80034a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800335c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800335e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003362:	ee07 3a90 	vmov	s15, r3
 8003366:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800336a:	ed97 6a02 	vldr	s12, [r7, #8]
 800336e:	eddf 5a50 	vldr	s11, [pc, #320]	@ 80034b0 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003372:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003376:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800337a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800337e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003382:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003386:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800338a:	e065      	b.n	8003458 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800338c:	693b      	ldr	r3, [r7, #16]
 800338e:	ee07 3a90 	vmov	s15, r3
 8003392:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003396:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80034b8 <HAL_RCC_GetSysClockFreq+0x2ec>
 800339a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800339e:	4b40      	ldr	r3, [pc, #256]	@ (80034a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80033a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80033a6:	ee07 3a90 	vmov	s15, r3
 80033aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80033ae:	ed97 6a02 	vldr	s12, [r7, #8]
 80033b2:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 80034b0 <HAL_RCC_GetSysClockFreq+0x2e4>
 80033b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80033ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80033be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80033c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80033c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80033ca:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80033ce:	e043      	b.n	8003458 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80033d0:	693b      	ldr	r3, [r7, #16]
 80033d2:	ee07 3a90 	vmov	s15, r3
 80033d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80033da:	eddf 6a38 	vldr	s13, [pc, #224]	@ 80034bc <HAL_RCC_GetSysClockFreq+0x2f0>
 80033de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80033e2:	4b2f      	ldr	r3, [pc, #188]	@ (80034a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80033e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80033ea:	ee07 3a90 	vmov	s15, r3
 80033ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80033f2:	ed97 6a02 	vldr	s12, [r7, #8]
 80033f6:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 80034b0 <HAL_RCC_GetSysClockFreq+0x2e4>
 80033fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80033fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003402:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003406:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800340a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800340e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003412:	e021      	b.n	8003458 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003414:	693b      	ldr	r3, [r7, #16]
 8003416:	ee07 3a90 	vmov	s15, r3
 800341a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800341e:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80034b8 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003422:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003426:	4b1e      	ldr	r3, [pc, #120]	@ (80034a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003428:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800342a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800342e:	ee07 3a90 	vmov	s15, r3
 8003432:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003436:	ed97 6a02 	vldr	s12, [r7, #8]
 800343a:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 80034b0 <HAL_RCC_GetSysClockFreq+0x2e4>
 800343e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003442:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003446:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800344a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800344e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003452:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003456:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8003458:	4b11      	ldr	r3, [pc, #68]	@ (80034a0 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800345a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800345c:	0a5b      	lsrs	r3, r3, #9
 800345e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003462:	3301      	adds	r3, #1
 8003464:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	ee07 3a90 	vmov	s15, r3
 800346c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003470:	edd7 6a07 	vldr	s13, [r7, #28]
 8003474:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003478:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800347c:	ee17 3a90 	vmov	r3, s15
 8003480:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8003482:	e005      	b.n	8003490 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8003484:	2300      	movs	r3, #0
 8003486:	61bb      	str	r3, [r7, #24]
      break;
 8003488:	e002      	b.n	8003490 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800348a:	4b07      	ldr	r3, [pc, #28]	@ (80034a8 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800348c:	61bb      	str	r3, [r7, #24]
      break;
 800348e:	bf00      	nop
  }

  return sysclockfreq;
 8003490:	69bb      	ldr	r3, [r7, #24]
}
 8003492:	4618      	mov	r0, r3
 8003494:	3724      	adds	r7, #36	@ 0x24
 8003496:	46bd      	mov	sp, r7
 8003498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349c:	4770      	bx	lr
 800349e:	bf00      	nop
 80034a0:	58024400 	.word	0x58024400
 80034a4:	03d09000 	.word	0x03d09000
 80034a8:	003d0900 	.word	0x003d0900
 80034ac:	007a1200 	.word	0x007a1200
 80034b0:	46000000 	.word	0x46000000
 80034b4:	4c742400 	.word	0x4c742400
 80034b8:	4a742400 	.word	0x4a742400
 80034bc:	4af42400 	.word	0x4af42400

080034c0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b082      	sub	sp, #8
 80034c4:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 80034c6:	f7ff fe81 	bl	80031cc <HAL_RCC_GetSysClockFreq>
 80034ca:	4602      	mov	r2, r0
 80034cc:	4b10      	ldr	r3, [pc, #64]	@ (8003510 <HAL_RCC_GetHCLKFreq+0x50>)
 80034ce:	699b      	ldr	r3, [r3, #24]
 80034d0:	0a1b      	lsrs	r3, r3, #8
 80034d2:	f003 030f 	and.w	r3, r3, #15
 80034d6:	490f      	ldr	r1, [pc, #60]	@ (8003514 <HAL_RCC_GetHCLKFreq+0x54>)
 80034d8:	5ccb      	ldrb	r3, [r1, r3]
 80034da:	f003 031f 	and.w	r3, r3, #31
 80034de:	fa22 f303 	lsr.w	r3, r2, r3
 80034e2:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 80034e4:	4b0a      	ldr	r3, [pc, #40]	@ (8003510 <HAL_RCC_GetHCLKFreq+0x50>)
 80034e6:	699b      	ldr	r3, [r3, #24]
 80034e8:	f003 030f 	and.w	r3, r3, #15
 80034ec:	4a09      	ldr	r2, [pc, #36]	@ (8003514 <HAL_RCC_GetHCLKFreq+0x54>)
 80034ee:	5cd3      	ldrb	r3, [r2, r3]
 80034f0:	f003 031f 	and.w	r3, r3, #31
 80034f4:	687a      	ldr	r2, [r7, #4]
 80034f6:	fa22 f303 	lsr.w	r3, r2, r3
 80034fa:	4a07      	ldr	r2, [pc, #28]	@ (8003518 <HAL_RCC_GetHCLKFreq+0x58>)
 80034fc:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 80034fe:	4a07      	ldr	r2, [pc, #28]	@ (800351c <HAL_RCC_GetHCLKFreq+0x5c>)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8003504:	4b04      	ldr	r3, [pc, #16]	@ (8003518 <HAL_RCC_GetHCLKFreq+0x58>)
 8003506:	681b      	ldr	r3, [r3, #0]
}
 8003508:	4618      	mov	r0, r3
 800350a:	3708      	adds	r7, #8
 800350c:	46bd      	mov	sp, r7
 800350e:	bd80      	pop	{r7, pc}
 8003510:	58024400 	.word	0x58024400
 8003514:	08008e18 	.word	0x08008e18
 8003518:	24000004 	.word	0x24000004
 800351c:	24000000 	.word	0x24000000

08003520 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8003524:	f7ff ffcc 	bl	80034c0 <HAL_RCC_GetHCLKFreq>
 8003528:	4602      	mov	r2, r0
 800352a:	4b06      	ldr	r3, [pc, #24]	@ (8003544 <HAL_RCC_GetPCLK1Freq+0x24>)
 800352c:	69db      	ldr	r3, [r3, #28]
 800352e:	091b      	lsrs	r3, r3, #4
 8003530:	f003 0307 	and.w	r3, r3, #7
 8003534:	4904      	ldr	r1, [pc, #16]	@ (8003548 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003536:	5ccb      	ldrb	r3, [r1, r3]
 8003538:	f003 031f 	and.w	r3, r3, #31
 800353c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8003540:	4618      	mov	r0, r3
 8003542:	bd80      	pop	{r7, pc}
 8003544:	58024400 	.word	0x58024400
 8003548:	08008e18 	.word	0x08008e18

0800354c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800354c:	b580      	push	{r7, lr}
 800354e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8003550:	f7ff ffb6 	bl	80034c0 <HAL_RCC_GetHCLKFreq>
 8003554:	4602      	mov	r2, r0
 8003556:	4b06      	ldr	r3, [pc, #24]	@ (8003570 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003558:	69db      	ldr	r3, [r3, #28]
 800355a:	0a1b      	lsrs	r3, r3, #8
 800355c:	f003 0307 	and.w	r3, r3, #7
 8003560:	4904      	ldr	r1, [pc, #16]	@ (8003574 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003562:	5ccb      	ldrb	r3, [r1, r3]
 8003564:	f003 031f 	and.w	r3, r3, #31
 8003568:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 800356c:	4618      	mov	r0, r3
 800356e:	bd80      	pop	{r7, pc}
 8003570:	58024400 	.word	0x58024400
 8003574:	08008e18 	.word	0x08008e18

08003578 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003578:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800357c:	b0ca      	sub	sp, #296	@ 0x128
 800357e:	af00      	add	r7, sp, #0
 8003580:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003584:	2300      	movs	r3, #0
 8003586:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800358a:	2300      	movs	r3, #0
 800358c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003590:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003594:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003598:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 800359c:	2500      	movs	r5, #0
 800359e:	ea54 0305 	orrs.w	r3, r4, r5
 80035a2:	d049      	beq.n	8003638 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80035a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035a8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80035aa:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80035ae:	d02f      	beq.n	8003610 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80035b0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80035b4:	d828      	bhi.n	8003608 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80035b6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80035ba:	d01a      	beq.n	80035f2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80035bc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80035c0:	d822      	bhi.n	8003608 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d003      	beq.n	80035ce <HAL_RCCEx_PeriphCLKConfig+0x56>
 80035c6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80035ca:	d007      	beq.n	80035dc <HAL_RCCEx_PeriphCLKConfig+0x64>
 80035cc:	e01c      	b.n	8003608 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80035ce:	4bb8      	ldr	r3, [pc, #736]	@ (80038b0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80035d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035d2:	4ab7      	ldr	r2, [pc, #732]	@ (80038b0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80035d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80035d8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80035da:	e01a      	b.n	8003612 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80035dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035e0:	3308      	adds	r3, #8
 80035e2:	2102      	movs	r1, #2
 80035e4:	4618      	mov	r0, r3
 80035e6:	f001 fc8f 	bl	8004f08 <RCCEx_PLL2_Config>
 80035ea:	4603      	mov	r3, r0
 80035ec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80035f0:	e00f      	b.n	8003612 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80035f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035f6:	3328      	adds	r3, #40	@ 0x28
 80035f8:	2102      	movs	r1, #2
 80035fa:	4618      	mov	r0, r3
 80035fc:	f001 fd36 	bl	800506c <RCCEx_PLL3_Config>
 8003600:	4603      	mov	r3, r0
 8003602:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003606:	e004      	b.n	8003612 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003608:	2301      	movs	r3, #1
 800360a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800360e:	e000      	b.n	8003612 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8003610:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003612:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003616:	2b00      	cmp	r3, #0
 8003618:	d10a      	bne.n	8003630 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 800361a:	4ba5      	ldr	r3, [pc, #660]	@ (80038b0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800361c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800361e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003622:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003626:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003628:	4aa1      	ldr	r2, [pc, #644]	@ (80038b0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800362a:	430b      	orrs	r3, r1
 800362c:	6513      	str	r3, [r2, #80]	@ 0x50
 800362e:	e003      	b.n	8003638 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003630:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003634:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003638:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800363c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003640:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8003644:	f04f 0900 	mov.w	r9, #0
 8003648:	ea58 0309 	orrs.w	r3, r8, r9
 800364c:	d047      	beq.n	80036de <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800364e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003652:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003654:	2b04      	cmp	r3, #4
 8003656:	d82a      	bhi.n	80036ae <HAL_RCCEx_PeriphCLKConfig+0x136>
 8003658:	a201      	add	r2, pc, #4	@ (adr r2, 8003660 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800365a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800365e:	bf00      	nop
 8003660:	08003675 	.word	0x08003675
 8003664:	08003683 	.word	0x08003683
 8003668:	08003699 	.word	0x08003699
 800366c:	080036b7 	.word	0x080036b7
 8003670:	080036b7 	.word	0x080036b7
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003674:	4b8e      	ldr	r3, [pc, #568]	@ (80038b0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003676:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003678:	4a8d      	ldr	r2, [pc, #564]	@ (80038b0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800367a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800367e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003680:	e01a      	b.n	80036b8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003682:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003686:	3308      	adds	r3, #8
 8003688:	2100      	movs	r1, #0
 800368a:	4618      	mov	r0, r3
 800368c:	f001 fc3c 	bl	8004f08 <RCCEx_PLL2_Config>
 8003690:	4603      	mov	r3, r0
 8003692:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003696:	e00f      	b.n	80036b8 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003698:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800369c:	3328      	adds	r3, #40	@ 0x28
 800369e:	2100      	movs	r1, #0
 80036a0:	4618      	mov	r0, r3
 80036a2:	f001 fce3 	bl	800506c <RCCEx_PLL3_Config>
 80036a6:	4603      	mov	r3, r0
 80036a8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80036ac:	e004      	b.n	80036b8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80036ae:	2301      	movs	r3, #1
 80036b0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80036b4:	e000      	b.n	80036b8 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80036b6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80036b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d10a      	bne.n	80036d6 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80036c0:	4b7b      	ldr	r3, [pc, #492]	@ (80038b0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80036c2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80036c4:	f023 0107 	bic.w	r1, r3, #7
 80036c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036ce:	4a78      	ldr	r2, [pc, #480]	@ (80038b0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80036d0:	430b      	orrs	r3, r1
 80036d2:	6513      	str	r3, [r2, #80]	@ 0x50
 80036d4:	e003      	b.n	80036de <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80036d6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80036da:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80036de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036e6:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80036ea:	f04f 0b00 	mov.w	fp, #0
 80036ee:	ea5a 030b 	orrs.w	r3, sl, fp
 80036f2:	d04c      	beq.n	800378e <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80036f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036fa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80036fe:	d030      	beq.n	8003762 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8003700:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003704:	d829      	bhi.n	800375a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003706:	2bc0      	cmp	r3, #192	@ 0xc0
 8003708:	d02d      	beq.n	8003766 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 800370a:	2bc0      	cmp	r3, #192	@ 0xc0
 800370c:	d825      	bhi.n	800375a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800370e:	2b80      	cmp	r3, #128	@ 0x80
 8003710:	d018      	beq.n	8003744 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8003712:	2b80      	cmp	r3, #128	@ 0x80
 8003714:	d821      	bhi.n	800375a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003716:	2b00      	cmp	r3, #0
 8003718:	d002      	beq.n	8003720 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 800371a:	2b40      	cmp	r3, #64	@ 0x40
 800371c:	d007      	beq.n	800372e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800371e:	e01c      	b.n	800375a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003720:	4b63      	ldr	r3, [pc, #396]	@ (80038b0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003722:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003724:	4a62      	ldr	r2, [pc, #392]	@ (80038b0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003726:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800372a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800372c:	e01c      	b.n	8003768 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800372e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003732:	3308      	adds	r3, #8
 8003734:	2100      	movs	r1, #0
 8003736:	4618      	mov	r0, r3
 8003738:	f001 fbe6 	bl	8004f08 <RCCEx_PLL2_Config>
 800373c:	4603      	mov	r3, r0
 800373e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003742:	e011      	b.n	8003768 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003744:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003748:	3328      	adds	r3, #40	@ 0x28
 800374a:	2100      	movs	r1, #0
 800374c:	4618      	mov	r0, r3
 800374e:	f001 fc8d 	bl	800506c <RCCEx_PLL3_Config>
 8003752:	4603      	mov	r3, r0
 8003754:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003758:	e006      	b.n	8003768 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800375a:	2301      	movs	r3, #1
 800375c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003760:	e002      	b.n	8003768 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003762:	bf00      	nop
 8003764:	e000      	b.n	8003768 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003766:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003768:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800376c:	2b00      	cmp	r3, #0
 800376e:	d10a      	bne.n	8003786 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8003770:	4b4f      	ldr	r3, [pc, #316]	@ (80038b0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003772:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003774:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8003778:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800377c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800377e:	4a4c      	ldr	r2, [pc, #304]	@ (80038b0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003780:	430b      	orrs	r3, r1
 8003782:	6513      	str	r3, [r2, #80]	@ 0x50
 8003784:	e003      	b.n	800378e <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003786:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800378a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800378e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003792:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003796:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 800379a:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800379e:	2300      	movs	r3, #0
 80037a0:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 80037a4:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 80037a8:	460b      	mov	r3, r1
 80037aa:	4313      	orrs	r3, r2
 80037ac:	d053      	beq.n	8003856 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 80037ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037b2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80037b6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80037ba:	d035      	beq.n	8003828 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 80037bc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80037c0:	d82e      	bhi.n	8003820 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80037c2:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80037c6:	d031      	beq.n	800382c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80037c8:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80037cc:	d828      	bhi.n	8003820 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80037ce:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80037d2:	d01a      	beq.n	800380a <HAL_RCCEx_PeriphCLKConfig+0x292>
 80037d4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80037d8:	d822      	bhi.n	8003820 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d003      	beq.n	80037e6 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80037de:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80037e2:	d007      	beq.n	80037f4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80037e4:	e01c      	b.n	8003820 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80037e6:	4b32      	ldr	r3, [pc, #200]	@ (80038b0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80037e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037ea:	4a31      	ldr	r2, [pc, #196]	@ (80038b0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80037ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80037f0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80037f2:	e01c      	b.n	800382e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80037f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037f8:	3308      	adds	r3, #8
 80037fa:	2100      	movs	r1, #0
 80037fc:	4618      	mov	r0, r3
 80037fe:	f001 fb83 	bl	8004f08 <RCCEx_PLL2_Config>
 8003802:	4603      	mov	r3, r0
 8003804:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003808:	e011      	b.n	800382e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800380a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800380e:	3328      	adds	r3, #40	@ 0x28
 8003810:	2100      	movs	r1, #0
 8003812:	4618      	mov	r0, r3
 8003814:	f001 fc2a 	bl	800506c <RCCEx_PLL3_Config>
 8003818:	4603      	mov	r3, r0
 800381a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800381e:	e006      	b.n	800382e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003820:	2301      	movs	r3, #1
 8003822:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003826:	e002      	b.n	800382e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8003828:	bf00      	nop
 800382a:	e000      	b.n	800382e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 800382c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800382e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003832:	2b00      	cmp	r3, #0
 8003834:	d10b      	bne.n	800384e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8003836:	4b1e      	ldr	r3, [pc, #120]	@ (80038b0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003838:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800383a:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800383e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003842:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003846:	4a1a      	ldr	r2, [pc, #104]	@ (80038b0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003848:	430b      	orrs	r3, r1
 800384a:	6593      	str	r3, [r2, #88]	@ 0x58
 800384c:	e003      	b.n	8003856 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800384e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003852:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8003856:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800385a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800385e:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8003862:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8003866:	2300      	movs	r3, #0
 8003868:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800386c:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8003870:	460b      	mov	r3, r1
 8003872:	4313      	orrs	r3, r2
 8003874:	d056      	beq.n	8003924 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8003876:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800387a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800387e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003882:	d038      	beq.n	80038f6 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8003884:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003888:	d831      	bhi.n	80038ee <HAL_RCCEx_PeriphCLKConfig+0x376>
 800388a:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800388e:	d034      	beq.n	80038fa <HAL_RCCEx_PeriphCLKConfig+0x382>
 8003890:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003894:	d82b      	bhi.n	80038ee <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003896:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800389a:	d01d      	beq.n	80038d8 <HAL_RCCEx_PeriphCLKConfig+0x360>
 800389c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80038a0:	d825      	bhi.n	80038ee <HAL_RCCEx_PeriphCLKConfig+0x376>
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d006      	beq.n	80038b4 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 80038a6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80038aa:	d00a      	beq.n	80038c2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80038ac:	e01f      	b.n	80038ee <HAL_RCCEx_PeriphCLKConfig+0x376>
 80038ae:	bf00      	nop
 80038b0:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80038b4:	4ba2      	ldr	r3, [pc, #648]	@ (8003b40 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80038b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038b8:	4aa1      	ldr	r2, [pc, #644]	@ (8003b40 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80038ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80038be:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80038c0:	e01c      	b.n	80038fc <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80038c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038c6:	3308      	adds	r3, #8
 80038c8:	2100      	movs	r1, #0
 80038ca:	4618      	mov	r0, r3
 80038cc:	f001 fb1c 	bl	8004f08 <RCCEx_PLL2_Config>
 80038d0:	4603      	mov	r3, r0
 80038d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80038d6:	e011      	b.n	80038fc <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80038d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038dc:	3328      	adds	r3, #40	@ 0x28
 80038de:	2100      	movs	r1, #0
 80038e0:	4618      	mov	r0, r3
 80038e2:	f001 fbc3 	bl	800506c <RCCEx_PLL3_Config>
 80038e6:	4603      	mov	r3, r0
 80038e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80038ec:	e006      	b.n	80038fc <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80038ee:	2301      	movs	r3, #1
 80038f0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80038f4:	e002      	b.n	80038fc <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80038f6:	bf00      	nop
 80038f8:	e000      	b.n	80038fc <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80038fa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80038fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003900:	2b00      	cmp	r3, #0
 8003902:	d10b      	bne.n	800391c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8003904:	4b8e      	ldr	r3, [pc, #568]	@ (8003b40 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003906:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003908:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 800390c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003910:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003914:	4a8a      	ldr	r2, [pc, #552]	@ (8003b40 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003916:	430b      	orrs	r3, r1
 8003918:	6593      	str	r3, [r2, #88]	@ 0x58
 800391a:	e003      	b.n	8003924 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800391c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003920:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003924:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003928:	e9d3 2300 	ldrd	r2, r3, [r3]
 800392c:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8003930:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8003934:	2300      	movs	r3, #0
 8003936:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800393a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800393e:	460b      	mov	r3, r1
 8003940:	4313      	orrs	r3, r2
 8003942:	d03a      	beq.n	80039ba <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8003944:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003948:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800394a:	2b30      	cmp	r3, #48	@ 0x30
 800394c:	d01f      	beq.n	800398e <HAL_RCCEx_PeriphCLKConfig+0x416>
 800394e:	2b30      	cmp	r3, #48	@ 0x30
 8003950:	d819      	bhi.n	8003986 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8003952:	2b20      	cmp	r3, #32
 8003954:	d00c      	beq.n	8003970 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8003956:	2b20      	cmp	r3, #32
 8003958:	d815      	bhi.n	8003986 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800395a:	2b00      	cmp	r3, #0
 800395c:	d019      	beq.n	8003992 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800395e:	2b10      	cmp	r3, #16
 8003960:	d111      	bne.n	8003986 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003962:	4b77      	ldr	r3, [pc, #476]	@ (8003b40 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003964:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003966:	4a76      	ldr	r2, [pc, #472]	@ (8003b40 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003968:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800396c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800396e:	e011      	b.n	8003994 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003970:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003974:	3308      	adds	r3, #8
 8003976:	2102      	movs	r1, #2
 8003978:	4618      	mov	r0, r3
 800397a:	f001 fac5 	bl	8004f08 <RCCEx_PLL2_Config>
 800397e:	4603      	mov	r3, r0
 8003980:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003984:	e006      	b.n	8003994 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003986:	2301      	movs	r3, #1
 8003988:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800398c:	e002      	b.n	8003994 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800398e:	bf00      	nop
 8003990:	e000      	b.n	8003994 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8003992:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003994:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003998:	2b00      	cmp	r3, #0
 800399a:	d10a      	bne.n	80039b2 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800399c:	4b68      	ldr	r3, [pc, #416]	@ (8003b40 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800399e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039a0:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80039a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80039aa:	4a65      	ldr	r2, [pc, #404]	@ (8003b40 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80039ac:	430b      	orrs	r3, r1
 80039ae:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80039b0:	e003      	b.n	80039ba <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80039b6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80039ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039c2:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80039c6:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80039ca:	2300      	movs	r3, #0
 80039cc:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80039d0:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80039d4:	460b      	mov	r3, r1
 80039d6:	4313      	orrs	r3, r2
 80039d8:	d051      	beq.n	8003a7e <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80039da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80039e0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80039e4:	d035      	beq.n	8003a52 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80039e6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80039ea:	d82e      	bhi.n	8003a4a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80039ec:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80039f0:	d031      	beq.n	8003a56 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80039f2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80039f6:	d828      	bhi.n	8003a4a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80039f8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80039fc:	d01a      	beq.n	8003a34 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80039fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003a02:	d822      	bhi.n	8003a4a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d003      	beq.n	8003a10 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8003a08:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003a0c:	d007      	beq.n	8003a1e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8003a0e:	e01c      	b.n	8003a4a <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003a10:	4b4b      	ldr	r3, [pc, #300]	@ (8003b40 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003a12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a14:	4a4a      	ldr	r2, [pc, #296]	@ (8003b40 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003a16:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a1a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003a1c:	e01c      	b.n	8003a58 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003a1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a22:	3308      	adds	r3, #8
 8003a24:	2100      	movs	r1, #0
 8003a26:	4618      	mov	r0, r3
 8003a28:	f001 fa6e 	bl	8004f08 <RCCEx_PLL2_Config>
 8003a2c:	4603      	mov	r3, r0
 8003a2e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003a32:	e011      	b.n	8003a58 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003a34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a38:	3328      	adds	r3, #40	@ 0x28
 8003a3a:	2100      	movs	r1, #0
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	f001 fb15 	bl	800506c <RCCEx_PLL3_Config>
 8003a42:	4603      	mov	r3, r0
 8003a44:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003a48:	e006      	b.n	8003a58 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003a4a:	2301      	movs	r3, #1
 8003a4c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003a50:	e002      	b.n	8003a58 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8003a52:	bf00      	nop
 8003a54:	e000      	b.n	8003a58 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8003a56:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003a58:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d10a      	bne.n	8003a76 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8003a60:	4b37      	ldr	r3, [pc, #220]	@ (8003b40 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003a62:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a64:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8003a68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a6c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a6e:	4a34      	ldr	r2, [pc, #208]	@ (8003b40 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003a70:	430b      	orrs	r3, r1
 8003a72:	6513      	str	r3, [r2, #80]	@ 0x50
 8003a74:	e003      	b.n	8003a7e <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a76:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003a7a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8003a7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003a82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a86:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8003a8a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003a8e:	2300      	movs	r3, #0
 8003a90:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8003a94:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8003a98:	460b      	mov	r3, r1
 8003a9a:	4313      	orrs	r3, r2
 8003a9c:	d056      	beq.n	8003b4c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8003a9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003aa2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003aa4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003aa8:	d033      	beq.n	8003b12 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8003aaa:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003aae:	d82c      	bhi.n	8003b0a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003ab0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003ab4:	d02f      	beq.n	8003b16 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8003ab6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003aba:	d826      	bhi.n	8003b0a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003abc:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003ac0:	d02b      	beq.n	8003b1a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8003ac2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003ac6:	d820      	bhi.n	8003b0a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003ac8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003acc:	d012      	beq.n	8003af4 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8003ace:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003ad2:	d81a      	bhi.n	8003b0a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d022      	beq.n	8003b1e <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8003ad8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003adc:	d115      	bne.n	8003b0a <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003ade:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ae2:	3308      	adds	r3, #8
 8003ae4:	2101      	movs	r1, #1
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	f001 fa0e 	bl	8004f08 <RCCEx_PLL2_Config>
 8003aec:	4603      	mov	r3, r0
 8003aee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003af2:	e015      	b.n	8003b20 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003af4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003af8:	3328      	adds	r3, #40	@ 0x28
 8003afa:	2101      	movs	r1, #1
 8003afc:	4618      	mov	r0, r3
 8003afe:	f001 fab5 	bl	800506c <RCCEx_PLL3_Config>
 8003b02:	4603      	mov	r3, r0
 8003b04:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003b08:	e00a      	b.n	8003b20 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003b0a:	2301      	movs	r3, #1
 8003b0c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003b10:	e006      	b.n	8003b20 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003b12:	bf00      	nop
 8003b14:	e004      	b.n	8003b20 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003b16:	bf00      	nop
 8003b18:	e002      	b.n	8003b20 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003b1a:	bf00      	nop
 8003b1c:	e000      	b.n	8003b20 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003b1e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b20:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d10d      	bne.n	8003b44 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003b28:	4b05      	ldr	r3, [pc, #20]	@ (8003b40 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003b2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b2c:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8003b30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b34:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003b36:	4a02      	ldr	r2, [pc, #8]	@ (8003b40 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003b38:	430b      	orrs	r3, r1
 8003b3a:	6513      	str	r3, [r2, #80]	@ 0x50
 8003b3c:	e006      	b.n	8003b4c <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8003b3e:	bf00      	nop
 8003b40:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b44:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b48:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003b4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b54:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8003b58:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003b5c:	2300      	movs	r3, #0
 8003b5e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8003b62:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8003b66:	460b      	mov	r3, r1
 8003b68:	4313      	orrs	r3, r2
 8003b6a:	d055      	beq.n	8003c18 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8003b6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b70:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003b74:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003b78:	d033      	beq.n	8003be2 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8003b7a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003b7e:	d82c      	bhi.n	8003bda <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003b80:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b84:	d02f      	beq.n	8003be6 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8003b86:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003b8a:	d826      	bhi.n	8003bda <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003b8c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003b90:	d02b      	beq.n	8003bea <HAL_RCCEx_PeriphCLKConfig+0x672>
 8003b92:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003b96:	d820      	bhi.n	8003bda <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003b98:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003b9c:	d012      	beq.n	8003bc4 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8003b9e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003ba2:	d81a      	bhi.n	8003bda <HAL_RCCEx_PeriphCLKConfig+0x662>
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d022      	beq.n	8003bee <HAL_RCCEx_PeriphCLKConfig+0x676>
 8003ba8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003bac:	d115      	bne.n	8003bda <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003bae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bb2:	3308      	adds	r3, #8
 8003bb4:	2101      	movs	r1, #1
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	f001 f9a6 	bl	8004f08 <RCCEx_PLL2_Config>
 8003bbc:	4603      	mov	r3, r0
 8003bbe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003bc2:	e015      	b.n	8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003bc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bc8:	3328      	adds	r3, #40	@ 0x28
 8003bca:	2101      	movs	r1, #1
 8003bcc:	4618      	mov	r0, r3
 8003bce:	f001 fa4d 	bl	800506c <RCCEx_PLL3_Config>
 8003bd2:	4603      	mov	r3, r0
 8003bd4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003bd8:	e00a      	b.n	8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8003bda:	2301      	movs	r3, #1
 8003bdc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003be0:	e006      	b.n	8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003be2:	bf00      	nop
 8003be4:	e004      	b.n	8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003be6:	bf00      	nop
 8003be8:	e002      	b.n	8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003bea:	bf00      	nop
 8003bec:	e000      	b.n	8003bf0 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003bee:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003bf0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d10b      	bne.n	8003c10 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003bf8:	4ba3      	ldr	r3, [pc, #652]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003bfa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bfc:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003c00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c04:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003c08:	4a9f      	ldr	r2, [pc, #636]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c0a:	430b      	orrs	r3, r1
 8003c0c:	6593      	str	r3, [r2, #88]	@ 0x58
 8003c0e:	e003      	b.n	8003c18 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c10:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c14:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003c18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c20:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8003c24:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003c28:	2300      	movs	r3, #0
 8003c2a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8003c2e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003c32:	460b      	mov	r3, r1
 8003c34:	4313      	orrs	r3, r2
 8003c36:	d037      	beq.n	8003ca8 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8003c38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c3e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003c42:	d00e      	beq.n	8003c62 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8003c44:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003c48:	d816      	bhi.n	8003c78 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d018      	beq.n	8003c80 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8003c4e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003c52:	d111      	bne.n	8003c78 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003c54:	4b8c      	ldr	r3, [pc, #560]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c58:	4a8b      	ldr	r2, [pc, #556]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c5a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c5e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003c60:	e00f      	b.n	8003c82 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003c62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c66:	3308      	adds	r3, #8
 8003c68:	2101      	movs	r1, #1
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	f001 f94c 	bl	8004f08 <RCCEx_PLL2_Config>
 8003c70:	4603      	mov	r3, r0
 8003c72:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8003c76:	e004      	b.n	8003c82 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003c78:	2301      	movs	r3, #1
 8003c7a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003c7e:	e000      	b.n	8003c82 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8003c80:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c82:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d10a      	bne.n	8003ca0 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003c8a:	4b7f      	ldr	r3, [pc, #508]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c8c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c8e:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8003c92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c96:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c98:	4a7b      	ldr	r2, [pc, #492]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003c9a:	430b      	orrs	r3, r1
 8003c9c:	6513      	str	r3, [r2, #80]	@ 0x50
 8003c9e:	e003      	b.n	8003ca8 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ca0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ca4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8003ca8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003cb0:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8003cb4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003cb8:	2300      	movs	r3, #0
 8003cba:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8003cbe:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8003cc2:	460b      	mov	r3, r1
 8003cc4:	4313      	orrs	r3, r2
 8003cc6:	d039      	beq.n	8003d3c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8003cc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ccc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003cce:	2b03      	cmp	r3, #3
 8003cd0:	d81c      	bhi.n	8003d0c <HAL_RCCEx_PeriphCLKConfig+0x794>
 8003cd2:	a201      	add	r2, pc, #4	@ (adr r2, 8003cd8 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8003cd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cd8:	08003d15 	.word	0x08003d15
 8003cdc:	08003ce9 	.word	0x08003ce9
 8003ce0:	08003cf7 	.word	0x08003cf7
 8003ce4:	08003d15 	.word	0x08003d15
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003ce8:	4b67      	ldr	r3, [pc, #412]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003cea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cec:	4a66      	ldr	r2, [pc, #408]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003cee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003cf2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003cf4:	e00f      	b.n	8003d16 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003cf6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cfa:	3308      	adds	r3, #8
 8003cfc:	2102      	movs	r1, #2
 8003cfe:	4618      	mov	r0, r3
 8003d00:	f001 f902 	bl	8004f08 <RCCEx_PLL2_Config>
 8003d04:	4603      	mov	r3, r0
 8003d06:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003d0a:	e004      	b.n	8003d16 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003d0c:	2301      	movs	r3, #1
 8003d0e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003d12:	e000      	b.n	8003d16 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8003d14:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d16:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d10a      	bne.n	8003d34 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8003d1e:	4b5a      	ldr	r3, [pc, #360]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003d20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d22:	f023 0103 	bic.w	r1, r3, #3
 8003d26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d2a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d2c:	4a56      	ldr	r2, [pc, #344]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003d2e:	430b      	orrs	r3, r1
 8003d30:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003d32:	e003      	b.n	8003d3c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d34:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d38:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003d3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d44:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8003d48:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003d4c:	2300      	movs	r3, #0
 8003d4e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003d52:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8003d56:	460b      	mov	r3, r1
 8003d58:	4313      	orrs	r3, r2
 8003d5a:	f000 809f 	beq.w	8003e9c <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003d5e:	4b4b      	ldr	r3, [pc, #300]	@ (8003e8c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	4a4a      	ldr	r2, [pc, #296]	@ (8003e8c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003d64:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d68:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003d6a:	f7fd fab9 	bl	80012e0 <HAL_GetTick>
 8003d6e:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003d72:	e00b      	b.n	8003d8c <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d74:	f7fd fab4 	bl	80012e0 <HAL_GetTick>
 8003d78:	4602      	mov	r2, r0
 8003d7a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003d7e:	1ad3      	subs	r3, r2, r3
 8003d80:	2b64      	cmp	r3, #100	@ 0x64
 8003d82:	d903      	bls.n	8003d8c <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8003d84:	2303      	movs	r3, #3
 8003d86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003d8a:	e005      	b.n	8003d98 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003d8c:	4b3f      	ldr	r3, [pc, #252]	@ (8003e8c <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d0ed      	beq.n	8003d74 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8003d98:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d179      	bne.n	8003e94 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8003da0:	4b39      	ldr	r3, [pc, #228]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003da2:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8003da4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003da8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003dac:	4053      	eors	r3, r2
 8003dae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d015      	beq.n	8003de2 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003db6:	4b34      	ldr	r3, [pc, #208]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003db8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003dba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003dbe:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003dc2:	4b31      	ldr	r3, [pc, #196]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003dc4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003dc6:	4a30      	ldr	r2, [pc, #192]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003dc8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003dcc:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003dce:	4b2e      	ldr	r3, [pc, #184]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003dd0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003dd2:	4a2d      	ldr	r2, [pc, #180]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003dd4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003dd8:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8003dda:	4a2b      	ldr	r2, [pc, #172]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003ddc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003de0:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8003de2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003de6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003dea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003dee:	d118      	bne.n	8003e22 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003df0:	f7fd fa76 	bl	80012e0 <HAL_GetTick>
 8003df4:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003df8:	e00d      	b.n	8003e16 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003dfa:	f7fd fa71 	bl	80012e0 <HAL_GetTick>
 8003dfe:	4602      	mov	r2, r0
 8003e00:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003e04:	1ad2      	subs	r2, r2, r3
 8003e06:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003e0a:	429a      	cmp	r2, r3
 8003e0c:	d903      	bls.n	8003e16 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8003e0e:	2303      	movs	r3, #3
 8003e10:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8003e14:	e005      	b.n	8003e22 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003e16:	4b1c      	ldr	r3, [pc, #112]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003e1a:	f003 0302 	and.w	r3, r3, #2
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d0eb      	beq.n	8003dfa <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8003e22:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d129      	bne.n	8003e7e <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003e2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e2e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003e32:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003e36:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003e3a:	d10e      	bne.n	8003e5a <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8003e3c:	4b12      	ldr	r3, [pc, #72]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e3e:	691b      	ldr	r3, [r3, #16]
 8003e40:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8003e44:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e48:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003e4c:	091a      	lsrs	r2, r3, #4
 8003e4e:	4b10      	ldr	r3, [pc, #64]	@ (8003e90 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8003e50:	4013      	ands	r3, r2
 8003e52:	4a0d      	ldr	r2, [pc, #52]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e54:	430b      	orrs	r3, r1
 8003e56:	6113      	str	r3, [r2, #16]
 8003e58:	e005      	b.n	8003e66 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8003e5a:	4b0b      	ldr	r3, [pc, #44]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e5c:	691b      	ldr	r3, [r3, #16]
 8003e5e:	4a0a      	ldr	r2, [pc, #40]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e60:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003e64:	6113      	str	r3, [r2, #16]
 8003e66:	4b08      	ldr	r3, [pc, #32]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e68:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8003e6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e6e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003e72:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e76:	4a04      	ldr	r2, [pc, #16]	@ (8003e88 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003e78:	430b      	orrs	r3, r1
 8003e7a:	6713      	str	r3, [r2, #112]	@ 0x70
 8003e7c:	e00e      	b.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003e7e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e82:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8003e86:	e009      	b.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0x924>
 8003e88:	58024400 	.word	0x58024400
 8003e8c:	58024800 	.word	0x58024800
 8003e90:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e94:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003e98:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8003e9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ea0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ea4:	f002 0301 	and.w	r3, r2, #1
 8003ea8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003eac:	2300      	movs	r3, #0
 8003eae:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003eb2:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003eb6:	460b      	mov	r3, r1
 8003eb8:	4313      	orrs	r3, r2
 8003eba:	f000 8089 	beq.w	8003fd0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8003ebe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ec2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003ec4:	2b28      	cmp	r3, #40	@ 0x28
 8003ec6:	d86b      	bhi.n	8003fa0 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8003ec8:	a201      	add	r2, pc, #4	@ (adr r2, 8003ed0 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003eca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ece:	bf00      	nop
 8003ed0:	08003fa9 	.word	0x08003fa9
 8003ed4:	08003fa1 	.word	0x08003fa1
 8003ed8:	08003fa1 	.word	0x08003fa1
 8003edc:	08003fa1 	.word	0x08003fa1
 8003ee0:	08003fa1 	.word	0x08003fa1
 8003ee4:	08003fa1 	.word	0x08003fa1
 8003ee8:	08003fa1 	.word	0x08003fa1
 8003eec:	08003fa1 	.word	0x08003fa1
 8003ef0:	08003f75 	.word	0x08003f75
 8003ef4:	08003fa1 	.word	0x08003fa1
 8003ef8:	08003fa1 	.word	0x08003fa1
 8003efc:	08003fa1 	.word	0x08003fa1
 8003f00:	08003fa1 	.word	0x08003fa1
 8003f04:	08003fa1 	.word	0x08003fa1
 8003f08:	08003fa1 	.word	0x08003fa1
 8003f0c:	08003fa1 	.word	0x08003fa1
 8003f10:	08003f8b 	.word	0x08003f8b
 8003f14:	08003fa1 	.word	0x08003fa1
 8003f18:	08003fa1 	.word	0x08003fa1
 8003f1c:	08003fa1 	.word	0x08003fa1
 8003f20:	08003fa1 	.word	0x08003fa1
 8003f24:	08003fa1 	.word	0x08003fa1
 8003f28:	08003fa1 	.word	0x08003fa1
 8003f2c:	08003fa1 	.word	0x08003fa1
 8003f30:	08003fa9 	.word	0x08003fa9
 8003f34:	08003fa1 	.word	0x08003fa1
 8003f38:	08003fa1 	.word	0x08003fa1
 8003f3c:	08003fa1 	.word	0x08003fa1
 8003f40:	08003fa1 	.word	0x08003fa1
 8003f44:	08003fa1 	.word	0x08003fa1
 8003f48:	08003fa1 	.word	0x08003fa1
 8003f4c:	08003fa1 	.word	0x08003fa1
 8003f50:	08003fa9 	.word	0x08003fa9
 8003f54:	08003fa1 	.word	0x08003fa1
 8003f58:	08003fa1 	.word	0x08003fa1
 8003f5c:	08003fa1 	.word	0x08003fa1
 8003f60:	08003fa1 	.word	0x08003fa1
 8003f64:	08003fa1 	.word	0x08003fa1
 8003f68:	08003fa1 	.word	0x08003fa1
 8003f6c:	08003fa1 	.word	0x08003fa1
 8003f70:	08003fa9 	.word	0x08003fa9
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003f74:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f78:	3308      	adds	r3, #8
 8003f7a:	2101      	movs	r1, #1
 8003f7c:	4618      	mov	r0, r3
 8003f7e:	f000 ffc3 	bl	8004f08 <RCCEx_PLL2_Config>
 8003f82:	4603      	mov	r3, r0
 8003f84:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003f88:	e00f      	b.n	8003faa <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003f8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f8e:	3328      	adds	r3, #40	@ 0x28
 8003f90:	2101      	movs	r1, #1
 8003f92:	4618      	mov	r0, r3
 8003f94:	f001 f86a 	bl	800506c <RCCEx_PLL3_Config>
 8003f98:	4603      	mov	r3, r0
 8003f9a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003f9e:	e004      	b.n	8003faa <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003fa0:	2301      	movs	r3, #1
 8003fa2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003fa6:	e000      	b.n	8003faa <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8003fa8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003faa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d10a      	bne.n	8003fc8 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8003fb2:	4bbf      	ldr	r3, [pc, #764]	@ (80042b0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003fb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fb6:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8003fba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fbe:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003fc0:	4abb      	ldr	r2, [pc, #748]	@ (80042b0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003fc2:	430b      	orrs	r3, r1
 8003fc4:	6553      	str	r3, [r2, #84]	@ 0x54
 8003fc6:	e003      	b.n	8003fd0 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003fc8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003fcc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003fd0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fd8:	f002 0302 	and.w	r3, r2, #2
 8003fdc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003fe0:	2300      	movs	r3, #0
 8003fe2:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8003fe6:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8003fea:	460b      	mov	r3, r1
 8003fec:	4313      	orrs	r3, r2
 8003fee:	d041      	beq.n	8004074 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8003ff0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ff4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003ff6:	2b05      	cmp	r3, #5
 8003ff8:	d824      	bhi.n	8004044 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8003ffa:	a201      	add	r2, pc, #4	@ (adr r2, 8004000 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8003ffc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004000:	0800404d 	.word	0x0800404d
 8004004:	08004019 	.word	0x08004019
 8004008:	0800402f 	.word	0x0800402f
 800400c:	0800404d 	.word	0x0800404d
 8004010:	0800404d 	.word	0x0800404d
 8004014:	0800404d 	.word	0x0800404d
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004018:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800401c:	3308      	adds	r3, #8
 800401e:	2101      	movs	r1, #1
 8004020:	4618      	mov	r0, r3
 8004022:	f000 ff71 	bl	8004f08 <RCCEx_PLL2_Config>
 8004026:	4603      	mov	r3, r0
 8004028:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800402c:	e00f      	b.n	800404e <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800402e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004032:	3328      	adds	r3, #40	@ 0x28
 8004034:	2101      	movs	r1, #1
 8004036:	4618      	mov	r0, r3
 8004038:	f001 f818 	bl	800506c <RCCEx_PLL3_Config>
 800403c:	4603      	mov	r3, r0
 800403e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004042:	e004      	b.n	800404e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004044:	2301      	movs	r3, #1
 8004046:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800404a:	e000      	b.n	800404e <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 800404c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800404e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004052:	2b00      	cmp	r3, #0
 8004054:	d10a      	bne.n	800406c <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8004056:	4b96      	ldr	r3, [pc, #600]	@ (80042b0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004058:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800405a:	f023 0107 	bic.w	r1, r3, #7
 800405e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004062:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004064:	4a92      	ldr	r2, [pc, #584]	@ (80042b0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004066:	430b      	orrs	r3, r1
 8004068:	6553      	str	r3, [r2, #84]	@ 0x54
 800406a:	e003      	b.n	8004074 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800406c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004070:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004074:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004078:	e9d3 2300 	ldrd	r2, r3, [r3]
 800407c:	f002 0304 	and.w	r3, r2, #4
 8004080:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004084:	2300      	movs	r3, #0
 8004086:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800408a:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 800408e:	460b      	mov	r3, r1
 8004090:	4313      	orrs	r3, r2
 8004092:	d044      	beq.n	800411e <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8004094:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004098:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800409c:	2b05      	cmp	r3, #5
 800409e:	d825      	bhi.n	80040ec <HAL_RCCEx_PeriphCLKConfig+0xb74>
 80040a0:	a201      	add	r2, pc, #4	@ (adr r2, 80040a8 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 80040a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040a6:	bf00      	nop
 80040a8:	080040f5 	.word	0x080040f5
 80040ac:	080040c1 	.word	0x080040c1
 80040b0:	080040d7 	.word	0x080040d7
 80040b4:	080040f5 	.word	0x080040f5
 80040b8:	080040f5 	.word	0x080040f5
 80040bc:	080040f5 	.word	0x080040f5
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80040c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040c4:	3308      	adds	r3, #8
 80040c6:	2101      	movs	r1, #1
 80040c8:	4618      	mov	r0, r3
 80040ca:	f000 ff1d 	bl	8004f08 <RCCEx_PLL2_Config>
 80040ce:	4603      	mov	r3, r0
 80040d0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80040d4:	e00f      	b.n	80040f6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80040d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040da:	3328      	adds	r3, #40	@ 0x28
 80040dc:	2101      	movs	r1, #1
 80040de:	4618      	mov	r0, r3
 80040e0:	f000 ffc4 	bl	800506c <RCCEx_PLL3_Config>
 80040e4:	4603      	mov	r3, r0
 80040e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80040ea:	e004      	b.n	80040f6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80040ec:	2301      	movs	r3, #1
 80040ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80040f2:	e000      	b.n	80040f6 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 80040f4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80040f6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d10b      	bne.n	8004116 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80040fe:	4b6c      	ldr	r3, [pc, #432]	@ (80042b0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004100:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004102:	f023 0107 	bic.w	r1, r3, #7
 8004106:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800410a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800410e:	4a68      	ldr	r2, [pc, #416]	@ (80042b0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004110:	430b      	orrs	r3, r1
 8004112:	6593      	str	r3, [r2, #88]	@ 0x58
 8004114:	e003      	b.n	800411e <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004116:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800411a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800411e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004122:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004126:	f002 0320 	and.w	r3, r2, #32
 800412a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800412e:	2300      	movs	r3, #0
 8004130:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004134:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004138:	460b      	mov	r3, r1
 800413a:	4313      	orrs	r3, r2
 800413c:	d055      	beq.n	80041ea <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800413e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004142:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004146:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800414a:	d033      	beq.n	80041b4 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 800414c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004150:	d82c      	bhi.n	80041ac <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004152:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004156:	d02f      	beq.n	80041b8 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8004158:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800415c:	d826      	bhi.n	80041ac <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800415e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004162:	d02b      	beq.n	80041bc <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8004164:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004168:	d820      	bhi.n	80041ac <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800416a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800416e:	d012      	beq.n	8004196 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8004170:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004174:	d81a      	bhi.n	80041ac <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8004176:	2b00      	cmp	r3, #0
 8004178:	d022      	beq.n	80041c0 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 800417a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800417e:	d115      	bne.n	80041ac <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004180:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004184:	3308      	adds	r3, #8
 8004186:	2100      	movs	r1, #0
 8004188:	4618      	mov	r0, r3
 800418a:	f000 febd 	bl	8004f08 <RCCEx_PLL2_Config>
 800418e:	4603      	mov	r3, r0
 8004190:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004194:	e015      	b.n	80041c2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004196:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800419a:	3328      	adds	r3, #40	@ 0x28
 800419c:	2102      	movs	r1, #2
 800419e:	4618      	mov	r0, r3
 80041a0:	f000 ff64 	bl	800506c <RCCEx_PLL3_Config>
 80041a4:	4603      	mov	r3, r0
 80041a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80041aa:	e00a      	b.n	80041c2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80041ac:	2301      	movs	r3, #1
 80041ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80041b2:	e006      	b.n	80041c2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80041b4:	bf00      	nop
 80041b6:	e004      	b.n	80041c2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80041b8:	bf00      	nop
 80041ba:	e002      	b.n	80041c2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80041bc:	bf00      	nop
 80041be:	e000      	b.n	80041c2 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80041c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80041c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d10b      	bne.n	80041e2 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80041ca:	4b39      	ldr	r3, [pc, #228]	@ (80042b0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80041cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041ce:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80041d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041da:	4a35      	ldr	r2, [pc, #212]	@ (80042b0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80041dc:	430b      	orrs	r3, r1
 80041de:	6553      	str	r3, [r2, #84]	@ 0x54
 80041e0:	e003      	b.n	80041ea <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80041e6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80041ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041f2:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80041f6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80041fa:	2300      	movs	r3, #0
 80041fc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004200:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8004204:	460b      	mov	r3, r1
 8004206:	4313      	orrs	r3, r2
 8004208:	d058      	beq.n	80042bc <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 800420a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800420e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004212:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8004216:	d033      	beq.n	8004280 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8004218:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800421c:	d82c      	bhi.n	8004278 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800421e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004222:	d02f      	beq.n	8004284 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8004224:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004228:	d826      	bhi.n	8004278 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800422a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800422e:	d02b      	beq.n	8004288 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8004230:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004234:	d820      	bhi.n	8004278 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004236:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800423a:	d012      	beq.n	8004262 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 800423c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004240:	d81a      	bhi.n	8004278 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004242:	2b00      	cmp	r3, #0
 8004244:	d022      	beq.n	800428c <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8004246:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800424a:	d115      	bne.n	8004278 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800424c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004250:	3308      	adds	r3, #8
 8004252:	2100      	movs	r1, #0
 8004254:	4618      	mov	r0, r3
 8004256:	f000 fe57 	bl	8004f08 <RCCEx_PLL2_Config>
 800425a:	4603      	mov	r3, r0
 800425c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004260:	e015      	b.n	800428e <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004262:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004266:	3328      	adds	r3, #40	@ 0x28
 8004268:	2102      	movs	r1, #2
 800426a:	4618      	mov	r0, r3
 800426c:	f000 fefe 	bl	800506c <RCCEx_PLL3_Config>
 8004270:	4603      	mov	r3, r0
 8004272:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004276:	e00a      	b.n	800428e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004278:	2301      	movs	r3, #1
 800427a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800427e:	e006      	b.n	800428e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004280:	bf00      	nop
 8004282:	e004      	b.n	800428e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004284:	bf00      	nop
 8004286:	e002      	b.n	800428e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8004288:	bf00      	nop
 800428a:	e000      	b.n	800428e <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800428c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800428e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004292:	2b00      	cmp	r3, #0
 8004294:	d10e      	bne.n	80042b4 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004296:	4b06      	ldr	r3, [pc, #24]	@ (80042b0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004298:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800429a:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800429e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042a2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80042a6:	4a02      	ldr	r2, [pc, #8]	@ (80042b0 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80042a8:	430b      	orrs	r3, r1
 80042aa:	6593      	str	r3, [r2, #88]	@ 0x58
 80042ac:	e006      	b.n	80042bc <HAL_RCCEx_PeriphCLKConfig+0xd44>
 80042ae:	bf00      	nop
 80042b0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042b4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80042b8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80042bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042c4:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80042c8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80042cc:	2300      	movs	r3, #0
 80042ce:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80042d2:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80042d6:	460b      	mov	r3, r1
 80042d8:	4313      	orrs	r3, r2
 80042da:	d055      	beq.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80042dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042e0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80042e4:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80042e8:	d033      	beq.n	8004352 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 80042ea:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80042ee:	d82c      	bhi.n	800434a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80042f0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80042f4:	d02f      	beq.n	8004356 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 80042f6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80042fa:	d826      	bhi.n	800434a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80042fc:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004300:	d02b      	beq.n	800435a <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8004302:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8004306:	d820      	bhi.n	800434a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004308:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800430c:	d012      	beq.n	8004334 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 800430e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004312:	d81a      	bhi.n	800434a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004314:	2b00      	cmp	r3, #0
 8004316:	d022      	beq.n	800435e <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8004318:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800431c:	d115      	bne.n	800434a <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800431e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004322:	3308      	adds	r3, #8
 8004324:	2100      	movs	r1, #0
 8004326:	4618      	mov	r0, r3
 8004328:	f000 fdee 	bl	8004f08 <RCCEx_PLL2_Config>
 800432c:	4603      	mov	r3, r0
 800432e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004332:	e015      	b.n	8004360 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004334:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004338:	3328      	adds	r3, #40	@ 0x28
 800433a:	2102      	movs	r1, #2
 800433c:	4618      	mov	r0, r3
 800433e:	f000 fe95 	bl	800506c <RCCEx_PLL3_Config>
 8004342:	4603      	mov	r3, r0
 8004344:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8004348:	e00a      	b.n	8004360 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800434a:	2301      	movs	r3, #1
 800434c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004350:	e006      	b.n	8004360 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004352:	bf00      	nop
 8004354:	e004      	b.n	8004360 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8004356:	bf00      	nop
 8004358:	e002      	b.n	8004360 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800435a:	bf00      	nop
 800435c:	e000      	b.n	8004360 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800435e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004360:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004364:	2b00      	cmp	r3, #0
 8004366:	d10b      	bne.n	8004380 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8004368:	4ba1      	ldr	r3, [pc, #644]	@ (80045f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800436a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800436c:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8004370:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004374:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004378:	4a9d      	ldr	r2, [pc, #628]	@ (80045f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800437a:	430b      	orrs	r3, r1
 800437c:	6593      	str	r3, [r2, #88]	@ 0x58
 800437e:	e003      	b.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004380:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004384:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8004388:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800438c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004390:	f002 0308 	and.w	r3, r2, #8
 8004394:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004398:	2300      	movs	r3, #0
 800439a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800439e:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80043a2:	460b      	mov	r3, r1
 80043a4:	4313      	orrs	r3, r2
 80043a6:	d01e      	beq.n	80043e6 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 80043a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80043b0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80043b4:	d10c      	bne.n	80043d0 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80043b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043ba:	3328      	adds	r3, #40	@ 0x28
 80043bc:	2102      	movs	r1, #2
 80043be:	4618      	mov	r0, r3
 80043c0:	f000 fe54 	bl	800506c <RCCEx_PLL3_Config>
 80043c4:	4603      	mov	r3, r0
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d002      	beq.n	80043d0 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 80043ca:	2301      	movs	r3, #1
 80043cc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80043d0:	4b87      	ldr	r3, [pc, #540]	@ (80045f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80043d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043d4:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80043d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80043e0:	4a83      	ldr	r2, [pc, #524]	@ (80045f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80043e2:	430b      	orrs	r3, r1
 80043e4:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80043e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043ee:	f002 0310 	and.w	r3, r2, #16
 80043f2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80043f6:	2300      	movs	r3, #0
 80043f8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80043fc:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8004400:	460b      	mov	r3, r1
 8004402:	4313      	orrs	r3, r2
 8004404:	d01e      	beq.n	8004444 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8004406:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800440a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800440e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004412:	d10c      	bne.n	800442e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004414:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004418:	3328      	adds	r3, #40	@ 0x28
 800441a:	2102      	movs	r1, #2
 800441c:	4618      	mov	r0, r3
 800441e:	f000 fe25 	bl	800506c <RCCEx_PLL3_Config>
 8004422:	4603      	mov	r3, r0
 8004424:	2b00      	cmp	r3, #0
 8004426:	d002      	beq.n	800442e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8004428:	2301      	movs	r3, #1
 800442a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800442e:	4b70      	ldr	r3, [pc, #448]	@ (80045f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004430:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004432:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004436:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800443a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800443e:	4a6c      	ldr	r2, [pc, #432]	@ (80045f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004440:	430b      	orrs	r3, r1
 8004442:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004444:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004448:	e9d3 2300 	ldrd	r2, r3, [r3]
 800444c:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8004450:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004454:	2300      	movs	r3, #0
 8004456:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800445a:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800445e:	460b      	mov	r3, r1
 8004460:	4313      	orrs	r3, r2
 8004462:	d03e      	beq.n	80044e2 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8004464:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004468:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800446c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004470:	d022      	beq.n	80044b8 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8004472:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004476:	d81b      	bhi.n	80044b0 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8004478:	2b00      	cmp	r3, #0
 800447a:	d003      	beq.n	8004484 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 800447c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004480:	d00b      	beq.n	800449a <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8004482:	e015      	b.n	80044b0 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004484:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004488:	3308      	adds	r3, #8
 800448a:	2100      	movs	r1, #0
 800448c:	4618      	mov	r0, r3
 800448e:	f000 fd3b 	bl	8004f08 <RCCEx_PLL2_Config>
 8004492:	4603      	mov	r3, r0
 8004494:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004498:	e00f      	b.n	80044ba <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800449a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800449e:	3328      	adds	r3, #40	@ 0x28
 80044a0:	2102      	movs	r1, #2
 80044a2:	4618      	mov	r0, r3
 80044a4:	f000 fde2 	bl	800506c <RCCEx_PLL3_Config>
 80044a8:	4603      	mov	r3, r0
 80044aa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80044ae:	e004      	b.n	80044ba <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80044b0:	2301      	movs	r3, #1
 80044b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80044b6:	e000      	b.n	80044ba <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 80044b8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80044ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d10b      	bne.n	80044da <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80044c2:	4b4b      	ldr	r3, [pc, #300]	@ (80045f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80044c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044c6:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80044ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044ce:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80044d2:	4a47      	ldr	r2, [pc, #284]	@ (80045f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80044d4:	430b      	orrs	r3, r1
 80044d6:	6593      	str	r3, [r2, #88]	@ 0x58
 80044d8:	e003      	b.n	80044e2 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044de:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80044e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044ea:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80044ee:	67bb      	str	r3, [r7, #120]	@ 0x78
 80044f0:	2300      	movs	r3, #0
 80044f2:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80044f4:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80044f8:	460b      	mov	r3, r1
 80044fa:	4313      	orrs	r3, r2
 80044fc:	d03b      	beq.n	8004576 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80044fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004502:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004506:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800450a:	d01f      	beq.n	800454c <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 800450c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004510:	d818      	bhi.n	8004544 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8004512:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004516:	d003      	beq.n	8004520 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8004518:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800451c:	d007      	beq.n	800452e <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800451e:	e011      	b.n	8004544 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004520:	4b33      	ldr	r3, [pc, #204]	@ (80045f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004522:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004524:	4a32      	ldr	r2, [pc, #200]	@ (80045f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004526:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800452a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 800452c:	e00f      	b.n	800454e <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800452e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004532:	3328      	adds	r3, #40	@ 0x28
 8004534:	2101      	movs	r1, #1
 8004536:	4618      	mov	r0, r3
 8004538:	f000 fd98 	bl	800506c <RCCEx_PLL3_Config>
 800453c:	4603      	mov	r3, r0
 800453e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8004542:	e004      	b.n	800454e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004544:	2301      	movs	r3, #1
 8004546:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800454a:	e000      	b.n	800454e <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 800454c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800454e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004552:	2b00      	cmp	r3, #0
 8004554:	d10b      	bne.n	800456e <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004556:	4b26      	ldr	r3, [pc, #152]	@ (80045f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004558:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800455a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800455e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004562:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004566:	4a22      	ldr	r2, [pc, #136]	@ (80045f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004568:	430b      	orrs	r3, r1
 800456a:	6553      	str	r3, [r2, #84]	@ 0x54
 800456c:	e003      	b.n	8004576 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800456e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004572:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8004576:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800457a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800457e:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8004582:	673b      	str	r3, [r7, #112]	@ 0x70
 8004584:	2300      	movs	r3, #0
 8004586:	677b      	str	r3, [r7, #116]	@ 0x74
 8004588:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800458c:	460b      	mov	r3, r1
 800458e:	4313      	orrs	r3, r2
 8004590:	d034      	beq.n	80045fc <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8004592:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004596:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004598:	2b00      	cmp	r3, #0
 800459a:	d003      	beq.n	80045a4 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 800459c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80045a0:	d007      	beq.n	80045b2 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 80045a2:	e011      	b.n	80045c8 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80045a4:	4b12      	ldr	r3, [pc, #72]	@ (80045f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80045a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045a8:	4a11      	ldr	r2, [pc, #68]	@ (80045f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80045aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80045ae:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80045b0:	e00e      	b.n	80045d0 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80045b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045b6:	3308      	adds	r3, #8
 80045b8:	2102      	movs	r1, #2
 80045ba:	4618      	mov	r0, r3
 80045bc:	f000 fca4 	bl	8004f08 <RCCEx_PLL2_Config>
 80045c0:	4603      	mov	r3, r0
 80045c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80045c6:	e003      	b.n	80045d0 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 80045c8:	2301      	movs	r3, #1
 80045ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80045ce:	bf00      	nop
    }

    if (ret == HAL_OK)
 80045d0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d10d      	bne.n	80045f4 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80045d8:	4b05      	ldr	r3, [pc, #20]	@ (80045f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80045da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045dc:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80045e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045e6:	4a02      	ldr	r2, [pc, #8]	@ (80045f0 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80045e8:	430b      	orrs	r3, r1
 80045ea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80045ec:	e006      	b.n	80045fc <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80045ee:	bf00      	nop
 80045f0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045f4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045f8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80045fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004600:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004604:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8004608:	66bb      	str	r3, [r7, #104]	@ 0x68
 800460a:	2300      	movs	r3, #0
 800460c:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800460e:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8004612:	460b      	mov	r3, r1
 8004614:	4313      	orrs	r3, r2
 8004616:	d00c      	beq.n	8004632 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004618:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800461c:	3328      	adds	r3, #40	@ 0x28
 800461e:	2102      	movs	r1, #2
 8004620:	4618      	mov	r0, r3
 8004622:	f000 fd23 	bl	800506c <RCCEx_PLL3_Config>
 8004626:	4603      	mov	r3, r0
 8004628:	2b00      	cmp	r3, #0
 800462a:	d002      	beq.n	8004632 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 800462c:	2301      	movs	r3, #1
 800462e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004632:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004636:	e9d3 2300 	ldrd	r2, r3, [r3]
 800463a:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800463e:	663b      	str	r3, [r7, #96]	@ 0x60
 8004640:	2300      	movs	r3, #0
 8004642:	667b      	str	r3, [r7, #100]	@ 0x64
 8004644:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8004648:	460b      	mov	r3, r1
 800464a:	4313      	orrs	r3, r2
 800464c:	d038      	beq.n	80046c0 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800464e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004652:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004656:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800465a:	d018      	beq.n	800468e <HAL_RCCEx_PeriphCLKConfig+0x1116>
 800465c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004660:	d811      	bhi.n	8004686 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004662:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004666:	d014      	beq.n	8004692 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8004668:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800466c:	d80b      	bhi.n	8004686 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800466e:	2b00      	cmp	r3, #0
 8004670:	d011      	beq.n	8004696 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8004672:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004676:	d106      	bne.n	8004686 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004678:	4bc3      	ldr	r3, [pc, #780]	@ (8004988 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800467a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800467c:	4ac2      	ldr	r2, [pc, #776]	@ (8004988 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800467e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004682:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8004684:	e008      	b.n	8004698 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004686:	2301      	movs	r3, #1
 8004688:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800468c:	e004      	b.n	8004698 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800468e:	bf00      	nop
 8004690:	e002      	b.n	8004698 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004692:	bf00      	nop
 8004694:	e000      	b.n	8004698 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004696:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004698:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800469c:	2b00      	cmp	r3, #0
 800469e:	d10b      	bne.n	80046b8 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80046a0:	4bb9      	ldr	r3, [pc, #740]	@ (8004988 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80046a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80046a4:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80046a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046ac:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80046b0:	4ab5      	ldr	r2, [pc, #724]	@ (8004988 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80046b2:	430b      	orrs	r3, r1
 80046b4:	6553      	str	r3, [r2, #84]	@ 0x54
 80046b6:	e003      	b.n	80046c0 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046b8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80046bc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80046c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046c8:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80046cc:	65bb      	str	r3, [r7, #88]	@ 0x58
 80046ce:	2300      	movs	r3, #0
 80046d0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80046d2:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80046d6:	460b      	mov	r3, r1
 80046d8:	4313      	orrs	r3, r2
 80046da:	d009      	beq.n	80046f0 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80046dc:	4baa      	ldr	r3, [pc, #680]	@ (8004988 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80046de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80046e0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80046e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80046ea:	4aa7      	ldr	r2, [pc, #668]	@ (8004988 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80046ec:	430b      	orrs	r3, r1
 80046ee:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80046f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046f8:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80046fc:	653b      	str	r3, [r7, #80]	@ 0x50
 80046fe:	2300      	movs	r3, #0
 8004700:	657b      	str	r3, [r7, #84]	@ 0x54
 8004702:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8004706:	460b      	mov	r3, r1
 8004708:	4313      	orrs	r3, r2
 800470a:	d00a      	beq.n	8004722 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800470c:	4b9e      	ldr	r3, [pc, #632]	@ (8004988 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800470e:	691b      	ldr	r3, [r3, #16]
 8004710:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8004714:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004718:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800471c:	4a9a      	ldr	r2, [pc, #616]	@ (8004988 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800471e:	430b      	orrs	r3, r1
 8004720:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004722:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004726:	e9d3 2300 	ldrd	r2, r3, [r3]
 800472a:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800472e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004730:	2300      	movs	r3, #0
 8004732:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004734:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8004738:	460b      	mov	r3, r1
 800473a:	4313      	orrs	r3, r2
 800473c:	d009      	beq.n	8004752 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800473e:	4b92      	ldr	r3, [pc, #584]	@ (8004988 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004740:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004742:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8004746:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800474a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800474c:	4a8e      	ldr	r2, [pc, #568]	@ (8004988 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800474e:	430b      	orrs	r3, r1
 8004750:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8004752:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004756:	e9d3 2300 	ldrd	r2, r3, [r3]
 800475a:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800475e:	643b      	str	r3, [r7, #64]	@ 0x40
 8004760:	2300      	movs	r3, #0
 8004762:	647b      	str	r3, [r7, #68]	@ 0x44
 8004764:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8004768:	460b      	mov	r3, r1
 800476a:	4313      	orrs	r3, r2
 800476c:	d00e      	beq.n	800478c <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800476e:	4b86      	ldr	r3, [pc, #536]	@ (8004988 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004770:	691b      	ldr	r3, [r3, #16]
 8004772:	4a85      	ldr	r2, [pc, #532]	@ (8004988 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004774:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004778:	6113      	str	r3, [r2, #16]
 800477a:	4b83      	ldr	r3, [pc, #524]	@ (8004988 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800477c:	6919      	ldr	r1, [r3, #16]
 800477e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004782:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8004786:	4a80      	ldr	r2, [pc, #512]	@ (8004988 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004788:	430b      	orrs	r3, r1
 800478a:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800478c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004790:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004794:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8004798:	63bb      	str	r3, [r7, #56]	@ 0x38
 800479a:	2300      	movs	r3, #0
 800479c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800479e:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80047a2:	460b      	mov	r3, r1
 80047a4:	4313      	orrs	r3, r2
 80047a6:	d009      	beq.n	80047bc <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80047a8:	4b77      	ldr	r3, [pc, #476]	@ (8004988 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80047aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80047ac:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80047b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047b6:	4a74      	ldr	r2, [pc, #464]	@ (8004988 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80047b8:	430b      	orrs	r3, r1
 80047ba:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80047bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047c4:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80047c8:	633b      	str	r3, [r7, #48]	@ 0x30
 80047ca:	2300      	movs	r3, #0
 80047cc:	637b      	str	r3, [r7, #52]	@ 0x34
 80047ce:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80047d2:	460b      	mov	r3, r1
 80047d4:	4313      	orrs	r3, r2
 80047d6:	d00a      	beq.n	80047ee <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80047d8:	4b6b      	ldr	r3, [pc, #428]	@ (8004988 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80047da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80047dc:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80047e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80047e8:	4a67      	ldr	r2, [pc, #412]	@ (8004988 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80047ea:	430b      	orrs	r3, r1
 80047ec:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80047ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047f6:	2100      	movs	r1, #0
 80047f8:	62b9      	str	r1, [r7, #40]	@ 0x28
 80047fa:	f003 0301 	and.w	r3, r3, #1
 80047fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004800:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8004804:	460b      	mov	r3, r1
 8004806:	4313      	orrs	r3, r2
 8004808:	d011      	beq.n	800482e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800480a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800480e:	3308      	adds	r3, #8
 8004810:	2100      	movs	r1, #0
 8004812:	4618      	mov	r0, r3
 8004814:	f000 fb78 	bl	8004f08 <RCCEx_PLL2_Config>
 8004818:	4603      	mov	r3, r0
 800481a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800481e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004822:	2b00      	cmp	r3, #0
 8004824:	d003      	beq.n	800482e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004826:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800482a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800482e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004832:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004836:	2100      	movs	r1, #0
 8004838:	6239      	str	r1, [r7, #32]
 800483a:	f003 0302 	and.w	r3, r3, #2
 800483e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004840:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8004844:	460b      	mov	r3, r1
 8004846:	4313      	orrs	r3, r2
 8004848:	d011      	beq.n	800486e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800484a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800484e:	3308      	adds	r3, #8
 8004850:	2101      	movs	r1, #1
 8004852:	4618      	mov	r0, r3
 8004854:	f000 fb58 	bl	8004f08 <RCCEx_PLL2_Config>
 8004858:	4603      	mov	r3, r0
 800485a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800485e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004862:	2b00      	cmp	r3, #0
 8004864:	d003      	beq.n	800486e <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004866:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800486a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800486e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004872:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004876:	2100      	movs	r1, #0
 8004878:	61b9      	str	r1, [r7, #24]
 800487a:	f003 0304 	and.w	r3, r3, #4
 800487e:	61fb      	str	r3, [r7, #28]
 8004880:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8004884:	460b      	mov	r3, r1
 8004886:	4313      	orrs	r3, r2
 8004888:	d011      	beq.n	80048ae <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800488a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800488e:	3308      	adds	r3, #8
 8004890:	2102      	movs	r1, #2
 8004892:	4618      	mov	r0, r3
 8004894:	f000 fb38 	bl	8004f08 <RCCEx_PLL2_Config>
 8004898:	4603      	mov	r3, r0
 800489a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800489e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d003      	beq.n	80048ae <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048aa:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80048ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048b6:	2100      	movs	r1, #0
 80048b8:	6139      	str	r1, [r7, #16]
 80048ba:	f003 0308 	and.w	r3, r3, #8
 80048be:	617b      	str	r3, [r7, #20]
 80048c0:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80048c4:	460b      	mov	r3, r1
 80048c6:	4313      	orrs	r3, r2
 80048c8:	d011      	beq.n	80048ee <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80048ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048ce:	3328      	adds	r3, #40	@ 0x28
 80048d0:	2100      	movs	r1, #0
 80048d2:	4618      	mov	r0, r3
 80048d4:	f000 fbca 	bl	800506c <RCCEx_PLL3_Config>
 80048d8:	4603      	mov	r3, r0
 80048da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 80048de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d003      	beq.n	80048ee <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048ea:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80048ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048f6:	2100      	movs	r1, #0
 80048f8:	60b9      	str	r1, [r7, #8]
 80048fa:	f003 0310 	and.w	r3, r3, #16
 80048fe:	60fb      	str	r3, [r7, #12]
 8004900:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8004904:	460b      	mov	r3, r1
 8004906:	4313      	orrs	r3, r2
 8004908:	d011      	beq.n	800492e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800490a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800490e:	3328      	adds	r3, #40	@ 0x28
 8004910:	2101      	movs	r1, #1
 8004912:	4618      	mov	r0, r3
 8004914:	f000 fbaa 	bl	800506c <RCCEx_PLL3_Config>
 8004918:	4603      	mov	r3, r0
 800491a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800491e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004922:	2b00      	cmp	r3, #0
 8004924:	d003      	beq.n	800492e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004926:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800492a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800492e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004932:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004936:	2100      	movs	r1, #0
 8004938:	6039      	str	r1, [r7, #0]
 800493a:	f003 0320 	and.w	r3, r3, #32
 800493e:	607b      	str	r3, [r7, #4]
 8004940:	e9d7 1200 	ldrd	r1, r2, [r7]
 8004944:	460b      	mov	r3, r1
 8004946:	4313      	orrs	r3, r2
 8004948:	d011      	beq.n	800496e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800494a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800494e:	3328      	adds	r3, #40	@ 0x28
 8004950:	2102      	movs	r1, #2
 8004952:	4618      	mov	r0, r3
 8004954:	f000 fb8a 	bl	800506c <RCCEx_PLL3_Config>
 8004958:	4603      	mov	r3, r0
 800495a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800495e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004962:	2b00      	cmp	r3, #0
 8004964:	d003      	beq.n	800496e <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004966:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800496a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800496e:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 8004972:	2b00      	cmp	r3, #0
 8004974:	d101      	bne.n	800497a <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8004976:	2300      	movs	r3, #0
 8004978:	e000      	b.n	800497c <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800497a:	2301      	movs	r3, #1
}
 800497c:	4618      	mov	r0, r3
 800497e:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8004982:	46bd      	mov	sp, r7
 8004984:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004988:	58024400 	.word	0x58024400

0800498c <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800498c:	b580      	push	{r7, lr}
 800498e:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8004990:	f7fe fd96 	bl	80034c0 <HAL_RCC_GetHCLKFreq>
 8004994:	4602      	mov	r2, r0
 8004996:	4b06      	ldr	r3, [pc, #24]	@ (80049b0 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8004998:	6a1b      	ldr	r3, [r3, #32]
 800499a:	091b      	lsrs	r3, r3, #4
 800499c:	f003 0307 	and.w	r3, r3, #7
 80049a0:	4904      	ldr	r1, [pc, #16]	@ (80049b4 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80049a2:	5ccb      	ldrb	r3, [r1, r3]
 80049a4:	f003 031f 	and.w	r3, r3, #31
 80049a8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80049ac:	4618      	mov	r0, r3
 80049ae:	bd80      	pop	{r7, pc}
 80049b0:	58024400 	.word	0x58024400
 80049b4:	08008e18 	.word	0x08008e18

080049b8 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80049b8:	b480      	push	{r7}
 80049ba:	b089      	sub	sp, #36	@ 0x24
 80049bc:	af00      	add	r7, sp, #0
 80049be:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80049c0:	4ba1      	ldr	r3, [pc, #644]	@ (8004c48 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80049c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049c4:	f003 0303 	and.w	r3, r3, #3
 80049c8:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80049ca:	4b9f      	ldr	r3, [pc, #636]	@ (8004c48 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80049cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049ce:	0b1b      	lsrs	r3, r3, #12
 80049d0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80049d4:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80049d6:	4b9c      	ldr	r3, [pc, #624]	@ (8004c48 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80049d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049da:	091b      	lsrs	r3, r3, #4
 80049dc:	f003 0301 	and.w	r3, r3, #1
 80049e0:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80049e2:	4b99      	ldr	r3, [pc, #612]	@ (8004c48 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80049e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049e6:	08db      	lsrs	r3, r3, #3
 80049e8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80049ec:	693a      	ldr	r2, [r7, #16]
 80049ee:	fb02 f303 	mul.w	r3, r2, r3
 80049f2:	ee07 3a90 	vmov	s15, r3
 80049f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80049fa:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80049fe:	697b      	ldr	r3, [r7, #20]
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	f000 8111 	beq.w	8004c28 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8004a06:	69bb      	ldr	r3, [r7, #24]
 8004a08:	2b02      	cmp	r3, #2
 8004a0a:	f000 8083 	beq.w	8004b14 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8004a0e:	69bb      	ldr	r3, [r7, #24]
 8004a10:	2b02      	cmp	r3, #2
 8004a12:	f200 80a1 	bhi.w	8004b58 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8004a16:	69bb      	ldr	r3, [r7, #24]
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d003      	beq.n	8004a24 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8004a1c:	69bb      	ldr	r3, [r7, #24]
 8004a1e:	2b01      	cmp	r3, #1
 8004a20:	d056      	beq.n	8004ad0 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8004a22:	e099      	b.n	8004b58 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004a24:	4b88      	ldr	r3, [pc, #544]	@ (8004c48 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	f003 0320 	and.w	r3, r3, #32
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d02d      	beq.n	8004a8c <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004a30:	4b85      	ldr	r3, [pc, #532]	@ (8004c48 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	08db      	lsrs	r3, r3, #3
 8004a36:	f003 0303 	and.w	r3, r3, #3
 8004a3a:	4a84      	ldr	r2, [pc, #528]	@ (8004c4c <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8004a3c:	fa22 f303 	lsr.w	r3, r2, r3
 8004a40:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004a42:	68bb      	ldr	r3, [r7, #8]
 8004a44:	ee07 3a90 	vmov	s15, r3
 8004a48:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004a4c:	697b      	ldr	r3, [r7, #20]
 8004a4e:	ee07 3a90 	vmov	s15, r3
 8004a52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a56:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004a5a:	4b7b      	ldr	r3, [pc, #492]	@ (8004c48 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004a5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a5e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a62:	ee07 3a90 	vmov	s15, r3
 8004a66:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004a6a:	ed97 6a03 	vldr	s12, [r7, #12]
 8004a6e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004c50 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004a72:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004a76:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004a7a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004a7e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004a82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a86:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8004a8a:	e087      	b.n	8004b9c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004a8c:	697b      	ldr	r3, [r7, #20]
 8004a8e:	ee07 3a90 	vmov	s15, r3
 8004a92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a96:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8004c54 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8004a9a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004a9e:	4b6a      	ldr	r3, [pc, #424]	@ (8004c48 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004aa0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004aa2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004aa6:	ee07 3a90 	vmov	s15, r3
 8004aaa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004aae:	ed97 6a03 	vldr	s12, [r7, #12]
 8004ab2:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8004c50 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004ab6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004aba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004abe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004ac2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004ac6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004aca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004ace:	e065      	b.n	8004b9c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004ad0:	697b      	ldr	r3, [r7, #20]
 8004ad2:	ee07 3a90 	vmov	s15, r3
 8004ad6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ada:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004c58 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004ade:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004ae2:	4b59      	ldr	r3, [pc, #356]	@ (8004c48 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004ae4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ae6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004aea:	ee07 3a90 	vmov	s15, r3
 8004aee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004af2:	ed97 6a03 	vldr	s12, [r7, #12]
 8004af6:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8004c50 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004afa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004afe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004b02:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004b06:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004b0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b0e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004b12:	e043      	b.n	8004b9c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004b14:	697b      	ldr	r3, [r7, #20]
 8004b16:	ee07 3a90 	vmov	s15, r3
 8004b1a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b1e:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8004c5c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8004b22:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b26:	4b48      	ldr	r3, [pc, #288]	@ (8004c48 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004b28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b2e:	ee07 3a90 	vmov	s15, r3
 8004b32:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b36:	ed97 6a03 	vldr	s12, [r7, #12]
 8004b3a:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8004c50 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004b3e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004b42:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004b46:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004b4a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004b4e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b52:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004b56:	e021      	b.n	8004b9c <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004b58:	697b      	ldr	r3, [r7, #20]
 8004b5a:	ee07 3a90 	vmov	s15, r3
 8004b5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004b62:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8004c58 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8004b66:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004b6a:	4b37      	ldr	r3, [pc, #220]	@ (8004c48 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004b6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b72:	ee07 3a90 	vmov	s15, r3
 8004b76:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004b7a:	ed97 6a03 	vldr	s12, [r7, #12]
 8004b7e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8004c50 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004b82:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004b86:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004b8a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004b8e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004b92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b96:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004b9a:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8004b9c:	4b2a      	ldr	r3, [pc, #168]	@ (8004c48 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004b9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ba0:	0a5b      	lsrs	r3, r3, #9
 8004ba2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004ba6:	ee07 3a90 	vmov	s15, r3
 8004baa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004bae:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004bb2:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004bb6:	edd7 6a07 	vldr	s13, [r7, #28]
 8004bba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004bbe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004bc2:	ee17 2a90 	vmov	r2, s15
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8004bca:	4b1f      	ldr	r3, [pc, #124]	@ (8004c48 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004bcc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bce:	0c1b      	lsrs	r3, r3, #16
 8004bd0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004bd4:	ee07 3a90 	vmov	s15, r3
 8004bd8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004bdc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004be0:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004be4:	edd7 6a07 	vldr	s13, [r7, #28]
 8004be8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004bec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004bf0:	ee17 2a90 	vmov	r2, s15
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8004bf8:	4b13      	ldr	r3, [pc, #76]	@ (8004c48 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004bfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bfc:	0e1b      	lsrs	r3, r3, #24
 8004bfe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004c02:	ee07 3a90 	vmov	s15, r3
 8004c06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c0a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004c0e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004c12:	edd7 6a07 	vldr	s13, [r7, #28]
 8004c16:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004c1a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004c1e:	ee17 2a90 	vmov	r2, s15
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8004c26:	e008      	b.n	8004c3a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	2200      	movs	r2, #0
 8004c2c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	2200      	movs	r2, #0
 8004c32:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	2200      	movs	r2, #0
 8004c38:	609a      	str	r2, [r3, #8]
}
 8004c3a:	bf00      	nop
 8004c3c:	3724      	adds	r7, #36	@ 0x24
 8004c3e:	46bd      	mov	sp, r7
 8004c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c44:	4770      	bx	lr
 8004c46:	bf00      	nop
 8004c48:	58024400 	.word	0x58024400
 8004c4c:	03d09000 	.word	0x03d09000
 8004c50:	46000000 	.word	0x46000000
 8004c54:	4c742400 	.word	0x4c742400
 8004c58:	4a742400 	.word	0x4a742400
 8004c5c:	4af42400 	.word	0x4af42400

08004c60 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8004c60:	b480      	push	{r7}
 8004c62:	b089      	sub	sp, #36	@ 0x24
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004c68:	4ba1      	ldr	r3, [pc, #644]	@ (8004ef0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004c6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c6c:	f003 0303 	and.w	r3, r3, #3
 8004c70:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8004c72:	4b9f      	ldr	r3, [pc, #636]	@ (8004ef0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004c74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c76:	0d1b      	lsrs	r3, r3, #20
 8004c78:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004c7c:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8004c7e:	4b9c      	ldr	r3, [pc, #624]	@ (8004ef0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004c80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c82:	0a1b      	lsrs	r3, r3, #8
 8004c84:	f003 0301 	and.w	r3, r3, #1
 8004c88:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8004c8a:	4b99      	ldr	r3, [pc, #612]	@ (8004ef0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004c8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c8e:	08db      	lsrs	r3, r3, #3
 8004c90:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004c94:	693a      	ldr	r2, [r7, #16]
 8004c96:	fb02 f303 	mul.w	r3, r2, r3
 8004c9a:	ee07 3a90 	vmov	s15, r3
 8004c9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ca2:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8004ca6:	697b      	ldr	r3, [r7, #20]
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	f000 8111 	beq.w	8004ed0 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8004cae:	69bb      	ldr	r3, [r7, #24]
 8004cb0:	2b02      	cmp	r3, #2
 8004cb2:	f000 8083 	beq.w	8004dbc <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8004cb6:	69bb      	ldr	r3, [r7, #24]
 8004cb8:	2b02      	cmp	r3, #2
 8004cba:	f200 80a1 	bhi.w	8004e00 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8004cbe:	69bb      	ldr	r3, [r7, #24]
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d003      	beq.n	8004ccc <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8004cc4:	69bb      	ldr	r3, [r7, #24]
 8004cc6:	2b01      	cmp	r3, #1
 8004cc8:	d056      	beq.n	8004d78 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8004cca:	e099      	b.n	8004e00 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004ccc:	4b88      	ldr	r3, [pc, #544]	@ (8004ef0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f003 0320 	and.w	r3, r3, #32
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d02d      	beq.n	8004d34 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004cd8:	4b85      	ldr	r3, [pc, #532]	@ (8004ef0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	08db      	lsrs	r3, r3, #3
 8004cde:	f003 0303 	and.w	r3, r3, #3
 8004ce2:	4a84      	ldr	r2, [pc, #528]	@ (8004ef4 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8004ce4:	fa22 f303 	lsr.w	r3, r2, r3
 8004ce8:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004cea:	68bb      	ldr	r3, [r7, #8]
 8004cec:	ee07 3a90 	vmov	s15, r3
 8004cf0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004cf4:	697b      	ldr	r3, [r7, #20]
 8004cf6:	ee07 3a90 	vmov	s15, r3
 8004cfa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004cfe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004d02:	4b7b      	ldr	r3, [pc, #492]	@ (8004ef0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004d04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d0a:	ee07 3a90 	vmov	s15, r3
 8004d0e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004d12:	ed97 6a03 	vldr	s12, [r7, #12]
 8004d16:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004ef8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004d1a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004d1e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004d22:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004d26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004d2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004d2e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8004d32:	e087      	b.n	8004e44 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004d34:	697b      	ldr	r3, [r7, #20]
 8004d36:	ee07 3a90 	vmov	s15, r3
 8004d3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d3e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8004efc <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8004d42:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004d46:	4b6a      	ldr	r3, [pc, #424]	@ (8004ef0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004d48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d4a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d4e:	ee07 3a90 	vmov	s15, r3
 8004d52:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004d56:	ed97 6a03 	vldr	s12, [r7, #12]
 8004d5a:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8004ef8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004d5e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004d62:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004d66:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004d6a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004d6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004d72:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004d76:	e065      	b.n	8004e44 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004d78:	697b      	ldr	r3, [r7, #20]
 8004d7a:	ee07 3a90 	vmov	s15, r3
 8004d7e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d82:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004f00 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004d86:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004d8a:	4b59      	ldr	r3, [pc, #356]	@ (8004ef0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004d8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d92:	ee07 3a90 	vmov	s15, r3
 8004d96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004d9a:	ed97 6a03 	vldr	s12, [r7, #12]
 8004d9e:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8004ef8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004da2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004da6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004daa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004dae:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004db2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004db6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004dba:	e043      	b.n	8004e44 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004dbc:	697b      	ldr	r3, [r7, #20]
 8004dbe:	ee07 3a90 	vmov	s15, r3
 8004dc2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004dc6:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8004f04 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8004dca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004dce:	4b48      	ldr	r3, [pc, #288]	@ (8004ef0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004dd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dd2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004dd6:	ee07 3a90 	vmov	s15, r3
 8004dda:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004dde:	ed97 6a03 	vldr	s12, [r7, #12]
 8004de2:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8004ef8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004de6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004dea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004dee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004df2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004df6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004dfa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004dfe:	e021      	b.n	8004e44 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004e00:	697b      	ldr	r3, [r7, #20]
 8004e02:	ee07 3a90 	vmov	s15, r3
 8004e06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e0a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8004f00 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8004e0e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004e12:	4b37      	ldr	r3, [pc, #220]	@ (8004ef0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004e14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e1a:	ee07 3a90 	vmov	s15, r3
 8004e1e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004e22:	ed97 6a03 	vldr	s12, [r7, #12]
 8004e26:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8004ef8 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004e2a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004e2e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004e32:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004e36:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004e3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004e3e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004e42:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8004e44:	4b2a      	ldr	r3, [pc, #168]	@ (8004ef0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004e46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e48:	0a5b      	lsrs	r3, r3, #9
 8004e4a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004e4e:	ee07 3a90 	vmov	s15, r3
 8004e52:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e56:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004e5a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004e5e:	edd7 6a07 	vldr	s13, [r7, #28]
 8004e62:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004e66:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004e6a:	ee17 2a90 	vmov	r2, s15
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8004e72:	4b1f      	ldr	r3, [pc, #124]	@ (8004ef0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004e74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e76:	0c1b      	lsrs	r3, r3, #16
 8004e78:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004e7c:	ee07 3a90 	vmov	s15, r3
 8004e80:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e84:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004e88:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004e8c:	edd7 6a07 	vldr	s13, [r7, #28]
 8004e90:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004e94:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004e98:	ee17 2a90 	vmov	r2, s15
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8004ea0:	4b13      	ldr	r3, [pc, #76]	@ (8004ef0 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004ea2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ea4:	0e1b      	lsrs	r3, r3, #24
 8004ea6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004eaa:	ee07 3a90 	vmov	s15, r3
 8004eae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004eb2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004eb6:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004eba:	edd7 6a07 	vldr	s13, [r7, #28]
 8004ebe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004ec2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004ec6:	ee17 2a90 	vmov	r2, s15
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8004ece:	e008      	b.n	8004ee2 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2200      	movs	r2, #0
 8004ed4:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	2200      	movs	r2, #0
 8004eda:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2200      	movs	r2, #0
 8004ee0:	609a      	str	r2, [r3, #8]
}
 8004ee2:	bf00      	nop
 8004ee4:	3724      	adds	r7, #36	@ 0x24
 8004ee6:	46bd      	mov	sp, r7
 8004ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eec:	4770      	bx	lr
 8004eee:	bf00      	nop
 8004ef0:	58024400 	.word	0x58024400
 8004ef4:	03d09000 	.word	0x03d09000
 8004ef8:	46000000 	.word	0x46000000
 8004efc:	4c742400 	.word	0x4c742400
 8004f00:	4a742400 	.word	0x4a742400
 8004f04:	4af42400 	.word	0x4af42400

08004f08 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	b084      	sub	sp, #16
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	6078      	str	r0, [r7, #4]
 8004f10:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004f12:	2300      	movs	r3, #0
 8004f14:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004f16:	4b53      	ldr	r3, [pc, #332]	@ (8005064 <RCCEx_PLL2_Config+0x15c>)
 8004f18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f1a:	f003 0303 	and.w	r3, r3, #3
 8004f1e:	2b03      	cmp	r3, #3
 8004f20:	d101      	bne.n	8004f26 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8004f22:	2301      	movs	r3, #1
 8004f24:	e099      	b.n	800505a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8004f26:	4b4f      	ldr	r3, [pc, #316]	@ (8005064 <RCCEx_PLL2_Config+0x15c>)
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	4a4e      	ldr	r2, [pc, #312]	@ (8005064 <RCCEx_PLL2_Config+0x15c>)
 8004f2c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004f30:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f32:	f7fc f9d5 	bl	80012e0 <HAL_GetTick>
 8004f36:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004f38:	e008      	b.n	8004f4c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004f3a:	f7fc f9d1 	bl	80012e0 <HAL_GetTick>
 8004f3e:	4602      	mov	r2, r0
 8004f40:	68bb      	ldr	r3, [r7, #8]
 8004f42:	1ad3      	subs	r3, r2, r3
 8004f44:	2b02      	cmp	r3, #2
 8004f46:	d901      	bls.n	8004f4c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004f48:	2303      	movs	r3, #3
 8004f4a:	e086      	b.n	800505a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004f4c:	4b45      	ldr	r3, [pc, #276]	@ (8005064 <RCCEx_PLL2_Config+0x15c>)
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d1f0      	bne.n	8004f3a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004f58:	4b42      	ldr	r3, [pc, #264]	@ (8005064 <RCCEx_PLL2_Config+0x15c>)
 8004f5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f5c:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	031b      	lsls	r3, r3, #12
 8004f66:	493f      	ldr	r1, [pc, #252]	@ (8005064 <RCCEx_PLL2_Config+0x15c>)
 8004f68:	4313      	orrs	r3, r2
 8004f6a:	628b      	str	r3, [r1, #40]	@ 0x28
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	685b      	ldr	r3, [r3, #4]
 8004f70:	3b01      	subs	r3, #1
 8004f72:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	689b      	ldr	r3, [r3, #8]
 8004f7a:	3b01      	subs	r3, #1
 8004f7c:	025b      	lsls	r3, r3, #9
 8004f7e:	b29b      	uxth	r3, r3
 8004f80:	431a      	orrs	r2, r3
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	68db      	ldr	r3, [r3, #12]
 8004f86:	3b01      	subs	r3, #1
 8004f88:	041b      	lsls	r3, r3, #16
 8004f8a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004f8e:	431a      	orrs	r2, r3
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	691b      	ldr	r3, [r3, #16]
 8004f94:	3b01      	subs	r3, #1
 8004f96:	061b      	lsls	r3, r3, #24
 8004f98:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004f9c:	4931      	ldr	r1, [pc, #196]	@ (8005064 <RCCEx_PLL2_Config+0x15c>)
 8004f9e:	4313      	orrs	r3, r2
 8004fa0:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8004fa2:	4b30      	ldr	r3, [pc, #192]	@ (8005064 <RCCEx_PLL2_Config+0x15c>)
 8004fa4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fa6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	695b      	ldr	r3, [r3, #20]
 8004fae:	492d      	ldr	r1, [pc, #180]	@ (8005064 <RCCEx_PLL2_Config+0x15c>)
 8004fb0:	4313      	orrs	r3, r2
 8004fb2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004fb4:	4b2b      	ldr	r3, [pc, #172]	@ (8005064 <RCCEx_PLL2_Config+0x15c>)
 8004fb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fb8:	f023 0220 	bic.w	r2, r3, #32
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	699b      	ldr	r3, [r3, #24]
 8004fc0:	4928      	ldr	r1, [pc, #160]	@ (8005064 <RCCEx_PLL2_Config+0x15c>)
 8004fc2:	4313      	orrs	r3, r2
 8004fc4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8004fc6:	4b27      	ldr	r3, [pc, #156]	@ (8005064 <RCCEx_PLL2_Config+0x15c>)
 8004fc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fca:	4a26      	ldr	r2, [pc, #152]	@ (8005064 <RCCEx_PLL2_Config+0x15c>)
 8004fcc:	f023 0310 	bic.w	r3, r3, #16
 8004fd0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8004fd2:	4b24      	ldr	r3, [pc, #144]	@ (8005064 <RCCEx_PLL2_Config+0x15c>)
 8004fd4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004fd6:	4b24      	ldr	r3, [pc, #144]	@ (8005068 <RCCEx_PLL2_Config+0x160>)
 8004fd8:	4013      	ands	r3, r2
 8004fda:	687a      	ldr	r2, [r7, #4]
 8004fdc:	69d2      	ldr	r2, [r2, #28]
 8004fde:	00d2      	lsls	r2, r2, #3
 8004fe0:	4920      	ldr	r1, [pc, #128]	@ (8005064 <RCCEx_PLL2_Config+0x15c>)
 8004fe2:	4313      	orrs	r3, r2
 8004fe4:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8004fe6:	4b1f      	ldr	r3, [pc, #124]	@ (8005064 <RCCEx_PLL2_Config+0x15c>)
 8004fe8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fea:	4a1e      	ldr	r2, [pc, #120]	@ (8005064 <RCCEx_PLL2_Config+0x15c>)
 8004fec:	f043 0310 	orr.w	r3, r3, #16
 8004ff0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004ff2:	683b      	ldr	r3, [r7, #0]
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d106      	bne.n	8005006 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004ff8:	4b1a      	ldr	r3, [pc, #104]	@ (8005064 <RCCEx_PLL2_Config+0x15c>)
 8004ffa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ffc:	4a19      	ldr	r2, [pc, #100]	@ (8005064 <RCCEx_PLL2_Config+0x15c>)
 8004ffe:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005002:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005004:	e00f      	b.n	8005026 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005006:	683b      	ldr	r3, [r7, #0]
 8005008:	2b01      	cmp	r3, #1
 800500a:	d106      	bne.n	800501a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800500c:	4b15      	ldr	r3, [pc, #84]	@ (8005064 <RCCEx_PLL2_Config+0x15c>)
 800500e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005010:	4a14      	ldr	r2, [pc, #80]	@ (8005064 <RCCEx_PLL2_Config+0x15c>)
 8005012:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005016:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005018:	e005      	b.n	8005026 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800501a:	4b12      	ldr	r3, [pc, #72]	@ (8005064 <RCCEx_PLL2_Config+0x15c>)
 800501c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800501e:	4a11      	ldr	r2, [pc, #68]	@ (8005064 <RCCEx_PLL2_Config+0x15c>)
 8005020:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005024:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8005026:	4b0f      	ldr	r3, [pc, #60]	@ (8005064 <RCCEx_PLL2_Config+0x15c>)
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	4a0e      	ldr	r2, [pc, #56]	@ (8005064 <RCCEx_PLL2_Config+0x15c>)
 800502c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005030:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005032:	f7fc f955 	bl	80012e0 <HAL_GetTick>
 8005036:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005038:	e008      	b.n	800504c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800503a:	f7fc f951 	bl	80012e0 <HAL_GetTick>
 800503e:	4602      	mov	r2, r0
 8005040:	68bb      	ldr	r3, [r7, #8]
 8005042:	1ad3      	subs	r3, r2, r3
 8005044:	2b02      	cmp	r3, #2
 8005046:	d901      	bls.n	800504c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005048:	2303      	movs	r3, #3
 800504a:	e006      	b.n	800505a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800504c:	4b05      	ldr	r3, [pc, #20]	@ (8005064 <RCCEx_PLL2_Config+0x15c>)
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005054:	2b00      	cmp	r3, #0
 8005056:	d0f0      	beq.n	800503a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8005058:	7bfb      	ldrb	r3, [r7, #15]
}
 800505a:	4618      	mov	r0, r3
 800505c:	3710      	adds	r7, #16
 800505e:	46bd      	mov	sp, r7
 8005060:	bd80      	pop	{r7, pc}
 8005062:	bf00      	nop
 8005064:	58024400 	.word	0x58024400
 8005068:	ffff0007 	.word	0xffff0007

0800506c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800506c:	b580      	push	{r7, lr}
 800506e:	b084      	sub	sp, #16
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
 8005074:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005076:	2300      	movs	r3, #0
 8005078:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800507a:	4b53      	ldr	r3, [pc, #332]	@ (80051c8 <RCCEx_PLL3_Config+0x15c>)
 800507c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800507e:	f003 0303 	and.w	r3, r3, #3
 8005082:	2b03      	cmp	r3, #3
 8005084:	d101      	bne.n	800508a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8005086:	2301      	movs	r3, #1
 8005088:	e099      	b.n	80051be <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800508a:	4b4f      	ldr	r3, [pc, #316]	@ (80051c8 <RCCEx_PLL3_Config+0x15c>)
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	4a4e      	ldr	r2, [pc, #312]	@ (80051c8 <RCCEx_PLL3_Config+0x15c>)
 8005090:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005094:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005096:	f7fc f923 	bl	80012e0 <HAL_GetTick>
 800509a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800509c:	e008      	b.n	80050b0 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800509e:	f7fc f91f 	bl	80012e0 <HAL_GetTick>
 80050a2:	4602      	mov	r2, r0
 80050a4:	68bb      	ldr	r3, [r7, #8]
 80050a6:	1ad3      	subs	r3, r2, r3
 80050a8:	2b02      	cmp	r3, #2
 80050aa:	d901      	bls.n	80050b0 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80050ac:	2303      	movs	r3, #3
 80050ae:	e086      	b.n	80051be <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80050b0:	4b45      	ldr	r3, [pc, #276]	@ (80051c8 <RCCEx_PLL3_Config+0x15c>)
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d1f0      	bne.n	800509e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80050bc:	4b42      	ldr	r3, [pc, #264]	@ (80051c8 <RCCEx_PLL3_Config+0x15c>)
 80050be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050c0:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	051b      	lsls	r3, r3, #20
 80050ca:	493f      	ldr	r1, [pc, #252]	@ (80051c8 <RCCEx_PLL3_Config+0x15c>)
 80050cc:	4313      	orrs	r3, r2
 80050ce:	628b      	str	r3, [r1, #40]	@ 0x28
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	685b      	ldr	r3, [r3, #4]
 80050d4:	3b01      	subs	r3, #1
 80050d6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	689b      	ldr	r3, [r3, #8]
 80050de:	3b01      	subs	r3, #1
 80050e0:	025b      	lsls	r3, r3, #9
 80050e2:	b29b      	uxth	r3, r3
 80050e4:	431a      	orrs	r2, r3
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	68db      	ldr	r3, [r3, #12]
 80050ea:	3b01      	subs	r3, #1
 80050ec:	041b      	lsls	r3, r3, #16
 80050ee:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80050f2:	431a      	orrs	r2, r3
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	691b      	ldr	r3, [r3, #16]
 80050f8:	3b01      	subs	r3, #1
 80050fa:	061b      	lsls	r3, r3, #24
 80050fc:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005100:	4931      	ldr	r1, [pc, #196]	@ (80051c8 <RCCEx_PLL3_Config+0x15c>)
 8005102:	4313      	orrs	r3, r2
 8005104:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8005106:	4b30      	ldr	r3, [pc, #192]	@ (80051c8 <RCCEx_PLL3_Config+0x15c>)
 8005108:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800510a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	695b      	ldr	r3, [r3, #20]
 8005112:	492d      	ldr	r1, [pc, #180]	@ (80051c8 <RCCEx_PLL3_Config+0x15c>)
 8005114:	4313      	orrs	r3, r2
 8005116:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8005118:	4b2b      	ldr	r3, [pc, #172]	@ (80051c8 <RCCEx_PLL3_Config+0x15c>)
 800511a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800511c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	699b      	ldr	r3, [r3, #24]
 8005124:	4928      	ldr	r1, [pc, #160]	@ (80051c8 <RCCEx_PLL3_Config+0x15c>)
 8005126:	4313      	orrs	r3, r2
 8005128:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800512a:	4b27      	ldr	r3, [pc, #156]	@ (80051c8 <RCCEx_PLL3_Config+0x15c>)
 800512c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800512e:	4a26      	ldr	r2, [pc, #152]	@ (80051c8 <RCCEx_PLL3_Config+0x15c>)
 8005130:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005134:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8005136:	4b24      	ldr	r3, [pc, #144]	@ (80051c8 <RCCEx_PLL3_Config+0x15c>)
 8005138:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800513a:	4b24      	ldr	r3, [pc, #144]	@ (80051cc <RCCEx_PLL3_Config+0x160>)
 800513c:	4013      	ands	r3, r2
 800513e:	687a      	ldr	r2, [r7, #4]
 8005140:	69d2      	ldr	r2, [r2, #28]
 8005142:	00d2      	lsls	r2, r2, #3
 8005144:	4920      	ldr	r1, [pc, #128]	@ (80051c8 <RCCEx_PLL3_Config+0x15c>)
 8005146:	4313      	orrs	r3, r2
 8005148:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800514a:	4b1f      	ldr	r3, [pc, #124]	@ (80051c8 <RCCEx_PLL3_Config+0x15c>)
 800514c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800514e:	4a1e      	ldr	r2, [pc, #120]	@ (80051c8 <RCCEx_PLL3_Config+0x15c>)
 8005150:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005154:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005156:	683b      	ldr	r3, [r7, #0]
 8005158:	2b00      	cmp	r3, #0
 800515a:	d106      	bne.n	800516a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800515c:	4b1a      	ldr	r3, [pc, #104]	@ (80051c8 <RCCEx_PLL3_Config+0x15c>)
 800515e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005160:	4a19      	ldr	r2, [pc, #100]	@ (80051c8 <RCCEx_PLL3_Config+0x15c>)
 8005162:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005166:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005168:	e00f      	b.n	800518a <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	2b01      	cmp	r3, #1
 800516e:	d106      	bne.n	800517e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8005170:	4b15      	ldr	r3, [pc, #84]	@ (80051c8 <RCCEx_PLL3_Config+0x15c>)
 8005172:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005174:	4a14      	ldr	r2, [pc, #80]	@ (80051c8 <RCCEx_PLL3_Config+0x15c>)
 8005176:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800517a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800517c:	e005      	b.n	800518a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800517e:	4b12      	ldr	r3, [pc, #72]	@ (80051c8 <RCCEx_PLL3_Config+0x15c>)
 8005180:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005182:	4a11      	ldr	r2, [pc, #68]	@ (80051c8 <RCCEx_PLL3_Config+0x15c>)
 8005184:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005188:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800518a:	4b0f      	ldr	r3, [pc, #60]	@ (80051c8 <RCCEx_PLL3_Config+0x15c>)
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	4a0e      	ldr	r2, [pc, #56]	@ (80051c8 <RCCEx_PLL3_Config+0x15c>)
 8005190:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005194:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005196:	f7fc f8a3 	bl	80012e0 <HAL_GetTick>
 800519a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800519c:	e008      	b.n	80051b0 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800519e:	f7fc f89f 	bl	80012e0 <HAL_GetTick>
 80051a2:	4602      	mov	r2, r0
 80051a4:	68bb      	ldr	r3, [r7, #8]
 80051a6:	1ad3      	subs	r3, r2, r3
 80051a8:	2b02      	cmp	r3, #2
 80051aa:	d901      	bls.n	80051b0 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80051ac:	2303      	movs	r3, #3
 80051ae:	e006      	b.n	80051be <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80051b0:	4b05      	ldr	r3, [pc, #20]	@ (80051c8 <RCCEx_PLL3_Config+0x15c>)
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d0f0      	beq.n	800519e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80051bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80051be:	4618      	mov	r0, r3
 80051c0:	3710      	adds	r7, #16
 80051c2:	46bd      	mov	sp, r7
 80051c4:	bd80      	pop	{r7, pc}
 80051c6:	bf00      	nop
 80051c8:	58024400 	.word	0x58024400
 80051cc:	ffff0007 	.word	0xffff0007

080051d0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80051d0:	b580      	push	{r7, lr}
 80051d2:	b082      	sub	sp, #8
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d101      	bne.n	80051e2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80051de:	2301      	movs	r3, #1
 80051e0:	e042      	b.n	8005268 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d106      	bne.n	80051fa <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2200      	movs	r2, #0
 80051f0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80051f4:	6878      	ldr	r0, [r7, #4]
 80051f6:	f7fb fe63 	bl	8000ec0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	2224      	movs	r2, #36	@ 0x24
 80051fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	681a      	ldr	r2, [r3, #0]
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f022 0201 	bic.w	r2, r2, #1
 8005210:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005216:	2b00      	cmp	r3, #0
 8005218:	d002      	beq.n	8005220 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800521a:	6878      	ldr	r0, [r7, #4]
 800521c:	f000 fe1e 	bl	8005e5c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005220:	6878      	ldr	r0, [r7, #4]
 8005222:	f000 f8b3 	bl	800538c <UART_SetConfig>
 8005226:	4603      	mov	r3, r0
 8005228:	2b01      	cmp	r3, #1
 800522a:	d101      	bne.n	8005230 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800522c:	2301      	movs	r3, #1
 800522e:	e01b      	b.n	8005268 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	685a      	ldr	r2, [r3, #4]
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800523e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	689a      	ldr	r2, [r3, #8]
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800524e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	681a      	ldr	r2, [r3, #0]
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	f042 0201 	orr.w	r2, r2, #1
 800525e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005260:	6878      	ldr	r0, [r7, #4]
 8005262:	f000 fe9d 	bl	8005fa0 <UART_CheckIdleState>
 8005266:	4603      	mov	r3, r0
}
 8005268:	4618      	mov	r0, r3
 800526a:	3708      	adds	r7, #8
 800526c:	46bd      	mov	sp, r7
 800526e:	bd80      	pop	{r7, pc}

08005270 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005270:	b580      	push	{r7, lr}
 8005272:	b08a      	sub	sp, #40	@ 0x28
 8005274:	af02      	add	r7, sp, #8
 8005276:	60f8      	str	r0, [r7, #12]
 8005278:	60b9      	str	r1, [r7, #8]
 800527a:	603b      	str	r3, [r7, #0]
 800527c:	4613      	mov	r3, r2
 800527e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005286:	2b20      	cmp	r3, #32
 8005288:	d17b      	bne.n	8005382 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800528a:	68bb      	ldr	r3, [r7, #8]
 800528c:	2b00      	cmp	r3, #0
 800528e:	d002      	beq.n	8005296 <HAL_UART_Transmit+0x26>
 8005290:	88fb      	ldrh	r3, [r7, #6]
 8005292:	2b00      	cmp	r3, #0
 8005294:	d101      	bne.n	800529a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005296:	2301      	movs	r3, #1
 8005298:	e074      	b.n	8005384 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	2200      	movs	r2, #0
 800529e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	2221      	movs	r2, #33	@ 0x21
 80052a6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80052aa:	f7fc f819 	bl	80012e0 <HAL_GetTick>
 80052ae:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	88fa      	ldrh	r2, [r7, #6]
 80052b4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	88fa      	ldrh	r2, [r7, #6]
 80052bc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	689b      	ldr	r3, [r3, #8]
 80052c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80052c8:	d108      	bne.n	80052dc <HAL_UART_Transmit+0x6c>
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	691b      	ldr	r3, [r3, #16]
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d104      	bne.n	80052dc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80052d2:	2300      	movs	r3, #0
 80052d4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80052d6:	68bb      	ldr	r3, [r7, #8]
 80052d8:	61bb      	str	r3, [r7, #24]
 80052da:	e003      	b.n	80052e4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80052dc:	68bb      	ldr	r3, [r7, #8]
 80052de:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80052e0:	2300      	movs	r3, #0
 80052e2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80052e4:	e030      	b.n	8005348 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80052e6:	683b      	ldr	r3, [r7, #0]
 80052e8:	9300      	str	r3, [sp, #0]
 80052ea:	697b      	ldr	r3, [r7, #20]
 80052ec:	2200      	movs	r2, #0
 80052ee:	2180      	movs	r1, #128	@ 0x80
 80052f0:	68f8      	ldr	r0, [r7, #12]
 80052f2:	f000 feff 	bl	80060f4 <UART_WaitOnFlagUntilTimeout>
 80052f6:	4603      	mov	r3, r0
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d005      	beq.n	8005308 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	2220      	movs	r2, #32
 8005300:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8005304:	2303      	movs	r3, #3
 8005306:	e03d      	b.n	8005384 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8005308:	69fb      	ldr	r3, [r7, #28]
 800530a:	2b00      	cmp	r3, #0
 800530c:	d10b      	bne.n	8005326 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800530e:	69bb      	ldr	r3, [r7, #24]
 8005310:	881b      	ldrh	r3, [r3, #0]
 8005312:	461a      	mov	r2, r3
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800531c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800531e:	69bb      	ldr	r3, [r7, #24]
 8005320:	3302      	adds	r3, #2
 8005322:	61bb      	str	r3, [r7, #24]
 8005324:	e007      	b.n	8005336 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005326:	69fb      	ldr	r3, [r7, #28]
 8005328:	781a      	ldrb	r2, [r3, #0]
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005330:	69fb      	ldr	r3, [r7, #28]
 8005332:	3301      	adds	r3, #1
 8005334:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800533c:	b29b      	uxth	r3, r3
 800533e:	3b01      	subs	r3, #1
 8005340:	b29a      	uxth	r2, r3
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800534e:	b29b      	uxth	r3, r3
 8005350:	2b00      	cmp	r3, #0
 8005352:	d1c8      	bne.n	80052e6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005354:	683b      	ldr	r3, [r7, #0]
 8005356:	9300      	str	r3, [sp, #0]
 8005358:	697b      	ldr	r3, [r7, #20]
 800535a:	2200      	movs	r2, #0
 800535c:	2140      	movs	r1, #64	@ 0x40
 800535e:	68f8      	ldr	r0, [r7, #12]
 8005360:	f000 fec8 	bl	80060f4 <UART_WaitOnFlagUntilTimeout>
 8005364:	4603      	mov	r3, r0
 8005366:	2b00      	cmp	r3, #0
 8005368:	d005      	beq.n	8005376 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	2220      	movs	r2, #32
 800536e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8005372:	2303      	movs	r3, #3
 8005374:	e006      	b.n	8005384 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	2220      	movs	r2, #32
 800537a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800537e:	2300      	movs	r3, #0
 8005380:	e000      	b.n	8005384 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8005382:	2302      	movs	r3, #2
  }
}
 8005384:	4618      	mov	r0, r3
 8005386:	3720      	adds	r7, #32
 8005388:	46bd      	mov	sp, r7
 800538a:	bd80      	pop	{r7, pc}

0800538c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800538c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005390:	b092      	sub	sp, #72	@ 0x48
 8005392:	af00      	add	r7, sp, #0
 8005394:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005396:	2300      	movs	r3, #0
 8005398:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800539c:	697b      	ldr	r3, [r7, #20]
 800539e:	689a      	ldr	r2, [r3, #8]
 80053a0:	697b      	ldr	r3, [r7, #20]
 80053a2:	691b      	ldr	r3, [r3, #16]
 80053a4:	431a      	orrs	r2, r3
 80053a6:	697b      	ldr	r3, [r7, #20]
 80053a8:	695b      	ldr	r3, [r3, #20]
 80053aa:	431a      	orrs	r2, r3
 80053ac:	697b      	ldr	r3, [r7, #20]
 80053ae:	69db      	ldr	r3, [r3, #28]
 80053b0:	4313      	orrs	r3, r2
 80053b2:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80053b4:	697b      	ldr	r3, [r7, #20]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	681a      	ldr	r2, [r3, #0]
 80053ba:	4bbe      	ldr	r3, [pc, #760]	@ (80056b4 <UART_SetConfig+0x328>)
 80053bc:	4013      	ands	r3, r2
 80053be:	697a      	ldr	r2, [r7, #20]
 80053c0:	6812      	ldr	r2, [r2, #0]
 80053c2:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80053c4:	430b      	orrs	r3, r1
 80053c6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80053c8:	697b      	ldr	r3, [r7, #20]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	685b      	ldr	r3, [r3, #4]
 80053ce:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80053d2:	697b      	ldr	r3, [r7, #20]
 80053d4:	68da      	ldr	r2, [r3, #12]
 80053d6:	697b      	ldr	r3, [r7, #20]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	430a      	orrs	r2, r1
 80053dc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80053de:	697b      	ldr	r3, [r7, #20]
 80053e0:	699b      	ldr	r3, [r3, #24]
 80053e2:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80053e4:	697b      	ldr	r3, [r7, #20]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	4ab3      	ldr	r2, [pc, #716]	@ (80056b8 <UART_SetConfig+0x32c>)
 80053ea:	4293      	cmp	r3, r2
 80053ec:	d004      	beq.n	80053f8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80053ee:	697b      	ldr	r3, [r7, #20]
 80053f0:	6a1b      	ldr	r3, [r3, #32]
 80053f2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80053f4:	4313      	orrs	r3, r2
 80053f6:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80053f8:	697b      	ldr	r3, [r7, #20]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	689a      	ldr	r2, [r3, #8]
 80053fe:	4baf      	ldr	r3, [pc, #700]	@ (80056bc <UART_SetConfig+0x330>)
 8005400:	4013      	ands	r3, r2
 8005402:	697a      	ldr	r2, [r7, #20]
 8005404:	6812      	ldr	r2, [r2, #0]
 8005406:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005408:	430b      	orrs	r3, r1
 800540a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800540c:	697b      	ldr	r3, [r7, #20]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005412:	f023 010f 	bic.w	r1, r3, #15
 8005416:	697b      	ldr	r3, [r7, #20]
 8005418:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800541a:	697b      	ldr	r3, [r7, #20]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	430a      	orrs	r2, r1
 8005420:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005422:	697b      	ldr	r3, [r7, #20]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	4aa6      	ldr	r2, [pc, #664]	@ (80056c0 <UART_SetConfig+0x334>)
 8005428:	4293      	cmp	r3, r2
 800542a:	d177      	bne.n	800551c <UART_SetConfig+0x190>
 800542c:	4ba5      	ldr	r3, [pc, #660]	@ (80056c4 <UART_SetConfig+0x338>)
 800542e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005430:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005434:	2b28      	cmp	r3, #40	@ 0x28
 8005436:	d86d      	bhi.n	8005514 <UART_SetConfig+0x188>
 8005438:	a201      	add	r2, pc, #4	@ (adr r2, 8005440 <UART_SetConfig+0xb4>)
 800543a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800543e:	bf00      	nop
 8005440:	080054e5 	.word	0x080054e5
 8005444:	08005515 	.word	0x08005515
 8005448:	08005515 	.word	0x08005515
 800544c:	08005515 	.word	0x08005515
 8005450:	08005515 	.word	0x08005515
 8005454:	08005515 	.word	0x08005515
 8005458:	08005515 	.word	0x08005515
 800545c:	08005515 	.word	0x08005515
 8005460:	080054ed 	.word	0x080054ed
 8005464:	08005515 	.word	0x08005515
 8005468:	08005515 	.word	0x08005515
 800546c:	08005515 	.word	0x08005515
 8005470:	08005515 	.word	0x08005515
 8005474:	08005515 	.word	0x08005515
 8005478:	08005515 	.word	0x08005515
 800547c:	08005515 	.word	0x08005515
 8005480:	080054f5 	.word	0x080054f5
 8005484:	08005515 	.word	0x08005515
 8005488:	08005515 	.word	0x08005515
 800548c:	08005515 	.word	0x08005515
 8005490:	08005515 	.word	0x08005515
 8005494:	08005515 	.word	0x08005515
 8005498:	08005515 	.word	0x08005515
 800549c:	08005515 	.word	0x08005515
 80054a0:	080054fd 	.word	0x080054fd
 80054a4:	08005515 	.word	0x08005515
 80054a8:	08005515 	.word	0x08005515
 80054ac:	08005515 	.word	0x08005515
 80054b0:	08005515 	.word	0x08005515
 80054b4:	08005515 	.word	0x08005515
 80054b8:	08005515 	.word	0x08005515
 80054bc:	08005515 	.word	0x08005515
 80054c0:	08005505 	.word	0x08005505
 80054c4:	08005515 	.word	0x08005515
 80054c8:	08005515 	.word	0x08005515
 80054cc:	08005515 	.word	0x08005515
 80054d0:	08005515 	.word	0x08005515
 80054d4:	08005515 	.word	0x08005515
 80054d8:	08005515 	.word	0x08005515
 80054dc:	08005515 	.word	0x08005515
 80054e0:	0800550d 	.word	0x0800550d
 80054e4:	2301      	movs	r3, #1
 80054e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80054ea:	e222      	b.n	8005932 <UART_SetConfig+0x5a6>
 80054ec:	2304      	movs	r3, #4
 80054ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80054f2:	e21e      	b.n	8005932 <UART_SetConfig+0x5a6>
 80054f4:	2308      	movs	r3, #8
 80054f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80054fa:	e21a      	b.n	8005932 <UART_SetConfig+0x5a6>
 80054fc:	2310      	movs	r3, #16
 80054fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005502:	e216      	b.n	8005932 <UART_SetConfig+0x5a6>
 8005504:	2320      	movs	r3, #32
 8005506:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800550a:	e212      	b.n	8005932 <UART_SetConfig+0x5a6>
 800550c:	2340      	movs	r3, #64	@ 0x40
 800550e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005512:	e20e      	b.n	8005932 <UART_SetConfig+0x5a6>
 8005514:	2380      	movs	r3, #128	@ 0x80
 8005516:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800551a:	e20a      	b.n	8005932 <UART_SetConfig+0x5a6>
 800551c:	697b      	ldr	r3, [r7, #20]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	4a69      	ldr	r2, [pc, #420]	@ (80056c8 <UART_SetConfig+0x33c>)
 8005522:	4293      	cmp	r3, r2
 8005524:	d130      	bne.n	8005588 <UART_SetConfig+0x1fc>
 8005526:	4b67      	ldr	r3, [pc, #412]	@ (80056c4 <UART_SetConfig+0x338>)
 8005528:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800552a:	f003 0307 	and.w	r3, r3, #7
 800552e:	2b05      	cmp	r3, #5
 8005530:	d826      	bhi.n	8005580 <UART_SetConfig+0x1f4>
 8005532:	a201      	add	r2, pc, #4	@ (adr r2, 8005538 <UART_SetConfig+0x1ac>)
 8005534:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005538:	08005551 	.word	0x08005551
 800553c:	08005559 	.word	0x08005559
 8005540:	08005561 	.word	0x08005561
 8005544:	08005569 	.word	0x08005569
 8005548:	08005571 	.word	0x08005571
 800554c:	08005579 	.word	0x08005579
 8005550:	2300      	movs	r3, #0
 8005552:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005556:	e1ec      	b.n	8005932 <UART_SetConfig+0x5a6>
 8005558:	2304      	movs	r3, #4
 800555a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800555e:	e1e8      	b.n	8005932 <UART_SetConfig+0x5a6>
 8005560:	2308      	movs	r3, #8
 8005562:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005566:	e1e4      	b.n	8005932 <UART_SetConfig+0x5a6>
 8005568:	2310      	movs	r3, #16
 800556a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800556e:	e1e0      	b.n	8005932 <UART_SetConfig+0x5a6>
 8005570:	2320      	movs	r3, #32
 8005572:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005576:	e1dc      	b.n	8005932 <UART_SetConfig+0x5a6>
 8005578:	2340      	movs	r3, #64	@ 0x40
 800557a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800557e:	e1d8      	b.n	8005932 <UART_SetConfig+0x5a6>
 8005580:	2380      	movs	r3, #128	@ 0x80
 8005582:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005586:	e1d4      	b.n	8005932 <UART_SetConfig+0x5a6>
 8005588:	697b      	ldr	r3, [r7, #20]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	4a4f      	ldr	r2, [pc, #316]	@ (80056cc <UART_SetConfig+0x340>)
 800558e:	4293      	cmp	r3, r2
 8005590:	d130      	bne.n	80055f4 <UART_SetConfig+0x268>
 8005592:	4b4c      	ldr	r3, [pc, #304]	@ (80056c4 <UART_SetConfig+0x338>)
 8005594:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005596:	f003 0307 	and.w	r3, r3, #7
 800559a:	2b05      	cmp	r3, #5
 800559c:	d826      	bhi.n	80055ec <UART_SetConfig+0x260>
 800559e:	a201      	add	r2, pc, #4	@ (adr r2, 80055a4 <UART_SetConfig+0x218>)
 80055a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055a4:	080055bd 	.word	0x080055bd
 80055a8:	080055c5 	.word	0x080055c5
 80055ac:	080055cd 	.word	0x080055cd
 80055b0:	080055d5 	.word	0x080055d5
 80055b4:	080055dd 	.word	0x080055dd
 80055b8:	080055e5 	.word	0x080055e5
 80055bc:	2300      	movs	r3, #0
 80055be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80055c2:	e1b6      	b.n	8005932 <UART_SetConfig+0x5a6>
 80055c4:	2304      	movs	r3, #4
 80055c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80055ca:	e1b2      	b.n	8005932 <UART_SetConfig+0x5a6>
 80055cc:	2308      	movs	r3, #8
 80055ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80055d2:	e1ae      	b.n	8005932 <UART_SetConfig+0x5a6>
 80055d4:	2310      	movs	r3, #16
 80055d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80055da:	e1aa      	b.n	8005932 <UART_SetConfig+0x5a6>
 80055dc:	2320      	movs	r3, #32
 80055de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80055e2:	e1a6      	b.n	8005932 <UART_SetConfig+0x5a6>
 80055e4:	2340      	movs	r3, #64	@ 0x40
 80055e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80055ea:	e1a2      	b.n	8005932 <UART_SetConfig+0x5a6>
 80055ec:	2380      	movs	r3, #128	@ 0x80
 80055ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80055f2:	e19e      	b.n	8005932 <UART_SetConfig+0x5a6>
 80055f4:	697b      	ldr	r3, [r7, #20]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	4a35      	ldr	r2, [pc, #212]	@ (80056d0 <UART_SetConfig+0x344>)
 80055fa:	4293      	cmp	r3, r2
 80055fc:	d130      	bne.n	8005660 <UART_SetConfig+0x2d4>
 80055fe:	4b31      	ldr	r3, [pc, #196]	@ (80056c4 <UART_SetConfig+0x338>)
 8005600:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005602:	f003 0307 	and.w	r3, r3, #7
 8005606:	2b05      	cmp	r3, #5
 8005608:	d826      	bhi.n	8005658 <UART_SetConfig+0x2cc>
 800560a:	a201      	add	r2, pc, #4	@ (adr r2, 8005610 <UART_SetConfig+0x284>)
 800560c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005610:	08005629 	.word	0x08005629
 8005614:	08005631 	.word	0x08005631
 8005618:	08005639 	.word	0x08005639
 800561c:	08005641 	.word	0x08005641
 8005620:	08005649 	.word	0x08005649
 8005624:	08005651 	.word	0x08005651
 8005628:	2300      	movs	r3, #0
 800562a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800562e:	e180      	b.n	8005932 <UART_SetConfig+0x5a6>
 8005630:	2304      	movs	r3, #4
 8005632:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005636:	e17c      	b.n	8005932 <UART_SetConfig+0x5a6>
 8005638:	2308      	movs	r3, #8
 800563a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800563e:	e178      	b.n	8005932 <UART_SetConfig+0x5a6>
 8005640:	2310      	movs	r3, #16
 8005642:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005646:	e174      	b.n	8005932 <UART_SetConfig+0x5a6>
 8005648:	2320      	movs	r3, #32
 800564a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800564e:	e170      	b.n	8005932 <UART_SetConfig+0x5a6>
 8005650:	2340      	movs	r3, #64	@ 0x40
 8005652:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005656:	e16c      	b.n	8005932 <UART_SetConfig+0x5a6>
 8005658:	2380      	movs	r3, #128	@ 0x80
 800565a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800565e:	e168      	b.n	8005932 <UART_SetConfig+0x5a6>
 8005660:	697b      	ldr	r3, [r7, #20]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	4a1b      	ldr	r2, [pc, #108]	@ (80056d4 <UART_SetConfig+0x348>)
 8005666:	4293      	cmp	r3, r2
 8005668:	d142      	bne.n	80056f0 <UART_SetConfig+0x364>
 800566a:	4b16      	ldr	r3, [pc, #88]	@ (80056c4 <UART_SetConfig+0x338>)
 800566c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800566e:	f003 0307 	and.w	r3, r3, #7
 8005672:	2b05      	cmp	r3, #5
 8005674:	d838      	bhi.n	80056e8 <UART_SetConfig+0x35c>
 8005676:	a201      	add	r2, pc, #4	@ (adr r2, 800567c <UART_SetConfig+0x2f0>)
 8005678:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800567c:	08005695 	.word	0x08005695
 8005680:	0800569d 	.word	0x0800569d
 8005684:	080056a5 	.word	0x080056a5
 8005688:	080056ad 	.word	0x080056ad
 800568c:	080056d9 	.word	0x080056d9
 8005690:	080056e1 	.word	0x080056e1
 8005694:	2300      	movs	r3, #0
 8005696:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800569a:	e14a      	b.n	8005932 <UART_SetConfig+0x5a6>
 800569c:	2304      	movs	r3, #4
 800569e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80056a2:	e146      	b.n	8005932 <UART_SetConfig+0x5a6>
 80056a4:	2308      	movs	r3, #8
 80056a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80056aa:	e142      	b.n	8005932 <UART_SetConfig+0x5a6>
 80056ac:	2310      	movs	r3, #16
 80056ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80056b2:	e13e      	b.n	8005932 <UART_SetConfig+0x5a6>
 80056b4:	cfff69f3 	.word	0xcfff69f3
 80056b8:	58000c00 	.word	0x58000c00
 80056bc:	11fff4ff 	.word	0x11fff4ff
 80056c0:	40011000 	.word	0x40011000
 80056c4:	58024400 	.word	0x58024400
 80056c8:	40004400 	.word	0x40004400
 80056cc:	40004800 	.word	0x40004800
 80056d0:	40004c00 	.word	0x40004c00
 80056d4:	40005000 	.word	0x40005000
 80056d8:	2320      	movs	r3, #32
 80056da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80056de:	e128      	b.n	8005932 <UART_SetConfig+0x5a6>
 80056e0:	2340      	movs	r3, #64	@ 0x40
 80056e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80056e6:	e124      	b.n	8005932 <UART_SetConfig+0x5a6>
 80056e8:	2380      	movs	r3, #128	@ 0x80
 80056ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80056ee:	e120      	b.n	8005932 <UART_SetConfig+0x5a6>
 80056f0:	697b      	ldr	r3, [r7, #20]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	4acb      	ldr	r2, [pc, #812]	@ (8005a24 <UART_SetConfig+0x698>)
 80056f6:	4293      	cmp	r3, r2
 80056f8:	d176      	bne.n	80057e8 <UART_SetConfig+0x45c>
 80056fa:	4bcb      	ldr	r3, [pc, #812]	@ (8005a28 <UART_SetConfig+0x69c>)
 80056fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056fe:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005702:	2b28      	cmp	r3, #40	@ 0x28
 8005704:	d86c      	bhi.n	80057e0 <UART_SetConfig+0x454>
 8005706:	a201      	add	r2, pc, #4	@ (adr r2, 800570c <UART_SetConfig+0x380>)
 8005708:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800570c:	080057b1 	.word	0x080057b1
 8005710:	080057e1 	.word	0x080057e1
 8005714:	080057e1 	.word	0x080057e1
 8005718:	080057e1 	.word	0x080057e1
 800571c:	080057e1 	.word	0x080057e1
 8005720:	080057e1 	.word	0x080057e1
 8005724:	080057e1 	.word	0x080057e1
 8005728:	080057e1 	.word	0x080057e1
 800572c:	080057b9 	.word	0x080057b9
 8005730:	080057e1 	.word	0x080057e1
 8005734:	080057e1 	.word	0x080057e1
 8005738:	080057e1 	.word	0x080057e1
 800573c:	080057e1 	.word	0x080057e1
 8005740:	080057e1 	.word	0x080057e1
 8005744:	080057e1 	.word	0x080057e1
 8005748:	080057e1 	.word	0x080057e1
 800574c:	080057c1 	.word	0x080057c1
 8005750:	080057e1 	.word	0x080057e1
 8005754:	080057e1 	.word	0x080057e1
 8005758:	080057e1 	.word	0x080057e1
 800575c:	080057e1 	.word	0x080057e1
 8005760:	080057e1 	.word	0x080057e1
 8005764:	080057e1 	.word	0x080057e1
 8005768:	080057e1 	.word	0x080057e1
 800576c:	080057c9 	.word	0x080057c9
 8005770:	080057e1 	.word	0x080057e1
 8005774:	080057e1 	.word	0x080057e1
 8005778:	080057e1 	.word	0x080057e1
 800577c:	080057e1 	.word	0x080057e1
 8005780:	080057e1 	.word	0x080057e1
 8005784:	080057e1 	.word	0x080057e1
 8005788:	080057e1 	.word	0x080057e1
 800578c:	080057d1 	.word	0x080057d1
 8005790:	080057e1 	.word	0x080057e1
 8005794:	080057e1 	.word	0x080057e1
 8005798:	080057e1 	.word	0x080057e1
 800579c:	080057e1 	.word	0x080057e1
 80057a0:	080057e1 	.word	0x080057e1
 80057a4:	080057e1 	.word	0x080057e1
 80057a8:	080057e1 	.word	0x080057e1
 80057ac:	080057d9 	.word	0x080057d9
 80057b0:	2301      	movs	r3, #1
 80057b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80057b6:	e0bc      	b.n	8005932 <UART_SetConfig+0x5a6>
 80057b8:	2304      	movs	r3, #4
 80057ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80057be:	e0b8      	b.n	8005932 <UART_SetConfig+0x5a6>
 80057c0:	2308      	movs	r3, #8
 80057c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80057c6:	e0b4      	b.n	8005932 <UART_SetConfig+0x5a6>
 80057c8:	2310      	movs	r3, #16
 80057ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80057ce:	e0b0      	b.n	8005932 <UART_SetConfig+0x5a6>
 80057d0:	2320      	movs	r3, #32
 80057d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80057d6:	e0ac      	b.n	8005932 <UART_SetConfig+0x5a6>
 80057d8:	2340      	movs	r3, #64	@ 0x40
 80057da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80057de:	e0a8      	b.n	8005932 <UART_SetConfig+0x5a6>
 80057e0:	2380      	movs	r3, #128	@ 0x80
 80057e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80057e6:	e0a4      	b.n	8005932 <UART_SetConfig+0x5a6>
 80057e8:	697b      	ldr	r3, [r7, #20]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	4a8f      	ldr	r2, [pc, #572]	@ (8005a2c <UART_SetConfig+0x6a0>)
 80057ee:	4293      	cmp	r3, r2
 80057f0:	d130      	bne.n	8005854 <UART_SetConfig+0x4c8>
 80057f2:	4b8d      	ldr	r3, [pc, #564]	@ (8005a28 <UART_SetConfig+0x69c>)
 80057f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057f6:	f003 0307 	and.w	r3, r3, #7
 80057fa:	2b05      	cmp	r3, #5
 80057fc:	d826      	bhi.n	800584c <UART_SetConfig+0x4c0>
 80057fe:	a201      	add	r2, pc, #4	@ (adr r2, 8005804 <UART_SetConfig+0x478>)
 8005800:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005804:	0800581d 	.word	0x0800581d
 8005808:	08005825 	.word	0x08005825
 800580c:	0800582d 	.word	0x0800582d
 8005810:	08005835 	.word	0x08005835
 8005814:	0800583d 	.word	0x0800583d
 8005818:	08005845 	.word	0x08005845
 800581c:	2300      	movs	r3, #0
 800581e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005822:	e086      	b.n	8005932 <UART_SetConfig+0x5a6>
 8005824:	2304      	movs	r3, #4
 8005826:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800582a:	e082      	b.n	8005932 <UART_SetConfig+0x5a6>
 800582c:	2308      	movs	r3, #8
 800582e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005832:	e07e      	b.n	8005932 <UART_SetConfig+0x5a6>
 8005834:	2310      	movs	r3, #16
 8005836:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800583a:	e07a      	b.n	8005932 <UART_SetConfig+0x5a6>
 800583c:	2320      	movs	r3, #32
 800583e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005842:	e076      	b.n	8005932 <UART_SetConfig+0x5a6>
 8005844:	2340      	movs	r3, #64	@ 0x40
 8005846:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800584a:	e072      	b.n	8005932 <UART_SetConfig+0x5a6>
 800584c:	2380      	movs	r3, #128	@ 0x80
 800584e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005852:	e06e      	b.n	8005932 <UART_SetConfig+0x5a6>
 8005854:	697b      	ldr	r3, [r7, #20]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	4a75      	ldr	r2, [pc, #468]	@ (8005a30 <UART_SetConfig+0x6a4>)
 800585a:	4293      	cmp	r3, r2
 800585c:	d130      	bne.n	80058c0 <UART_SetConfig+0x534>
 800585e:	4b72      	ldr	r3, [pc, #456]	@ (8005a28 <UART_SetConfig+0x69c>)
 8005860:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005862:	f003 0307 	and.w	r3, r3, #7
 8005866:	2b05      	cmp	r3, #5
 8005868:	d826      	bhi.n	80058b8 <UART_SetConfig+0x52c>
 800586a:	a201      	add	r2, pc, #4	@ (adr r2, 8005870 <UART_SetConfig+0x4e4>)
 800586c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005870:	08005889 	.word	0x08005889
 8005874:	08005891 	.word	0x08005891
 8005878:	08005899 	.word	0x08005899
 800587c:	080058a1 	.word	0x080058a1
 8005880:	080058a9 	.word	0x080058a9
 8005884:	080058b1 	.word	0x080058b1
 8005888:	2300      	movs	r3, #0
 800588a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800588e:	e050      	b.n	8005932 <UART_SetConfig+0x5a6>
 8005890:	2304      	movs	r3, #4
 8005892:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005896:	e04c      	b.n	8005932 <UART_SetConfig+0x5a6>
 8005898:	2308      	movs	r3, #8
 800589a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800589e:	e048      	b.n	8005932 <UART_SetConfig+0x5a6>
 80058a0:	2310      	movs	r3, #16
 80058a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80058a6:	e044      	b.n	8005932 <UART_SetConfig+0x5a6>
 80058a8:	2320      	movs	r3, #32
 80058aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80058ae:	e040      	b.n	8005932 <UART_SetConfig+0x5a6>
 80058b0:	2340      	movs	r3, #64	@ 0x40
 80058b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80058b6:	e03c      	b.n	8005932 <UART_SetConfig+0x5a6>
 80058b8:	2380      	movs	r3, #128	@ 0x80
 80058ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80058be:	e038      	b.n	8005932 <UART_SetConfig+0x5a6>
 80058c0:	697b      	ldr	r3, [r7, #20]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	4a5b      	ldr	r2, [pc, #364]	@ (8005a34 <UART_SetConfig+0x6a8>)
 80058c6:	4293      	cmp	r3, r2
 80058c8:	d130      	bne.n	800592c <UART_SetConfig+0x5a0>
 80058ca:	4b57      	ldr	r3, [pc, #348]	@ (8005a28 <UART_SetConfig+0x69c>)
 80058cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058ce:	f003 0307 	and.w	r3, r3, #7
 80058d2:	2b05      	cmp	r3, #5
 80058d4:	d826      	bhi.n	8005924 <UART_SetConfig+0x598>
 80058d6:	a201      	add	r2, pc, #4	@ (adr r2, 80058dc <UART_SetConfig+0x550>)
 80058d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058dc:	080058f5 	.word	0x080058f5
 80058e0:	080058fd 	.word	0x080058fd
 80058e4:	08005905 	.word	0x08005905
 80058e8:	0800590d 	.word	0x0800590d
 80058ec:	08005915 	.word	0x08005915
 80058f0:	0800591d 	.word	0x0800591d
 80058f4:	2302      	movs	r3, #2
 80058f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80058fa:	e01a      	b.n	8005932 <UART_SetConfig+0x5a6>
 80058fc:	2304      	movs	r3, #4
 80058fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005902:	e016      	b.n	8005932 <UART_SetConfig+0x5a6>
 8005904:	2308      	movs	r3, #8
 8005906:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800590a:	e012      	b.n	8005932 <UART_SetConfig+0x5a6>
 800590c:	2310      	movs	r3, #16
 800590e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005912:	e00e      	b.n	8005932 <UART_SetConfig+0x5a6>
 8005914:	2320      	movs	r3, #32
 8005916:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800591a:	e00a      	b.n	8005932 <UART_SetConfig+0x5a6>
 800591c:	2340      	movs	r3, #64	@ 0x40
 800591e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005922:	e006      	b.n	8005932 <UART_SetConfig+0x5a6>
 8005924:	2380      	movs	r3, #128	@ 0x80
 8005926:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800592a:	e002      	b.n	8005932 <UART_SetConfig+0x5a6>
 800592c:	2380      	movs	r3, #128	@ 0x80
 800592e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005932:	697b      	ldr	r3, [r7, #20]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	4a3f      	ldr	r2, [pc, #252]	@ (8005a34 <UART_SetConfig+0x6a8>)
 8005938:	4293      	cmp	r3, r2
 800593a:	f040 80f8 	bne.w	8005b2e <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800593e:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8005942:	2b20      	cmp	r3, #32
 8005944:	dc46      	bgt.n	80059d4 <UART_SetConfig+0x648>
 8005946:	2b02      	cmp	r3, #2
 8005948:	f2c0 8082 	blt.w	8005a50 <UART_SetConfig+0x6c4>
 800594c:	3b02      	subs	r3, #2
 800594e:	2b1e      	cmp	r3, #30
 8005950:	d87e      	bhi.n	8005a50 <UART_SetConfig+0x6c4>
 8005952:	a201      	add	r2, pc, #4	@ (adr r2, 8005958 <UART_SetConfig+0x5cc>)
 8005954:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005958:	080059db 	.word	0x080059db
 800595c:	08005a51 	.word	0x08005a51
 8005960:	080059e3 	.word	0x080059e3
 8005964:	08005a51 	.word	0x08005a51
 8005968:	08005a51 	.word	0x08005a51
 800596c:	08005a51 	.word	0x08005a51
 8005970:	080059f3 	.word	0x080059f3
 8005974:	08005a51 	.word	0x08005a51
 8005978:	08005a51 	.word	0x08005a51
 800597c:	08005a51 	.word	0x08005a51
 8005980:	08005a51 	.word	0x08005a51
 8005984:	08005a51 	.word	0x08005a51
 8005988:	08005a51 	.word	0x08005a51
 800598c:	08005a51 	.word	0x08005a51
 8005990:	08005a03 	.word	0x08005a03
 8005994:	08005a51 	.word	0x08005a51
 8005998:	08005a51 	.word	0x08005a51
 800599c:	08005a51 	.word	0x08005a51
 80059a0:	08005a51 	.word	0x08005a51
 80059a4:	08005a51 	.word	0x08005a51
 80059a8:	08005a51 	.word	0x08005a51
 80059ac:	08005a51 	.word	0x08005a51
 80059b0:	08005a51 	.word	0x08005a51
 80059b4:	08005a51 	.word	0x08005a51
 80059b8:	08005a51 	.word	0x08005a51
 80059bc:	08005a51 	.word	0x08005a51
 80059c0:	08005a51 	.word	0x08005a51
 80059c4:	08005a51 	.word	0x08005a51
 80059c8:	08005a51 	.word	0x08005a51
 80059cc:	08005a51 	.word	0x08005a51
 80059d0:	08005a43 	.word	0x08005a43
 80059d4:	2b40      	cmp	r3, #64	@ 0x40
 80059d6:	d037      	beq.n	8005a48 <UART_SetConfig+0x6bc>
 80059d8:	e03a      	b.n	8005a50 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80059da:	f7fe ffd7 	bl	800498c <HAL_RCCEx_GetD3PCLK1Freq>
 80059de:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80059e0:	e03c      	b.n	8005a5c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80059e2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80059e6:	4618      	mov	r0, r3
 80059e8:	f7fe ffe6 	bl	80049b8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80059ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80059ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80059f0:	e034      	b.n	8005a5c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80059f2:	f107 0318 	add.w	r3, r7, #24
 80059f6:	4618      	mov	r0, r3
 80059f8:	f7ff f932 	bl	8004c60 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80059fc:	69fb      	ldr	r3, [r7, #28]
 80059fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005a00:	e02c      	b.n	8005a5c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005a02:	4b09      	ldr	r3, [pc, #36]	@ (8005a28 <UART_SetConfig+0x69c>)
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	f003 0320 	and.w	r3, r3, #32
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d016      	beq.n	8005a3c <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005a0e:	4b06      	ldr	r3, [pc, #24]	@ (8005a28 <UART_SetConfig+0x69c>)
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	08db      	lsrs	r3, r3, #3
 8005a14:	f003 0303 	and.w	r3, r3, #3
 8005a18:	4a07      	ldr	r2, [pc, #28]	@ (8005a38 <UART_SetConfig+0x6ac>)
 8005a1a:	fa22 f303 	lsr.w	r3, r2, r3
 8005a1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005a20:	e01c      	b.n	8005a5c <UART_SetConfig+0x6d0>
 8005a22:	bf00      	nop
 8005a24:	40011400 	.word	0x40011400
 8005a28:	58024400 	.word	0x58024400
 8005a2c:	40007800 	.word	0x40007800
 8005a30:	40007c00 	.word	0x40007c00
 8005a34:	58000c00 	.word	0x58000c00
 8005a38:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8005a3c:	4b9d      	ldr	r3, [pc, #628]	@ (8005cb4 <UART_SetConfig+0x928>)
 8005a3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005a40:	e00c      	b.n	8005a5c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005a42:	4b9d      	ldr	r3, [pc, #628]	@ (8005cb8 <UART_SetConfig+0x92c>)
 8005a44:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005a46:	e009      	b.n	8005a5c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005a48:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005a4c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005a4e:	e005      	b.n	8005a5c <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8005a50:	2300      	movs	r3, #0
 8005a52:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8005a54:	2301      	movs	r3, #1
 8005a56:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8005a5a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005a5c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	f000 81de 	beq.w	8005e20 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005a64:	697b      	ldr	r3, [r7, #20]
 8005a66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a68:	4a94      	ldr	r2, [pc, #592]	@ (8005cbc <UART_SetConfig+0x930>)
 8005a6a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005a6e:	461a      	mov	r2, r3
 8005a70:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a72:	fbb3 f3f2 	udiv	r3, r3, r2
 8005a76:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005a78:	697b      	ldr	r3, [r7, #20]
 8005a7a:	685a      	ldr	r2, [r3, #4]
 8005a7c:	4613      	mov	r3, r2
 8005a7e:	005b      	lsls	r3, r3, #1
 8005a80:	4413      	add	r3, r2
 8005a82:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005a84:	429a      	cmp	r2, r3
 8005a86:	d305      	bcc.n	8005a94 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005a88:	697b      	ldr	r3, [r7, #20]
 8005a8a:	685b      	ldr	r3, [r3, #4]
 8005a8c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005a8e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005a90:	429a      	cmp	r2, r3
 8005a92:	d903      	bls.n	8005a9c <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8005a94:	2301      	movs	r3, #1
 8005a96:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8005a9a:	e1c1      	b.n	8005e20 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005a9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a9e:	2200      	movs	r2, #0
 8005aa0:	60bb      	str	r3, [r7, #8]
 8005aa2:	60fa      	str	r2, [r7, #12]
 8005aa4:	697b      	ldr	r3, [r7, #20]
 8005aa6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005aa8:	4a84      	ldr	r2, [pc, #528]	@ (8005cbc <UART_SetConfig+0x930>)
 8005aaa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005aae:	b29b      	uxth	r3, r3
 8005ab0:	2200      	movs	r2, #0
 8005ab2:	603b      	str	r3, [r7, #0]
 8005ab4:	607a      	str	r2, [r7, #4]
 8005ab6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005aba:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8005abe:	f7fa fc67 	bl	8000390 <__aeabi_uldivmod>
 8005ac2:	4602      	mov	r2, r0
 8005ac4:	460b      	mov	r3, r1
 8005ac6:	4610      	mov	r0, r2
 8005ac8:	4619      	mov	r1, r3
 8005aca:	f04f 0200 	mov.w	r2, #0
 8005ace:	f04f 0300 	mov.w	r3, #0
 8005ad2:	020b      	lsls	r3, r1, #8
 8005ad4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005ad8:	0202      	lsls	r2, r0, #8
 8005ada:	6979      	ldr	r1, [r7, #20]
 8005adc:	6849      	ldr	r1, [r1, #4]
 8005ade:	0849      	lsrs	r1, r1, #1
 8005ae0:	2000      	movs	r0, #0
 8005ae2:	460c      	mov	r4, r1
 8005ae4:	4605      	mov	r5, r0
 8005ae6:	eb12 0804 	adds.w	r8, r2, r4
 8005aea:	eb43 0905 	adc.w	r9, r3, r5
 8005aee:	697b      	ldr	r3, [r7, #20]
 8005af0:	685b      	ldr	r3, [r3, #4]
 8005af2:	2200      	movs	r2, #0
 8005af4:	469a      	mov	sl, r3
 8005af6:	4693      	mov	fp, r2
 8005af8:	4652      	mov	r2, sl
 8005afa:	465b      	mov	r3, fp
 8005afc:	4640      	mov	r0, r8
 8005afe:	4649      	mov	r1, r9
 8005b00:	f7fa fc46 	bl	8000390 <__aeabi_uldivmod>
 8005b04:	4602      	mov	r2, r0
 8005b06:	460b      	mov	r3, r1
 8005b08:	4613      	mov	r3, r2
 8005b0a:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005b0c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b0e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005b12:	d308      	bcc.n	8005b26 <UART_SetConfig+0x79a>
 8005b14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b16:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005b1a:	d204      	bcs.n	8005b26 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8005b1c:	697b      	ldr	r3, [r7, #20]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8005b22:	60da      	str	r2, [r3, #12]
 8005b24:	e17c      	b.n	8005e20 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8005b26:	2301      	movs	r3, #1
 8005b28:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8005b2c:	e178      	b.n	8005e20 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005b2e:	697b      	ldr	r3, [r7, #20]
 8005b30:	69db      	ldr	r3, [r3, #28]
 8005b32:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005b36:	f040 80c5 	bne.w	8005cc4 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8005b3a:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8005b3e:	2b20      	cmp	r3, #32
 8005b40:	dc48      	bgt.n	8005bd4 <UART_SetConfig+0x848>
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	db7b      	blt.n	8005c3e <UART_SetConfig+0x8b2>
 8005b46:	2b20      	cmp	r3, #32
 8005b48:	d879      	bhi.n	8005c3e <UART_SetConfig+0x8b2>
 8005b4a:	a201      	add	r2, pc, #4	@ (adr r2, 8005b50 <UART_SetConfig+0x7c4>)
 8005b4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b50:	08005bdb 	.word	0x08005bdb
 8005b54:	08005be3 	.word	0x08005be3
 8005b58:	08005c3f 	.word	0x08005c3f
 8005b5c:	08005c3f 	.word	0x08005c3f
 8005b60:	08005beb 	.word	0x08005beb
 8005b64:	08005c3f 	.word	0x08005c3f
 8005b68:	08005c3f 	.word	0x08005c3f
 8005b6c:	08005c3f 	.word	0x08005c3f
 8005b70:	08005bfb 	.word	0x08005bfb
 8005b74:	08005c3f 	.word	0x08005c3f
 8005b78:	08005c3f 	.word	0x08005c3f
 8005b7c:	08005c3f 	.word	0x08005c3f
 8005b80:	08005c3f 	.word	0x08005c3f
 8005b84:	08005c3f 	.word	0x08005c3f
 8005b88:	08005c3f 	.word	0x08005c3f
 8005b8c:	08005c3f 	.word	0x08005c3f
 8005b90:	08005c0b 	.word	0x08005c0b
 8005b94:	08005c3f 	.word	0x08005c3f
 8005b98:	08005c3f 	.word	0x08005c3f
 8005b9c:	08005c3f 	.word	0x08005c3f
 8005ba0:	08005c3f 	.word	0x08005c3f
 8005ba4:	08005c3f 	.word	0x08005c3f
 8005ba8:	08005c3f 	.word	0x08005c3f
 8005bac:	08005c3f 	.word	0x08005c3f
 8005bb0:	08005c3f 	.word	0x08005c3f
 8005bb4:	08005c3f 	.word	0x08005c3f
 8005bb8:	08005c3f 	.word	0x08005c3f
 8005bbc:	08005c3f 	.word	0x08005c3f
 8005bc0:	08005c3f 	.word	0x08005c3f
 8005bc4:	08005c3f 	.word	0x08005c3f
 8005bc8:	08005c3f 	.word	0x08005c3f
 8005bcc:	08005c3f 	.word	0x08005c3f
 8005bd0:	08005c31 	.word	0x08005c31
 8005bd4:	2b40      	cmp	r3, #64	@ 0x40
 8005bd6:	d02e      	beq.n	8005c36 <UART_SetConfig+0x8aa>
 8005bd8:	e031      	b.n	8005c3e <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005bda:	f7fd fca1 	bl	8003520 <HAL_RCC_GetPCLK1Freq>
 8005bde:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005be0:	e033      	b.n	8005c4a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005be2:	f7fd fcb3 	bl	800354c <HAL_RCC_GetPCLK2Freq>
 8005be6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005be8:	e02f      	b.n	8005c4a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005bea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005bee:	4618      	mov	r0, r3
 8005bf0:	f7fe fee2 	bl	80049b8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005bf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bf6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005bf8:	e027      	b.n	8005c4a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005bfa:	f107 0318 	add.w	r3, r7, #24
 8005bfe:	4618      	mov	r0, r3
 8005c00:	f7ff f82e 	bl	8004c60 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005c04:	69fb      	ldr	r3, [r7, #28]
 8005c06:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005c08:	e01f      	b.n	8005c4a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005c0a:	4b2d      	ldr	r3, [pc, #180]	@ (8005cc0 <UART_SetConfig+0x934>)
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	f003 0320 	and.w	r3, r3, #32
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d009      	beq.n	8005c2a <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005c16:	4b2a      	ldr	r3, [pc, #168]	@ (8005cc0 <UART_SetConfig+0x934>)
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	08db      	lsrs	r3, r3, #3
 8005c1c:	f003 0303 	and.w	r3, r3, #3
 8005c20:	4a24      	ldr	r2, [pc, #144]	@ (8005cb4 <UART_SetConfig+0x928>)
 8005c22:	fa22 f303 	lsr.w	r3, r2, r3
 8005c26:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005c28:	e00f      	b.n	8005c4a <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8005c2a:	4b22      	ldr	r3, [pc, #136]	@ (8005cb4 <UART_SetConfig+0x928>)
 8005c2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005c2e:	e00c      	b.n	8005c4a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005c30:	4b21      	ldr	r3, [pc, #132]	@ (8005cb8 <UART_SetConfig+0x92c>)
 8005c32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005c34:	e009      	b.n	8005c4a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005c36:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005c3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005c3c:	e005      	b.n	8005c4a <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8005c3e:	2300      	movs	r3, #0
 8005c40:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8005c42:	2301      	movs	r3, #1
 8005c44:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8005c48:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005c4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	f000 80e7 	beq.w	8005e20 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005c52:	697b      	ldr	r3, [r7, #20]
 8005c54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c56:	4a19      	ldr	r2, [pc, #100]	@ (8005cbc <UART_SetConfig+0x930>)
 8005c58:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005c5c:	461a      	mov	r2, r3
 8005c5e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005c60:	fbb3 f3f2 	udiv	r3, r3, r2
 8005c64:	005a      	lsls	r2, r3, #1
 8005c66:	697b      	ldr	r3, [r7, #20]
 8005c68:	685b      	ldr	r3, [r3, #4]
 8005c6a:	085b      	lsrs	r3, r3, #1
 8005c6c:	441a      	add	r2, r3
 8005c6e:	697b      	ldr	r3, [r7, #20]
 8005c70:	685b      	ldr	r3, [r3, #4]
 8005c72:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c76:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005c78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c7a:	2b0f      	cmp	r3, #15
 8005c7c:	d916      	bls.n	8005cac <UART_SetConfig+0x920>
 8005c7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005c84:	d212      	bcs.n	8005cac <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005c86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c88:	b29b      	uxth	r3, r3
 8005c8a:	f023 030f 	bic.w	r3, r3, #15
 8005c8e:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005c90:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c92:	085b      	lsrs	r3, r3, #1
 8005c94:	b29b      	uxth	r3, r3
 8005c96:	f003 0307 	and.w	r3, r3, #7
 8005c9a:	b29a      	uxth	r2, r3
 8005c9c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8005c9e:	4313      	orrs	r3, r2
 8005ca0:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8005ca2:	697b      	ldr	r3, [r7, #20]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8005ca8:	60da      	str	r2, [r3, #12]
 8005caa:	e0b9      	b.n	8005e20 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8005cac:	2301      	movs	r3, #1
 8005cae:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8005cb2:	e0b5      	b.n	8005e20 <UART_SetConfig+0xa94>
 8005cb4:	03d09000 	.word	0x03d09000
 8005cb8:	003d0900 	.word	0x003d0900
 8005cbc:	08008e38 	.word	0x08008e38
 8005cc0:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8005cc4:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8005cc8:	2b20      	cmp	r3, #32
 8005cca:	dc49      	bgt.n	8005d60 <UART_SetConfig+0x9d4>
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	db7c      	blt.n	8005dca <UART_SetConfig+0xa3e>
 8005cd0:	2b20      	cmp	r3, #32
 8005cd2:	d87a      	bhi.n	8005dca <UART_SetConfig+0xa3e>
 8005cd4:	a201      	add	r2, pc, #4	@ (adr r2, 8005cdc <UART_SetConfig+0x950>)
 8005cd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cda:	bf00      	nop
 8005cdc:	08005d67 	.word	0x08005d67
 8005ce0:	08005d6f 	.word	0x08005d6f
 8005ce4:	08005dcb 	.word	0x08005dcb
 8005ce8:	08005dcb 	.word	0x08005dcb
 8005cec:	08005d77 	.word	0x08005d77
 8005cf0:	08005dcb 	.word	0x08005dcb
 8005cf4:	08005dcb 	.word	0x08005dcb
 8005cf8:	08005dcb 	.word	0x08005dcb
 8005cfc:	08005d87 	.word	0x08005d87
 8005d00:	08005dcb 	.word	0x08005dcb
 8005d04:	08005dcb 	.word	0x08005dcb
 8005d08:	08005dcb 	.word	0x08005dcb
 8005d0c:	08005dcb 	.word	0x08005dcb
 8005d10:	08005dcb 	.word	0x08005dcb
 8005d14:	08005dcb 	.word	0x08005dcb
 8005d18:	08005dcb 	.word	0x08005dcb
 8005d1c:	08005d97 	.word	0x08005d97
 8005d20:	08005dcb 	.word	0x08005dcb
 8005d24:	08005dcb 	.word	0x08005dcb
 8005d28:	08005dcb 	.word	0x08005dcb
 8005d2c:	08005dcb 	.word	0x08005dcb
 8005d30:	08005dcb 	.word	0x08005dcb
 8005d34:	08005dcb 	.word	0x08005dcb
 8005d38:	08005dcb 	.word	0x08005dcb
 8005d3c:	08005dcb 	.word	0x08005dcb
 8005d40:	08005dcb 	.word	0x08005dcb
 8005d44:	08005dcb 	.word	0x08005dcb
 8005d48:	08005dcb 	.word	0x08005dcb
 8005d4c:	08005dcb 	.word	0x08005dcb
 8005d50:	08005dcb 	.word	0x08005dcb
 8005d54:	08005dcb 	.word	0x08005dcb
 8005d58:	08005dcb 	.word	0x08005dcb
 8005d5c:	08005dbd 	.word	0x08005dbd
 8005d60:	2b40      	cmp	r3, #64	@ 0x40
 8005d62:	d02e      	beq.n	8005dc2 <UART_SetConfig+0xa36>
 8005d64:	e031      	b.n	8005dca <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005d66:	f7fd fbdb 	bl	8003520 <HAL_RCC_GetPCLK1Freq>
 8005d6a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005d6c:	e033      	b.n	8005dd6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005d6e:	f7fd fbed 	bl	800354c <HAL_RCC_GetPCLK2Freq>
 8005d72:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005d74:	e02f      	b.n	8005dd6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005d76:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005d7a:	4618      	mov	r0, r3
 8005d7c:	f7fe fe1c 	bl	80049b8 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005d80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d82:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005d84:	e027      	b.n	8005dd6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005d86:	f107 0318 	add.w	r3, r7, #24
 8005d8a:	4618      	mov	r0, r3
 8005d8c:	f7fe ff68 	bl	8004c60 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005d90:	69fb      	ldr	r3, [r7, #28]
 8005d92:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005d94:	e01f      	b.n	8005dd6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005d96:	4b2d      	ldr	r3, [pc, #180]	@ (8005e4c <UART_SetConfig+0xac0>)
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	f003 0320 	and.w	r3, r3, #32
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d009      	beq.n	8005db6 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005da2:	4b2a      	ldr	r3, [pc, #168]	@ (8005e4c <UART_SetConfig+0xac0>)
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	08db      	lsrs	r3, r3, #3
 8005da8:	f003 0303 	and.w	r3, r3, #3
 8005dac:	4a28      	ldr	r2, [pc, #160]	@ (8005e50 <UART_SetConfig+0xac4>)
 8005dae:	fa22 f303 	lsr.w	r3, r2, r3
 8005db2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005db4:	e00f      	b.n	8005dd6 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8005db6:	4b26      	ldr	r3, [pc, #152]	@ (8005e50 <UART_SetConfig+0xac4>)
 8005db8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005dba:	e00c      	b.n	8005dd6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005dbc:	4b25      	ldr	r3, [pc, #148]	@ (8005e54 <UART_SetConfig+0xac8>)
 8005dbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005dc0:	e009      	b.n	8005dd6 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005dc2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005dc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005dc8:	e005      	b.n	8005dd6 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8005dca:	2300      	movs	r3, #0
 8005dcc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8005dce:	2301      	movs	r3, #1
 8005dd0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8005dd4:	bf00      	nop
    }

    if (pclk != 0U)
 8005dd6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d021      	beq.n	8005e20 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005ddc:	697b      	ldr	r3, [r7, #20]
 8005dde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005de0:	4a1d      	ldr	r2, [pc, #116]	@ (8005e58 <UART_SetConfig+0xacc>)
 8005de2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005de6:	461a      	mov	r2, r3
 8005de8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005dea:	fbb3 f2f2 	udiv	r2, r3, r2
 8005dee:	697b      	ldr	r3, [r7, #20]
 8005df0:	685b      	ldr	r3, [r3, #4]
 8005df2:	085b      	lsrs	r3, r3, #1
 8005df4:	441a      	add	r2, r3
 8005df6:	697b      	ldr	r3, [r7, #20]
 8005df8:	685b      	ldr	r3, [r3, #4]
 8005dfa:	fbb2 f3f3 	udiv	r3, r2, r3
 8005dfe:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005e00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e02:	2b0f      	cmp	r3, #15
 8005e04:	d909      	bls.n	8005e1a <UART_SetConfig+0xa8e>
 8005e06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005e0c:	d205      	bcs.n	8005e1a <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005e0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005e10:	b29a      	uxth	r2, r3
 8005e12:	697b      	ldr	r3, [r7, #20]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	60da      	str	r2, [r3, #12]
 8005e18:	e002      	b.n	8005e20 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8005e1a:	2301      	movs	r3, #1
 8005e1c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005e20:	697b      	ldr	r3, [r7, #20]
 8005e22:	2201      	movs	r2, #1
 8005e24:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8005e28:	697b      	ldr	r3, [r7, #20]
 8005e2a:	2201      	movs	r2, #1
 8005e2c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005e30:	697b      	ldr	r3, [r7, #20]
 8005e32:	2200      	movs	r2, #0
 8005e34:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8005e36:	697b      	ldr	r3, [r7, #20]
 8005e38:	2200      	movs	r2, #0
 8005e3a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8005e3c:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8005e40:	4618      	mov	r0, r3
 8005e42:	3748      	adds	r7, #72	@ 0x48
 8005e44:	46bd      	mov	sp, r7
 8005e46:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005e4a:	bf00      	nop
 8005e4c:	58024400 	.word	0x58024400
 8005e50:	03d09000 	.word	0x03d09000
 8005e54:	003d0900 	.word	0x003d0900
 8005e58:	08008e38 	.word	0x08008e38

08005e5c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005e5c:	b480      	push	{r7}
 8005e5e:	b083      	sub	sp, #12
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e68:	f003 0308 	and.w	r3, r3, #8
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d00a      	beq.n	8005e86 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	685b      	ldr	r3, [r3, #4]
 8005e76:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	430a      	orrs	r2, r1
 8005e84:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e8a:	f003 0301 	and.w	r3, r3, #1
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d00a      	beq.n	8005ea8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	685b      	ldr	r3, [r3, #4]
 8005e98:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	430a      	orrs	r2, r1
 8005ea6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005eac:	f003 0302 	and.w	r3, r3, #2
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d00a      	beq.n	8005eca <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	685b      	ldr	r3, [r3, #4]
 8005eba:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	430a      	orrs	r2, r1
 8005ec8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ece:	f003 0304 	and.w	r3, r3, #4
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d00a      	beq.n	8005eec <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	685b      	ldr	r3, [r3, #4]
 8005edc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	430a      	orrs	r2, r1
 8005eea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ef0:	f003 0310 	and.w	r3, r3, #16
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d00a      	beq.n	8005f0e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	689b      	ldr	r3, [r3, #8]
 8005efe:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	430a      	orrs	r2, r1
 8005f0c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f12:	f003 0320 	and.w	r3, r3, #32
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d00a      	beq.n	8005f30 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	689b      	ldr	r3, [r3, #8]
 8005f20:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	430a      	orrs	r2, r1
 8005f2e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d01a      	beq.n	8005f72 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	685b      	ldr	r3, [r3, #4]
 8005f42:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	430a      	orrs	r2, r1
 8005f50:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f56:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005f5a:	d10a      	bne.n	8005f72 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	685b      	ldr	r3, [r3, #4]
 8005f62:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	430a      	orrs	r2, r1
 8005f70:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d00a      	beq.n	8005f94 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	685b      	ldr	r3, [r3, #4]
 8005f84:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	430a      	orrs	r2, r1
 8005f92:	605a      	str	r2, [r3, #4]
  }
}
 8005f94:	bf00      	nop
 8005f96:	370c      	adds	r7, #12
 8005f98:	46bd      	mov	sp, r7
 8005f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f9e:	4770      	bx	lr

08005fa0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005fa0:	b580      	push	{r7, lr}
 8005fa2:	b098      	sub	sp, #96	@ 0x60
 8005fa4:	af02      	add	r7, sp, #8
 8005fa6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	2200      	movs	r2, #0
 8005fac:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005fb0:	f7fb f996 	bl	80012e0 <HAL_GetTick>
 8005fb4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	f003 0308 	and.w	r3, r3, #8
 8005fc0:	2b08      	cmp	r3, #8
 8005fc2:	d12f      	bne.n	8006024 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005fc4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005fc8:	9300      	str	r3, [sp, #0]
 8005fca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005fcc:	2200      	movs	r2, #0
 8005fce:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005fd2:	6878      	ldr	r0, [r7, #4]
 8005fd4:	f000 f88e 	bl	80060f4 <UART_WaitOnFlagUntilTimeout>
 8005fd8:	4603      	mov	r3, r0
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d022      	beq.n	8006024 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fe4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005fe6:	e853 3f00 	ldrex	r3, [r3]
 8005fea:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005fec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005fee:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005ff2:	653b      	str	r3, [r7, #80]	@ 0x50
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	461a      	mov	r2, r3
 8005ffa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005ffc:	647b      	str	r3, [r7, #68]	@ 0x44
 8005ffe:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006000:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006002:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006004:	e841 2300 	strex	r3, r2, [r1]
 8006008:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800600a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800600c:	2b00      	cmp	r3, #0
 800600e:	d1e6      	bne.n	8005fde <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	2220      	movs	r2, #32
 8006014:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	2200      	movs	r2, #0
 800601c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006020:	2303      	movs	r3, #3
 8006022:	e063      	b.n	80060ec <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	f003 0304 	and.w	r3, r3, #4
 800602e:	2b04      	cmp	r3, #4
 8006030:	d149      	bne.n	80060c6 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006032:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006036:	9300      	str	r3, [sp, #0]
 8006038:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800603a:	2200      	movs	r2, #0
 800603c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006040:	6878      	ldr	r0, [r7, #4]
 8006042:	f000 f857 	bl	80060f4 <UART_WaitOnFlagUntilTimeout>
 8006046:	4603      	mov	r3, r0
 8006048:	2b00      	cmp	r3, #0
 800604a:	d03c      	beq.n	80060c6 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006052:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006054:	e853 3f00 	ldrex	r3, [r3]
 8006058:	623b      	str	r3, [r7, #32]
   return(result);
 800605a:	6a3b      	ldr	r3, [r7, #32]
 800605c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006060:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	461a      	mov	r2, r3
 8006068:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800606a:	633b      	str	r3, [r7, #48]	@ 0x30
 800606c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800606e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006070:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006072:	e841 2300 	strex	r3, r2, [r1]
 8006076:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006078:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800607a:	2b00      	cmp	r3, #0
 800607c:	d1e6      	bne.n	800604c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	3308      	adds	r3, #8
 8006084:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006086:	693b      	ldr	r3, [r7, #16]
 8006088:	e853 3f00 	ldrex	r3, [r3]
 800608c:	60fb      	str	r3, [r7, #12]
   return(result);
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	f023 0301 	bic.w	r3, r3, #1
 8006094:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	3308      	adds	r3, #8
 800609c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800609e:	61fa      	str	r2, [r7, #28]
 80060a0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060a2:	69b9      	ldr	r1, [r7, #24]
 80060a4:	69fa      	ldr	r2, [r7, #28]
 80060a6:	e841 2300 	strex	r3, r2, [r1]
 80060aa:	617b      	str	r3, [r7, #20]
   return(result);
 80060ac:	697b      	ldr	r3, [r7, #20]
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d1e5      	bne.n	800607e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	2220      	movs	r2, #32
 80060b6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	2200      	movs	r2, #0
 80060be:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80060c2:	2303      	movs	r3, #3
 80060c4:	e012      	b.n	80060ec <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	2220      	movs	r2, #32
 80060ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	2220      	movs	r2, #32
 80060d2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	2200      	movs	r2, #0
 80060da:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	2200      	movs	r2, #0
 80060e0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	2200      	movs	r2, #0
 80060e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80060ea:	2300      	movs	r3, #0
}
 80060ec:	4618      	mov	r0, r3
 80060ee:	3758      	adds	r7, #88	@ 0x58
 80060f0:	46bd      	mov	sp, r7
 80060f2:	bd80      	pop	{r7, pc}

080060f4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80060f4:	b580      	push	{r7, lr}
 80060f6:	b084      	sub	sp, #16
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	60f8      	str	r0, [r7, #12]
 80060fc:	60b9      	str	r1, [r7, #8]
 80060fe:	603b      	str	r3, [r7, #0]
 8006100:	4613      	mov	r3, r2
 8006102:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006104:	e04f      	b.n	80061a6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006106:	69bb      	ldr	r3, [r7, #24]
 8006108:	f1b3 3fff 	cmp.w	r3, #4294967295
 800610c:	d04b      	beq.n	80061a6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800610e:	f7fb f8e7 	bl	80012e0 <HAL_GetTick>
 8006112:	4602      	mov	r2, r0
 8006114:	683b      	ldr	r3, [r7, #0]
 8006116:	1ad3      	subs	r3, r2, r3
 8006118:	69ba      	ldr	r2, [r7, #24]
 800611a:	429a      	cmp	r2, r3
 800611c:	d302      	bcc.n	8006124 <UART_WaitOnFlagUntilTimeout+0x30>
 800611e:	69bb      	ldr	r3, [r7, #24]
 8006120:	2b00      	cmp	r3, #0
 8006122:	d101      	bne.n	8006128 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006124:	2303      	movs	r3, #3
 8006126:	e04e      	b.n	80061c6 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	f003 0304 	and.w	r3, r3, #4
 8006132:	2b00      	cmp	r3, #0
 8006134:	d037      	beq.n	80061a6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006136:	68bb      	ldr	r3, [r7, #8]
 8006138:	2b80      	cmp	r3, #128	@ 0x80
 800613a:	d034      	beq.n	80061a6 <UART_WaitOnFlagUntilTimeout+0xb2>
 800613c:	68bb      	ldr	r3, [r7, #8]
 800613e:	2b40      	cmp	r3, #64	@ 0x40
 8006140:	d031      	beq.n	80061a6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	69db      	ldr	r3, [r3, #28]
 8006148:	f003 0308 	and.w	r3, r3, #8
 800614c:	2b08      	cmp	r3, #8
 800614e:	d110      	bne.n	8006172 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	2208      	movs	r2, #8
 8006156:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006158:	68f8      	ldr	r0, [r7, #12]
 800615a:	f000 f839 	bl	80061d0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	2208      	movs	r2, #8
 8006162:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	2200      	movs	r2, #0
 800616a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800616e:	2301      	movs	r3, #1
 8006170:	e029      	b.n	80061c6 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	69db      	ldr	r3, [r3, #28]
 8006178:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800617c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006180:	d111      	bne.n	80061a6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800618a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800618c:	68f8      	ldr	r0, [r7, #12]
 800618e:	f000 f81f 	bl	80061d0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	2220      	movs	r2, #32
 8006196:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	2200      	movs	r2, #0
 800619e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80061a2:	2303      	movs	r3, #3
 80061a4:	e00f      	b.n	80061c6 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	69da      	ldr	r2, [r3, #28]
 80061ac:	68bb      	ldr	r3, [r7, #8]
 80061ae:	4013      	ands	r3, r2
 80061b0:	68ba      	ldr	r2, [r7, #8]
 80061b2:	429a      	cmp	r2, r3
 80061b4:	bf0c      	ite	eq
 80061b6:	2301      	moveq	r3, #1
 80061b8:	2300      	movne	r3, #0
 80061ba:	b2db      	uxtb	r3, r3
 80061bc:	461a      	mov	r2, r3
 80061be:	79fb      	ldrb	r3, [r7, #7]
 80061c0:	429a      	cmp	r2, r3
 80061c2:	d0a0      	beq.n	8006106 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80061c4:	2300      	movs	r3, #0
}
 80061c6:	4618      	mov	r0, r3
 80061c8:	3710      	adds	r7, #16
 80061ca:	46bd      	mov	sp, r7
 80061cc:	bd80      	pop	{r7, pc}
	...

080061d0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80061d0:	b480      	push	{r7}
 80061d2:	b095      	sub	sp, #84	@ 0x54
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061e0:	e853 3f00 	ldrex	r3, [r3]
 80061e4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80061e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061e8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80061ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	461a      	mov	r2, r3
 80061f4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80061f6:	643b      	str	r3, [r7, #64]	@ 0x40
 80061f8:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061fa:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80061fc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80061fe:	e841 2300 	strex	r3, r2, [r1]
 8006202:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006204:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006206:	2b00      	cmp	r3, #0
 8006208:	d1e6      	bne.n	80061d8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	3308      	adds	r3, #8
 8006210:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006212:	6a3b      	ldr	r3, [r7, #32]
 8006214:	e853 3f00 	ldrex	r3, [r3]
 8006218:	61fb      	str	r3, [r7, #28]
   return(result);
 800621a:	69fa      	ldr	r2, [r7, #28]
 800621c:	4b1e      	ldr	r3, [pc, #120]	@ (8006298 <UART_EndRxTransfer+0xc8>)
 800621e:	4013      	ands	r3, r2
 8006220:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	3308      	adds	r3, #8
 8006228:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800622a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800622c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800622e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006230:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006232:	e841 2300 	strex	r3, r2, [r1]
 8006236:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006238:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800623a:	2b00      	cmp	r3, #0
 800623c:	d1e5      	bne.n	800620a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006242:	2b01      	cmp	r3, #1
 8006244:	d118      	bne.n	8006278 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	e853 3f00 	ldrex	r3, [r3]
 8006252:	60bb      	str	r3, [r7, #8]
   return(result);
 8006254:	68bb      	ldr	r3, [r7, #8]
 8006256:	f023 0310 	bic.w	r3, r3, #16
 800625a:	647b      	str	r3, [r7, #68]	@ 0x44
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	461a      	mov	r2, r3
 8006262:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006264:	61bb      	str	r3, [r7, #24]
 8006266:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006268:	6979      	ldr	r1, [r7, #20]
 800626a:	69ba      	ldr	r2, [r7, #24]
 800626c:	e841 2300 	strex	r3, r2, [r1]
 8006270:	613b      	str	r3, [r7, #16]
   return(result);
 8006272:	693b      	ldr	r3, [r7, #16]
 8006274:	2b00      	cmp	r3, #0
 8006276:	d1e6      	bne.n	8006246 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	2220      	movs	r2, #32
 800627c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	2200      	movs	r2, #0
 8006284:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	2200      	movs	r2, #0
 800628a:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800628c:	bf00      	nop
 800628e:	3754      	adds	r7, #84	@ 0x54
 8006290:	46bd      	mov	sp, r7
 8006292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006296:	4770      	bx	lr
 8006298:	effffffe 	.word	0xeffffffe

0800629c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800629c:	b480      	push	{r7}
 800629e:	b085      	sub	sp, #20
 80062a0:	af00      	add	r7, sp, #0
 80062a2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80062aa:	2b01      	cmp	r3, #1
 80062ac:	d101      	bne.n	80062b2 <HAL_UARTEx_DisableFifoMode+0x16>
 80062ae:	2302      	movs	r3, #2
 80062b0:	e027      	b.n	8006302 <HAL_UARTEx_DisableFifoMode+0x66>
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	2201      	movs	r2, #1
 80062b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	2224      	movs	r2, #36	@ 0x24
 80062be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	681a      	ldr	r2, [r3, #0]
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	f022 0201 	bic.w	r2, r2, #1
 80062d8:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80062e0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	2200      	movs	r2, #0
 80062e6:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	68fa      	ldr	r2, [r7, #12]
 80062ee:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	2220      	movs	r2, #32
 80062f4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	2200      	movs	r2, #0
 80062fc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006300:	2300      	movs	r3, #0
}
 8006302:	4618      	mov	r0, r3
 8006304:	3714      	adds	r7, #20
 8006306:	46bd      	mov	sp, r7
 8006308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800630c:	4770      	bx	lr

0800630e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800630e:	b580      	push	{r7, lr}
 8006310:	b084      	sub	sp, #16
 8006312:	af00      	add	r7, sp, #0
 8006314:	6078      	str	r0, [r7, #4]
 8006316:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800631e:	2b01      	cmp	r3, #1
 8006320:	d101      	bne.n	8006326 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006322:	2302      	movs	r3, #2
 8006324:	e02d      	b.n	8006382 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	2201      	movs	r2, #1
 800632a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	2224      	movs	r2, #36	@ 0x24
 8006332:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	681a      	ldr	r2, [r3, #0]
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	f022 0201 	bic.w	r2, r2, #1
 800634c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	689b      	ldr	r3, [r3, #8]
 8006354:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	683a      	ldr	r2, [r7, #0]
 800635e:	430a      	orrs	r2, r1
 8006360:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006362:	6878      	ldr	r0, [r7, #4]
 8006364:	f000 f850 	bl	8006408 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	68fa      	ldr	r2, [r7, #12]
 800636e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	2220      	movs	r2, #32
 8006374:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	2200      	movs	r2, #0
 800637c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006380:	2300      	movs	r3, #0
}
 8006382:	4618      	mov	r0, r3
 8006384:	3710      	adds	r7, #16
 8006386:	46bd      	mov	sp, r7
 8006388:	bd80      	pop	{r7, pc}

0800638a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800638a:	b580      	push	{r7, lr}
 800638c:	b084      	sub	sp, #16
 800638e:	af00      	add	r7, sp, #0
 8006390:	6078      	str	r0, [r7, #4]
 8006392:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800639a:	2b01      	cmp	r3, #1
 800639c:	d101      	bne.n	80063a2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800639e:	2302      	movs	r3, #2
 80063a0:	e02d      	b.n	80063fe <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	2201      	movs	r2, #1
 80063a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	2224      	movs	r2, #36	@ 0x24
 80063ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	681a      	ldr	r2, [r3, #0]
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	f022 0201 	bic.w	r2, r2, #1
 80063c8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	689b      	ldr	r3, [r3, #8]
 80063d0:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	683a      	ldr	r2, [r7, #0]
 80063da:	430a      	orrs	r2, r1
 80063dc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80063de:	6878      	ldr	r0, [r7, #4]
 80063e0:	f000 f812 	bl	8006408 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	68fa      	ldr	r2, [r7, #12]
 80063ea:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	2220      	movs	r2, #32
 80063f0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	2200      	movs	r2, #0
 80063f8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80063fc:	2300      	movs	r3, #0
}
 80063fe:	4618      	mov	r0, r3
 8006400:	3710      	adds	r7, #16
 8006402:	46bd      	mov	sp, r7
 8006404:	bd80      	pop	{r7, pc}
	...

08006408 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006408:	b480      	push	{r7}
 800640a:	b085      	sub	sp, #20
 800640c:	af00      	add	r7, sp, #0
 800640e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006414:	2b00      	cmp	r3, #0
 8006416:	d108      	bne.n	800642a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	2201      	movs	r2, #1
 800641c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	2201      	movs	r2, #1
 8006424:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006428:	e031      	b.n	800648e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800642a:	2310      	movs	r3, #16
 800642c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800642e:	2310      	movs	r3, #16
 8006430:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	689b      	ldr	r3, [r3, #8]
 8006438:	0e5b      	lsrs	r3, r3, #25
 800643a:	b2db      	uxtb	r3, r3
 800643c:	f003 0307 	and.w	r3, r3, #7
 8006440:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	689b      	ldr	r3, [r3, #8]
 8006448:	0f5b      	lsrs	r3, r3, #29
 800644a:	b2db      	uxtb	r3, r3
 800644c:	f003 0307 	and.w	r3, r3, #7
 8006450:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006452:	7bbb      	ldrb	r3, [r7, #14]
 8006454:	7b3a      	ldrb	r2, [r7, #12]
 8006456:	4911      	ldr	r1, [pc, #68]	@ (800649c <UARTEx_SetNbDataToProcess+0x94>)
 8006458:	5c8a      	ldrb	r2, [r1, r2]
 800645a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800645e:	7b3a      	ldrb	r2, [r7, #12]
 8006460:	490f      	ldr	r1, [pc, #60]	@ (80064a0 <UARTEx_SetNbDataToProcess+0x98>)
 8006462:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006464:	fb93 f3f2 	sdiv	r3, r3, r2
 8006468:	b29a      	uxth	r2, r3
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006470:	7bfb      	ldrb	r3, [r7, #15]
 8006472:	7b7a      	ldrb	r2, [r7, #13]
 8006474:	4909      	ldr	r1, [pc, #36]	@ (800649c <UARTEx_SetNbDataToProcess+0x94>)
 8006476:	5c8a      	ldrb	r2, [r1, r2]
 8006478:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800647c:	7b7a      	ldrb	r2, [r7, #13]
 800647e:	4908      	ldr	r1, [pc, #32]	@ (80064a0 <UARTEx_SetNbDataToProcess+0x98>)
 8006480:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006482:	fb93 f3f2 	sdiv	r3, r3, r2
 8006486:	b29a      	uxth	r2, r3
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800648e:	bf00      	nop
 8006490:	3714      	adds	r7, #20
 8006492:	46bd      	mov	sp, r7
 8006494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006498:	4770      	bx	lr
 800649a:	bf00      	nop
 800649c:	08008e50 	.word	0x08008e50
 80064a0:	08008e58 	.word	0x08008e58

080064a4 <__cvt>:
 80064a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80064a6:	ed2d 8b02 	vpush	{d8}
 80064aa:	eeb0 8b40 	vmov.f64	d8, d0
 80064ae:	b085      	sub	sp, #20
 80064b0:	4617      	mov	r7, r2
 80064b2:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 80064b4:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80064b6:	ee18 2a90 	vmov	r2, s17
 80064ba:	f025 0520 	bic.w	r5, r5, #32
 80064be:	2a00      	cmp	r2, #0
 80064c0:	bfb6      	itet	lt
 80064c2:	222d      	movlt	r2, #45	@ 0x2d
 80064c4:	2200      	movge	r2, #0
 80064c6:	eeb1 8b40 	vneglt.f64	d8, d0
 80064ca:	2d46      	cmp	r5, #70	@ 0x46
 80064cc:	460c      	mov	r4, r1
 80064ce:	701a      	strb	r2, [r3, #0]
 80064d0:	d004      	beq.n	80064dc <__cvt+0x38>
 80064d2:	2d45      	cmp	r5, #69	@ 0x45
 80064d4:	d100      	bne.n	80064d8 <__cvt+0x34>
 80064d6:	3401      	adds	r4, #1
 80064d8:	2102      	movs	r1, #2
 80064da:	e000      	b.n	80064de <__cvt+0x3a>
 80064dc:	2103      	movs	r1, #3
 80064de:	ab03      	add	r3, sp, #12
 80064e0:	9301      	str	r3, [sp, #4]
 80064e2:	ab02      	add	r3, sp, #8
 80064e4:	9300      	str	r3, [sp, #0]
 80064e6:	4622      	mov	r2, r4
 80064e8:	4633      	mov	r3, r6
 80064ea:	eeb0 0b48 	vmov.f64	d0, d8
 80064ee:	f000 ff2f 	bl	8007350 <_dtoa_r>
 80064f2:	2d47      	cmp	r5, #71	@ 0x47
 80064f4:	d114      	bne.n	8006520 <__cvt+0x7c>
 80064f6:	07fb      	lsls	r3, r7, #31
 80064f8:	d50a      	bpl.n	8006510 <__cvt+0x6c>
 80064fa:	1902      	adds	r2, r0, r4
 80064fc:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8006500:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006504:	bf08      	it	eq
 8006506:	9203      	streq	r2, [sp, #12]
 8006508:	2130      	movs	r1, #48	@ 0x30
 800650a:	9b03      	ldr	r3, [sp, #12]
 800650c:	4293      	cmp	r3, r2
 800650e:	d319      	bcc.n	8006544 <__cvt+0xa0>
 8006510:	9b03      	ldr	r3, [sp, #12]
 8006512:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006514:	1a1b      	subs	r3, r3, r0
 8006516:	6013      	str	r3, [r2, #0]
 8006518:	b005      	add	sp, #20
 800651a:	ecbd 8b02 	vpop	{d8}
 800651e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006520:	2d46      	cmp	r5, #70	@ 0x46
 8006522:	eb00 0204 	add.w	r2, r0, r4
 8006526:	d1e9      	bne.n	80064fc <__cvt+0x58>
 8006528:	7803      	ldrb	r3, [r0, #0]
 800652a:	2b30      	cmp	r3, #48	@ 0x30
 800652c:	d107      	bne.n	800653e <__cvt+0x9a>
 800652e:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8006532:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006536:	bf1c      	itt	ne
 8006538:	f1c4 0401 	rsbne	r4, r4, #1
 800653c:	6034      	strne	r4, [r6, #0]
 800653e:	6833      	ldr	r3, [r6, #0]
 8006540:	441a      	add	r2, r3
 8006542:	e7db      	b.n	80064fc <__cvt+0x58>
 8006544:	1c5c      	adds	r4, r3, #1
 8006546:	9403      	str	r4, [sp, #12]
 8006548:	7019      	strb	r1, [r3, #0]
 800654a:	e7de      	b.n	800650a <__cvt+0x66>

0800654c <__exponent>:
 800654c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800654e:	2900      	cmp	r1, #0
 8006550:	bfba      	itte	lt
 8006552:	4249      	neglt	r1, r1
 8006554:	232d      	movlt	r3, #45	@ 0x2d
 8006556:	232b      	movge	r3, #43	@ 0x2b
 8006558:	2909      	cmp	r1, #9
 800655a:	7002      	strb	r2, [r0, #0]
 800655c:	7043      	strb	r3, [r0, #1]
 800655e:	dd29      	ble.n	80065b4 <__exponent+0x68>
 8006560:	f10d 0307 	add.w	r3, sp, #7
 8006564:	461d      	mov	r5, r3
 8006566:	270a      	movs	r7, #10
 8006568:	461a      	mov	r2, r3
 800656a:	fbb1 f6f7 	udiv	r6, r1, r7
 800656e:	fb07 1416 	mls	r4, r7, r6, r1
 8006572:	3430      	adds	r4, #48	@ 0x30
 8006574:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006578:	460c      	mov	r4, r1
 800657a:	2c63      	cmp	r4, #99	@ 0x63
 800657c:	f103 33ff 	add.w	r3, r3, #4294967295
 8006580:	4631      	mov	r1, r6
 8006582:	dcf1      	bgt.n	8006568 <__exponent+0x1c>
 8006584:	3130      	adds	r1, #48	@ 0x30
 8006586:	1e94      	subs	r4, r2, #2
 8006588:	f803 1c01 	strb.w	r1, [r3, #-1]
 800658c:	1c41      	adds	r1, r0, #1
 800658e:	4623      	mov	r3, r4
 8006590:	42ab      	cmp	r3, r5
 8006592:	d30a      	bcc.n	80065aa <__exponent+0x5e>
 8006594:	f10d 0309 	add.w	r3, sp, #9
 8006598:	1a9b      	subs	r3, r3, r2
 800659a:	42ac      	cmp	r4, r5
 800659c:	bf88      	it	hi
 800659e:	2300      	movhi	r3, #0
 80065a0:	3302      	adds	r3, #2
 80065a2:	4403      	add	r3, r0
 80065a4:	1a18      	subs	r0, r3, r0
 80065a6:	b003      	add	sp, #12
 80065a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80065aa:	f813 6b01 	ldrb.w	r6, [r3], #1
 80065ae:	f801 6f01 	strb.w	r6, [r1, #1]!
 80065b2:	e7ed      	b.n	8006590 <__exponent+0x44>
 80065b4:	2330      	movs	r3, #48	@ 0x30
 80065b6:	3130      	adds	r1, #48	@ 0x30
 80065b8:	7083      	strb	r3, [r0, #2]
 80065ba:	70c1      	strb	r1, [r0, #3]
 80065bc:	1d03      	adds	r3, r0, #4
 80065be:	e7f1      	b.n	80065a4 <__exponent+0x58>

080065c0 <_printf_float>:
 80065c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065c4:	b08d      	sub	sp, #52	@ 0x34
 80065c6:	460c      	mov	r4, r1
 80065c8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80065cc:	4616      	mov	r6, r2
 80065ce:	461f      	mov	r7, r3
 80065d0:	4605      	mov	r5, r0
 80065d2:	f000 fdad 	bl	8007130 <_localeconv_r>
 80065d6:	f8d0 b000 	ldr.w	fp, [r0]
 80065da:	4658      	mov	r0, fp
 80065dc:	f7f9 fed0 	bl	8000380 <strlen>
 80065e0:	2300      	movs	r3, #0
 80065e2:	930a      	str	r3, [sp, #40]	@ 0x28
 80065e4:	f8d8 3000 	ldr.w	r3, [r8]
 80065e8:	f894 9018 	ldrb.w	r9, [r4, #24]
 80065ec:	6822      	ldr	r2, [r4, #0]
 80065ee:	9005      	str	r0, [sp, #20]
 80065f0:	3307      	adds	r3, #7
 80065f2:	f023 0307 	bic.w	r3, r3, #7
 80065f6:	f103 0108 	add.w	r1, r3, #8
 80065fa:	f8c8 1000 	str.w	r1, [r8]
 80065fe:	ed93 0b00 	vldr	d0, [r3]
 8006602:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8006860 <_printf_float+0x2a0>
 8006606:	eeb0 7bc0 	vabs.f64	d7, d0
 800660a:	eeb4 7b46 	vcmp.f64	d7, d6
 800660e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006612:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 8006616:	dd24      	ble.n	8006662 <_printf_float+0xa2>
 8006618:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 800661c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006620:	d502      	bpl.n	8006628 <_printf_float+0x68>
 8006622:	232d      	movs	r3, #45	@ 0x2d
 8006624:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006628:	498f      	ldr	r1, [pc, #572]	@ (8006868 <_printf_float+0x2a8>)
 800662a:	4b90      	ldr	r3, [pc, #576]	@ (800686c <_printf_float+0x2ac>)
 800662c:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8006630:	bf8c      	ite	hi
 8006632:	4688      	movhi	r8, r1
 8006634:	4698      	movls	r8, r3
 8006636:	f022 0204 	bic.w	r2, r2, #4
 800663a:	2303      	movs	r3, #3
 800663c:	6123      	str	r3, [r4, #16]
 800663e:	6022      	str	r2, [r4, #0]
 8006640:	f04f 0a00 	mov.w	sl, #0
 8006644:	9700      	str	r7, [sp, #0]
 8006646:	4633      	mov	r3, r6
 8006648:	aa0b      	add	r2, sp, #44	@ 0x2c
 800664a:	4621      	mov	r1, r4
 800664c:	4628      	mov	r0, r5
 800664e:	f000 f9d1 	bl	80069f4 <_printf_common>
 8006652:	3001      	adds	r0, #1
 8006654:	f040 8089 	bne.w	800676a <_printf_float+0x1aa>
 8006658:	f04f 30ff 	mov.w	r0, #4294967295
 800665c:	b00d      	add	sp, #52	@ 0x34
 800665e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006662:	eeb4 0b40 	vcmp.f64	d0, d0
 8006666:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800666a:	d709      	bvc.n	8006680 <_printf_float+0xc0>
 800666c:	ee10 3a90 	vmov	r3, s1
 8006670:	2b00      	cmp	r3, #0
 8006672:	bfbc      	itt	lt
 8006674:	232d      	movlt	r3, #45	@ 0x2d
 8006676:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800667a:	497d      	ldr	r1, [pc, #500]	@ (8006870 <_printf_float+0x2b0>)
 800667c:	4b7d      	ldr	r3, [pc, #500]	@ (8006874 <_printf_float+0x2b4>)
 800667e:	e7d5      	b.n	800662c <_printf_float+0x6c>
 8006680:	6863      	ldr	r3, [r4, #4]
 8006682:	1c59      	adds	r1, r3, #1
 8006684:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8006688:	d139      	bne.n	80066fe <_printf_float+0x13e>
 800668a:	2306      	movs	r3, #6
 800668c:	6063      	str	r3, [r4, #4]
 800668e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006692:	2300      	movs	r3, #0
 8006694:	6022      	str	r2, [r4, #0]
 8006696:	9303      	str	r3, [sp, #12]
 8006698:	ab0a      	add	r3, sp, #40	@ 0x28
 800669a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800669e:	ab09      	add	r3, sp, #36	@ 0x24
 80066a0:	9300      	str	r3, [sp, #0]
 80066a2:	6861      	ldr	r1, [r4, #4]
 80066a4:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80066a8:	4628      	mov	r0, r5
 80066aa:	f7ff fefb 	bl	80064a4 <__cvt>
 80066ae:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80066b2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80066b4:	4680      	mov	r8, r0
 80066b6:	d129      	bne.n	800670c <_printf_float+0x14c>
 80066b8:	1cc8      	adds	r0, r1, #3
 80066ba:	db02      	blt.n	80066c2 <_printf_float+0x102>
 80066bc:	6863      	ldr	r3, [r4, #4]
 80066be:	4299      	cmp	r1, r3
 80066c0:	dd41      	ble.n	8006746 <_printf_float+0x186>
 80066c2:	f1a9 0902 	sub.w	r9, r9, #2
 80066c6:	fa5f f989 	uxtb.w	r9, r9
 80066ca:	3901      	subs	r1, #1
 80066cc:	464a      	mov	r2, r9
 80066ce:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80066d2:	9109      	str	r1, [sp, #36]	@ 0x24
 80066d4:	f7ff ff3a 	bl	800654c <__exponent>
 80066d8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80066da:	1813      	adds	r3, r2, r0
 80066dc:	2a01      	cmp	r2, #1
 80066de:	4682      	mov	sl, r0
 80066e0:	6123      	str	r3, [r4, #16]
 80066e2:	dc02      	bgt.n	80066ea <_printf_float+0x12a>
 80066e4:	6822      	ldr	r2, [r4, #0]
 80066e6:	07d2      	lsls	r2, r2, #31
 80066e8:	d501      	bpl.n	80066ee <_printf_float+0x12e>
 80066ea:	3301      	adds	r3, #1
 80066ec:	6123      	str	r3, [r4, #16]
 80066ee:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d0a6      	beq.n	8006644 <_printf_float+0x84>
 80066f6:	232d      	movs	r3, #45	@ 0x2d
 80066f8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80066fc:	e7a2      	b.n	8006644 <_printf_float+0x84>
 80066fe:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006702:	d1c4      	bne.n	800668e <_printf_float+0xce>
 8006704:	2b00      	cmp	r3, #0
 8006706:	d1c2      	bne.n	800668e <_printf_float+0xce>
 8006708:	2301      	movs	r3, #1
 800670a:	e7bf      	b.n	800668c <_printf_float+0xcc>
 800670c:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8006710:	d9db      	bls.n	80066ca <_printf_float+0x10a>
 8006712:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 8006716:	d118      	bne.n	800674a <_printf_float+0x18a>
 8006718:	2900      	cmp	r1, #0
 800671a:	6863      	ldr	r3, [r4, #4]
 800671c:	dd0b      	ble.n	8006736 <_printf_float+0x176>
 800671e:	6121      	str	r1, [r4, #16]
 8006720:	b913      	cbnz	r3, 8006728 <_printf_float+0x168>
 8006722:	6822      	ldr	r2, [r4, #0]
 8006724:	07d0      	lsls	r0, r2, #31
 8006726:	d502      	bpl.n	800672e <_printf_float+0x16e>
 8006728:	3301      	adds	r3, #1
 800672a:	440b      	add	r3, r1
 800672c:	6123      	str	r3, [r4, #16]
 800672e:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006730:	f04f 0a00 	mov.w	sl, #0
 8006734:	e7db      	b.n	80066ee <_printf_float+0x12e>
 8006736:	b913      	cbnz	r3, 800673e <_printf_float+0x17e>
 8006738:	6822      	ldr	r2, [r4, #0]
 800673a:	07d2      	lsls	r2, r2, #31
 800673c:	d501      	bpl.n	8006742 <_printf_float+0x182>
 800673e:	3302      	adds	r3, #2
 8006740:	e7f4      	b.n	800672c <_printf_float+0x16c>
 8006742:	2301      	movs	r3, #1
 8006744:	e7f2      	b.n	800672c <_printf_float+0x16c>
 8006746:	f04f 0967 	mov.w	r9, #103	@ 0x67
 800674a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800674c:	4299      	cmp	r1, r3
 800674e:	db05      	blt.n	800675c <_printf_float+0x19c>
 8006750:	6823      	ldr	r3, [r4, #0]
 8006752:	6121      	str	r1, [r4, #16]
 8006754:	07d8      	lsls	r0, r3, #31
 8006756:	d5ea      	bpl.n	800672e <_printf_float+0x16e>
 8006758:	1c4b      	adds	r3, r1, #1
 800675a:	e7e7      	b.n	800672c <_printf_float+0x16c>
 800675c:	2900      	cmp	r1, #0
 800675e:	bfd4      	ite	le
 8006760:	f1c1 0202 	rsble	r2, r1, #2
 8006764:	2201      	movgt	r2, #1
 8006766:	4413      	add	r3, r2
 8006768:	e7e0      	b.n	800672c <_printf_float+0x16c>
 800676a:	6823      	ldr	r3, [r4, #0]
 800676c:	055a      	lsls	r2, r3, #21
 800676e:	d407      	bmi.n	8006780 <_printf_float+0x1c0>
 8006770:	6923      	ldr	r3, [r4, #16]
 8006772:	4642      	mov	r2, r8
 8006774:	4631      	mov	r1, r6
 8006776:	4628      	mov	r0, r5
 8006778:	47b8      	blx	r7
 800677a:	3001      	adds	r0, #1
 800677c:	d12a      	bne.n	80067d4 <_printf_float+0x214>
 800677e:	e76b      	b.n	8006658 <_printf_float+0x98>
 8006780:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8006784:	f240 80e0 	bls.w	8006948 <_printf_float+0x388>
 8006788:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800678c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8006790:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006794:	d133      	bne.n	80067fe <_printf_float+0x23e>
 8006796:	4a38      	ldr	r2, [pc, #224]	@ (8006878 <_printf_float+0x2b8>)
 8006798:	2301      	movs	r3, #1
 800679a:	4631      	mov	r1, r6
 800679c:	4628      	mov	r0, r5
 800679e:	47b8      	blx	r7
 80067a0:	3001      	adds	r0, #1
 80067a2:	f43f af59 	beq.w	8006658 <_printf_float+0x98>
 80067a6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80067aa:	4543      	cmp	r3, r8
 80067ac:	db02      	blt.n	80067b4 <_printf_float+0x1f4>
 80067ae:	6823      	ldr	r3, [r4, #0]
 80067b0:	07d8      	lsls	r0, r3, #31
 80067b2:	d50f      	bpl.n	80067d4 <_printf_float+0x214>
 80067b4:	9b05      	ldr	r3, [sp, #20]
 80067b6:	465a      	mov	r2, fp
 80067b8:	4631      	mov	r1, r6
 80067ba:	4628      	mov	r0, r5
 80067bc:	47b8      	blx	r7
 80067be:	3001      	adds	r0, #1
 80067c0:	f43f af4a 	beq.w	8006658 <_printf_float+0x98>
 80067c4:	f04f 0900 	mov.w	r9, #0
 80067c8:	f108 38ff 	add.w	r8, r8, #4294967295
 80067cc:	f104 0a1a 	add.w	sl, r4, #26
 80067d0:	45c8      	cmp	r8, r9
 80067d2:	dc09      	bgt.n	80067e8 <_printf_float+0x228>
 80067d4:	6823      	ldr	r3, [r4, #0]
 80067d6:	079b      	lsls	r3, r3, #30
 80067d8:	f100 8107 	bmi.w	80069ea <_printf_float+0x42a>
 80067dc:	68e0      	ldr	r0, [r4, #12]
 80067de:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80067e0:	4298      	cmp	r0, r3
 80067e2:	bfb8      	it	lt
 80067e4:	4618      	movlt	r0, r3
 80067e6:	e739      	b.n	800665c <_printf_float+0x9c>
 80067e8:	2301      	movs	r3, #1
 80067ea:	4652      	mov	r2, sl
 80067ec:	4631      	mov	r1, r6
 80067ee:	4628      	mov	r0, r5
 80067f0:	47b8      	blx	r7
 80067f2:	3001      	adds	r0, #1
 80067f4:	f43f af30 	beq.w	8006658 <_printf_float+0x98>
 80067f8:	f109 0901 	add.w	r9, r9, #1
 80067fc:	e7e8      	b.n	80067d0 <_printf_float+0x210>
 80067fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006800:	2b00      	cmp	r3, #0
 8006802:	dc3b      	bgt.n	800687c <_printf_float+0x2bc>
 8006804:	4a1c      	ldr	r2, [pc, #112]	@ (8006878 <_printf_float+0x2b8>)
 8006806:	2301      	movs	r3, #1
 8006808:	4631      	mov	r1, r6
 800680a:	4628      	mov	r0, r5
 800680c:	47b8      	blx	r7
 800680e:	3001      	adds	r0, #1
 8006810:	f43f af22 	beq.w	8006658 <_printf_float+0x98>
 8006814:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006818:	ea59 0303 	orrs.w	r3, r9, r3
 800681c:	d102      	bne.n	8006824 <_printf_float+0x264>
 800681e:	6823      	ldr	r3, [r4, #0]
 8006820:	07d9      	lsls	r1, r3, #31
 8006822:	d5d7      	bpl.n	80067d4 <_printf_float+0x214>
 8006824:	9b05      	ldr	r3, [sp, #20]
 8006826:	465a      	mov	r2, fp
 8006828:	4631      	mov	r1, r6
 800682a:	4628      	mov	r0, r5
 800682c:	47b8      	blx	r7
 800682e:	3001      	adds	r0, #1
 8006830:	f43f af12 	beq.w	8006658 <_printf_float+0x98>
 8006834:	f04f 0a00 	mov.w	sl, #0
 8006838:	f104 0b1a 	add.w	fp, r4, #26
 800683c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800683e:	425b      	negs	r3, r3
 8006840:	4553      	cmp	r3, sl
 8006842:	dc01      	bgt.n	8006848 <_printf_float+0x288>
 8006844:	464b      	mov	r3, r9
 8006846:	e794      	b.n	8006772 <_printf_float+0x1b2>
 8006848:	2301      	movs	r3, #1
 800684a:	465a      	mov	r2, fp
 800684c:	4631      	mov	r1, r6
 800684e:	4628      	mov	r0, r5
 8006850:	47b8      	blx	r7
 8006852:	3001      	adds	r0, #1
 8006854:	f43f af00 	beq.w	8006658 <_printf_float+0x98>
 8006858:	f10a 0a01 	add.w	sl, sl, #1
 800685c:	e7ee      	b.n	800683c <_printf_float+0x27c>
 800685e:	bf00      	nop
 8006860:	ffffffff 	.word	0xffffffff
 8006864:	7fefffff 	.word	0x7fefffff
 8006868:	08008e64 	.word	0x08008e64
 800686c:	08008e60 	.word	0x08008e60
 8006870:	08008e6c 	.word	0x08008e6c
 8006874:	08008e68 	.word	0x08008e68
 8006878:	08008e70 	.word	0x08008e70
 800687c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800687e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006882:	4553      	cmp	r3, sl
 8006884:	bfa8      	it	ge
 8006886:	4653      	movge	r3, sl
 8006888:	2b00      	cmp	r3, #0
 800688a:	4699      	mov	r9, r3
 800688c:	dc37      	bgt.n	80068fe <_printf_float+0x33e>
 800688e:	2300      	movs	r3, #0
 8006890:	9307      	str	r3, [sp, #28]
 8006892:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006896:	f104 021a 	add.w	r2, r4, #26
 800689a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800689c:	9907      	ldr	r1, [sp, #28]
 800689e:	9306      	str	r3, [sp, #24]
 80068a0:	eba3 0309 	sub.w	r3, r3, r9
 80068a4:	428b      	cmp	r3, r1
 80068a6:	dc31      	bgt.n	800690c <_printf_float+0x34c>
 80068a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80068aa:	459a      	cmp	sl, r3
 80068ac:	dc3b      	bgt.n	8006926 <_printf_float+0x366>
 80068ae:	6823      	ldr	r3, [r4, #0]
 80068b0:	07da      	lsls	r2, r3, #31
 80068b2:	d438      	bmi.n	8006926 <_printf_float+0x366>
 80068b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80068b6:	ebaa 0903 	sub.w	r9, sl, r3
 80068ba:	9b06      	ldr	r3, [sp, #24]
 80068bc:	ebaa 0303 	sub.w	r3, sl, r3
 80068c0:	4599      	cmp	r9, r3
 80068c2:	bfa8      	it	ge
 80068c4:	4699      	movge	r9, r3
 80068c6:	f1b9 0f00 	cmp.w	r9, #0
 80068ca:	dc34      	bgt.n	8006936 <_printf_float+0x376>
 80068cc:	f04f 0800 	mov.w	r8, #0
 80068d0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80068d4:	f104 0b1a 	add.w	fp, r4, #26
 80068d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80068da:	ebaa 0303 	sub.w	r3, sl, r3
 80068de:	eba3 0309 	sub.w	r3, r3, r9
 80068e2:	4543      	cmp	r3, r8
 80068e4:	f77f af76 	ble.w	80067d4 <_printf_float+0x214>
 80068e8:	2301      	movs	r3, #1
 80068ea:	465a      	mov	r2, fp
 80068ec:	4631      	mov	r1, r6
 80068ee:	4628      	mov	r0, r5
 80068f0:	47b8      	blx	r7
 80068f2:	3001      	adds	r0, #1
 80068f4:	f43f aeb0 	beq.w	8006658 <_printf_float+0x98>
 80068f8:	f108 0801 	add.w	r8, r8, #1
 80068fc:	e7ec      	b.n	80068d8 <_printf_float+0x318>
 80068fe:	4642      	mov	r2, r8
 8006900:	4631      	mov	r1, r6
 8006902:	4628      	mov	r0, r5
 8006904:	47b8      	blx	r7
 8006906:	3001      	adds	r0, #1
 8006908:	d1c1      	bne.n	800688e <_printf_float+0x2ce>
 800690a:	e6a5      	b.n	8006658 <_printf_float+0x98>
 800690c:	2301      	movs	r3, #1
 800690e:	4631      	mov	r1, r6
 8006910:	4628      	mov	r0, r5
 8006912:	9206      	str	r2, [sp, #24]
 8006914:	47b8      	blx	r7
 8006916:	3001      	adds	r0, #1
 8006918:	f43f ae9e 	beq.w	8006658 <_printf_float+0x98>
 800691c:	9b07      	ldr	r3, [sp, #28]
 800691e:	9a06      	ldr	r2, [sp, #24]
 8006920:	3301      	adds	r3, #1
 8006922:	9307      	str	r3, [sp, #28]
 8006924:	e7b9      	b.n	800689a <_printf_float+0x2da>
 8006926:	9b05      	ldr	r3, [sp, #20]
 8006928:	465a      	mov	r2, fp
 800692a:	4631      	mov	r1, r6
 800692c:	4628      	mov	r0, r5
 800692e:	47b8      	blx	r7
 8006930:	3001      	adds	r0, #1
 8006932:	d1bf      	bne.n	80068b4 <_printf_float+0x2f4>
 8006934:	e690      	b.n	8006658 <_printf_float+0x98>
 8006936:	9a06      	ldr	r2, [sp, #24]
 8006938:	464b      	mov	r3, r9
 800693a:	4442      	add	r2, r8
 800693c:	4631      	mov	r1, r6
 800693e:	4628      	mov	r0, r5
 8006940:	47b8      	blx	r7
 8006942:	3001      	adds	r0, #1
 8006944:	d1c2      	bne.n	80068cc <_printf_float+0x30c>
 8006946:	e687      	b.n	8006658 <_printf_float+0x98>
 8006948:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800694c:	f1b9 0f01 	cmp.w	r9, #1
 8006950:	dc01      	bgt.n	8006956 <_printf_float+0x396>
 8006952:	07db      	lsls	r3, r3, #31
 8006954:	d536      	bpl.n	80069c4 <_printf_float+0x404>
 8006956:	2301      	movs	r3, #1
 8006958:	4642      	mov	r2, r8
 800695a:	4631      	mov	r1, r6
 800695c:	4628      	mov	r0, r5
 800695e:	47b8      	blx	r7
 8006960:	3001      	adds	r0, #1
 8006962:	f43f ae79 	beq.w	8006658 <_printf_float+0x98>
 8006966:	9b05      	ldr	r3, [sp, #20]
 8006968:	465a      	mov	r2, fp
 800696a:	4631      	mov	r1, r6
 800696c:	4628      	mov	r0, r5
 800696e:	47b8      	blx	r7
 8006970:	3001      	adds	r0, #1
 8006972:	f43f ae71 	beq.w	8006658 <_printf_float+0x98>
 8006976:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800697a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800697e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006982:	f109 39ff 	add.w	r9, r9, #4294967295
 8006986:	d018      	beq.n	80069ba <_printf_float+0x3fa>
 8006988:	464b      	mov	r3, r9
 800698a:	f108 0201 	add.w	r2, r8, #1
 800698e:	4631      	mov	r1, r6
 8006990:	4628      	mov	r0, r5
 8006992:	47b8      	blx	r7
 8006994:	3001      	adds	r0, #1
 8006996:	d10c      	bne.n	80069b2 <_printf_float+0x3f2>
 8006998:	e65e      	b.n	8006658 <_printf_float+0x98>
 800699a:	2301      	movs	r3, #1
 800699c:	465a      	mov	r2, fp
 800699e:	4631      	mov	r1, r6
 80069a0:	4628      	mov	r0, r5
 80069a2:	47b8      	blx	r7
 80069a4:	3001      	adds	r0, #1
 80069a6:	f43f ae57 	beq.w	8006658 <_printf_float+0x98>
 80069aa:	f108 0801 	add.w	r8, r8, #1
 80069ae:	45c8      	cmp	r8, r9
 80069b0:	dbf3      	blt.n	800699a <_printf_float+0x3da>
 80069b2:	4653      	mov	r3, sl
 80069b4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80069b8:	e6dc      	b.n	8006774 <_printf_float+0x1b4>
 80069ba:	f04f 0800 	mov.w	r8, #0
 80069be:	f104 0b1a 	add.w	fp, r4, #26
 80069c2:	e7f4      	b.n	80069ae <_printf_float+0x3ee>
 80069c4:	2301      	movs	r3, #1
 80069c6:	4642      	mov	r2, r8
 80069c8:	e7e1      	b.n	800698e <_printf_float+0x3ce>
 80069ca:	2301      	movs	r3, #1
 80069cc:	464a      	mov	r2, r9
 80069ce:	4631      	mov	r1, r6
 80069d0:	4628      	mov	r0, r5
 80069d2:	47b8      	blx	r7
 80069d4:	3001      	adds	r0, #1
 80069d6:	f43f ae3f 	beq.w	8006658 <_printf_float+0x98>
 80069da:	f108 0801 	add.w	r8, r8, #1
 80069de:	68e3      	ldr	r3, [r4, #12]
 80069e0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80069e2:	1a5b      	subs	r3, r3, r1
 80069e4:	4543      	cmp	r3, r8
 80069e6:	dcf0      	bgt.n	80069ca <_printf_float+0x40a>
 80069e8:	e6f8      	b.n	80067dc <_printf_float+0x21c>
 80069ea:	f04f 0800 	mov.w	r8, #0
 80069ee:	f104 0919 	add.w	r9, r4, #25
 80069f2:	e7f4      	b.n	80069de <_printf_float+0x41e>

080069f4 <_printf_common>:
 80069f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80069f8:	4616      	mov	r6, r2
 80069fa:	4698      	mov	r8, r3
 80069fc:	688a      	ldr	r2, [r1, #8]
 80069fe:	690b      	ldr	r3, [r1, #16]
 8006a00:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006a04:	4293      	cmp	r3, r2
 8006a06:	bfb8      	it	lt
 8006a08:	4613      	movlt	r3, r2
 8006a0a:	6033      	str	r3, [r6, #0]
 8006a0c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006a10:	4607      	mov	r7, r0
 8006a12:	460c      	mov	r4, r1
 8006a14:	b10a      	cbz	r2, 8006a1a <_printf_common+0x26>
 8006a16:	3301      	adds	r3, #1
 8006a18:	6033      	str	r3, [r6, #0]
 8006a1a:	6823      	ldr	r3, [r4, #0]
 8006a1c:	0699      	lsls	r1, r3, #26
 8006a1e:	bf42      	ittt	mi
 8006a20:	6833      	ldrmi	r3, [r6, #0]
 8006a22:	3302      	addmi	r3, #2
 8006a24:	6033      	strmi	r3, [r6, #0]
 8006a26:	6825      	ldr	r5, [r4, #0]
 8006a28:	f015 0506 	ands.w	r5, r5, #6
 8006a2c:	d106      	bne.n	8006a3c <_printf_common+0x48>
 8006a2e:	f104 0a19 	add.w	sl, r4, #25
 8006a32:	68e3      	ldr	r3, [r4, #12]
 8006a34:	6832      	ldr	r2, [r6, #0]
 8006a36:	1a9b      	subs	r3, r3, r2
 8006a38:	42ab      	cmp	r3, r5
 8006a3a:	dc26      	bgt.n	8006a8a <_printf_common+0x96>
 8006a3c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006a40:	6822      	ldr	r2, [r4, #0]
 8006a42:	3b00      	subs	r3, #0
 8006a44:	bf18      	it	ne
 8006a46:	2301      	movne	r3, #1
 8006a48:	0692      	lsls	r2, r2, #26
 8006a4a:	d42b      	bmi.n	8006aa4 <_printf_common+0xb0>
 8006a4c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006a50:	4641      	mov	r1, r8
 8006a52:	4638      	mov	r0, r7
 8006a54:	47c8      	blx	r9
 8006a56:	3001      	adds	r0, #1
 8006a58:	d01e      	beq.n	8006a98 <_printf_common+0xa4>
 8006a5a:	6823      	ldr	r3, [r4, #0]
 8006a5c:	6922      	ldr	r2, [r4, #16]
 8006a5e:	f003 0306 	and.w	r3, r3, #6
 8006a62:	2b04      	cmp	r3, #4
 8006a64:	bf02      	ittt	eq
 8006a66:	68e5      	ldreq	r5, [r4, #12]
 8006a68:	6833      	ldreq	r3, [r6, #0]
 8006a6a:	1aed      	subeq	r5, r5, r3
 8006a6c:	68a3      	ldr	r3, [r4, #8]
 8006a6e:	bf0c      	ite	eq
 8006a70:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006a74:	2500      	movne	r5, #0
 8006a76:	4293      	cmp	r3, r2
 8006a78:	bfc4      	itt	gt
 8006a7a:	1a9b      	subgt	r3, r3, r2
 8006a7c:	18ed      	addgt	r5, r5, r3
 8006a7e:	2600      	movs	r6, #0
 8006a80:	341a      	adds	r4, #26
 8006a82:	42b5      	cmp	r5, r6
 8006a84:	d11a      	bne.n	8006abc <_printf_common+0xc8>
 8006a86:	2000      	movs	r0, #0
 8006a88:	e008      	b.n	8006a9c <_printf_common+0xa8>
 8006a8a:	2301      	movs	r3, #1
 8006a8c:	4652      	mov	r2, sl
 8006a8e:	4641      	mov	r1, r8
 8006a90:	4638      	mov	r0, r7
 8006a92:	47c8      	blx	r9
 8006a94:	3001      	adds	r0, #1
 8006a96:	d103      	bne.n	8006aa0 <_printf_common+0xac>
 8006a98:	f04f 30ff 	mov.w	r0, #4294967295
 8006a9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006aa0:	3501      	adds	r5, #1
 8006aa2:	e7c6      	b.n	8006a32 <_printf_common+0x3e>
 8006aa4:	18e1      	adds	r1, r4, r3
 8006aa6:	1c5a      	adds	r2, r3, #1
 8006aa8:	2030      	movs	r0, #48	@ 0x30
 8006aaa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006aae:	4422      	add	r2, r4
 8006ab0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006ab4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006ab8:	3302      	adds	r3, #2
 8006aba:	e7c7      	b.n	8006a4c <_printf_common+0x58>
 8006abc:	2301      	movs	r3, #1
 8006abe:	4622      	mov	r2, r4
 8006ac0:	4641      	mov	r1, r8
 8006ac2:	4638      	mov	r0, r7
 8006ac4:	47c8      	blx	r9
 8006ac6:	3001      	adds	r0, #1
 8006ac8:	d0e6      	beq.n	8006a98 <_printf_common+0xa4>
 8006aca:	3601      	adds	r6, #1
 8006acc:	e7d9      	b.n	8006a82 <_printf_common+0x8e>
	...

08006ad0 <_printf_i>:
 8006ad0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006ad4:	7e0f      	ldrb	r7, [r1, #24]
 8006ad6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006ad8:	2f78      	cmp	r7, #120	@ 0x78
 8006ada:	4691      	mov	r9, r2
 8006adc:	4680      	mov	r8, r0
 8006ade:	460c      	mov	r4, r1
 8006ae0:	469a      	mov	sl, r3
 8006ae2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006ae6:	d807      	bhi.n	8006af8 <_printf_i+0x28>
 8006ae8:	2f62      	cmp	r7, #98	@ 0x62
 8006aea:	d80a      	bhi.n	8006b02 <_printf_i+0x32>
 8006aec:	2f00      	cmp	r7, #0
 8006aee:	f000 80d1 	beq.w	8006c94 <_printf_i+0x1c4>
 8006af2:	2f58      	cmp	r7, #88	@ 0x58
 8006af4:	f000 80b8 	beq.w	8006c68 <_printf_i+0x198>
 8006af8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006afc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006b00:	e03a      	b.n	8006b78 <_printf_i+0xa8>
 8006b02:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006b06:	2b15      	cmp	r3, #21
 8006b08:	d8f6      	bhi.n	8006af8 <_printf_i+0x28>
 8006b0a:	a101      	add	r1, pc, #4	@ (adr r1, 8006b10 <_printf_i+0x40>)
 8006b0c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006b10:	08006b69 	.word	0x08006b69
 8006b14:	08006b7d 	.word	0x08006b7d
 8006b18:	08006af9 	.word	0x08006af9
 8006b1c:	08006af9 	.word	0x08006af9
 8006b20:	08006af9 	.word	0x08006af9
 8006b24:	08006af9 	.word	0x08006af9
 8006b28:	08006b7d 	.word	0x08006b7d
 8006b2c:	08006af9 	.word	0x08006af9
 8006b30:	08006af9 	.word	0x08006af9
 8006b34:	08006af9 	.word	0x08006af9
 8006b38:	08006af9 	.word	0x08006af9
 8006b3c:	08006c7b 	.word	0x08006c7b
 8006b40:	08006ba7 	.word	0x08006ba7
 8006b44:	08006c35 	.word	0x08006c35
 8006b48:	08006af9 	.word	0x08006af9
 8006b4c:	08006af9 	.word	0x08006af9
 8006b50:	08006c9d 	.word	0x08006c9d
 8006b54:	08006af9 	.word	0x08006af9
 8006b58:	08006ba7 	.word	0x08006ba7
 8006b5c:	08006af9 	.word	0x08006af9
 8006b60:	08006af9 	.word	0x08006af9
 8006b64:	08006c3d 	.word	0x08006c3d
 8006b68:	6833      	ldr	r3, [r6, #0]
 8006b6a:	1d1a      	adds	r2, r3, #4
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	6032      	str	r2, [r6, #0]
 8006b70:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006b74:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006b78:	2301      	movs	r3, #1
 8006b7a:	e09c      	b.n	8006cb6 <_printf_i+0x1e6>
 8006b7c:	6833      	ldr	r3, [r6, #0]
 8006b7e:	6820      	ldr	r0, [r4, #0]
 8006b80:	1d19      	adds	r1, r3, #4
 8006b82:	6031      	str	r1, [r6, #0]
 8006b84:	0606      	lsls	r6, r0, #24
 8006b86:	d501      	bpl.n	8006b8c <_printf_i+0xbc>
 8006b88:	681d      	ldr	r5, [r3, #0]
 8006b8a:	e003      	b.n	8006b94 <_printf_i+0xc4>
 8006b8c:	0645      	lsls	r5, r0, #25
 8006b8e:	d5fb      	bpl.n	8006b88 <_printf_i+0xb8>
 8006b90:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006b94:	2d00      	cmp	r5, #0
 8006b96:	da03      	bge.n	8006ba0 <_printf_i+0xd0>
 8006b98:	232d      	movs	r3, #45	@ 0x2d
 8006b9a:	426d      	negs	r5, r5
 8006b9c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006ba0:	4858      	ldr	r0, [pc, #352]	@ (8006d04 <_printf_i+0x234>)
 8006ba2:	230a      	movs	r3, #10
 8006ba4:	e011      	b.n	8006bca <_printf_i+0xfa>
 8006ba6:	6821      	ldr	r1, [r4, #0]
 8006ba8:	6833      	ldr	r3, [r6, #0]
 8006baa:	0608      	lsls	r0, r1, #24
 8006bac:	f853 5b04 	ldr.w	r5, [r3], #4
 8006bb0:	d402      	bmi.n	8006bb8 <_printf_i+0xe8>
 8006bb2:	0649      	lsls	r1, r1, #25
 8006bb4:	bf48      	it	mi
 8006bb6:	b2ad      	uxthmi	r5, r5
 8006bb8:	2f6f      	cmp	r7, #111	@ 0x6f
 8006bba:	4852      	ldr	r0, [pc, #328]	@ (8006d04 <_printf_i+0x234>)
 8006bbc:	6033      	str	r3, [r6, #0]
 8006bbe:	bf14      	ite	ne
 8006bc0:	230a      	movne	r3, #10
 8006bc2:	2308      	moveq	r3, #8
 8006bc4:	2100      	movs	r1, #0
 8006bc6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006bca:	6866      	ldr	r6, [r4, #4]
 8006bcc:	60a6      	str	r6, [r4, #8]
 8006bce:	2e00      	cmp	r6, #0
 8006bd0:	db05      	blt.n	8006bde <_printf_i+0x10e>
 8006bd2:	6821      	ldr	r1, [r4, #0]
 8006bd4:	432e      	orrs	r6, r5
 8006bd6:	f021 0104 	bic.w	r1, r1, #4
 8006bda:	6021      	str	r1, [r4, #0]
 8006bdc:	d04b      	beq.n	8006c76 <_printf_i+0x1a6>
 8006bde:	4616      	mov	r6, r2
 8006be0:	fbb5 f1f3 	udiv	r1, r5, r3
 8006be4:	fb03 5711 	mls	r7, r3, r1, r5
 8006be8:	5dc7      	ldrb	r7, [r0, r7]
 8006bea:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006bee:	462f      	mov	r7, r5
 8006bf0:	42bb      	cmp	r3, r7
 8006bf2:	460d      	mov	r5, r1
 8006bf4:	d9f4      	bls.n	8006be0 <_printf_i+0x110>
 8006bf6:	2b08      	cmp	r3, #8
 8006bf8:	d10b      	bne.n	8006c12 <_printf_i+0x142>
 8006bfa:	6823      	ldr	r3, [r4, #0]
 8006bfc:	07df      	lsls	r7, r3, #31
 8006bfe:	d508      	bpl.n	8006c12 <_printf_i+0x142>
 8006c00:	6923      	ldr	r3, [r4, #16]
 8006c02:	6861      	ldr	r1, [r4, #4]
 8006c04:	4299      	cmp	r1, r3
 8006c06:	bfde      	ittt	le
 8006c08:	2330      	movle	r3, #48	@ 0x30
 8006c0a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006c0e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006c12:	1b92      	subs	r2, r2, r6
 8006c14:	6122      	str	r2, [r4, #16]
 8006c16:	f8cd a000 	str.w	sl, [sp]
 8006c1a:	464b      	mov	r3, r9
 8006c1c:	aa03      	add	r2, sp, #12
 8006c1e:	4621      	mov	r1, r4
 8006c20:	4640      	mov	r0, r8
 8006c22:	f7ff fee7 	bl	80069f4 <_printf_common>
 8006c26:	3001      	adds	r0, #1
 8006c28:	d14a      	bne.n	8006cc0 <_printf_i+0x1f0>
 8006c2a:	f04f 30ff 	mov.w	r0, #4294967295
 8006c2e:	b004      	add	sp, #16
 8006c30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c34:	6823      	ldr	r3, [r4, #0]
 8006c36:	f043 0320 	orr.w	r3, r3, #32
 8006c3a:	6023      	str	r3, [r4, #0]
 8006c3c:	4832      	ldr	r0, [pc, #200]	@ (8006d08 <_printf_i+0x238>)
 8006c3e:	2778      	movs	r7, #120	@ 0x78
 8006c40:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006c44:	6823      	ldr	r3, [r4, #0]
 8006c46:	6831      	ldr	r1, [r6, #0]
 8006c48:	061f      	lsls	r7, r3, #24
 8006c4a:	f851 5b04 	ldr.w	r5, [r1], #4
 8006c4e:	d402      	bmi.n	8006c56 <_printf_i+0x186>
 8006c50:	065f      	lsls	r7, r3, #25
 8006c52:	bf48      	it	mi
 8006c54:	b2ad      	uxthmi	r5, r5
 8006c56:	6031      	str	r1, [r6, #0]
 8006c58:	07d9      	lsls	r1, r3, #31
 8006c5a:	bf44      	itt	mi
 8006c5c:	f043 0320 	orrmi.w	r3, r3, #32
 8006c60:	6023      	strmi	r3, [r4, #0]
 8006c62:	b11d      	cbz	r5, 8006c6c <_printf_i+0x19c>
 8006c64:	2310      	movs	r3, #16
 8006c66:	e7ad      	b.n	8006bc4 <_printf_i+0xf4>
 8006c68:	4826      	ldr	r0, [pc, #152]	@ (8006d04 <_printf_i+0x234>)
 8006c6a:	e7e9      	b.n	8006c40 <_printf_i+0x170>
 8006c6c:	6823      	ldr	r3, [r4, #0]
 8006c6e:	f023 0320 	bic.w	r3, r3, #32
 8006c72:	6023      	str	r3, [r4, #0]
 8006c74:	e7f6      	b.n	8006c64 <_printf_i+0x194>
 8006c76:	4616      	mov	r6, r2
 8006c78:	e7bd      	b.n	8006bf6 <_printf_i+0x126>
 8006c7a:	6833      	ldr	r3, [r6, #0]
 8006c7c:	6825      	ldr	r5, [r4, #0]
 8006c7e:	6961      	ldr	r1, [r4, #20]
 8006c80:	1d18      	adds	r0, r3, #4
 8006c82:	6030      	str	r0, [r6, #0]
 8006c84:	062e      	lsls	r6, r5, #24
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	d501      	bpl.n	8006c8e <_printf_i+0x1be>
 8006c8a:	6019      	str	r1, [r3, #0]
 8006c8c:	e002      	b.n	8006c94 <_printf_i+0x1c4>
 8006c8e:	0668      	lsls	r0, r5, #25
 8006c90:	d5fb      	bpl.n	8006c8a <_printf_i+0x1ba>
 8006c92:	8019      	strh	r1, [r3, #0]
 8006c94:	2300      	movs	r3, #0
 8006c96:	6123      	str	r3, [r4, #16]
 8006c98:	4616      	mov	r6, r2
 8006c9a:	e7bc      	b.n	8006c16 <_printf_i+0x146>
 8006c9c:	6833      	ldr	r3, [r6, #0]
 8006c9e:	1d1a      	adds	r2, r3, #4
 8006ca0:	6032      	str	r2, [r6, #0]
 8006ca2:	681e      	ldr	r6, [r3, #0]
 8006ca4:	6862      	ldr	r2, [r4, #4]
 8006ca6:	2100      	movs	r1, #0
 8006ca8:	4630      	mov	r0, r6
 8006caa:	f7f9 fb19 	bl	80002e0 <memchr>
 8006cae:	b108      	cbz	r0, 8006cb4 <_printf_i+0x1e4>
 8006cb0:	1b80      	subs	r0, r0, r6
 8006cb2:	6060      	str	r0, [r4, #4]
 8006cb4:	6863      	ldr	r3, [r4, #4]
 8006cb6:	6123      	str	r3, [r4, #16]
 8006cb8:	2300      	movs	r3, #0
 8006cba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006cbe:	e7aa      	b.n	8006c16 <_printf_i+0x146>
 8006cc0:	6923      	ldr	r3, [r4, #16]
 8006cc2:	4632      	mov	r2, r6
 8006cc4:	4649      	mov	r1, r9
 8006cc6:	4640      	mov	r0, r8
 8006cc8:	47d0      	blx	sl
 8006cca:	3001      	adds	r0, #1
 8006ccc:	d0ad      	beq.n	8006c2a <_printf_i+0x15a>
 8006cce:	6823      	ldr	r3, [r4, #0]
 8006cd0:	079b      	lsls	r3, r3, #30
 8006cd2:	d413      	bmi.n	8006cfc <_printf_i+0x22c>
 8006cd4:	68e0      	ldr	r0, [r4, #12]
 8006cd6:	9b03      	ldr	r3, [sp, #12]
 8006cd8:	4298      	cmp	r0, r3
 8006cda:	bfb8      	it	lt
 8006cdc:	4618      	movlt	r0, r3
 8006cde:	e7a6      	b.n	8006c2e <_printf_i+0x15e>
 8006ce0:	2301      	movs	r3, #1
 8006ce2:	4632      	mov	r2, r6
 8006ce4:	4649      	mov	r1, r9
 8006ce6:	4640      	mov	r0, r8
 8006ce8:	47d0      	blx	sl
 8006cea:	3001      	adds	r0, #1
 8006cec:	d09d      	beq.n	8006c2a <_printf_i+0x15a>
 8006cee:	3501      	adds	r5, #1
 8006cf0:	68e3      	ldr	r3, [r4, #12]
 8006cf2:	9903      	ldr	r1, [sp, #12]
 8006cf4:	1a5b      	subs	r3, r3, r1
 8006cf6:	42ab      	cmp	r3, r5
 8006cf8:	dcf2      	bgt.n	8006ce0 <_printf_i+0x210>
 8006cfa:	e7eb      	b.n	8006cd4 <_printf_i+0x204>
 8006cfc:	2500      	movs	r5, #0
 8006cfe:	f104 0619 	add.w	r6, r4, #25
 8006d02:	e7f5      	b.n	8006cf0 <_printf_i+0x220>
 8006d04:	08008e72 	.word	0x08008e72
 8006d08:	08008e83 	.word	0x08008e83

08006d0c <std>:
 8006d0c:	2300      	movs	r3, #0
 8006d0e:	b510      	push	{r4, lr}
 8006d10:	4604      	mov	r4, r0
 8006d12:	e9c0 3300 	strd	r3, r3, [r0]
 8006d16:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006d1a:	6083      	str	r3, [r0, #8]
 8006d1c:	8181      	strh	r1, [r0, #12]
 8006d1e:	6643      	str	r3, [r0, #100]	@ 0x64
 8006d20:	81c2      	strh	r2, [r0, #14]
 8006d22:	6183      	str	r3, [r0, #24]
 8006d24:	4619      	mov	r1, r3
 8006d26:	2208      	movs	r2, #8
 8006d28:	305c      	adds	r0, #92	@ 0x5c
 8006d2a:	f000 f9f9 	bl	8007120 <memset>
 8006d2e:	4b0d      	ldr	r3, [pc, #52]	@ (8006d64 <std+0x58>)
 8006d30:	6263      	str	r3, [r4, #36]	@ 0x24
 8006d32:	4b0d      	ldr	r3, [pc, #52]	@ (8006d68 <std+0x5c>)
 8006d34:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006d36:	4b0d      	ldr	r3, [pc, #52]	@ (8006d6c <std+0x60>)
 8006d38:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006d3a:	4b0d      	ldr	r3, [pc, #52]	@ (8006d70 <std+0x64>)
 8006d3c:	6323      	str	r3, [r4, #48]	@ 0x30
 8006d3e:	4b0d      	ldr	r3, [pc, #52]	@ (8006d74 <std+0x68>)
 8006d40:	6224      	str	r4, [r4, #32]
 8006d42:	429c      	cmp	r4, r3
 8006d44:	d006      	beq.n	8006d54 <std+0x48>
 8006d46:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006d4a:	4294      	cmp	r4, r2
 8006d4c:	d002      	beq.n	8006d54 <std+0x48>
 8006d4e:	33d0      	adds	r3, #208	@ 0xd0
 8006d50:	429c      	cmp	r4, r3
 8006d52:	d105      	bne.n	8006d60 <std+0x54>
 8006d54:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006d58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006d5c:	f000 ba5c 	b.w	8007218 <__retarget_lock_init_recursive>
 8006d60:	bd10      	pop	{r4, pc}
 8006d62:	bf00      	nop
 8006d64:	08006f71 	.word	0x08006f71
 8006d68:	08006f93 	.word	0x08006f93
 8006d6c:	08006fcb 	.word	0x08006fcb
 8006d70:	08006fef 	.word	0x08006fef
 8006d74:	2400037c 	.word	0x2400037c

08006d78 <stdio_exit_handler>:
 8006d78:	4a02      	ldr	r2, [pc, #8]	@ (8006d84 <stdio_exit_handler+0xc>)
 8006d7a:	4903      	ldr	r1, [pc, #12]	@ (8006d88 <stdio_exit_handler+0x10>)
 8006d7c:	4803      	ldr	r0, [pc, #12]	@ (8006d8c <stdio_exit_handler+0x14>)
 8006d7e:	f000 b869 	b.w	8006e54 <_fwalk_sglue>
 8006d82:	bf00      	nop
 8006d84:	24000010 	.word	0x24000010
 8006d88:	08008a8d 	.word	0x08008a8d
 8006d8c:	24000020 	.word	0x24000020

08006d90 <cleanup_stdio>:
 8006d90:	6841      	ldr	r1, [r0, #4]
 8006d92:	4b0c      	ldr	r3, [pc, #48]	@ (8006dc4 <cleanup_stdio+0x34>)
 8006d94:	4299      	cmp	r1, r3
 8006d96:	b510      	push	{r4, lr}
 8006d98:	4604      	mov	r4, r0
 8006d9a:	d001      	beq.n	8006da0 <cleanup_stdio+0x10>
 8006d9c:	f001 fe76 	bl	8008a8c <_fflush_r>
 8006da0:	68a1      	ldr	r1, [r4, #8]
 8006da2:	4b09      	ldr	r3, [pc, #36]	@ (8006dc8 <cleanup_stdio+0x38>)
 8006da4:	4299      	cmp	r1, r3
 8006da6:	d002      	beq.n	8006dae <cleanup_stdio+0x1e>
 8006da8:	4620      	mov	r0, r4
 8006daa:	f001 fe6f 	bl	8008a8c <_fflush_r>
 8006dae:	68e1      	ldr	r1, [r4, #12]
 8006db0:	4b06      	ldr	r3, [pc, #24]	@ (8006dcc <cleanup_stdio+0x3c>)
 8006db2:	4299      	cmp	r1, r3
 8006db4:	d004      	beq.n	8006dc0 <cleanup_stdio+0x30>
 8006db6:	4620      	mov	r0, r4
 8006db8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006dbc:	f001 be66 	b.w	8008a8c <_fflush_r>
 8006dc0:	bd10      	pop	{r4, pc}
 8006dc2:	bf00      	nop
 8006dc4:	2400037c 	.word	0x2400037c
 8006dc8:	240003e4 	.word	0x240003e4
 8006dcc:	2400044c 	.word	0x2400044c

08006dd0 <global_stdio_init.part.0>:
 8006dd0:	b510      	push	{r4, lr}
 8006dd2:	4b0b      	ldr	r3, [pc, #44]	@ (8006e00 <global_stdio_init.part.0+0x30>)
 8006dd4:	4c0b      	ldr	r4, [pc, #44]	@ (8006e04 <global_stdio_init.part.0+0x34>)
 8006dd6:	4a0c      	ldr	r2, [pc, #48]	@ (8006e08 <global_stdio_init.part.0+0x38>)
 8006dd8:	601a      	str	r2, [r3, #0]
 8006dda:	4620      	mov	r0, r4
 8006ddc:	2200      	movs	r2, #0
 8006dde:	2104      	movs	r1, #4
 8006de0:	f7ff ff94 	bl	8006d0c <std>
 8006de4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006de8:	2201      	movs	r2, #1
 8006dea:	2109      	movs	r1, #9
 8006dec:	f7ff ff8e 	bl	8006d0c <std>
 8006df0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006df4:	2202      	movs	r2, #2
 8006df6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006dfa:	2112      	movs	r1, #18
 8006dfc:	f7ff bf86 	b.w	8006d0c <std>
 8006e00:	240004b4 	.word	0x240004b4
 8006e04:	2400037c 	.word	0x2400037c
 8006e08:	08006d79 	.word	0x08006d79

08006e0c <__sfp_lock_acquire>:
 8006e0c:	4801      	ldr	r0, [pc, #4]	@ (8006e14 <__sfp_lock_acquire+0x8>)
 8006e0e:	f000 ba04 	b.w	800721a <__retarget_lock_acquire_recursive>
 8006e12:	bf00      	nop
 8006e14:	240004bd 	.word	0x240004bd

08006e18 <__sfp_lock_release>:
 8006e18:	4801      	ldr	r0, [pc, #4]	@ (8006e20 <__sfp_lock_release+0x8>)
 8006e1a:	f000 b9ff 	b.w	800721c <__retarget_lock_release_recursive>
 8006e1e:	bf00      	nop
 8006e20:	240004bd 	.word	0x240004bd

08006e24 <__sinit>:
 8006e24:	b510      	push	{r4, lr}
 8006e26:	4604      	mov	r4, r0
 8006e28:	f7ff fff0 	bl	8006e0c <__sfp_lock_acquire>
 8006e2c:	6a23      	ldr	r3, [r4, #32]
 8006e2e:	b11b      	cbz	r3, 8006e38 <__sinit+0x14>
 8006e30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e34:	f7ff bff0 	b.w	8006e18 <__sfp_lock_release>
 8006e38:	4b04      	ldr	r3, [pc, #16]	@ (8006e4c <__sinit+0x28>)
 8006e3a:	6223      	str	r3, [r4, #32]
 8006e3c:	4b04      	ldr	r3, [pc, #16]	@ (8006e50 <__sinit+0x2c>)
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d1f5      	bne.n	8006e30 <__sinit+0xc>
 8006e44:	f7ff ffc4 	bl	8006dd0 <global_stdio_init.part.0>
 8006e48:	e7f2      	b.n	8006e30 <__sinit+0xc>
 8006e4a:	bf00      	nop
 8006e4c:	08006d91 	.word	0x08006d91
 8006e50:	240004b4 	.word	0x240004b4

08006e54 <_fwalk_sglue>:
 8006e54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006e58:	4607      	mov	r7, r0
 8006e5a:	4688      	mov	r8, r1
 8006e5c:	4614      	mov	r4, r2
 8006e5e:	2600      	movs	r6, #0
 8006e60:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006e64:	f1b9 0901 	subs.w	r9, r9, #1
 8006e68:	d505      	bpl.n	8006e76 <_fwalk_sglue+0x22>
 8006e6a:	6824      	ldr	r4, [r4, #0]
 8006e6c:	2c00      	cmp	r4, #0
 8006e6e:	d1f7      	bne.n	8006e60 <_fwalk_sglue+0xc>
 8006e70:	4630      	mov	r0, r6
 8006e72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006e76:	89ab      	ldrh	r3, [r5, #12]
 8006e78:	2b01      	cmp	r3, #1
 8006e7a:	d907      	bls.n	8006e8c <_fwalk_sglue+0x38>
 8006e7c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006e80:	3301      	adds	r3, #1
 8006e82:	d003      	beq.n	8006e8c <_fwalk_sglue+0x38>
 8006e84:	4629      	mov	r1, r5
 8006e86:	4638      	mov	r0, r7
 8006e88:	47c0      	blx	r8
 8006e8a:	4306      	orrs	r6, r0
 8006e8c:	3568      	adds	r5, #104	@ 0x68
 8006e8e:	e7e9      	b.n	8006e64 <_fwalk_sglue+0x10>

08006e90 <iprintf>:
 8006e90:	b40f      	push	{r0, r1, r2, r3}
 8006e92:	b507      	push	{r0, r1, r2, lr}
 8006e94:	4906      	ldr	r1, [pc, #24]	@ (8006eb0 <iprintf+0x20>)
 8006e96:	ab04      	add	r3, sp, #16
 8006e98:	6808      	ldr	r0, [r1, #0]
 8006e9a:	f853 2b04 	ldr.w	r2, [r3], #4
 8006e9e:	6881      	ldr	r1, [r0, #8]
 8006ea0:	9301      	str	r3, [sp, #4]
 8006ea2:	f001 fc57 	bl	8008754 <_vfiprintf_r>
 8006ea6:	b003      	add	sp, #12
 8006ea8:	f85d eb04 	ldr.w	lr, [sp], #4
 8006eac:	b004      	add	sp, #16
 8006eae:	4770      	bx	lr
 8006eb0:	2400001c 	.word	0x2400001c

08006eb4 <_puts_r>:
 8006eb4:	6a03      	ldr	r3, [r0, #32]
 8006eb6:	b570      	push	{r4, r5, r6, lr}
 8006eb8:	6884      	ldr	r4, [r0, #8]
 8006eba:	4605      	mov	r5, r0
 8006ebc:	460e      	mov	r6, r1
 8006ebe:	b90b      	cbnz	r3, 8006ec4 <_puts_r+0x10>
 8006ec0:	f7ff ffb0 	bl	8006e24 <__sinit>
 8006ec4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006ec6:	07db      	lsls	r3, r3, #31
 8006ec8:	d405      	bmi.n	8006ed6 <_puts_r+0x22>
 8006eca:	89a3      	ldrh	r3, [r4, #12]
 8006ecc:	0598      	lsls	r0, r3, #22
 8006ece:	d402      	bmi.n	8006ed6 <_puts_r+0x22>
 8006ed0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006ed2:	f000 f9a2 	bl	800721a <__retarget_lock_acquire_recursive>
 8006ed6:	89a3      	ldrh	r3, [r4, #12]
 8006ed8:	0719      	lsls	r1, r3, #28
 8006eda:	d502      	bpl.n	8006ee2 <_puts_r+0x2e>
 8006edc:	6923      	ldr	r3, [r4, #16]
 8006ede:	2b00      	cmp	r3, #0
 8006ee0:	d135      	bne.n	8006f4e <_puts_r+0x9a>
 8006ee2:	4621      	mov	r1, r4
 8006ee4:	4628      	mov	r0, r5
 8006ee6:	f000 f8c5 	bl	8007074 <__swsetup_r>
 8006eea:	b380      	cbz	r0, 8006f4e <_puts_r+0x9a>
 8006eec:	f04f 35ff 	mov.w	r5, #4294967295
 8006ef0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006ef2:	07da      	lsls	r2, r3, #31
 8006ef4:	d405      	bmi.n	8006f02 <_puts_r+0x4e>
 8006ef6:	89a3      	ldrh	r3, [r4, #12]
 8006ef8:	059b      	lsls	r3, r3, #22
 8006efa:	d402      	bmi.n	8006f02 <_puts_r+0x4e>
 8006efc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006efe:	f000 f98d 	bl	800721c <__retarget_lock_release_recursive>
 8006f02:	4628      	mov	r0, r5
 8006f04:	bd70      	pop	{r4, r5, r6, pc}
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	da04      	bge.n	8006f14 <_puts_r+0x60>
 8006f0a:	69a2      	ldr	r2, [r4, #24]
 8006f0c:	429a      	cmp	r2, r3
 8006f0e:	dc17      	bgt.n	8006f40 <_puts_r+0x8c>
 8006f10:	290a      	cmp	r1, #10
 8006f12:	d015      	beq.n	8006f40 <_puts_r+0x8c>
 8006f14:	6823      	ldr	r3, [r4, #0]
 8006f16:	1c5a      	adds	r2, r3, #1
 8006f18:	6022      	str	r2, [r4, #0]
 8006f1a:	7019      	strb	r1, [r3, #0]
 8006f1c:	68a3      	ldr	r3, [r4, #8]
 8006f1e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006f22:	3b01      	subs	r3, #1
 8006f24:	60a3      	str	r3, [r4, #8]
 8006f26:	2900      	cmp	r1, #0
 8006f28:	d1ed      	bne.n	8006f06 <_puts_r+0x52>
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	da11      	bge.n	8006f52 <_puts_r+0x9e>
 8006f2e:	4622      	mov	r2, r4
 8006f30:	210a      	movs	r1, #10
 8006f32:	4628      	mov	r0, r5
 8006f34:	f000 f85f 	bl	8006ff6 <__swbuf_r>
 8006f38:	3001      	adds	r0, #1
 8006f3a:	d0d7      	beq.n	8006eec <_puts_r+0x38>
 8006f3c:	250a      	movs	r5, #10
 8006f3e:	e7d7      	b.n	8006ef0 <_puts_r+0x3c>
 8006f40:	4622      	mov	r2, r4
 8006f42:	4628      	mov	r0, r5
 8006f44:	f000 f857 	bl	8006ff6 <__swbuf_r>
 8006f48:	3001      	adds	r0, #1
 8006f4a:	d1e7      	bne.n	8006f1c <_puts_r+0x68>
 8006f4c:	e7ce      	b.n	8006eec <_puts_r+0x38>
 8006f4e:	3e01      	subs	r6, #1
 8006f50:	e7e4      	b.n	8006f1c <_puts_r+0x68>
 8006f52:	6823      	ldr	r3, [r4, #0]
 8006f54:	1c5a      	adds	r2, r3, #1
 8006f56:	6022      	str	r2, [r4, #0]
 8006f58:	220a      	movs	r2, #10
 8006f5a:	701a      	strb	r2, [r3, #0]
 8006f5c:	e7ee      	b.n	8006f3c <_puts_r+0x88>
	...

08006f60 <puts>:
 8006f60:	4b02      	ldr	r3, [pc, #8]	@ (8006f6c <puts+0xc>)
 8006f62:	4601      	mov	r1, r0
 8006f64:	6818      	ldr	r0, [r3, #0]
 8006f66:	f7ff bfa5 	b.w	8006eb4 <_puts_r>
 8006f6a:	bf00      	nop
 8006f6c:	2400001c 	.word	0x2400001c

08006f70 <__sread>:
 8006f70:	b510      	push	{r4, lr}
 8006f72:	460c      	mov	r4, r1
 8006f74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f78:	f000 f900 	bl	800717c <_read_r>
 8006f7c:	2800      	cmp	r0, #0
 8006f7e:	bfab      	itete	ge
 8006f80:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006f82:	89a3      	ldrhlt	r3, [r4, #12]
 8006f84:	181b      	addge	r3, r3, r0
 8006f86:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006f8a:	bfac      	ite	ge
 8006f8c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006f8e:	81a3      	strhlt	r3, [r4, #12]
 8006f90:	bd10      	pop	{r4, pc}

08006f92 <__swrite>:
 8006f92:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f96:	461f      	mov	r7, r3
 8006f98:	898b      	ldrh	r3, [r1, #12]
 8006f9a:	05db      	lsls	r3, r3, #23
 8006f9c:	4605      	mov	r5, r0
 8006f9e:	460c      	mov	r4, r1
 8006fa0:	4616      	mov	r6, r2
 8006fa2:	d505      	bpl.n	8006fb0 <__swrite+0x1e>
 8006fa4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006fa8:	2302      	movs	r3, #2
 8006faa:	2200      	movs	r2, #0
 8006fac:	f000 f8d4 	bl	8007158 <_lseek_r>
 8006fb0:	89a3      	ldrh	r3, [r4, #12]
 8006fb2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006fb6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006fba:	81a3      	strh	r3, [r4, #12]
 8006fbc:	4632      	mov	r2, r6
 8006fbe:	463b      	mov	r3, r7
 8006fc0:	4628      	mov	r0, r5
 8006fc2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006fc6:	f000 b8eb 	b.w	80071a0 <_write_r>

08006fca <__sseek>:
 8006fca:	b510      	push	{r4, lr}
 8006fcc:	460c      	mov	r4, r1
 8006fce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006fd2:	f000 f8c1 	bl	8007158 <_lseek_r>
 8006fd6:	1c43      	adds	r3, r0, #1
 8006fd8:	89a3      	ldrh	r3, [r4, #12]
 8006fda:	bf15      	itete	ne
 8006fdc:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006fde:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006fe2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006fe6:	81a3      	strheq	r3, [r4, #12]
 8006fe8:	bf18      	it	ne
 8006fea:	81a3      	strhne	r3, [r4, #12]
 8006fec:	bd10      	pop	{r4, pc}

08006fee <__sclose>:
 8006fee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ff2:	f000 b8a1 	b.w	8007138 <_close_r>

08006ff6 <__swbuf_r>:
 8006ff6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ff8:	460e      	mov	r6, r1
 8006ffa:	4614      	mov	r4, r2
 8006ffc:	4605      	mov	r5, r0
 8006ffe:	b118      	cbz	r0, 8007008 <__swbuf_r+0x12>
 8007000:	6a03      	ldr	r3, [r0, #32]
 8007002:	b90b      	cbnz	r3, 8007008 <__swbuf_r+0x12>
 8007004:	f7ff ff0e 	bl	8006e24 <__sinit>
 8007008:	69a3      	ldr	r3, [r4, #24]
 800700a:	60a3      	str	r3, [r4, #8]
 800700c:	89a3      	ldrh	r3, [r4, #12]
 800700e:	071a      	lsls	r2, r3, #28
 8007010:	d501      	bpl.n	8007016 <__swbuf_r+0x20>
 8007012:	6923      	ldr	r3, [r4, #16]
 8007014:	b943      	cbnz	r3, 8007028 <__swbuf_r+0x32>
 8007016:	4621      	mov	r1, r4
 8007018:	4628      	mov	r0, r5
 800701a:	f000 f82b 	bl	8007074 <__swsetup_r>
 800701e:	b118      	cbz	r0, 8007028 <__swbuf_r+0x32>
 8007020:	f04f 37ff 	mov.w	r7, #4294967295
 8007024:	4638      	mov	r0, r7
 8007026:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007028:	6823      	ldr	r3, [r4, #0]
 800702a:	6922      	ldr	r2, [r4, #16]
 800702c:	1a98      	subs	r0, r3, r2
 800702e:	6963      	ldr	r3, [r4, #20]
 8007030:	b2f6      	uxtb	r6, r6
 8007032:	4283      	cmp	r3, r0
 8007034:	4637      	mov	r7, r6
 8007036:	dc05      	bgt.n	8007044 <__swbuf_r+0x4e>
 8007038:	4621      	mov	r1, r4
 800703a:	4628      	mov	r0, r5
 800703c:	f001 fd26 	bl	8008a8c <_fflush_r>
 8007040:	2800      	cmp	r0, #0
 8007042:	d1ed      	bne.n	8007020 <__swbuf_r+0x2a>
 8007044:	68a3      	ldr	r3, [r4, #8]
 8007046:	3b01      	subs	r3, #1
 8007048:	60a3      	str	r3, [r4, #8]
 800704a:	6823      	ldr	r3, [r4, #0]
 800704c:	1c5a      	adds	r2, r3, #1
 800704e:	6022      	str	r2, [r4, #0]
 8007050:	701e      	strb	r6, [r3, #0]
 8007052:	6962      	ldr	r2, [r4, #20]
 8007054:	1c43      	adds	r3, r0, #1
 8007056:	429a      	cmp	r2, r3
 8007058:	d004      	beq.n	8007064 <__swbuf_r+0x6e>
 800705a:	89a3      	ldrh	r3, [r4, #12]
 800705c:	07db      	lsls	r3, r3, #31
 800705e:	d5e1      	bpl.n	8007024 <__swbuf_r+0x2e>
 8007060:	2e0a      	cmp	r6, #10
 8007062:	d1df      	bne.n	8007024 <__swbuf_r+0x2e>
 8007064:	4621      	mov	r1, r4
 8007066:	4628      	mov	r0, r5
 8007068:	f001 fd10 	bl	8008a8c <_fflush_r>
 800706c:	2800      	cmp	r0, #0
 800706e:	d0d9      	beq.n	8007024 <__swbuf_r+0x2e>
 8007070:	e7d6      	b.n	8007020 <__swbuf_r+0x2a>
	...

08007074 <__swsetup_r>:
 8007074:	b538      	push	{r3, r4, r5, lr}
 8007076:	4b29      	ldr	r3, [pc, #164]	@ (800711c <__swsetup_r+0xa8>)
 8007078:	4605      	mov	r5, r0
 800707a:	6818      	ldr	r0, [r3, #0]
 800707c:	460c      	mov	r4, r1
 800707e:	b118      	cbz	r0, 8007088 <__swsetup_r+0x14>
 8007080:	6a03      	ldr	r3, [r0, #32]
 8007082:	b90b      	cbnz	r3, 8007088 <__swsetup_r+0x14>
 8007084:	f7ff fece 	bl	8006e24 <__sinit>
 8007088:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800708c:	0719      	lsls	r1, r3, #28
 800708e:	d422      	bmi.n	80070d6 <__swsetup_r+0x62>
 8007090:	06da      	lsls	r2, r3, #27
 8007092:	d407      	bmi.n	80070a4 <__swsetup_r+0x30>
 8007094:	2209      	movs	r2, #9
 8007096:	602a      	str	r2, [r5, #0]
 8007098:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800709c:	81a3      	strh	r3, [r4, #12]
 800709e:	f04f 30ff 	mov.w	r0, #4294967295
 80070a2:	e033      	b.n	800710c <__swsetup_r+0x98>
 80070a4:	0758      	lsls	r0, r3, #29
 80070a6:	d512      	bpl.n	80070ce <__swsetup_r+0x5a>
 80070a8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80070aa:	b141      	cbz	r1, 80070be <__swsetup_r+0x4a>
 80070ac:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80070b0:	4299      	cmp	r1, r3
 80070b2:	d002      	beq.n	80070ba <__swsetup_r+0x46>
 80070b4:	4628      	mov	r0, r5
 80070b6:	f000 fea9 	bl	8007e0c <_free_r>
 80070ba:	2300      	movs	r3, #0
 80070bc:	6363      	str	r3, [r4, #52]	@ 0x34
 80070be:	89a3      	ldrh	r3, [r4, #12]
 80070c0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80070c4:	81a3      	strh	r3, [r4, #12]
 80070c6:	2300      	movs	r3, #0
 80070c8:	6063      	str	r3, [r4, #4]
 80070ca:	6923      	ldr	r3, [r4, #16]
 80070cc:	6023      	str	r3, [r4, #0]
 80070ce:	89a3      	ldrh	r3, [r4, #12]
 80070d0:	f043 0308 	orr.w	r3, r3, #8
 80070d4:	81a3      	strh	r3, [r4, #12]
 80070d6:	6923      	ldr	r3, [r4, #16]
 80070d8:	b94b      	cbnz	r3, 80070ee <__swsetup_r+0x7a>
 80070da:	89a3      	ldrh	r3, [r4, #12]
 80070dc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80070e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80070e4:	d003      	beq.n	80070ee <__swsetup_r+0x7a>
 80070e6:	4621      	mov	r1, r4
 80070e8:	4628      	mov	r0, r5
 80070ea:	f001 fd1d 	bl	8008b28 <__smakebuf_r>
 80070ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80070f2:	f013 0201 	ands.w	r2, r3, #1
 80070f6:	d00a      	beq.n	800710e <__swsetup_r+0x9a>
 80070f8:	2200      	movs	r2, #0
 80070fa:	60a2      	str	r2, [r4, #8]
 80070fc:	6962      	ldr	r2, [r4, #20]
 80070fe:	4252      	negs	r2, r2
 8007100:	61a2      	str	r2, [r4, #24]
 8007102:	6922      	ldr	r2, [r4, #16]
 8007104:	b942      	cbnz	r2, 8007118 <__swsetup_r+0xa4>
 8007106:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800710a:	d1c5      	bne.n	8007098 <__swsetup_r+0x24>
 800710c:	bd38      	pop	{r3, r4, r5, pc}
 800710e:	0799      	lsls	r1, r3, #30
 8007110:	bf58      	it	pl
 8007112:	6962      	ldrpl	r2, [r4, #20]
 8007114:	60a2      	str	r2, [r4, #8]
 8007116:	e7f4      	b.n	8007102 <__swsetup_r+0x8e>
 8007118:	2000      	movs	r0, #0
 800711a:	e7f7      	b.n	800710c <__swsetup_r+0x98>
 800711c:	2400001c 	.word	0x2400001c

08007120 <memset>:
 8007120:	4402      	add	r2, r0
 8007122:	4603      	mov	r3, r0
 8007124:	4293      	cmp	r3, r2
 8007126:	d100      	bne.n	800712a <memset+0xa>
 8007128:	4770      	bx	lr
 800712a:	f803 1b01 	strb.w	r1, [r3], #1
 800712e:	e7f9      	b.n	8007124 <memset+0x4>

08007130 <_localeconv_r>:
 8007130:	4800      	ldr	r0, [pc, #0]	@ (8007134 <_localeconv_r+0x4>)
 8007132:	4770      	bx	lr
 8007134:	2400015c 	.word	0x2400015c

08007138 <_close_r>:
 8007138:	b538      	push	{r3, r4, r5, lr}
 800713a:	4d06      	ldr	r5, [pc, #24]	@ (8007154 <_close_r+0x1c>)
 800713c:	2300      	movs	r3, #0
 800713e:	4604      	mov	r4, r0
 8007140:	4608      	mov	r0, r1
 8007142:	602b      	str	r3, [r5, #0]
 8007144:	f7f9 ffb1 	bl	80010aa <_close>
 8007148:	1c43      	adds	r3, r0, #1
 800714a:	d102      	bne.n	8007152 <_close_r+0x1a>
 800714c:	682b      	ldr	r3, [r5, #0]
 800714e:	b103      	cbz	r3, 8007152 <_close_r+0x1a>
 8007150:	6023      	str	r3, [r4, #0]
 8007152:	bd38      	pop	{r3, r4, r5, pc}
 8007154:	240004b8 	.word	0x240004b8

08007158 <_lseek_r>:
 8007158:	b538      	push	{r3, r4, r5, lr}
 800715a:	4d07      	ldr	r5, [pc, #28]	@ (8007178 <_lseek_r+0x20>)
 800715c:	4604      	mov	r4, r0
 800715e:	4608      	mov	r0, r1
 8007160:	4611      	mov	r1, r2
 8007162:	2200      	movs	r2, #0
 8007164:	602a      	str	r2, [r5, #0]
 8007166:	461a      	mov	r2, r3
 8007168:	f7f9 ffc6 	bl	80010f8 <_lseek>
 800716c:	1c43      	adds	r3, r0, #1
 800716e:	d102      	bne.n	8007176 <_lseek_r+0x1e>
 8007170:	682b      	ldr	r3, [r5, #0]
 8007172:	b103      	cbz	r3, 8007176 <_lseek_r+0x1e>
 8007174:	6023      	str	r3, [r4, #0]
 8007176:	bd38      	pop	{r3, r4, r5, pc}
 8007178:	240004b8 	.word	0x240004b8

0800717c <_read_r>:
 800717c:	b538      	push	{r3, r4, r5, lr}
 800717e:	4d07      	ldr	r5, [pc, #28]	@ (800719c <_read_r+0x20>)
 8007180:	4604      	mov	r4, r0
 8007182:	4608      	mov	r0, r1
 8007184:	4611      	mov	r1, r2
 8007186:	2200      	movs	r2, #0
 8007188:	602a      	str	r2, [r5, #0]
 800718a:	461a      	mov	r2, r3
 800718c:	f7f9 ff54 	bl	8001038 <_read>
 8007190:	1c43      	adds	r3, r0, #1
 8007192:	d102      	bne.n	800719a <_read_r+0x1e>
 8007194:	682b      	ldr	r3, [r5, #0]
 8007196:	b103      	cbz	r3, 800719a <_read_r+0x1e>
 8007198:	6023      	str	r3, [r4, #0]
 800719a:	bd38      	pop	{r3, r4, r5, pc}
 800719c:	240004b8 	.word	0x240004b8

080071a0 <_write_r>:
 80071a0:	b538      	push	{r3, r4, r5, lr}
 80071a2:	4d07      	ldr	r5, [pc, #28]	@ (80071c0 <_write_r+0x20>)
 80071a4:	4604      	mov	r4, r0
 80071a6:	4608      	mov	r0, r1
 80071a8:	4611      	mov	r1, r2
 80071aa:	2200      	movs	r2, #0
 80071ac:	602a      	str	r2, [r5, #0]
 80071ae:	461a      	mov	r2, r3
 80071b0:	f7f9 ff5f 	bl	8001072 <_write>
 80071b4:	1c43      	adds	r3, r0, #1
 80071b6:	d102      	bne.n	80071be <_write_r+0x1e>
 80071b8:	682b      	ldr	r3, [r5, #0]
 80071ba:	b103      	cbz	r3, 80071be <_write_r+0x1e>
 80071bc:	6023      	str	r3, [r4, #0]
 80071be:	bd38      	pop	{r3, r4, r5, pc}
 80071c0:	240004b8 	.word	0x240004b8

080071c4 <__errno>:
 80071c4:	4b01      	ldr	r3, [pc, #4]	@ (80071cc <__errno+0x8>)
 80071c6:	6818      	ldr	r0, [r3, #0]
 80071c8:	4770      	bx	lr
 80071ca:	bf00      	nop
 80071cc:	2400001c 	.word	0x2400001c

080071d0 <__libc_init_array>:
 80071d0:	b570      	push	{r4, r5, r6, lr}
 80071d2:	4d0d      	ldr	r5, [pc, #52]	@ (8007208 <__libc_init_array+0x38>)
 80071d4:	4c0d      	ldr	r4, [pc, #52]	@ (800720c <__libc_init_array+0x3c>)
 80071d6:	1b64      	subs	r4, r4, r5
 80071d8:	10a4      	asrs	r4, r4, #2
 80071da:	2600      	movs	r6, #0
 80071dc:	42a6      	cmp	r6, r4
 80071de:	d109      	bne.n	80071f4 <__libc_init_array+0x24>
 80071e0:	4d0b      	ldr	r5, [pc, #44]	@ (8007210 <__libc_init_array+0x40>)
 80071e2:	4c0c      	ldr	r4, [pc, #48]	@ (8007214 <__libc_init_array+0x44>)
 80071e4:	f001 fdbe 	bl	8008d64 <_init>
 80071e8:	1b64      	subs	r4, r4, r5
 80071ea:	10a4      	asrs	r4, r4, #2
 80071ec:	2600      	movs	r6, #0
 80071ee:	42a6      	cmp	r6, r4
 80071f0:	d105      	bne.n	80071fe <__libc_init_array+0x2e>
 80071f2:	bd70      	pop	{r4, r5, r6, pc}
 80071f4:	f855 3b04 	ldr.w	r3, [r5], #4
 80071f8:	4798      	blx	r3
 80071fa:	3601      	adds	r6, #1
 80071fc:	e7ee      	b.n	80071dc <__libc_init_array+0xc>
 80071fe:	f855 3b04 	ldr.w	r3, [r5], #4
 8007202:	4798      	blx	r3
 8007204:	3601      	adds	r6, #1
 8007206:	e7f2      	b.n	80071ee <__libc_init_array+0x1e>
 8007208:	080091dc 	.word	0x080091dc
 800720c:	080091dc 	.word	0x080091dc
 8007210:	080091dc 	.word	0x080091dc
 8007214:	080091e0 	.word	0x080091e0

08007218 <__retarget_lock_init_recursive>:
 8007218:	4770      	bx	lr

0800721a <__retarget_lock_acquire_recursive>:
 800721a:	4770      	bx	lr

0800721c <__retarget_lock_release_recursive>:
 800721c:	4770      	bx	lr

0800721e <memcpy>:
 800721e:	440a      	add	r2, r1
 8007220:	4291      	cmp	r1, r2
 8007222:	f100 33ff 	add.w	r3, r0, #4294967295
 8007226:	d100      	bne.n	800722a <memcpy+0xc>
 8007228:	4770      	bx	lr
 800722a:	b510      	push	{r4, lr}
 800722c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007230:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007234:	4291      	cmp	r1, r2
 8007236:	d1f9      	bne.n	800722c <memcpy+0xe>
 8007238:	bd10      	pop	{r4, pc}

0800723a <quorem>:
 800723a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800723e:	6903      	ldr	r3, [r0, #16]
 8007240:	690c      	ldr	r4, [r1, #16]
 8007242:	42a3      	cmp	r3, r4
 8007244:	4607      	mov	r7, r0
 8007246:	db7e      	blt.n	8007346 <quorem+0x10c>
 8007248:	3c01      	subs	r4, #1
 800724a:	f101 0814 	add.w	r8, r1, #20
 800724e:	00a3      	lsls	r3, r4, #2
 8007250:	f100 0514 	add.w	r5, r0, #20
 8007254:	9300      	str	r3, [sp, #0]
 8007256:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800725a:	9301      	str	r3, [sp, #4]
 800725c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007260:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007264:	3301      	adds	r3, #1
 8007266:	429a      	cmp	r2, r3
 8007268:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800726c:	fbb2 f6f3 	udiv	r6, r2, r3
 8007270:	d32e      	bcc.n	80072d0 <quorem+0x96>
 8007272:	f04f 0a00 	mov.w	sl, #0
 8007276:	46c4      	mov	ip, r8
 8007278:	46ae      	mov	lr, r5
 800727a:	46d3      	mov	fp, sl
 800727c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007280:	b298      	uxth	r0, r3
 8007282:	fb06 a000 	mla	r0, r6, r0, sl
 8007286:	0c02      	lsrs	r2, r0, #16
 8007288:	0c1b      	lsrs	r3, r3, #16
 800728a:	fb06 2303 	mla	r3, r6, r3, r2
 800728e:	f8de 2000 	ldr.w	r2, [lr]
 8007292:	b280      	uxth	r0, r0
 8007294:	b292      	uxth	r2, r2
 8007296:	1a12      	subs	r2, r2, r0
 8007298:	445a      	add	r2, fp
 800729a:	f8de 0000 	ldr.w	r0, [lr]
 800729e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80072a2:	b29b      	uxth	r3, r3
 80072a4:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80072a8:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80072ac:	b292      	uxth	r2, r2
 80072ae:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80072b2:	45e1      	cmp	r9, ip
 80072b4:	f84e 2b04 	str.w	r2, [lr], #4
 80072b8:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80072bc:	d2de      	bcs.n	800727c <quorem+0x42>
 80072be:	9b00      	ldr	r3, [sp, #0]
 80072c0:	58eb      	ldr	r3, [r5, r3]
 80072c2:	b92b      	cbnz	r3, 80072d0 <quorem+0x96>
 80072c4:	9b01      	ldr	r3, [sp, #4]
 80072c6:	3b04      	subs	r3, #4
 80072c8:	429d      	cmp	r5, r3
 80072ca:	461a      	mov	r2, r3
 80072cc:	d32f      	bcc.n	800732e <quorem+0xf4>
 80072ce:	613c      	str	r4, [r7, #16]
 80072d0:	4638      	mov	r0, r7
 80072d2:	f001 f90d 	bl	80084f0 <__mcmp>
 80072d6:	2800      	cmp	r0, #0
 80072d8:	db25      	blt.n	8007326 <quorem+0xec>
 80072da:	4629      	mov	r1, r5
 80072dc:	2000      	movs	r0, #0
 80072de:	f858 2b04 	ldr.w	r2, [r8], #4
 80072e2:	f8d1 c000 	ldr.w	ip, [r1]
 80072e6:	fa1f fe82 	uxth.w	lr, r2
 80072ea:	fa1f f38c 	uxth.w	r3, ip
 80072ee:	eba3 030e 	sub.w	r3, r3, lr
 80072f2:	4403      	add	r3, r0
 80072f4:	0c12      	lsrs	r2, r2, #16
 80072f6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80072fa:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80072fe:	b29b      	uxth	r3, r3
 8007300:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007304:	45c1      	cmp	r9, r8
 8007306:	f841 3b04 	str.w	r3, [r1], #4
 800730a:	ea4f 4022 	mov.w	r0, r2, asr #16
 800730e:	d2e6      	bcs.n	80072de <quorem+0xa4>
 8007310:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007314:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007318:	b922      	cbnz	r2, 8007324 <quorem+0xea>
 800731a:	3b04      	subs	r3, #4
 800731c:	429d      	cmp	r5, r3
 800731e:	461a      	mov	r2, r3
 8007320:	d30b      	bcc.n	800733a <quorem+0x100>
 8007322:	613c      	str	r4, [r7, #16]
 8007324:	3601      	adds	r6, #1
 8007326:	4630      	mov	r0, r6
 8007328:	b003      	add	sp, #12
 800732a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800732e:	6812      	ldr	r2, [r2, #0]
 8007330:	3b04      	subs	r3, #4
 8007332:	2a00      	cmp	r2, #0
 8007334:	d1cb      	bne.n	80072ce <quorem+0x94>
 8007336:	3c01      	subs	r4, #1
 8007338:	e7c6      	b.n	80072c8 <quorem+0x8e>
 800733a:	6812      	ldr	r2, [r2, #0]
 800733c:	3b04      	subs	r3, #4
 800733e:	2a00      	cmp	r2, #0
 8007340:	d1ef      	bne.n	8007322 <quorem+0xe8>
 8007342:	3c01      	subs	r4, #1
 8007344:	e7ea      	b.n	800731c <quorem+0xe2>
 8007346:	2000      	movs	r0, #0
 8007348:	e7ee      	b.n	8007328 <quorem+0xee>
 800734a:	0000      	movs	r0, r0
 800734c:	0000      	movs	r0, r0
	...

08007350 <_dtoa_r>:
 8007350:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007354:	ed2d 8b02 	vpush	{d8}
 8007358:	69c7      	ldr	r7, [r0, #28]
 800735a:	b091      	sub	sp, #68	@ 0x44
 800735c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8007360:	ec55 4b10 	vmov	r4, r5, d0
 8007364:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 8007366:	9107      	str	r1, [sp, #28]
 8007368:	4681      	mov	r9, r0
 800736a:	9209      	str	r2, [sp, #36]	@ 0x24
 800736c:	930d      	str	r3, [sp, #52]	@ 0x34
 800736e:	b97f      	cbnz	r7, 8007390 <_dtoa_r+0x40>
 8007370:	2010      	movs	r0, #16
 8007372:	f000 fd95 	bl	8007ea0 <malloc>
 8007376:	4602      	mov	r2, r0
 8007378:	f8c9 001c 	str.w	r0, [r9, #28]
 800737c:	b920      	cbnz	r0, 8007388 <_dtoa_r+0x38>
 800737e:	4ba0      	ldr	r3, [pc, #640]	@ (8007600 <_dtoa_r+0x2b0>)
 8007380:	21ef      	movs	r1, #239	@ 0xef
 8007382:	48a0      	ldr	r0, [pc, #640]	@ (8007604 <_dtoa_r+0x2b4>)
 8007384:	f001 fc3e 	bl	8008c04 <__assert_func>
 8007388:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800738c:	6007      	str	r7, [r0, #0]
 800738e:	60c7      	str	r7, [r0, #12]
 8007390:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007394:	6819      	ldr	r1, [r3, #0]
 8007396:	b159      	cbz	r1, 80073b0 <_dtoa_r+0x60>
 8007398:	685a      	ldr	r2, [r3, #4]
 800739a:	604a      	str	r2, [r1, #4]
 800739c:	2301      	movs	r3, #1
 800739e:	4093      	lsls	r3, r2
 80073a0:	608b      	str	r3, [r1, #8]
 80073a2:	4648      	mov	r0, r9
 80073a4:	f000 fe72 	bl	800808c <_Bfree>
 80073a8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80073ac:	2200      	movs	r2, #0
 80073ae:	601a      	str	r2, [r3, #0]
 80073b0:	1e2b      	subs	r3, r5, #0
 80073b2:	bfbb      	ittet	lt
 80073b4:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80073b8:	9303      	strlt	r3, [sp, #12]
 80073ba:	2300      	movge	r3, #0
 80073bc:	2201      	movlt	r2, #1
 80073be:	bfac      	ite	ge
 80073c0:	6033      	strge	r3, [r6, #0]
 80073c2:	6032      	strlt	r2, [r6, #0]
 80073c4:	4b90      	ldr	r3, [pc, #576]	@ (8007608 <_dtoa_r+0x2b8>)
 80073c6:	9e03      	ldr	r6, [sp, #12]
 80073c8:	43b3      	bics	r3, r6
 80073ca:	d110      	bne.n	80073ee <_dtoa_r+0x9e>
 80073cc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80073ce:	f242 730f 	movw	r3, #9999	@ 0x270f
 80073d2:	6013      	str	r3, [r2, #0]
 80073d4:	f3c6 0313 	ubfx	r3, r6, #0, #20
 80073d8:	4323      	orrs	r3, r4
 80073da:	f000 84e6 	beq.w	8007daa <_dtoa_r+0xa5a>
 80073de:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80073e0:	4f8a      	ldr	r7, [pc, #552]	@ (800760c <_dtoa_r+0x2bc>)
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	f000 84e8 	beq.w	8007db8 <_dtoa_r+0xa68>
 80073e8:	1cfb      	adds	r3, r7, #3
 80073ea:	f000 bce3 	b.w	8007db4 <_dtoa_r+0xa64>
 80073ee:	ed9d 8b02 	vldr	d8, [sp, #8]
 80073f2:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80073f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80073fa:	d10a      	bne.n	8007412 <_dtoa_r+0xc2>
 80073fc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80073fe:	2301      	movs	r3, #1
 8007400:	6013      	str	r3, [r2, #0]
 8007402:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8007404:	b113      	cbz	r3, 800740c <_dtoa_r+0xbc>
 8007406:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8007408:	4b81      	ldr	r3, [pc, #516]	@ (8007610 <_dtoa_r+0x2c0>)
 800740a:	6013      	str	r3, [r2, #0]
 800740c:	4f81      	ldr	r7, [pc, #516]	@ (8007614 <_dtoa_r+0x2c4>)
 800740e:	f000 bcd3 	b.w	8007db8 <_dtoa_r+0xa68>
 8007412:	aa0e      	add	r2, sp, #56	@ 0x38
 8007414:	a90f      	add	r1, sp, #60	@ 0x3c
 8007416:	4648      	mov	r0, r9
 8007418:	eeb0 0b48 	vmov.f64	d0, d8
 800741c:	f001 f918 	bl	8008650 <__d2b>
 8007420:	f3c6 530a 	ubfx	r3, r6, #20, #11
 8007424:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007426:	9001      	str	r0, [sp, #4]
 8007428:	2b00      	cmp	r3, #0
 800742a:	d045      	beq.n	80074b8 <_dtoa_r+0x168>
 800742c:	eeb0 7b48 	vmov.f64	d7, d8
 8007430:	ee18 1a90 	vmov	r1, s17
 8007434:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8007438:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 800743c:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8007440:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8007444:	2500      	movs	r5, #0
 8007446:	ee07 1a90 	vmov	s15, r1
 800744a:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 800744e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 80075e8 <_dtoa_r+0x298>
 8007452:	ee37 7b46 	vsub.f64	d7, d7, d6
 8007456:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 80075f0 <_dtoa_r+0x2a0>
 800745a:	eea7 6b05 	vfma.f64	d6, d7, d5
 800745e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 80075f8 <_dtoa_r+0x2a8>
 8007462:	ee07 3a90 	vmov	s15, r3
 8007466:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800746a:	eeb0 7b46 	vmov.f64	d7, d6
 800746e:	eea4 7b05 	vfma.f64	d7, d4, d5
 8007472:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8007476:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800747a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800747e:	ee16 8a90 	vmov	r8, s13
 8007482:	d508      	bpl.n	8007496 <_dtoa_r+0x146>
 8007484:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8007488:	eeb4 6b47 	vcmp.f64	d6, d7
 800748c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007490:	bf18      	it	ne
 8007492:	f108 38ff 	addne.w	r8, r8, #4294967295
 8007496:	f1b8 0f16 	cmp.w	r8, #22
 800749a:	d82b      	bhi.n	80074f4 <_dtoa_r+0x1a4>
 800749c:	495e      	ldr	r1, [pc, #376]	@ (8007618 <_dtoa_r+0x2c8>)
 800749e:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 80074a2:	ed91 7b00 	vldr	d7, [r1]
 80074a6:	eeb4 8bc7 	vcmpe.f64	d8, d7
 80074aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80074ae:	d501      	bpl.n	80074b4 <_dtoa_r+0x164>
 80074b0:	f108 38ff 	add.w	r8, r8, #4294967295
 80074b4:	2100      	movs	r1, #0
 80074b6:	e01e      	b.n	80074f6 <_dtoa_r+0x1a6>
 80074b8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80074ba:	4413      	add	r3, r2
 80074bc:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 80074c0:	2920      	cmp	r1, #32
 80074c2:	bfc1      	itttt	gt
 80074c4:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 80074c8:	408e      	lslgt	r6, r1
 80074ca:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 80074ce:	fa24 f101 	lsrgt.w	r1, r4, r1
 80074d2:	bfd6      	itet	le
 80074d4:	f1c1 0120 	rsble	r1, r1, #32
 80074d8:	4331      	orrgt	r1, r6
 80074da:	fa04 f101 	lslle.w	r1, r4, r1
 80074de:	ee07 1a90 	vmov	s15, r1
 80074e2:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80074e6:	3b01      	subs	r3, #1
 80074e8:	ee17 1a90 	vmov	r1, s15
 80074ec:	2501      	movs	r5, #1
 80074ee:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 80074f2:	e7a8      	b.n	8007446 <_dtoa_r+0xf6>
 80074f4:	2101      	movs	r1, #1
 80074f6:	1ad2      	subs	r2, r2, r3
 80074f8:	1e53      	subs	r3, r2, #1
 80074fa:	9306      	str	r3, [sp, #24]
 80074fc:	bf45      	ittet	mi
 80074fe:	f1c2 0301 	rsbmi	r3, r2, #1
 8007502:	9304      	strmi	r3, [sp, #16]
 8007504:	2300      	movpl	r3, #0
 8007506:	2300      	movmi	r3, #0
 8007508:	bf4c      	ite	mi
 800750a:	9306      	strmi	r3, [sp, #24]
 800750c:	9304      	strpl	r3, [sp, #16]
 800750e:	f1b8 0f00 	cmp.w	r8, #0
 8007512:	910c      	str	r1, [sp, #48]	@ 0x30
 8007514:	db18      	blt.n	8007548 <_dtoa_r+0x1f8>
 8007516:	9b06      	ldr	r3, [sp, #24]
 8007518:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800751c:	4443      	add	r3, r8
 800751e:	9306      	str	r3, [sp, #24]
 8007520:	2300      	movs	r3, #0
 8007522:	9a07      	ldr	r2, [sp, #28]
 8007524:	2a09      	cmp	r2, #9
 8007526:	d845      	bhi.n	80075b4 <_dtoa_r+0x264>
 8007528:	2a05      	cmp	r2, #5
 800752a:	bfc4      	itt	gt
 800752c:	3a04      	subgt	r2, #4
 800752e:	9207      	strgt	r2, [sp, #28]
 8007530:	9a07      	ldr	r2, [sp, #28]
 8007532:	f1a2 0202 	sub.w	r2, r2, #2
 8007536:	bfcc      	ite	gt
 8007538:	2400      	movgt	r4, #0
 800753a:	2401      	movle	r4, #1
 800753c:	2a03      	cmp	r2, #3
 800753e:	d844      	bhi.n	80075ca <_dtoa_r+0x27a>
 8007540:	e8df f002 	tbb	[pc, r2]
 8007544:	0b173634 	.word	0x0b173634
 8007548:	9b04      	ldr	r3, [sp, #16]
 800754a:	2200      	movs	r2, #0
 800754c:	eba3 0308 	sub.w	r3, r3, r8
 8007550:	9304      	str	r3, [sp, #16]
 8007552:	920a      	str	r2, [sp, #40]	@ 0x28
 8007554:	f1c8 0300 	rsb	r3, r8, #0
 8007558:	e7e3      	b.n	8007522 <_dtoa_r+0x1d2>
 800755a:	2201      	movs	r2, #1
 800755c:	9208      	str	r2, [sp, #32]
 800755e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007560:	eb08 0b02 	add.w	fp, r8, r2
 8007564:	f10b 0a01 	add.w	sl, fp, #1
 8007568:	4652      	mov	r2, sl
 800756a:	2a01      	cmp	r2, #1
 800756c:	bfb8      	it	lt
 800756e:	2201      	movlt	r2, #1
 8007570:	e006      	b.n	8007580 <_dtoa_r+0x230>
 8007572:	2201      	movs	r2, #1
 8007574:	9208      	str	r2, [sp, #32]
 8007576:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007578:	2a00      	cmp	r2, #0
 800757a:	dd29      	ble.n	80075d0 <_dtoa_r+0x280>
 800757c:	4693      	mov	fp, r2
 800757e:	4692      	mov	sl, r2
 8007580:	f8d9 701c 	ldr.w	r7, [r9, #28]
 8007584:	2100      	movs	r1, #0
 8007586:	2004      	movs	r0, #4
 8007588:	f100 0614 	add.w	r6, r0, #20
 800758c:	4296      	cmp	r6, r2
 800758e:	d926      	bls.n	80075de <_dtoa_r+0x28e>
 8007590:	6079      	str	r1, [r7, #4]
 8007592:	4648      	mov	r0, r9
 8007594:	9305      	str	r3, [sp, #20]
 8007596:	f000 fd39 	bl	800800c <_Balloc>
 800759a:	9b05      	ldr	r3, [sp, #20]
 800759c:	4607      	mov	r7, r0
 800759e:	2800      	cmp	r0, #0
 80075a0:	d13e      	bne.n	8007620 <_dtoa_r+0x2d0>
 80075a2:	4b1e      	ldr	r3, [pc, #120]	@ (800761c <_dtoa_r+0x2cc>)
 80075a4:	4602      	mov	r2, r0
 80075a6:	f240 11af 	movw	r1, #431	@ 0x1af
 80075aa:	e6ea      	b.n	8007382 <_dtoa_r+0x32>
 80075ac:	2200      	movs	r2, #0
 80075ae:	e7e1      	b.n	8007574 <_dtoa_r+0x224>
 80075b0:	2200      	movs	r2, #0
 80075b2:	e7d3      	b.n	800755c <_dtoa_r+0x20c>
 80075b4:	2401      	movs	r4, #1
 80075b6:	2200      	movs	r2, #0
 80075b8:	e9cd 2407 	strd	r2, r4, [sp, #28]
 80075bc:	f04f 3bff 	mov.w	fp, #4294967295
 80075c0:	2100      	movs	r1, #0
 80075c2:	46da      	mov	sl, fp
 80075c4:	2212      	movs	r2, #18
 80075c6:	9109      	str	r1, [sp, #36]	@ 0x24
 80075c8:	e7da      	b.n	8007580 <_dtoa_r+0x230>
 80075ca:	2201      	movs	r2, #1
 80075cc:	9208      	str	r2, [sp, #32]
 80075ce:	e7f5      	b.n	80075bc <_dtoa_r+0x26c>
 80075d0:	f04f 0b01 	mov.w	fp, #1
 80075d4:	46da      	mov	sl, fp
 80075d6:	465a      	mov	r2, fp
 80075d8:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 80075dc:	e7d0      	b.n	8007580 <_dtoa_r+0x230>
 80075de:	3101      	adds	r1, #1
 80075e0:	0040      	lsls	r0, r0, #1
 80075e2:	e7d1      	b.n	8007588 <_dtoa_r+0x238>
 80075e4:	f3af 8000 	nop.w
 80075e8:	636f4361 	.word	0x636f4361
 80075ec:	3fd287a7 	.word	0x3fd287a7
 80075f0:	8b60c8b3 	.word	0x8b60c8b3
 80075f4:	3fc68a28 	.word	0x3fc68a28
 80075f8:	509f79fb 	.word	0x509f79fb
 80075fc:	3fd34413 	.word	0x3fd34413
 8007600:	08008ea1 	.word	0x08008ea1
 8007604:	08008eb8 	.word	0x08008eb8
 8007608:	7ff00000 	.word	0x7ff00000
 800760c:	08008e9d 	.word	0x08008e9d
 8007610:	08008e71 	.word	0x08008e71
 8007614:	08008e70 	.word	0x08008e70
 8007618:	08009008 	.word	0x08009008
 800761c:	08008f10 	.word	0x08008f10
 8007620:	f8d9 201c 	ldr.w	r2, [r9, #28]
 8007624:	f1ba 0f0e 	cmp.w	sl, #14
 8007628:	6010      	str	r0, [r2, #0]
 800762a:	d86e      	bhi.n	800770a <_dtoa_r+0x3ba>
 800762c:	2c00      	cmp	r4, #0
 800762e:	d06c      	beq.n	800770a <_dtoa_r+0x3ba>
 8007630:	f1b8 0f00 	cmp.w	r8, #0
 8007634:	f340 80b4 	ble.w	80077a0 <_dtoa_r+0x450>
 8007638:	4ac8      	ldr	r2, [pc, #800]	@ (800795c <_dtoa_r+0x60c>)
 800763a:	f008 010f 	and.w	r1, r8, #15
 800763e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8007642:	f418 7f80 	tst.w	r8, #256	@ 0x100
 8007646:	ed92 7b00 	vldr	d7, [r2]
 800764a:	ea4f 1128 	mov.w	r1, r8, asr #4
 800764e:	f000 809b 	beq.w	8007788 <_dtoa_r+0x438>
 8007652:	4ac3      	ldr	r2, [pc, #780]	@ (8007960 <_dtoa_r+0x610>)
 8007654:	ed92 6b08 	vldr	d6, [r2, #32]
 8007658:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800765c:	ed8d 6b02 	vstr	d6, [sp, #8]
 8007660:	f001 010f 	and.w	r1, r1, #15
 8007664:	2203      	movs	r2, #3
 8007666:	48be      	ldr	r0, [pc, #760]	@ (8007960 <_dtoa_r+0x610>)
 8007668:	2900      	cmp	r1, #0
 800766a:	f040 808f 	bne.w	800778c <_dtoa_r+0x43c>
 800766e:	ed9d 6b02 	vldr	d6, [sp, #8]
 8007672:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8007676:	ed8d 7b02 	vstr	d7, [sp, #8]
 800767a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800767c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007680:	2900      	cmp	r1, #0
 8007682:	f000 80b3 	beq.w	80077ec <_dtoa_r+0x49c>
 8007686:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 800768a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800768e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007692:	f140 80ab 	bpl.w	80077ec <_dtoa_r+0x49c>
 8007696:	f1ba 0f00 	cmp.w	sl, #0
 800769a:	f000 80a7 	beq.w	80077ec <_dtoa_r+0x49c>
 800769e:	f1bb 0f00 	cmp.w	fp, #0
 80076a2:	dd30      	ble.n	8007706 <_dtoa_r+0x3b6>
 80076a4:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 80076a8:	ee27 7b06 	vmul.f64	d7, d7, d6
 80076ac:	ed8d 7b02 	vstr	d7, [sp, #8]
 80076b0:	f108 31ff 	add.w	r1, r8, #4294967295
 80076b4:	9105      	str	r1, [sp, #20]
 80076b6:	3201      	adds	r2, #1
 80076b8:	465c      	mov	r4, fp
 80076ba:	ed9d 6b02 	vldr	d6, [sp, #8]
 80076be:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 80076c2:	ee07 2a90 	vmov	s15, r2
 80076c6:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80076ca:	eea7 5b06 	vfma.f64	d5, d7, d6
 80076ce:	ee15 2a90 	vmov	r2, s11
 80076d2:	ec51 0b15 	vmov	r0, r1, d5
 80076d6:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 80076da:	2c00      	cmp	r4, #0
 80076dc:	f040 808a 	bne.w	80077f4 <_dtoa_r+0x4a4>
 80076e0:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 80076e4:	ee36 6b47 	vsub.f64	d6, d6, d7
 80076e8:	ec41 0b17 	vmov	d7, r0, r1
 80076ec:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80076f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80076f4:	f300 826a 	bgt.w	8007bcc <_dtoa_r+0x87c>
 80076f8:	eeb1 7b47 	vneg.f64	d7, d7
 80076fc:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8007700:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007704:	d423      	bmi.n	800774e <_dtoa_r+0x3fe>
 8007706:	ed8d 8b02 	vstr	d8, [sp, #8]
 800770a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800770c:	2a00      	cmp	r2, #0
 800770e:	f2c0 8129 	blt.w	8007964 <_dtoa_r+0x614>
 8007712:	f1b8 0f0e 	cmp.w	r8, #14
 8007716:	f300 8125 	bgt.w	8007964 <_dtoa_r+0x614>
 800771a:	4b90      	ldr	r3, [pc, #576]	@ (800795c <_dtoa_r+0x60c>)
 800771c:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8007720:	ed93 6b00 	vldr	d6, [r3]
 8007724:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007726:	2b00      	cmp	r3, #0
 8007728:	f280 80c8 	bge.w	80078bc <_dtoa_r+0x56c>
 800772c:	f1ba 0f00 	cmp.w	sl, #0
 8007730:	f300 80c4 	bgt.w	80078bc <_dtoa_r+0x56c>
 8007734:	d10b      	bne.n	800774e <_dtoa_r+0x3fe>
 8007736:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800773a:	ee26 6b07 	vmul.f64	d6, d6, d7
 800773e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007742:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8007746:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800774a:	f2c0 823c 	blt.w	8007bc6 <_dtoa_r+0x876>
 800774e:	2400      	movs	r4, #0
 8007750:	4625      	mov	r5, r4
 8007752:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007754:	43db      	mvns	r3, r3
 8007756:	9305      	str	r3, [sp, #20]
 8007758:	463e      	mov	r6, r7
 800775a:	f04f 0800 	mov.w	r8, #0
 800775e:	4621      	mov	r1, r4
 8007760:	4648      	mov	r0, r9
 8007762:	f000 fc93 	bl	800808c <_Bfree>
 8007766:	2d00      	cmp	r5, #0
 8007768:	f000 80a2 	beq.w	80078b0 <_dtoa_r+0x560>
 800776c:	f1b8 0f00 	cmp.w	r8, #0
 8007770:	d005      	beq.n	800777e <_dtoa_r+0x42e>
 8007772:	45a8      	cmp	r8, r5
 8007774:	d003      	beq.n	800777e <_dtoa_r+0x42e>
 8007776:	4641      	mov	r1, r8
 8007778:	4648      	mov	r0, r9
 800777a:	f000 fc87 	bl	800808c <_Bfree>
 800777e:	4629      	mov	r1, r5
 8007780:	4648      	mov	r0, r9
 8007782:	f000 fc83 	bl	800808c <_Bfree>
 8007786:	e093      	b.n	80078b0 <_dtoa_r+0x560>
 8007788:	2202      	movs	r2, #2
 800778a:	e76c      	b.n	8007666 <_dtoa_r+0x316>
 800778c:	07cc      	lsls	r4, r1, #31
 800778e:	d504      	bpl.n	800779a <_dtoa_r+0x44a>
 8007790:	ed90 6b00 	vldr	d6, [r0]
 8007794:	3201      	adds	r2, #1
 8007796:	ee27 7b06 	vmul.f64	d7, d7, d6
 800779a:	1049      	asrs	r1, r1, #1
 800779c:	3008      	adds	r0, #8
 800779e:	e763      	b.n	8007668 <_dtoa_r+0x318>
 80077a0:	d022      	beq.n	80077e8 <_dtoa_r+0x498>
 80077a2:	f1c8 0100 	rsb	r1, r8, #0
 80077a6:	4a6d      	ldr	r2, [pc, #436]	@ (800795c <_dtoa_r+0x60c>)
 80077a8:	f001 000f 	and.w	r0, r1, #15
 80077ac:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 80077b0:	ed92 7b00 	vldr	d7, [r2]
 80077b4:	ee28 7b07 	vmul.f64	d7, d8, d7
 80077b8:	ed8d 7b02 	vstr	d7, [sp, #8]
 80077bc:	4868      	ldr	r0, [pc, #416]	@ (8007960 <_dtoa_r+0x610>)
 80077be:	1109      	asrs	r1, r1, #4
 80077c0:	2400      	movs	r4, #0
 80077c2:	2202      	movs	r2, #2
 80077c4:	b929      	cbnz	r1, 80077d2 <_dtoa_r+0x482>
 80077c6:	2c00      	cmp	r4, #0
 80077c8:	f43f af57 	beq.w	800767a <_dtoa_r+0x32a>
 80077cc:	ed8d 7b02 	vstr	d7, [sp, #8]
 80077d0:	e753      	b.n	800767a <_dtoa_r+0x32a>
 80077d2:	07ce      	lsls	r6, r1, #31
 80077d4:	d505      	bpl.n	80077e2 <_dtoa_r+0x492>
 80077d6:	ed90 6b00 	vldr	d6, [r0]
 80077da:	3201      	adds	r2, #1
 80077dc:	2401      	movs	r4, #1
 80077de:	ee27 7b06 	vmul.f64	d7, d7, d6
 80077e2:	1049      	asrs	r1, r1, #1
 80077e4:	3008      	adds	r0, #8
 80077e6:	e7ed      	b.n	80077c4 <_dtoa_r+0x474>
 80077e8:	2202      	movs	r2, #2
 80077ea:	e746      	b.n	800767a <_dtoa_r+0x32a>
 80077ec:	f8cd 8014 	str.w	r8, [sp, #20]
 80077f0:	4654      	mov	r4, sl
 80077f2:	e762      	b.n	80076ba <_dtoa_r+0x36a>
 80077f4:	4a59      	ldr	r2, [pc, #356]	@ (800795c <_dtoa_r+0x60c>)
 80077f6:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 80077fa:	ed12 4b02 	vldr	d4, [r2, #-8]
 80077fe:	9a08      	ldr	r2, [sp, #32]
 8007800:	ec41 0b17 	vmov	d7, r0, r1
 8007804:	443c      	add	r4, r7
 8007806:	b34a      	cbz	r2, 800785c <_dtoa_r+0x50c>
 8007808:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 800780c:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 8007810:	463e      	mov	r6, r7
 8007812:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8007816:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800781a:	ee35 7b47 	vsub.f64	d7, d5, d7
 800781e:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8007822:	ee14 2a90 	vmov	r2, s9
 8007826:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800782a:	3230      	adds	r2, #48	@ 0x30
 800782c:	ee36 6b45 	vsub.f64	d6, d6, d5
 8007830:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8007834:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007838:	f806 2b01 	strb.w	r2, [r6], #1
 800783c:	d438      	bmi.n	80078b0 <_dtoa_r+0x560>
 800783e:	ee32 5b46 	vsub.f64	d5, d2, d6
 8007842:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8007846:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800784a:	d46e      	bmi.n	800792a <_dtoa_r+0x5da>
 800784c:	42a6      	cmp	r6, r4
 800784e:	f43f af5a 	beq.w	8007706 <_dtoa_r+0x3b6>
 8007852:	ee27 7b03 	vmul.f64	d7, d7, d3
 8007856:	ee26 6b03 	vmul.f64	d6, d6, d3
 800785a:	e7e0      	b.n	800781e <_dtoa_r+0x4ce>
 800785c:	4621      	mov	r1, r4
 800785e:	463e      	mov	r6, r7
 8007860:	ee27 7b04 	vmul.f64	d7, d7, d4
 8007864:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8007868:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800786c:	ee14 2a90 	vmov	r2, s9
 8007870:	3230      	adds	r2, #48	@ 0x30
 8007872:	f806 2b01 	strb.w	r2, [r6], #1
 8007876:	42a6      	cmp	r6, r4
 8007878:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800787c:	ee36 6b45 	vsub.f64	d6, d6, d5
 8007880:	d119      	bne.n	80078b6 <_dtoa_r+0x566>
 8007882:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 8007886:	ee37 4b05 	vadd.f64	d4, d7, d5
 800788a:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800788e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007892:	dc4a      	bgt.n	800792a <_dtoa_r+0x5da>
 8007894:	ee35 5b47 	vsub.f64	d5, d5, d7
 8007898:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800789c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80078a0:	f57f af31 	bpl.w	8007706 <_dtoa_r+0x3b6>
 80078a4:	460e      	mov	r6, r1
 80078a6:	3901      	subs	r1, #1
 80078a8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80078ac:	2b30      	cmp	r3, #48	@ 0x30
 80078ae:	d0f9      	beq.n	80078a4 <_dtoa_r+0x554>
 80078b0:	f8dd 8014 	ldr.w	r8, [sp, #20]
 80078b4:	e027      	b.n	8007906 <_dtoa_r+0x5b6>
 80078b6:	ee26 6b03 	vmul.f64	d6, d6, d3
 80078ba:	e7d5      	b.n	8007868 <_dtoa_r+0x518>
 80078bc:	ed9d 7b02 	vldr	d7, [sp, #8]
 80078c0:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 80078c4:	463e      	mov	r6, r7
 80078c6:	ee87 5b06 	vdiv.f64	d5, d7, d6
 80078ca:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 80078ce:	ee15 3a10 	vmov	r3, s10
 80078d2:	3330      	adds	r3, #48	@ 0x30
 80078d4:	f806 3b01 	strb.w	r3, [r6], #1
 80078d8:	1bf3      	subs	r3, r6, r7
 80078da:	459a      	cmp	sl, r3
 80078dc:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 80078e0:	eea3 7b46 	vfms.f64	d7, d3, d6
 80078e4:	d132      	bne.n	800794c <_dtoa_r+0x5fc>
 80078e6:	ee37 7b07 	vadd.f64	d7, d7, d7
 80078ea:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80078ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80078f2:	dc18      	bgt.n	8007926 <_dtoa_r+0x5d6>
 80078f4:	eeb4 7b46 	vcmp.f64	d7, d6
 80078f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80078fc:	d103      	bne.n	8007906 <_dtoa_r+0x5b6>
 80078fe:	ee15 3a10 	vmov	r3, s10
 8007902:	07db      	lsls	r3, r3, #31
 8007904:	d40f      	bmi.n	8007926 <_dtoa_r+0x5d6>
 8007906:	9901      	ldr	r1, [sp, #4]
 8007908:	4648      	mov	r0, r9
 800790a:	f000 fbbf 	bl	800808c <_Bfree>
 800790e:	2300      	movs	r3, #0
 8007910:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007912:	7033      	strb	r3, [r6, #0]
 8007914:	f108 0301 	add.w	r3, r8, #1
 8007918:	6013      	str	r3, [r2, #0]
 800791a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800791c:	2b00      	cmp	r3, #0
 800791e:	f000 824b 	beq.w	8007db8 <_dtoa_r+0xa68>
 8007922:	601e      	str	r6, [r3, #0]
 8007924:	e248      	b.n	8007db8 <_dtoa_r+0xa68>
 8007926:	f8cd 8014 	str.w	r8, [sp, #20]
 800792a:	4633      	mov	r3, r6
 800792c:	461e      	mov	r6, r3
 800792e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007932:	2a39      	cmp	r2, #57	@ 0x39
 8007934:	d106      	bne.n	8007944 <_dtoa_r+0x5f4>
 8007936:	429f      	cmp	r7, r3
 8007938:	d1f8      	bne.n	800792c <_dtoa_r+0x5dc>
 800793a:	9a05      	ldr	r2, [sp, #20]
 800793c:	3201      	adds	r2, #1
 800793e:	9205      	str	r2, [sp, #20]
 8007940:	2230      	movs	r2, #48	@ 0x30
 8007942:	703a      	strb	r2, [r7, #0]
 8007944:	781a      	ldrb	r2, [r3, #0]
 8007946:	3201      	adds	r2, #1
 8007948:	701a      	strb	r2, [r3, #0]
 800794a:	e7b1      	b.n	80078b0 <_dtoa_r+0x560>
 800794c:	ee27 7b04 	vmul.f64	d7, d7, d4
 8007950:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8007954:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007958:	d1b5      	bne.n	80078c6 <_dtoa_r+0x576>
 800795a:	e7d4      	b.n	8007906 <_dtoa_r+0x5b6>
 800795c:	08009008 	.word	0x08009008
 8007960:	08008fe0 	.word	0x08008fe0
 8007964:	9908      	ldr	r1, [sp, #32]
 8007966:	2900      	cmp	r1, #0
 8007968:	f000 80e9 	beq.w	8007b3e <_dtoa_r+0x7ee>
 800796c:	9907      	ldr	r1, [sp, #28]
 800796e:	2901      	cmp	r1, #1
 8007970:	f300 80cb 	bgt.w	8007b0a <_dtoa_r+0x7ba>
 8007974:	2d00      	cmp	r5, #0
 8007976:	f000 80c4 	beq.w	8007b02 <_dtoa_r+0x7b2>
 800797a:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800797e:	9e04      	ldr	r6, [sp, #16]
 8007980:	461c      	mov	r4, r3
 8007982:	9305      	str	r3, [sp, #20]
 8007984:	9b04      	ldr	r3, [sp, #16]
 8007986:	4413      	add	r3, r2
 8007988:	9304      	str	r3, [sp, #16]
 800798a:	9b06      	ldr	r3, [sp, #24]
 800798c:	2101      	movs	r1, #1
 800798e:	4413      	add	r3, r2
 8007990:	4648      	mov	r0, r9
 8007992:	9306      	str	r3, [sp, #24]
 8007994:	f000 fc2e 	bl	80081f4 <__i2b>
 8007998:	9b05      	ldr	r3, [sp, #20]
 800799a:	4605      	mov	r5, r0
 800799c:	b166      	cbz	r6, 80079b8 <_dtoa_r+0x668>
 800799e:	9a06      	ldr	r2, [sp, #24]
 80079a0:	2a00      	cmp	r2, #0
 80079a2:	dd09      	ble.n	80079b8 <_dtoa_r+0x668>
 80079a4:	42b2      	cmp	r2, r6
 80079a6:	9904      	ldr	r1, [sp, #16]
 80079a8:	bfa8      	it	ge
 80079aa:	4632      	movge	r2, r6
 80079ac:	1a89      	subs	r1, r1, r2
 80079ae:	9104      	str	r1, [sp, #16]
 80079b0:	9906      	ldr	r1, [sp, #24]
 80079b2:	1ab6      	subs	r6, r6, r2
 80079b4:	1a8a      	subs	r2, r1, r2
 80079b6:	9206      	str	r2, [sp, #24]
 80079b8:	b30b      	cbz	r3, 80079fe <_dtoa_r+0x6ae>
 80079ba:	9a08      	ldr	r2, [sp, #32]
 80079bc:	2a00      	cmp	r2, #0
 80079be:	f000 80c5 	beq.w	8007b4c <_dtoa_r+0x7fc>
 80079c2:	2c00      	cmp	r4, #0
 80079c4:	f000 80bf 	beq.w	8007b46 <_dtoa_r+0x7f6>
 80079c8:	4629      	mov	r1, r5
 80079ca:	4622      	mov	r2, r4
 80079cc:	4648      	mov	r0, r9
 80079ce:	930b      	str	r3, [sp, #44]	@ 0x2c
 80079d0:	f000 fcc8 	bl	8008364 <__pow5mult>
 80079d4:	9a01      	ldr	r2, [sp, #4]
 80079d6:	4601      	mov	r1, r0
 80079d8:	4605      	mov	r5, r0
 80079da:	4648      	mov	r0, r9
 80079dc:	f000 fc20 	bl	8008220 <__multiply>
 80079e0:	9901      	ldr	r1, [sp, #4]
 80079e2:	9005      	str	r0, [sp, #20]
 80079e4:	4648      	mov	r0, r9
 80079e6:	f000 fb51 	bl	800808c <_Bfree>
 80079ea:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80079ec:	1b1b      	subs	r3, r3, r4
 80079ee:	f000 80b0 	beq.w	8007b52 <_dtoa_r+0x802>
 80079f2:	9905      	ldr	r1, [sp, #20]
 80079f4:	461a      	mov	r2, r3
 80079f6:	4648      	mov	r0, r9
 80079f8:	f000 fcb4 	bl	8008364 <__pow5mult>
 80079fc:	9001      	str	r0, [sp, #4]
 80079fe:	2101      	movs	r1, #1
 8007a00:	4648      	mov	r0, r9
 8007a02:	f000 fbf7 	bl	80081f4 <__i2b>
 8007a06:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007a08:	4604      	mov	r4, r0
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	f000 81da 	beq.w	8007dc4 <_dtoa_r+0xa74>
 8007a10:	461a      	mov	r2, r3
 8007a12:	4601      	mov	r1, r0
 8007a14:	4648      	mov	r0, r9
 8007a16:	f000 fca5 	bl	8008364 <__pow5mult>
 8007a1a:	9b07      	ldr	r3, [sp, #28]
 8007a1c:	2b01      	cmp	r3, #1
 8007a1e:	4604      	mov	r4, r0
 8007a20:	f300 80a0 	bgt.w	8007b64 <_dtoa_r+0x814>
 8007a24:	9b02      	ldr	r3, [sp, #8]
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	f040 8096 	bne.w	8007b58 <_dtoa_r+0x808>
 8007a2c:	9b03      	ldr	r3, [sp, #12]
 8007a2e:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8007a32:	2a00      	cmp	r2, #0
 8007a34:	f040 8092 	bne.w	8007b5c <_dtoa_r+0x80c>
 8007a38:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8007a3c:	0d12      	lsrs	r2, r2, #20
 8007a3e:	0512      	lsls	r2, r2, #20
 8007a40:	2a00      	cmp	r2, #0
 8007a42:	f000 808d 	beq.w	8007b60 <_dtoa_r+0x810>
 8007a46:	9b04      	ldr	r3, [sp, #16]
 8007a48:	3301      	adds	r3, #1
 8007a4a:	9304      	str	r3, [sp, #16]
 8007a4c:	9b06      	ldr	r3, [sp, #24]
 8007a4e:	3301      	adds	r3, #1
 8007a50:	9306      	str	r3, [sp, #24]
 8007a52:	2301      	movs	r3, #1
 8007a54:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007a56:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	f000 81b9 	beq.w	8007dd0 <_dtoa_r+0xa80>
 8007a5e:	6922      	ldr	r2, [r4, #16]
 8007a60:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8007a64:	6910      	ldr	r0, [r2, #16]
 8007a66:	f000 fb79 	bl	800815c <__hi0bits>
 8007a6a:	f1c0 0020 	rsb	r0, r0, #32
 8007a6e:	9b06      	ldr	r3, [sp, #24]
 8007a70:	4418      	add	r0, r3
 8007a72:	f010 001f 	ands.w	r0, r0, #31
 8007a76:	f000 8081 	beq.w	8007b7c <_dtoa_r+0x82c>
 8007a7a:	f1c0 0220 	rsb	r2, r0, #32
 8007a7e:	2a04      	cmp	r2, #4
 8007a80:	dd73      	ble.n	8007b6a <_dtoa_r+0x81a>
 8007a82:	9b04      	ldr	r3, [sp, #16]
 8007a84:	f1c0 001c 	rsb	r0, r0, #28
 8007a88:	4403      	add	r3, r0
 8007a8a:	9304      	str	r3, [sp, #16]
 8007a8c:	9b06      	ldr	r3, [sp, #24]
 8007a8e:	4406      	add	r6, r0
 8007a90:	4403      	add	r3, r0
 8007a92:	9306      	str	r3, [sp, #24]
 8007a94:	9b04      	ldr	r3, [sp, #16]
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	dd05      	ble.n	8007aa6 <_dtoa_r+0x756>
 8007a9a:	9901      	ldr	r1, [sp, #4]
 8007a9c:	461a      	mov	r2, r3
 8007a9e:	4648      	mov	r0, r9
 8007aa0:	f000 fcba 	bl	8008418 <__lshift>
 8007aa4:	9001      	str	r0, [sp, #4]
 8007aa6:	9b06      	ldr	r3, [sp, #24]
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	dd05      	ble.n	8007ab8 <_dtoa_r+0x768>
 8007aac:	4621      	mov	r1, r4
 8007aae:	461a      	mov	r2, r3
 8007ab0:	4648      	mov	r0, r9
 8007ab2:	f000 fcb1 	bl	8008418 <__lshift>
 8007ab6:	4604      	mov	r4, r0
 8007ab8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d060      	beq.n	8007b80 <_dtoa_r+0x830>
 8007abe:	9801      	ldr	r0, [sp, #4]
 8007ac0:	4621      	mov	r1, r4
 8007ac2:	f000 fd15 	bl	80084f0 <__mcmp>
 8007ac6:	2800      	cmp	r0, #0
 8007ac8:	da5a      	bge.n	8007b80 <_dtoa_r+0x830>
 8007aca:	f108 33ff 	add.w	r3, r8, #4294967295
 8007ace:	9305      	str	r3, [sp, #20]
 8007ad0:	9901      	ldr	r1, [sp, #4]
 8007ad2:	2300      	movs	r3, #0
 8007ad4:	220a      	movs	r2, #10
 8007ad6:	4648      	mov	r0, r9
 8007ad8:	f000 fafa 	bl	80080d0 <__multadd>
 8007adc:	9b08      	ldr	r3, [sp, #32]
 8007ade:	9001      	str	r0, [sp, #4]
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	f000 8177 	beq.w	8007dd4 <_dtoa_r+0xa84>
 8007ae6:	4629      	mov	r1, r5
 8007ae8:	2300      	movs	r3, #0
 8007aea:	220a      	movs	r2, #10
 8007aec:	4648      	mov	r0, r9
 8007aee:	f000 faef 	bl	80080d0 <__multadd>
 8007af2:	f1bb 0f00 	cmp.w	fp, #0
 8007af6:	4605      	mov	r5, r0
 8007af8:	dc6e      	bgt.n	8007bd8 <_dtoa_r+0x888>
 8007afa:	9b07      	ldr	r3, [sp, #28]
 8007afc:	2b02      	cmp	r3, #2
 8007afe:	dc48      	bgt.n	8007b92 <_dtoa_r+0x842>
 8007b00:	e06a      	b.n	8007bd8 <_dtoa_r+0x888>
 8007b02:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007b04:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8007b08:	e739      	b.n	800797e <_dtoa_r+0x62e>
 8007b0a:	f10a 34ff 	add.w	r4, sl, #4294967295
 8007b0e:	42a3      	cmp	r3, r4
 8007b10:	db07      	blt.n	8007b22 <_dtoa_r+0x7d2>
 8007b12:	f1ba 0f00 	cmp.w	sl, #0
 8007b16:	eba3 0404 	sub.w	r4, r3, r4
 8007b1a:	db0b      	blt.n	8007b34 <_dtoa_r+0x7e4>
 8007b1c:	9e04      	ldr	r6, [sp, #16]
 8007b1e:	4652      	mov	r2, sl
 8007b20:	e72f      	b.n	8007982 <_dtoa_r+0x632>
 8007b22:	1ae2      	subs	r2, r4, r3
 8007b24:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007b26:	9e04      	ldr	r6, [sp, #16]
 8007b28:	4413      	add	r3, r2
 8007b2a:	930a      	str	r3, [sp, #40]	@ 0x28
 8007b2c:	4652      	mov	r2, sl
 8007b2e:	4623      	mov	r3, r4
 8007b30:	2400      	movs	r4, #0
 8007b32:	e726      	b.n	8007982 <_dtoa_r+0x632>
 8007b34:	9a04      	ldr	r2, [sp, #16]
 8007b36:	eba2 060a 	sub.w	r6, r2, sl
 8007b3a:	2200      	movs	r2, #0
 8007b3c:	e721      	b.n	8007982 <_dtoa_r+0x632>
 8007b3e:	9e04      	ldr	r6, [sp, #16]
 8007b40:	9d08      	ldr	r5, [sp, #32]
 8007b42:	461c      	mov	r4, r3
 8007b44:	e72a      	b.n	800799c <_dtoa_r+0x64c>
 8007b46:	9a01      	ldr	r2, [sp, #4]
 8007b48:	9205      	str	r2, [sp, #20]
 8007b4a:	e752      	b.n	80079f2 <_dtoa_r+0x6a2>
 8007b4c:	9901      	ldr	r1, [sp, #4]
 8007b4e:	461a      	mov	r2, r3
 8007b50:	e751      	b.n	80079f6 <_dtoa_r+0x6a6>
 8007b52:	9b05      	ldr	r3, [sp, #20]
 8007b54:	9301      	str	r3, [sp, #4]
 8007b56:	e752      	b.n	80079fe <_dtoa_r+0x6ae>
 8007b58:	2300      	movs	r3, #0
 8007b5a:	e77b      	b.n	8007a54 <_dtoa_r+0x704>
 8007b5c:	9b02      	ldr	r3, [sp, #8]
 8007b5e:	e779      	b.n	8007a54 <_dtoa_r+0x704>
 8007b60:	920b      	str	r2, [sp, #44]	@ 0x2c
 8007b62:	e778      	b.n	8007a56 <_dtoa_r+0x706>
 8007b64:	2300      	movs	r3, #0
 8007b66:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007b68:	e779      	b.n	8007a5e <_dtoa_r+0x70e>
 8007b6a:	d093      	beq.n	8007a94 <_dtoa_r+0x744>
 8007b6c:	9b04      	ldr	r3, [sp, #16]
 8007b6e:	321c      	adds	r2, #28
 8007b70:	4413      	add	r3, r2
 8007b72:	9304      	str	r3, [sp, #16]
 8007b74:	9b06      	ldr	r3, [sp, #24]
 8007b76:	4416      	add	r6, r2
 8007b78:	4413      	add	r3, r2
 8007b7a:	e78a      	b.n	8007a92 <_dtoa_r+0x742>
 8007b7c:	4602      	mov	r2, r0
 8007b7e:	e7f5      	b.n	8007b6c <_dtoa_r+0x81c>
 8007b80:	f1ba 0f00 	cmp.w	sl, #0
 8007b84:	f8cd 8014 	str.w	r8, [sp, #20]
 8007b88:	46d3      	mov	fp, sl
 8007b8a:	dc21      	bgt.n	8007bd0 <_dtoa_r+0x880>
 8007b8c:	9b07      	ldr	r3, [sp, #28]
 8007b8e:	2b02      	cmp	r3, #2
 8007b90:	dd1e      	ble.n	8007bd0 <_dtoa_r+0x880>
 8007b92:	f1bb 0f00 	cmp.w	fp, #0
 8007b96:	f47f addc 	bne.w	8007752 <_dtoa_r+0x402>
 8007b9a:	4621      	mov	r1, r4
 8007b9c:	465b      	mov	r3, fp
 8007b9e:	2205      	movs	r2, #5
 8007ba0:	4648      	mov	r0, r9
 8007ba2:	f000 fa95 	bl	80080d0 <__multadd>
 8007ba6:	4601      	mov	r1, r0
 8007ba8:	4604      	mov	r4, r0
 8007baa:	9801      	ldr	r0, [sp, #4]
 8007bac:	f000 fca0 	bl	80084f0 <__mcmp>
 8007bb0:	2800      	cmp	r0, #0
 8007bb2:	f77f adce 	ble.w	8007752 <_dtoa_r+0x402>
 8007bb6:	463e      	mov	r6, r7
 8007bb8:	2331      	movs	r3, #49	@ 0x31
 8007bba:	f806 3b01 	strb.w	r3, [r6], #1
 8007bbe:	9b05      	ldr	r3, [sp, #20]
 8007bc0:	3301      	adds	r3, #1
 8007bc2:	9305      	str	r3, [sp, #20]
 8007bc4:	e5c9      	b.n	800775a <_dtoa_r+0x40a>
 8007bc6:	f8cd 8014 	str.w	r8, [sp, #20]
 8007bca:	4654      	mov	r4, sl
 8007bcc:	4625      	mov	r5, r4
 8007bce:	e7f2      	b.n	8007bb6 <_dtoa_r+0x866>
 8007bd0:	9b08      	ldr	r3, [sp, #32]
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	f000 8102 	beq.w	8007ddc <_dtoa_r+0xa8c>
 8007bd8:	2e00      	cmp	r6, #0
 8007bda:	dd05      	ble.n	8007be8 <_dtoa_r+0x898>
 8007bdc:	4629      	mov	r1, r5
 8007bde:	4632      	mov	r2, r6
 8007be0:	4648      	mov	r0, r9
 8007be2:	f000 fc19 	bl	8008418 <__lshift>
 8007be6:	4605      	mov	r5, r0
 8007be8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d058      	beq.n	8007ca0 <_dtoa_r+0x950>
 8007bee:	6869      	ldr	r1, [r5, #4]
 8007bf0:	4648      	mov	r0, r9
 8007bf2:	f000 fa0b 	bl	800800c <_Balloc>
 8007bf6:	4606      	mov	r6, r0
 8007bf8:	b928      	cbnz	r0, 8007c06 <_dtoa_r+0x8b6>
 8007bfa:	4b82      	ldr	r3, [pc, #520]	@ (8007e04 <_dtoa_r+0xab4>)
 8007bfc:	4602      	mov	r2, r0
 8007bfe:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007c02:	f7ff bbbe 	b.w	8007382 <_dtoa_r+0x32>
 8007c06:	692a      	ldr	r2, [r5, #16]
 8007c08:	3202      	adds	r2, #2
 8007c0a:	0092      	lsls	r2, r2, #2
 8007c0c:	f105 010c 	add.w	r1, r5, #12
 8007c10:	300c      	adds	r0, #12
 8007c12:	f7ff fb04 	bl	800721e <memcpy>
 8007c16:	2201      	movs	r2, #1
 8007c18:	4631      	mov	r1, r6
 8007c1a:	4648      	mov	r0, r9
 8007c1c:	f000 fbfc 	bl	8008418 <__lshift>
 8007c20:	1c7b      	adds	r3, r7, #1
 8007c22:	9304      	str	r3, [sp, #16]
 8007c24:	eb07 030b 	add.w	r3, r7, fp
 8007c28:	9309      	str	r3, [sp, #36]	@ 0x24
 8007c2a:	9b02      	ldr	r3, [sp, #8]
 8007c2c:	f003 0301 	and.w	r3, r3, #1
 8007c30:	46a8      	mov	r8, r5
 8007c32:	9308      	str	r3, [sp, #32]
 8007c34:	4605      	mov	r5, r0
 8007c36:	9b04      	ldr	r3, [sp, #16]
 8007c38:	9801      	ldr	r0, [sp, #4]
 8007c3a:	4621      	mov	r1, r4
 8007c3c:	f103 3bff 	add.w	fp, r3, #4294967295
 8007c40:	f7ff fafb 	bl	800723a <quorem>
 8007c44:	4641      	mov	r1, r8
 8007c46:	9002      	str	r0, [sp, #8]
 8007c48:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8007c4c:	9801      	ldr	r0, [sp, #4]
 8007c4e:	f000 fc4f 	bl	80084f0 <__mcmp>
 8007c52:	462a      	mov	r2, r5
 8007c54:	9006      	str	r0, [sp, #24]
 8007c56:	4621      	mov	r1, r4
 8007c58:	4648      	mov	r0, r9
 8007c5a:	f000 fc65 	bl	8008528 <__mdiff>
 8007c5e:	68c2      	ldr	r2, [r0, #12]
 8007c60:	4606      	mov	r6, r0
 8007c62:	b9fa      	cbnz	r2, 8007ca4 <_dtoa_r+0x954>
 8007c64:	4601      	mov	r1, r0
 8007c66:	9801      	ldr	r0, [sp, #4]
 8007c68:	f000 fc42 	bl	80084f0 <__mcmp>
 8007c6c:	4602      	mov	r2, r0
 8007c6e:	4631      	mov	r1, r6
 8007c70:	4648      	mov	r0, r9
 8007c72:	920a      	str	r2, [sp, #40]	@ 0x28
 8007c74:	f000 fa0a 	bl	800808c <_Bfree>
 8007c78:	9b07      	ldr	r3, [sp, #28]
 8007c7a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007c7c:	9e04      	ldr	r6, [sp, #16]
 8007c7e:	ea42 0103 	orr.w	r1, r2, r3
 8007c82:	9b08      	ldr	r3, [sp, #32]
 8007c84:	4319      	orrs	r1, r3
 8007c86:	d10f      	bne.n	8007ca8 <_dtoa_r+0x958>
 8007c88:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8007c8c:	d028      	beq.n	8007ce0 <_dtoa_r+0x990>
 8007c8e:	9b06      	ldr	r3, [sp, #24]
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	dd02      	ble.n	8007c9a <_dtoa_r+0x94a>
 8007c94:	9b02      	ldr	r3, [sp, #8]
 8007c96:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 8007c9a:	f88b a000 	strb.w	sl, [fp]
 8007c9e:	e55e      	b.n	800775e <_dtoa_r+0x40e>
 8007ca0:	4628      	mov	r0, r5
 8007ca2:	e7bd      	b.n	8007c20 <_dtoa_r+0x8d0>
 8007ca4:	2201      	movs	r2, #1
 8007ca6:	e7e2      	b.n	8007c6e <_dtoa_r+0x91e>
 8007ca8:	9b06      	ldr	r3, [sp, #24]
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	db04      	blt.n	8007cb8 <_dtoa_r+0x968>
 8007cae:	9907      	ldr	r1, [sp, #28]
 8007cb0:	430b      	orrs	r3, r1
 8007cb2:	9908      	ldr	r1, [sp, #32]
 8007cb4:	430b      	orrs	r3, r1
 8007cb6:	d120      	bne.n	8007cfa <_dtoa_r+0x9aa>
 8007cb8:	2a00      	cmp	r2, #0
 8007cba:	ddee      	ble.n	8007c9a <_dtoa_r+0x94a>
 8007cbc:	9901      	ldr	r1, [sp, #4]
 8007cbe:	2201      	movs	r2, #1
 8007cc0:	4648      	mov	r0, r9
 8007cc2:	f000 fba9 	bl	8008418 <__lshift>
 8007cc6:	4621      	mov	r1, r4
 8007cc8:	9001      	str	r0, [sp, #4]
 8007cca:	f000 fc11 	bl	80084f0 <__mcmp>
 8007cce:	2800      	cmp	r0, #0
 8007cd0:	dc03      	bgt.n	8007cda <_dtoa_r+0x98a>
 8007cd2:	d1e2      	bne.n	8007c9a <_dtoa_r+0x94a>
 8007cd4:	f01a 0f01 	tst.w	sl, #1
 8007cd8:	d0df      	beq.n	8007c9a <_dtoa_r+0x94a>
 8007cda:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8007cde:	d1d9      	bne.n	8007c94 <_dtoa_r+0x944>
 8007ce0:	2339      	movs	r3, #57	@ 0x39
 8007ce2:	f88b 3000 	strb.w	r3, [fp]
 8007ce6:	4633      	mov	r3, r6
 8007ce8:	461e      	mov	r6, r3
 8007cea:	3b01      	subs	r3, #1
 8007cec:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007cf0:	2a39      	cmp	r2, #57	@ 0x39
 8007cf2:	d052      	beq.n	8007d9a <_dtoa_r+0xa4a>
 8007cf4:	3201      	adds	r2, #1
 8007cf6:	701a      	strb	r2, [r3, #0]
 8007cf8:	e531      	b.n	800775e <_dtoa_r+0x40e>
 8007cfa:	2a00      	cmp	r2, #0
 8007cfc:	dd07      	ble.n	8007d0e <_dtoa_r+0x9be>
 8007cfe:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8007d02:	d0ed      	beq.n	8007ce0 <_dtoa_r+0x990>
 8007d04:	f10a 0301 	add.w	r3, sl, #1
 8007d08:	f88b 3000 	strb.w	r3, [fp]
 8007d0c:	e527      	b.n	800775e <_dtoa_r+0x40e>
 8007d0e:	9b04      	ldr	r3, [sp, #16]
 8007d10:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007d12:	f803 ac01 	strb.w	sl, [r3, #-1]
 8007d16:	4293      	cmp	r3, r2
 8007d18:	d029      	beq.n	8007d6e <_dtoa_r+0xa1e>
 8007d1a:	9901      	ldr	r1, [sp, #4]
 8007d1c:	2300      	movs	r3, #0
 8007d1e:	220a      	movs	r2, #10
 8007d20:	4648      	mov	r0, r9
 8007d22:	f000 f9d5 	bl	80080d0 <__multadd>
 8007d26:	45a8      	cmp	r8, r5
 8007d28:	9001      	str	r0, [sp, #4]
 8007d2a:	f04f 0300 	mov.w	r3, #0
 8007d2e:	f04f 020a 	mov.w	r2, #10
 8007d32:	4641      	mov	r1, r8
 8007d34:	4648      	mov	r0, r9
 8007d36:	d107      	bne.n	8007d48 <_dtoa_r+0x9f8>
 8007d38:	f000 f9ca 	bl	80080d0 <__multadd>
 8007d3c:	4680      	mov	r8, r0
 8007d3e:	4605      	mov	r5, r0
 8007d40:	9b04      	ldr	r3, [sp, #16]
 8007d42:	3301      	adds	r3, #1
 8007d44:	9304      	str	r3, [sp, #16]
 8007d46:	e776      	b.n	8007c36 <_dtoa_r+0x8e6>
 8007d48:	f000 f9c2 	bl	80080d0 <__multadd>
 8007d4c:	4629      	mov	r1, r5
 8007d4e:	4680      	mov	r8, r0
 8007d50:	2300      	movs	r3, #0
 8007d52:	220a      	movs	r2, #10
 8007d54:	4648      	mov	r0, r9
 8007d56:	f000 f9bb 	bl	80080d0 <__multadd>
 8007d5a:	4605      	mov	r5, r0
 8007d5c:	e7f0      	b.n	8007d40 <_dtoa_r+0x9f0>
 8007d5e:	f1bb 0f00 	cmp.w	fp, #0
 8007d62:	bfcc      	ite	gt
 8007d64:	465e      	movgt	r6, fp
 8007d66:	2601      	movle	r6, #1
 8007d68:	443e      	add	r6, r7
 8007d6a:	f04f 0800 	mov.w	r8, #0
 8007d6e:	9901      	ldr	r1, [sp, #4]
 8007d70:	2201      	movs	r2, #1
 8007d72:	4648      	mov	r0, r9
 8007d74:	f000 fb50 	bl	8008418 <__lshift>
 8007d78:	4621      	mov	r1, r4
 8007d7a:	9001      	str	r0, [sp, #4]
 8007d7c:	f000 fbb8 	bl	80084f0 <__mcmp>
 8007d80:	2800      	cmp	r0, #0
 8007d82:	dcb0      	bgt.n	8007ce6 <_dtoa_r+0x996>
 8007d84:	d102      	bne.n	8007d8c <_dtoa_r+0xa3c>
 8007d86:	f01a 0f01 	tst.w	sl, #1
 8007d8a:	d1ac      	bne.n	8007ce6 <_dtoa_r+0x996>
 8007d8c:	4633      	mov	r3, r6
 8007d8e:	461e      	mov	r6, r3
 8007d90:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007d94:	2a30      	cmp	r2, #48	@ 0x30
 8007d96:	d0fa      	beq.n	8007d8e <_dtoa_r+0xa3e>
 8007d98:	e4e1      	b.n	800775e <_dtoa_r+0x40e>
 8007d9a:	429f      	cmp	r7, r3
 8007d9c:	d1a4      	bne.n	8007ce8 <_dtoa_r+0x998>
 8007d9e:	9b05      	ldr	r3, [sp, #20]
 8007da0:	3301      	adds	r3, #1
 8007da2:	9305      	str	r3, [sp, #20]
 8007da4:	2331      	movs	r3, #49	@ 0x31
 8007da6:	703b      	strb	r3, [r7, #0]
 8007da8:	e4d9      	b.n	800775e <_dtoa_r+0x40e>
 8007daa:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8007dac:	4f16      	ldr	r7, [pc, #88]	@ (8007e08 <_dtoa_r+0xab8>)
 8007dae:	b11b      	cbz	r3, 8007db8 <_dtoa_r+0xa68>
 8007db0:	f107 0308 	add.w	r3, r7, #8
 8007db4:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8007db6:	6013      	str	r3, [r2, #0]
 8007db8:	4638      	mov	r0, r7
 8007dba:	b011      	add	sp, #68	@ 0x44
 8007dbc:	ecbd 8b02 	vpop	{d8}
 8007dc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007dc4:	9b07      	ldr	r3, [sp, #28]
 8007dc6:	2b01      	cmp	r3, #1
 8007dc8:	f77f ae2c 	ble.w	8007a24 <_dtoa_r+0x6d4>
 8007dcc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007dce:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007dd0:	2001      	movs	r0, #1
 8007dd2:	e64c      	b.n	8007a6e <_dtoa_r+0x71e>
 8007dd4:	f1bb 0f00 	cmp.w	fp, #0
 8007dd8:	f77f aed8 	ble.w	8007b8c <_dtoa_r+0x83c>
 8007ddc:	463e      	mov	r6, r7
 8007dde:	9801      	ldr	r0, [sp, #4]
 8007de0:	4621      	mov	r1, r4
 8007de2:	f7ff fa2a 	bl	800723a <quorem>
 8007de6:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8007dea:	f806 ab01 	strb.w	sl, [r6], #1
 8007dee:	1bf2      	subs	r2, r6, r7
 8007df0:	4593      	cmp	fp, r2
 8007df2:	ddb4      	ble.n	8007d5e <_dtoa_r+0xa0e>
 8007df4:	9901      	ldr	r1, [sp, #4]
 8007df6:	2300      	movs	r3, #0
 8007df8:	220a      	movs	r2, #10
 8007dfa:	4648      	mov	r0, r9
 8007dfc:	f000 f968 	bl	80080d0 <__multadd>
 8007e00:	9001      	str	r0, [sp, #4]
 8007e02:	e7ec      	b.n	8007dde <_dtoa_r+0xa8e>
 8007e04:	08008f10 	.word	0x08008f10
 8007e08:	08008e94 	.word	0x08008e94

08007e0c <_free_r>:
 8007e0c:	b538      	push	{r3, r4, r5, lr}
 8007e0e:	4605      	mov	r5, r0
 8007e10:	2900      	cmp	r1, #0
 8007e12:	d041      	beq.n	8007e98 <_free_r+0x8c>
 8007e14:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007e18:	1f0c      	subs	r4, r1, #4
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	bfb8      	it	lt
 8007e1e:	18e4      	addlt	r4, r4, r3
 8007e20:	f000 f8e8 	bl	8007ff4 <__malloc_lock>
 8007e24:	4a1d      	ldr	r2, [pc, #116]	@ (8007e9c <_free_r+0x90>)
 8007e26:	6813      	ldr	r3, [r2, #0]
 8007e28:	b933      	cbnz	r3, 8007e38 <_free_r+0x2c>
 8007e2a:	6063      	str	r3, [r4, #4]
 8007e2c:	6014      	str	r4, [r2, #0]
 8007e2e:	4628      	mov	r0, r5
 8007e30:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007e34:	f000 b8e4 	b.w	8008000 <__malloc_unlock>
 8007e38:	42a3      	cmp	r3, r4
 8007e3a:	d908      	bls.n	8007e4e <_free_r+0x42>
 8007e3c:	6820      	ldr	r0, [r4, #0]
 8007e3e:	1821      	adds	r1, r4, r0
 8007e40:	428b      	cmp	r3, r1
 8007e42:	bf01      	itttt	eq
 8007e44:	6819      	ldreq	r1, [r3, #0]
 8007e46:	685b      	ldreq	r3, [r3, #4]
 8007e48:	1809      	addeq	r1, r1, r0
 8007e4a:	6021      	streq	r1, [r4, #0]
 8007e4c:	e7ed      	b.n	8007e2a <_free_r+0x1e>
 8007e4e:	461a      	mov	r2, r3
 8007e50:	685b      	ldr	r3, [r3, #4]
 8007e52:	b10b      	cbz	r3, 8007e58 <_free_r+0x4c>
 8007e54:	42a3      	cmp	r3, r4
 8007e56:	d9fa      	bls.n	8007e4e <_free_r+0x42>
 8007e58:	6811      	ldr	r1, [r2, #0]
 8007e5a:	1850      	adds	r0, r2, r1
 8007e5c:	42a0      	cmp	r0, r4
 8007e5e:	d10b      	bne.n	8007e78 <_free_r+0x6c>
 8007e60:	6820      	ldr	r0, [r4, #0]
 8007e62:	4401      	add	r1, r0
 8007e64:	1850      	adds	r0, r2, r1
 8007e66:	4283      	cmp	r3, r0
 8007e68:	6011      	str	r1, [r2, #0]
 8007e6a:	d1e0      	bne.n	8007e2e <_free_r+0x22>
 8007e6c:	6818      	ldr	r0, [r3, #0]
 8007e6e:	685b      	ldr	r3, [r3, #4]
 8007e70:	6053      	str	r3, [r2, #4]
 8007e72:	4408      	add	r0, r1
 8007e74:	6010      	str	r0, [r2, #0]
 8007e76:	e7da      	b.n	8007e2e <_free_r+0x22>
 8007e78:	d902      	bls.n	8007e80 <_free_r+0x74>
 8007e7a:	230c      	movs	r3, #12
 8007e7c:	602b      	str	r3, [r5, #0]
 8007e7e:	e7d6      	b.n	8007e2e <_free_r+0x22>
 8007e80:	6820      	ldr	r0, [r4, #0]
 8007e82:	1821      	adds	r1, r4, r0
 8007e84:	428b      	cmp	r3, r1
 8007e86:	bf04      	itt	eq
 8007e88:	6819      	ldreq	r1, [r3, #0]
 8007e8a:	685b      	ldreq	r3, [r3, #4]
 8007e8c:	6063      	str	r3, [r4, #4]
 8007e8e:	bf04      	itt	eq
 8007e90:	1809      	addeq	r1, r1, r0
 8007e92:	6021      	streq	r1, [r4, #0]
 8007e94:	6054      	str	r4, [r2, #4]
 8007e96:	e7ca      	b.n	8007e2e <_free_r+0x22>
 8007e98:	bd38      	pop	{r3, r4, r5, pc}
 8007e9a:	bf00      	nop
 8007e9c:	240004c4 	.word	0x240004c4

08007ea0 <malloc>:
 8007ea0:	4b02      	ldr	r3, [pc, #8]	@ (8007eac <malloc+0xc>)
 8007ea2:	4601      	mov	r1, r0
 8007ea4:	6818      	ldr	r0, [r3, #0]
 8007ea6:	f000 b825 	b.w	8007ef4 <_malloc_r>
 8007eaa:	bf00      	nop
 8007eac:	2400001c 	.word	0x2400001c

08007eb0 <sbrk_aligned>:
 8007eb0:	b570      	push	{r4, r5, r6, lr}
 8007eb2:	4e0f      	ldr	r6, [pc, #60]	@ (8007ef0 <sbrk_aligned+0x40>)
 8007eb4:	460c      	mov	r4, r1
 8007eb6:	6831      	ldr	r1, [r6, #0]
 8007eb8:	4605      	mov	r5, r0
 8007eba:	b911      	cbnz	r1, 8007ec2 <sbrk_aligned+0x12>
 8007ebc:	f000 fe92 	bl	8008be4 <_sbrk_r>
 8007ec0:	6030      	str	r0, [r6, #0]
 8007ec2:	4621      	mov	r1, r4
 8007ec4:	4628      	mov	r0, r5
 8007ec6:	f000 fe8d 	bl	8008be4 <_sbrk_r>
 8007eca:	1c43      	adds	r3, r0, #1
 8007ecc:	d103      	bne.n	8007ed6 <sbrk_aligned+0x26>
 8007ece:	f04f 34ff 	mov.w	r4, #4294967295
 8007ed2:	4620      	mov	r0, r4
 8007ed4:	bd70      	pop	{r4, r5, r6, pc}
 8007ed6:	1cc4      	adds	r4, r0, #3
 8007ed8:	f024 0403 	bic.w	r4, r4, #3
 8007edc:	42a0      	cmp	r0, r4
 8007ede:	d0f8      	beq.n	8007ed2 <sbrk_aligned+0x22>
 8007ee0:	1a21      	subs	r1, r4, r0
 8007ee2:	4628      	mov	r0, r5
 8007ee4:	f000 fe7e 	bl	8008be4 <_sbrk_r>
 8007ee8:	3001      	adds	r0, #1
 8007eea:	d1f2      	bne.n	8007ed2 <sbrk_aligned+0x22>
 8007eec:	e7ef      	b.n	8007ece <sbrk_aligned+0x1e>
 8007eee:	bf00      	nop
 8007ef0:	240004c0 	.word	0x240004c0

08007ef4 <_malloc_r>:
 8007ef4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ef8:	1ccd      	adds	r5, r1, #3
 8007efa:	f025 0503 	bic.w	r5, r5, #3
 8007efe:	3508      	adds	r5, #8
 8007f00:	2d0c      	cmp	r5, #12
 8007f02:	bf38      	it	cc
 8007f04:	250c      	movcc	r5, #12
 8007f06:	2d00      	cmp	r5, #0
 8007f08:	4606      	mov	r6, r0
 8007f0a:	db01      	blt.n	8007f10 <_malloc_r+0x1c>
 8007f0c:	42a9      	cmp	r1, r5
 8007f0e:	d904      	bls.n	8007f1a <_malloc_r+0x26>
 8007f10:	230c      	movs	r3, #12
 8007f12:	6033      	str	r3, [r6, #0]
 8007f14:	2000      	movs	r0, #0
 8007f16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007f1a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007ff0 <_malloc_r+0xfc>
 8007f1e:	f000 f869 	bl	8007ff4 <__malloc_lock>
 8007f22:	f8d8 3000 	ldr.w	r3, [r8]
 8007f26:	461c      	mov	r4, r3
 8007f28:	bb44      	cbnz	r4, 8007f7c <_malloc_r+0x88>
 8007f2a:	4629      	mov	r1, r5
 8007f2c:	4630      	mov	r0, r6
 8007f2e:	f7ff ffbf 	bl	8007eb0 <sbrk_aligned>
 8007f32:	1c43      	adds	r3, r0, #1
 8007f34:	4604      	mov	r4, r0
 8007f36:	d158      	bne.n	8007fea <_malloc_r+0xf6>
 8007f38:	f8d8 4000 	ldr.w	r4, [r8]
 8007f3c:	4627      	mov	r7, r4
 8007f3e:	2f00      	cmp	r7, #0
 8007f40:	d143      	bne.n	8007fca <_malloc_r+0xd6>
 8007f42:	2c00      	cmp	r4, #0
 8007f44:	d04b      	beq.n	8007fde <_malloc_r+0xea>
 8007f46:	6823      	ldr	r3, [r4, #0]
 8007f48:	4639      	mov	r1, r7
 8007f4a:	4630      	mov	r0, r6
 8007f4c:	eb04 0903 	add.w	r9, r4, r3
 8007f50:	f000 fe48 	bl	8008be4 <_sbrk_r>
 8007f54:	4581      	cmp	r9, r0
 8007f56:	d142      	bne.n	8007fde <_malloc_r+0xea>
 8007f58:	6821      	ldr	r1, [r4, #0]
 8007f5a:	1a6d      	subs	r5, r5, r1
 8007f5c:	4629      	mov	r1, r5
 8007f5e:	4630      	mov	r0, r6
 8007f60:	f7ff ffa6 	bl	8007eb0 <sbrk_aligned>
 8007f64:	3001      	adds	r0, #1
 8007f66:	d03a      	beq.n	8007fde <_malloc_r+0xea>
 8007f68:	6823      	ldr	r3, [r4, #0]
 8007f6a:	442b      	add	r3, r5
 8007f6c:	6023      	str	r3, [r4, #0]
 8007f6e:	f8d8 3000 	ldr.w	r3, [r8]
 8007f72:	685a      	ldr	r2, [r3, #4]
 8007f74:	bb62      	cbnz	r2, 8007fd0 <_malloc_r+0xdc>
 8007f76:	f8c8 7000 	str.w	r7, [r8]
 8007f7a:	e00f      	b.n	8007f9c <_malloc_r+0xa8>
 8007f7c:	6822      	ldr	r2, [r4, #0]
 8007f7e:	1b52      	subs	r2, r2, r5
 8007f80:	d420      	bmi.n	8007fc4 <_malloc_r+0xd0>
 8007f82:	2a0b      	cmp	r2, #11
 8007f84:	d917      	bls.n	8007fb6 <_malloc_r+0xc2>
 8007f86:	1961      	adds	r1, r4, r5
 8007f88:	42a3      	cmp	r3, r4
 8007f8a:	6025      	str	r5, [r4, #0]
 8007f8c:	bf18      	it	ne
 8007f8e:	6059      	strne	r1, [r3, #4]
 8007f90:	6863      	ldr	r3, [r4, #4]
 8007f92:	bf08      	it	eq
 8007f94:	f8c8 1000 	streq.w	r1, [r8]
 8007f98:	5162      	str	r2, [r4, r5]
 8007f9a:	604b      	str	r3, [r1, #4]
 8007f9c:	4630      	mov	r0, r6
 8007f9e:	f000 f82f 	bl	8008000 <__malloc_unlock>
 8007fa2:	f104 000b 	add.w	r0, r4, #11
 8007fa6:	1d23      	adds	r3, r4, #4
 8007fa8:	f020 0007 	bic.w	r0, r0, #7
 8007fac:	1ac2      	subs	r2, r0, r3
 8007fae:	bf1c      	itt	ne
 8007fb0:	1a1b      	subne	r3, r3, r0
 8007fb2:	50a3      	strne	r3, [r4, r2]
 8007fb4:	e7af      	b.n	8007f16 <_malloc_r+0x22>
 8007fb6:	6862      	ldr	r2, [r4, #4]
 8007fb8:	42a3      	cmp	r3, r4
 8007fba:	bf0c      	ite	eq
 8007fbc:	f8c8 2000 	streq.w	r2, [r8]
 8007fc0:	605a      	strne	r2, [r3, #4]
 8007fc2:	e7eb      	b.n	8007f9c <_malloc_r+0xa8>
 8007fc4:	4623      	mov	r3, r4
 8007fc6:	6864      	ldr	r4, [r4, #4]
 8007fc8:	e7ae      	b.n	8007f28 <_malloc_r+0x34>
 8007fca:	463c      	mov	r4, r7
 8007fcc:	687f      	ldr	r7, [r7, #4]
 8007fce:	e7b6      	b.n	8007f3e <_malloc_r+0x4a>
 8007fd0:	461a      	mov	r2, r3
 8007fd2:	685b      	ldr	r3, [r3, #4]
 8007fd4:	42a3      	cmp	r3, r4
 8007fd6:	d1fb      	bne.n	8007fd0 <_malloc_r+0xdc>
 8007fd8:	2300      	movs	r3, #0
 8007fda:	6053      	str	r3, [r2, #4]
 8007fdc:	e7de      	b.n	8007f9c <_malloc_r+0xa8>
 8007fde:	230c      	movs	r3, #12
 8007fe0:	6033      	str	r3, [r6, #0]
 8007fe2:	4630      	mov	r0, r6
 8007fe4:	f000 f80c 	bl	8008000 <__malloc_unlock>
 8007fe8:	e794      	b.n	8007f14 <_malloc_r+0x20>
 8007fea:	6005      	str	r5, [r0, #0]
 8007fec:	e7d6      	b.n	8007f9c <_malloc_r+0xa8>
 8007fee:	bf00      	nop
 8007ff0:	240004c4 	.word	0x240004c4

08007ff4 <__malloc_lock>:
 8007ff4:	4801      	ldr	r0, [pc, #4]	@ (8007ffc <__malloc_lock+0x8>)
 8007ff6:	f7ff b910 	b.w	800721a <__retarget_lock_acquire_recursive>
 8007ffa:	bf00      	nop
 8007ffc:	240004bc 	.word	0x240004bc

08008000 <__malloc_unlock>:
 8008000:	4801      	ldr	r0, [pc, #4]	@ (8008008 <__malloc_unlock+0x8>)
 8008002:	f7ff b90b 	b.w	800721c <__retarget_lock_release_recursive>
 8008006:	bf00      	nop
 8008008:	240004bc 	.word	0x240004bc

0800800c <_Balloc>:
 800800c:	b570      	push	{r4, r5, r6, lr}
 800800e:	69c6      	ldr	r6, [r0, #28]
 8008010:	4604      	mov	r4, r0
 8008012:	460d      	mov	r5, r1
 8008014:	b976      	cbnz	r6, 8008034 <_Balloc+0x28>
 8008016:	2010      	movs	r0, #16
 8008018:	f7ff ff42 	bl	8007ea0 <malloc>
 800801c:	4602      	mov	r2, r0
 800801e:	61e0      	str	r0, [r4, #28]
 8008020:	b920      	cbnz	r0, 800802c <_Balloc+0x20>
 8008022:	4b18      	ldr	r3, [pc, #96]	@ (8008084 <_Balloc+0x78>)
 8008024:	4818      	ldr	r0, [pc, #96]	@ (8008088 <_Balloc+0x7c>)
 8008026:	216b      	movs	r1, #107	@ 0x6b
 8008028:	f000 fdec 	bl	8008c04 <__assert_func>
 800802c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008030:	6006      	str	r6, [r0, #0]
 8008032:	60c6      	str	r6, [r0, #12]
 8008034:	69e6      	ldr	r6, [r4, #28]
 8008036:	68f3      	ldr	r3, [r6, #12]
 8008038:	b183      	cbz	r3, 800805c <_Balloc+0x50>
 800803a:	69e3      	ldr	r3, [r4, #28]
 800803c:	68db      	ldr	r3, [r3, #12]
 800803e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008042:	b9b8      	cbnz	r0, 8008074 <_Balloc+0x68>
 8008044:	2101      	movs	r1, #1
 8008046:	fa01 f605 	lsl.w	r6, r1, r5
 800804a:	1d72      	adds	r2, r6, #5
 800804c:	0092      	lsls	r2, r2, #2
 800804e:	4620      	mov	r0, r4
 8008050:	f000 fdf6 	bl	8008c40 <_calloc_r>
 8008054:	b160      	cbz	r0, 8008070 <_Balloc+0x64>
 8008056:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800805a:	e00e      	b.n	800807a <_Balloc+0x6e>
 800805c:	2221      	movs	r2, #33	@ 0x21
 800805e:	2104      	movs	r1, #4
 8008060:	4620      	mov	r0, r4
 8008062:	f000 fded 	bl	8008c40 <_calloc_r>
 8008066:	69e3      	ldr	r3, [r4, #28]
 8008068:	60f0      	str	r0, [r6, #12]
 800806a:	68db      	ldr	r3, [r3, #12]
 800806c:	2b00      	cmp	r3, #0
 800806e:	d1e4      	bne.n	800803a <_Balloc+0x2e>
 8008070:	2000      	movs	r0, #0
 8008072:	bd70      	pop	{r4, r5, r6, pc}
 8008074:	6802      	ldr	r2, [r0, #0]
 8008076:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800807a:	2300      	movs	r3, #0
 800807c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008080:	e7f7      	b.n	8008072 <_Balloc+0x66>
 8008082:	bf00      	nop
 8008084:	08008ea1 	.word	0x08008ea1
 8008088:	08008f21 	.word	0x08008f21

0800808c <_Bfree>:
 800808c:	b570      	push	{r4, r5, r6, lr}
 800808e:	69c6      	ldr	r6, [r0, #28]
 8008090:	4605      	mov	r5, r0
 8008092:	460c      	mov	r4, r1
 8008094:	b976      	cbnz	r6, 80080b4 <_Bfree+0x28>
 8008096:	2010      	movs	r0, #16
 8008098:	f7ff ff02 	bl	8007ea0 <malloc>
 800809c:	4602      	mov	r2, r0
 800809e:	61e8      	str	r0, [r5, #28]
 80080a0:	b920      	cbnz	r0, 80080ac <_Bfree+0x20>
 80080a2:	4b09      	ldr	r3, [pc, #36]	@ (80080c8 <_Bfree+0x3c>)
 80080a4:	4809      	ldr	r0, [pc, #36]	@ (80080cc <_Bfree+0x40>)
 80080a6:	218f      	movs	r1, #143	@ 0x8f
 80080a8:	f000 fdac 	bl	8008c04 <__assert_func>
 80080ac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80080b0:	6006      	str	r6, [r0, #0]
 80080b2:	60c6      	str	r6, [r0, #12]
 80080b4:	b13c      	cbz	r4, 80080c6 <_Bfree+0x3a>
 80080b6:	69eb      	ldr	r3, [r5, #28]
 80080b8:	6862      	ldr	r2, [r4, #4]
 80080ba:	68db      	ldr	r3, [r3, #12]
 80080bc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80080c0:	6021      	str	r1, [r4, #0]
 80080c2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80080c6:	bd70      	pop	{r4, r5, r6, pc}
 80080c8:	08008ea1 	.word	0x08008ea1
 80080cc:	08008f21 	.word	0x08008f21

080080d0 <__multadd>:
 80080d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80080d4:	690d      	ldr	r5, [r1, #16]
 80080d6:	4607      	mov	r7, r0
 80080d8:	460c      	mov	r4, r1
 80080da:	461e      	mov	r6, r3
 80080dc:	f101 0c14 	add.w	ip, r1, #20
 80080e0:	2000      	movs	r0, #0
 80080e2:	f8dc 3000 	ldr.w	r3, [ip]
 80080e6:	b299      	uxth	r1, r3
 80080e8:	fb02 6101 	mla	r1, r2, r1, r6
 80080ec:	0c1e      	lsrs	r6, r3, #16
 80080ee:	0c0b      	lsrs	r3, r1, #16
 80080f0:	fb02 3306 	mla	r3, r2, r6, r3
 80080f4:	b289      	uxth	r1, r1
 80080f6:	3001      	adds	r0, #1
 80080f8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80080fc:	4285      	cmp	r5, r0
 80080fe:	f84c 1b04 	str.w	r1, [ip], #4
 8008102:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008106:	dcec      	bgt.n	80080e2 <__multadd+0x12>
 8008108:	b30e      	cbz	r6, 800814e <__multadd+0x7e>
 800810a:	68a3      	ldr	r3, [r4, #8]
 800810c:	42ab      	cmp	r3, r5
 800810e:	dc19      	bgt.n	8008144 <__multadd+0x74>
 8008110:	6861      	ldr	r1, [r4, #4]
 8008112:	4638      	mov	r0, r7
 8008114:	3101      	adds	r1, #1
 8008116:	f7ff ff79 	bl	800800c <_Balloc>
 800811a:	4680      	mov	r8, r0
 800811c:	b928      	cbnz	r0, 800812a <__multadd+0x5a>
 800811e:	4602      	mov	r2, r0
 8008120:	4b0c      	ldr	r3, [pc, #48]	@ (8008154 <__multadd+0x84>)
 8008122:	480d      	ldr	r0, [pc, #52]	@ (8008158 <__multadd+0x88>)
 8008124:	21ba      	movs	r1, #186	@ 0xba
 8008126:	f000 fd6d 	bl	8008c04 <__assert_func>
 800812a:	6922      	ldr	r2, [r4, #16]
 800812c:	3202      	adds	r2, #2
 800812e:	f104 010c 	add.w	r1, r4, #12
 8008132:	0092      	lsls	r2, r2, #2
 8008134:	300c      	adds	r0, #12
 8008136:	f7ff f872 	bl	800721e <memcpy>
 800813a:	4621      	mov	r1, r4
 800813c:	4638      	mov	r0, r7
 800813e:	f7ff ffa5 	bl	800808c <_Bfree>
 8008142:	4644      	mov	r4, r8
 8008144:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008148:	3501      	adds	r5, #1
 800814a:	615e      	str	r6, [r3, #20]
 800814c:	6125      	str	r5, [r4, #16]
 800814e:	4620      	mov	r0, r4
 8008150:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008154:	08008f10 	.word	0x08008f10
 8008158:	08008f21 	.word	0x08008f21

0800815c <__hi0bits>:
 800815c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008160:	4603      	mov	r3, r0
 8008162:	bf36      	itet	cc
 8008164:	0403      	lslcc	r3, r0, #16
 8008166:	2000      	movcs	r0, #0
 8008168:	2010      	movcc	r0, #16
 800816a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800816e:	bf3c      	itt	cc
 8008170:	021b      	lslcc	r3, r3, #8
 8008172:	3008      	addcc	r0, #8
 8008174:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008178:	bf3c      	itt	cc
 800817a:	011b      	lslcc	r3, r3, #4
 800817c:	3004      	addcc	r0, #4
 800817e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008182:	bf3c      	itt	cc
 8008184:	009b      	lslcc	r3, r3, #2
 8008186:	3002      	addcc	r0, #2
 8008188:	2b00      	cmp	r3, #0
 800818a:	db05      	blt.n	8008198 <__hi0bits+0x3c>
 800818c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008190:	f100 0001 	add.w	r0, r0, #1
 8008194:	bf08      	it	eq
 8008196:	2020      	moveq	r0, #32
 8008198:	4770      	bx	lr

0800819a <__lo0bits>:
 800819a:	6803      	ldr	r3, [r0, #0]
 800819c:	4602      	mov	r2, r0
 800819e:	f013 0007 	ands.w	r0, r3, #7
 80081a2:	d00b      	beq.n	80081bc <__lo0bits+0x22>
 80081a4:	07d9      	lsls	r1, r3, #31
 80081a6:	d421      	bmi.n	80081ec <__lo0bits+0x52>
 80081a8:	0798      	lsls	r0, r3, #30
 80081aa:	bf49      	itett	mi
 80081ac:	085b      	lsrmi	r3, r3, #1
 80081ae:	089b      	lsrpl	r3, r3, #2
 80081b0:	2001      	movmi	r0, #1
 80081b2:	6013      	strmi	r3, [r2, #0]
 80081b4:	bf5c      	itt	pl
 80081b6:	6013      	strpl	r3, [r2, #0]
 80081b8:	2002      	movpl	r0, #2
 80081ba:	4770      	bx	lr
 80081bc:	b299      	uxth	r1, r3
 80081be:	b909      	cbnz	r1, 80081c4 <__lo0bits+0x2a>
 80081c0:	0c1b      	lsrs	r3, r3, #16
 80081c2:	2010      	movs	r0, #16
 80081c4:	b2d9      	uxtb	r1, r3
 80081c6:	b909      	cbnz	r1, 80081cc <__lo0bits+0x32>
 80081c8:	3008      	adds	r0, #8
 80081ca:	0a1b      	lsrs	r3, r3, #8
 80081cc:	0719      	lsls	r1, r3, #28
 80081ce:	bf04      	itt	eq
 80081d0:	091b      	lsreq	r3, r3, #4
 80081d2:	3004      	addeq	r0, #4
 80081d4:	0799      	lsls	r1, r3, #30
 80081d6:	bf04      	itt	eq
 80081d8:	089b      	lsreq	r3, r3, #2
 80081da:	3002      	addeq	r0, #2
 80081dc:	07d9      	lsls	r1, r3, #31
 80081de:	d403      	bmi.n	80081e8 <__lo0bits+0x4e>
 80081e0:	085b      	lsrs	r3, r3, #1
 80081e2:	f100 0001 	add.w	r0, r0, #1
 80081e6:	d003      	beq.n	80081f0 <__lo0bits+0x56>
 80081e8:	6013      	str	r3, [r2, #0]
 80081ea:	4770      	bx	lr
 80081ec:	2000      	movs	r0, #0
 80081ee:	4770      	bx	lr
 80081f0:	2020      	movs	r0, #32
 80081f2:	4770      	bx	lr

080081f4 <__i2b>:
 80081f4:	b510      	push	{r4, lr}
 80081f6:	460c      	mov	r4, r1
 80081f8:	2101      	movs	r1, #1
 80081fa:	f7ff ff07 	bl	800800c <_Balloc>
 80081fe:	4602      	mov	r2, r0
 8008200:	b928      	cbnz	r0, 800820e <__i2b+0x1a>
 8008202:	4b05      	ldr	r3, [pc, #20]	@ (8008218 <__i2b+0x24>)
 8008204:	4805      	ldr	r0, [pc, #20]	@ (800821c <__i2b+0x28>)
 8008206:	f240 1145 	movw	r1, #325	@ 0x145
 800820a:	f000 fcfb 	bl	8008c04 <__assert_func>
 800820e:	2301      	movs	r3, #1
 8008210:	6144      	str	r4, [r0, #20]
 8008212:	6103      	str	r3, [r0, #16]
 8008214:	bd10      	pop	{r4, pc}
 8008216:	bf00      	nop
 8008218:	08008f10 	.word	0x08008f10
 800821c:	08008f21 	.word	0x08008f21

08008220 <__multiply>:
 8008220:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008224:	4617      	mov	r7, r2
 8008226:	690a      	ldr	r2, [r1, #16]
 8008228:	693b      	ldr	r3, [r7, #16]
 800822a:	429a      	cmp	r2, r3
 800822c:	bfa8      	it	ge
 800822e:	463b      	movge	r3, r7
 8008230:	4689      	mov	r9, r1
 8008232:	bfa4      	itt	ge
 8008234:	460f      	movge	r7, r1
 8008236:	4699      	movge	r9, r3
 8008238:	693d      	ldr	r5, [r7, #16]
 800823a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800823e:	68bb      	ldr	r3, [r7, #8]
 8008240:	6879      	ldr	r1, [r7, #4]
 8008242:	eb05 060a 	add.w	r6, r5, sl
 8008246:	42b3      	cmp	r3, r6
 8008248:	b085      	sub	sp, #20
 800824a:	bfb8      	it	lt
 800824c:	3101      	addlt	r1, #1
 800824e:	f7ff fedd 	bl	800800c <_Balloc>
 8008252:	b930      	cbnz	r0, 8008262 <__multiply+0x42>
 8008254:	4602      	mov	r2, r0
 8008256:	4b41      	ldr	r3, [pc, #260]	@ (800835c <__multiply+0x13c>)
 8008258:	4841      	ldr	r0, [pc, #260]	@ (8008360 <__multiply+0x140>)
 800825a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800825e:	f000 fcd1 	bl	8008c04 <__assert_func>
 8008262:	f100 0414 	add.w	r4, r0, #20
 8008266:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800826a:	4623      	mov	r3, r4
 800826c:	2200      	movs	r2, #0
 800826e:	4573      	cmp	r3, lr
 8008270:	d320      	bcc.n	80082b4 <__multiply+0x94>
 8008272:	f107 0814 	add.w	r8, r7, #20
 8008276:	f109 0114 	add.w	r1, r9, #20
 800827a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800827e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8008282:	9302      	str	r3, [sp, #8]
 8008284:	1beb      	subs	r3, r5, r7
 8008286:	3b15      	subs	r3, #21
 8008288:	f023 0303 	bic.w	r3, r3, #3
 800828c:	3304      	adds	r3, #4
 800828e:	3715      	adds	r7, #21
 8008290:	42bd      	cmp	r5, r7
 8008292:	bf38      	it	cc
 8008294:	2304      	movcc	r3, #4
 8008296:	9301      	str	r3, [sp, #4]
 8008298:	9b02      	ldr	r3, [sp, #8]
 800829a:	9103      	str	r1, [sp, #12]
 800829c:	428b      	cmp	r3, r1
 800829e:	d80c      	bhi.n	80082ba <__multiply+0x9a>
 80082a0:	2e00      	cmp	r6, #0
 80082a2:	dd03      	ble.n	80082ac <__multiply+0x8c>
 80082a4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d055      	beq.n	8008358 <__multiply+0x138>
 80082ac:	6106      	str	r6, [r0, #16]
 80082ae:	b005      	add	sp, #20
 80082b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082b4:	f843 2b04 	str.w	r2, [r3], #4
 80082b8:	e7d9      	b.n	800826e <__multiply+0x4e>
 80082ba:	f8b1 a000 	ldrh.w	sl, [r1]
 80082be:	f1ba 0f00 	cmp.w	sl, #0
 80082c2:	d01f      	beq.n	8008304 <__multiply+0xe4>
 80082c4:	46c4      	mov	ip, r8
 80082c6:	46a1      	mov	r9, r4
 80082c8:	2700      	movs	r7, #0
 80082ca:	f85c 2b04 	ldr.w	r2, [ip], #4
 80082ce:	f8d9 3000 	ldr.w	r3, [r9]
 80082d2:	fa1f fb82 	uxth.w	fp, r2
 80082d6:	b29b      	uxth	r3, r3
 80082d8:	fb0a 330b 	mla	r3, sl, fp, r3
 80082dc:	443b      	add	r3, r7
 80082de:	f8d9 7000 	ldr.w	r7, [r9]
 80082e2:	0c12      	lsrs	r2, r2, #16
 80082e4:	0c3f      	lsrs	r7, r7, #16
 80082e6:	fb0a 7202 	mla	r2, sl, r2, r7
 80082ea:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80082ee:	b29b      	uxth	r3, r3
 80082f0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80082f4:	4565      	cmp	r5, ip
 80082f6:	f849 3b04 	str.w	r3, [r9], #4
 80082fa:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80082fe:	d8e4      	bhi.n	80082ca <__multiply+0xaa>
 8008300:	9b01      	ldr	r3, [sp, #4]
 8008302:	50e7      	str	r7, [r4, r3]
 8008304:	9b03      	ldr	r3, [sp, #12]
 8008306:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800830a:	3104      	adds	r1, #4
 800830c:	f1b9 0f00 	cmp.w	r9, #0
 8008310:	d020      	beq.n	8008354 <__multiply+0x134>
 8008312:	6823      	ldr	r3, [r4, #0]
 8008314:	4647      	mov	r7, r8
 8008316:	46a4      	mov	ip, r4
 8008318:	f04f 0a00 	mov.w	sl, #0
 800831c:	f8b7 b000 	ldrh.w	fp, [r7]
 8008320:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8008324:	fb09 220b 	mla	r2, r9, fp, r2
 8008328:	4452      	add	r2, sl
 800832a:	b29b      	uxth	r3, r3
 800832c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008330:	f84c 3b04 	str.w	r3, [ip], #4
 8008334:	f857 3b04 	ldr.w	r3, [r7], #4
 8008338:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800833c:	f8bc 3000 	ldrh.w	r3, [ip]
 8008340:	fb09 330a 	mla	r3, r9, sl, r3
 8008344:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8008348:	42bd      	cmp	r5, r7
 800834a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800834e:	d8e5      	bhi.n	800831c <__multiply+0xfc>
 8008350:	9a01      	ldr	r2, [sp, #4]
 8008352:	50a3      	str	r3, [r4, r2]
 8008354:	3404      	adds	r4, #4
 8008356:	e79f      	b.n	8008298 <__multiply+0x78>
 8008358:	3e01      	subs	r6, #1
 800835a:	e7a1      	b.n	80082a0 <__multiply+0x80>
 800835c:	08008f10 	.word	0x08008f10
 8008360:	08008f21 	.word	0x08008f21

08008364 <__pow5mult>:
 8008364:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008368:	4615      	mov	r5, r2
 800836a:	f012 0203 	ands.w	r2, r2, #3
 800836e:	4607      	mov	r7, r0
 8008370:	460e      	mov	r6, r1
 8008372:	d007      	beq.n	8008384 <__pow5mult+0x20>
 8008374:	4c25      	ldr	r4, [pc, #148]	@ (800840c <__pow5mult+0xa8>)
 8008376:	3a01      	subs	r2, #1
 8008378:	2300      	movs	r3, #0
 800837a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800837e:	f7ff fea7 	bl	80080d0 <__multadd>
 8008382:	4606      	mov	r6, r0
 8008384:	10ad      	asrs	r5, r5, #2
 8008386:	d03d      	beq.n	8008404 <__pow5mult+0xa0>
 8008388:	69fc      	ldr	r4, [r7, #28]
 800838a:	b97c      	cbnz	r4, 80083ac <__pow5mult+0x48>
 800838c:	2010      	movs	r0, #16
 800838e:	f7ff fd87 	bl	8007ea0 <malloc>
 8008392:	4602      	mov	r2, r0
 8008394:	61f8      	str	r0, [r7, #28]
 8008396:	b928      	cbnz	r0, 80083a4 <__pow5mult+0x40>
 8008398:	4b1d      	ldr	r3, [pc, #116]	@ (8008410 <__pow5mult+0xac>)
 800839a:	481e      	ldr	r0, [pc, #120]	@ (8008414 <__pow5mult+0xb0>)
 800839c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80083a0:	f000 fc30 	bl	8008c04 <__assert_func>
 80083a4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80083a8:	6004      	str	r4, [r0, #0]
 80083aa:	60c4      	str	r4, [r0, #12]
 80083ac:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80083b0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80083b4:	b94c      	cbnz	r4, 80083ca <__pow5mult+0x66>
 80083b6:	f240 2171 	movw	r1, #625	@ 0x271
 80083ba:	4638      	mov	r0, r7
 80083bc:	f7ff ff1a 	bl	80081f4 <__i2b>
 80083c0:	2300      	movs	r3, #0
 80083c2:	f8c8 0008 	str.w	r0, [r8, #8]
 80083c6:	4604      	mov	r4, r0
 80083c8:	6003      	str	r3, [r0, #0]
 80083ca:	f04f 0900 	mov.w	r9, #0
 80083ce:	07eb      	lsls	r3, r5, #31
 80083d0:	d50a      	bpl.n	80083e8 <__pow5mult+0x84>
 80083d2:	4631      	mov	r1, r6
 80083d4:	4622      	mov	r2, r4
 80083d6:	4638      	mov	r0, r7
 80083d8:	f7ff ff22 	bl	8008220 <__multiply>
 80083dc:	4631      	mov	r1, r6
 80083de:	4680      	mov	r8, r0
 80083e0:	4638      	mov	r0, r7
 80083e2:	f7ff fe53 	bl	800808c <_Bfree>
 80083e6:	4646      	mov	r6, r8
 80083e8:	106d      	asrs	r5, r5, #1
 80083ea:	d00b      	beq.n	8008404 <__pow5mult+0xa0>
 80083ec:	6820      	ldr	r0, [r4, #0]
 80083ee:	b938      	cbnz	r0, 8008400 <__pow5mult+0x9c>
 80083f0:	4622      	mov	r2, r4
 80083f2:	4621      	mov	r1, r4
 80083f4:	4638      	mov	r0, r7
 80083f6:	f7ff ff13 	bl	8008220 <__multiply>
 80083fa:	6020      	str	r0, [r4, #0]
 80083fc:	f8c0 9000 	str.w	r9, [r0]
 8008400:	4604      	mov	r4, r0
 8008402:	e7e4      	b.n	80083ce <__pow5mult+0x6a>
 8008404:	4630      	mov	r0, r6
 8008406:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800840a:	bf00      	nop
 800840c:	08008fd4 	.word	0x08008fd4
 8008410:	08008ea1 	.word	0x08008ea1
 8008414:	08008f21 	.word	0x08008f21

08008418 <__lshift>:
 8008418:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800841c:	460c      	mov	r4, r1
 800841e:	6849      	ldr	r1, [r1, #4]
 8008420:	6923      	ldr	r3, [r4, #16]
 8008422:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008426:	68a3      	ldr	r3, [r4, #8]
 8008428:	4607      	mov	r7, r0
 800842a:	4691      	mov	r9, r2
 800842c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008430:	f108 0601 	add.w	r6, r8, #1
 8008434:	42b3      	cmp	r3, r6
 8008436:	db0b      	blt.n	8008450 <__lshift+0x38>
 8008438:	4638      	mov	r0, r7
 800843a:	f7ff fde7 	bl	800800c <_Balloc>
 800843e:	4605      	mov	r5, r0
 8008440:	b948      	cbnz	r0, 8008456 <__lshift+0x3e>
 8008442:	4602      	mov	r2, r0
 8008444:	4b28      	ldr	r3, [pc, #160]	@ (80084e8 <__lshift+0xd0>)
 8008446:	4829      	ldr	r0, [pc, #164]	@ (80084ec <__lshift+0xd4>)
 8008448:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800844c:	f000 fbda 	bl	8008c04 <__assert_func>
 8008450:	3101      	adds	r1, #1
 8008452:	005b      	lsls	r3, r3, #1
 8008454:	e7ee      	b.n	8008434 <__lshift+0x1c>
 8008456:	2300      	movs	r3, #0
 8008458:	f100 0114 	add.w	r1, r0, #20
 800845c:	f100 0210 	add.w	r2, r0, #16
 8008460:	4618      	mov	r0, r3
 8008462:	4553      	cmp	r3, sl
 8008464:	db33      	blt.n	80084ce <__lshift+0xb6>
 8008466:	6920      	ldr	r0, [r4, #16]
 8008468:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800846c:	f104 0314 	add.w	r3, r4, #20
 8008470:	f019 091f 	ands.w	r9, r9, #31
 8008474:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008478:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800847c:	d02b      	beq.n	80084d6 <__lshift+0xbe>
 800847e:	f1c9 0e20 	rsb	lr, r9, #32
 8008482:	468a      	mov	sl, r1
 8008484:	2200      	movs	r2, #0
 8008486:	6818      	ldr	r0, [r3, #0]
 8008488:	fa00 f009 	lsl.w	r0, r0, r9
 800848c:	4310      	orrs	r0, r2
 800848e:	f84a 0b04 	str.w	r0, [sl], #4
 8008492:	f853 2b04 	ldr.w	r2, [r3], #4
 8008496:	459c      	cmp	ip, r3
 8008498:	fa22 f20e 	lsr.w	r2, r2, lr
 800849c:	d8f3      	bhi.n	8008486 <__lshift+0x6e>
 800849e:	ebac 0304 	sub.w	r3, ip, r4
 80084a2:	3b15      	subs	r3, #21
 80084a4:	f023 0303 	bic.w	r3, r3, #3
 80084a8:	3304      	adds	r3, #4
 80084aa:	f104 0015 	add.w	r0, r4, #21
 80084ae:	4560      	cmp	r0, ip
 80084b0:	bf88      	it	hi
 80084b2:	2304      	movhi	r3, #4
 80084b4:	50ca      	str	r2, [r1, r3]
 80084b6:	b10a      	cbz	r2, 80084bc <__lshift+0xa4>
 80084b8:	f108 0602 	add.w	r6, r8, #2
 80084bc:	3e01      	subs	r6, #1
 80084be:	4638      	mov	r0, r7
 80084c0:	612e      	str	r6, [r5, #16]
 80084c2:	4621      	mov	r1, r4
 80084c4:	f7ff fde2 	bl	800808c <_Bfree>
 80084c8:	4628      	mov	r0, r5
 80084ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80084ce:	f842 0f04 	str.w	r0, [r2, #4]!
 80084d2:	3301      	adds	r3, #1
 80084d4:	e7c5      	b.n	8008462 <__lshift+0x4a>
 80084d6:	3904      	subs	r1, #4
 80084d8:	f853 2b04 	ldr.w	r2, [r3], #4
 80084dc:	f841 2f04 	str.w	r2, [r1, #4]!
 80084e0:	459c      	cmp	ip, r3
 80084e2:	d8f9      	bhi.n	80084d8 <__lshift+0xc0>
 80084e4:	e7ea      	b.n	80084bc <__lshift+0xa4>
 80084e6:	bf00      	nop
 80084e8:	08008f10 	.word	0x08008f10
 80084ec:	08008f21 	.word	0x08008f21

080084f0 <__mcmp>:
 80084f0:	690a      	ldr	r2, [r1, #16]
 80084f2:	4603      	mov	r3, r0
 80084f4:	6900      	ldr	r0, [r0, #16]
 80084f6:	1a80      	subs	r0, r0, r2
 80084f8:	b530      	push	{r4, r5, lr}
 80084fa:	d10e      	bne.n	800851a <__mcmp+0x2a>
 80084fc:	3314      	adds	r3, #20
 80084fe:	3114      	adds	r1, #20
 8008500:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008504:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008508:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800850c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008510:	4295      	cmp	r5, r2
 8008512:	d003      	beq.n	800851c <__mcmp+0x2c>
 8008514:	d205      	bcs.n	8008522 <__mcmp+0x32>
 8008516:	f04f 30ff 	mov.w	r0, #4294967295
 800851a:	bd30      	pop	{r4, r5, pc}
 800851c:	42a3      	cmp	r3, r4
 800851e:	d3f3      	bcc.n	8008508 <__mcmp+0x18>
 8008520:	e7fb      	b.n	800851a <__mcmp+0x2a>
 8008522:	2001      	movs	r0, #1
 8008524:	e7f9      	b.n	800851a <__mcmp+0x2a>
	...

08008528 <__mdiff>:
 8008528:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800852c:	4689      	mov	r9, r1
 800852e:	4606      	mov	r6, r0
 8008530:	4611      	mov	r1, r2
 8008532:	4648      	mov	r0, r9
 8008534:	4614      	mov	r4, r2
 8008536:	f7ff ffdb 	bl	80084f0 <__mcmp>
 800853a:	1e05      	subs	r5, r0, #0
 800853c:	d112      	bne.n	8008564 <__mdiff+0x3c>
 800853e:	4629      	mov	r1, r5
 8008540:	4630      	mov	r0, r6
 8008542:	f7ff fd63 	bl	800800c <_Balloc>
 8008546:	4602      	mov	r2, r0
 8008548:	b928      	cbnz	r0, 8008556 <__mdiff+0x2e>
 800854a:	4b3f      	ldr	r3, [pc, #252]	@ (8008648 <__mdiff+0x120>)
 800854c:	f240 2137 	movw	r1, #567	@ 0x237
 8008550:	483e      	ldr	r0, [pc, #248]	@ (800864c <__mdiff+0x124>)
 8008552:	f000 fb57 	bl	8008c04 <__assert_func>
 8008556:	2301      	movs	r3, #1
 8008558:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800855c:	4610      	mov	r0, r2
 800855e:	b003      	add	sp, #12
 8008560:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008564:	bfbc      	itt	lt
 8008566:	464b      	movlt	r3, r9
 8008568:	46a1      	movlt	r9, r4
 800856a:	4630      	mov	r0, r6
 800856c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008570:	bfba      	itte	lt
 8008572:	461c      	movlt	r4, r3
 8008574:	2501      	movlt	r5, #1
 8008576:	2500      	movge	r5, #0
 8008578:	f7ff fd48 	bl	800800c <_Balloc>
 800857c:	4602      	mov	r2, r0
 800857e:	b918      	cbnz	r0, 8008588 <__mdiff+0x60>
 8008580:	4b31      	ldr	r3, [pc, #196]	@ (8008648 <__mdiff+0x120>)
 8008582:	f240 2145 	movw	r1, #581	@ 0x245
 8008586:	e7e3      	b.n	8008550 <__mdiff+0x28>
 8008588:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800858c:	6926      	ldr	r6, [r4, #16]
 800858e:	60c5      	str	r5, [r0, #12]
 8008590:	f109 0310 	add.w	r3, r9, #16
 8008594:	f109 0514 	add.w	r5, r9, #20
 8008598:	f104 0e14 	add.w	lr, r4, #20
 800859c:	f100 0b14 	add.w	fp, r0, #20
 80085a0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80085a4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80085a8:	9301      	str	r3, [sp, #4]
 80085aa:	46d9      	mov	r9, fp
 80085ac:	f04f 0c00 	mov.w	ip, #0
 80085b0:	9b01      	ldr	r3, [sp, #4]
 80085b2:	f85e 0b04 	ldr.w	r0, [lr], #4
 80085b6:	f853 af04 	ldr.w	sl, [r3, #4]!
 80085ba:	9301      	str	r3, [sp, #4]
 80085bc:	fa1f f38a 	uxth.w	r3, sl
 80085c0:	4619      	mov	r1, r3
 80085c2:	b283      	uxth	r3, r0
 80085c4:	1acb      	subs	r3, r1, r3
 80085c6:	0c00      	lsrs	r0, r0, #16
 80085c8:	4463      	add	r3, ip
 80085ca:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80085ce:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80085d2:	b29b      	uxth	r3, r3
 80085d4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80085d8:	4576      	cmp	r6, lr
 80085da:	f849 3b04 	str.w	r3, [r9], #4
 80085de:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80085e2:	d8e5      	bhi.n	80085b0 <__mdiff+0x88>
 80085e4:	1b33      	subs	r3, r6, r4
 80085e6:	3b15      	subs	r3, #21
 80085e8:	f023 0303 	bic.w	r3, r3, #3
 80085ec:	3415      	adds	r4, #21
 80085ee:	3304      	adds	r3, #4
 80085f0:	42a6      	cmp	r6, r4
 80085f2:	bf38      	it	cc
 80085f4:	2304      	movcc	r3, #4
 80085f6:	441d      	add	r5, r3
 80085f8:	445b      	add	r3, fp
 80085fa:	461e      	mov	r6, r3
 80085fc:	462c      	mov	r4, r5
 80085fe:	4544      	cmp	r4, r8
 8008600:	d30e      	bcc.n	8008620 <__mdiff+0xf8>
 8008602:	f108 0103 	add.w	r1, r8, #3
 8008606:	1b49      	subs	r1, r1, r5
 8008608:	f021 0103 	bic.w	r1, r1, #3
 800860c:	3d03      	subs	r5, #3
 800860e:	45a8      	cmp	r8, r5
 8008610:	bf38      	it	cc
 8008612:	2100      	movcc	r1, #0
 8008614:	440b      	add	r3, r1
 8008616:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800861a:	b191      	cbz	r1, 8008642 <__mdiff+0x11a>
 800861c:	6117      	str	r7, [r2, #16]
 800861e:	e79d      	b.n	800855c <__mdiff+0x34>
 8008620:	f854 1b04 	ldr.w	r1, [r4], #4
 8008624:	46e6      	mov	lr, ip
 8008626:	0c08      	lsrs	r0, r1, #16
 8008628:	fa1c fc81 	uxtah	ip, ip, r1
 800862c:	4471      	add	r1, lr
 800862e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008632:	b289      	uxth	r1, r1
 8008634:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008638:	f846 1b04 	str.w	r1, [r6], #4
 800863c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008640:	e7dd      	b.n	80085fe <__mdiff+0xd6>
 8008642:	3f01      	subs	r7, #1
 8008644:	e7e7      	b.n	8008616 <__mdiff+0xee>
 8008646:	bf00      	nop
 8008648:	08008f10 	.word	0x08008f10
 800864c:	08008f21 	.word	0x08008f21

08008650 <__d2b>:
 8008650:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008654:	460f      	mov	r7, r1
 8008656:	2101      	movs	r1, #1
 8008658:	ec59 8b10 	vmov	r8, r9, d0
 800865c:	4616      	mov	r6, r2
 800865e:	f7ff fcd5 	bl	800800c <_Balloc>
 8008662:	4604      	mov	r4, r0
 8008664:	b930      	cbnz	r0, 8008674 <__d2b+0x24>
 8008666:	4602      	mov	r2, r0
 8008668:	4b23      	ldr	r3, [pc, #140]	@ (80086f8 <__d2b+0xa8>)
 800866a:	4824      	ldr	r0, [pc, #144]	@ (80086fc <__d2b+0xac>)
 800866c:	f240 310f 	movw	r1, #783	@ 0x30f
 8008670:	f000 fac8 	bl	8008c04 <__assert_func>
 8008674:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008678:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800867c:	b10d      	cbz	r5, 8008682 <__d2b+0x32>
 800867e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008682:	9301      	str	r3, [sp, #4]
 8008684:	f1b8 0300 	subs.w	r3, r8, #0
 8008688:	d023      	beq.n	80086d2 <__d2b+0x82>
 800868a:	4668      	mov	r0, sp
 800868c:	9300      	str	r3, [sp, #0]
 800868e:	f7ff fd84 	bl	800819a <__lo0bits>
 8008692:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008696:	b1d0      	cbz	r0, 80086ce <__d2b+0x7e>
 8008698:	f1c0 0320 	rsb	r3, r0, #32
 800869c:	fa02 f303 	lsl.w	r3, r2, r3
 80086a0:	430b      	orrs	r3, r1
 80086a2:	40c2      	lsrs	r2, r0
 80086a4:	6163      	str	r3, [r4, #20]
 80086a6:	9201      	str	r2, [sp, #4]
 80086a8:	9b01      	ldr	r3, [sp, #4]
 80086aa:	61a3      	str	r3, [r4, #24]
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	bf0c      	ite	eq
 80086b0:	2201      	moveq	r2, #1
 80086b2:	2202      	movne	r2, #2
 80086b4:	6122      	str	r2, [r4, #16]
 80086b6:	b1a5      	cbz	r5, 80086e2 <__d2b+0x92>
 80086b8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80086bc:	4405      	add	r5, r0
 80086be:	603d      	str	r5, [r7, #0]
 80086c0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80086c4:	6030      	str	r0, [r6, #0]
 80086c6:	4620      	mov	r0, r4
 80086c8:	b003      	add	sp, #12
 80086ca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80086ce:	6161      	str	r1, [r4, #20]
 80086d0:	e7ea      	b.n	80086a8 <__d2b+0x58>
 80086d2:	a801      	add	r0, sp, #4
 80086d4:	f7ff fd61 	bl	800819a <__lo0bits>
 80086d8:	9b01      	ldr	r3, [sp, #4]
 80086da:	6163      	str	r3, [r4, #20]
 80086dc:	3020      	adds	r0, #32
 80086de:	2201      	movs	r2, #1
 80086e0:	e7e8      	b.n	80086b4 <__d2b+0x64>
 80086e2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80086e6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80086ea:	6038      	str	r0, [r7, #0]
 80086ec:	6918      	ldr	r0, [r3, #16]
 80086ee:	f7ff fd35 	bl	800815c <__hi0bits>
 80086f2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80086f6:	e7e5      	b.n	80086c4 <__d2b+0x74>
 80086f8:	08008f10 	.word	0x08008f10
 80086fc:	08008f21 	.word	0x08008f21

08008700 <__sfputc_r>:
 8008700:	6893      	ldr	r3, [r2, #8]
 8008702:	3b01      	subs	r3, #1
 8008704:	2b00      	cmp	r3, #0
 8008706:	b410      	push	{r4}
 8008708:	6093      	str	r3, [r2, #8]
 800870a:	da08      	bge.n	800871e <__sfputc_r+0x1e>
 800870c:	6994      	ldr	r4, [r2, #24]
 800870e:	42a3      	cmp	r3, r4
 8008710:	db01      	blt.n	8008716 <__sfputc_r+0x16>
 8008712:	290a      	cmp	r1, #10
 8008714:	d103      	bne.n	800871e <__sfputc_r+0x1e>
 8008716:	f85d 4b04 	ldr.w	r4, [sp], #4
 800871a:	f7fe bc6c 	b.w	8006ff6 <__swbuf_r>
 800871e:	6813      	ldr	r3, [r2, #0]
 8008720:	1c58      	adds	r0, r3, #1
 8008722:	6010      	str	r0, [r2, #0]
 8008724:	7019      	strb	r1, [r3, #0]
 8008726:	4608      	mov	r0, r1
 8008728:	f85d 4b04 	ldr.w	r4, [sp], #4
 800872c:	4770      	bx	lr

0800872e <__sfputs_r>:
 800872e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008730:	4606      	mov	r6, r0
 8008732:	460f      	mov	r7, r1
 8008734:	4614      	mov	r4, r2
 8008736:	18d5      	adds	r5, r2, r3
 8008738:	42ac      	cmp	r4, r5
 800873a:	d101      	bne.n	8008740 <__sfputs_r+0x12>
 800873c:	2000      	movs	r0, #0
 800873e:	e007      	b.n	8008750 <__sfputs_r+0x22>
 8008740:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008744:	463a      	mov	r2, r7
 8008746:	4630      	mov	r0, r6
 8008748:	f7ff ffda 	bl	8008700 <__sfputc_r>
 800874c:	1c43      	adds	r3, r0, #1
 800874e:	d1f3      	bne.n	8008738 <__sfputs_r+0xa>
 8008750:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008754 <_vfiprintf_r>:
 8008754:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008758:	460d      	mov	r5, r1
 800875a:	b09d      	sub	sp, #116	@ 0x74
 800875c:	4614      	mov	r4, r2
 800875e:	4698      	mov	r8, r3
 8008760:	4606      	mov	r6, r0
 8008762:	b118      	cbz	r0, 800876c <_vfiprintf_r+0x18>
 8008764:	6a03      	ldr	r3, [r0, #32]
 8008766:	b90b      	cbnz	r3, 800876c <_vfiprintf_r+0x18>
 8008768:	f7fe fb5c 	bl	8006e24 <__sinit>
 800876c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800876e:	07d9      	lsls	r1, r3, #31
 8008770:	d405      	bmi.n	800877e <_vfiprintf_r+0x2a>
 8008772:	89ab      	ldrh	r3, [r5, #12]
 8008774:	059a      	lsls	r2, r3, #22
 8008776:	d402      	bmi.n	800877e <_vfiprintf_r+0x2a>
 8008778:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800877a:	f7fe fd4e 	bl	800721a <__retarget_lock_acquire_recursive>
 800877e:	89ab      	ldrh	r3, [r5, #12]
 8008780:	071b      	lsls	r3, r3, #28
 8008782:	d501      	bpl.n	8008788 <_vfiprintf_r+0x34>
 8008784:	692b      	ldr	r3, [r5, #16]
 8008786:	b99b      	cbnz	r3, 80087b0 <_vfiprintf_r+0x5c>
 8008788:	4629      	mov	r1, r5
 800878a:	4630      	mov	r0, r6
 800878c:	f7fe fc72 	bl	8007074 <__swsetup_r>
 8008790:	b170      	cbz	r0, 80087b0 <_vfiprintf_r+0x5c>
 8008792:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008794:	07dc      	lsls	r4, r3, #31
 8008796:	d504      	bpl.n	80087a2 <_vfiprintf_r+0x4e>
 8008798:	f04f 30ff 	mov.w	r0, #4294967295
 800879c:	b01d      	add	sp, #116	@ 0x74
 800879e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087a2:	89ab      	ldrh	r3, [r5, #12]
 80087a4:	0598      	lsls	r0, r3, #22
 80087a6:	d4f7      	bmi.n	8008798 <_vfiprintf_r+0x44>
 80087a8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80087aa:	f7fe fd37 	bl	800721c <__retarget_lock_release_recursive>
 80087ae:	e7f3      	b.n	8008798 <_vfiprintf_r+0x44>
 80087b0:	2300      	movs	r3, #0
 80087b2:	9309      	str	r3, [sp, #36]	@ 0x24
 80087b4:	2320      	movs	r3, #32
 80087b6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80087ba:	f8cd 800c 	str.w	r8, [sp, #12]
 80087be:	2330      	movs	r3, #48	@ 0x30
 80087c0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008970 <_vfiprintf_r+0x21c>
 80087c4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80087c8:	f04f 0901 	mov.w	r9, #1
 80087cc:	4623      	mov	r3, r4
 80087ce:	469a      	mov	sl, r3
 80087d0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80087d4:	b10a      	cbz	r2, 80087da <_vfiprintf_r+0x86>
 80087d6:	2a25      	cmp	r2, #37	@ 0x25
 80087d8:	d1f9      	bne.n	80087ce <_vfiprintf_r+0x7a>
 80087da:	ebba 0b04 	subs.w	fp, sl, r4
 80087de:	d00b      	beq.n	80087f8 <_vfiprintf_r+0xa4>
 80087e0:	465b      	mov	r3, fp
 80087e2:	4622      	mov	r2, r4
 80087e4:	4629      	mov	r1, r5
 80087e6:	4630      	mov	r0, r6
 80087e8:	f7ff ffa1 	bl	800872e <__sfputs_r>
 80087ec:	3001      	adds	r0, #1
 80087ee:	f000 80a7 	beq.w	8008940 <_vfiprintf_r+0x1ec>
 80087f2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80087f4:	445a      	add	r2, fp
 80087f6:	9209      	str	r2, [sp, #36]	@ 0x24
 80087f8:	f89a 3000 	ldrb.w	r3, [sl]
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	f000 809f 	beq.w	8008940 <_vfiprintf_r+0x1ec>
 8008802:	2300      	movs	r3, #0
 8008804:	f04f 32ff 	mov.w	r2, #4294967295
 8008808:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800880c:	f10a 0a01 	add.w	sl, sl, #1
 8008810:	9304      	str	r3, [sp, #16]
 8008812:	9307      	str	r3, [sp, #28]
 8008814:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008818:	931a      	str	r3, [sp, #104]	@ 0x68
 800881a:	4654      	mov	r4, sl
 800881c:	2205      	movs	r2, #5
 800881e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008822:	4853      	ldr	r0, [pc, #332]	@ (8008970 <_vfiprintf_r+0x21c>)
 8008824:	f7f7 fd5c 	bl	80002e0 <memchr>
 8008828:	9a04      	ldr	r2, [sp, #16]
 800882a:	b9d8      	cbnz	r0, 8008864 <_vfiprintf_r+0x110>
 800882c:	06d1      	lsls	r1, r2, #27
 800882e:	bf44      	itt	mi
 8008830:	2320      	movmi	r3, #32
 8008832:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008836:	0713      	lsls	r3, r2, #28
 8008838:	bf44      	itt	mi
 800883a:	232b      	movmi	r3, #43	@ 0x2b
 800883c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008840:	f89a 3000 	ldrb.w	r3, [sl]
 8008844:	2b2a      	cmp	r3, #42	@ 0x2a
 8008846:	d015      	beq.n	8008874 <_vfiprintf_r+0x120>
 8008848:	9a07      	ldr	r2, [sp, #28]
 800884a:	4654      	mov	r4, sl
 800884c:	2000      	movs	r0, #0
 800884e:	f04f 0c0a 	mov.w	ip, #10
 8008852:	4621      	mov	r1, r4
 8008854:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008858:	3b30      	subs	r3, #48	@ 0x30
 800885a:	2b09      	cmp	r3, #9
 800885c:	d94b      	bls.n	80088f6 <_vfiprintf_r+0x1a2>
 800885e:	b1b0      	cbz	r0, 800888e <_vfiprintf_r+0x13a>
 8008860:	9207      	str	r2, [sp, #28]
 8008862:	e014      	b.n	800888e <_vfiprintf_r+0x13a>
 8008864:	eba0 0308 	sub.w	r3, r0, r8
 8008868:	fa09 f303 	lsl.w	r3, r9, r3
 800886c:	4313      	orrs	r3, r2
 800886e:	9304      	str	r3, [sp, #16]
 8008870:	46a2      	mov	sl, r4
 8008872:	e7d2      	b.n	800881a <_vfiprintf_r+0xc6>
 8008874:	9b03      	ldr	r3, [sp, #12]
 8008876:	1d19      	adds	r1, r3, #4
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	9103      	str	r1, [sp, #12]
 800887c:	2b00      	cmp	r3, #0
 800887e:	bfbb      	ittet	lt
 8008880:	425b      	neglt	r3, r3
 8008882:	f042 0202 	orrlt.w	r2, r2, #2
 8008886:	9307      	strge	r3, [sp, #28]
 8008888:	9307      	strlt	r3, [sp, #28]
 800888a:	bfb8      	it	lt
 800888c:	9204      	strlt	r2, [sp, #16]
 800888e:	7823      	ldrb	r3, [r4, #0]
 8008890:	2b2e      	cmp	r3, #46	@ 0x2e
 8008892:	d10a      	bne.n	80088aa <_vfiprintf_r+0x156>
 8008894:	7863      	ldrb	r3, [r4, #1]
 8008896:	2b2a      	cmp	r3, #42	@ 0x2a
 8008898:	d132      	bne.n	8008900 <_vfiprintf_r+0x1ac>
 800889a:	9b03      	ldr	r3, [sp, #12]
 800889c:	1d1a      	adds	r2, r3, #4
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	9203      	str	r2, [sp, #12]
 80088a2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80088a6:	3402      	adds	r4, #2
 80088a8:	9305      	str	r3, [sp, #20]
 80088aa:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008980 <_vfiprintf_r+0x22c>
 80088ae:	7821      	ldrb	r1, [r4, #0]
 80088b0:	2203      	movs	r2, #3
 80088b2:	4650      	mov	r0, sl
 80088b4:	f7f7 fd14 	bl	80002e0 <memchr>
 80088b8:	b138      	cbz	r0, 80088ca <_vfiprintf_r+0x176>
 80088ba:	9b04      	ldr	r3, [sp, #16]
 80088bc:	eba0 000a 	sub.w	r0, r0, sl
 80088c0:	2240      	movs	r2, #64	@ 0x40
 80088c2:	4082      	lsls	r2, r0
 80088c4:	4313      	orrs	r3, r2
 80088c6:	3401      	adds	r4, #1
 80088c8:	9304      	str	r3, [sp, #16]
 80088ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80088ce:	4829      	ldr	r0, [pc, #164]	@ (8008974 <_vfiprintf_r+0x220>)
 80088d0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80088d4:	2206      	movs	r2, #6
 80088d6:	f7f7 fd03 	bl	80002e0 <memchr>
 80088da:	2800      	cmp	r0, #0
 80088dc:	d03f      	beq.n	800895e <_vfiprintf_r+0x20a>
 80088de:	4b26      	ldr	r3, [pc, #152]	@ (8008978 <_vfiprintf_r+0x224>)
 80088e0:	bb1b      	cbnz	r3, 800892a <_vfiprintf_r+0x1d6>
 80088e2:	9b03      	ldr	r3, [sp, #12]
 80088e4:	3307      	adds	r3, #7
 80088e6:	f023 0307 	bic.w	r3, r3, #7
 80088ea:	3308      	adds	r3, #8
 80088ec:	9303      	str	r3, [sp, #12]
 80088ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80088f0:	443b      	add	r3, r7
 80088f2:	9309      	str	r3, [sp, #36]	@ 0x24
 80088f4:	e76a      	b.n	80087cc <_vfiprintf_r+0x78>
 80088f6:	fb0c 3202 	mla	r2, ip, r2, r3
 80088fa:	460c      	mov	r4, r1
 80088fc:	2001      	movs	r0, #1
 80088fe:	e7a8      	b.n	8008852 <_vfiprintf_r+0xfe>
 8008900:	2300      	movs	r3, #0
 8008902:	3401      	adds	r4, #1
 8008904:	9305      	str	r3, [sp, #20]
 8008906:	4619      	mov	r1, r3
 8008908:	f04f 0c0a 	mov.w	ip, #10
 800890c:	4620      	mov	r0, r4
 800890e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008912:	3a30      	subs	r2, #48	@ 0x30
 8008914:	2a09      	cmp	r2, #9
 8008916:	d903      	bls.n	8008920 <_vfiprintf_r+0x1cc>
 8008918:	2b00      	cmp	r3, #0
 800891a:	d0c6      	beq.n	80088aa <_vfiprintf_r+0x156>
 800891c:	9105      	str	r1, [sp, #20]
 800891e:	e7c4      	b.n	80088aa <_vfiprintf_r+0x156>
 8008920:	fb0c 2101 	mla	r1, ip, r1, r2
 8008924:	4604      	mov	r4, r0
 8008926:	2301      	movs	r3, #1
 8008928:	e7f0      	b.n	800890c <_vfiprintf_r+0x1b8>
 800892a:	ab03      	add	r3, sp, #12
 800892c:	9300      	str	r3, [sp, #0]
 800892e:	462a      	mov	r2, r5
 8008930:	4b12      	ldr	r3, [pc, #72]	@ (800897c <_vfiprintf_r+0x228>)
 8008932:	a904      	add	r1, sp, #16
 8008934:	4630      	mov	r0, r6
 8008936:	f7fd fe43 	bl	80065c0 <_printf_float>
 800893a:	4607      	mov	r7, r0
 800893c:	1c78      	adds	r0, r7, #1
 800893e:	d1d6      	bne.n	80088ee <_vfiprintf_r+0x19a>
 8008940:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008942:	07d9      	lsls	r1, r3, #31
 8008944:	d405      	bmi.n	8008952 <_vfiprintf_r+0x1fe>
 8008946:	89ab      	ldrh	r3, [r5, #12]
 8008948:	059a      	lsls	r2, r3, #22
 800894a:	d402      	bmi.n	8008952 <_vfiprintf_r+0x1fe>
 800894c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800894e:	f7fe fc65 	bl	800721c <__retarget_lock_release_recursive>
 8008952:	89ab      	ldrh	r3, [r5, #12]
 8008954:	065b      	lsls	r3, r3, #25
 8008956:	f53f af1f 	bmi.w	8008798 <_vfiprintf_r+0x44>
 800895a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800895c:	e71e      	b.n	800879c <_vfiprintf_r+0x48>
 800895e:	ab03      	add	r3, sp, #12
 8008960:	9300      	str	r3, [sp, #0]
 8008962:	462a      	mov	r2, r5
 8008964:	4b05      	ldr	r3, [pc, #20]	@ (800897c <_vfiprintf_r+0x228>)
 8008966:	a904      	add	r1, sp, #16
 8008968:	4630      	mov	r0, r6
 800896a:	f7fe f8b1 	bl	8006ad0 <_printf_i>
 800896e:	e7e4      	b.n	800893a <_vfiprintf_r+0x1e6>
 8008970:	08008f7a 	.word	0x08008f7a
 8008974:	08008f84 	.word	0x08008f84
 8008978:	080065c1 	.word	0x080065c1
 800897c:	0800872f 	.word	0x0800872f
 8008980:	08008f80 	.word	0x08008f80

08008984 <__sflush_r>:
 8008984:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008988:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800898c:	0716      	lsls	r6, r2, #28
 800898e:	4605      	mov	r5, r0
 8008990:	460c      	mov	r4, r1
 8008992:	d454      	bmi.n	8008a3e <__sflush_r+0xba>
 8008994:	684b      	ldr	r3, [r1, #4]
 8008996:	2b00      	cmp	r3, #0
 8008998:	dc02      	bgt.n	80089a0 <__sflush_r+0x1c>
 800899a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800899c:	2b00      	cmp	r3, #0
 800899e:	dd48      	ble.n	8008a32 <__sflush_r+0xae>
 80089a0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80089a2:	2e00      	cmp	r6, #0
 80089a4:	d045      	beq.n	8008a32 <__sflush_r+0xae>
 80089a6:	2300      	movs	r3, #0
 80089a8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80089ac:	682f      	ldr	r7, [r5, #0]
 80089ae:	6a21      	ldr	r1, [r4, #32]
 80089b0:	602b      	str	r3, [r5, #0]
 80089b2:	d030      	beq.n	8008a16 <__sflush_r+0x92>
 80089b4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80089b6:	89a3      	ldrh	r3, [r4, #12]
 80089b8:	0759      	lsls	r1, r3, #29
 80089ba:	d505      	bpl.n	80089c8 <__sflush_r+0x44>
 80089bc:	6863      	ldr	r3, [r4, #4]
 80089be:	1ad2      	subs	r2, r2, r3
 80089c0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80089c2:	b10b      	cbz	r3, 80089c8 <__sflush_r+0x44>
 80089c4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80089c6:	1ad2      	subs	r2, r2, r3
 80089c8:	2300      	movs	r3, #0
 80089ca:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80089cc:	6a21      	ldr	r1, [r4, #32]
 80089ce:	4628      	mov	r0, r5
 80089d0:	47b0      	blx	r6
 80089d2:	1c43      	adds	r3, r0, #1
 80089d4:	89a3      	ldrh	r3, [r4, #12]
 80089d6:	d106      	bne.n	80089e6 <__sflush_r+0x62>
 80089d8:	6829      	ldr	r1, [r5, #0]
 80089da:	291d      	cmp	r1, #29
 80089dc:	d82b      	bhi.n	8008a36 <__sflush_r+0xb2>
 80089de:	4a2a      	ldr	r2, [pc, #168]	@ (8008a88 <__sflush_r+0x104>)
 80089e0:	40ca      	lsrs	r2, r1
 80089e2:	07d6      	lsls	r6, r2, #31
 80089e4:	d527      	bpl.n	8008a36 <__sflush_r+0xb2>
 80089e6:	2200      	movs	r2, #0
 80089e8:	6062      	str	r2, [r4, #4]
 80089ea:	04d9      	lsls	r1, r3, #19
 80089ec:	6922      	ldr	r2, [r4, #16]
 80089ee:	6022      	str	r2, [r4, #0]
 80089f0:	d504      	bpl.n	80089fc <__sflush_r+0x78>
 80089f2:	1c42      	adds	r2, r0, #1
 80089f4:	d101      	bne.n	80089fa <__sflush_r+0x76>
 80089f6:	682b      	ldr	r3, [r5, #0]
 80089f8:	b903      	cbnz	r3, 80089fc <__sflush_r+0x78>
 80089fa:	6560      	str	r0, [r4, #84]	@ 0x54
 80089fc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80089fe:	602f      	str	r7, [r5, #0]
 8008a00:	b1b9      	cbz	r1, 8008a32 <__sflush_r+0xae>
 8008a02:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008a06:	4299      	cmp	r1, r3
 8008a08:	d002      	beq.n	8008a10 <__sflush_r+0x8c>
 8008a0a:	4628      	mov	r0, r5
 8008a0c:	f7ff f9fe 	bl	8007e0c <_free_r>
 8008a10:	2300      	movs	r3, #0
 8008a12:	6363      	str	r3, [r4, #52]	@ 0x34
 8008a14:	e00d      	b.n	8008a32 <__sflush_r+0xae>
 8008a16:	2301      	movs	r3, #1
 8008a18:	4628      	mov	r0, r5
 8008a1a:	47b0      	blx	r6
 8008a1c:	4602      	mov	r2, r0
 8008a1e:	1c50      	adds	r0, r2, #1
 8008a20:	d1c9      	bne.n	80089b6 <__sflush_r+0x32>
 8008a22:	682b      	ldr	r3, [r5, #0]
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d0c6      	beq.n	80089b6 <__sflush_r+0x32>
 8008a28:	2b1d      	cmp	r3, #29
 8008a2a:	d001      	beq.n	8008a30 <__sflush_r+0xac>
 8008a2c:	2b16      	cmp	r3, #22
 8008a2e:	d11e      	bne.n	8008a6e <__sflush_r+0xea>
 8008a30:	602f      	str	r7, [r5, #0]
 8008a32:	2000      	movs	r0, #0
 8008a34:	e022      	b.n	8008a7c <__sflush_r+0xf8>
 8008a36:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008a3a:	b21b      	sxth	r3, r3
 8008a3c:	e01b      	b.n	8008a76 <__sflush_r+0xf2>
 8008a3e:	690f      	ldr	r7, [r1, #16]
 8008a40:	2f00      	cmp	r7, #0
 8008a42:	d0f6      	beq.n	8008a32 <__sflush_r+0xae>
 8008a44:	0793      	lsls	r3, r2, #30
 8008a46:	680e      	ldr	r6, [r1, #0]
 8008a48:	bf08      	it	eq
 8008a4a:	694b      	ldreq	r3, [r1, #20]
 8008a4c:	600f      	str	r7, [r1, #0]
 8008a4e:	bf18      	it	ne
 8008a50:	2300      	movne	r3, #0
 8008a52:	eba6 0807 	sub.w	r8, r6, r7
 8008a56:	608b      	str	r3, [r1, #8]
 8008a58:	f1b8 0f00 	cmp.w	r8, #0
 8008a5c:	dde9      	ble.n	8008a32 <__sflush_r+0xae>
 8008a5e:	6a21      	ldr	r1, [r4, #32]
 8008a60:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008a62:	4643      	mov	r3, r8
 8008a64:	463a      	mov	r2, r7
 8008a66:	4628      	mov	r0, r5
 8008a68:	47b0      	blx	r6
 8008a6a:	2800      	cmp	r0, #0
 8008a6c:	dc08      	bgt.n	8008a80 <__sflush_r+0xfc>
 8008a6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a72:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008a76:	81a3      	strh	r3, [r4, #12]
 8008a78:	f04f 30ff 	mov.w	r0, #4294967295
 8008a7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008a80:	4407      	add	r7, r0
 8008a82:	eba8 0800 	sub.w	r8, r8, r0
 8008a86:	e7e7      	b.n	8008a58 <__sflush_r+0xd4>
 8008a88:	20400001 	.word	0x20400001

08008a8c <_fflush_r>:
 8008a8c:	b538      	push	{r3, r4, r5, lr}
 8008a8e:	690b      	ldr	r3, [r1, #16]
 8008a90:	4605      	mov	r5, r0
 8008a92:	460c      	mov	r4, r1
 8008a94:	b913      	cbnz	r3, 8008a9c <_fflush_r+0x10>
 8008a96:	2500      	movs	r5, #0
 8008a98:	4628      	mov	r0, r5
 8008a9a:	bd38      	pop	{r3, r4, r5, pc}
 8008a9c:	b118      	cbz	r0, 8008aa6 <_fflush_r+0x1a>
 8008a9e:	6a03      	ldr	r3, [r0, #32]
 8008aa0:	b90b      	cbnz	r3, 8008aa6 <_fflush_r+0x1a>
 8008aa2:	f7fe f9bf 	bl	8006e24 <__sinit>
 8008aa6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d0f3      	beq.n	8008a96 <_fflush_r+0xa>
 8008aae:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008ab0:	07d0      	lsls	r0, r2, #31
 8008ab2:	d404      	bmi.n	8008abe <_fflush_r+0x32>
 8008ab4:	0599      	lsls	r1, r3, #22
 8008ab6:	d402      	bmi.n	8008abe <_fflush_r+0x32>
 8008ab8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008aba:	f7fe fbae 	bl	800721a <__retarget_lock_acquire_recursive>
 8008abe:	4628      	mov	r0, r5
 8008ac0:	4621      	mov	r1, r4
 8008ac2:	f7ff ff5f 	bl	8008984 <__sflush_r>
 8008ac6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008ac8:	07da      	lsls	r2, r3, #31
 8008aca:	4605      	mov	r5, r0
 8008acc:	d4e4      	bmi.n	8008a98 <_fflush_r+0xc>
 8008ace:	89a3      	ldrh	r3, [r4, #12]
 8008ad0:	059b      	lsls	r3, r3, #22
 8008ad2:	d4e1      	bmi.n	8008a98 <_fflush_r+0xc>
 8008ad4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008ad6:	f7fe fba1 	bl	800721c <__retarget_lock_release_recursive>
 8008ada:	e7dd      	b.n	8008a98 <_fflush_r+0xc>

08008adc <__swhatbuf_r>:
 8008adc:	b570      	push	{r4, r5, r6, lr}
 8008ade:	460c      	mov	r4, r1
 8008ae0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ae4:	2900      	cmp	r1, #0
 8008ae6:	b096      	sub	sp, #88	@ 0x58
 8008ae8:	4615      	mov	r5, r2
 8008aea:	461e      	mov	r6, r3
 8008aec:	da0d      	bge.n	8008b0a <__swhatbuf_r+0x2e>
 8008aee:	89a3      	ldrh	r3, [r4, #12]
 8008af0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008af4:	f04f 0100 	mov.w	r1, #0
 8008af8:	bf14      	ite	ne
 8008afa:	2340      	movne	r3, #64	@ 0x40
 8008afc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008b00:	2000      	movs	r0, #0
 8008b02:	6031      	str	r1, [r6, #0]
 8008b04:	602b      	str	r3, [r5, #0]
 8008b06:	b016      	add	sp, #88	@ 0x58
 8008b08:	bd70      	pop	{r4, r5, r6, pc}
 8008b0a:	466a      	mov	r2, sp
 8008b0c:	f000 f848 	bl	8008ba0 <_fstat_r>
 8008b10:	2800      	cmp	r0, #0
 8008b12:	dbec      	blt.n	8008aee <__swhatbuf_r+0x12>
 8008b14:	9901      	ldr	r1, [sp, #4]
 8008b16:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008b1a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008b1e:	4259      	negs	r1, r3
 8008b20:	4159      	adcs	r1, r3
 8008b22:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008b26:	e7eb      	b.n	8008b00 <__swhatbuf_r+0x24>

08008b28 <__smakebuf_r>:
 8008b28:	898b      	ldrh	r3, [r1, #12]
 8008b2a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008b2c:	079d      	lsls	r5, r3, #30
 8008b2e:	4606      	mov	r6, r0
 8008b30:	460c      	mov	r4, r1
 8008b32:	d507      	bpl.n	8008b44 <__smakebuf_r+0x1c>
 8008b34:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008b38:	6023      	str	r3, [r4, #0]
 8008b3a:	6123      	str	r3, [r4, #16]
 8008b3c:	2301      	movs	r3, #1
 8008b3e:	6163      	str	r3, [r4, #20]
 8008b40:	b003      	add	sp, #12
 8008b42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008b44:	ab01      	add	r3, sp, #4
 8008b46:	466a      	mov	r2, sp
 8008b48:	f7ff ffc8 	bl	8008adc <__swhatbuf_r>
 8008b4c:	9f00      	ldr	r7, [sp, #0]
 8008b4e:	4605      	mov	r5, r0
 8008b50:	4639      	mov	r1, r7
 8008b52:	4630      	mov	r0, r6
 8008b54:	f7ff f9ce 	bl	8007ef4 <_malloc_r>
 8008b58:	b948      	cbnz	r0, 8008b6e <__smakebuf_r+0x46>
 8008b5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008b5e:	059a      	lsls	r2, r3, #22
 8008b60:	d4ee      	bmi.n	8008b40 <__smakebuf_r+0x18>
 8008b62:	f023 0303 	bic.w	r3, r3, #3
 8008b66:	f043 0302 	orr.w	r3, r3, #2
 8008b6a:	81a3      	strh	r3, [r4, #12]
 8008b6c:	e7e2      	b.n	8008b34 <__smakebuf_r+0xc>
 8008b6e:	89a3      	ldrh	r3, [r4, #12]
 8008b70:	6020      	str	r0, [r4, #0]
 8008b72:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008b76:	81a3      	strh	r3, [r4, #12]
 8008b78:	9b01      	ldr	r3, [sp, #4]
 8008b7a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008b7e:	b15b      	cbz	r3, 8008b98 <__smakebuf_r+0x70>
 8008b80:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008b84:	4630      	mov	r0, r6
 8008b86:	f000 f81d 	bl	8008bc4 <_isatty_r>
 8008b8a:	b128      	cbz	r0, 8008b98 <__smakebuf_r+0x70>
 8008b8c:	89a3      	ldrh	r3, [r4, #12]
 8008b8e:	f023 0303 	bic.w	r3, r3, #3
 8008b92:	f043 0301 	orr.w	r3, r3, #1
 8008b96:	81a3      	strh	r3, [r4, #12]
 8008b98:	89a3      	ldrh	r3, [r4, #12]
 8008b9a:	431d      	orrs	r5, r3
 8008b9c:	81a5      	strh	r5, [r4, #12]
 8008b9e:	e7cf      	b.n	8008b40 <__smakebuf_r+0x18>

08008ba0 <_fstat_r>:
 8008ba0:	b538      	push	{r3, r4, r5, lr}
 8008ba2:	4d07      	ldr	r5, [pc, #28]	@ (8008bc0 <_fstat_r+0x20>)
 8008ba4:	2300      	movs	r3, #0
 8008ba6:	4604      	mov	r4, r0
 8008ba8:	4608      	mov	r0, r1
 8008baa:	4611      	mov	r1, r2
 8008bac:	602b      	str	r3, [r5, #0]
 8008bae:	f7f8 fa88 	bl	80010c2 <_fstat>
 8008bb2:	1c43      	adds	r3, r0, #1
 8008bb4:	d102      	bne.n	8008bbc <_fstat_r+0x1c>
 8008bb6:	682b      	ldr	r3, [r5, #0]
 8008bb8:	b103      	cbz	r3, 8008bbc <_fstat_r+0x1c>
 8008bba:	6023      	str	r3, [r4, #0]
 8008bbc:	bd38      	pop	{r3, r4, r5, pc}
 8008bbe:	bf00      	nop
 8008bc0:	240004b8 	.word	0x240004b8

08008bc4 <_isatty_r>:
 8008bc4:	b538      	push	{r3, r4, r5, lr}
 8008bc6:	4d06      	ldr	r5, [pc, #24]	@ (8008be0 <_isatty_r+0x1c>)
 8008bc8:	2300      	movs	r3, #0
 8008bca:	4604      	mov	r4, r0
 8008bcc:	4608      	mov	r0, r1
 8008bce:	602b      	str	r3, [r5, #0]
 8008bd0:	f7f8 fa87 	bl	80010e2 <_isatty>
 8008bd4:	1c43      	adds	r3, r0, #1
 8008bd6:	d102      	bne.n	8008bde <_isatty_r+0x1a>
 8008bd8:	682b      	ldr	r3, [r5, #0]
 8008bda:	b103      	cbz	r3, 8008bde <_isatty_r+0x1a>
 8008bdc:	6023      	str	r3, [r4, #0]
 8008bde:	bd38      	pop	{r3, r4, r5, pc}
 8008be0:	240004b8 	.word	0x240004b8

08008be4 <_sbrk_r>:
 8008be4:	b538      	push	{r3, r4, r5, lr}
 8008be6:	4d06      	ldr	r5, [pc, #24]	@ (8008c00 <_sbrk_r+0x1c>)
 8008be8:	2300      	movs	r3, #0
 8008bea:	4604      	mov	r4, r0
 8008bec:	4608      	mov	r0, r1
 8008bee:	602b      	str	r3, [r5, #0]
 8008bf0:	f7f8 fa90 	bl	8001114 <_sbrk>
 8008bf4:	1c43      	adds	r3, r0, #1
 8008bf6:	d102      	bne.n	8008bfe <_sbrk_r+0x1a>
 8008bf8:	682b      	ldr	r3, [r5, #0]
 8008bfa:	b103      	cbz	r3, 8008bfe <_sbrk_r+0x1a>
 8008bfc:	6023      	str	r3, [r4, #0]
 8008bfe:	bd38      	pop	{r3, r4, r5, pc}
 8008c00:	240004b8 	.word	0x240004b8

08008c04 <__assert_func>:
 8008c04:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008c06:	4614      	mov	r4, r2
 8008c08:	461a      	mov	r2, r3
 8008c0a:	4b09      	ldr	r3, [pc, #36]	@ (8008c30 <__assert_func+0x2c>)
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	4605      	mov	r5, r0
 8008c10:	68d8      	ldr	r0, [r3, #12]
 8008c12:	b14c      	cbz	r4, 8008c28 <__assert_func+0x24>
 8008c14:	4b07      	ldr	r3, [pc, #28]	@ (8008c34 <__assert_func+0x30>)
 8008c16:	9100      	str	r1, [sp, #0]
 8008c18:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008c1c:	4906      	ldr	r1, [pc, #24]	@ (8008c38 <__assert_func+0x34>)
 8008c1e:	462b      	mov	r3, r5
 8008c20:	f000 f842 	bl	8008ca8 <fiprintf>
 8008c24:	f000 f852 	bl	8008ccc <abort>
 8008c28:	4b04      	ldr	r3, [pc, #16]	@ (8008c3c <__assert_func+0x38>)
 8008c2a:	461c      	mov	r4, r3
 8008c2c:	e7f3      	b.n	8008c16 <__assert_func+0x12>
 8008c2e:	bf00      	nop
 8008c30:	2400001c 	.word	0x2400001c
 8008c34:	08008f95 	.word	0x08008f95
 8008c38:	08008fa2 	.word	0x08008fa2
 8008c3c:	08008fd0 	.word	0x08008fd0

08008c40 <_calloc_r>:
 8008c40:	b570      	push	{r4, r5, r6, lr}
 8008c42:	fba1 5402 	umull	r5, r4, r1, r2
 8008c46:	b934      	cbnz	r4, 8008c56 <_calloc_r+0x16>
 8008c48:	4629      	mov	r1, r5
 8008c4a:	f7ff f953 	bl	8007ef4 <_malloc_r>
 8008c4e:	4606      	mov	r6, r0
 8008c50:	b928      	cbnz	r0, 8008c5e <_calloc_r+0x1e>
 8008c52:	4630      	mov	r0, r6
 8008c54:	bd70      	pop	{r4, r5, r6, pc}
 8008c56:	220c      	movs	r2, #12
 8008c58:	6002      	str	r2, [r0, #0]
 8008c5a:	2600      	movs	r6, #0
 8008c5c:	e7f9      	b.n	8008c52 <_calloc_r+0x12>
 8008c5e:	462a      	mov	r2, r5
 8008c60:	4621      	mov	r1, r4
 8008c62:	f7fe fa5d 	bl	8007120 <memset>
 8008c66:	e7f4      	b.n	8008c52 <_calloc_r+0x12>

08008c68 <__ascii_mbtowc>:
 8008c68:	b082      	sub	sp, #8
 8008c6a:	b901      	cbnz	r1, 8008c6e <__ascii_mbtowc+0x6>
 8008c6c:	a901      	add	r1, sp, #4
 8008c6e:	b142      	cbz	r2, 8008c82 <__ascii_mbtowc+0x1a>
 8008c70:	b14b      	cbz	r3, 8008c86 <__ascii_mbtowc+0x1e>
 8008c72:	7813      	ldrb	r3, [r2, #0]
 8008c74:	600b      	str	r3, [r1, #0]
 8008c76:	7812      	ldrb	r2, [r2, #0]
 8008c78:	1e10      	subs	r0, r2, #0
 8008c7a:	bf18      	it	ne
 8008c7c:	2001      	movne	r0, #1
 8008c7e:	b002      	add	sp, #8
 8008c80:	4770      	bx	lr
 8008c82:	4610      	mov	r0, r2
 8008c84:	e7fb      	b.n	8008c7e <__ascii_mbtowc+0x16>
 8008c86:	f06f 0001 	mvn.w	r0, #1
 8008c8a:	e7f8      	b.n	8008c7e <__ascii_mbtowc+0x16>

08008c8c <__ascii_wctomb>:
 8008c8c:	4603      	mov	r3, r0
 8008c8e:	4608      	mov	r0, r1
 8008c90:	b141      	cbz	r1, 8008ca4 <__ascii_wctomb+0x18>
 8008c92:	2aff      	cmp	r2, #255	@ 0xff
 8008c94:	d904      	bls.n	8008ca0 <__ascii_wctomb+0x14>
 8008c96:	228a      	movs	r2, #138	@ 0x8a
 8008c98:	601a      	str	r2, [r3, #0]
 8008c9a:	f04f 30ff 	mov.w	r0, #4294967295
 8008c9e:	4770      	bx	lr
 8008ca0:	700a      	strb	r2, [r1, #0]
 8008ca2:	2001      	movs	r0, #1
 8008ca4:	4770      	bx	lr
	...

08008ca8 <fiprintf>:
 8008ca8:	b40e      	push	{r1, r2, r3}
 8008caa:	b503      	push	{r0, r1, lr}
 8008cac:	4601      	mov	r1, r0
 8008cae:	ab03      	add	r3, sp, #12
 8008cb0:	4805      	ldr	r0, [pc, #20]	@ (8008cc8 <fiprintf+0x20>)
 8008cb2:	f853 2b04 	ldr.w	r2, [r3], #4
 8008cb6:	6800      	ldr	r0, [r0, #0]
 8008cb8:	9301      	str	r3, [sp, #4]
 8008cba:	f7ff fd4b 	bl	8008754 <_vfiprintf_r>
 8008cbe:	b002      	add	sp, #8
 8008cc0:	f85d eb04 	ldr.w	lr, [sp], #4
 8008cc4:	b003      	add	sp, #12
 8008cc6:	4770      	bx	lr
 8008cc8:	2400001c 	.word	0x2400001c

08008ccc <abort>:
 8008ccc:	b508      	push	{r3, lr}
 8008cce:	2006      	movs	r0, #6
 8008cd0:	f000 f82c 	bl	8008d2c <raise>
 8008cd4:	2001      	movs	r0, #1
 8008cd6:	f7f8 f9a4 	bl	8001022 <_exit>

08008cda <_raise_r>:
 8008cda:	291f      	cmp	r1, #31
 8008cdc:	b538      	push	{r3, r4, r5, lr}
 8008cde:	4605      	mov	r5, r0
 8008ce0:	460c      	mov	r4, r1
 8008ce2:	d904      	bls.n	8008cee <_raise_r+0x14>
 8008ce4:	2316      	movs	r3, #22
 8008ce6:	6003      	str	r3, [r0, #0]
 8008ce8:	f04f 30ff 	mov.w	r0, #4294967295
 8008cec:	bd38      	pop	{r3, r4, r5, pc}
 8008cee:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008cf0:	b112      	cbz	r2, 8008cf8 <_raise_r+0x1e>
 8008cf2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008cf6:	b94b      	cbnz	r3, 8008d0c <_raise_r+0x32>
 8008cf8:	4628      	mov	r0, r5
 8008cfa:	f000 f831 	bl	8008d60 <_getpid_r>
 8008cfe:	4622      	mov	r2, r4
 8008d00:	4601      	mov	r1, r0
 8008d02:	4628      	mov	r0, r5
 8008d04:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008d08:	f000 b818 	b.w	8008d3c <_kill_r>
 8008d0c:	2b01      	cmp	r3, #1
 8008d0e:	d00a      	beq.n	8008d26 <_raise_r+0x4c>
 8008d10:	1c59      	adds	r1, r3, #1
 8008d12:	d103      	bne.n	8008d1c <_raise_r+0x42>
 8008d14:	2316      	movs	r3, #22
 8008d16:	6003      	str	r3, [r0, #0]
 8008d18:	2001      	movs	r0, #1
 8008d1a:	e7e7      	b.n	8008cec <_raise_r+0x12>
 8008d1c:	2100      	movs	r1, #0
 8008d1e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008d22:	4620      	mov	r0, r4
 8008d24:	4798      	blx	r3
 8008d26:	2000      	movs	r0, #0
 8008d28:	e7e0      	b.n	8008cec <_raise_r+0x12>
	...

08008d2c <raise>:
 8008d2c:	4b02      	ldr	r3, [pc, #8]	@ (8008d38 <raise+0xc>)
 8008d2e:	4601      	mov	r1, r0
 8008d30:	6818      	ldr	r0, [r3, #0]
 8008d32:	f7ff bfd2 	b.w	8008cda <_raise_r>
 8008d36:	bf00      	nop
 8008d38:	2400001c 	.word	0x2400001c

08008d3c <_kill_r>:
 8008d3c:	b538      	push	{r3, r4, r5, lr}
 8008d3e:	4d07      	ldr	r5, [pc, #28]	@ (8008d5c <_kill_r+0x20>)
 8008d40:	2300      	movs	r3, #0
 8008d42:	4604      	mov	r4, r0
 8008d44:	4608      	mov	r0, r1
 8008d46:	4611      	mov	r1, r2
 8008d48:	602b      	str	r3, [r5, #0]
 8008d4a:	f7f8 f95a 	bl	8001002 <_kill>
 8008d4e:	1c43      	adds	r3, r0, #1
 8008d50:	d102      	bne.n	8008d58 <_kill_r+0x1c>
 8008d52:	682b      	ldr	r3, [r5, #0]
 8008d54:	b103      	cbz	r3, 8008d58 <_kill_r+0x1c>
 8008d56:	6023      	str	r3, [r4, #0]
 8008d58:	bd38      	pop	{r3, r4, r5, pc}
 8008d5a:	bf00      	nop
 8008d5c:	240004b8 	.word	0x240004b8

08008d60 <_getpid_r>:
 8008d60:	f7f8 b947 	b.w	8000ff2 <_getpid>

08008d64 <_init>:
 8008d64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d66:	bf00      	nop
 8008d68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008d6a:	bc08      	pop	{r3}
 8008d6c:	469e      	mov	lr, r3
 8008d6e:	4770      	bx	lr

08008d70 <_fini>:
 8008d70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d72:	bf00      	nop
 8008d74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008d76:	bc08      	pop	{r3}
 8008d78:	469e      	mov	lr, r3
 8008d7a:	4770      	bx	lr
