

================================================================
== Vivado HLS Report for 'conv'
================================================================
* Date:           Fri Aug  2 16:19:10 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv
* Solution:       W_Col_pipeline_ap_v2
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    16.808|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  197473|  197473|  197473|  197473|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                                     |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Row_Loop_Col_Loop_Filter2_Loop     |  197472|  197472|       102|          -|          -|  1936|    no    |
        | + Row_Loop_Col_Loop_Filter2_Loop.1  |       6|       6|         1|          -|          -|     6|    no    |
        | + W_Row_Loop_W_Col_Loop             |      59|      59|        12|          6|          1|     9|    yes   |
        | + Row_Loop_Col_Loop_Filter2_Loop.3  |      30|      30|         5|          -|          -|     6|    no    |
        +-------------------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      2|       -|      -|    -|
|Expression       |        -|      -|       0|    370|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     421|    962|    -|
|Memory           |        6|      -|      96|     11|    0|
|Multiplexer      |        -|      -|       -|    479|    -|
|Register         |        -|      -|     904|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        6|      7|    1421|   1822|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        2|      3|       1|      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |conv_fadd_32ns_32bkb_U1  |conv_fadd_32ns_32bkb  |        0|      2|  227|  403|    0|
    |conv_fcmp_32ns_32dEe_U3  |conv_fcmp_32ns_32dEe  |        0|      0|   66|  239|    0|
    |conv_fmul_32ns_32cud_U2  |conv_fmul_32ns_32cud  |        0|      3|  128|  320|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  421|  962|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |conv_mac_muladd_4eOg_U4  |conv_mac_muladd_4eOg  | i0 + i1 * i2 |
    |conv_mac_muladd_4eOg_U5  |conv_mac_muladd_4eOg  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +------------------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory      |        Module       | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |conv_bias_U       |conv_conv_bias       |        0|  32|   8|    0|    16|   32|     1|          512|
    |conv_weights_0_U  |conv_conv_weights_0  |        1|   0|   0|    0|   144|   32|     1|         4608|
    |conv_weights_1_U  |conv_conv_weights_1  |        1|   0|   0|    0|   144|   32|     1|         4608|
    |conv_weights_2_U  |conv_conv_weights_2  |        1|   0|   0|    0|   144|   32|     1|         4608|
    |conv_weights_3_U  |conv_conv_weights_3  |        1|   0|   0|    0|   144|   32|     1|         4608|
    |conv_weights_4_U  |conv_conv_weights_4  |        1|   0|   0|    0|   144|   32|     1|         4608|
    |conv_weights_5_U  |conv_conv_weights_5  |        1|   0|   0|    0|   144|   32|     1|         4608|
    |w_sumf_U          |conv_w_sumf          |        0|  64|   3|    0|     6|   32|     1|          192|
    +------------------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total             |                     |        6|  96|  11|    0|   886|  256|     8|        28352|
    +------------------+---------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln51_fu_550_p2       |     +    |      0|  0|  13|          11|           1|
    |add_ln54_1_fu_839_p2     |     +    |      0|  0|  15|           1|           9|
    |add_ln63_1_fu_688_p2     |     +    |      0|  0|  13|           4|           1|
    |add_ln63_fu_748_p2       |     +    |      0|  0|  13|           4|           4|
    |add_ln71_1_fu_794_p2     |     +    |      0|  0|  13|           4|           4|
    |add_ln71_2_fu_779_p2     |     +    |      0|  0|  15|           9|           9|
    |add_ln71_fu_765_p2       |     +    |      0|  0|   8|           5|           5|
    |add_ln79_1_fu_654_p2     |     +    |      0|  0|  12|          12|          12|
    |c_fu_588_p2              |     +    |      0|  0|  13|           4|           1|
    |ch_1_fu_823_p2           |     +    |      0|  0|  12|           3|           1|
    |ch_fu_671_p2             |     +    |      0|  0|  12|           3|           1|
    |f_fu_834_p2              |     +    |      0|  0|  15|           1|           5|
    |r_fu_621_p2              |     +    |      0|  0|  13|           4|           1|
    |wc_fu_812_p2             |     +    |      0|  0|  10|           2|           1|
    |wr_fu_694_p2             |     +    |      0|  0|  10|           2|           1|
    |sub_ln71_fu_738_p2       |     -    |      0|  0|   8|           5|           5|
    |and_ln78_fu_888_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln79_fu_582_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln51_fu_544_p2      |   icmp   |      0|  0|  13|          11|           8|
    |icmp_ln54_fu_556_p2      |   icmp   |      0|  0|  13|           9|           8|
    |icmp_ln57_fu_576_p2      |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln60_fu_665_p2      |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln63_fu_682_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln66_fu_700_p2      |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln75_fu_817_p2      |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln78_1_fu_876_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln78_fu_870_p2      |   icmp   |      0|  0|  11|           8|           2|
    |or_ln78_fu_882_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln79_fu_594_p2        |    or    |      0|  0|   2|           1|           1|
    |conv_out_d0              |  select  |      0|  0|  32|           1|          32|
    |select_ln54_fu_845_p3    |  select  |      0|  0|   9|           1|           1|
    |select_ln63_1_fu_714_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln63_fu_706_p3    |  select  |      0|  0|   2|           1|           1|
    |select_ln79_1_fu_627_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln79_2_fu_600_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln79_3_fu_608_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln79_fu_562_p3    |  select  |      0|  0|   4|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln79_fu_570_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 370|         156|         152|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  89|         18|    1|         18|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten_phi_fu_469_p4  |   9|          2|    4|          8|
    |ap_phi_mux_wc_0_phi_fu_491_p4            |   9|          2|    2|          4|
    |ap_phi_mux_wr_0_phi_fu_480_p4            |   9|          2|    2|          4|
    |c_0_reg_432                              |   9|          2|    4|          8|
    |ch2_0_reg_508                            |   9|          2|    3|          6|
    |ch_0_reg_454                             |   9|          2|    3|          6|
    |f_0_reg_443                              |   9|          2|    5|         10|
    |grp_fu_519_p0                            |  41|          8|   32|        256|
    |grp_fu_519_p1                            |  41|          8|   32|        256|
    |grp_fu_526_p0                            |  38|          7|   32|        224|
    |grp_fu_526_p1                            |  38|          7|   32|        224|
    |indvar_flatten21_reg_397                 |   9|          2|   11|         22|
    |indvar_flatten7_reg_420                  |   9|          2|    9|         18|
    |indvar_flatten_reg_465                   |   9|          2|    4|          8|
    |r_0_reg_408                              |   9|          2|    4|          8|
    |w_sum_0_reg_498                          |   9|          2|   32|         64|
    |w_sumf_address0                          |  41|          8|    3|         24|
    |w_sumf_address1                          |  41|          8|    3|         24|
    |w_sumf_d0                                |  15|          3|   32|         96|
    |wc_0_reg_487                             |   9|          2|    2|          4|
    |wr_0_reg_476                             |   9|          2|    2|          4|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 479|         97|  255|       1298|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln51_reg_960                  |  11|   0|   11|          0|
    |add_ln63_1_reg_1024               |   4|   0|    4|          0|
    |ap_CS_fsm                         |  17|   0|   17|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |c_0_reg_432                       |   4|   0|    4|          0|
    |ch2_0_reg_508                     |   3|   0|    3|          0|
    |ch_0_reg_454                      |   3|   0|    3|          0|
    |ch_1_reg_1222                     |   3|   0|    3|          0|
    |conv_out_addr_reg_1001            |  11|   0|   11|          0|
    |conv_weights_1_load_reg_1109      |  32|   0|   32|          0|
    |conv_weights_2_load_reg_1119      |  32|   0|   32|          0|
    |conv_weights_3_load_reg_1129      |  32|   0|   32|          0|
    |conv_weights_4_load_reg_1139      |  32|   0|   32|          0|
    |conv_weights_5_load_reg_1149      |  32|   0|   32|          0|
    |f_0_reg_443                       |   5|   0|    5|          0|
    |f_reg_1232                        |   5|   0|    5|          0|
    |icmp_ln54_reg_965                 |   1|   0|    1|          0|
    |icmp_ln63_reg_1020                |   1|   0|    1|          0|
    |icmp_ln63_reg_1020_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten21_reg_397          |  11|   0|   11|          0|
    |indvar_flatten7_reg_420           |   9|   0|    9|          0|
    |indvar_flatten_reg_465            |   4|   0|    4|          0|
    |input_1_load_reg_1114             |  32|   0|   32|          0|
    |input_2_load_reg_1124             |  32|   0|   32|          0|
    |input_3_load_reg_1134             |  32|   0|   32|          0|
    |input_4_load_reg_1144             |  32|   0|   32|          0|
    |input_5_load_reg_1154             |  32|   0|   32|          0|
    |r_0_reg_408                       |   4|   0|    4|          0|
    |reg_538                           |  32|   0|   32|          0|
    |select_ln54_reg_1237              |   9|   0|    9|          0|
    |select_ln63_1_reg_1034            |   2|   0|    2|          0|
    |select_ln63_reg_1029              |   2|   0|    2|          0|
    |select_ln79_1_reg_990             |   4|   0|    4|          0|
    |select_ln79_2_reg_971             |   5|   0|    5|          0|
    |select_ln79_3_reg_978             |   4|   0|    4|          0|
    |tmp_2_1_reg_1164                  |  32|   0|   32|          0|
    |tmp_2_2_reg_1174                  |  32|   0|   32|          0|
    |tmp_2_3_reg_1184                  |  32|   0|   32|          0|
    |tmp_2_4_reg_1199                  |  32|   0|   32|          0|
    |tmp_2_5_reg_1209                  |  32|   0|   32|          0|
    |tmp_s_reg_1159                    |  32|   0|   32|          0|
    |w_sum_0_reg_498                   |  32|   0|   32|          0|
    |w_sum_reg_1006                    |  32|   0|   32|          0|
    |w_sumf_load_2_reg_1169            |  32|   0|   32|          0|
    |w_sumf_load_3_reg_1179            |  32|   0|   32|          0|
    |w_sumf_load_4_reg_1189            |  32|   0|   32|          0|
    |w_sumf_load_5_reg_1204            |  32|   0|   32|          0|
    |w_sumf_load_6_reg_1214            |  32|   0|   32|          0|
    |wc_0_reg_487                      |   2|   0|    2|          0|
    |wc_reg_1194                       |   2|   0|    2|          0|
    |wr_0_reg_476                      |   2|   0|    2|          0|
    |zext_ln79_2_reg_996               |   5|   0|    9|          4|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 904|   0|  908|          4|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |     conv     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |     conv     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |     conv     | return value |
|ap_done            | out |    1| ap_ctrl_hs |     conv     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |     conv     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |     conv     | return value |
|input_0_address0   | out |    8|  ap_memory |    input_0   |     array    |
|input_0_ce0        | out |    1|  ap_memory |    input_0   |     array    |
|input_0_q0         |  in |   32|  ap_memory |    input_0   |     array    |
|input_1_address0   | out |    8|  ap_memory |    input_1   |     array    |
|input_1_ce0        | out |    1|  ap_memory |    input_1   |     array    |
|input_1_q0         |  in |   32|  ap_memory |    input_1   |     array    |
|input_2_address0   | out |    8|  ap_memory |    input_2   |     array    |
|input_2_ce0        | out |    1|  ap_memory |    input_2   |     array    |
|input_2_q0         |  in |   32|  ap_memory |    input_2   |     array    |
|input_3_address0   | out |    8|  ap_memory |    input_3   |     array    |
|input_3_ce0        | out |    1|  ap_memory |    input_3   |     array    |
|input_3_q0         |  in |   32|  ap_memory |    input_3   |     array    |
|input_4_address0   | out |    8|  ap_memory |    input_4   |     array    |
|input_4_ce0        | out |    1|  ap_memory |    input_4   |     array    |
|input_4_q0         |  in |   32|  ap_memory |    input_4   |     array    |
|input_5_address0   | out |    8|  ap_memory |    input_5   |     array    |
|input_5_ce0        | out |    1|  ap_memory |    input_5   |     array    |
|input_5_q0         |  in |   32|  ap_memory |    input_5   |     array    |
|conv_out_address0  | out |   11|  ap_memory |   conv_out   |     array    |
|conv_out_ce0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_we0       | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_d0        | out |   32|  ap_memory |   conv_out   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

