

================================================================
== Vitis HLS Report for 'conv2_Pipeline_STREAM_READ_CONV2_VITIS_LOOP_33_1_VITIS_LOOP_34_2'
================================================================
* Date:           Tue Oct 28 17:20:58 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.619 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    18498|    18498|  0.185 ms|  0.185 ms|  18498|  18498|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                      Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- STREAM_READ_CONV2_VITIS_LOOP_33_1_VITIS_LOOP_34_2  |    18496|    18496|         2|          1|          1|  18496|       yes|
        +-----------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%feat = alloca i32 1"   --->   Operation 8 'alloca' 'feat' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten80 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_to_conv2, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten80"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %feat"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %j"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.70>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [src/conv2.cpp:33]   --->   Operation 17 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten80_load = load i15 %indvar_flatten80" [src/conv2.cpp:32]   --->   Operation 18 'load' 'indvar_flatten80_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.84ns)   --->   "%icmp_ln32 = icmp_eq  i15 %indvar_flatten80_load, i15 18496" [src/conv2.cpp:32]   --->   Operation 20 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.84ns)   --->   "%add_ln32_1 = add i15 %indvar_flatten80_load, i15 1" [src/conv2.cpp:32]   --->   Operation 21 'add' 'add_ln32_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %for.inc16, void %OUT_STATIONARY_CONV2.exitStub" [src/conv2.cpp:32]   --->   Operation 22 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [src/conv2.cpp:34]   --->   Operation 23 'load' 'j_load' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%feat_load = load i7 %feat" [src/conv2.cpp:32]   --->   Operation 24 'load' 'feat_load' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.77ns)   --->   "%add_ln32 = add i7 %feat_load, i7 1" [src/conv2.cpp:32]   --->   Operation 25 'add' 'add_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.78ns)   --->   "%icmp_ln33 = icmp_eq  i10 %indvar_flatten_load, i10 289" [src/conv2.cpp:33]   --->   Operation 26 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.36ns)   --->   "%select_ln32_1 = select i1 %icmp_ln33, i7 %add_ln32, i7 %feat_load" [src/conv2.cpp:32]   --->   Operation 27 'select' 'select_ln32_1' <Predicate = (!icmp_ln32)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i7 %select_ln32_1" [src/conv2.cpp:32]   --->   Operation 28 'trunc' 'trunc_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln32_mid2_v = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %select_ln32_1, i32 2, i32 5" [src/conv2.cpp:32]   --->   Operation 29 'partselect' 'zext_ln32_mid2_v' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node and_ln32)   --->   "%xor_ln32 = xor i1 %icmp_ln33, i1 1" [src/conv2.cpp:32]   --->   Operation 30 'xor' 'xor_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.78ns)   --->   "%icmp_ln34 = icmp_eq  i5 %j_load, i5 17" [src/conv2.cpp:34]   --->   Operation 31 'icmp' 'icmp_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln32 = and i1 %icmp_ln34, i1 %xor_ln32" [src/conv2.cpp:32]   --->   Operation 32 'and' 'and_ln32' <Predicate = (!icmp_ln32)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node select_ln33)   --->   "%or_ln33 = or i1 %and_ln32, i1 %icmp_ln33" [src/conv2.cpp:33]   --->   Operation 33 'or' 'or_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln33 = select i1 %or_ln33, i5 0, i5 %j_load" [src/conv2.cpp:33]   --->   Operation 34 'select' 'select_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.73ns)   --->   "%switch_ln35 = switch i2 %trunc_ln32, void %arrayidx1217.case.3, i2 0, void %arrayidx1217.case.0, i2 1, void %arrayidx1217.case.1, i2 2, void %arrayidx1217.case.2" [src/conv2.cpp:35]   --->   Operation 35 'switch' 'switch_ln35' <Predicate = (!icmp_ln32)> <Delay = 0.73>
ST_2 : Operation 36 [1/1] (0.74ns)   --->   "%switch_ln35 = switch i5 %select_ln33, void %arrayidx1217_2.case.16, i5 0, void %arrayidx1217_2.case.0, i5 1, void %arrayidx1217_2.case.1, i5 2, void %arrayidx1217_2.case.2, i5 3, void %arrayidx1217_2.case.3, i5 4, void %arrayidx1217_2.case.4, i5 5, void %arrayidx1217_2.case.5, i5 6, void %arrayidx1217_2.case.6, i5 7, void %arrayidx1217_2.case.7, i5 8, void %arrayidx1217_2.case.8, i5 9, void %arrayidx1217_2.case.9, i5 10, void %arrayidx1217_2.case.10, i5 11, void %arrayidx1217_2.case.11, i5 12, void %arrayidx1217_2.case.12, i5 13, void %arrayidx1217_2.case.13, i5 14, void %arrayidx1217_2.case.14, i5 15, void %arrayidx1217_2.case.15" [src/conv2.cpp:35]   --->   Operation 36 'switch' 'switch_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 2)> <Delay = 0.74>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217_2.exit" [src/conv2.cpp:35]   --->   Operation 37 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 2 & select_ln33 == 15)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217_2.exit" [src/conv2.cpp:35]   --->   Operation 38 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 2 & select_ln33 == 14)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217_2.exit" [src/conv2.cpp:35]   --->   Operation 39 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 2 & select_ln33 == 13)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217_2.exit" [src/conv2.cpp:35]   --->   Operation 40 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 2 & select_ln33 == 12)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217_2.exit" [src/conv2.cpp:35]   --->   Operation 41 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 2 & select_ln33 == 11)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217_2.exit" [src/conv2.cpp:35]   --->   Operation 42 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 2 & select_ln33 == 10)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217_2.exit" [src/conv2.cpp:35]   --->   Operation 43 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 2 & select_ln33 == 9)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217_2.exit" [src/conv2.cpp:35]   --->   Operation 44 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 2 & select_ln33 == 8)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217_2.exit" [src/conv2.cpp:35]   --->   Operation 45 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 2 & select_ln33 == 7)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217_2.exit" [src/conv2.cpp:35]   --->   Operation 46 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 2 & select_ln33 == 6)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217_2.exit" [src/conv2.cpp:35]   --->   Operation 47 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 2 & select_ln33 == 5)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217_2.exit" [src/conv2.cpp:35]   --->   Operation 48 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 2 & select_ln33 == 4)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217_2.exit" [src/conv2.cpp:35]   --->   Operation 49 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 2 & select_ln33 == 3)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217_2.exit" [src/conv2.cpp:35]   --->   Operation 50 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 2 & select_ln33 == 2)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217_2.exit" [src/conv2.cpp:35]   --->   Operation 51 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 2 & select_ln33 == 1)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217_2.exit" [src/conv2.cpp:35]   --->   Operation 52 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 2 & select_ln33 == 0)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217_2.exit" [src/conv2.cpp:35]   --->   Operation 53 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 2 & select_ln33 != 0 & select_ln33 != 1 & select_ln33 != 2 & select_ln33 != 3 & select_ln33 != 4 & select_ln33 != 5 & select_ln33 != 6 & select_ln33 != 7 & select_ln33 != 8 & select_ln33 != 9 & select_ln33 != 10 & select_ln33 != 11 & select_ln33 != 12 & select_ln33 != 13 & select_ln33 != 14 & select_ln33 != 15)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.74ns)   --->   "%switch_ln35 = switch i5 %select_ln33, void %arrayidx1217_1.case.16, i5 0, void %arrayidx1217_1.case.0, i5 1, void %arrayidx1217_1.case.1, i5 2, void %arrayidx1217_1.case.2, i5 3, void %arrayidx1217_1.case.3, i5 4, void %arrayidx1217_1.case.4, i5 5, void %arrayidx1217_1.case.5, i5 6, void %arrayidx1217_1.case.6, i5 7, void %arrayidx1217_1.case.7, i5 8, void %arrayidx1217_1.case.8, i5 9, void %arrayidx1217_1.case.9, i5 10, void %arrayidx1217_1.case.10, i5 11, void %arrayidx1217_1.case.11, i5 12, void %arrayidx1217_1.case.12, i5 13, void %arrayidx1217_1.case.13, i5 14, void %arrayidx1217_1.case.14, i5 15, void %arrayidx1217_1.case.15" [src/conv2.cpp:35]   --->   Operation 54 'switch' 'switch_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 1)> <Delay = 0.74>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217_1.exit" [src/conv2.cpp:35]   --->   Operation 55 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 1 & select_ln33 == 15)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217_1.exit" [src/conv2.cpp:35]   --->   Operation 56 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 1 & select_ln33 == 14)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217_1.exit" [src/conv2.cpp:35]   --->   Operation 57 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 1 & select_ln33 == 13)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217_1.exit" [src/conv2.cpp:35]   --->   Operation 58 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 1 & select_ln33 == 12)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217_1.exit" [src/conv2.cpp:35]   --->   Operation 59 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 1 & select_ln33 == 11)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217_1.exit" [src/conv2.cpp:35]   --->   Operation 60 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 1 & select_ln33 == 10)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217_1.exit" [src/conv2.cpp:35]   --->   Operation 61 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 1 & select_ln33 == 9)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217_1.exit" [src/conv2.cpp:35]   --->   Operation 62 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 1 & select_ln33 == 8)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217_1.exit" [src/conv2.cpp:35]   --->   Operation 63 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 1 & select_ln33 == 7)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217_1.exit" [src/conv2.cpp:35]   --->   Operation 64 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 1 & select_ln33 == 6)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217_1.exit" [src/conv2.cpp:35]   --->   Operation 65 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 1 & select_ln33 == 5)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217_1.exit" [src/conv2.cpp:35]   --->   Operation 66 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 1 & select_ln33 == 4)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217_1.exit" [src/conv2.cpp:35]   --->   Operation 67 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 1 & select_ln33 == 3)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217_1.exit" [src/conv2.cpp:35]   --->   Operation 68 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 1 & select_ln33 == 2)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217_1.exit" [src/conv2.cpp:35]   --->   Operation 69 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 1 & select_ln33 == 1)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217_1.exit" [src/conv2.cpp:35]   --->   Operation 70 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 1 & select_ln33 == 0)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217_1.exit" [src/conv2.cpp:35]   --->   Operation 71 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 1 & select_ln33 != 0 & select_ln33 != 1 & select_ln33 != 2 & select_ln33 != 3 & select_ln33 != 4 & select_ln33 != 5 & select_ln33 != 6 & select_ln33 != 7 & select_ln33 != 8 & select_ln33 != 9 & select_ln33 != 10 & select_ln33 != 11 & select_ln33 != 12 & select_ln33 != 13 & select_ln33 != 14 & select_ln33 != 15)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.74ns)   --->   "%switch_ln35 = switch i5 %select_ln33, void %arrayidx1217_0.case.16, i5 0, void %arrayidx1217_0.case.0, i5 1, void %arrayidx1217_0.case.1, i5 2, void %arrayidx1217_0.case.2, i5 3, void %arrayidx1217_0.case.3, i5 4, void %arrayidx1217_0.case.4, i5 5, void %arrayidx1217_0.case.5, i5 6, void %arrayidx1217_0.case.6, i5 7, void %arrayidx1217_0.case.7, i5 8, void %arrayidx1217_0.case.8, i5 9, void %arrayidx1217_0.case.9, i5 10, void %arrayidx1217_0.case.10, i5 11, void %arrayidx1217_0.case.11, i5 12, void %arrayidx1217_0.case.12, i5 13, void %arrayidx1217_0.case.13, i5 14, void %arrayidx1217_0.case.14, i5 15, void %arrayidx1217_0.case.15" [src/conv2.cpp:35]   --->   Operation 72 'switch' 'switch_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 0)> <Delay = 0.74>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217_0.exit" [src/conv2.cpp:35]   --->   Operation 73 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 0 & select_ln33 == 15)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217_0.exit" [src/conv2.cpp:35]   --->   Operation 74 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 0 & select_ln33 == 14)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217_0.exit" [src/conv2.cpp:35]   --->   Operation 75 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 0 & select_ln33 == 13)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217_0.exit" [src/conv2.cpp:35]   --->   Operation 76 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 0 & select_ln33 == 12)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217_0.exit" [src/conv2.cpp:35]   --->   Operation 77 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 0 & select_ln33 == 11)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217_0.exit" [src/conv2.cpp:35]   --->   Operation 78 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 0 & select_ln33 == 10)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217_0.exit" [src/conv2.cpp:35]   --->   Operation 79 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 0 & select_ln33 == 9)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217_0.exit" [src/conv2.cpp:35]   --->   Operation 80 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 0 & select_ln33 == 8)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217_0.exit" [src/conv2.cpp:35]   --->   Operation 81 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 0 & select_ln33 == 7)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217_0.exit" [src/conv2.cpp:35]   --->   Operation 82 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 0 & select_ln33 == 6)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217_0.exit" [src/conv2.cpp:35]   --->   Operation 83 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 0 & select_ln33 == 5)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217_0.exit" [src/conv2.cpp:35]   --->   Operation 84 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 0 & select_ln33 == 4)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217_0.exit" [src/conv2.cpp:35]   --->   Operation 85 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 0 & select_ln33 == 3)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217_0.exit" [src/conv2.cpp:35]   --->   Operation 86 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 0 & select_ln33 == 2)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217_0.exit" [src/conv2.cpp:35]   --->   Operation 87 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 0 & select_ln33 == 1)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217_0.exit" [src/conv2.cpp:35]   --->   Operation 88 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 0 & select_ln33 == 0)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217_0.exit" [src/conv2.cpp:35]   --->   Operation 89 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 0 & select_ln33 != 0 & select_ln33 != 1 & select_ln33 != 2 & select_ln33 != 3 & select_ln33 != 4 & select_ln33 != 5 & select_ln33 != 6 & select_ln33 != 7 & select_ln33 != 8 & select_ln33 != 9 & select_ln33 != 10 & select_ln33 != 11 & select_ln33 != 12 & select_ln33 != 13 & select_ln33 != 14 & select_ln33 != 15)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.74ns)   --->   "%switch_ln35 = switch i5 %select_ln33, void %arrayidx1217_3.case.16, i5 0, void %arrayidx1217_3.case.0, i5 1, void %arrayidx1217_3.case.1, i5 2, void %arrayidx1217_3.case.2, i5 3, void %arrayidx1217_3.case.3, i5 4, void %arrayidx1217_3.case.4, i5 5, void %arrayidx1217_3.case.5, i5 6, void %arrayidx1217_3.case.6, i5 7, void %arrayidx1217_3.case.7, i5 8, void %arrayidx1217_3.case.8, i5 9, void %arrayidx1217_3.case.9, i5 10, void %arrayidx1217_3.case.10, i5 11, void %arrayidx1217_3.case.11, i5 12, void %arrayidx1217_3.case.12, i5 13, void %arrayidx1217_3.case.13, i5 14, void %arrayidx1217_3.case.14, i5 15, void %arrayidx1217_3.case.15" [src/conv2.cpp:35]   --->   Operation 90 'switch' 'switch_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 3)> <Delay = 0.74>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217_3.exit" [src/conv2.cpp:35]   --->   Operation 91 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 3 & select_ln33 == 15)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217_3.exit" [src/conv2.cpp:35]   --->   Operation 92 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 3 & select_ln33 == 14)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217_3.exit" [src/conv2.cpp:35]   --->   Operation 93 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 3 & select_ln33 == 13)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217_3.exit" [src/conv2.cpp:35]   --->   Operation 94 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 3 & select_ln33 == 12)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217_3.exit" [src/conv2.cpp:35]   --->   Operation 95 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 3 & select_ln33 == 11)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217_3.exit" [src/conv2.cpp:35]   --->   Operation 96 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 3 & select_ln33 == 10)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217_3.exit" [src/conv2.cpp:35]   --->   Operation 97 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 3 & select_ln33 == 9)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217_3.exit" [src/conv2.cpp:35]   --->   Operation 98 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 3 & select_ln33 == 8)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217_3.exit" [src/conv2.cpp:35]   --->   Operation 99 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 3 & select_ln33 == 7)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217_3.exit" [src/conv2.cpp:35]   --->   Operation 100 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 3 & select_ln33 == 6)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217_3.exit" [src/conv2.cpp:35]   --->   Operation 101 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 3 & select_ln33 == 5)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217_3.exit" [src/conv2.cpp:35]   --->   Operation 102 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 3 & select_ln33 == 4)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217_3.exit" [src/conv2.cpp:35]   --->   Operation 103 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 3 & select_ln33 == 3)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217_3.exit" [src/conv2.cpp:35]   --->   Operation 104 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 3 & select_ln33 == 2)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217_3.exit" [src/conv2.cpp:35]   --->   Operation 105 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 3 & select_ln33 == 1)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217_3.exit" [src/conv2.cpp:35]   --->   Operation 106 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 3 & select_ln33 == 0)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217_3.exit" [src/conv2.cpp:35]   --->   Operation 107 'br' 'br_ln35' <Predicate = (!icmp_ln32 & trunc_ln32 == 3 & select_ln33 != 0 & select_ln33 != 1 & select_ln33 != 2 & select_ln33 != 3 & select_ln33 != 4 & select_ln33 != 5 & select_ln33 != 6 & select_ln33 != 7 & select_ln33 != 8 & select_ln33 != 9 & select_ln33 != 10 & select_ln33 != 11 & select_ln33 != 12 & select_ln33 != 13 & select_ln33 != 14 & select_ln33 != 15)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.78ns)   --->   "%add_ln34 = add i5 %select_ln33, i5 1" [src/conv2.cpp:34]   --->   Operation 108 'add' 'add_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.78ns)   --->   "%add_ln33_2 = add i10 %indvar_flatten_load, i10 1" [src/conv2.cpp:33]   --->   Operation 109 'add' 'add_ln33_2' <Predicate = (!icmp_ln32)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.40ns)   --->   "%select_ln33_3 = select i1 %icmp_ln33, i10 1, i10 %add_ln33_2" [src/conv2.cpp:33]   --->   Operation 110 'select' 'select_ln33_3' <Predicate = (!icmp_ln32)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.42ns)   --->   "%store_ln34 = store i15 %add_ln32_1, i15 %indvar_flatten80" [src/conv2.cpp:34]   --->   Operation 111 'store' 'store_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.42>
ST_2 : Operation 112 [1/1] (0.42ns)   --->   "%store_ln34 = store i7 %select_ln32_1, i7 %feat" [src/conv2.cpp:34]   --->   Operation 112 'store' 'store_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.42>
ST_2 : Operation 113 [1/1] (0.42ns)   --->   "%store_ln34 = store i10 %select_ln33_3, i10 %indvar_flatten" [src/conv2.cpp:34]   --->   Operation 113 'store' 'store_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.42>
ST_2 : Operation 114 [1/1] (0.42ns)   --->   "%store_ln34 = store i5 %add_ln34, i5 %j" [src/conv2.cpp:34]   --->   Operation 114 'store' 'store_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.42>
ST_2 : Operation 274 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 274 'ret' 'ret_ln0' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.61>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%i_load = load i5 %i" [src/conv2.cpp:32]   --->   Operation 115 'load' 'i_load' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @STREAM_READ_CONV2_VITIS_LOOP_33_1_VITIS_LOOP_34_2_str"   --->   Operation 116 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 18496, i64 18496, i64 18496"   --->   Operation 117 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.41ns)   --->   "%select_ln32 = select i1 %icmp_ln33, i5 0, i5 %i_load" [src/conv2.cpp:32]   --->   Operation 118 'select' 'select_ln32' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %zext_ln32_mid2_v, i4 %zext_ln32_mid2_v" [src/conv2.cpp:35]   --->   Operation 119 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i8 %or_ln" [src/conv2.cpp:33]   --->   Operation 120 'zext' 'zext_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 121 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.78ns)   --->   "%add_ln33 = add i5 %select_ln32, i5 1" [src/conv2.cpp:33]   --->   Operation 122 'add' 'add_ln33' <Predicate = (and_ln32)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_33_1_VITIS_LOOP_34_2_str"   --->   Operation 123 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.41ns)   --->   "%select_ln33_2 = select i1 %and_ln32, i5 %add_ln33, i5 %select_ln32" [src/conv2.cpp:33]   --->   Operation 124 'select' 'select_ln33_2' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i5 %select_ln33_2" [src/conv2.cpp:35]   --->   Operation 125 'zext' 'zext_ln35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.76ns)   --->   "%add_ln35 = add i9 %zext_ln33, i9 %zext_ln35" [src/conv2.cpp:35]   --->   Operation 126 'add' 'add_ln35' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i9 %add_ln35" [src/conv2.cpp:35]   --->   Operation 127 'zext' 'zext_ln35_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%input_tile_addr_21 = getelementptr i32 %input_tile, i64 0, i64 %zext_ln35_1" [src/conv2.cpp:35]   --->   Operation 128 'getelementptr' 'input_tile_addr_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%input_tile_1_addr = getelementptr i32 %input_tile_1, i64 0, i64 %zext_ln35_1" [src/conv2.cpp:35]   --->   Operation 129 'getelementptr' 'input_tile_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%input_tile_2_addr = getelementptr i32 %input_tile_2, i64 0, i64 %zext_ln35_1" [src/conv2.cpp:35]   --->   Operation 130 'getelementptr' 'input_tile_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%input_tile_3_addr = getelementptr i32 %input_tile_3, i64 0, i64 %zext_ln35_1" [src/conv2.cpp:35]   --->   Operation 131 'getelementptr' 'input_tile_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%input_tile_4_addr = getelementptr i32 %input_tile_4, i64 0, i64 %zext_ln35_1" [src/conv2.cpp:35]   --->   Operation 132 'getelementptr' 'input_tile_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%input_tile_5_addr = getelementptr i32 %input_tile_5, i64 0, i64 %zext_ln35_1" [src/conv2.cpp:35]   --->   Operation 133 'getelementptr' 'input_tile_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%input_tile_6_addr = getelementptr i32 %input_tile_6, i64 0, i64 %zext_ln35_1" [src/conv2.cpp:35]   --->   Operation 134 'getelementptr' 'input_tile_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%input_tile_7_addr = getelementptr i32 %input_tile_7, i64 0, i64 %zext_ln35_1" [src/conv2.cpp:35]   --->   Operation 135 'getelementptr' 'input_tile_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%input_tile_8_addr = getelementptr i32 %input_tile_8, i64 0, i64 %zext_ln35_1" [src/conv2.cpp:35]   --->   Operation 136 'getelementptr' 'input_tile_8_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%input_tile_9_addr = getelementptr i32 %input_tile_9, i64 0, i64 %zext_ln35_1" [src/conv2.cpp:35]   --->   Operation 137 'getelementptr' 'input_tile_9_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%input_tile_10_addr = getelementptr i32 %input_tile_10, i64 0, i64 %zext_ln35_1" [src/conv2.cpp:35]   --->   Operation 138 'getelementptr' 'input_tile_10_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%input_tile_11_addr = getelementptr i32 %input_tile_11, i64 0, i64 %zext_ln35_1" [src/conv2.cpp:35]   --->   Operation 139 'getelementptr' 'input_tile_11_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%input_tile_12_addr = getelementptr i32 %input_tile_12, i64 0, i64 %zext_ln35_1" [src/conv2.cpp:35]   --->   Operation 140 'getelementptr' 'input_tile_12_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%input_tile_13_addr = getelementptr i32 %input_tile_13, i64 0, i64 %zext_ln35_1" [src/conv2.cpp:35]   --->   Operation 141 'getelementptr' 'input_tile_13_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%input_tile_14_addr = getelementptr i32 %input_tile_14, i64 0, i64 %zext_ln35_1" [src/conv2.cpp:35]   --->   Operation 142 'getelementptr' 'input_tile_14_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%input_tile_15_addr = getelementptr i32 %input_tile_15, i64 0, i64 %zext_ln35_1" [src/conv2.cpp:35]   --->   Operation 143 'getelementptr' 'input_tile_15_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%input_tile_16_addr = getelementptr i32 %input_tile_16, i64 0, i64 %zext_ln35_1" [src/conv2.cpp:35]   --->   Operation 144 'getelementptr' 'input_tile_16_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%input_tile_17_addr = getelementptr i32 %input_tile_17, i64 0, i64 %zext_ln35_1" [src/conv2.cpp:35]   --->   Operation 145 'getelementptr' 'input_tile_17_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%input_tile_18_addr = getelementptr i32 %input_tile_18, i64 0, i64 %zext_ln35_1" [src/conv2.cpp:35]   --->   Operation 146 'getelementptr' 'input_tile_18_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%input_tile_19_addr = getelementptr i32 %input_tile_19, i64 0, i64 %zext_ln35_1" [src/conv2.cpp:35]   --->   Operation 147 'getelementptr' 'input_tile_19_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%input_tile_20_addr = getelementptr i32 %input_tile_20, i64 0, i64 %zext_ln35_1" [src/conv2.cpp:35]   --->   Operation 148 'getelementptr' 'input_tile_20_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%input_tile_21_addr = getelementptr i32 %input_tile_21, i64 0, i64 %zext_ln35_1" [src/conv2.cpp:35]   --->   Operation 149 'getelementptr' 'input_tile_21_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%input_tile_22_addr = getelementptr i32 %input_tile_22, i64 0, i64 %zext_ln35_1" [src/conv2.cpp:35]   --->   Operation 150 'getelementptr' 'input_tile_22_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%input_tile_23_addr = getelementptr i32 %input_tile_23, i64 0, i64 %zext_ln35_1" [src/conv2.cpp:35]   --->   Operation 151 'getelementptr' 'input_tile_23_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%input_tile_24_addr = getelementptr i32 %input_tile_24, i64 0, i64 %zext_ln35_1" [src/conv2.cpp:35]   --->   Operation 152 'getelementptr' 'input_tile_24_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%input_tile_25_addr = getelementptr i32 %input_tile_25, i64 0, i64 %zext_ln35_1" [src/conv2.cpp:35]   --->   Operation 153 'getelementptr' 'input_tile_25_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%input_tile_26_addr = getelementptr i32 %input_tile_26, i64 0, i64 %zext_ln35_1" [src/conv2.cpp:35]   --->   Operation 154 'getelementptr' 'input_tile_26_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%input_tile_27_addr = getelementptr i32 %input_tile_27, i64 0, i64 %zext_ln35_1" [src/conv2.cpp:35]   --->   Operation 155 'getelementptr' 'input_tile_27_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%input_tile_28_addr = getelementptr i32 %input_tile_28, i64 0, i64 %zext_ln35_1" [src/conv2.cpp:35]   --->   Operation 156 'getelementptr' 'input_tile_28_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%input_tile_29_addr = getelementptr i32 %input_tile_29, i64 0, i64 %zext_ln35_1" [src/conv2.cpp:35]   --->   Operation 157 'getelementptr' 'input_tile_29_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%input_tile_30_addr = getelementptr i32 %input_tile_30, i64 0, i64 %zext_ln35_1" [src/conv2.cpp:35]   --->   Operation 158 'getelementptr' 'input_tile_30_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%input_tile_31_addr = getelementptr i32 %input_tile_31, i64 0, i64 %zext_ln35_1" [src/conv2.cpp:35]   --->   Operation 159 'getelementptr' 'input_tile_31_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%input_tile_32_addr = getelementptr i32 %input_tile_32, i64 0, i64 %zext_ln35_1" [src/conv2.cpp:35]   --->   Operation 160 'getelementptr' 'input_tile_32_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%input_tile_33_addr = getelementptr i32 %input_tile_33, i64 0, i64 %zext_ln35_1" [src/conv2.cpp:35]   --->   Operation 161 'getelementptr' 'input_tile_33_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%input_tile_34_addr = getelementptr i32 %input_tile_34, i64 0, i64 %zext_ln35_1" [src/conv2.cpp:35]   --->   Operation 162 'getelementptr' 'input_tile_34_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%input_tile_35_addr = getelementptr i32 %input_tile_35, i64 0, i64 %zext_ln35_1" [src/conv2.cpp:35]   --->   Operation 163 'getelementptr' 'input_tile_35_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%input_tile_36_addr = getelementptr i32 %input_tile_36, i64 0, i64 %zext_ln35_1" [src/conv2.cpp:35]   --->   Operation 164 'getelementptr' 'input_tile_36_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%input_tile_37_addr = getelementptr i32 %input_tile_37, i64 0, i64 %zext_ln35_1" [src/conv2.cpp:35]   --->   Operation 165 'getelementptr' 'input_tile_37_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%input_tile_38_addr = getelementptr i32 %input_tile_38, i64 0, i64 %zext_ln35_1" [src/conv2.cpp:35]   --->   Operation 166 'getelementptr' 'input_tile_38_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%input_tile_39_addr = getelementptr i32 %input_tile_39, i64 0, i64 %zext_ln35_1" [src/conv2.cpp:35]   --->   Operation 167 'getelementptr' 'input_tile_39_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%input_tile_40_addr = getelementptr i32 %input_tile_40, i64 0, i64 %zext_ln35_1" [src/conv2.cpp:35]   --->   Operation 168 'getelementptr' 'input_tile_40_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%input_tile_41_addr = getelementptr i32 %input_tile_41, i64 0, i64 %zext_ln35_1" [src/conv2.cpp:35]   --->   Operation 169 'getelementptr' 'input_tile_41_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%input_tile_42_addr = getelementptr i32 %input_tile_42, i64 0, i64 %zext_ln35_1" [src/conv2.cpp:35]   --->   Operation 170 'getelementptr' 'input_tile_42_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%input_tile_43_addr = getelementptr i32 %input_tile_43, i64 0, i64 %zext_ln35_1" [src/conv2.cpp:35]   --->   Operation 171 'getelementptr' 'input_tile_43_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%input_tile_44_addr = getelementptr i32 %input_tile_44, i64 0, i64 %zext_ln35_1" [src/conv2.cpp:35]   --->   Operation 172 'getelementptr' 'input_tile_44_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%input_tile_45_addr = getelementptr i32 %input_tile_45, i64 0, i64 %zext_ln35_1" [src/conv2.cpp:35]   --->   Operation 173 'getelementptr' 'input_tile_45_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%input_tile_46_addr = getelementptr i32 %input_tile_46, i64 0, i64 %zext_ln35_1" [src/conv2.cpp:35]   --->   Operation 174 'getelementptr' 'input_tile_46_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%input_tile_47_addr = getelementptr i32 %input_tile_47, i64 0, i64 %zext_ln35_1" [src/conv2.cpp:35]   --->   Operation 175 'getelementptr' 'input_tile_47_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%input_tile_48_addr = getelementptr i32 %input_tile_48, i64 0, i64 %zext_ln35_1" [src/conv2.cpp:35]   --->   Operation 176 'getelementptr' 'input_tile_48_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%input_tile_49_addr = getelementptr i32 %input_tile_49, i64 0, i64 %zext_ln35_1" [src/conv2.cpp:35]   --->   Operation 177 'getelementptr' 'input_tile_49_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%input_tile_50_addr = getelementptr i32 %input_tile_50, i64 0, i64 %zext_ln35_1" [src/conv2.cpp:35]   --->   Operation 178 'getelementptr' 'input_tile_50_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%input_tile_51_addr = getelementptr i32 %input_tile_51, i64 0, i64 %zext_ln35_1" [src/conv2.cpp:35]   --->   Operation 179 'getelementptr' 'input_tile_51_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%input_tile_52_addr = getelementptr i32 %input_tile_52, i64 0, i64 %zext_ln35_1" [src/conv2.cpp:35]   --->   Operation 180 'getelementptr' 'input_tile_52_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%input_tile_53_addr = getelementptr i32 %input_tile_53, i64 0, i64 %zext_ln35_1" [src/conv2.cpp:35]   --->   Operation 181 'getelementptr' 'input_tile_53_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%input_tile_54_addr = getelementptr i32 %input_tile_54, i64 0, i64 %zext_ln35_1" [src/conv2.cpp:35]   --->   Operation 182 'getelementptr' 'input_tile_54_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%input_tile_55_addr = getelementptr i32 %input_tile_55, i64 0, i64 %zext_ln35_1" [src/conv2.cpp:35]   --->   Operation 183 'getelementptr' 'input_tile_55_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%input_tile_56_addr = getelementptr i32 %input_tile_56, i64 0, i64 %zext_ln35_1" [src/conv2.cpp:35]   --->   Operation 184 'getelementptr' 'input_tile_56_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%input_tile_57_addr = getelementptr i32 %input_tile_57, i64 0, i64 %zext_ln35_1" [src/conv2.cpp:35]   --->   Operation 185 'getelementptr' 'input_tile_57_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%input_tile_58_addr = getelementptr i32 %input_tile_58, i64 0, i64 %zext_ln35_1" [src/conv2.cpp:35]   --->   Operation 186 'getelementptr' 'input_tile_58_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%input_tile_59_addr = getelementptr i32 %input_tile_59, i64 0, i64 %zext_ln35_1" [src/conv2.cpp:35]   --->   Operation 187 'getelementptr' 'input_tile_59_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%input_tile_60_addr = getelementptr i32 %input_tile_60, i64 0, i64 %zext_ln35_1" [src/conv2.cpp:35]   --->   Operation 188 'getelementptr' 'input_tile_60_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%input_tile_61_addr = getelementptr i32 %input_tile_61, i64 0, i64 %zext_ln35_1" [src/conv2.cpp:35]   --->   Operation 189 'getelementptr' 'input_tile_61_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%input_tile_62_addr = getelementptr i32 %input_tile_62, i64 0, i64 %zext_ln35_1" [src/conv2.cpp:35]   --->   Operation 190 'getelementptr' 'input_tile_62_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%input_tile_63_addr = getelementptr i32 %input_tile_63, i64 0, i64 %zext_ln35_1" [src/conv2.cpp:35]   --->   Operation 191 'getelementptr' 'input_tile_63_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%input_tile_64_addr = getelementptr i32 %input_tile_64, i64 0, i64 %zext_ln35_1" [src/conv2.cpp:35]   --->   Operation 192 'getelementptr' 'input_tile_64_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%input_tile_65_addr = getelementptr i32 %input_tile_65, i64 0, i64 %zext_ln35_1" [src/conv2.cpp:35]   --->   Operation 193 'getelementptr' 'input_tile_65_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%input_tile_66_addr = getelementptr i32 %input_tile_66, i64 0, i64 %zext_ln35_1" [src/conv2.cpp:35]   --->   Operation 194 'getelementptr' 'input_tile_66_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%input_tile_67_addr = getelementptr i32 %input_tile_67, i64 0, i64 %zext_ln35_1" [src/conv2.cpp:35]   --->   Operation 195 'getelementptr' 'input_tile_67_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 196 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [src/conv2.cpp:34]   --->   Operation 197 'specloopname' 'specloopname_ln34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (1.71ns)   --->   "%conv1_to_conv2_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv1_to_conv2" [src/conv2.cpp:35]   --->   Operation 198 'read' 'conv1_to_conv2_read' <Predicate = true> <Delay = 1.71> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 512> <FIFO>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%bitcast_ln35 = bitcast i32 %conv1_to_conv2_read" [src/conv2.cpp:35]   --->   Operation 199 'bitcast' 'bitcast_ln35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %bitcast_ln35, i9 %input_tile_49_addr" [src/conv2.cpp:35]   --->   Operation 200 'store' 'store_ln35' <Predicate = (trunc_ln32 == 2 & select_ln33 == 15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_3 : Operation 201 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %bitcast_ln35, i9 %input_tile_48_addr" [src/conv2.cpp:35]   --->   Operation 201 'store' 'store_ln35' <Predicate = (trunc_ln32 == 2 & select_ln33 == 14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_3 : Operation 202 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %bitcast_ln35, i9 %input_tile_47_addr" [src/conv2.cpp:35]   --->   Operation 202 'store' 'store_ln35' <Predicate = (trunc_ln32 == 2 & select_ln33 == 13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_3 : Operation 203 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %bitcast_ln35, i9 %input_tile_46_addr" [src/conv2.cpp:35]   --->   Operation 203 'store' 'store_ln35' <Predicate = (trunc_ln32 == 2 & select_ln33 == 12)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_3 : Operation 204 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %bitcast_ln35, i9 %input_tile_45_addr" [src/conv2.cpp:35]   --->   Operation 204 'store' 'store_ln35' <Predicate = (trunc_ln32 == 2 & select_ln33 == 11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_3 : Operation 205 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %bitcast_ln35, i9 %input_tile_44_addr" [src/conv2.cpp:35]   --->   Operation 205 'store' 'store_ln35' <Predicate = (trunc_ln32 == 2 & select_ln33 == 10)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_3 : Operation 206 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %bitcast_ln35, i9 %input_tile_43_addr" [src/conv2.cpp:35]   --->   Operation 206 'store' 'store_ln35' <Predicate = (trunc_ln32 == 2 & select_ln33 == 9)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_3 : Operation 207 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %bitcast_ln35, i9 %input_tile_42_addr" [src/conv2.cpp:35]   --->   Operation 207 'store' 'store_ln35' <Predicate = (trunc_ln32 == 2 & select_ln33 == 8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_3 : Operation 208 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %bitcast_ln35, i9 %input_tile_41_addr" [src/conv2.cpp:35]   --->   Operation 208 'store' 'store_ln35' <Predicate = (trunc_ln32 == 2 & select_ln33 == 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_3 : Operation 209 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %bitcast_ln35, i9 %input_tile_40_addr" [src/conv2.cpp:35]   --->   Operation 209 'store' 'store_ln35' <Predicate = (trunc_ln32 == 2 & select_ln33 == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_3 : Operation 210 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %bitcast_ln35, i9 %input_tile_39_addr" [src/conv2.cpp:35]   --->   Operation 210 'store' 'store_ln35' <Predicate = (trunc_ln32 == 2 & select_ln33 == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_3 : Operation 211 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %bitcast_ln35, i9 %input_tile_38_addr" [src/conv2.cpp:35]   --->   Operation 211 'store' 'store_ln35' <Predicate = (trunc_ln32 == 2 & select_ln33 == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_3 : Operation 212 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %bitcast_ln35, i9 %input_tile_37_addr" [src/conv2.cpp:35]   --->   Operation 212 'store' 'store_ln35' <Predicate = (trunc_ln32 == 2 & select_ln33 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_3 : Operation 213 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %bitcast_ln35, i9 %input_tile_36_addr" [src/conv2.cpp:35]   --->   Operation 213 'store' 'store_ln35' <Predicate = (trunc_ln32 == 2 & select_ln33 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_3 : Operation 214 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %bitcast_ln35, i9 %input_tile_35_addr" [src/conv2.cpp:35]   --->   Operation 214 'store' 'store_ln35' <Predicate = (trunc_ln32 == 2 & select_ln33 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_3 : Operation 215 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %bitcast_ln35, i9 %input_tile_34_addr" [src/conv2.cpp:35]   --->   Operation 215 'store' 'store_ln35' <Predicate = (trunc_ln32 == 2 & select_ln33 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_3 : Operation 216 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %bitcast_ln35, i9 %input_tile_50_addr" [src/conv2.cpp:35]   --->   Operation 216 'store' 'store_ln35' <Predicate = (trunc_ln32 == 2 & select_ln33 != 0 & select_ln33 != 1 & select_ln33 != 2 & select_ln33 != 3 & select_ln33 != 4 & select_ln33 != 5 & select_ln33 != 6 & select_ln33 != 7 & select_ln33 != 8 & select_ln33 != 9 & select_ln33 != 10 & select_ln33 != 11 & select_ln33 != 12 & select_ln33 != 13 & select_ln33 != 14 & select_ln33 != 15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217.exit" [src/conv2.cpp:35]   --->   Operation 217 'br' 'br_ln35' <Predicate = (trunc_ln32 == 2)> <Delay = 0.00>
ST_3 : Operation 218 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %bitcast_ln35, i9 %input_tile_32_addr" [src/conv2.cpp:35]   --->   Operation 218 'store' 'store_ln35' <Predicate = (trunc_ln32 == 1 & select_ln33 == 15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_3 : Operation 219 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %bitcast_ln35, i9 %input_tile_31_addr" [src/conv2.cpp:35]   --->   Operation 219 'store' 'store_ln35' <Predicate = (trunc_ln32 == 1 & select_ln33 == 14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_3 : Operation 220 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %bitcast_ln35, i9 %input_tile_30_addr" [src/conv2.cpp:35]   --->   Operation 220 'store' 'store_ln35' <Predicate = (trunc_ln32 == 1 & select_ln33 == 13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_3 : Operation 221 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %bitcast_ln35, i9 %input_tile_29_addr" [src/conv2.cpp:35]   --->   Operation 221 'store' 'store_ln35' <Predicate = (trunc_ln32 == 1 & select_ln33 == 12)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_3 : Operation 222 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %bitcast_ln35, i9 %input_tile_28_addr" [src/conv2.cpp:35]   --->   Operation 222 'store' 'store_ln35' <Predicate = (trunc_ln32 == 1 & select_ln33 == 11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_3 : Operation 223 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %bitcast_ln35, i9 %input_tile_27_addr" [src/conv2.cpp:35]   --->   Operation 223 'store' 'store_ln35' <Predicate = (trunc_ln32 == 1 & select_ln33 == 10)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_3 : Operation 224 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %bitcast_ln35, i9 %input_tile_26_addr" [src/conv2.cpp:35]   --->   Operation 224 'store' 'store_ln35' <Predicate = (trunc_ln32 == 1 & select_ln33 == 9)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_3 : Operation 225 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %bitcast_ln35, i9 %input_tile_25_addr" [src/conv2.cpp:35]   --->   Operation 225 'store' 'store_ln35' <Predicate = (trunc_ln32 == 1 & select_ln33 == 8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_3 : Operation 226 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %bitcast_ln35, i9 %input_tile_24_addr" [src/conv2.cpp:35]   --->   Operation 226 'store' 'store_ln35' <Predicate = (trunc_ln32 == 1 & select_ln33 == 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_3 : Operation 227 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %bitcast_ln35, i9 %input_tile_23_addr" [src/conv2.cpp:35]   --->   Operation 227 'store' 'store_ln35' <Predicate = (trunc_ln32 == 1 & select_ln33 == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_3 : Operation 228 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %bitcast_ln35, i9 %input_tile_22_addr" [src/conv2.cpp:35]   --->   Operation 228 'store' 'store_ln35' <Predicate = (trunc_ln32 == 1 & select_ln33 == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_3 : Operation 229 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %bitcast_ln35, i9 %input_tile_21_addr" [src/conv2.cpp:35]   --->   Operation 229 'store' 'store_ln35' <Predicate = (trunc_ln32 == 1 & select_ln33 == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_3 : Operation 230 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %bitcast_ln35, i9 %input_tile_20_addr" [src/conv2.cpp:35]   --->   Operation 230 'store' 'store_ln35' <Predicate = (trunc_ln32 == 1 & select_ln33 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_3 : Operation 231 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %bitcast_ln35, i9 %input_tile_19_addr" [src/conv2.cpp:35]   --->   Operation 231 'store' 'store_ln35' <Predicate = (trunc_ln32 == 1 & select_ln33 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_3 : Operation 232 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %bitcast_ln35, i9 %input_tile_18_addr" [src/conv2.cpp:35]   --->   Operation 232 'store' 'store_ln35' <Predicate = (trunc_ln32 == 1 & select_ln33 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_3 : Operation 233 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %bitcast_ln35, i9 %input_tile_17_addr" [src/conv2.cpp:35]   --->   Operation 233 'store' 'store_ln35' <Predicate = (trunc_ln32 == 1 & select_ln33 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_3 : Operation 234 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %bitcast_ln35, i9 %input_tile_33_addr" [src/conv2.cpp:35]   --->   Operation 234 'store' 'store_ln35' <Predicate = (trunc_ln32 == 1 & select_ln33 != 0 & select_ln33 != 1 & select_ln33 != 2 & select_ln33 != 3 & select_ln33 != 4 & select_ln33 != 5 & select_ln33 != 6 & select_ln33 != 7 & select_ln33 != 8 & select_ln33 != 9 & select_ln33 != 10 & select_ln33 != 11 & select_ln33 != 12 & select_ln33 != 13 & select_ln33 != 14 & select_ln33 != 15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217.exit" [src/conv2.cpp:35]   --->   Operation 235 'br' 'br_ln35' <Predicate = (trunc_ln32 == 1)> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %bitcast_ln35, i9 %input_tile_15_addr" [src/conv2.cpp:35]   --->   Operation 236 'store' 'store_ln35' <Predicate = (trunc_ln32 == 0 & select_ln33 == 15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_3 : Operation 237 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %bitcast_ln35, i9 %input_tile_14_addr" [src/conv2.cpp:35]   --->   Operation 237 'store' 'store_ln35' <Predicate = (trunc_ln32 == 0 & select_ln33 == 14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_3 : Operation 238 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %bitcast_ln35, i9 %input_tile_13_addr" [src/conv2.cpp:35]   --->   Operation 238 'store' 'store_ln35' <Predicate = (trunc_ln32 == 0 & select_ln33 == 13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_3 : Operation 239 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %bitcast_ln35, i9 %input_tile_12_addr" [src/conv2.cpp:35]   --->   Operation 239 'store' 'store_ln35' <Predicate = (trunc_ln32 == 0 & select_ln33 == 12)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_3 : Operation 240 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %bitcast_ln35, i9 %input_tile_11_addr" [src/conv2.cpp:35]   --->   Operation 240 'store' 'store_ln35' <Predicate = (trunc_ln32 == 0 & select_ln33 == 11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_3 : Operation 241 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %bitcast_ln35, i9 %input_tile_10_addr" [src/conv2.cpp:35]   --->   Operation 241 'store' 'store_ln35' <Predicate = (trunc_ln32 == 0 & select_ln33 == 10)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_3 : Operation 242 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %bitcast_ln35, i9 %input_tile_9_addr" [src/conv2.cpp:35]   --->   Operation 242 'store' 'store_ln35' <Predicate = (trunc_ln32 == 0 & select_ln33 == 9)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_3 : Operation 243 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %bitcast_ln35, i9 %input_tile_8_addr" [src/conv2.cpp:35]   --->   Operation 243 'store' 'store_ln35' <Predicate = (trunc_ln32 == 0 & select_ln33 == 8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_3 : Operation 244 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %bitcast_ln35, i9 %input_tile_7_addr" [src/conv2.cpp:35]   --->   Operation 244 'store' 'store_ln35' <Predicate = (trunc_ln32 == 0 & select_ln33 == 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_3 : Operation 245 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %bitcast_ln35, i9 %input_tile_6_addr" [src/conv2.cpp:35]   --->   Operation 245 'store' 'store_ln35' <Predicate = (trunc_ln32 == 0 & select_ln33 == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_3 : Operation 246 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %bitcast_ln35, i9 %input_tile_5_addr" [src/conv2.cpp:35]   --->   Operation 246 'store' 'store_ln35' <Predicate = (trunc_ln32 == 0 & select_ln33 == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_3 : Operation 247 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %bitcast_ln35, i9 %input_tile_4_addr" [src/conv2.cpp:35]   --->   Operation 247 'store' 'store_ln35' <Predicate = (trunc_ln32 == 0 & select_ln33 == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_3 : Operation 248 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %bitcast_ln35, i9 %input_tile_3_addr" [src/conv2.cpp:35]   --->   Operation 248 'store' 'store_ln35' <Predicate = (trunc_ln32 == 0 & select_ln33 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_3 : Operation 249 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %bitcast_ln35, i9 %input_tile_2_addr" [src/conv2.cpp:35]   --->   Operation 249 'store' 'store_ln35' <Predicate = (trunc_ln32 == 0 & select_ln33 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_3 : Operation 250 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %bitcast_ln35, i9 %input_tile_1_addr" [src/conv2.cpp:35]   --->   Operation 250 'store' 'store_ln35' <Predicate = (trunc_ln32 == 0 & select_ln33 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_3 : Operation 251 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %bitcast_ln35, i9 %input_tile_addr_21" [src/conv2.cpp:35]   --->   Operation 251 'store' 'store_ln35' <Predicate = (trunc_ln32 == 0 & select_ln33 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_3 : Operation 252 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %bitcast_ln35, i9 %input_tile_16_addr" [src/conv2.cpp:35]   --->   Operation 252 'store' 'store_ln35' <Predicate = (trunc_ln32 == 0 & select_ln33 != 0 & select_ln33 != 1 & select_ln33 != 2 & select_ln33 != 3 & select_ln33 != 4 & select_ln33 != 5 & select_ln33 != 6 & select_ln33 != 7 & select_ln33 != 8 & select_ln33 != 9 & select_ln33 != 10 & select_ln33 != 11 & select_ln33 != 12 & select_ln33 != 13 & select_ln33 != 14 & select_ln33 != 15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_3 : Operation 253 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217.exit" [src/conv2.cpp:35]   --->   Operation 253 'br' 'br_ln35' <Predicate = (trunc_ln32 == 0)> <Delay = 0.00>
ST_3 : Operation 254 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %bitcast_ln35, i9 %input_tile_66_addr" [src/conv2.cpp:35]   --->   Operation 254 'store' 'store_ln35' <Predicate = (trunc_ln32 == 3 & select_ln33 == 15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_3 : Operation 255 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %bitcast_ln35, i9 %input_tile_65_addr" [src/conv2.cpp:35]   --->   Operation 255 'store' 'store_ln35' <Predicate = (trunc_ln32 == 3 & select_ln33 == 14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_3 : Operation 256 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %bitcast_ln35, i9 %input_tile_64_addr" [src/conv2.cpp:35]   --->   Operation 256 'store' 'store_ln35' <Predicate = (trunc_ln32 == 3 & select_ln33 == 13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_3 : Operation 257 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %bitcast_ln35, i9 %input_tile_63_addr" [src/conv2.cpp:35]   --->   Operation 257 'store' 'store_ln35' <Predicate = (trunc_ln32 == 3 & select_ln33 == 12)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_3 : Operation 258 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %bitcast_ln35, i9 %input_tile_62_addr" [src/conv2.cpp:35]   --->   Operation 258 'store' 'store_ln35' <Predicate = (trunc_ln32 == 3 & select_ln33 == 11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_3 : Operation 259 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %bitcast_ln35, i9 %input_tile_61_addr" [src/conv2.cpp:35]   --->   Operation 259 'store' 'store_ln35' <Predicate = (trunc_ln32 == 3 & select_ln33 == 10)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_3 : Operation 260 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %bitcast_ln35, i9 %input_tile_60_addr" [src/conv2.cpp:35]   --->   Operation 260 'store' 'store_ln35' <Predicate = (trunc_ln32 == 3 & select_ln33 == 9)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_3 : Operation 261 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %bitcast_ln35, i9 %input_tile_59_addr" [src/conv2.cpp:35]   --->   Operation 261 'store' 'store_ln35' <Predicate = (trunc_ln32 == 3 & select_ln33 == 8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_3 : Operation 262 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %bitcast_ln35, i9 %input_tile_58_addr" [src/conv2.cpp:35]   --->   Operation 262 'store' 'store_ln35' <Predicate = (trunc_ln32 == 3 & select_ln33 == 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_3 : Operation 263 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %bitcast_ln35, i9 %input_tile_57_addr" [src/conv2.cpp:35]   --->   Operation 263 'store' 'store_ln35' <Predicate = (trunc_ln32 == 3 & select_ln33 == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_3 : Operation 264 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %bitcast_ln35, i9 %input_tile_56_addr" [src/conv2.cpp:35]   --->   Operation 264 'store' 'store_ln35' <Predicate = (trunc_ln32 == 3 & select_ln33 == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_3 : Operation 265 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %bitcast_ln35, i9 %input_tile_55_addr" [src/conv2.cpp:35]   --->   Operation 265 'store' 'store_ln35' <Predicate = (trunc_ln32 == 3 & select_ln33 == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_3 : Operation 266 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %bitcast_ln35, i9 %input_tile_54_addr" [src/conv2.cpp:35]   --->   Operation 266 'store' 'store_ln35' <Predicate = (trunc_ln32 == 3 & select_ln33 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_3 : Operation 267 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %bitcast_ln35, i9 %input_tile_53_addr" [src/conv2.cpp:35]   --->   Operation 267 'store' 'store_ln35' <Predicate = (trunc_ln32 == 3 & select_ln33 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_3 : Operation 268 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %bitcast_ln35, i9 %input_tile_52_addr" [src/conv2.cpp:35]   --->   Operation 268 'store' 'store_ln35' <Predicate = (trunc_ln32 == 3 & select_ln33 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_3 : Operation 269 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %bitcast_ln35, i9 %input_tile_51_addr" [src/conv2.cpp:35]   --->   Operation 269 'store' 'store_ln35' <Predicate = (trunc_ln32 == 3 & select_ln33 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_3 : Operation 270 [1/1] (1.23ns)   --->   "%store_ln35 = store i32 %bitcast_ln35, i9 %input_tile_67_addr" [src/conv2.cpp:35]   --->   Operation 270 'store' 'store_ln35' <Predicate = (trunc_ln32 == 3 & select_ln33 != 0 & select_ln33 != 1 & select_ln33 != 2 & select_ln33 != 3 & select_ln33 != 4 & select_ln33 != 5 & select_ln33 != 6 & select_ln33 != 7 & select_ln33 != 8 & select_ln33 != 9 & select_ln33 != 10 & select_ln33 != 11 & select_ln33 != 12 & select_ln33 != 13 & select_ln33 != 14 & select_ln33 != 15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 272> <RAM>
ST_3 : Operation 271 [1/1] (0.00ns)   --->   "%br_ln35 = br void %arrayidx1217.exit" [src/conv2.cpp:35]   --->   Operation 271 'br' 'br_ln35' <Predicate = (trunc_ln32 == 3)> <Delay = 0.00>
ST_3 : Operation 272 [1/1] (0.42ns)   --->   "%store_ln34 = store i5 %select_ln33_2, i5 %i" [src/conv2.cpp:34]   --->   Operation 272 'store' 'store_ln34' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 273 [1/1] (0.00ns)   --->   "%br_ln34 = br void %for.inc" [src/conv2.cpp:34]   --->   Operation 273 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten80') [74]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten80' [76]  (0.427 ns)

 <State 2>: 2.706ns
The critical path consists of the following:
	'load' operation ('j_load', src/conv2.cpp:34) on local variable 'j' [90]  (0.000 ns)
	'icmp' operation ('icmp_ln34', src/conv2.cpp:34) [105]  (0.789 ns)
	'and' operation ('and_ln32', src/conv2.cpp:32) [106]  (0.287 ns)
	'or' operation ('or_ln33', src/conv2.cpp:33) [109]  (0.000 ns)
	'select' operation ('select_ln33', src/conv2.cpp:33) [110]  (0.414 ns)
	'add' operation ('add_ln34', src/conv2.cpp:34) [409]  (0.789 ns)
	'store' operation ('store_ln34', src/conv2.cpp:34) of variable 'add_ln34', src/conv2.cpp:34 on local variable 'j' [416]  (0.427 ns)

 <State 3>: 3.619ns
The critical path consists of the following:
	'load' operation ('i_load', src/conv2.cpp:32) on local variable 'i' [91]  (0.000 ns)
	'select' operation ('select_ln32', src/conv2.cpp:32) [97]  (0.414 ns)
	'add' operation ('add_ln33', src/conv2.cpp:33) [107]  (0.789 ns)
	'select' operation ('select_ln33_2', src/conv2.cpp:33) [111]  (0.414 ns)
	'add' operation ('add_ln35', src/conv2.cpp:35) [113]  (0.765 ns)
	'getelementptr' operation ('input_tile_65_addr', src/conv2.cpp:35) [180]  (0.000 ns)
	'store' operation ('store_ln35', src/conv2.cpp:35) of variable 'bitcast_ln35', src/conv2.cpp:35 on array 'input_tile_65' [359]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
