<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Atmel Radio: PORT_WRCONFIG_Type Union Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">Atmel Radio
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a>  </div>
  <div class="headertitle">
<div class="title">PORT_WRCONFIG_Type Union Reference<div class="ingroups"><a class="el" href="group___s_a_m_r21___p_o_r_t.html">Port Module</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<!-- doxytag: class="PORT_WRCONFIG_Type" -->
<p><a href="union_p_o_r_t___w_r_c_o_n_f_i_g___type-members.html">List of all members.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr><td class="memItemLeft" >struct {</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_p_o_r_t___w_r_c_o_n_f_i_g___type.html#a4835496b61a9a8df952d0223c5c86412">PINMASK</a>:16</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_p_o_r_t___w_r_c_o_n_f_i_g___type.html#a87f8df34e0bc8985e7e0e732365793c4">PMUXEN</a>:1</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_p_o_r_t___w_r_c_o_n_f_i_g___type.html#a8f73ef7ea857bc325bb1def2b1c1eb7f">INEN</a>:1</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_p_o_r_t___w_r_c_o_n_f_i_g___type.html#ade543dc1f3384521d8a170ce354ba99e">PULLEN</a>:1</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_p_o_r_t___w_r_c_o_n_f_i_g___type.html#ad011c4c3aaf588ae67ad6cb5535054f4">__pad0__</a>:3</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_p_o_r_t___w_r_c_o_n_f_i_g___type.html#a38282849247d65f9a28351883b11cb4b">DRVSTR</a>:1</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_p_o_r_t___w_r_c_o_n_f_i_g___type.html#a9c095377f4ce5114181e159884eaa70b">__pad1__</a>:1</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_p_o_r_t___w_r_c_o_n_f_i_g___type.html#a0e2cc7c125a7f6778cd83f792c5465b3">PMUX</a>:4</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_p_o_r_t___w_r_c_o_n_f_i_g___type.html#a3fcee4fef27eba12a3e623065e245fde">WRPMUX</a>:1</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_p_o_r_t___w_r_c_o_n_f_i_g___type.html#a01162ce1914c42d127addf2916bd86a1">__pad2__</a>:1</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_p_o_r_t___w_r_c_o_n_f_i_g___type.html#a96a58eebd76c15378400be16831a3455">WRPINCFG</a>:1</td></tr>
<tr><td class="memItemLeft" >&#160;&#160;&#160;uint32_t&#160;&#160;&#160;<a class="el" href="union_p_o_r_t___w_r_c_o_n_f_i_g___type.html#a80691fb2eb17ed13201d9ca4ec6eac5f">HWSEL</a>:1</td></tr>
<tr><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_p_o_r_t___w_r_c_o_n_f_i_g___type.html#abe299cff38c7ddce755a5a1d7267214b">bit</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_p_o_r_t___w_r_c_o_n_f_i_g___type.html#a45e2976294e67a10997915c6d5cf4c1a">reg</a></td></tr>
</table>
<hr/><h2>Member Data Documentation</h2>
<a class="anchor" id="ad011c4c3aaf588ae67ad6cb5535054f4"></a><!-- doxytag: member="PORT_WRCONFIG_Type::__pad0__" ref="ad011c4c3aaf588ae67ad6cb5535054f4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_p_o_r_t___w_r_c_o_n_f_i_g___type.html#ad011c4c3aaf588ae67ad6cb5535054f4">PORT_WRCONFIG_Type::__pad0__</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 19..21 Reserved </p>

</div>
</div>
<a class="anchor" id="a9c095377f4ce5114181e159884eaa70b"></a><!-- doxytag: member="PORT_WRCONFIG_Type::__pad1__" ref="a9c095377f4ce5114181e159884eaa70b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_p_o_r_t___w_r_c_o_n_f_i_g___type.html#a9c095377f4ce5114181e159884eaa70b">PORT_WRCONFIG_Type::__pad1__</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 23 Reserved </p>

</div>
</div>
<a class="anchor" id="a01162ce1914c42d127addf2916bd86a1"></a><!-- doxytag: member="PORT_WRCONFIG_Type::__pad2__" ref="a01162ce1914c42d127addf2916bd86a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_p_o_r_t___w_r_c_o_n_f_i_g___type.html#a01162ce1914c42d127addf2916bd86a1">PORT_WRCONFIG_Type::__pad2__</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 29 Reserved </p>

</div>
</div>
<a class="anchor" id="abe299cff38c7ddce755a5a1d7267214b"></a><!-- doxytag: member="PORT_WRCONFIG_Type::bit" ref="abe299cff38c7ddce755a5a1d7267214b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   <a class="el" href="union_p_o_r_t___w_r_c_o_n_f_i_g___type.html#abe299cff38c7ddce755a5a1d7267214b">PORT_WRCONFIG_Type::bit</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Structure used for bit access </p>

</div>
</div>
<a class="anchor" id="a38282849247d65f9a28351883b11cb4b"></a><!-- doxytag: member="PORT_WRCONFIG_Type::DRVSTR" ref="a38282849247d65f9a28351883b11cb4b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_p_o_r_t___w_r_c_o_n_f_i_g___type.html#a38282849247d65f9a28351883b11cb4b">PORT_WRCONFIG_Type::DRVSTR</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 22 Output Driver Strength Selection </p>

</div>
</div>
<a class="anchor" id="a80691fb2eb17ed13201d9ca4ec6eac5f"></a><!-- doxytag: member="PORT_WRCONFIG_Type::HWSEL" ref="a80691fb2eb17ed13201d9ca4ec6eac5f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_p_o_r_t___w_r_c_o_n_f_i_g___type.html#a80691fb2eb17ed13201d9ca4ec6eac5f">PORT_WRCONFIG_Type::HWSEL</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 31 Half-Word Select </p>

</div>
</div>
<a class="anchor" id="a8f73ef7ea857bc325bb1def2b1c1eb7f"></a><!-- doxytag: member="PORT_WRCONFIG_Type::INEN" ref="a8f73ef7ea857bc325bb1def2b1c1eb7f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_p_o_r_t___w_r_c_o_n_f_i_g___type.html#a8f73ef7ea857bc325bb1def2b1c1eb7f">PORT_WRCONFIG_Type::INEN</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 17 Input Enable </p>

</div>
</div>
<a class="anchor" id="a4835496b61a9a8df952d0223c5c86412"></a><!-- doxytag: member="PORT_WRCONFIG_Type::PINMASK" ref="a4835496b61a9a8df952d0223c5c86412" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_p_o_r_t___w_r_c_o_n_f_i_g___type.html#a4835496b61a9a8df952d0223c5c86412">PORT_WRCONFIG_Type::PINMASK</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 0..15 Pin Mask for Multiple Pin Configuration </p>

</div>
</div>
<a class="anchor" id="a0e2cc7c125a7f6778cd83f792c5465b3"></a><!-- doxytag: member="PORT_WRCONFIG_Type::PMUX" ref="a0e2cc7c125a7f6778cd83f792c5465b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_p_o_r_t___w_r_c_o_n_f_i_g___type.html#a0e2cc7c125a7f6778cd83f792c5465b3">PORT_WRCONFIG_Type::PMUX</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 24..27 Peripheral Multiplexing </p>

</div>
</div>
<a class="anchor" id="a87f8df34e0bc8985e7e0e732365793c4"></a><!-- doxytag: member="PORT_WRCONFIG_Type::PMUXEN" ref="a87f8df34e0bc8985e7e0e732365793c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_p_o_r_t___w_r_c_o_n_f_i_g___type.html#a87f8df34e0bc8985e7e0e732365793c4">PORT_WRCONFIG_Type::PMUXEN</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 16 Peripheral Multiplexer Enable </p>

</div>
</div>
<a class="anchor" id="ade543dc1f3384521d8a170ce354ba99e"></a><!-- doxytag: member="PORT_WRCONFIG_Type::PULLEN" ref="ade543dc1f3384521d8a170ce354ba99e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_p_o_r_t___w_r_c_o_n_f_i_g___type.html#ade543dc1f3384521d8a170ce354ba99e">PORT_WRCONFIG_Type::PULLEN</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 18 Pull Enable </p>

</div>
</div>
<a class="anchor" id="a45e2976294e67a10997915c6d5cf4c1a"></a><!-- doxytag: member="PORT_WRCONFIG_Type::reg" ref="a45e2976294e67a10997915c6d5cf4c1a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_p_o_r_t___w_r_c_o_n_f_i_g___type.html#a45e2976294e67a10997915c6d5cf4c1a">PORT_WRCONFIG_Type::reg</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Type used for register access </p>

</div>
</div>
<a class="anchor" id="a96a58eebd76c15378400be16831a3455"></a><!-- doxytag: member="PORT_WRCONFIG_Type::WRPINCFG" ref="a96a58eebd76c15378400be16831a3455" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_p_o_r_t___w_r_c_o_n_f_i_g___type.html#a96a58eebd76c15378400be16831a3455">PORT_WRCONFIG_Type::WRPINCFG</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 30 Write PINCFG </p>

</div>
</div>
<a class="anchor" id="a3fcee4fef27eba12a3e623065e245fde"></a><!-- doxytag: member="PORT_WRCONFIG_Type::WRPMUX" ref="a3fcee4fef27eba12a3e623065e245fde" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="union_p_o_r_t___w_r_c_o_n_f_i_g___type.html#a3fcee4fef27eba12a3e623065e245fde">PORT_WRCONFIG_Type::WRPMUX</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>bit: 28 Write PMUX </p>

</div>
</div>
<hr/>The documentation for this union was generated from the following file:<ul>
<li>F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/<a class="el" href="comp__port_8h_source.html">comp_port.h</a></li>
</ul>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jun 23 2016 20:43:17 for Atmel Radio by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
