

================================================================
== Vivado HLS Report for 'updateBuffer'
================================================================
* Date:           Thu Dec 19 06:41:43 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        conv2D.prj
* Solution:       solution5
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    6|  231|    6|  231|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+-----+-----+----------+-----------+-----------+--------+----------+
        |                             |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        |          Loop Name          | min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------+-----+-----+----------+-----------+-----------+--------+----------+
        |- Update_Buffer_Outer_Loop   |    5|  230|  5 ~ 23  |          -|          -| 1 ~ 10 |    no    |
        | + Update_Buffer_Inner_Loop  |    2|   20|         2|          -|          -| 1 ~ 10 |    no    |
        +-----------------------------+-----+-----+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_4)
3 --> 
	4  / (tmp_6)
	5  / (!tmp_6)
4 --> 
	3  / true
5 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.02>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%col_in_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %col_in)"   --->   Operation 6 'read' 'col_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%kernel_size_col_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_size_col)"   --->   Operation 7 'read' 'kernel_size_col_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%kernel_size_row_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_size_row)"   --->   Operation 8 'read' 'kernel_size_row_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%index_col_out_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %index_col_out)"   --->   Operation 9 'read' 'index_col_out_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%index_row_out_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %index_row_out)"   --->   Operation 10 'read' 'index_row_out_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%buffer_24_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %buffer_24_read)"   --->   Operation 11 'read' 'buffer_24_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%buffer_23_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %buffer_23_read)"   --->   Operation 12 'read' 'buffer_23_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%buffer_22_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %buffer_22_read)"   --->   Operation 13 'read' 'buffer_22_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%buffer_21_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %buffer_21_read)"   --->   Operation 14 'read' 'buffer_21_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%buffer_20_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %buffer_20_read)"   --->   Operation 15 'read' 'buffer_20_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%buffer_19_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %buffer_19_read)"   --->   Operation 16 'read' 'buffer_19_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%buffer_18_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %buffer_18_read)"   --->   Operation 17 'read' 'buffer_18_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%buffer_17_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %buffer_17_read)"   --->   Operation 18 'read' 'buffer_17_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%buffer_16_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %buffer_16_read)"   --->   Operation 19 'read' 'buffer_16_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%buffer_15_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %buffer_15_read)"   --->   Operation 20 'read' 'buffer_15_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%buffer_14_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %buffer_14_read)"   --->   Operation 21 'read' 'buffer_14_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%buffer_13_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %buffer_13_read)"   --->   Operation 22 'read' 'buffer_13_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%buffer_12_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %buffer_12_read)"   --->   Operation 23 'read' 'buffer_12_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%buffer_11_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %buffer_11_read)"   --->   Operation 24 'read' 'buffer_11_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%buffer_10_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %buffer_10_read)"   --->   Operation 25 'read' 'buffer_10_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%buffer_9_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %buffer_9_read)"   --->   Operation 26 'read' 'buffer_9_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%buffer_8_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %buffer_8_read)"   --->   Operation 27 'read' 'buffer_8_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%buffer_7_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %buffer_7_read)"   --->   Operation 28 'read' 'buffer_7_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%buffer_6_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %buffer_6_read)"   --->   Operation 29 'read' 'buffer_6_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%buffer_5_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %buffer_5_read)"   --->   Operation 30 'read' 'buffer_5_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%buffer_4_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %buffer_4_read)"   --->   Operation 31 'read' 'buffer_4_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%buffer_3_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %buffer_3_read)"   --->   Operation 32 'read' 'buffer_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%buffer_2_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %buffer_2_read)"   --->   Operation 33 'read' 'buffer_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%buffer_1_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %buffer_1_read)"   --->   Operation 34 'read' 'buffer_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%buffer_0_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %buffer_0_read)"   --->   Operation 35 'read' 'buffer_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%index_col_out_cast = zext i31 %index_col_out_read to i32"   --->   Operation 36 'zext' 'index_col_out_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (2.55ns)   --->   "%tmp = add nsw i32 -1, %kernel_size_col_read" [conv2D.c:62]   --->   Operation 37 'add' 'tmp' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.55ns)   --->   "%tmp_1 = add nsw i32 %kernel_size_col_read, %index_col_out_cast" [conv2D.c:68]   --->   Operation 38 'add' 'tmp_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.47ns)   --->   "%tmp_2 = icmp slt i32 %tmp_1, %col_in_read" [conv2D.c:68]   --->   Operation 39 'icmp' 'tmp_2' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i32 %tmp_1 to i15" [conv2D.c:59]   --->   Operation 40 'trunc' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.76ns)   --->   "br label %1" [conv2D.c:59]   --->   Operation 41 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.55>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%buffer_0 = phi i32 [ %buffer_0_read_1, %0 ], [ %buffer_0_4, %._crit_edge ]" [conv2D.c:69]   --->   Operation 42 'phi' 'buffer_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%buffer_1 = phi i32 [ %buffer_1_read_1, %0 ], [ %buffer_1_4, %._crit_edge ]" [conv2D.c:64]   --->   Operation 43 'phi' 'buffer_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%buffer_2 = phi i32 [ %buffer_2_read_1, %0 ], [ %buffer_2_4, %._crit_edge ]" [conv2D.c:64]   --->   Operation 44 'phi' 'buffer_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%buffer_3 = phi i32 [ %buffer_3_read_1, %0 ], [ %buffer_3_4, %._crit_edge ]" [conv2D.c:64]   --->   Operation 45 'phi' 'buffer_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%buffer_4 = phi i32 [ %buffer_4_read_1, %0 ], [ %buffer_4_4, %._crit_edge ]" [conv2D.c:64]   --->   Operation 46 'phi' 'buffer_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%buffer_5 = phi i32 [ %buffer_5_read_1, %0 ], [ %buffer_5_4, %._crit_edge ]" [conv2D.c:64]   --->   Operation 47 'phi' 'buffer_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%buffer_6 = phi i32 [ %buffer_6_read_1, %0 ], [ %buffer_6_4, %._crit_edge ]" [conv2D.c:64]   --->   Operation 48 'phi' 'buffer_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%buffer_7 = phi i32 [ %buffer_7_read_1, %0 ], [ %buffer_7_4, %._crit_edge ]" [conv2D.c:64]   --->   Operation 49 'phi' 'buffer_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%buffer_8 = phi i32 [ %buffer_8_read_1, %0 ], [ %buffer_8_4, %._crit_edge ]" [conv2D.c:64]   --->   Operation 50 'phi' 'buffer_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%buffer_9 = phi i32 [ %buffer_9_read_1, %0 ], [ %buffer_9_4, %._crit_edge ]" [conv2D.c:64]   --->   Operation 51 'phi' 'buffer_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%buffer_10 = phi i32 [ %buffer_10_read_1, %0 ], [ %buffer_10_4, %._crit_edge ]" [conv2D.c:64]   --->   Operation 52 'phi' 'buffer_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%buffer_11 = phi i32 [ %buffer_11_read_1, %0 ], [ %buffer_11_4, %._crit_edge ]" [conv2D.c:64]   --->   Operation 53 'phi' 'buffer_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%buffer_12 = phi i32 [ %buffer_12_read_1, %0 ], [ %buffer_12_4, %._crit_edge ]" [conv2D.c:64]   --->   Operation 54 'phi' 'buffer_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%buffer_13 = phi i32 [ %buffer_13_read_1, %0 ], [ %buffer_13_4, %._crit_edge ]" [conv2D.c:64]   --->   Operation 55 'phi' 'buffer_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%buffer_14 = phi i32 [ %buffer_14_read_1, %0 ], [ %buffer_14_4, %._crit_edge ]" [conv2D.c:64]   --->   Operation 56 'phi' 'buffer_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%buffer_15 = phi i32 [ %buffer_15_read_1, %0 ], [ %buffer_15_4, %._crit_edge ]" [conv2D.c:64]   --->   Operation 57 'phi' 'buffer_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%buffer_16 = phi i32 [ %buffer_16_read_1, %0 ], [ %buffer_16_4, %._crit_edge ]" [conv2D.c:64]   --->   Operation 58 'phi' 'buffer_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%buffer_17 = phi i32 [ %buffer_17_read_1, %0 ], [ %buffer_17_4, %._crit_edge ]" [conv2D.c:64]   --->   Operation 59 'phi' 'buffer_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%buffer_18 = phi i32 [ %buffer_18_read_1, %0 ], [ %buffer_18_4, %._crit_edge ]" [conv2D.c:64]   --->   Operation 60 'phi' 'buffer_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%buffer_19 = phi i32 [ %buffer_19_read_1, %0 ], [ %buffer_19_4, %._crit_edge ]" [conv2D.c:64]   --->   Operation 61 'phi' 'buffer_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%buffer_20 = phi i32 [ %buffer_20_read_1, %0 ], [ %buffer_20_4, %._crit_edge ]" [conv2D.c:64]   --->   Operation 62 'phi' 'buffer_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%buffer_21 = phi i32 [ %buffer_21_read_1, %0 ], [ %buffer_21_4, %._crit_edge ]" [conv2D.c:64]   --->   Operation 63 'phi' 'buffer_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%buffer_22 = phi i32 [ %buffer_22_read_1, %0 ], [ %buffer_22_4, %._crit_edge ]" [conv2D.c:64]   --->   Operation 64 'phi' 'buffer_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%buffer_23 = phi i32 [ %buffer_23_read_1, %0 ], [ %buffer_23_4, %._crit_edge ]" [conv2D.c:64]   --->   Operation 65 'phi' 'buffer_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%buffer_24 = phi i32 [ %buffer_24_read_1, %0 ], [ %buffer_24_4, %._crit_edge ]" [conv2D.c:64]   --->   Operation 66 'phi' 'buffer_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%ik_row = phi i31 [ 0, %0 ], [ %ik_row_1, %._crit_edge ]"   --->   Operation 67 'phi' 'ik_row' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%phi_mul = phi i32 [ 0, %0 ], [ %next_mul, %._crit_edge ]"   --->   Operation 68 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (2.55ns)   --->   "%next_mul = add i32 %phi_mul, %kernel_size_col_read"   --->   Operation 69 'add' 'next_mul' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%ik_row_cast = zext i31 %ik_row to i32" [conv2D.c:59]   --->   Operation 70 'zext' 'ik_row_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (2.47ns)   --->   "%tmp_4 = icmp slt i32 %ik_row_cast, %kernel_size_row_read" [conv2D.c:59]   --->   Operation 71 'icmp' 'tmp_4' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (2.52ns)   --->   "%ik_row_1 = add i31 %ik_row, 1" [conv2D.c:59]   --->   Operation 72 'add' 'ik_row_1' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %tmp_4, label %2, label %5" [conv2D.c:59]   --->   Operation 73 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str5) nounwind" [conv2D.c:59]   --->   Operation 74 'specloopname' <Predicate = (tmp_4)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str5)" [conv2D.c:59]   --->   Operation 75 'specregionbegin' 'tmp_8' <Predicate = (tmp_4)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 10, i32 5, [1 x i8]* @p_str1) nounwind" [conv2D.c:60]   --->   Operation 76 'speclooptripcount' <Predicate = (tmp_4)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_5 = trunc i32 %phi_mul to i5" [conv2D.c:64]   --->   Operation 77 'trunc' 'tmp_5' <Predicate = (tmp_4)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (1.76ns)   --->   "br label %3" [conv2D.c:62]   --->   Operation 78 'br' <Predicate = (tmp_4)> <Delay = 1.76>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } undef, i32 %buffer_0, 0" [conv2D.c:73]   --->   Operation 79 'insertvalue' 'mrv' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv, i32 %buffer_1, 1" [conv2D.c:73]   --->   Operation 80 'insertvalue' 'mrv_1' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_1, i32 %buffer_2, 2" [conv2D.c:73]   --->   Operation 81 'insertvalue' 'mrv_2' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_2, i32 %buffer_3, 3" [conv2D.c:73]   --->   Operation 82 'insertvalue' 'mrv_3' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_3, i32 %buffer_4, 4" [conv2D.c:73]   --->   Operation 83 'insertvalue' 'mrv_4' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_4, i32 %buffer_5, 5" [conv2D.c:73]   --->   Operation 84 'insertvalue' 'mrv_5' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_5, i32 %buffer_6, 6" [conv2D.c:73]   --->   Operation 85 'insertvalue' 'mrv_6' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_6, i32 %buffer_7, 7" [conv2D.c:73]   --->   Operation 86 'insertvalue' 'mrv_7' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_7, i32 %buffer_8, 8" [conv2D.c:73]   --->   Operation 87 'insertvalue' 'mrv_8' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_8, i32 %buffer_9, 9" [conv2D.c:73]   --->   Operation 88 'insertvalue' 'mrv_9' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_9, i32 %buffer_10, 10" [conv2D.c:73]   --->   Operation 89 'insertvalue' 'mrv_s' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_s, i32 %buffer_11, 11" [conv2D.c:73]   --->   Operation 90 'insertvalue' 'mrv_10' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_10, i32 %buffer_12, 12" [conv2D.c:73]   --->   Operation 91 'insertvalue' 'mrv_11' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_11, i32 %buffer_13, 13" [conv2D.c:73]   --->   Operation 92 'insertvalue' 'mrv_12' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_12, i32 %buffer_14, 14" [conv2D.c:73]   --->   Operation 93 'insertvalue' 'mrv_13' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_13, i32 %buffer_15, 15" [conv2D.c:73]   --->   Operation 94 'insertvalue' 'mrv_14' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_14, i32 %buffer_16, 16" [conv2D.c:73]   --->   Operation 95 'insertvalue' 'mrv_15' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_15, i32 %buffer_17, 17" [conv2D.c:73]   --->   Operation 96 'insertvalue' 'mrv_16' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%mrv_17 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_16, i32 %buffer_18, 18" [conv2D.c:73]   --->   Operation 97 'insertvalue' 'mrv_17' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%mrv_18 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_17, i32 %buffer_19, 19" [conv2D.c:73]   --->   Operation 98 'insertvalue' 'mrv_18' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%mrv_19 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_18, i32 %buffer_20, 20" [conv2D.c:73]   --->   Operation 99 'insertvalue' 'mrv_19' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%mrv_20 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_19, i32 %buffer_21, 21" [conv2D.c:73]   --->   Operation 100 'insertvalue' 'mrv_20' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%mrv_21 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_20, i32 %buffer_22, 22" [conv2D.c:73]   --->   Operation 101 'insertvalue' 'mrv_21' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%mrv_22 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_21, i32 %buffer_23, 23" [conv2D.c:73]   --->   Operation 102 'insertvalue' 'mrv_22' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%mrv_23 = insertvalue { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_22, i32 %buffer_24, 24" [conv2D.c:73]   --->   Operation 103 'insertvalue' 'mrv_23' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "ret { i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32, i32 } %mrv_23" [conv2D.c:73]   --->   Operation 104 'ret' <Predicate = (!tmp_4)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 9.63>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%buffer_0_1 = phi i32 [ %buffer_0, %2 ], [ %buffer_0_2, %branch25 ]" [conv2D.c:69]   --->   Operation 105 'phi' 'buffer_0_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%buffer_1_1 = phi i32 [ %buffer_1, %2 ], [ %buffer_1_2, %branch25 ]" [conv2D.c:69]   --->   Operation 106 'phi' 'buffer_1_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%buffer_2_1 = phi i32 [ %buffer_2, %2 ], [ %buffer_2_2, %branch25 ]" [conv2D.c:69]   --->   Operation 107 'phi' 'buffer_2_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%buffer_3_1 = phi i32 [ %buffer_3, %2 ], [ %buffer_3_2, %branch25 ]" [conv2D.c:69]   --->   Operation 108 'phi' 'buffer_3_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%buffer_4_1 = phi i32 [ %buffer_4, %2 ], [ %buffer_4_2, %branch25 ]" [conv2D.c:69]   --->   Operation 109 'phi' 'buffer_4_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%buffer_5_1 = phi i32 [ %buffer_5, %2 ], [ %buffer_5_2, %branch25 ]" [conv2D.c:69]   --->   Operation 110 'phi' 'buffer_5_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%buffer_6_1 = phi i32 [ %buffer_6, %2 ], [ %buffer_6_2, %branch25 ]" [conv2D.c:69]   --->   Operation 111 'phi' 'buffer_6_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%buffer_7_1 = phi i32 [ %buffer_7, %2 ], [ %buffer_7_2, %branch25 ]" [conv2D.c:69]   --->   Operation 112 'phi' 'buffer_7_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%buffer_8_1 = phi i32 [ %buffer_8, %2 ], [ %buffer_8_2, %branch25 ]" [conv2D.c:69]   --->   Operation 113 'phi' 'buffer_8_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%buffer_9_1 = phi i32 [ %buffer_9, %2 ], [ %buffer_9_2, %branch25 ]" [conv2D.c:69]   --->   Operation 114 'phi' 'buffer_9_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%buffer_10_1 = phi i32 [ %buffer_10, %2 ], [ %buffer_10_2, %branch25 ]" [conv2D.c:69]   --->   Operation 115 'phi' 'buffer_10_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%buffer_11_1 = phi i32 [ %buffer_11, %2 ], [ %buffer_11_2, %branch25 ]" [conv2D.c:69]   --->   Operation 116 'phi' 'buffer_11_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%buffer_12_1 = phi i32 [ %buffer_12, %2 ], [ %buffer_12_2, %branch25 ]" [conv2D.c:69]   --->   Operation 117 'phi' 'buffer_12_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%buffer_13_1 = phi i32 [ %buffer_13, %2 ], [ %buffer_13_2, %branch25 ]" [conv2D.c:69]   --->   Operation 118 'phi' 'buffer_13_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%buffer_14_1 = phi i32 [ %buffer_14, %2 ], [ %buffer_14_2, %branch25 ]" [conv2D.c:69]   --->   Operation 119 'phi' 'buffer_14_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%buffer_15_1 = phi i32 [ %buffer_15, %2 ], [ %buffer_15_2, %branch25 ]" [conv2D.c:69]   --->   Operation 120 'phi' 'buffer_15_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%buffer_16_1 = phi i32 [ %buffer_16, %2 ], [ %buffer_16_2, %branch25 ]" [conv2D.c:69]   --->   Operation 121 'phi' 'buffer_16_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%buffer_17_1 = phi i32 [ %buffer_17, %2 ], [ %buffer_17_2, %branch25 ]" [conv2D.c:69]   --->   Operation 122 'phi' 'buffer_17_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%buffer_18_1 = phi i32 [ %buffer_18, %2 ], [ %buffer_18_2, %branch25 ]" [conv2D.c:69]   --->   Operation 123 'phi' 'buffer_18_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%buffer_19_1 = phi i32 [ %buffer_19, %2 ], [ %buffer_19_2, %branch25 ]" [conv2D.c:69]   --->   Operation 124 'phi' 'buffer_19_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%buffer_20_1 = phi i32 [ %buffer_20, %2 ], [ %buffer_20_2, %branch25 ]" [conv2D.c:69]   --->   Operation 125 'phi' 'buffer_20_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%buffer_21_1 = phi i32 [ %buffer_21, %2 ], [ %buffer_21_2, %branch25 ]" [conv2D.c:69]   --->   Operation 126 'phi' 'buffer_21_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%buffer_22_1 = phi i32 [ %buffer_22, %2 ], [ %buffer_22_2, %branch25 ]" [conv2D.c:69]   --->   Operation 127 'phi' 'buffer_22_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%buffer_23_1 = phi i32 [ %buffer_23, %2 ], [ %buffer_23_2, %branch25 ]" [conv2D.c:69]   --->   Operation 128 'phi' 'buffer_23_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%buffer_24_1 = phi i32 [ %buffer_24, %2 ], [ %buffer_24_2, %branch25 ]" [conv2D.c:69]   --->   Operation 129 'phi' 'buffer_24_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%ik_col = phi i31 [ 0, %2 ], [ %ik_col_1, %branch25 ]"   --->   Operation 130 'phi' 'ik_col' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%ik_col_cast = zext i31 %ik_col to i32" [conv2D.c:62]   --->   Operation 131 'zext' 'ik_col_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (2.47ns)   --->   "%tmp_6 = icmp slt i32 %ik_col_cast, %tmp" [conv2D.c:62]   --->   Operation 132 'icmp' 'tmp_6' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (2.52ns)   --->   "%ik_col_1 = add i31 %ik_col, 1" [conv2D.c:62]   --->   Operation 133 'add' 'ik_col_1' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "br i1 %tmp_6, label %branch25, label %4" [conv2D.c:62]   --->   Operation 134 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_7 = trunc i31 %ik_col to i5" [conv2D.c:62]   --->   Operation 135 'trunc' 'tmp_7' <Predicate = (tmp_6)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i5 1, %tmp_7" [conv2D.c:64]   --->   Operation 136 'add' 'tmp1' <Predicate = (tmp_6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 137 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%tmp_8_t = add i5 %tmp1, %tmp_5" [conv2D.c:64]   --->   Operation 137 'add' 'tmp_8_t' <Predicate = (tmp_6)> <Delay = 3.40> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 138 [1/1] (1.78ns)   --->   "%tmp_t = add i5 %tmp_5, %tmp_7" [conv2D.c:64]   --->   Operation 138 'add' 'tmp_t' <Predicate = (tmp_6)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (1.76ns)   --->   "br i1 %tmp_2, label %branch0, label %._crit_edge" [conv2D.c:68]   --->   Operation 139 'br' <Predicate = (!tmp_6)> <Delay = 1.76>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i31 %index_row_out_read to i15" [conv2D.c:69]   --->   Operation 140 'trunc' 'tmp_10' <Predicate = (!tmp_6 & tmp_2)> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_11 = trunc i31 %ik_row to i15" [conv2D.c:69]   --->   Operation 141 'trunc' 'tmp_11' <Predicate = (!tmp_6 & tmp_2)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns) (grouped into DSP with root node tmp_15)   --->   "%tmp_12 = add i15 %tmp_11, %tmp_10" [conv2D.c:69]   --->   Operation 142 'add' 'tmp_12' <Predicate = (!tmp_6 & tmp_2)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 143 [1/1] (3.36ns) (grouped into DSP with root node tmp_15)   --->   "%tmp_14 = mul i15 100, %tmp_12" [conv2D.c:69]   --->   Operation 143 'mul' 'tmp_14' <Predicate = (!tmp_6 & tmp_2)> <Delay = 3.36> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 144 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_15 = add i15 %tmp_3, %tmp_14" [conv2D.c:69]   --->   Operation 144 'add' 'tmp_15' <Predicate = (!tmp_6 & tmp_2)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_15_cast = sext i15 %tmp_15 to i64" [conv2D.c:69]   --->   Operation 145 'sext' 'tmp_15_cast' <Predicate = (!tmp_6 & tmp_2)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%in_data_addr = getelementptr [10000 x i32]* %in_data, i64 0, i64 %tmp_15_cast" [conv2D.c:69]   --->   Operation 146 'getelementptr' 'in_data_addr' <Predicate = (!tmp_6 & tmp_2)> <Delay = 0.00>
ST_3 : Operation 147 [2/2] (3.25ns)   --->   "%in_data_load = load i32* %in_data_addr, align 4" [conv2D.c:69]   --->   Operation 147 'load' 'in_data_load' <Predicate = (!tmp_6 & tmp_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_3 : Operation 148 [1/1] (2.55ns)   --->   "%tmp_13 = add i32 %phi_mul, %tmp" [conv2D.c:69]   --->   Operation 148 'add' 'tmp_13' <Predicate = (!tmp_6 & tmp_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_16 = trunc i32 %tmp_13 to i5" [conv2D.c:69]   --->   Operation 149 'trunc' 'tmp_16' <Predicate = (!tmp_6 & tmp_2)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.41>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([25 x i8]* @p_str6) nounwind" [conv2D.c:62]   --->   Operation 150 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([25 x i8]* @p_str6)" [conv2D.c:62]   --->   Operation 151 'specregionbegin' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [conv2D.c:63]   --->   Operation 152 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 10, i32 5, [1 x i8]* @p_str1) nounwind" [conv2D.c:63]   --->   Operation 153 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (3.20ns)   --->   "%tmp_s = call i32 @_ssdm_op_Mux.ap_auto.25i32.i5(i32 %buffer_0_1, i32 %buffer_1_1, i32 %buffer_2_1, i32 %buffer_3_1, i32 %buffer_4_1, i32 %buffer_5_1, i32 %buffer_6_1, i32 %buffer_7_1, i32 %buffer_8_1, i32 %buffer_9_1, i32 %buffer_10_1, i32 %buffer_11_1, i32 %buffer_12_1, i32 %buffer_13_1, i32 %buffer_14_1, i32 %buffer_15_1, i32 %buffer_16_1, i32 %buffer_17_1, i32 %buffer_18_1, i32 %buffer_19_1, i32 %buffer_20_1, i32 %buffer_21_1, i32 %buffer_22_1, i32 %buffer_23_1, i32 %buffer_24_1, i5 %tmp_8_t)" [conv2D.c:64]   --->   Operation 154 'mux' 'tmp_s' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 155 [1/1] (3.20ns)   --->   "%buffer_24_2 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %buffer_24_1, i32 %buffer_24_1, i32 %buffer_24_1, i32 %buffer_24_1, i32 %buffer_24_1, i32 %buffer_24_1, i32 %buffer_24_1, i32 %buffer_24_1, i32 %buffer_24_1, i32 %buffer_24_1, i32 %buffer_24_1, i32 %buffer_24_1, i32 %buffer_24_1, i32 %buffer_24_1, i32 %buffer_24_1, i32 %buffer_24_1, i32 %buffer_24_1, i32 %buffer_24_1, i32 %buffer_24_1, i32 %buffer_24_1, i32 %buffer_24_1, i32 %buffer_24_1, i32 %buffer_24_1, i32 %buffer_24_1, i32 %tmp_s, i32 %tmp_s, i32 %tmp_s, i32 %tmp_s, i32 %tmp_s, i32 %tmp_s, i32 %tmp_s, i32 %tmp_s, i5 %tmp_t)" [conv2D.c:69]   --->   Operation 155 'mux' 'buffer_24_2' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 156 [1/1] (3.20ns)   --->   "%buffer_23_2 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %buffer_23_1, i32 %buffer_23_1, i32 %buffer_23_1, i32 %buffer_23_1, i32 %buffer_23_1, i32 %buffer_23_1, i32 %buffer_23_1, i32 %buffer_23_1, i32 %buffer_23_1, i32 %buffer_23_1, i32 %buffer_23_1, i32 %buffer_23_1, i32 %buffer_23_1, i32 %buffer_23_1, i32 %buffer_23_1, i32 %buffer_23_1, i32 %buffer_23_1, i32 %buffer_23_1, i32 %buffer_23_1, i32 %buffer_23_1, i32 %buffer_23_1, i32 %buffer_23_1, i32 %buffer_23_1, i32 %tmp_s, i32 %buffer_23_1, i32 %buffer_23_1, i32 %buffer_23_1, i32 %buffer_23_1, i32 %buffer_23_1, i32 %buffer_23_1, i32 %buffer_23_1, i32 %buffer_23_1, i5 %tmp_t)" [conv2D.c:69]   --->   Operation 156 'mux' 'buffer_23_2' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 157 [1/1] (3.20ns)   --->   "%buffer_22_2 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %buffer_22_1, i32 %buffer_22_1, i32 %buffer_22_1, i32 %buffer_22_1, i32 %buffer_22_1, i32 %buffer_22_1, i32 %buffer_22_1, i32 %buffer_22_1, i32 %buffer_22_1, i32 %buffer_22_1, i32 %buffer_22_1, i32 %buffer_22_1, i32 %buffer_22_1, i32 %buffer_22_1, i32 %buffer_22_1, i32 %buffer_22_1, i32 %buffer_22_1, i32 %buffer_22_1, i32 %buffer_22_1, i32 %buffer_22_1, i32 %buffer_22_1, i32 %buffer_22_1, i32 %tmp_s, i32 %buffer_22_1, i32 %buffer_22_1, i32 %buffer_22_1, i32 %buffer_22_1, i32 %buffer_22_1, i32 %buffer_22_1, i32 %buffer_22_1, i32 %buffer_22_1, i32 %buffer_22_1, i5 %tmp_t)" [conv2D.c:69]   --->   Operation 157 'mux' 'buffer_22_2' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 158 [1/1] (3.20ns)   --->   "%buffer_21_2 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %buffer_21_1, i32 %buffer_21_1, i32 %buffer_21_1, i32 %buffer_21_1, i32 %buffer_21_1, i32 %buffer_21_1, i32 %buffer_21_1, i32 %buffer_21_1, i32 %buffer_21_1, i32 %buffer_21_1, i32 %buffer_21_1, i32 %buffer_21_1, i32 %buffer_21_1, i32 %buffer_21_1, i32 %buffer_21_1, i32 %buffer_21_1, i32 %buffer_21_1, i32 %buffer_21_1, i32 %buffer_21_1, i32 %buffer_21_1, i32 %buffer_21_1, i32 %tmp_s, i32 %buffer_21_1, i32 %buffer_21_1, i32 %buffer_21_1, i32 %buffer_21_1, i32 %buffer_21_1, i32 %buffer_21_1, i32 %buffer_21_1, i32 %buffer_21_1, i32 %buffer_21_1, i32 %buffer_21_1, i5 %tmp_t)" [conv2D.c:69]   --->   Operation 158 'mux' 'buffer_21_2' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 159 [1/1] (3.20ns)   --->   "%buffer_20_2 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %buffer_20_1, i32 %buffer_20_1, i32 %buffer_20_1, i32 %buffer_20_1, i32 %buffer_20_1, i32 %buffer_20_1, i32 %buffer_20_1, i32 %buffer_20_1, i32 %buffer_20_1, i32 %buffer_20_1, i32 %buffer_20_1, i32 %buffer_20_1, i32 %buffer_20_1, i32 %buffer_20_1, i32 %buffer_20_1, i32 %buffer_20_1, i32 %buffer_20_1, i32 %buffer_20_1, i32 %buffer_20_1, i32 %buffer_20_1, i32 %tmp_s, i32 %buffer_20_1, i32 %buffer_20_1, i32 %buffer_20_1, i32 %buffer_20_1, i32 %buffer_20_1, i32 %buffer_20_1, i32 %buffer_20_1, i32 %buffer_20_1, i32 %buffer_20_1, i32 %buffer_20_1, i32 %buffer_20_1, i5 %tmp_t)" [conv2D.c:69]   --->   Operation 159 'mux' 'buffer_20_2' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 160 [1/1] (3.20ns)   --->   "%buffer_19_2 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %buffer_19_1, i32 %buffer_19_1, i32 %buffer_19_1, i32 %buffer_19_1, i32 %buffer_19_1, i32 %buffer_19_1, i32 %buffer_19_1, i32 %buffer_19_1, i32 %buffer_19_1, i32 %buffer_19_1, i32 %buffer_19_1, i32 %buffer_19_1, i32 %buffer_19_1, i32 %buffer_19_1, i32 %buffer_19_1, i32 %buffer_19_1, i32 %buffer_19_1, i32 %buffer_19_1, i32 %buffer_19_1, i32 %tmp_s, i32 %buffer_19_1, i32 %buffer_19_1, i32 %buffer_19_1, i32 %buffer_19_1, i32 %buffer_19_1, i32 %buffer_19_1, i32 %buffer_19_1, i32 %buffer_19_1, i32 %buffer_19_1, i32 %buffer_19_1, i32 %buffer_19_1, i32 %buffer_19_1, i5 %tmp_t)" [conv2D.c:69]   --->   Operation 160 'mux' 'buffer_19_2' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 161 [1/1] (3.20ns)   --->   "%buffer_18_2 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %buffer_18_1, i32 %buffer_18_1, i32 %buffer_18_1, i32 %buffer_18_1, i32 %buffer_18_1, i32 %buffer_18_1, i32 %buffer_18_1, i32 %buffer_18_1, i32 %buffer_18_1, i32 %buffer_18_1, i32 %buffer_18_1, i32 %buffer_18_1, i32 %buffer_18_1, i32 %buffer_18_1, i32 %buffer_18_1, i32 %buffer_18_1, i32 %buffer_18_1, i32 %buffer_18_1, i32 %tmp_s, i32 %buffer_18_1, i32 %buffer_18_1, i32 %buffer_18_1, i32 %buffer_18_1, i32 %buffer_18_1, i32 %buffer_18_1, i32 %buffer_18_1, i32 %buffer_18_1, i32 %buffer_18_1, i32 %buffer_18_1, i32 %buffer_18_1, i32 %buffer_18_1, i32 %buffer_18_1, i5 %tmp_t)" [conv2D.c:69]   --->   Operation 161 'mux' 'buffer_18_2' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 162 [1/1] (3.20ns)   --->   "%buffer_17_2 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %buffer_17_1, i32 %buffer_17_1, i32 %buffer_17_1, i32 %buffer_17_1, i32 %buffer_17_1, i32 %buffer_17_1, i32 %buffer_17_1, i32 %buffer_17_1, i32 %buffer_17_1, i32 %buffer_17_1, i32 %buffer_17_1, i32 %buffer_17_1, i32 %buffer_17_1, i32 %buffer_17_1, i32 %buffer_17_1, i32 %buffer_17_1, i32 %buffer_17_1, i32 %tmp_s, i32 %buffer_17_1, i32 %buffer_17_1, i32 %buffer_17_1, i32 %buffer_17_1, i32 %buffer_17_1, i32 %buffer_17_1, i32 %buffer_17_1, i32 %buffer_17_1, i32 %buffer_17_1, i32 %buffer_17_1, i32 %buffer_17_1, i32 %buffer_17_1, i32 %buffer_17_1, i32 %buffer_17_1, i5 %tmp_t)" [conv2D.c:69]   --->   Operation 162 'mux' 'buffer_17_2' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 163 [1/1] (3.20ns)   --->   "%buffer_16_2 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %buffer_16_1, i32 %buffer_16_1, i32 %buffer_16_1, i32 %buffer_16_1, i32 %buffer_16_1, i32 %buffer_16_1, i32 %buffer_16_1, i32 %buffer_16_1, i32 %buffer_16_1, i32 %buffer_16_1, i32 %buffer_16_1, i32 %buffer_16_1, i32 %buffer_16_1, i32 %buffer_16_1, i32 %buffer_16_1, i32 %buffer_16_1, i32 %tmp_s, i32 %buffer_16_1, i32 %buffer_16_1, i32 %buffer_16_1, i32 %buffer_16_1, i32 %buffer_16_1, i32 %buffer_16_1, i32 %buffer_16_1, i32 %buffer_16_1, i32 %buffer_16_1, i32 %buffer_16_1, i32 %buffer_16_1, i32 %buffer_16_1, i32 %buffer_16_1, i32 %buffer_16_1, i32 %buffer_16_1, i5 %tmp_t)" [conv2D.c:69]   --->   Operation 163 'mux' 'buffer_16_2' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 164 [1/1] (3.20ns)   --->   "%buffer_15_2 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %buffer_15_1, i32 %buffer_15_1, i32 %buffer_15_1, i32 %buffer_15_1, i32 %buffer_15_1, i32 %buffer_15_1, i32 %buffer_15_1, i32 %buffer_15_1, i32 %buffer_15_1, i32 %buffer_15_1, i32 %buffer_15_1, i32 %buffer_15_1, i32 %buffer_15_1, i32 %buffer_15_1, i32 %buffer_15_1, i32 %tmp_s, i32 %buffer_15_1, i32 %buffer_15_1, i32 %buffer_15_1, i32 %buffer_15_1, i32 %buffer_15_1, i32 %buffer_15_1, i32 %buffer_15_1, i32 %buffer_15_1, i32 %buffer_15_1, i32 %buffer_15_1, i32 %buffer_15_1, i32 %buffer_15_1, i32 %buffer_15_1, i32 %buffer_15_1, i32 %buffer_15_1, i32 %buffer_15_1, i5 %tmp_t)" [conv2D.c:69]   --->   Operation 164 'mux' 'buffer_15_2' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 165 [1/1] (3.20ns)   --->   "%buffer_14_2 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %buffer_14_1, i32 %buffer_14_1, i32 %buffer_14_1, i32 %buffer_14_1, i32 %buffer_14_1, i32 %buffer_14_1, i32 %buffer_14_1, i32 %buffer_14_1, i32 %buffer_14_1, i32 %buffer_14_1, i32 %buffer_14_1, i32 %buffer_14_1, i32 %buffer_14_1, i32 %buffer_14_1, i32 %tmp_s, i32 %buffer_14_1, i32 %buffer_14_1, i32 %buffer_14_1, i32 %buffer_14_1, i32 %buffer_14_1, i32 %buffer_14_1, i32 %buffer_14_1, i32 %buffer_14_1, i32 %buffer_14_1, i32 %buffer_14_1, i32 %buffer_14_1, i32 %buffer_14_1, i32 %buffer_14_1, i32 %buffer_14_1, i32 %buffer_14_1, i32 %buffer_14_1, i32 %buffer_14_1, i5 %tmp_t)" [conv2D.c:69]   --->   Operation 165 'mux' 'buffer_14_2' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 166 [1/1] (3.20ns)   --->   "%buffer_13_2 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %buffer_13_1, i32 %buffer_13_1, i32 %buffer_13_1, i32 %buffer_13_1, i32 %buffer_13_1, i32 %buffer_13_1, i32 %buffer_13_1, i32 %buffer_13_1, i32 %buffer_13_1, i32 %buffer_13_1, i32 %buffer_13_1, i32 %buffer_13_1, i32 %buffer_13_1, i32 %tmp_s, i32 %buffer_13_1, i32 %buffer_13_1, i32 %buffer_13_1, i32 %buffer_13_1, i32 %buffer_13_1, i32 %buffer_13_1, i32 %buffer_13_1, i32 %buffer_13_1, i32 %buffer_13_1, i32 %buffer_13_1, i32 %buffer_13_1, i32 %buffer_13_1, i32 %buffer_13_1, i32 %buffer_13_1, i32 %buffer_13_1, i32 %buffer_13_1, i32 %buffer_13_1, i32 %buffer_13_1, i5 %tmp_t)" [conv2D.c:69]   --->   Operation 166 'mux' 'buffer_13_2' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 167 [1/1] (3.20ns)   --->   "%buffer_12_2 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %buffer_12_1, i32 %buffer_12_1, i32 %buffer_12_1, i32 %buffer_12_1, i32 %buffer_12_1, i32 %buffer_12_1, i32 %buffer_12_1, i32 %buffer_12_1, i32 %buffer_12_1, i32 %buffer_12_1, i32 %buffer_12_1, i32 %buffer_12_1, i32 %tmp_s, i32 %buffer_12_1, i32 %buffer_12_1, i32 %buffer_12_1, i32 %buffer_12_1, i32 %buffer_12_1, i32 %buffer_12_1, i32 %buffer_12_1, i32 %buffer_12_1, i32 %buffer_12_1, i32 %buffer_12_1, i32 %buffer_12_1, i32 %buffer_12_1, i32 %buffer_12_1, i32 %buffer_12_1, i32 %buffer_12_1, i32 %buffer_12_1, i32 %buffer_12_1, i32 %buffer_12_1, i32 %buffer_12_1, i5 %tmp_t)" [conv2D.c:69]   --->   Operation 167 'mux' 'buffer_12_2' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 168 [1/1] (3.20ns)   --->   "%buffer_11_2 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %buffer_11_1, i32 %buffer_11_1, i32 %buffer_11_1, i32 %buffer_11_1, i32 %buffer_11_1, i32 %buffer_11_1, i32 %buffer_11_1, i32 %buffer_11_1, i32 %buffer_11_1, i32 %buffer_11_1, i32 %buffer_11_1, i32 %tmp_s, i32 %buffer_11_1, i32 %buffer_11_1, i32 %buffer_11_1, i32 %buffer_11_1, i32 %buffer_11_1, i32 %buffer_11_1, i32 %buffer_11_1, i32 %buffer_11_1, i32 %buffer_11_1, i32 %buffer_11_1, i32 %buffer_11_1, i32 %buffer_11_1, i32 %buffer_11_1, i32 %buffer_11_1, i32 %buffer_11_1, i32 %buffer_11_1, i32 %buffer_11_1, i32 %buffer_11_1, i32 %buffer_11_1, i32 %buffer_11_1, i5 %tmp_t)" [conv2D.c:69]   --->   Operation 168 'mux' 'buffer_11_2' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 169 [1/1] (3.20ns)   --->   "%buffer_10_2 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %buffer_10_1, i32 %buffer_10_1, i32 %buffer_10_1, i32 %buffer_10_1, i32 %buffer_10_1, i32 %buffer_10_1, i32 %buffer_10_1, i32 %buffer_10_1, i32 %buffer_10_1, i32 %buffer_10_1, i32 %tmp_s, i32 %buffer_10_1, i32 %buffer_10_1, i32 %buffer_10_1, i32 %buffer_10_1, i32 %buffer_10_1, i32 %buffer_10_1, i32 %buffer_10_1, i32 %buffer_10_1, i32 %buffer_10_1, i32 %buffer_10_1, i32 %buffer_10_1, i32 %buffer_10_1, i32 %buffer_10_1, i32 %buffer_10_1, i32 %buffer_10_1, i32 %buffer_10_1, i32 %buffer_10_1, i32 %buffer_10_1, i32 %buffer_10_1, i32 %buffer_10_1, i32 %buffer_10_1, i5 %tmp_t)" [conv2D.c:69]   --->   Operation 169 'mux' 'buffer_10_2' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 170 [1/1] (3.20ns)   --->   "%buffer_9_2 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %buffer_9_1, i32 %buffer_9_1, i32 %buffer_9_1, i32 %buffer_9_1, i32 %buffer_9_1, i32 %buffer_9_1, i32 %buffer_9_1, i32 %buffer_9_1, i32 %buffer_9_1, i32 %tmp_s, i32 %buffer_9_1, i32 %buffer_9_1, i32 %buffer_9_1, i32 %buffer_9_1, i32 %buffer_9_1, i32 %buffer_9_1, i32 %buffer_9_1, i32 %buffer_9_1, i32 %buffer_9_1, i32 %buffer_9_1, i32 %buffer_9_1, i32 %buffer_9_1, i32 %buffer_9_1, i32 %buffer_9_1, i32 %buffer_9_1, i32 %buffer_9_1, i32 %buffer_9_1, i32 %buffer_9_1, i32 %buffer_9_1, i32 %buffer_9_1, i32 %buffer_9_1, i32 %buffer_9_1, i5 %tmp_t)" [conv2D.c:69]   --->   Operation 170 'mux' 'buffer_9_2' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 171 [1/1] (3.20ns)   --->   "%buffer_8_2 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %buffer_8_1, i32 %buffer_8_1, i32 %buffer_8_1, i32 %buffer_8_1, i32 %buffer_8_1, i32 %buffer_8_1, i32 %buffer_8_1, i32 %buffer_8_1, i32 %tmp_s, i32 %buffer_8_1, i32 %buffer_8_1, i32 %buffer_8_1, i32 %buffer_8_1, i32 %buffer_8_1, i32 %buffer_8_1, i32 %buffer_8_1, i32 %buffer_8_1, i32 %buffer_8_1, i32 %buffer_8_1, i32 %buffer_8_1, i32 %buffer_8_1, i32 %buffer_8_1, i32 %buffer_8_1, i32 %buffer_8_1, i32 %buffer_8_1, i32 %buffer_8_1, i32 %buffer_8_1, i32 %buffer_8_1, i32 %buffer_8_1, i32 %buffer_8_1, i32 %buffer_8_1, i32 %buffer_8_1, i5 %tmp_t)" [conv2D.c:69]   --->   Operation 171 'mux' 'buffer_8_2' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 172 [1/1] (3.20ns)   --->   "%buffer_7_2 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %buffer_7_1, i32 %buffer_7_1, i32 %buffer_7_1, i32 %buffer_7_1, i32 %buffer_7_1, i32 %buffer_7_1, i32 %buffer_7_1, i32 %tmp_s, i32 %buffer_7_1, i32 %buffer_7_1, i32 %buffer_7_1, i32 %buffer_7_1, i32 %buffer_7_1, i32 %buffer_7_1, i32 %buffer_7_1, i32 %buffer_7_1, i32 %buffer_7_1, i32 %buffer_7_1, i32 %buffer_7_1, i32 %buffer_7_1, i32 %buffer_7_1, i32 %buffer_7_1, i32 %buffer_7_1, i32 %buffer_7_1, i32 %buffer_7_1, i32 %buffer_7_1, i32 %buffer_7_1, i32 %buffer_7_1, i32 %buffer_7_1, i32 %buffer_7_1, i32 %buffer_7_1, i32 %buffer_7_1, i5 %tmp_t)" [conv2D.c:69]   --->   Operation 172 'mux' 'buffer_7_2' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 173 [1/1] (3.20ns)   --->   "%buffer_6_2 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %buffer_6_1, i32 %buffer_6_1, i32 %buffer_6_1, i32 %buffer_6_1, i32 %buffer_6_1, i32 %buffer_6_1, i32 %tmp_s, i32 %buffer_6_1, i32 %buffer_6_1, i32 %buffer_6_1, i32 %buffer_6_1, i32 %buffer_6_1, i32 %buffer_6_1, i32 %buffer_6_1, i32 %buffer_6_1, i32 %buffer_6_1, i32 %buffer_6_1, i32 %buffer_6_1, i32 %buffer_6_1, i32 %buffer_6_1, i32 %buffer_6_1, i32 %buffer_6_1, i32 %buffer_6_1, i32 %buffer_6_1, i32 %buffer_6_1, i32 %buffer_6_1, i32 %buffer_6_1, i32 %buffer_6_1, i32 %buffer_6_1, i32 %buffer_6_1, i32 %buffer_6_1, i32 %buffer_6_1, i5 %tmp_t)" [conv2D.c:69]   --->   Operation 173 'mux' 'buffer_6_2' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 174 [1/1] (3.20ns)   --->   "%buffer_5_2 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %buffer_5_1, i32 %buffer_5_1, i32 %buffer_5_1, i32 %buffer_5_1, i32 %buffer_5_1, i32 %tmp_s, i32 %buffer_5_1, i32 %buffer_5_1, i32 %buffer_5_1, i32 %buffer_5_1, i32 %buffer_5_1, i32 %buffer_5_1, i32 %buffer_5_1, i32 %buffer_5_1, i32 %buffer_5_1, i32 %buffer_5_1, i32 %buffer_5_1, i32 %buffer_5_1, i32 %buffer_5_1, i32 %buffer_5_1, i32 %buffer_5_1, i32 %buffer_5_1, i32 %buffer_5_1, i32 %buffer_5_1, i32 %buffer_5_1, i32 %buffer_5_1, i32 %buffer_5_1, i32 %buffer_5_1, i32 %buffer_5_1, i32 %buffer_5_1, i32 %buffer_5_1, i32 %buffer_5_1, i5 %tmp_t)" [conv2D.c:69]   --->   Operation 174 'mux' 'buffer_5_2' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 175 [1/1] (3.20ns)   --->   "%buffer_4_2 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %buffer_4_1, i32 %buffer_4_1, i32 %buffer_4_1, i32 %buffer_4_1, i32 %tmp_s, i32 %buffer_4_1, i32 %buffer_4_1, i32 %buffer_4_1, i32 %buffer_4_1, i32 %buffer_4_1, i32 %buffer_4_1, i32 %buffer_4_1, i32 %buffer_4_1, i32 %buffer_4_1, i32 %buffer_4_1, i32 %buffer_4_1, i32 %buffer_4_1, i32 %buffer_4_1, i32 %buffer_4_1, i32 %buffer_4_1, i32 %buffer_4_1, i32 %buffer_4_1, i32 %buffer_4_1, i32 %buffer_4_1, i32 %buffer_4_1, i32 %buffer_4_1, i32 %buffer_4_1, i32 %buffer_4_1, i32 %buffer_4_1, i32 %buffer_4_1, i32 %buffer_4_1, i32 %buffer_4_1, i5 %tmp_t)" [conv2D.c:69]   --->   Operation 175 'mux' 'buffer_4_2' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 176 [1/1] (3.20ns)   --->   "%buffer_3_2 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %buffer_3_1, i32 %buffer_3_1, i32 %buffer_3_1, i32 %tmp_s, i32 %buffer_3_1, i32 %buffer_3_1, i32 %buffer_3_1, i32 %buffer_3_1, i32 %buffer_3_1, i32 %buffer_3_1, i32 %buffer_3_1, i32 %buffer_3_1, i32 %buffer_3_1, i32 %buffer_3_1, i32 %buffer_3_1, i32 %buffer_3_1, i32 %buffer_3_1, i32 %buffer_3_1, i32 %buffer_3_1, i32 %buffer_3_1, i32 %buffer_3_1, i32 %buffer_3_1, i32 %buffer_3_1, i32 %buffer_3_1, i32 %buffer_3_1, i32 %buffer_3_1, i32 %buffer_3_1, i32 %buffer_3_1, i32 %buffer_3_1, i32 %buffer_3_1, i32 %buffer_3_1, i32 %buffer_3_1, i5 %tmp_t)" [conv2D.c:69]   --->   Operation 176 'mux' 'buffer_3_2' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 177 [1/1] (3.20ns)   --->   "%buffer_2_2 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %buffer_2_1, i32 %buffer_2_1, i32 %tmp_s, i32 %buffer_2_1, i32 %buffer_2_1, i32 %buffer_2_1, i32 %buffer_2_1, i32 %buffer_2_1, i32 %buffer_2_1, i32 %buffer_2_1, i32 %buffer_2_1, i32 %buffer_2_1, i32 %buffer_2_1, i32 %buffer_2_1, i32 %buffer_2_1, i32 %buffer_2_1, i32 %buffer_2_1, i32 %buffer_2_1, i32 %buffer_2_1, i32 %buffer_2_1, i32 %buffer_2_1, i32 %buffer_2_1, i32 %buffer_2_1, i32 %buffer_2_1, i32 %buffer_2_1, i32 %buffer_2_1, i32 %buffer_2_1, i32 %buffer_2_1, i32 %buffer_2_1, i32 %buffer_2_1, i32 %buffer_2_1, i32 %buffer_2_1, i5 %tmp_t)" [conv2D.c:69]   --->   Operation 177 'mux' 'buffer_2_2' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 178 [1/1] (3.20ns)   --->   "%buffer_1_2 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %buffer_1_1, i32 %tmp_s, i32 %buffer_1_1, i32 %buffer_1_1, i32 %buffer_1_1, i32 %buffer_1_1, i32 %buffer_1_1, i32 %buffer_1_1, i32 %buffer_1_1, i32 %buffer_1_1, i32 %buffer_1_1, i32 %buffer_1_1, i32 %buffer_1_1, i32 %buffer_1_1, i32 %buffer_1_1, i32 %buffer_1_1, i32 %buffer_1_1, i32 %buffer_1_1, i32 %buffer_1_1, i32 %buffer_1_1, i32 %buffer_1_1, i32 %buffer_1_1, i32 %buffer_1_1, i32 %buffer_1_1, i32 %buffer_1_1, i32 %buffer_1_1, i32 %buffer_1_1, i32 %buffer_1_1, i32 %buffer_1_1, i32 %buffer_1_1, i32 %buffer_1_1, i32 %buffer_1_1, i5 %tmp_t)" [conv2D.c:69]   --->   Operation 178 'mux' 'buffer_1_2' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 179 [1/1] (3.20ns)   --->   "%buffer_0_2 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %tmp_s, i32 %buffer_0_1, i32 %buffer_0_1, i32 %buffer_0_1, i32 %buffer_0_1, i32 %buffer_0_1, i32 %buffer_0_1, i32 %buffer_0_1, i32 %buffer_0_1, i32 %buffer_0_1, i32 %buffer_0_1, i32 %buffer_0_1, i32 %buffer_0_1, i32 %buffer_0_1, i32 %buffer_0_1, i32 %buffer_0_1, i32 %buffer_0_1, i32 %buffer_0_1, i32 %buffer_0_1, i32 %buffer_0_1, i32 %buffer_0_1, i32 %buffer_0_1, i32 %buffer_0_1, i32 %buffer_0_1, i32 %buffer_0_1, i32 %buffer_0_1, i32 %buffer_0_1, i32 %buffer_0_1, i32 %buffer_0_1, i32 %buffer_0_1, i32 %buffer_0_1, i32 %buffer_0_1, i5 %tmp_t)" [conv2D.c:64]   --->   Operation 179 'mux' 'buffer_0_2' <Predicate = true> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 180 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str6, i32 %tmp_9)" [conv2D.c:65]   --->   Operation 180 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "br label %3" [conv2D.c:62]   --->   Operation 181 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 8.22>
ST_5 : Operation 182 [1/2] (3.25ns)   --->   "%in_data_load = load i32* %in_data_addr, align 4" [conv2D.c:69]   --->   Operation 182 'load' 'in_data_load' <Predicate = (tmp_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10000> <RAM>
ST_5 : Operation 183 [1/1] (3.20ns)   --->   "%buffer_24_3 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %buffer_24_1, i32 %buffer_24_1, i32 %buffer_24_1, i32 %buffer_24_1, i32 %buffer_24_1, i32 %buffer_24_1, i32 %buffer_24_1, i32 %buffer_24_1, i32 %buffer_24_1, i32 %buffer_24_1, i32 %buffer_24_1, i32 %buffer_24_1, i32 %buffer_24_1, i32 %buffer_24_1, i32 %buffer_24_1, i32 %buffer_24_1, i32 %buffer_24_1, i32 %buffer_24_1, i32 %buffer_24_1, i32 %buffer_24_1, i32 %buffer_24_1, i32 %buffer_24_1, i32 %buffer_24_1, i32 %buffer_24_1, i32 %in_data_load, i32 %in_data_load, i32 %in_data_load, i32 %in_data_load, i32 %in_data_load, i32 %in_data_load, i32 %in_data_load, i32 %in_data_load, i5 %tmp_16)" [conv2D.c:64]   --->   Operation 183 'mux' 'buffer_24_3' <Predicate = (tmp_2)> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 184 [1/1] (3.20ns)   --->   "%buffer_23_3 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %buffer_23_1, i32 %buffer_23_1, i32 %buffer_23_1, i32 %buffer_23_1, i32 %buffer_23_1, i32 %buffer_23_1, i32 %buffer_23_1, i32 %buffer_23_1, i32 %buffer_23_1, i32 %buffer_23_1, i32 %buffer_23_1, i32 %buffer_23_1, i32 %buffer_23_1, i32 %buffer_23_1, i32 %buffer_23_1, i32 %buffer_23_1, i32 %buffer_23_1, i32 %buffer_23_1, i32 %buffer_23_1, i32 %buffer_23_1, i32 %buffer_23_1, i32 %buffer_23_1, i32 %buffer_23_1, i32 %in_data_load, i32 %buffer_23_1, i32 %buffer_23_1, i32 %buffer_23_1, i32 %buffer_23_1, i32 %buffer_23_1, i32 %buffer_23_1, i32 %buffer_23_1, i32 %buffer_23_1, i5 %tmp_16)" [conv2D.c:64]   --->   Operation 184 'mux' 'buffer_23_3' <Predicate = (tmp_2)> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 185 [1/1] (3.20ns)   --->   "%buffer_22_3 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %buffer_22_1, i32 %buffer_22_1, i32 %buffer_22_1, i32 %buffer_22_1, i32 %buffer_22_1, i32 %buffer_22_1, i32 %buffer_22_1, i32 %buffer_22_1, i32 %buffer_22_1, i32 %buffer_22_1, i32 %buffer_22_1, i32 %buffer_22_1, i32 %buffer_22_1, i32 %buffer_22_1, i32 %buffer_22_1, i32 %buffer_22_1, i32 %buffer_22_1, i32 %buffer_22_1, i32 %buffer_22_1, i32 %buffer_22_1, i32 %buffer_22_1, i32 %buffer_22_1, i32 %in_data_load, i32 %buffer_22_1, i32 %buffer_22_1, i32 %buffer_22_1, i32 %buffer_22_1, i32 %buffer_22_1, i32 %buffer_22_1, i32 %buffer_22_1, i32 %buffer_22_1, i32 %buffer_22_1, i5 %tmp_16)" [conv2D.c:64]   --->   Operation 185 'mux' 'buffer_22_3' <Predicate = (tmp_2)> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 186 [1/1] (3.20ns)   --->   "%buffer_21_3 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %buffer_21_1, i32 %buffer_21_1, i32 %buffer_21_1, i32 %buffer_21_1, i32 %buffer_21_1, i32 %buffer_21_1, i32 %buffer_21_1, i32 %buffer_21_1, i32 %buffer_21_1, i32 %buffer_21_1, i32 %buffer_21_1, i32 %buffer_21_1, i32 %buffer_21_1, i32 %buffer_21_1, i32 %buffer_21_1, i32 %buffer_21_1, i32 %buffer_21_1, i32 %buffer_21_1, i32 %buffer_21_1, i32 %buffer_21_1, i32 %buffer_21_1, i32 %in_data_load, i32 %buffer_21_1, i32 %buffer_21_1, i32 %buffer_21_1, i32 %buffer_21_1, i32 %buffer_21_1, i32 %buffer_21_1, i32 %buffer_21_1, i32 %buffer_21_1, i32 %buffer_21_1, i32 %buffer_21_1, i5 %tmp_16)" [conv2D.c:64]   --->   Operation 186 'mux' 'buffer_21_3' <Predicate = (tmp_2)> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 187 [1/1] (3.20ns)   --->   "%buffer_20_3 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %buffer_20_1, i32 %buffer_20_1, i32 %buffer_20_1, i32 %buffer_20_1, i32 %buffer_20_1, i32 %buffer_20_1, i32 %buffer_20_1, i32 %buffer_20_1, i32 %buffer_20_1, i32 %buffer_20_1, i32 %buffer_20_1, i32 %buffer_20_1, i32 %buffer_20_1, i32 %buffer_20_1, i32 %buffer_20_1, i32 %buffer_20_1, i32 %buffer_20_1, i32 %buffer_20_1, i32 %buffer_20_1, i32 %buffer_20_1, i32 %in_data_load, i32 %buffer_20_1, i32 %buffer_20_1, i32 %buffer_20_1, i32 %buffer_20_1, i32 %buffer_20_1, i32 %buffer_20_1, i32 %buffer_20_1, i32 %buffer_20_1, i32 %buffer_20_1, i32 %buffer_20_1, i32 %buffer_20_1, i5 %tmp_16)" [conv2D.c:64]   --->   Operation 187 'mux' 'buffer_20_3' <Predicate = (tmp_2)> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 188 [1/1] (3.20ns)   --->   "%buffer_19_3 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %buffer_19_1, i32 %buffer_19_1, i32 %buffer_19_1, i32 %buffer_19_1, i32 %buffer_19_1, i32 %buffer_19_1, i32 %buffer_19_1, i32 %buffer_19_1, i32 %buffer_19_1, i32 %buffer_19_1, i32 %buffer_19_1, i32 %buffer_19_1, i32 %buffer_19_1, i32 %buffer_19_1, i32 %buffer_19_1, i32 %buffer_19_1, i32 %buffer_19_1, i32 %buffer_19_1, i32 %buffer_19_1, i32 %in_data_load, i32 %buffer_19_1, i32 %buffer_19_1, i32 %buffer_19_1, i32 %buffer_19_1, i32 %buffer_19_1, i32 %buffer_19_1, i32 %buffer_19_1, i32 %buffer_19_1, i32 %buffer_19_1, i32 %buffer_19_1, i32 %buffer_19_1, i32 %buffer_19_1, i5 %tmp_16)" [conv2D.c:64]   --->   Operation 188 'mux' 'buffer_19_3' <Predicate = (tmp_2)> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 189 [1/1] (3.20ns)   --->   "%buffer_18_3 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %buffer_18_1, i32 %buffer_18_1, i32 %buffer_18_1, i32 %buffer_18_1, i32 %buffer_18_1, i32 %buffer_18_1, i32 %buffer_18_1, i32 %buffer_18_1, i32 %buffer_18_1, i32 %buffer_18_1, i32 %buffer_18_1, i32 %buffer_18_1, i32 %buffer_18_1, i32 %buffer_18_1, i32 %buffer_18_1, i32 %buffer_18_1, i32 %buffer_18_1, i32 %buffer_18_1, i32 %in_data_load, i32 %buffer_18_1, i32 %buffer_18_1, i32 %buffer_18_1, i32 %buffer_18_1, i32 %buffer_18_1, i32 %buffer_18_1, i32 %buffer_18_1, i32 %buffer_18_1, i32 %buffer_18_1, i32 %buffer_18_1, i32 %buffer_18_1, i32 %buffer_18_1, i32 %buffer_18_1, i5 %tmp_16)" [conv2D.c:64]   --->   Operation 189 'mux' 'buffer_18_3' <Predicate = (tmp_2)> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 190 [1/1] (3.20ns)   --->   "%buffer_17_3 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %buffer_17_1, i32 %buffer_17_1, i32 %buffer_17_1, i32 %buffer_17_1, i32 %buffer_17_1, i32 %buffer_17_1, i32 %buffer_17_1, i32 %buffer_17_1, i32 %buffer_17_1, i32 %buffer_17_1, i32 %buffer_17_1, i32 %buffer_17_1, i32 %buffer_17_1, i32 %buffer_17_1, i32 %buffer_17_1, i32 %buffer_17_1, i32 %buffer_17_1, i32 %in_data_load, i32 %buffer_17_1, i32 %buffer_17_1, i32 %buffer_17_1, i32 %buffer_17_1, i32 %buffer_17_1, i32 %buffer_17_1, i32 %buffer_17_1, i32 %buffer_17_1, i32 %buffer_17_1, i32 %buffer_17_1, i32 %buffer_17_1, i32 %buffer_17_1, i32 %buffer_17_1, i32 %buffer_17_1, i5 %tmp_16)" [conv2D.c:64]   --->   Operation 190 'mux' 'buffer_17_3' <Predicate = (tmp_2)> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 191 [1/1] (3.20ns)   --->   "%buffer_16_3 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %buffer_16_1, i32 %buffer_16_1, i32 %buffer_16_1, i32 %buffer_16_1, i32 %buffer_16_1, i32 %buffer_16_1, i32 %buffer_16_1, i32 %buffer_16_1, i32 %buffer_16_1, i32 %buffer_16_1, i32 %buffer_16_1, i32 %buffer_16_1, i32 %buffer_16_1, i32 %buffer_16_1, i32 %buffer_16_1, i32 %buffer_16_1, i32 %in_data_load, i32 %buffer_16_1, i32 %buffer_16_1, i32 %buffer_16_1, i32 %buffer_16_1, i32 %buffer_16_1, i32 %buffer_16_1, i32 %buffer_16_1, i32 %buffer_16_1, i32 %buffer_16_1, i32 %buffer_16_1, i32 %buffer_16_1, i32 %buffer_16_1, i32 %buffer_16_1, i32 %buffer_16_1, i32 %buffer_16_1, i5 %tmp_16)" [conv2D.c:64]   --->   Operation 191 'mux' 'buffer_16_3' <Predicate = (tmp_2)> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 192 [1/1] (3.20ns)   --->   "%buffer_15_3 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %buffer_15_1, i32 %buffer_15_1, i32 %buffer_15_1, i32 %buffer_15_1, i32 %buffer_15_1, i32 %buffer_15_1, i32 %buffer_15_1, i32 %buffer_15_1, i32 %buffer_15_1, i32 %buffer_15_1, i32 %buffer_15_1, i32 %buffer_15_1, i32 %buffer_15_1, i32 %buffer_15_1, i32 %buffer_15_1, i32 %in_data_load, i32 %buffer_15_1, i32 %buffer_15_1, i32 %buffer_15_1, i32 %buffer_15_1, i32 %buffer_15_1, i32 %buffer_15_1, i32 %buffer_15_1, i32 %buffer_15_1, i32 %buffer_15_1, i32 %buffer_15_1, i32 %buffer_15_1, i32 %buffer_15_1, i32 %buffer_15_1, i32 %buffer_15_1, i32 %buffer_15_1, i32 %buffer_15_1, i5 %tmp_16)" [conv2D.c:64]   --->   Operation 192 'mux' 'buffer_15_3' <Predicate = (tmp_2)> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 193 [1/1] (3.20ns)   --->   "%buffer_14_3 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %buffer_14_1, i32 %buffer_14_1, i32 %buffer_14_1, i32 %buffer_14_1, i32 %buffer_14_1, i32 %buffer_14_1, i32 %buffer_14_1, i32 %buffer_14_1, i32 %buffer_14_1, i32 %buffer_14_1, i32 %buffer_14_1, i32 %buffer_14_1, i32 %buffer_14_1, i32 %buffer_14_1, i32 %in_data_load, i32 %buffer_14_1, i32 %buffer_14_1, i32 %buffer_14_1, i32 %buffer_14_1, i32 %buffer_14_1, i32 %buffer_14_1, i32 %buffer_14_1, i32 %buffer_14_1, i32 %buffer_14_1, i32 %buffer_14_1, i32 %buffer_14_1, i32 %buffer_14_1, i32 %buffer_14_1, i32 %buffer_14_1, i32 %buffer_14_1, i32 %buffer_14_1, i32 %buffer_14_1, i5 %tmp_16)" [conv2D.c:64]   --->   Operation 193 'mux' 'buffer_14_3' <Predicate = (tmp_2)> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 194 [1/1] (3.20ns)   --->   "%buffer_13_3 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %buffer_13_1, i32 %buffer_13_1, i32 %buffer_13_1, i32 %buffer_13_1, i32 %buffer_13_1, i32 %buffer_13_1, i32 %buffer_13_1, i32 %buffer_13_1, i32 %buffer_13_1, i32 %buffer_13_1, i32 %buffer_13_1, i32 %buffer_13_1, i32 %buffer_13_1, i32 %in_data_load, i32 %buffer_13_1, i32 %buffer_13_1, i32 %buffer_13_1, i32 %buffer_13_1, i32 %buffer_13_1, i32 %buffer_13_1, i32 %buffer_13_1, i32 %buffer_13_1, i32 %buffer_13_1, i32 %buffer_13_1, i32 %buffer_13_1, i32 %buffer_13_1, i32 %buffer_13_1, i32 %buffer_13_1, i32 %buffer_13_1, i32 %buffer_13_1, i32 %buffer_13_1, i32 %buffer_13_1, i5 %tmp_16)" [conv2D.c:64]   --->   Operation 194 'mux' 'buffer_13_3' <Predicate = (tmp_2)> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 195 [1/1] (3.20ns)   --->   "%buffer_12_3 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %buffer_12_1, i32 %buffer_12_1, i32 %buffer_12_1, i32 %buffer_12_1, i32 %buffer_12_1, i32 %buffer_12_1, i32 %buffer_12_1, i32 %buffer_12_1, i32 %buffer_12_1, i32 %buffer_12_1, i32 %buffer_12_1, i32 %buffer_12_1, i32 %in_data_load, i32 %buffer_12_1, i32 %buffer_12_1, i32 %buffer_12_1, i32 %buffer_12_1, i32 %buffer_12_1, i32 %buffer_12_1, i32 %buffer_12_1, i32 %buffer_12_1, i32 %buffer_12_1, i32 %buffer_12_1, i32 %buffer_12_1, i32 %buffer_12_1, i32 %buffer_12_1, i32 %buffer_12_1, i32 %buffer_12_1, i32 %buffer_12_1, i32 %buffer_12_1, i32 %buffer_12_1, i32 %buffer_12_1, i5 %tmp_16)" [conv2D.c:64]   --->   Operation 195 'mux' 'buffer_12_3' <Predicate = (tmp_2)> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 196 [1/1] (3.20ns)   --->   "%buffer_11_3 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %buffer_11_1, i32 %buffer_11_1, i32 %buffer_11_1, i32 %buffer_11_1, i32 %buffer_11_1, i32 %buffer_11_1, i32 %buffer_11_1, i32 %buffer_11_1, i32 %buffer_11_1, i32 %buffer_11_1, i32 %buffer_11_1, i32 %in_data_load, i32 %buffer_11_1, i32 %buffer_11_1, i32 %buffer_11_1, i32 %buffer_11_1, i32 %buffer_11_1, i32 %buffer_11_1, i32 %buffer_11_1, i32 %buffer_11_1, i32 %buffer_11_1, i32 %buffer_11_1, i32 %buffer_11_1, i32 %buffer_11_1, i32 %buffer_11_1, i32 %buffer_11_1, i32 %buffer_11_1, i32 %buffer_11_1, i32 %buffer_11_1, i32 %buffer_11_1, i32 %buffer_11_1, i32 %buffer_11_1, i5 %tmp_16)" [conv2D.c:64]   --->   Operation 196 'mux' 'buffer_11_3' <Predicate = (tmp_2)> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 197 [1/1] (3.20ns)   --->   "%buffer_10_3 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %buffer_10_1, i32 %buffer_10_1, i32 %buffer_10_1, i32 %buffer_10_1, i32 %buffer_10_1, i32 %buffer_10_1, i32 %buffer_10_1, i32 %buffer_10_1, i32 %buffer_10_1, i32 %buffer_10_1, i32 %in_data_load, i32 %buffer_10_1, i32 %buffer_10_1, i32 %buffer_10_1, i32 %buffer_10_1, i32 %buffer_10_1, i32 %buffer_10_1, i32 %buffer_10_1, i32 %buffer_10_1, i32 %buffer_10_1, i32 %buffer_10_1, i32 %buffer_10_1, i32 %buffer_10_1, i32 %buffer_10_1, i32 %buffer_10_1, i32 %buffer_10_1, i32 %buffer_10_1, i32 %buffer_10_1, i32 %buffer_10_1, i32 %buffer_10_1, i32 %buffer_10_1, i32 %buffer_10_1, i5 %tmp_16)" [conv2D.c:64]   --->   Operation 197 'mux' 'buffer_10_3' <Predicate = (tmp_2)> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 198 [1/1] (3.20ns)   --->   "%buffer_9_3 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %buffer_9_1, i32 %buffer_9_1, i32 %buffer_9_1, i32 %buffer_9_1, i32 %buffer_9_1, i32 %buffer_9_1, i32 %buffer_9_1, i32 %buffer_9_1, i32 %buffer_9_1, i32 %in_data_load, i32 %buffer_9_1, i32 %buffer_9_1, i32 %buffer_9_1, i32 %buffer_9_1, i32 %buffer_9_1, i32 %buffer_9_1, i32 %buffer_9_1, i32 %buffer_9_1, i32 %buffer_9_1, i32 %buffer_9_1, i32 %buffer_9_1, i32 %buffer_9_1, i32 %buffer_9_1, i32 %buffer_9_1, i32 %buffer_9_1, i32 %buffer_9_1, i32 %buffer_9_1, i32 %buffer_9_1, i32 %buffer_9_1, i32 %buffer_9_1, i32 %buffer_9_1, i32 %buffer_9_1, i5 %tmp_16)" [conv2D.c:64]   --->   Operation 198 'mux' 'buffer_9_3' <Predicate = (tmp_2)> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 199 [1/1] (3.20ns)   --->   "%buffer_8_3 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %buffer_8_1, i32 %buffer_8_1, i32 %buffer_8_1, i32 %buffer_8_1, i32 %buffer_8_1, i32 %buffer_8_1, i32 %buffer_8_1, i32 %buffer_8_1, i32 %in_data_load, i32 %buffer_8_1, i32 %buffer_8_1, i32 %buffer_8_1, i32 %buffer_8_1, i32 %buffer_8_1, i32 %buffer_8_1, i32 %buffer_8_1, i32 %buffer_8_1, i32 %buffer_8_1, i32 %buffer_8_1, i32 %buffer_8_1, i32 %buffer_8_1, i32 %buffer_8_1, i32 %buffer_8_1, i32 %buffer_8_1, i32 %buffer_8_1, i32 %buffer_8_1, i32 %buffer_8_1, i32 %buffer_8_1, i32 %buffer_8_1, i32 %buffer_8_1, i32 %buffer_8_1, i32 %buffer_8_1, i5 %tmp_16)" [conv2D.c:64]   --->   Operation 199 'mux' 'buffer_8_3' <Predicate = (tmp_2)> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 200 [1/1] (3.20ns)   --->   "%buffer_7_3 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %buffer_7_1, i32 %buffer_7_1, i32 %buffer_7_1, i32 %buffer_7_1, i32 %buffer_7_1, i32 %buffer_7_1, i32 %buffer_7_1, i32 %in_data_load, i32 %buffer_7_1, i32 %buffer_7_1, i32 %buffer_7_1, i32 %buffer_7_1, i32 %buffer_7_1, i32 %buffer_7_1, i32 %buffer_7_1, i32 %buffer_7_1, i32 %buffer_7_1, i32 %buffer_7_1, i32 %buffer_7_1, i32 %buffer_7_1, i32 %buffer_7_1, i32 %buffer_7_1, i32 %buffer_7_1, i32 %buffer_7_1, i32 %buffer_7_1, i32 %buffer_7_1, i32 %buffer_7_1, i32 %buffer_7_1, i32 %buffer_7_1, i32 %buffer_7_1, i32 %buffer_7_1, i32 %buffer_7_1, i5 %tmp_16)" [conv2D.c:64]   --->   Operation 200 'mux' 'buffer_7_3' <Predicate = (tmp_2)> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 201 [1/1] (3.20ns)   --->   "%buffer_6_3 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %buffer_6_1, i32 %buffer_6_1, i32 %buffer_6_1, i32 %buffer_6_1, i32 %buffer_6_1, i32 %buffer_6_1, i32 %in_data_load, i32 %buffer_6_1, i32 %buffer_6_1, i32 %buffer_6_1, i32 %buffer_6_1, i32 %buffer_6_1, i32 %buffer_6_1, i32 %buffer_6_1, i32 %buffer_6_1, i32 %buffer_6_1, i32 %buffer_6_1, i32 %buffer_6_1, i32 %buffer_6_1, i32 %buffer_6_1, i32 %buffer_6_1, i32 %buffer_6_1, i32 %buffer_6_1, i32 %buffer_6_1, i32 %buffer_6_1, i32 %buffer_6_1, i32 %buffer_6_1, i32 %buffer_6_1, i32 %buffer_6_1, i32 %buffer_6_1, i32 %buffer_6_1, i32 %buffer_6_1, i5 %tmp_16)" [conv2D.c:64]   --->   Operation 201 'mux' 'buffer_6_3' <Predicate = (tmp_2)> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 202 [1/1] (3.20ns)   --->   "%buffer_5_3 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %buffer_5_1, i32 %buffer_5_1, i32 %buffer_5_1, i32 %buffer_5_1, i32 %buffer_5_1, i32 %in_data_load, i32 %buffer_5_1, i32 %buffer_5_1, i32 %buffer_5_1, i32 %buffer_5_1, i32 %buffer_5_1, i32 %buffer_5_1, i32 %buffer_5_1, i32 %buffer_5_1, i32 %buffer_5_1, i32 %buffer_5_1, i32 %buffer_5_1, i32 %buffer_5_1, i32 %buffer_5_1, i32 %buffer_5_1, i32 %buffer_5_1, i32 %buffer_5_1, i32 %buffer_5_1, i32 %buffer_5_1, i32 %buffer_5_1, i32 %buffer_5_1, i32 %buffer_5_1, i32 %buffer_5_1, i32 %buffer_5_1, i32 %buffer_5_1, i32 %buffer_5_1, i32 %buffer_5_1, i5 %tmp_16)" [conv2D.c:64]   --->   Operation 202 'mux' 'buffer_5_3' <Predicate = (tmp_2)> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 203 [1/1] (3.20ns)   --->   "%buffer_4_3 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %buffer_4_1, i32 %buffer_4_1, i32 %buffer_4_1, i32 %buffer_4_1, i32 %in_data_load, i32 %buffer_4_1, i32 %buffer_4_1, i32 %buffer_4_1, i32 %buffer_4_1, i32 %buffer_4_1, i32 %buffer_4_1, i32 %buffer_4_1, i32 %buffer_4_1, i32 %buffer_4_1, i32 %buffer_4_1, i32 %buffer_4_1, i32 %buffer_4_1, i32 %buffer_4_1, i32 %buffer_4_1, i32 %buffer_4_1, i32 %buffer_4_1, i32 %buffer_4_1, i32 %buffer_4_1, i32 %buffer_4_1, i32 %buffer_4_1, i32 %buffer_4_1, i32 %buffer_4_1, i32 %buffer_4_1, i32 %buffer_4_1, i32 %buffer_4_1, i32 %buffer_4_1, i32 %buffer_4_1, i5 %tmp_16)" [conv2D.c:64]   --->   Operation 203 'mux' 'buffer_4_3' <Predicate = (tmp_2)> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 204 [1/1] (3.20ns)   --->   "%buffer_3_3 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %buffer_3_1, i32 %buffer_3_1, i32 %buffer_3_1, i32 %in_data_load, i32 %buffer_3_1, i32 %buffer_3_1, i32 %buffer_3_1, i32 %buffer_3_1, i32 %buffer_3_1, i32 %buffer_3_1, i32 %buffer_3_1, i32 %buffer_3_1, i32 %buffer_3_1, i32 %buffer_3_1, i32 %buffer_3_1, i32 %buffer_3_1, i32 %buffer_3_1, i32 %buffer_3_1, i32 %buffer_3_1, i32 %buffer_3_1, i32 %buffer_3_1, i32 %buffer_3_1, i32 %buffer_3_1, i32 %buffer_3_1, i32 %buffer_3_1, i32 %buffer_3_1, i32 %buffer_3_1, i32 %buffer_3_1, i32 %buffer_3_1, i32 %buffer_3_1, i32 %buffer_3_1, i32 %buffer_3_1, i5 %tmp_16)" [conv2D.c:64]   --->   Operation 204 'mux' 'buffer_3_3' <Predicate = (tmp_2)> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 205 [1/1] (3.20ns)   --->   "%buffer_2_3 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %buffer_2_1, i32 %buffer_2_1, i32 %in_data_load, i32 %buffer_2_1, i32 %buffer_2_1, i32 %buffer_2_1, i32 %buffer_2_1, i32 %buffer_2_1, i32 %buffer_2_1, i32 %buffer_2_1, i32 %buffer_2_1, i32 %buffer_2_1, i32 %buffer_2_1, i32 %buffer_2_1, i32 %buffer_2_1, i32 %buffer_2_1, i32 %buffer_2_1, i32 %buffer_2_1, i32 %buffer_2_1, i32 %buffer_2_1, i32 %buffer_2_1, i32 %buffer_2_1, i32 %buffer_2_1, i32 %buffer_2_1, i32 %buffer_2_1, i32 %buffer_2_1, i32 %buffer_2_1, i32 %buffer_2_1, i32 %buffer_2_1, i32 %buffer_2_1, i32 %buffer_2_1, i32 %buffer_2_1, i5 %tmp_16)" [conv2D.c:64]   --->   Operation 205 'mux' 'buffer_2_3' <Predicate = (tmp_2)> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 206 [1/1] (3.20ns)   --->   "%buffer_1_3 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %buffer_1_1, i32 %in_data_load, i32 %buffer_1_1, i32 %buffer_1_1, i32 %buffer_1_1, i32 %buffer_1_1, i32 %buffer_1_1, i32 %buffer_1_1, i32 %buffer_1_1, i32 %buffer_1_1, i32 %buffer_1_1, i32 %buffer_1_1, i32 %buffer_1_1, i32 %buffer_1_1, i32 %buffer_1_1, i32 %buffer_1_1, i32 %buffer_1_1, i32 %buffer_1_1, i32 %buffer_1_1, i32 %buffer_1_1, i32 %buffer_1_1, i32 %buffer_1_1, i32 %buffer_1_1, i32 %buffer_1_1, i32 %buffer_1_1, i32 %buffer_1_1, i32 %buffer_1_1, i32 %buffer_1_1, i32 %buffer_1_1, i32 %buffer_1_1, i32 %buffer_1_1, i32 %buffer_1_1, i5 %tmp_16)" [conv2D.c:64]   --->   Operation 206 'mux' 'buffer_1_3' <Predicate = (tmp_2)> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 207 [1/1] (3.20ns)   --->   "%buffer_0_3 = call i32 @_ssdm_op_Mux.ap_auto.32i32.i5(i32 %in_data_load, i32 %buffer_0_1, i32 %buffer_0_1, i32 %buffer_0_1, i32 %buffer_0_1, i32 %buffer_0_1, i32 %buffer_0_1, i32 %buffer_0_1, i32 %buffer_0_1, i32 %buffer_0_1, i32 %buffer_0_1, i32 %buffer_0_1, i32 %buffer_0_1, i32 %buffer_0_1, i32 %buffer_0_1, i32 %buffer_0_1, i32 %buffer_0_1, i32 %buffer_0_1, i32 %buffer_0_1, i32 %buffer_0_1, i32 %buffer_0_1, i32 %buffer_0_1, i32 %buffer_0_1, i32 %buffer_0_1, i32 %buffer_0_1, i32 %buffer_0_1, i32 %buffer_0_1, i32 %buffer_0_1, i32 %buffer_0_1, i32 %buffer_0_1, i32 %buffer_0_1, i32 %buffer_0_1, i5 %tmp_16)" [conv2D.c:69]   --->   Operation 207 'mux' 'buffer_0_3' <Predicate = (tmp_2)> <Delay = 3.20> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 208 [1/1] (1.76ns)   --->   "br label %._crit_edge" [conv2D.c:71]   --->   Operation 208 'br' <Predicate = (tmp_2)> <Delay = 1.76>
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "%buffer_0_4 = phi i32 [ %buffer_0_3, %branch0 ], [ %buffer_0_1, %4 ]" [conv2D.c:69]   --->   Operation 209 'phi' 'buffer_0_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 210 [1/1] (0.00ns)   --->   "%buffer_1_4 = phi i32 [ %buffer_1_3, %branch0 ], [ %buffer_1_1, %4 ]" [conv2D.c:64]   --->   Operation 210 'phi' 'buffer_1_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 211 [1/1] (0.00ns)   --->   "%buffer_2_4 = phi i32 [ %buffer_2_3, %branch0 ], [ %buffer_2_1, %4 ]" [conv2D.c:64]   --->   Operation 211 'phi' 'buffer_2_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 212 [1/1] (0.00ns)   --->   "%buffer_3_4 = phi i32 [ %buffer_3_3, %branch0 ], [ %buffer_3_1, %4 ]" [conv2D.c:64]   --->   Operation 212 'phi' 'buffer_3_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 213 [1/1] (0.00ns)   --->   "%buffer_4_4 = phi i32 [ %buffer_4_3, %branch0 ], [ %buffer_4_1, %4 ]" [conv2D.c:64]   --->   Operation 213 'phi' 'buffer_4_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 214 [1/1] (0.00ns)   --->   "%buffer_5_4 = phi i32 [ %buffer_5_3, %branch0 ], [ %buffer_5_1, %4 ]" [conv2D.c:64]   --->   Operation 214 'phi' 'buffer_5_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 215 [1/1] (0.00ns)   --->   "%buffer_6_4 = phi i32 [ %buffer_6_3, %branch0 ], [ %buffer_6_1, %4 ]" [conv2D.c:64]   --->   Operation 215 'phi' 'buffer_6_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 216 [1/1] (0.00ns)   --->   "%buffer_7_4 = phi i32 [ %buffer_7_3, %branch0 ], [ %buffer_7_1, %4 ]" [conv2D.c:64]   --->   Operation 216 'phi' 'buffer_7_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "%buffer_8_4 = phi i32 [ %buffer_8_3, %branch0 ], [ %buffer_8_1, %4 ]" [conv2D.c:64]   --->   Operation 217 'phi' 'buffer_8_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 218 [1/1] (0.00ns)   --->   "%buffer_9_4 = phi i32 [ %buffer_9_3, %branch0 ], [ %buffer_9_1, %4 ]" [conv2D.c:64]   --->   Operation 218 'phi' 'buffer_9_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 219 [1/1] (0.00ns)   --->   "%buffer_10_4 = phi i32 [ %buffer_10_3, %branch0 ], [ %buffer_10_1, %4 ]" [conv2D.c:64]   --->   Operation 219 'phi' 'buffer_10_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 220 [1/1] (0.00ns)   --->   "%buffer_11_4 = phi i32 [ %buffer_11_3, %branch0 ], [ %buffer_11_1, %4 ]" [conv2D.c:64]   --->   Operation 220 'phi' 'buffer_11_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 221 [1/1] (0.00ns)   --->   "%buffer_12_4 = phi i32 [ %buffer_12_3, %branch0 ], [ %buffer_12_1, %4 ]" [conv2D.c:64]   --->   Operation 221 'phi' 'buffer_12_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 222 [1/1] (0.00ns)   --->   "%buffer_13_4 = phi i32 [ %buffer_13_3, %branch0 ], [ %buffer_13_1, %4 ]" [conv2D.c:64]   --->   Operation 222 'phi' 'buffer_13_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%buffer_14_4 = phi i32 [ %buffer_14_3, %branch0 ], [ %buffer_14_1, %4 ]" [conv2D.c:64]   --->   Operation 223 'phi' 'buffer_14_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 224 [1/1] (0.00ns)   --->   "%buffer_15_4 = phi i32 [ %buffer_15_3, %branch0 ], [ %buffer_15_1, %4 ]" [conv2D.c:64]   --->   Operation 224 'phi' 'buffer_15_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 225 [1/1] (0.00ns)   --->   "%buffer_16_4 = phi i32 [ %buffer_16_3, %branch0 ], [ %buffer_16_1, %4 ]" [conv2D.c:64]   --->   Operation 225 'phi' 'buffer_16_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 226 [1/1] (0.00ns)   --->   "%buffer_17_4 = phi i32 [ %buffer_17_3, %branch0 ], [ %buffer_17_1, %4 ]" [conv2D.c:64]   --->   Operation 226 'phi' 'buffer_17_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 227 [1/1] (0.00ns)   --->   "%buffer_18_4 = phi i32 [ %buffer_18_3, %branch0 ], [ %buffer_18_1, %4 ]" [conv2D.c:64]   --->   Operation 227 'phi' 'buffer_18_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 228 [1/1] (0.00ns)   --->   "%buffer_19_4 = phi i32 [ %buffer_19_3, %branch0 ], [ %buffer_19_1, %4 ]" [conv2D.c:64]   --->   Operation 228 'phi' 'buffer_19_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 229 [1/1] (0.00ns)   --->   "%buffer_20_4 = phi i32 [ %buffer_20_3, %branch0 ], [ %buffer_20_1, %4 ]" [conv2D.c:64]   --->   Operation 229 'phi' 'buffer_20_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 230 [1/1] (0.00ns)   --->   "%buffer_21_4 = phi i32 [ %buffer_21_3, %branch0 ], [ %buffer_21_1, %4 ]" [conv2D.c:64]   --->   Operation 230 'phi' 'buffer_21_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 231 [1/1] (0.00ns)   --->   "%buffer_22_4 = phi i32 [ %buffer_22_3, %branch0 ], [ %buffer_22_1, %4 ]" [conv2D.c:64]   --->   Operation 231 'phi' 'buffer_22_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 232 [1/1] (0.00ns)   --->   "%buffer_23_4 = phi i32 [ %buffer_23_3, %branch0 ], [ %buffer_23_1, %4 ]" [conv2D.c:64]   --->   Operation 232 'phi' 'buffer_23_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 233 [1/1] (0.00ns)   --->   "%buffer_24_4 = phi i32 [ %buffer_24_3, %branch0 ], [ %buffer_24_1, %4 ]" [conv2D.c:64]   --->   Operation 233 'phi' 'buffer_24_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 234 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([25 x i8]* @p_str5, i32 %tmp_8)" [conv2D.c:72]   --->   Operation 234 'specregionend' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 235 [1/1] (0.00ns)   --->   "br label %1" [conv2D.c:59]   --->   Operation 235 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 5.03ns
The critical path consists of the following:
	wire read on port 'kernel_size_col' [33]  (0 ns)
	'add' operation ('tmp_1', conv2D.c:68) [64]  (2.55 ns)
	'icmp' operation ('tmp_2', conv2D.c:68) [65]  (2.47 ns)

 <State 2>: 2.55ns
The critical path consists of the following:
	'phi' operation ('phi_mul') with incoming values : ('next_mul') [95]  (0 ns)
	'add' operation ('next_mul') [96]  (2.55 ns)

 <State 3>: 9.63ns
The critical path consists of the following:
	'add' operation of DSP[182] ('tmp_12', conv2D.c:69) [180]  (0 ns)
	'mul' operation of DSP[182] ('tmp_14', conv2D.c:69) [181]  (3.36 ns)
	'add' operation of DSP[182] ('tmp_15', conv2D.c:69) [182]  (3.02 ns)
	'getelementptr' operation ('in_data_addr', conv2D.c:69) [184]  (0 ns)
	'load' operation ('in_data_load', conv2D.c:69) on array 'in_data' [185]  (3.25 ns)

 <State 4>: 6.41ns
The critical path consists of the following:
	'mux' operation ('tmp_s', conv2D.c:64) [146]  (3.21 ns)
	'mux' operation ('buffer_24_2', conv2D.c:69) [148]  (3.21 ns)

 <State 5>: 8.23ns
The critical path consists of the following:
	'load' operation ('in_data_load', conv2D.c:69) on array 'in_data' [185]  (3.25 ns)
	'mux' operation ('buffer_0_3', conv2D.c:69) [212]  (3.21 ns)
	multiplexor before 'phi' operation ('buffer_0_4', conv2D.c:69) with incoming values : ('buffer[0]') ('buffer_0_2', conv2D.c:64) ('buffer_0_3', conv2D.c:69) [215]  (1.77 ns)
	'phi' operation ('buffer_0_4', conv2D.c:69) with incoming values : ('buffer[0]') ('buffer_0_2', conv2D.c:64) ('buffer_0_3', conv2D.c:69) [215]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
