inst u_bit_field: rggen::rggen_bit_field #(
  WIDTH:                    <%= width %>,
  INITIAL_VALUE:            <%= initial_value %>,
  SW_WRITE_CONTROL:         true,
  SW_WRITE_ENABLE_POLARITY: rggen_polarity::<%= polarity %>
)(
  i_clk:              <%= clock %>,
  i_rst:              <%= reset %>,
  bit_field_if:       <%= bit_field_if %>,
  i_sw_write_enable:  <%= control_signal %>,
  o_value:            <%= value_out[loop_variables] %>
);
