#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7f9dea604ee0 .scope module, "top" "top" 2 1;
 .timescale 0 0;
v0x7f9dea45ab20_0 .var "Direction", 1 0;
v0x7f9dea45abf0_0 .net "FX", 4 0, L_0x7f9dea45f0c0;  1 drivers
v0x7f9dea45acc0_0 .net "FY", 4 0, L_0x7f9dea463010;  1 drivers
v0x7f9dea45ad90_0 .var "OutputX", 4 0;
v0x7f9dea45ae40_0 .var "OutputY", 4 0;
v0x7f9dea45af10_0 .var "Steps", 1 0;
v0x7f9dea45afb0_0 .var "X", 4 0;
v0x7f9dea45b080_0 .var "Y", 4 0;
v0x7f9dea45b160_0 .var "clk", 0 0;
E_0x7f9dea604d40 .event edge, v0x7f9dea459f00_0, v0x7f9dea4558d0_0;
E_0x7f9dea605050 .event negedge, v0x7f9dea45a430_0;
S_0x7f9dea605080 .scope module, "COMPUTE_COORDINATES" "compute_coordinates" 2 13, 3 1 0, S_0x7f9dea604ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "dir";
    .port_info 2 /INPUT 2 "steps";
    .port_info 3 /INPUT 5 "x";
    .port_info 4 /INPUT 5 "y";
    .port_info 5 /OUTPUT 5 "fx";
    .port_info 6 /OUTPUT 5 "fy";
L_0x7f9deb863008 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7f9dea45a170_0 .net/2u *"_ivl_0", 2 0, L_0x7f9deb863008;  1 drivers
L_0x7f9deb863050 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7f9dea45a230_0 .net/2u *"_ivl_4", 2 0, L_0x7f9deb863050;  1 drivers
v0x7f9dea45a2d0_0 .var "addx", 1 0;
v0x7f9dea45a380_0 .var "addy", 1 0;
v0x7f9dea45a430_0 .net "clk", 0 0, v0x7f9dea45b160_0;  1 drivers
v0x7f9dea45a510_0 .net "dir", 1 0, v0x7f9dea45ab20_0;  1 drivers
v0x7f9dea45a5c0_0 .var "dirx", 0 0;
v0x7f9dea45a650_0 .var "diry", 0 0;
v0x7f9dea45a6e0_0 .net "fx", 4 0, L_0x7f9dea45f0c0;  alias, 1 drivers
v0x7f9dea45a810_0 .net "fy", 4 0, L_0x7f9dea463010;  alias, 1 drivers
v0x7f9dea45a8a0_0 .net "steps", 1 0, v0x7f9dea45af10_0;  1 drivers
v0x7f9dea45a930_0 .net "x", 4 0, v0x7f9dea45afb0_0;  1 drivers
v0x7f9dea45a9e0_0 .net "y", 4 0, v0x7f9dea45b080_0;  1 drivers
E_0x7f9dea4370c0 .event posedge, v0x7f9dea45a430_0;
L_0x7f9dea45f160 .concat [ 2 3 0 0], v0x7f9dea45a2d0_0, L_0x7f9deb863008;
L_0x7f9dea4630b0 .concat [ 2 3 0 0], v0x7f9dea45a380_0, L_0x7f9deb863050;
S_0x7f9dea439ae0 .scope module, "FX" "five_bit_adder" 3 17, 4 1 0, S_0x7f9dea605080;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "x";
    .port_info 1 /INPUT 5 "y";
    .port_info 2 /INPUT 1 "opcode";
    .port_info 3 /OUTPUT 5 "sum";
v0x7f9dea455720_0 .net "carry_out", 0 0, L_0x7f9dea45eb80;  1 drivers
v0x7f9dea4557b0_0 .net "intermediate_carry", 3 0, L_0x7f9dea45e380;  1 drivers
v0x7f9dea455840_0 .net "opcode", 0 0, v0x7f9dea45a5c0_0;  1 drivers
v0x7f9dea4558d0_0 .net "sum", 4 0, L_0x7f9dea45f0c0;  alias, 1 drivers
v0x7f9dea455960_0 .net "x", 4 0, v0x7f9dea45afb0_0;  alias, 1 drivers
v0x7f9dea455a50_0 .net "y", 4 0, L_0x7f9dea45f160;  1 drivers
L_0x7f9dea45bb50 .part v0x7f9dea45afb0_0, 0, 1;
L_0x7f9dea45bc70 .part L_0x7f9dea45f160, 0, 1;
L_0x7f9dea45c720 .part v0x7f9dea45afb0_0, 1, 1;
L_0x7f9dea45c8c0 .part L_0x7f9dea45f160, 1, 1;
L_0x7f9dea45c9e0 .part L_0x7f9dea45e380, 0, 1;
L_0x7f9dea45d340 .part v0x7f9dea45afb0_0, 2, 1;
L_0x7f9dea45d460 .part L_0x7f9dea45f160, 2, 1;
L_0x7f9dea45d580 .part L_0x7f9dea45e380, 1, 1;
L_0x7f9dea45def0 .part v0x7f9dea45afb0_0, 3, 1;
L_0x7f9dea45e060 .part L_0x7f9dea45f160, 3, 1;
L_0x7f9dea45e200 .part L_0x7f9dea45e380, 2, 1;
L_0x7f9dea45e380 .concat8 [ 1 1 1 1], L_0x7f9dea45baa0, L_0x7f9dea45c670, L_0x7f9dea45d270, L_0x7f9dea45de00;
L_0x7f9dea45ec70 .part v0x7f9dea45afb0_0, 4, 1;
L_0x7f9dea45ee00 .part L_0x7f9dea45f160, 4, 1;
L_0x7f9dea45ef20 .part L_0x7f9dea45e380, 3, 1;
LS_0x7f9dea45f0c0_0_0 .concat8 [ 1 1 1 1], L_0x7f9dea45b490, L_0x7f9dea45bed0, L_0x7f9dea45cc20, L_0x7f9dea45d7c0;
LS_0x7f9dea45f0c0_0_4 .concat8 [ 1 0 0 0], L_0x7f9dea45e580;
L_0x7f9dea45f0c0 .concat8 [ 4 1 0 0], LS_0x7f9dea45f0c0_0_0, LS_0x7f9dea45f0c0_0_4;
S_0x7f9dea4433e0 .scope module, "FA0" "one_bit_full_adder" 4 12, 5 1 0, S_0x7f9dea439ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "carry";
L_0x7f9dea45b270 .functor XOR 1, L_0x7f9dea45bc70, v0x7f9dea45a5c0_0, C4<0>, C4<0>;
L_0x7f9dea45b3e0 .functor XOR 1, L_0x7f9dea45bb50, L_0x7f9dea45b270, C4<0>, C4<0>;
L_0x7f9dea45b490 .functor XOR 1, v0x7f9dea45a5c0_0, L_0x7f9dea45b3e0, C4<0>, C4<0>;
L_0x7f9dea45b540 .functor XOR 1, L_0x7f9dea45bc70, v0x7f9dea45a5c0_0, C4<0>, C4<0>;
L_0x7f9dea45b630 .functor AND 1, L_0x7f9dea45bb50, L_0x7f9dea45b540, C4<1>, C4<1>;
L_0x7f9dea45b750 .functor XOR 1, L_0x7f9dea45bc70, v0x7f9dea45a5c0_0, C4<0>, C4<0>;
L_0x7f9dea45b7c0 .functor AND 1, L_0x7f9dea45b750, v0x7f9dea45a5c0_0, C4<1>, C4<1>;
L_0x7f9dea45b8d0 .functor OR 1, L_0x7f9dea45b630, L_0x7f9dea45b7c0, C4<0>, C4<0>;
L_0x7f9dea45b9e0 .functor AND 1, v0x7f9dea45a5c0_0, L_0x7f9dea45bb50, C4<1>, C4<1>;
L_0x7f9dea45baa0 .functor OR 1, L_0x7f9dea45b8d0, L_0x7f9dea45b9e0, C4<0>, C4<0>;
v0x7f9dea43d270_0 .net *"_ivl_0", 0 0, L_0x7f9dea45b270;  1 drivers
v0x7f9dea451ac0_0 .net *"_ivl_10", 0 0, L_0x7f9dea45b750;  1 drivers
v0x7f9dea451b60_0 .net *"_ivl_12", 0 0, L_0x7f9dea45b7c0;  1 drivers
v0x7f9dea451bf0_0 .net *"_ivl_14", 0 0, L_0x7f9dea45b8d0;  1 drivers
v0x7f9dea451ca0_0 .net *"_ivl_16", 0 0, L_0x7f9dea45b9e0;  1 drivers
v0x7f9dea451d90_0 .net *"_ivl_2", 0 0, L_0x7f9dea45b3e0;  1 drivers
v0x7f9dea451e40_0 .net *"_ivl_6", 0 0, L_0x7f9dea45b540;  1 drivers
v0x7f9dea451ef0_0 .net *"_ivl_8", 0 0, L_0x7f9dea45b630;  1 drivers
v0x7f9dea451fa0_0 .net "a", 0 0, L_0x7f9dea45bb50;  1 drivers
v0x7f9dea4520b0_0 .net "b", 0 0, L_0x7f9dea45bc70;  1 drivers
v0x7f9dea452140_0 .net "carry", 0 0, L_0x7f9dea45baa0;  1 drivers
v0x7f9dea4521e0_0 .net "cin", 0 0, v0x7f9dea45a5c0_0;  alias, 1 drivers
v0x7f9dea452280_0 .net "opcode", 0 0, v0x7f9dea45a5c0_0;  alias, 1 drivers
v0x7f9dea452330_0 .net "sum", 0 0, L_0x7f9dea45b490;  1 drivers
S_0x7f9dea452410 .scope module, "FA1" "one_bit_full_adder" 4 13, 5 1 0, S_0x7f9dea439ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "carry";
L_0x7f9dea45bd90 .functor XOR 1, L_0x7f9dea45c8c0, v0x7f9dea45a5c0_0, C4<0>, C4<0>;
L_0x7f9dea45be00 .functor XOR 1, L_0x7f9dea45c720, L_0x7f9dea45bd90, C4<0>, C4<0>;
L_0x7f9dea45bed0 .functor XOR 1, L_0x7f9dea45c9e0, L_0x7f9dea45be00, C4<0>, C4<0>;
L_0x7f9dea45bfc0 .functor XOR 1, L_0x7f9dea45c8c0, v0x7f9dea45a5c0_0, C4<0>, C4<0>;
L_0x7f9dea45c0b0 .functor AND 1, L_0x7f9dea45c720, L_0x7f9dea45bfc0, C4<1>, C4<1>;
L_0x7f9dea45c1d0 .functor XOR 1, L_0x7f9dea45c8c0, v0x7f9dea45a5c0_0, C4<0>, C4<0>;
L_0x7f9dea45b2e0 .functor AND 1, L_0x7f9dea45c1d0, L_0x7f9dea45c9e0, C4<1>, C4<1>;
L_0x7f9dea45c4c0 .functor OR 1, L_0x7f9dea45c0b0, L_0x7f9dea45b2e0, C4<0>, C4<0>;
L_0x7f9dea45c5b0 .functor AND 1, L_0x7f9dea45c9e0, L_0x7f9dea45c720, C4<1>, C4<1>;
L_0x7f9dea45c670 .functor OR 1, L_0x7f9dea45c4c0, L_0x7f9dea45c5b0, C4<0>, C4<0>;
v0x7f9dea452670_0 .net *"_ivl_0", 0 0, L_0x7f9dea45bd90;  1 drivers
v0x7f9dea452720_0 .net *"_ivl_10", 0 0, L_0x7f9dea45c1d0;  1 drivers
v0x7f9dea4527d0_0 .net *"_ivl_12", 0 0, L_0x7f9dea45b2e0;  1 drivers
v0x7f9dea452890_0 .net *"_ivl_14", 0 0, L_0x7f9dea45c4c0;  1 drivers
v0x7f9dea452940_0 .net *"_ivl_16", 0 0, L_0x7f9dea45c5b0;  1 drivers
v0x7f9dea452a30_0 .net *"_ivl_2", 0 0, L_0x7f9dea45be00;  1 drivers
v0x7f9dea452ae0_0 .net *"_ivl_6", 0 0, L_0x7f9dea45bfc0;  1 drivers
v0x7f9dea452b90_0 .net *"_ivl_8", 0 0, L_0x7f9dea45c0b0;  1 drivers
v0x7f9dea452c40_0 .net "a", 0 0, L_0x7f9dea45c720;  1 drivers
v0x7f9dea452d50_0 .net "b", 0 0, L_0x7f9dea45c8c0;  1 drivers
v0x7f9dea452de0_0 .net "carry", 0 0, L_0x7f9dea45c670;  1 drivers
v0x7f9dea452e80_0 .net "cin", 0 0, L_0x7f9dea45c9e0;  1 drivers
v0x7f9dea452f20_0 .net "opcode", 0 0, v0x7f9dea45a5c0_0;  alias, 1 drivers
v0x7f9dea452fb0_0 .net "sum", 0 0, L_0x7f9dea45bed0;  1 drivers
S_0x7f9dea4530e0 .scope module, "FA2" "one_bit_full_adder" 4 14, 5 1 0, S_0x7f9dea439ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "carry";
L_0x7f9dea45cb00 .functor XOR 1, L_0x7f9dea45d460, v0x7f9dea45a5c0_0, C4<0>, C4<0>;
L_0x7f9dea45cb70 .functor XOR 1, L_0x7f9dea45d340, L_0x7f9dea45cb00, C4<0>, C4<0>;
L_0x7f9dea45cc20 .functor XOR 1, L_0x7f9dea45d580, L_0x7f9dea45cb70, C4<0>, C4<0>;
L_0x7f9dea45ccf0 .functor XOR 1, L_0x7f9dea45d460, v0x7f9dea45a5c0_0, C4<0>, C4<0>;
L_0x7f9dea45cde0 .functor AND 1, L_0x7f9dea45d340, L_0x7f9dea45ccf0, C4<1>, C4<1>;
L_0x7f9dea45cf00 .functor XOR 1, L_0x7f9dea45d460, v0x7f9dea45a5c0_0, C4<0>, C4<0>;
L_0x7f9dea45cf70 .functor AND 1, L_0x7f9dea45cf00, L_0x7f9dea45d580, C4<1>, C4<1>;
L_0x7f9dea45d0c0 .functor OR 1, L_0x7f9dea45cde0, L_0x7f9dea45cf70, C4<0>, C4<0>;
L_0x7f9dea45d1b0 .functor AND 1, L_0x7f9dea45d580, L_0x7f9dea45d340, C4<1>, C4<1>;
L_0x7f9dea45d270 .functor OR 1, L_0x7f9dea45d0c0, L_0x7f9dea45d1b0, C4<0>, C4<0>;
v0x7f9dea453330_0 .net *"_ivl_0", 0 0, L_0x7f9dea45cb00;  1 drivers
v0x7f9dea4533e0_0 .net *"_ivl_10", 0 0, L_0x7f9dea45cf00;  1 drivers
v0x7f9dea453490_0 .net *"_ivl_12", 0 0, L_0x7f9dea45cf70;  1 drivers
v0x7f9dea453550_0 .net *"_ivl_14", 0 0, L_0x7f9dea45d0c0;  1 drivers
v0x7f9dea453600_0 .net *"_ivl_16", 0 0, L_0x7f9dea45d1b0;  1 drivers
v0x7f9dea4536f0_0 .net *"_ivl_2", 0 0, L_0x7f9dea45cb70;  1 drivers
v0x7f9dea4537a0_0 .net *"_ivl_6", 0 0, L_0x7f9dea45ccf0;  1 drivers
v0x7f9dea453850_0 .net *"_ivl_8", 0 0, L_0x7f9dea45cde0;  1 drivers
v0x7f9dea453900_0 .net "a", 0 0, L_0x7f9dea45d340;  1 drivers
v0x7f9dea453a10_0 .net "b", 0 0, L_0x7f9dea45d460;  1 drivers
v0x7f9dea453aa0_0 .net "carry", 0 0, L_0x7f9dea45d270;  1 drivers
v0x7f9dea453b40_0 .net "cin", 0 0, L_0x7f9dea45d580;  1 drivers
v0x7f9dea453be0_0 .net "opcode", 0 0, v0x7f9dea45a5c0_0;  alias, 1 drivers
v0x7f9dea453c70_0 .net "sum", 0 0, L_0x7f9dea45cc20;  1 drivers
S_0x7f9dea453da0 .scope module, "FA3" "one_bit_full_adder" 4 15, 5 1 0, S_0x7f9dea439ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "carry";
L_0x7f9dea45d6a0 .functor XOR 1, L_0x7f9dea45e060, v0x7f9dea45a5c0_0, C4<0>, C4<0>;
L_0x7f9dea45d710 .functor XOR 1, L_0x7f9dea45def0, L_0x7f9dea45d6a0, C4<0>, C4<0>;
L_0x7f9dea45d7c0 .functor XOR 1, L_0x7f9dea45e200, L_0x7f9dea45d710, C4<0>, C4<0>;
L_0x7f9dea45d8b0 .functor XOR 1, L_0x7f9dea45e060, v0x7f9dea45a5c0_0, C4<0>, C4<0>;
L_0x7f9dea45d9a0 .functor AND 1, L_0x7f9dea45def0, L_0x7f9dea45d8b0, C4<1>, C4<1>;
L_0x7f9dea45da90 .functor XOR 1, L_0x7f9dea45e060, v0x7f9dea45a5c0_0, C4<0>, C4<0>;
L_0x7f9dea45db20 .functor AND 1, L_0x7f9dea45da90, L_0x7f9dea45e200, C4<1>, C4<1>;
L_0x7f9dea45dc50 .functor OR 1, L_0x7f9dea45d9a0, L_0x7f9dea45db20, C4<0>, C4<0>;
L_0x7f9dea45dd40 .functor AND 1, L_0x7f9dea45e200, L_0x7f9dea45def0, C4<1>, C4<1>;
L_0x7f9dea45de00 .functor OR 1, L_0x7f9dea45dc50, L_0x7f9dea45dd40, C4<0>, C4<0>;
v0x7f9dea453ff0_0 .net *"_ivl_0", 0 0, L_0x7f9dea45d6a0;  1 drivers
v0x7f9dea454080_0 .net *"_ivl_10", 0 0, L_0x7f9dea45da90;  1 drivers
v0x7f9dea454120_0 .net *"_ivl_12", 0 0, L_0x7f9dea45db20;  1 drivers
v0x7f9dea4541e0_0 .net *"_ivl_14", 0 0, L_0x7f9dea45dc50;  1 drivers
v0x7f9dea454290_0 .net *"_ivl_16", 0 0, L_0x7f9dea45dd40;  1 drivers
v0x7f9dea454380_0 .net *"_ivl_2", 0 0, L_0x7f9dea45d710;  1 drivers
v0x7f9dea454430_0 .net *"_ivl_6", 0 0, L_0x7f9dea45d8b0;  1 drivers
v0x7f9dea4544e0_0 .net *"_ivl_8", 0 0, L_0x7f9dea45d9a0;  1 drivers
v0x7f9dea454590_0 .net "a", 0 0, L_0x7f9dea45def0;  1 drivers
v0x7f9dea4546a0_0 .net "b", 0 0, L_0x7f9dea45e060;  1 drivers
v0x7f9dea454730_0 .net "carry", 0 0, L_0x7f9dea45de00;  1 drivers
v0x7f9dea4547d0_0 .net "cin", 0 0, L_0x7f9dea45e200;  1 drivers
v0x7f9dea454870_0 .net "opcode", 0 0, v0x7f9dea45a5c0_0;  alias, 1 drivers
v0x7f9dea454980_0 .net "sum", 0 0, L_0x7f9dea45d7c0;  1 drivers
S_0x7f9dea454a70 .scope module, "FA4" "one_bit_full_adder" 4 16, 5 1 0, S_0x7f9dea439ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "carry";
L_0x7f9dea45e4a0 .functor XOR 1, L_0x7f9dea45ee00, v0x7f9dea45a5c0_0, C4<0>, C4<0>;
L_0x7f9dea45e510 .functor XOR 1, L_0x7f9dea45ec70, L_0x7f9dea45e4a0, C4<0>, C4<0>;
L_0x7f9dea45e580 .functor XOR 1, L_0x7f9dea45ef20, L_0x7f9dea45e510, C4<0>, C4<0>;
L_0x7f9dea45e630 .functor XOR 1, L_0x7f9dea45ee00, v0x7f9dea45a5c0_0, C4<0>, C4<0>;
L_0x7f9dea45e700 .functor AND 1, L_0x7f9dea45ec70, L_0x7f9dea45e630, C4<1>, C4<1>;
L_0x7f9dea45e7f0 .functor XOR 1, L_0x7f9dea45ee00, v0x7f9dea45a5c0_0, C4<0>, C4<0>;
L_0x7f9dea45e860 .functor AND 1, L_0x7f9dea45e7f0, L_0x7f9dea45ef20, C4<1>, C4<1>;
L_0x7f9dea45e9d0 .functor OR 1, L_0x7f9dea45e700, L_0x7f9dea45e860, C4<0>, C4<0>;
L_0x7f9dea45eac0 .functor AND 1, L_0x7f9dea45ef20, L_0x7f9dea45ec70, C4<1>, C4<1>;
L_0x7f9dea45eb80 .functor OR 1, L_0x7f9dea45e9d0, L_0x7f9dea45eac0, C4<0>, C4<0>;
v0x7f9dea454cc0_0 .net *"_ivl_0", 0 0, L_0x7f9dea45e4a0;  1 drivers
v0x7f9dea454d80_0 .net *"_ivl_10", 0 0, L_0x7f9dea45e7f0;  1 drivers
v0x7f9dea454e20_0 .net *"_ivl_12", 0 0, L_0x7f9dea45e860;  1 drivers
v0x7f9dea454ed0_0 .net *"_ivl_14", 0 0, L_0x7f9dea45e9d0;  1 drivers
v0x7f9dea454f80_0 .net *"_ivl_16", 0 0, L_0x7f9dea45eac0;  1 drivers
v0x7f9dea455070_0 .net *"_ivl_2", 0 0, L_0x7f9dea45e510;  1 drivers
v0x7f9dea455120_0 .net *"_ivl_6", 0 0, L_0x7f9dea45e630;  1 drivers
v0x7f9dea4551d0_0 .net *"_ivl_8", 0 0, L_0x7f9dea45e700;  1 drivers
v0x7f9dea455280_0 .net "a", 0 0, L_0x7f9dea45ec70;  1 drivers
v0x7f9dea455390_0 .net "b", 0 0, L_0x7f9dea45ee00;  1 drivers
v0x7f9dea455420_0 .net "carry", 0 0, L_0x7f9dea45eb80;  alias, 1 drivers
v0x7f9dea4554c0_0 .net "cin", 0 0, L_0x7f9dea45ef20;  1 drivers
v0x7f9dea455560_0 .net "opcode", 0 0, v0x7f9dea45a5c0_0;  alias, 1 drivers
v0x7f9dea4555f0_0 .net "sum", 0 0, L_0x7f9dea45e580;  1 drivers
S_0x7f9dea455b40 .scope module, "FY" "five_bit_adder" 3 18, 4 1 0, S_0x7f9dea605080;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "x";
    .port_info 1 /INPUT 5 "y";
    .port_info 2 /INPUT 1 "opcode";
    .port_info 3 /OUTPUT 5 "sum";
v0x7f9dea459d50_0 .net "carry_out", 0 0, L_0x7f9dea462ad0;  1 drivers
v0x7f9dea459de0_0 .net "intermediate_carry", 3 0, L_0x7f9dea4622d0;  1 drivers
v0x7f9dea459e70_0 .net "opcode", 0 0, v0x7f9dea45a650_0;  1 drivers
v0x7f9dea459f00_0 .net "sum", 4 0, L_0x7f9dea463010;  alias, 1 drivers
v0x7f9dea459f90_0 .net "x", 4 0, v0x7f9dea45b080_0;  alias, 1 drivers
v0x7f9dea45a080_0 .net "y", 4 0, L_0x7f9dea4630b0;  1 drivers
L_0x7f9dea45faa0 .part v0x7f9dea45b080_0, 0, 1;
L_0x7f9dea45fbc0 .part L_0x7f9dea4630b0, 0, 1;
L_0x7f9dea460670 .part v0x7f9dea45b080_0, 1, 1;
L_0x7f9dea460810 .part L_0x7f9dea4630b0, 1, 1;
L_0x7f9dea460930 .part L_0x7f9dea4622d0, 0, 1;
L_0x7f9dea461290 .part v0x7f9dea45b080_0, 2, 1;
L_0x7f9dea4613b0 .part L_0x7f9dea4630b0, 2, 1;
L_0x7f9dea4614d0 .part L_0x7f9dea4622d0, 1, 1;
L_0x7f9dea461e40 .part v0x7f9dea45b080_0, 3, 1;
L_0x7f9dea461fb0 .part L_0x7f9dea4630b0, 3, 1;
L_0x7f9dea462150 .part L_0x7f9dea4622d0, 2, 1;
L_0x7f9dea4622d0 .concat8 [ 1 1 1 1], L_0x7f9dea45f9d0, L_0x7f9dea4605c0, L_0x7f9dea4611c0, L_0x7f9dea461d50;
L_0x7f9dea462bc0 .part v0x7f9dea45b080_0, 4, 1;
L_0x7f9dea462d50 .part L_0x7f9dea4630b0, 4, 1;
L_0x7f9dea462e70 .part L_0x7f9dea4622d0, 3, 1;
LS_0x7f9dea463010_0_0 .concat8 [ 1 1 1 1], L_0x7f9dea45f420, L_0x7f9dea45fe20, L_0x7f9dea460b70, L_0x7f9dea461710;
LS_0x7f9dea463010_0_4 .concat8 [ 1 0 0 0], L_0x7f9dea4624d0;
L_0x7f9dea463010 .concat8 [ 4 1 0 0], LS_0x7f9dea463010_0_0, LS_0x7f9dea463010_0_4;
S_0x7f9dea455d70 .scope module, "FA0" "one_bit_full_adder" 4 12, 5 1 0, S_0x7f9dea455b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "carry";
L_0x7f9dea45f240 .functor XOR 1, L_0x7f9dea45fbc0, v0x7f9dea45a650_0, C4<0>, C4<0>;
L_0x7f9dea45f3b0 .functor XOR 1, L_0x7f9dea45faa0, L_0x7f9dea45f240, C4<0>, C4<0>;
L_0x7f9dea45f420 .functor XOR 1, v0x7f9dea45a650_0, L_0x7f9dea45f3b0, C4<0>, C4<0>;
L_0x7f9dea45f490 .functor XOR 1, L_0x7f9dea45fbc0, v0x7f9dea45a650_0, C4<0>, C4<0>;
L_0x7f9dea45f560 .functor AND 1, L_0x7f9dea45faa0, L_0x7f9dea45f490, C4<1>, C4<1>;
L_0x7f9dea45f680 .functor XOR 1, L_0x7f9dea45fbc0, v0x7f9dea45a650_0, C4<0>, C4<0>;
L_0x7f9dea45f6f0 .functor AND 1, L_0x7f9dea45f680, v0x7f9dea45a650_0, C4<1>, C4<1>;
L_0x7f9dea45f800 .functor OR 1, L_0x7f9dea45f560, L_0x7f9dea45f6f0, C4<0>, C4<0>;
L_0x7f9dea45f910 .functor AND 1, v0x7f9dea45a650_0, L_0x7f9dea45faa0, C4<1>, C4<1>;
L_0x7f9dea45f9d0 .functor OR 1, L_0x7f9dea45f800, L_0x7f9dea45f910, C4<0>, C4<0>;
v0x7f9dea455ff0_0 .net *"_ivl_0", 0 0, L_0x7f9dea45f240;  1 drivers
v0x7f9dea4560b0_0 .net *"_ivl_10", 0 0, L_0x7f9dea45f680;  1 drivers
v0x7f9dea456160_0 .net *"_ivl_12", 0 0, L_0x7f9dea45f6f0;  1 drivers
v0x7f9dea456220_0 .net *"_ivl_14", 0 0, L_0x7f9dea45f800;  1 drivers
v0x7f9dea4562d0_0 .net *"_ivl_16", 0 0, L_0x7f9dea45f910;  1 drivers
v0x7f9dea4563c0_0 .net *"_ivl_2", 0 0, L_0x7f9dea45f3b0;  1 drivers
v0x7f9dea456470_0 .net *"_ivl_6", 0 0, L_0x7f9dea45f490;  1 drivers
v0x7f9dea456520_0 .net *"_ivl_8", 0 0, L_0x7f9dea45f560;  1 drivers
v0x7f9dea4565d0_0 .net "a", 0 0, L_0x7f9dea45faa0;  1 drivers
v0x7f9dea4566e0_0 .net "b", 0 0, L_0x7f9dea45fbc0;  1 drivers
v0x7f9dea456770_0 .net "carry", 0 0, L_0x7f9dea45f9d0;  1 drivers
v0x7f9dea456810_0 .net "cin", 0 0, v0x7f9dea45a650_0;  alias, 1 drivers
v0x7f9dea4568b0_0 .net "opcode", 0 0, v0x7f9dea45a650_0;  alias, 1 drivers
v0x7f9dea456960_0 .net "sum", 0 0, L_0x7f9dea45f420;  1 drivers
S_0x7f9dea456a40 .scope module, "FA1" "one_bit_full_adder" 4 13, 5 1 0, S_0x7f9dea455b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "carry";
L_0x7f9dea45fce0 .functor XOR 1, L_0x7f9dea460810, v0x7f9dea45a650_0, C4<0>, C4<0>;
L_0x7f9dea45fd50 .functor XOR 1, L_0x7f9dea460670, L_0x7f9dea45fce0, C4<0>, C4<0>;
L_0x7f9dea45fe20 .functor XOR 1, L_0x7f9dea460930, L_0x7f9dea45fd50, C4<0>, C4<0>;
L_0x7f9dea45ff10 .functor XOR 1, L_0x7f9dea460810, v0x7f9dea45a650_0, C4<0>, C4<0>;
L_0x7f9dea460000 .functor AND 1, L_0x7f9dea460670, L_0x7f9dea45ff10, C4<1>, C4<1>;
L_0x7f9dea460120 .functor XOR 1, L_0x7f9dea460810, v0x7f9dea45a650_0, C4<0>, C4<0>;
L_0x7f9dea45f2b0 .functor AND 1, L_0x7f9dea460120, L_0x7f9dea460930, C4<1>, C4<1>;
L_0x7f9dea460410 .functor OR 1, L_0x7f9dea460000, L_0x7f9dea45f2b0, C4<0>, C4<0>;
L_0x7f9dea460500 .functor AND 1, L_0x7f9dea460930, L_0x7f9dea460670, C4<1>, C4<1>;
L_0x7f9dea4605c0 .functor OR 1, L_0x7f9dea460410, L_0x7f9dea460500, C4<0>, C4<0>;
v0x7f9dea456ca0_0 .net *"_ivl_0", 0 0, L_0x7f9dea45fce0;  1 drivers
v0x7f9dea456d50_0 .net *"_ivl_10", 0 0, L_0x7f9dea460120;  1 drivers
v0x7f9dea456e00_0 .net *"_ivl_12", 0 0, L_0x7f9dea45f2b0;  1 drivers
v0x7f9dea456ec0_0 .net *"_ivl_14", 0 0, L_0x7f9dea460410;  1 drivers
v0x7f9dea456f70_0 .net *"_ivl_16", 0 0, L_0x7f9dea460500;  1 drivers
v0x7f9dea457060_0 .net *"_ivl_2", 0 0, L_0x7f9dea45fd50;  1 drivers
v0x7f9dea457110_0 .net *"_ivl_6", 0 0, L_0x7f9dea45ff10;  1 drivers
v0x7f9dea4571c0_0 .net *"_ivl_8", 0 0, L_0x7f9dea460000;  1 drivers
v0x7f9dea457270_0 .net "a", 0 0, L_0x7f9dea460670;  1 drivers
v0x7f9dea457380_0 .net "b", 0 0, L_0x7f9dea460810;  1 drivers
v0x7f9dea457410_0 .net "carry", 0 0, L_0x7f9dea4605c0;  1 drivers
v0x7f9dea4574b0_0 .net "cin", 0 0, L_0x7f9dea460930;  1 drivers
v0x7f9dea457550_0 .net "opcode", 0 0, v0x7f9dea45a650_0;  alias, 1 drivers
v0x7f9dea4575e0_0 .net "sum", 0 0, L_0x7f9dea45fe20;  1 drivers
S_0x7f9dea457710 .scope module, "FA2" "one_bit_full_adder" 4 14, 5 1 0, S_0x7f9dea455b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "carry";
L_0x7f9dea460a50 .functor XOR 1, L_0x7f9dea4613b0, v0x7f9dea45a650_0, C4<0>, C4<0>;
L_0x7f9dea460ac0 .functor XOR 1, L_0x7f9dea461290, L_0x7f9dea460a50, C4<0>, C4<0>;
L_0x7f9dea460b70 .functor XOR 1, L_0x7f9dea4614d0, L_0x7f9dea460ac0, C4<0>, C4<0>;
L_0x7f9dea460c40 .functor XOR 1, L_0x7f9dea4613b0, v0x7f9dea45a650_0, C4<0>, C4<0>;
L_0x7f9dea460d30 .functor AND 1, L_0x7f9dea461290, L_0x7f9dea460c40, C4<1>, C4<1>;
L_0x7f9dea460e50 .functor XOR 1, L_0x7f9dea4613b0, v0x7f9dea45a650_0, C4<0>, C4<0>;
L_0x7f9dea460ec0 .functor AND 1, L_0x7f9dea460e50, L_0x7f9dea4614d0, C4<1>, C4<1>;
L_0x7f9dea461010 .functor OR 1, L_0x7f9dea460d30, L_0x7f9dea460ec0, C4<0>, C4<0>;
L_0x7f9dea461100 .functor AND 1, L_0x7f9dea4614d0, L_0x7f9dea461290, C4<1>, C4<1>;
L_0x7f9dea4611c0 .functor OR 1, L_0x7f9dea461010, L_0x7f9dea461100, C4<0>, C4<0>;
v0x7f9dea457960_0 .net *"_ivl_0", 0 0, L_0x7f9dea460a50;  1 drivers
v0x7f9dea457a10_0 .net *"_ivl_10", 0 0, L_0x7f9dea460e50;  1 drivers
v0x7f9dea457ac0_0 .net *"_ivl_12", 0 0, L_0x7f9dea460ec0;  1 drivers
v0x7f9dea457b80_0 .net *"_ivl_14", 0 0, L_0x7f9dea461010;  1 drivers
v0x7f9dea457c30_0 .net *"_ivl_16", 0 0, L_0x7f9dea461100;  1 drivers
v0x7f9dea457d20_0 .net *"_ivl_2", 0 0, L_0x7f9dea460ac0;  1 drivers
v0x7f9dea457dd0_0 .net *"_ivl_6", 0 0, L_0x7f9dea460c40;  1 drivers
v0x7f9dea457e80_0 .net *"_ivl_8", 0 0, L_0x7f9dea460d30;  1 drivers
v0x7f9dea457f30_0 .net "a", 0 0, L_0x7f9dea461290;  1 drivers
v0x7f9dea458040_0 .net "b", 0 0, L_0x7f9dea4613b0;  1 drivers
v0x7f9dea4580d0_0 .net "carry", 0 0, L_0x7f9dea4611c0;  1 drivers
v0x7f9dea458170_0 .net "cin", 0 0, L_0x7f9dea4614d0;  1 drivers
v0x7f9dea458210_0 .net "opcode", 0 0, v0x7f9dea45a650_0;  alias, 1 drivers
v0x7f9dea4582a0_0 .net "sum", 0 0, L_0x7f9dea460b70;  1 drivers
S_0x7f9dea4583d0 .scope module, "FA3" "one_bit_full_adder" 4 15, 5 1 0, S_0x7f9dea455b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "carry";
L_0x7f9dea4615f0 .functor XOR 1, L_0x7f9dea461fb0, v0x7f9dea45a650_0, C4<0>, C4<0>;
L_0x7f9dea461660 .functor XOR 1, L_0x7f9dea461e40, L_0x7f9dea4615f0, C4<0>, C4<0>;
L_0x7f9dea461710 .functor XOR 1, L_0x7f9dea462150, L_0x7f9dea461660, C4<0>, C4<0>;
L_0x7f9dea461800 .functor XOR 1, L_0x7f9dea461fb0, v0x7f9dea45a650_0, C4<0>, C4<0>;
L_0x7f9dea4618f0 .functor AND 1, L_0x7f9dea461e40, L_0x7f9dea461800, C4<1>, C4<1>;
L_0x7f9dea4619e0 .functor XOR 1, L_0x7f9dea461fb0, v0x7f9dea45a650_0, C4<0>, C4<0>;
L_0x7f9dea461a70 .functor AND 1, L_0x7f9dea4619e0, L_0x7f9dea462150, C4<1>, C4<1>;
L_0x7f9dea461ba0 .functor OR 1, L_0x7f9dea4618f0, L_0x7f9dea461a70, C4<0>, C4<0>;
L_0x7f9dea461c90 .functor AND 1, L_0x7f9dea462150, L_0x7f9dea461e40, C4<1>, C4<1>;
L_0x7f9dea461d50 .functor OR 1, L_0x7f9dea461ba0, L_0x7f9dea461c90, C4<0>, C4<0>;
v0x7f9dea458620_0 .net *"_ivl_0", 0 0, L_0x7f9dea4615f0;  1 drivers
v0x7f9dea4586b0_0 .net *"_ivl_10", 0 0, L_0x7f9dea4619e0;  1 drivers
v0x7f9dea458750_0 .net *"_ivl_12", 0 0, L_0x7f9dea461a70;  1 drivers
v0x7f9dea458810_0 .net *"_ivl_14", 0 0, L_0x7f9dea461ba0;  1 drivers
v0x7f9dea4588c0_0 .net *"_ivl_16", 0 0, L_0x7f9dea461c90;  1 drivers
v0x7f9dea4589b0_0 .net *"_ivl_2", 0 0, L_0x7f9dea461660;  1 drivers
v0x7f9dea458a60_0 .net *"_ivl_6", 0 0, L_0x7f9dea461800;  1 drivers
v0x7f9dea458b10_0 .net *"_ivl_8", 0 0, L_0x7f9dea4618f0;  1 drivers
v0x7f9dea458bc0_0 .net "a", 0 0, L_0x7f9dea461e40;  1 drivers
v0x7f9dea458cd0_0 .net "b", 0 0, L_0x7f9dea461fb0;  1 drivers
v0x7f9dea458d60_0 .net "carry", 0 0, L_0x7f9dea461d50;  1 drivers
v0x7f9dea458e00_0 .net "cin", 0 0, L_0x7f9dea462150;  1 drivers
v0x7f9dea458ea0_0 .net "opcode", 0 0, v0x7f9dea45a650_0;  alias, 1 drivers
v0x7f9dea458fb0_0 .net "sum", 0 0, L_0x7f9dea461710;  1 drivers
S_0x7f9dea4590a0 .scope module, "FA4" "one_bit_full_adder" 4 16, 5 1 0, S_0x7f9dea455b40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /INPUT 1 "opcode";
    .port_info 4 /OUTPUT 1 "sum";
    .port_info 5 /OUTPUT 1 "carry";
L_0x7f9dea4623f0 .functor XOR 1, L_0x7f9dea462d50, v0x7f9dea45a650_0, C4<0>, C4<0>;
L_0x7f9dea462460 .functor XOR 1, L_0x7f9dea462bc0, L_0x7f9dea4623f0, C4<0>, C4<0>;
L_0x7f9dea4624d0 .functor XOR 1, L_0x7f9dea462e70, L_0x7f9dea462460, C4<0>, C4<0>;
L_0x7f9dea462580 .functor XOR 1, L_0x7f9dea462d50, v0x7f9dea45a650_0, C4<0>, C4<0>;
L_0x7f9dea462650 .functor AND 1, L_0x7f9dea462bc0, L_0x7f9dea462580, C4<1>, C4<1>;
L_0x7f9dea462740 .functor XOR 1, L_0x7f9dea462d50, v0x7f9dea45a650_0, C4<0>, C4<0>;
L_0x7f9dea4627b0 .functor AND 1, L_0x7f9dea462740, L_0x7f9dea462e70, C4<1>, C4<1>;
L_0x7f9dea462920 .functor OR 1, L_0x7f9dea462650, L_0x7f9dea4627b0, C4<0>, C4<0>;
L_0x7f9dea462a10 .functor AND 1, L_0x7f9dea462e70, L_0x7f9dea462bc0, C4<1>, C4<1>;
L_0x7f9dea462ad0 .functor OR 1, L_0x7f9dea462920, L_0x7f9dea462a10, C4<0>, C4<0>;
v0x7f9dea4592f0_0 .net *"_ivl_0", 0 0, L_0x7f9dea4623f0;  1 drivers
v0x7f9dea4593b0_0 .net *"_ivl_10", 0 0, L_0x7f9dea462740;  1 drivers
v0x7f9dea459450_0 .net *"_ivl_12", 0 0, L_0x7f9dea4627b0;  1 drivers
v0x7f9dea459500_0 .net *"_ivl_14", 0 0, L_0x7f9dea462920;  1 drivers
v0x7f9dea4595b0_0 .net *"_ivl_16", 0 0, L_0x7f9dea462a10;  1 drivers
v0x7f9dea4596a0_0 .net *"_ivl_2", 0 0, L_0x7f9dea462460;  1 drivers
v0x7f9dea459750_0 .net *"_ivl_6", 0 0, L_0x7f9dea462580;  1 drivers
v0x7f9dea459800_0 .net *"_ivl_8", 0 0, L_0x7f9dea462650;  1 drivers
v0x7f9dea4598b0_0 .net "a", 0 0, L_0x7f9dea462bc0;  1 drivers
v0x7f9dea4599c0_0 .net "b", 0 0, L_0x7f9dea462d50;  1 drivers
v0x7f9dea459a50_0 .net "carry", 0 0, L_0x7f9dea462ad0;  alias, 1 drivers
v0x7f9dea459af0_0 .net "cin", 0 0, L_0x7f9dea462e70;  1 drivers
v0x7f9dea459b90_0 .net "opcode", 0 0, v0x7f9dea45a650_0;  alias, 1 drivers
v0x7f9dea459c20_0 .net "sum", 0 0, L_0x7f9dea4624d0;  1 drivers
    .scope S_0x7f9dea605080;
T_0 ;
    %wait E_0x7f9dea4370c0;
    %load/vec4 v0x7f9dea45a510_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9dea45a5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9dea45a650_0, 0;
    %load/vec4 v0x7f9dea45a8a0_0;
    %assign/vec4 v0x7f9dea45a2d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9dea45a380_0, 0;
    %jmp T_0.4;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9dea45a5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9dea45a650_0, 0;
    %load/vec4 v0x7f9dea45a8a0_0;
    %assign/vec4 v0x7f9dea45a2d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9dea45a380_0, 0;
    %jmp T_0.4;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9dea45a5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9dea45a650_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9dea45a2d0_0, 0;
    %load/vec4 v0x7f9dea45a8a0_0;
    %assign/vec4 v0x7f9dea45a380_0, 0;
    %jmp T_0.4;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9dea45a5c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9dea45a650_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9dea45a2d0_0, 0;
    %load/vec4 v0x7f9dea45a8a0_0;
    %assign/vec4 v0x7f9dea45a380_0, 0;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f9dea604ee0;
T_1 ;
    %wait E_0x7f9dea605050;
    %vpi_func 2 16 "$time" 64 {0 0 0};
    %cmpi/u 0, 0, 64;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_1.0, 5;
    %vpi_call 2 17 "$display", "time=%d: dir = %d, steps = %d, old:(%d,%d), new:(%d,%d)", $time, v0x7f9dea45ab20_0, v0x7f9dea45af10_0, v0x7f9dea45afb0_0, v0x7f9dea45b080_0, v0x7f9dea45ad90_0, v0x7f9dea45ae40_0 {0 0 0};
T_1.0 ;
    %load/vec4 v0x7f9dea45ad90_0;
    %store/vec4 v0x7f9dea45afb0_0, 0, 5;
    %load/vec4 v0x7f9dea45ae40_0;
    %store/vec4 v0x7f9dea45b080_0, 0, 5;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f9dea604ee0;
T_2 ;
    %wait E_0x7f9dea604d40;
    %load/vec4 v0x7f9dea45abf0_0;
    %parti/s 1, 4, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x7f9dea45ab20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0x7f9dea45ad90_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f9dea45ad90_0, 0;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7f9dea45abf0_0;
    %assign/vec4 v0x7f9dea45ad90_0, 0;
T_2.1 ;
    %load/vec4 v0x7f9dea45acc0_0;
    %parti/s 1, 4, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x7f9dea45ab20_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.6, 4;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0x7f9dea45ae40_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f9dea45ae40_0, 0;
T_2.7 ;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0x7f9dea45acc0_0;
    %assign/vec4 v0x7f9dea45ae40_0, 0;
T_2.5 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7f9dea604ee0;
T_3 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f9dea45afb0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x7f9dea45b080_0, 0;
    %end;
    .thread T_3;
    .scope S_0x7f9dea604ee0;
T_4 ;
    %vpi_call 2 55 "$display", "Direction =>\012\0110 : East\012\0111 : West\012\0112 : North\012\0113 : South\012Steps = {0,1,2,3}\012X = {0,....,15}(horizontal i.e. W-E)\012Y = {0,....,15} (vertical i.e. N-S)" {0 0 0};
    %delay 110, 0;
    %vpi_call 2 57 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x7f9dea604ee0;
T_5 ;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9dea45b160_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9dea45b160_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9dea45b160_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x7f9dea604ee0;
T_6 ;
    %delay 3, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9dea45ab20_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7f9dea45af10_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9dea45ab20_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7f9dea45af10_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9dea45ab20_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f9dea45af10_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f9dea45ab20_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f9dea45af10_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9dea45ab20_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f9dea45af10_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f9dea45ab20_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f9dea45af10_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7f9dea45ab20_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f9dea45af10_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9dea45ab20_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f9dea45af10_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f9dea45ab20_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f9dea45af10_0, 0, 2;
    %delay 10, 0;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7f9dea45ab20_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f9dea45af10_0, 0, 2;
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "A4Q2_top.v";
    "A4Q2_compute_coordinates.v";
    "A4Q2_five_bit_adder.v";
    "A4Q2_one_bit_adder.v";
