/******************************************************************************
 * Copyright (c) ETSI 2017.
 *
 * This file is subject to copyrights owned by ETSI. Non-exclusive permission
 * is hereby granted, free of charge, to copy, reproduce and amend this file
 * under the following conditions: It is provided "as is", without warranty of any
 * kind, expressed or implied.
 * 
 * ETSI shall never be liable for any claim, damages, or other liability arising
 * from its use or inability of use.This permission does not apply to any documentation
 * associated with this file for which ETSI keeps all rights reserved. The present
 * copyright notice shall be included in all copies of whole or part of this
 * file and shall not imply any sub-license right.
 *
 * Modified by: Adrien Kirjak
 *
 ** @version  0.0.1
 ** @purpose  1:12, Ensure timer`s elapsed time is plausible
 ** @verdict  pass accept, ttcn3verdict:pass
 ***************************************************/
/*
 * #reqname  /Requirements/12 Declaring timers/Timer value is non-neg float
 **/


module Sem_12_toplevel_timer_006 {
    type component TComp{
        timer t_timer1:=1.05;
        timer t_timer2:=1.0;
        timer t_timer3:=0.95;
    }

    altstep a_step() runs on TComp{
        []t_timer2.timeout{
        	if (match(t_timer3.running, false) and t_timer1.running){
          		setverdict(pass);
            }
            else {
                setverdict(fail);
            }
        }
        []t_timer1.timeout{
            setverdict(fail);
        }
    }

    testcase TC_Sem_12_toplevel_timer_006() runs on TComp{
        
        t_timer1.start;
        t_timer2.start;
        t_timer3.start;
        a_step();
        
    } 
   
    control{
       execute(TC_Sem_12_toplevel_timer_006())
    }
}
