Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto a23e573f200a49e9a914024b1517b4bd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot frequency_divider_odd_5_tb_behav xil_defaultlib.frequency_divider_odd_5_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.frequency_divider_odd_5
Compiling module xil_defaultlib.frequency_divider_odd_5_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot frequency_divider_odd_5_tb_behav
