\doxysection{meinit.\+c}
\hypertarget{meinit_8c_source}{}\label{meinit_8c_source}\index{C:/Users/matanel/Desktop/Projects/KernelDevelopment/kernel/core/me/meinit.c@{C:/Users/matanel/Desktop/Projects/KernelDevelopment/kernel/core/me/meinit.c}}
\mbox{\hyperlink{meinit_8c}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00001}00001\ \textcolor{comment}{/*++}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00002}00002\ \textcolor{comment}{}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00003}00003\ \textcolor{comment}{Module\ Name:}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00004}00004\ \textcolor{comment}{}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00005}00005\ \textcolor{comment}{\ \ \ \ meinit.c}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00006}00006\ \textcolor{comment}{}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00007}00007\ \textcolor{comment}{Purpose:}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00008}00008\ \textcolor{comment}{}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00009}00009\ \textcolor{comment}{\ \ \ \ This\ translation\ unit\ contains\ the\ implementation\ of\ core\ system\ init\ routines\ (executive).}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00010}00010\ \textcolor{comment}{}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00011}00011\ \textcolor{comment}{Author:}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00012}00012\ \textcolor{comment}{}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00013}00013\ \textcolor{comment}{\ \ \ \ slep\ (Matanel)\ 2025.}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00014}00014\ \textcolor{comment}{}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00015}00015\ \textcolor{comment}{Revision\ History:}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00016}00016\ \textcolor{comment}{}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00017}00017\ \textcolor{comment}{-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00018}00018\ }
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00019}00019\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{me_8h}{../../includes/me.h}}"{}}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00020}00020\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{mh_8h}{../../includes/mh.h}}"{}}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00021}00021\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{mg_8h}{../../includes/mg.h}}"{}}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00022}00022\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{assert_8h}{../../assert.h}}"{}}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00023}00023\ }
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00024}00024\ \textcolor{comment}{/*\ Register\ Bit\ Definitions\ */}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00025}\mbox{\hyperlink{meinit_8c_a301019ca375756ccb75c7f207473e02d}{00025}}\ \textcolor{preprocessor}{\#define\ CR0\_MP\ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ 1)\ \ \ }\textcolor{comment}{//\ Monitor\ Coprocessor}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00026}\mbox{\hyperlink{meinit_8c_a39a8caf6348b3eae36171b43146025f6}{00026}}\ \textcolor{preprocessor}{\#define\ CR0\_EM\ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ 2)\ \ \ }\textcolor{comment}{//\ Emulation}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00027}\mbox{\hyperlink{meinit_8c_a2897f244bf55b3cf87c13869db57f6c8}{00027}}\ \textcolor{preprocessor}{\#define\ CR0\_WP\ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ 16)\ \ }\textcolor{comment}{//\ Write\ Protect}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00028}\mbox{\hyperlink{meinit_8c_ae2abb4033838584afd1413b3fcfe3e20}{00028}}\ \textcolor{preprocessor}{\#define\ CR0\_CD\ \ \ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ 30)\ \ }\textcolor{comment}{//\ Cache\ Disable}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00029}00029\ }
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00030}\mbox{\hyperlink{meinit_8c_ae2049f6005e25a8c0f907d2dda713115}{00030}}\ \textcolor{preprocessor}{\#define\ CR4\_OSFXSR\ \ \ \ \ \ \ \ \ \ (1UL\ <<\ 9)\ \ \ }\textcolor{comment}{//\ OS\ FXSAVE/FXRSTOR\ Support}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00031}\mbox{\hyperlink{meinit_8c_a4088c95f25bf56b187b5725a96e1b766}{00031}}\ \textcolor{preprocessor}{\#define\ CR4\_OSXMMEXCPT\ \ \ \ \ \ (1UL\ <<\ 10)\ \ }\textcolor{comment}{//\ OS\ Unmasked\ Exception\ Support}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00032}\mbox{\hyperlink{meinit_8c_aed561dfd0e252e1cc53d6e90f0668dba}{00032}}\ \textcolor{preprocessor}{\#define\ CR4\_UMIP\ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ 11)\ \ }\textcolor{comment}{//\ User\ Mode\ Instruction\ Prevention}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00033}\mbox{\hyperlink{meinit_8c_a4fea98b564f1a5e88f7c07874066d789}{00033}}\ \textcolor{preprocessor}{\#define\ CR4\_FSGSBASE\ \ \ \ \ \ \ \ (1UL\ <<\ 16)\ \ }\textcolor{comment}{//\ Enable\ RDFSBASE/RDGSBASE/etc}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00034}\mbox{\hyperlink{meinit_8c_a8de2f83792141d9861ece49c73761b7e}{00034}}\ \textcolor{preprocessor}{\#define\ CR4\_SMEP\ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ 20)\ \ }\textcolor{comment}{//\ Supervisor\ Mode\ Execution\ Prevention}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00035}\mbox{\hyperlink{meinit_8c_a0e26b9e008154eac709d5e2a43c1993f}{00035}}\ \textcolor{preprocessor}{\#define\ CR4\_SMAP\ \ \ \ \ \ \ \ \ \ \ \ (1UL\ <<\ 21)\ \ }\textcolor{comment}{//\ Supervisor\ Mode\ Access\ Prevention}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00036}00036\ }
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00037}00037\ \textcolor{comment}{/*\ CPUID\ Feature\ Bits\ */}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00038}\mbox{\hyperlink{meinit_8c_a90295b772bc13867b665f809de5a172f}{00038}}\ \textcolor{preprocessor}{\#define\ CPUID\_1\_EDX\_SSE\ \ \ \ \ (1UL\ <<\ 25)}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00039}\mbox{\hyperlink{meinit_8c_a8424e436d1e45ef02d5c9ffeff9cdb9c}{00039}}\ \textcolor{preprocessor}{\#define\ CPUID\_1\_EDX\_SSE2\ \ \ \ (1UL\ <<\ 26)}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00040}\mbox{\hyperlink{meinit_8c_a5bc49e69efac34c5b10226283bd4d053}{00040}}\ \textcolor{preprocessor}{\#define\ CPUID\_7\_EBX\_SMEP\ \ \ \ (1UL\ <<\ 7)}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00041}\mbox{\hyperlink{meinit_8c_ac89d0fca3258750280ca203f190a342c}{00041}}\ \textcolor{preprocessor}{\#define\ CPUID\_7\_EBX\_SMAP\ \ \ \ (1UL\ <<\ 20)}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00042}00042\ }
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00043}00043\ }
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00044}00044\ \textcolor{keyword}{static}\ \textcolor{keywordtype}{void}\ InitialiseControlRegisters(\textcolor{keywordtype}{void})\ \{}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00045}00045\ \ \ \ \ \textcolor{keywordtype}{unsigned}\ \textcolor{keywordtype}{long}\ cr0\ =\ \mbox{\hyperlink{intrin_8h_a64554e41bbfcd695975ef9125de7016f}{\_\_read\_cr0}}();}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00046}00046\ \ \ \ \ \textcolor{keywordtype}{unsigned}\ \textcolor{keywordtype}{long}\ cr4\ =\ \mbox{\hyperlink{intrin_8h_aac76b4f4f1bd31ba8e888a9bd593f9aa}{\_\_read\_cr4}}();}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00047}00047\ \ \ \ \ \textcolor{keywordtype}{unsigned}\ \textcolor{keywordtype}{int}\ eax,\ ebx,\ ecx,\ edx;}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00048}00048\ }
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00049}00049\ \ \ \ \ \textcolor{comment}{//\ Prepare\ CR0\ Configuration}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00050}00050\ \ \ \ \ cr0\ |=\ \mbox{\hyperlink{meinit_8c_a2897f244bf55b3cf87c13869db57f6c8}{CR0\_WP}};\ \textcolor{comment}{//\ Write\ Protect}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00051}00051\ \textcolor{preprocessor}{\#ifdef\ DISABLE\_CACHE}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00052}00052\ \ \ \ \ cr0\ |=\ \mbox{\hyperlink{meinit_8c_ae2abb4033838584afd1413b3fcfe3e20}{CR0\_CD}};\ \textcolor{comment}{//\ Cache\ Disable}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00053}00053\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00054}00054\ }
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00055}00055\ \ \ \ \ \textcolor{comment}{//\ Prepare\ CR4\ Configuration}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00056}00056\ \ \ \ \ cr4\ |=\ \mbox{\hyperlink{meinit_8c_aed561dfd0e252e1cc53d6e90f0668dba}{CR4\_UMIP}};\ \textcolor{comment}{//\ User\ Mode\ Instruction\ Prevention}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00057}00057\ }
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00058}00058\ \ \ \ \ \textcolor{comment}{//\ Clear\ Debug\ Registers}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00059}00059\ \ \ \ \ \textcolor{keywordflow}{for}\ (\textcolor{keywordtype}{int}\ i\ =\ 0;\ i\ <\ 7;\ i++)\ \mbox{\hyperlink{intrin_8h_aab96655396a1cc834edfbc9b021b6092}{\_\_write\_dr}}(i,\ 0);}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00060}00060\ }
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00061}00061\ \ \ \ \ \textcolor{comment}{//\ Detect\ \&\ Setup\ SSE/FPU\ Bits}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00062}00062\ \ \ \ \ \_\_asm\_\_\ \textcolor{keyword}{volatile}(\textcolor{stringliteral}{"{}cpuid"{}}\ :\ \textcolor{stringliteral}{"{}=a"{}}(eax),\ \textcolor{stringliteral}{"{}=b"{}}(ebx),\ \textcolor{stringliteral}{"{}=c"{}}(ecx),\ \textcolor{stringliteral}{"{}=d"{}}(edx)\ :\ \textcolor{stringliteral}{"{}a"{}}(1),\ \textcolor{stringliteral}{"{}c"{}}(0));}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00063}00063\ }
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00064}00064\ \ \ \ \ \textcolor{keywordtype}{int}\ has\_sse\ =\ (edx\ \&\ \mbox{\hyperlink{meinit_8c_a90295b772bc13867b665f809de5a172f}{CPUID\_1\_EDX\_SSE}})\ ||\ (edx\ \&\ \mbox{\hyperlink{meinit_8c_a8424e436d1e45ef02d5c9ffeff9cdb9c}{CPUID\_1\_EDX\_SSE2}});}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00065}00065\ }
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00066}00066\ \ \ \ \ \textcolor{keywordflow}{if}\ (has\_sse)\ \{}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00067}00067\ \ \ \ \ \ \ \ \ cr0\ \&=\ \mbox{\hyperlink{meinit_8c_a39a8caf6348b3eae36171b43146025f6}{\string~CR0\_EM}};\ \textcolor{comment}{//\ Clear\ Emulation}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00068}00068\ \ \ \ \ \ \ \ \ cr0\ |=\ \mbox{\hyperlink{meinit_8c_a301019ca375756ccb75c7f207473e02d}{CR0\_MP}};\ \ \textcolor{comment}{//\ Set\ Monitor\ Coprocessor}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00069}00069\ \ \ \ \ \ \ \ \ cr4\ |=\ (\mbox{\hyperlink{meinit_8c_ae2049f6005e25a8c0f907d2dda713115}{CR4\_OSFXSR}}\ |\ \mbox{\hyperlink{meinit_8c_a4088c95f25bf56b187b5725a96e1b766}{CR4\_OSXMMEXCPT}});\ \textcolor{comment}{//\ Enable\ SSE/Exceptions}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00070}00070\ \ \ \ \ \ \ \ \ cr4\ |=\ \mbox{\hyperlink{meinit_8c_a4fea98b564f1a5e88f7c07874066d789}{CR4\_FSGSBASE}};\ \textcolor{comment}{//\ Enable\ FSGSBASE}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00071}00071\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00072}00072\ \ \ \ \ \textcolor{keywordflow}{else}\ \{}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00073}00073\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{gop_8c_a41ff1165c1969706dadb5b409ae082e9}{gop\_printf}}(\mbox{\hyperlink{mg_8h_ad86358bf19927183dd7b4ae215a29731}{COLOR\_RED}},\ \textcolor{stringliteral}{"{}**CPU\ does\ not\ support\ SSE.\ Halting.**\(\backslash\)n"{}});}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00074}00074\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{macros_8h_a8de835a37d1896b1f092a1e2a583e42b}{FREEZE}}();}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00075}00075\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00076}00076\ }
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00077}00077\ \ \ \ \ \textcolor{comment}{//\ Detect\ \&\ Setup\ SMAP/SMEP\ Bits}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00078}00078\ \ \ \ \ \_\_asm\_\_\ \textcolor{keyword}{volatile}(\textcolor{stringliteral}{"{}cpuid"{}}\ :\ \textcolor{stringliteral}{"{}=a"{}}(eax),\ \textcolor{stringliteral}{"{}=b"{}}(ebx),\ \textcolor{stringliteral}{"{}=c"{}}(ecx),\ \textcolor{stringliteral}{"{}=d"{}}(edx)\ :\ \textcolor{stringliteral}{"{}a"{}}(7),\ \textcolor{stringliteral}{"{}c"{}}(0));}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00079}00079\ }
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00080}00080\ \ \ \ \ \textcolor{keywordflow}{if}\ (ebx\ \&\ \mbox{\hyperlink{meinit_8c_a5bc49e69efac34c5b10226283bd4d053}{CPUID\_7\_EBX\_SMEP}})\ cr4\ |=\ \mbox{\hyperlink{meinit_8c_a8de2f83792141d9861ece49c73761b7e}{CR4\_SMEP}};}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00081}00081\ \ \ \ \ \textcolor{keywordflow}{else}\ \mbox{\hyperlink{gop_8c_a41ff1165c1969706dadb5b409ae082e9}{gop\_printf}}(\mbox{\hyperlink{mg_8h_a4534b577b74a58b0f4b7be027af664e0}{COLOR\_YELLOW}},\ \textcolor{stringliteral}{"{}SMEP\ not\ available.\(\backslash\)n"{}});}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00082}00082\ }
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00083}00083\ \ \ \ \ \textcolor{keywordflow}{if}\ (ebx\ \&\ \mbox{\hyperlink{meinit_8c_ac89d0fca3258750280ca203f190a342c}{CPUID\_7\_EBX\_SMAP}})\ cr4\ |=\ \mbox{\hyperlink{meinit_8c_a0e26b9e008154eac709d5e2a43c1993f}{CR4\_SMAP}};}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00084}00084\ \ \ \ \ \textcolor{keywordflow}{else}\ \mbox{\hyperlink{gop_8c_a41ff1165c1969706dadb5b409ae082e9}{gop\_printf}}(\mbox{\hyperlink{mg_8h_a4534b577b74a58b0f4b7be027af664e0}{COLOR\_YELLOW}},\ \textcolor{stringliteral}{"{}SMAP\ not\ available.\(\backslash\)n"{}});}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00085}00085\ }
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00086}00086\ \ \ \ \ \textcolor{comment}{//\ COMMIT\ REGISTERS\ TO\ CPU}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00087}00087\ \ \ \ \ \textcolor{comment}{//\ We\ MUST\ write\ these\ before\ executing\ LDMXCSR\ below.}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00088}00088\ \ \ \ \ \mbox{\hyperlink{intrin_8h_a8967b3b97a5ce474b517c21728c2e2e7}{\_\_write\_cr0}}(cr0);}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00089}00089\ \ \ \ \ \mbox{\hyperlink{intrin_8h_a90d8b0bff26cc5bf12ab31e5a4bc2a27}{\_\_write\_cr4}}(cr4);}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00090}00090\ }
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00091}00091\ \ \ \ \ \textcolor{comment}{//\ Initialize\ SSE\ Hardware}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00092}00092\ \ \ \ \ \textcolor{comment}{//\ Now\ that\ CR4.OSFXSR\ is\ set\ in\ hardware,\ this\ instruction\ is\ valid.}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00093}00093\ \ \ \ \ \textcolor{keywordflow}{if}\ (has\_sse)\ \{}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00094}00094\ \ \ \ \ \ \ \ \ \textcolor{keywordtype}{unsigned}\ \textcolor{keywordtype}{int}\ mxcsr\ =\ 0x1f80;}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00095}00095\ \ \ \ \ \ \ \ \ \_\_asm\_\_\ \textcolor{keyword}{volatile}\ (}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00096}00096\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{stringliteral}{"{}fninit\(\backslash\)n\(\backslash\)t"{}}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00097}00097\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{stringliteral}{"{}ldmxcsr\ \%0\(\backslash\)n\(\backslash\)t"{}}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00098}00098\ \ \ \ \ \ \ \ \ \ \ \ \ :\ :\ \textcolor{stringliteral}{"{}m"{}}(mxcsr)\ :\ \textcolor{stringliteral}{"{}memory"{}}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00099}00099\ \ \ \ \ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00100}00100\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00101}00101\ \}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00102}00102\ }
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00103}00103\ \textcolor{keyword}{static}\ \textcolor{keywordtype}{void}\ MeInitGdtTssForCurrentProcessor(\textcolor{keywordtype}{void})\ \{}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00104}00104\ \ \ \ \ \mbox{\hyperlink{core_8h_a70c4f07737f0f901b6b34b4655c9ee42}{PPROCESSOR}}\ cur\ =\ \mbox{\hyperlink{me_8h_ad67c53006a896cba38c6eabe92a0ad91}{MeGetCurrentProcessor}}();}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00105}00105\ \ \ \ \ \mbox{\hyperlink{mh_8h_a551bc8d7a0424e7bc3d995ba61440b22}{TSS}}*\ tss\ =\ cur-\/>\mbox{\hyperlink{struct___p_r_o_c_e_s_s_o_r_a9da901146dc0bf13178be01a88b0dfdf}{tss}};}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00106}00106\ \ \ \ \ uint64\_t*\ gdt\ =\ cur-\/>\mbox{\hyperlink{struct___p_r_o_c_e_s_s_o_r_a844d9a19f07fc7c6a7d89c7ef4d7e689}{gdt}};}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00107}00107\ \ \ \ \ \textcolor{comment}{//\ gdt\ is\ uint64\_t\ gdt[7];}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00108}00108\ \ \ \ \ gdt[0]\ =\ 0;}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00109}00109\ \ \ \ \ gdt[1]\ =\ 0x00AF9A000000FFFF;}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00110}00110\ \ \ \ \ gdt[2]\ =\ 0x00CF92000000FFFF;}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00111}00111\ \ \ \ \ \textcolor{comment}{//\ user\ code\ \&\ data}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00112}00112\ \ \ \ \ gdt[3]\ =\ 0x00AFFA000000FFFF;}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00113}00113\ \ \ \ \ gdt[4]\ =\ 0x00CFF2000000FFFF;}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00114}00114\ \ \ \ \ uint64\_t\ tss\_base\ =\ (uint64\_t)tss;}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00115}00115\ \ \ \ \ uint32\_t\ limit\ =\ \textcolor{keyword}{sizeof}(\mbox{\hyperlink{mh_8h_a551bc8d7a0424e7bc3d995ba61440b22}{TSS}})\ -\/\ 1;}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00116}00116\ }
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00117}00117\ \ \ \ \ \textcolor{comment}{//\ tss\ entry}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00118}00118\ \ \ \ \ \mbox{\hyperlink{mm_8h_a7d9455da4f2ec94a98286a19e7d8e39d}{kmemset}}(tss,\ 0,\ \textcolor{keyword}{sizeof}(\mbox{\hyperlink{mh_8h_a551bc8d7a0424e7bc3d995ba61440b22}{TSS}}));}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00119}00119\ \ \ \ \ \textcolor{comment}{//\ Stack\ and\ IST's\ have\ been\ moved\ to\ MeInitProcessor.}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00120}00120\ \ \ \ \ tss-\/>io\_map\_base\ =\ \textcolor{keyword}{sizeof}(\mbox{\hyperlink{mh_8h_a551bc8d7a0424e7bc3d995ba61440b22}{TSS}});}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00121}00121\ \ \ \ \ tss-\/>rsp0\ =\ (uint64\_t)cur-\/>\mbox{\hyperlink{struct___p_r_o_c_e_s_s_o_r_a9a4ba49e4920492c871b275c69d39af0}{Rsp0}};}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00122}00122\ \ \ \ \ tss-\/>ist[0]\ =\ (uint64\_t)cur-\/>\mbox{\hyperlink{struct___p_r_o_c_e_s_s_o_r_af1f7719875e520021a80bbffb388afed}{IstPFStackTop}};\ \textcolor{comment}{//\ IDT.ist\ =\ 1}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00123}00123\ \ \ \ \ tss-\/>ist[1]\ =\ (uint64\_t)cur-\/>IstDFStackTop;\ \textcolor{comment}{//\ IDT.ist\ =\ 2}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00124}00124\ \ \ \ \ tss-\/>ist[2]\ =\ (uint64\_t)cur-\/>IstTimerStackTop;\ \textcolor{comment}{//\ IDT.ist\ =\ 3}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00125}00125\ \ \ \ \ tss-\/>ist[3]\ =\ (uint64\_t)cur-\/>IstIpiStackTop;\ \textcolor{comment}{//\ IDT.ist\ =\ 4}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00126}00126\ }
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00127}00127\ \ \ \ \ uint64\_t\ tss\_limit\ =\ (uint64\_t)limit;\ \textcolor{comment}{//\ sizeof(TSS)-\/1}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00128}00128\ \ \ \ \ \textcolor{comment}{//\ gdt\ tss\ descriptor}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00129}00129\ \ \ \ \ uint64\_t\ low\ =\ (tss\_limit\ \&\ 0xFFFFULL)}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00130}00130\ \ \ \ \ \ \ \ \ |\ ((tss\_base\ \&\ 0xFFFFFFULL)\ <<\ 16)}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00131}00131\ \ \ \ \ \ \ \ \ |\ (0x89ULL\ <<\ 40)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{//\ P=1,\ type=0x9\ (available\ 64-\/bit\ TSS)}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00132}00132\ \ \ \ \ \ \ \ \ |\ (((tss\_limit\ >>\ 16)\ \&\ 0xFULL)\ <<\ 48)\ \ \ \ \ \ \ \textcolor{comment}{//\ limit\ high\ nibble\ -\/>\ bits\ 48..51}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00133}00133\ \ \ \ \ \ \ \ \ |\ (((tss\_base\ >>\ 24)\ \&\ 0xFFULL)\ <<\ 56);\ \ \ \ \ \ \textcolor{comment}{//\ base\ bits\ 24..31\ -\/>\ bits\ 56..63}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00134}00134\ }
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00135}00135\ \ \ \ \ \textcolor{comment}{//\ high\ qword}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00136}00136\ \ \ \ \ uint64\_t\ high\ =\ (tss\_base\ >>\ 32)\ \&\ 0xFFFFFFFFULL;\ \textcolor{comment}{//\ base\ >>\ 32\ in\ low\ 32\ bits\ of\ high\ qword}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00137}00137\ }
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00138}00138\ \ \ \ \ \textcolor{comment}{/*\ copy\ two\ qwords\ into\ GDT\ */}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00139}00139\ \ \ \ \ gdt[5]\ =\ low;}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00140}00140\ \ \ \ \ gdt[6]\ =\ high;}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00141}00141\ \ \ \ \ \textcolor{keyword}{const}\ \textcolor{keywordtype}{int}\ GDT\_ENTRIES\ =\ 7;}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00142}00142\ }
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00143}00143\ \ \ \ \ \mbox{\hyperlink{mh_8h_ad435a6099651c4ab9cdf6de836f491ab}{GDTPtr}}\ gdtr\ =\ \{\ .limit\ =\ (GDT\_ENTRIES\ *\ \textcolor{keyword}{sizeof}(uint64\_t))\ -\/\ 1,\ .base\ =\ (uint64\_t)gdt\ \};}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00144}00144\ \ \ \ \ \_\_asm\_\_\ \textcolor{keyword}{volatile}(\textcolor{stringliteral}{"{}lgdt\ \%0"{}}\ :\ :\ \textcolor{stringliteral}{"{}m"{}}(gdtr));}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00145}00145\ \ \ \ \ \_\_asm\_\_\ \textcolor{keyword}{volatile}(}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00146}00146\ \ \ \ \ \ \ \ \ \textcolor{stringliteral}{"{}pushq\ \$0x08\(\backslash\)n\(\backslash\)t"{}}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ kernel\ code\ selector\ */}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00147}00147\ \ \ \ \ \ \ \ \ \textcolor{stringliteral}{"{}leaq\ 1f(\%\%rip),\ \%\%rax\(\backslash\)n\(\backslash\)t"{}}\ \ \ \ \ \textcolor{comment}{/*load\ ret*/}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00148}00148\ \ \ \ \ \ \ \ \ \textcolor{stringliteral}{"{}pushq\ \%\%rax\(\backslash\)n\(\backslash\)t"{}}\ \textcolor{comment}{/*push\ ret*/}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00149}00149\ \ \ \ \ \ \ \ \ \textcolor{stringliteral}{"{}lretq\(\backslash\)n\(\backslash\)t"{}}\ \textcolor{comment}{/*return*/}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00150}00150\ \ \ \ \ \ \ \ \ \textcolor{stringliteral}{"{}1:\(\backslash\)n\(\backslash\)t"{}}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00151}00151\ \ \ \ \ \ \ \ \ :\ :\ :\ \textcolor{stringliteral}{"{}rax"{}},\ \textcolor{stringliteral}{"{}memory"{}}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00152}00152\ \ \ \ \ \ \ \ \ );}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00153}00153\ }
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00154}00154\ }
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00155}00155\ \ \ \ \ \textcolor{comment}{//\ tss\ selector\ is\ 16\ bit\ operand}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00156}00156\ \ \ \ \ \textcolor{keywordtype}{unsigned}\ \textcolor{keywordtype}{short}\ sel\ =\ 0x28;\ \textcolor{comment}{//\ index\ 5\ *\ 8}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00157}00157\ \ \ \ \ \_\_asm\_\_\ \textcolor{keyword}{volatile}(\textcolor{stringliteral}{"{}ltr\ \%w0"{}}\ ::\ \textcolor{stringliteral}{"{}r"{}}(sel));}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00158}00158\ \}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00159}00159\ }
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00160}00160\ \textcolor{keyword}{extern}\ \mbox{\hyperlink{mh_8h_a11bac0c5bfc9929ec61fd9d1cf982f83}{IDT\_ENTRY64}}\ \mbox{\hyperlink{meinit_8c_acef2bd58400647b64676dea08d3f7ebb}{IDT}}[];}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00161}00161\ \textcolor{keyword}{extern}\ \mbox{\hyperlink{mh_8h_a0ccfaed6d3c9f76c4914c0174260953c}{IDT\_PTR}}\ \ \mbox{\hyperlink{meinit_8c_a4fe5cc9425d0e9819e5a3e3b55d29ae7}{PIDT}};}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00162}00162\ }
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00163}00163\ \textcolor{keywordtype}{void}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00164}\mbox{\hyperlink{meinit_8c_aad9a7c5e27394530e661691231d854ae}{00164}}\ \mbox{\hyperlink{meinit_8c_aad9a7c5e27394530e661691231d854ae}{MeInitializeProcessor}}(}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00165}00165\ \ \ \ \ \mbox{\hyperlink{annotations_8h_ac2bbd6d630a06a980d9a92ddb9a49928}{IN}}\ \mbox{\hyperlink{core_8h_a70c4f07737f0f901b6b34b4655c9ee42}{PPROCESSOR}}\ CPU,}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00166}00166\ \ \ \ \ \mbox{\hyperlink{annotations_8h_ac2bbd6d630a06a980d9a92ddb9a49928}{IN}}\ \textcolor{keywordtype}{bool}\ InitializeStandardRoutine,}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00167}00167\ \ \ \ \ \mbox{\hyperlink{annotations_8h_ac2bbd6d630a06a980d9a92ddb9a49928}{IN}}\ \textcolor{keywordtype}{bool}\ AreYouAP}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00168}00168\ )}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00169}00169\ }
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00170}00170\ \textcolor{comment}{/*++}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00171}00171\ \textcolor{comment}{}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00172}00172\ \textcolor{comment}{\ \ \ \ Routine\ description:}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00173}00173\ \textcolor{comment}{}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00174}00174\ \textcolor{comment}{\ \ \ \ \ \ \ \ Initializes\ the\ current\ PROCESSOR\ struct\ to\ default\ values.}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00175}00175\ \textcolor{comment}{}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00176}00176\ \textcolor{comment}{\ \ \ \ Arguments:}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00177}00177\ \textcolor{comment}{}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00178}00178\ \textcolor{comment}{\ \ \ \ \ \ \ \ [IN]\ \ \ \ PPROCESSOR\ CPU\ -\/\ Pointer\ to\ current\ PROCESSOR\ struct.}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00179}00179\ \textcolor{comment}{\ \ \ \ \ \ \ \ [IN]\ \ \ \ bool\ InitializeStandardRoutine\ -\/\ Boolean\ value\ indicating\ if\ to\ initialize\ the\ TSS\ \&\ GDT\ \&\ New\ IDT\ of\ system.}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00180}00180\ \textcolor{comment}{\ \ \ \ \ \ \ \ [IN]\ \ \ \ bool\ AreYouAP\ -\/\ Boolean\ value\ indicating\ the\ caller\ of\ this\ function\ is\ an\ AP\ Processor\ and\ not\ the\ BSP.}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00181}00181\ \textcolor{comment}{}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00182}00182\ \textcolor{comment}{\ \ \ \ Return\ Values:}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00183}00183\ \textcolor{comment}{}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00184}00184\ \textcolor{comment}{\ \ \ \ \ \ \ \ None.}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00185}00185\ \textcolor{comment}{}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00186}00186\ \textcolor{comment}{\ \ \ \ Note:}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00187}00187\ \textcolor{comment}{}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00188}00188\ \textcolor{comment}{\ \ \ \ \ \ \ \ This\ routine\ is\ ran\ by\ every\ CPU\ on\ the\ system\ on\ its\ startup.}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00189}00189\ \textcolor{comment}{}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00190}00190\ \textcolor{comment}{-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00191}00191\ }
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00192}00192\ \{}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00193}00193\ \ \ \ \ \textcolor{keywordflow}{if}\ (InitializeStandardRoutine\ \&\&\ !AreYouAP)\ \textcolor{keywordflow}{goto}\ StartInit;\ \textcolor{comment}{//\ If\ we\ are\ BSP,\ and\ we\ want\ to\ run\ the\ routines,\ go\ to\ them\ immediately\ and\ skip\ the\ basic\ init.\ If\ we\ are\ AP,\ we\ do\ basic\ init\ and\ start\ routines\ anyway.}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00194}00194\ \ \ \ \ \textcolor{comment}{//\ Initialize\ the\ CR\ registers.}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00195}00195\ \ \ \ \ InitialiseControlRegisters();}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00196}00196\ }
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00197}00197\ \ \ \ \ CPU-\/>self\ =\ CPU;}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00198}00198\ \ \ \ \ CPU-\/>currentIrql\ =\ \mbox{\hyperlink{core_8h_a6ff101fd8adf1c79792d98893f8dee3eacf81bceb86f53bdf373ff56d5f6e179f}{PASSIVE\_LEVEL}};}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00199}00199\ \ \ \ \ CPU-\/>schedulerEnabled\ =\ NULL;\ \textcolor{comment}{//\ since\ NULL\ is\ 0,\ it\ would\ be\ false.}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00200}00200\ \ \ \ \ CPU-\/>currentThread\ =\ NULL;}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00201}00201\ \ \ \ \ CPU-\/>readyQueue.head\ =\ CPU-\/>readyQueue.tail\ =\ NULL;}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00202}00202\ \ \ \ \ \textcolor{comment}{//\ Initialize\ the\ DPC\ Lock\ \&\ list\ head.}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00203}00203\ \ \ \ \ CPU-\/>DpcData.DpcLock.locked\ =\ 0;}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00204}00204\ \ \ \ \ \mbox{\hyperlink{ms_8h_a46e3ce34dec4da38189211cef81110c1}{InitializeListHead}}(\&CPU-\/>DpcData.DpcListHead);}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00205}00205\ }
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00206}00206\ \ \ \ \ \textcolor{comment}{//\ Initialize\ DPC\ Fields.}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00207}00207\ \ \ \ \ CPU-\/>MaximumDpcQueueDepth\ =\ 4;\ \textcolor{comment}{//\ Baseline.}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00208}00208\ \ \ \ \ CPU-\/>MinimumDpcRate\ =\ 1000;\ \textcolor{comment}{//\ 1000\ DPCs\ per\ second\ baseline\ (TODO\ DPC\ Throttling)}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00209}00209\ \ \ \ \ CPU-\/>DpcRequestRate\ =\ 0;\ \textcolor{comment}{//\ Initialized\ to\ zero.}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00210}00210\ \ \ \ \ CPU-\/>DpcRoutineActive\ =\ \textcolor{keyword}{false};}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00211}00211\ \ \ \ \ CPU-\/>DpcInterruptRequested\ =\ \textcolor{keyword}{false};}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00212}00212\ \ \ \ \ \textcolor{keywordflow}{if}\ (!InitializeStandardRoutine\ \&\&\ !AreYouAP)\ \textcolor{keywordflow}{return};\ \textcolor{comment}{//\ If\ we\ are\ BSP,\ and\ we\ do\ not\ want\ to\ run\ the\ routines\ below,\ return.\ If\ we\ are\ AP,\ we\ run\ it\ none\ the\ less.}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00213}00213\ }
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00214}00214\ StartInit:\ \{}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00215}00215\ \ \ \ \ \textcolor{comment}{//\ Initialize\ CPU\ RSP0\ and\ IST\ Stacks.}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00216}00216\ \ \ \ \ \textcolor{comment}{//\ RSP0\ Is\ used\ on\ anything\ else\ that\ the\ IST\ already\ own.}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00217}00217\ \ \ \ \ \textcolor{comment}{//\ If\ we\ have\ an\ IST\ for\ IDT\ 14\ (Page\ Fault),\ RSP0\ will\ not\ be\ taken.}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00218}00218\ \ \ \ \ \textcolor{comment}{//\ If\ we\ don't\ RSP0\ will\ be\ taken.}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00219}00219\ \ \ \ \ \textcolor{comment}{//\ RSP0\ Is\ also\ taken\ in\ syscall\ instructions,\ but\ it\ is\ immediately\ replaced\ by\ ITHREAD.KernelStack.}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00220}00220\ }
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00221}00221\ \ \ \ \ \textcolor{comment}{//\ Create\ RSP0\ and\ ISTs\ for\ processor.}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00222}00222\ \ \ \ \ \textcolor{keywordtype}{void}*\ Rsp0\ =\ \mbox{\hyperlink{mmproc_8c_a395221ebf401ad2be0b1e0b2389da78d}{MiCreateKernelStack}}(\textcolor{keyword}{false});}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00223}00223\ \ \ \ \ \textcolor{keywordtype}{void}*\ IstPf\ =\ \mbox{\hyperlink{mmproc_8c_a395221ebf401ad2be0b1e0b2389da78d}{MiCreateKernelStack}}(\textcolor{keyword}{true});}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00224}00224\ \ \ \ \ \textcolor{keywordtype}{void}*\ IstDf\ =\ \mbox{\hyperlink{mmproc_8c_a395221ebf401ad2be0b1e0b2389da78d}{MiCreateKernelStack}}(\textcolor{keyword}{true});}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00225}00225\ \ \ \ \ \textcolor{keywordtype}{void}*\ IstIpi\ =\ \mbox{\hyperlink{mmproc_8c_a395221ebf401ad2be0b1e0b2389da78d}{MiCreateKernelStack}}(\textcolor{keyword}{false});}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00226}00226\ \ \ \ \ \textcolor{keywordtype}{void}*\ IstTimer\ =\ \mbox{\hyperlink{mmproc_8c_a395221ebf401ad2be0b1e0b2389da78d}{MiCreateKernelStack}}(\textcolor{keyword}{false});}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00227}00227\ \ \ \ \ \textcolor{keywordtype}{bool}\ exists\ =\ (IstTimer\ \&\&\ IstIpi\ \&\&\ IstDf\ \&\&\ IstPf\ \&\&\ Rsp0)\ !=\ 0;}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00228}00228\ \ \ \ \ \mbox{\hyperlink{assert_8h_a3d4ae9c092e117c836f52dc7d7cee574}{assert}}(exists\ ==\ \textcolor{keyword}{true});}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00229}00229\ \ \ \ \ CPU-\/>Rsp0\ =\ Rsp0;}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00230}00230\ \ \ \ \ CPU-\/>IstPFStackTop\ =\ IstPf;}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00231}00231\ \ \ \ \ CPU-\/>IstDFStackTop\ =\ IstDf;}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00232}00232\ \ \ \ \ CPU-\/>IstIpiStackTop\ =\ IstIpi;}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00233}00233\ \ \ \ \ CPU-\/>IstTimerStackTop\ =\ IstTimer;}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00234}00234\ }
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00235}00235\ \ \ \ \ \textcolor{comment}{//\ Create\ new\ GDT\ and\ TSS\ For\ Processor.}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00236}00236\ \ \ \ \ \textcolor{comment}{//\ Allocate\ TSS.}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00237}00237\ \ \ \ \ \textcolor{keywordtype}{void}*\ tss\ =\ \mbox{\hyperlink{pool_8c_ae9d292b2b45846858ec19cb240e2c2d1}{MmAllocatePoolWithTag}}(\mbox{\hyperlink{mm_8h_a32a1467b2542bf2a6384f6fc19953bddab404d073a115ee062dbc5f16be851ea7}{NonPagedPool}},\ \textcolor{keyword}{sizeof}(\mbox{\hyperlink{mh_8h_a551bc8d7a0424e7bc3d995ba61440b22}{TSS}}),\ \textcolor{stringliteral}{'\ ssT'});\ \textcolor{comment}{//\ If\ fails\ on\ here,\ check\ alignment\ (16\ byte)}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00238}00238\ \ \ \ \ CPU-\/>tss\ =\ tss;}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00239}00239\ }
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00240}00240\ \ \ \ \ \textcolor{comment}{//\ Allocate\ GDT.}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00241}00241\ \ \ \ \ uint64\_t*\ gdt\ =\ \mbox{\hyperlink{pool_8c_ae9d292b2b45846858ec19cb240e2c2d1}{MmAllocatePoolWithTag}}(\mbox{\hyperlink{mm_8h_a32a1467b2542bf2a6384f6fc19953bddab404d073a115ee062dbc5f16be851ea7}{NonPagedPool}},\ \textcolor{keyword}{sizeof}(uint64\_t)\ *\ 7,\ \textcolor{stringliteral}{'\ TDG'});}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00242}00242\ \ \ \ \ CPU-\/>gdt\ =\ gdt;}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00243}00243\ }
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00244}00244\ \ \ \ \ MeInitGdtTssForCurrentProcessor();}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00245}00245\ }
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00246}00246\ \ \ \ \ \textcolor{comment}{//\ ISTs}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00247}00247\ \ \ \ \ \mbox{\hyperlink{meinit_8c_acef2bd58400647b64676dea08d3f7ebb}{IDT}}[14].ist\ =\ 1;\ \textcolor{comment}{//\ First\ one\ is\ page\ fault.}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00248}00248\ \ \ \ \ \mbox{\hyperlink{meinit_8c_acef2bd58400647b64676dea08d3f7ebb}{IDT}}[8].ist\ =\ 2;\ \textcolor{comment}{//\ Second\ one\ is\ double\ fault.}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00249}00249\ \ \ \ \ \mbox{\hyperlink{meinit_8c_acef2bd58400647b64676dea08d3f7ebb}{IDT}}[\mbox{\hyperlink{mh_8h_abbc754a70b46c3db86e8013dbbe8a5f6}{LAPIC\_TIMER\_VECTOR}}].ist\ =\ 3;\ \textcolor{comment}{//\ Third\ one\ is\ the\ LAPIC\ Timer.}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00250}00250\ \ \ \ \ \mbox{\hyperlink{meinit_8c_acef2bd58400647b64676dea08d3f7ebb}{IDT}}[\mbox{\hyperlink{mh_8h_aa4698327d4b2a5ddf6533de46d57c49e}{VECTOR\_IPI}}].ist\ =\ 4;\ \textcolor{comment}{//\ Fourth\ one\ is\ the\ LAPIC\ IPI.}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00251}00251\ }
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00252}00252\ \ \ \ \ \textcolor{comment}{//\ Reload\ IDT\ with\ set\ stacks.}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00253}00253\ \ \ \ \ \mbox{\hyperlink{intrin_8h_adaaec11c753dc2ee18853075fd11e66f}{\_\_lidt}}(\&\mbox{\hyperlink{meinit_8c_a4fe5cc9425d0e9819e5a3e3b55d29ae7}{PIDT}});}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00254}00254\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{meinit_8c_source_l00255}00255\ \}}

\end{DoxyCode}
