
---------- Begin Simulation Statistics ----------
final_tick                               371668252537000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  50399                       # Simulator instruction rate (inst/s)
host_mem_usage                                 899736                       # Number of bytes of host memory used
host_op_rate                                   112765                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   198.42                       # Real time elapsed on the host
host_tick_rate                               36073586                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000006                       # Number of instructions simulated
sim_ops                                      22374673                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007158                       # Number of seconds simulated
sim_ticks                                  7157654500                       # Number of ticks simulated
system.cpu.committedInsts                           5                       # Number of instructions committed
system.cpu.committedOps                            17                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           8                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          10                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               22                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         22                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_fp_register_reads                   24                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  16                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     9                       # Number of integer alu accesses
system.cpu.num_int_insts                            9                       # number of integer instructions
system.cpu.num_int_register_reads                  25                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  1                       # number of times the integer registers were written
system.cpu.num_load_insts                           8                       # Number of load instructions
system.cpu.num_mem_refs                             8                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         1      5.88%      5.88% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%      5.88% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   4     23.53%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     29.41% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  4     23.53%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     52.94% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   8     47.06%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         17                       # Class of executed instruction
system.cpu.workload.numSyscalls                     5                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        70404                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        149514                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       130429                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           31                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         7155                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       149807                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        69912                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       130429                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        60517                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          182496                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           18647                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted         4566                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            720510                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           613042                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         7324                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches             106288                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1487222                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          405                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts       806279                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       22374656                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     14087288                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.588287                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.722388                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      9269428     65.80%     65.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       782516      5.55%     71.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       870680      6.18%     77.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       303085      2.15%     79.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       561573      3.99%     83.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       276708      1.96%     85.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       338615      2.40%     88.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       197461      1.40%     89.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1487222     10.56%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     14087288                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           20559192                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         8242                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10716167                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               7506752                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         3248      0.01%      0.01% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      3440241     15.38%     15.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          647      0.00%     15.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          133      0.00%     15.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          604      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd          746      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     15.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu        55789      0.25%     15.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     15.65% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt         4810      0.02%     15.67% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc         4991      0.02%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift           32      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     15.69% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      5262290     23.52%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     39.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        10955      0.05%     39.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     39.26% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      3855430     17.23%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     56.49% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       756767      3.38%     59.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        77584      0.35%     60.22% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      6749985     30.17%     90.39% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      2150404      9.61%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     22374656                       # Class of committed instruction
system.switch_cpus.commit.refs                9734740                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              22374656                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.431529                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.431529                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      10252161                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       23466103                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles           794258                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2447670                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          13917                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        688460                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             7695931                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  1954                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2376239                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                   716                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              182496                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1124198                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              12978185                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes          2245                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           61                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               10761674                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles          180                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         1171                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles           27834                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.012748                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1203289                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        88559                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.751761                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     14196803                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.673278                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.089263                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         10633483     74.90%     74.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           112017      0.79%     75.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           218791      1.54%     77.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           175425      1.24%     78.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           192185      1.35%     79.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           151003      1.06%     80.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           232834      1.64%     82.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            89958      0.63%     83.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          2391107     16.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     14196803                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          34696659                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         18488874                       # number of floating regfile writes
system.switch_cpus.idleCycles                  118484                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         9811                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           138915                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.627349                       # Inst execution rate
system.switch_cpus.iew.exec_refs             10243428                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2376239                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          227348                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       7712322                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           12                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          404                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2446621                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     23298721                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       7867189                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        20278                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      23295971                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           2109                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       3541919                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          13917                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       3547749                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        33994                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       598829                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           88                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          308                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       205545                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       218629                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          308                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         7893                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         1918                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28683460                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              23052280                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.607612                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          17428425                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.610326                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               23109063                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         22028954                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         2048586                       # number of integer regfile writes
system.switch_cpus.ipc                       0.698554                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.698554                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        55767      0.24%      0.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       3808967     16.34%     16.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          655      0.00%     16.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           140      0.00%     16.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         3651      0.02%     16.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     16.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     16.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     16.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     16.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     16.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     16.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     16.59% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          793      0.00%     16.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     16.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        56961      0.24%     16.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     16.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         5015      0.02%     16.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc         5149      0.02%     16.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     16.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     16.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           81      0.00%     16.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     16.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     16.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     16.89% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      5262504     22.57%     39.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     39.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     39.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     39.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        10955      0.05%     39.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     39.50% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      3855524     16.54%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     56.04% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       907070      3.89%     59.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       131777      0.57%     60.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      6965343     29.87%     90.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      2245900      9.63%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       23316252                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        21772691                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     42648373                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     20736718                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     21030187                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1013852                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.043483                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           13641      1.35%      1.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      1.35% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            733      0.07%      1.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      1.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      1.42% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc           363      0.04%      1.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      1.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      1.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      1.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      1.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      1.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      1.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       117181     11.56%     13.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     13.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     13.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     13.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     13.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     13.01% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       254952     25.15%     38.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     38.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     38.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     38.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     38.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     38.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     38.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     38.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     38.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     38.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     38.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     38.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     38.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     38.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     38.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     38.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          88151      8.69%     46.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         14488      1.43%     48.28% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       473330     46.69%     94.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        51013      5.03%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        2501646                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     19199177                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      2315562                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      3192844                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           23293884                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          23316252                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         4837                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       924020                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         4394                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         4432                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       644631                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     14196803                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.642359                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.457046                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      8653106     60.95%     60.95% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       740345      5.21%     66.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       785549      5.53%     71.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       655433      4.62%     76.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       920779      6.49%     82.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       725434      5.11%     87.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       766254      5.40%     93.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       468524      3.30%     96.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       481379      3.39%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     14196803                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.628766                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1124396                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   280                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        18486                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       111538                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      7712322                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2446621                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        10754294                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 14315287                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         3837243                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20443121                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents          89880                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1107989                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1207746                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         17914                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      68497887                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       23382215                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     21384317                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2813514                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        4973441                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          13917                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       6423564                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps           941142                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     34764072                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     22157206                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          239                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts           13                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4168458                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts           13                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             35697801                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            46471775                       # The number of ROB writes
system.switch_cpus.timesIdled                    1386                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       119249                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         9839                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       240038                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           9840                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 371668252537000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              54653                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        22861                       # Transaction distribution
system.membus.trans_dist::CleanEvict            47541                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq             24457                       # Transaction distribution
system.membus.trans_dist::ReadExResp            24457                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         54653                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       228624                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       228624                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 228624                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6526144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      6526144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6526144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             79112                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   79112    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               79112                       # Request fanout histogram
system.membus.reqLayer2.occupancy           255628000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          437570000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.1                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   7157654500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371668252537000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 371668252537000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 371668252537000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             85123                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        83400                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1754                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          108410                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            35662                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           35662                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2266                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        82859                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6284                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       354539                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                360823                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       257152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     11459712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               11716864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           74317                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1463232                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           195104                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.050465                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.218927                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 185259     94.95%     94.95% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   9844      5.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             195104                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          182309000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         177773500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3396000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 371668252537000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          852                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        40823                       # number of demand (read+write) hits
system.l2.demand_hits::total                    41675                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          852                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        40823                       # number of overall hits
system.l2.overall_hits::total                   41675                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  4                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst         1410                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        77694                       # number of demand (read+write) misses
system.l2.demand_misses::total                  79110                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 4                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst         1410                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        77694                       # number of overall misses
system.l2.overall_misses::total                 79110                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    113237500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   7968637500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8081875000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    113237500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   7968637500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8081875000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst         2262                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       118517                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               120785                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         2262                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       118517                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              120785                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.623342                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.655552                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.654965                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.623342                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.655552                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.654965                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 80310.283688                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 102564.387211                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102159.967134                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 80310.283688                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 102564.387211                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102159.967134                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               22861                       # number of writebacks
system.l2.writebacks::total                     22861                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1410                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        77694                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             79104                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1410                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        77694                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            79104                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     99137500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   7191697500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7290835000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     99137500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   7191697500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7290835000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.623342                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.655552                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.654916                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.623342                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.655552                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.654916                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 70310.283688                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 92564.387211                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92167.715918                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 70310.283688                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 92564.387211                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92167.715918                       # average overall mshr miss latency
system.l2.replacements                          74315                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        60539                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            60539                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        60539                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        60539                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1753                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1753                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1753                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1753                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         5926                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          5926                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_misses::.switch_cpus.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  2                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data        39000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        39000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        19500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        11205                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 11205                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        24457                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               24457                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2404046000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2404046000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        35662                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             35662                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.685800                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.685800                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98296.847528                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98296.847528                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        24457                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          24457                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   2159476000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2159476000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.685800                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.685800                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88296.847528                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88296.847528                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          852                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                852                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1410                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1412                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    113237500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    113237500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         2262                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2264                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.623342                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.623675                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 80310.283688                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80196.529745                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1410                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1410                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     99137500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     99137500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.623342                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.622792                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 70310.283688                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70310.283688                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        29618                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             29618                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        53237                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           53241                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   5564591500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5564591500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        82855                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         82859                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.642532                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.642549                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 104524.888705                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104517.035743                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        53237                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        53237                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   5032221500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5032221500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.642532                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.642501                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 94524.888705                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 94524.888705                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 371668252537000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7772.325304                       # Cycle average of tags in use
system.l2.tags.total_refs                      162421                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     74315                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.185575                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              371661094883000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     124.404059                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.271210                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.445690                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    57.456717                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7589.747628                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.015186                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000054                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.007014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.926483                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.948770                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          656                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4262                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3204                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1042647                       # Number of tag accesses
system.l2.tags.data_accesses                  1042647                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 371668252537000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        90240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      4972416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5063040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        90240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         90368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1463104                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1463104                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1410                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        77694                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               79110                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        22861                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              22861                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             17883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             35766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst     12607482                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    694699081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             707360211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        17883                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst     12607482                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         12625365                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      204411096                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            204411096                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      204411096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            17883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            35766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst     12607482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    694699081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            911771307                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     22861.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1410.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     77637.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000170076500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1390                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1390                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              161701                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              21488                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       79104                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      22861                       # Number of write requests accepted
system.mem_ctrls.readBursts                     79104                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    22861                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     57                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              4736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              4267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4676                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              5246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              6334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4728                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1441                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1417                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.61                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.44                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2530622500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  395235000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4012753750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32014.15                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50764.15                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    11674                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   15897                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 14.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.54                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 79104                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                22861                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   42501                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   15761                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   12457                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    8303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        74302                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     87.748271                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    74.998737                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    81.202724                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        64401     86.67%     86.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5912      7.96%     94.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2272      3.06%     97.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1072      1.44%     99.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          350      0.47%     99.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          142      0.19%     99.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           67      0.09%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           29      0.04%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           57      0.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        74302                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1390                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      56.851079                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     50.275571                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    110.001061                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1365     98.20%     98.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           19      1.37%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.14%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.07%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.07%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-3967            1      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1390                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1390                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.429496                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.406510                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.896594                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1115     80.22%     80.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               14      1.01%     81.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              205     14.75%     95.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               51      3.67%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.36%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1390                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5059008                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3648                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1461568                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5062656                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1463104                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       706.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       204.20                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    707.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    204.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7157055000                       # Total gap between requests
system.mem_ctrls.avgGap                      70191.29                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        90240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      4968768                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1461568                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 12607481.962142765522                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 694189416.379346013069                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 204196500.403868347406                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1410                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        77694                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        22861                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     41099000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   3971654750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 167417533750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     29148.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     51119.20                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7323281.30                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    27.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            276924900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            147166305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           297181080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           66257460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     564854160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3189767880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         62393280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4604545065                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        643.303622                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    135688750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    238940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   6783014750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            253669920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            134809785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           267214500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           52951680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     564854160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3160961220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         85957440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4520418705                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        631.550280                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    199781000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    238940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   6718922500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 371661094882500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     7157643500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 371668252537000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1121637                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1121645                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1121637                       # number of overall hits
system.cpu.icache.overall_hits::total         1121645                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         2561                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2563                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         2561                       # number of overall misses
system.cpu.icache.overall_misses::total          2563                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    140811999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    140811999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    140811999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    140811999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1124198                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1124208                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1124198                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1124208                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.002278                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002280                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.002278                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002280                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 54983.209293                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54940.303941                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 54983.209293                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54940.303941                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          467                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                14                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    33.357143                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1754                       # number of writebacks
system.cpu.icache.writebacks::total              1754                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          297                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          297                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          297                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          297                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         2264                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2264                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         2264                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2264                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    125625999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    125625999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    125625999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    125625999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.002014                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002014                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.002014                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002014                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 55488.515459                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55488.515459                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 55488.515459                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55488.515459                       # average overall mshr miss latency
system.cpu.icache.replacements                   1754                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1121637                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1121645                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         2561                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2563                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    140811999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    140811999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1124198                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1124208                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.002278                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002280                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 54983.209293                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54940.303941                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          297                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          297                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         2264                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2264                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    125625999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    125625999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.002014                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002014                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 55488.515459                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55488.515459                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 371668252537000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.007005                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              718767                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1756                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            409.320615                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      371661094883000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000024                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.006981                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000014                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000014                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          499                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2250682                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2250682                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371668252537000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371668252537000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371668252537000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 371668252537000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371668252537000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371668252537000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 371668252537000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            4                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      9127263                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9127267                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            4                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      9144092                       # number of overall hits
system.cpu.dcache.overall_hits::total         9144096                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       175595                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         175599                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       180468                       # number of overall misses
system.cpu.dcache.overall_misses::total        180472                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  12192279802                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  12192279802                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  12192279802                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  12192279802                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            8                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      9302858                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9302866                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            8                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      9324560                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9324568                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.018875                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.018876                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.019354                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.019354                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 69434.094376                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69432.512725                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 67559.233781                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67557.736391                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      2058529                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          550                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             34729                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    59.274065                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          275                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        60539                       # number of writebacks
system.cpu.dcache.writebacks::total             60539                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        58674                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        58674                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        58674                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        58674                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       116921                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       116921                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       118519                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       118519                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   8448857802                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8448857802                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   8584595302                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   8584595302                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.012568                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012568                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.012710                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012710                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 72261.251631                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72261.251631                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 72432.228605                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72432.228605                       # average overall mshr miss latency
system.cpu.dcache.replacements                 117495                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            4                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      6934981                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6934985                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       139911                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        139915                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   9579684000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9579684000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      7074892                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7074900                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.019776                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019776                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 68469.841542                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68467.884072                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        58653                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        58653                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        81258                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        81258                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   5872152500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5872152500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011485                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011485                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 72265.530779                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72265.530779                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2192282                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2192282                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        35684                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        35684                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   2612595802                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2612595802                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2227966                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2227966                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.016016                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016016                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 73214.768580                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73214.768580                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           21                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        35663                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        35663                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   2576705302                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2576705302                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.016007                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016007                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 72251.501612                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72251.501612                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        16829                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         16829                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         4873                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         4873                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        21702                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        21702                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.224542                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.224542                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         1598                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1598                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    135737500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    135737500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.073634                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.073634                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 84942.115144                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 84942.115144                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 371668252537000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.019530                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8973234                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            117495                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.371199                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      371661094883500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000004                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.019526                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000019                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000019                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          138                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          591                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          295                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          18767655                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         18767655                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               371686817721500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  66938                       # Simulator instruction rate (inst/s)
host_mem_usage                                 899872                       # Number of bytes of host memory used
host_op_rate                                   150286                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   597.57                       # Real time elapsed on the host
host_tick_rate                               31067693                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000006                       # Number of instructions simulated
sim_ops                                      89806638                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.018565                       # Number of seconds simulated
sim_ticks                                 18565184500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       186839                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        373680                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups       104953                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect         1915                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted       120224                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        84620                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups       104953                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        20333                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups          136611                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           15361                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted            4                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            591035                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           989360                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts         1915                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches              58275                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4434916                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls          960                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1400785                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       67431965                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     36925962                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.826140                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.839493                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     22376177     60.60%     60.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2361985      6.40%     66.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      2656045      7.19%     74.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       870214      2.36%     76.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1724217      4.67%     81.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       850623      2.30%     83.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      1044558      2.83%     86.35% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       607227      1.64%     87.99% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4434916     12.01%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     36925962                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           63908178                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls          960                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          31091085                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              22953419                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass         1911      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      9104381     13.50%     13.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         1974      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd          984      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     13.51% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu       143172      0.21%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     13.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd     16430274     24.37%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     38.09% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv        34320      0.05%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     38.14% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult     12006801     17.81%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     55.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1971080      2.92%     58.87% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       166899      0.25%     59.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead     20982339     31.12%     90.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite      6587830      9.77%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     67431965                       # Class of committed instruction
system.switch_cpus.commit.refs               29708148                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              67431965                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.237679                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.237679                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      25919966                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       69308192                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1988044                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6998390                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          17732                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2185014                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            23356537                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  4385                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             7098596                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1689                       # TLB misses on write requests
system.switch_cpus.fetch.Branches              136611                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           3250830                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              33803696                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes           137                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               31409908                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles           35464                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.003679                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      3287718                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        99981                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.845936                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     37109146                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.883474                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.217712                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         26612929     71.72%     71.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           334340      0.90%     72.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           684019      1.84%     74.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           509771      1.37%     75.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           542022      1.46%     77.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           433871      1.17%     78.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           685065      1.85%     80.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           242426      0.65%     80.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          7064703     19.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     37109146                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads         107963504                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         57512359                       # number of floating regfile writes
system.switch_cpus.idleCycles                   21223                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts         1917                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           111128                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.869444                       # Inst execution rate
system.switch_cpus.iew.exec_refs             30960669                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            7098596                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          396164                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      23366200                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts           59                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      7254778                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     69118470                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      23862073                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        12043                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      69413152                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           5036                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       8698147                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          17732                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       8713393                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        94499                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      1909939                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses           33                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          690                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       412800                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       500053                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          690                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect            6                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         1911                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          85306950                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              68752162                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.608635                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          51920837                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.851642                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               68880009                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         63944639                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         4036049                       # number of integer regfile writes
system.switch_cpus.ipc                       0.807964                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.807964                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       122895      0.18%      0.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       9712301     13.99%     14.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1978      0.00%     14.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     14.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         7706      0.01%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     14.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu       143262      0.21%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     14.39% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     16430882     23.67%     38.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     38.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     38.05% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv        34320      0.05%     38.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     12007044     17.29%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     55.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      2296470      3.31%     58.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       283486      0.41%     59.11% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     21569592     31.07%     90.18% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6815259      9.82%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       69425195                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        67480132                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    132212280                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     64322710                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     65004538                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             3049056                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.043919                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu            2384      0.08%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      0.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       367988     12.07%     12.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     12.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       805478     26.42%     38.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     38.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     38.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     38.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     38.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     38.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     38.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     38.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     38.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     38.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     38.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     38.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     38.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     38.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     38.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     38.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     38.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         263345      8.64%     47.20% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         33919      1.11%     48.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1436864     47.12%     95.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       139078      4.56%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        4871224                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     46797833                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      4429452                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      5801133                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           69106950                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          69425195                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        11520                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1686511                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         1521                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        10560                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined       825110                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     37109146                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.870838                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.535525                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     20590219     55.49%     55.49% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      2167198      5.84%     61.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2358897      6.36%     67.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1967485      5.30%     72.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2778923      7.49%     80.47% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      2191898      5.91%     86.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2249231      6.06%     92.44% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1375180      3.71%     96.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1430115      3.85%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     37109146                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.869769                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             3250830                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        45602                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       272661                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     23366200                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      7254778                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31883826                       # number of misc regfile reads
system.switch_cpus.numCycles                 37130369                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         9243213                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      61172824                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         161259                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          2997154                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        2387814                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents         37657                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     203779417                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       69180147                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     62706408                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           8154819                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       13521426                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          17732                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      16696228                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1533587                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups    108117662                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     63484595                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          13375583                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            101124116                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           137848702                       # The number of ROB writes
system.switch_cpus.timesIdled                     309                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       333341                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        13892                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       666680                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          13892                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  18565184500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             127747                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        63116                       # Transaction distribution
system.membus.trans_dist::CleanEvict           123723                       # Transaction distribution
system.membus.trans_dist::ReadExReq             59094                       # Transaction distribution
system.membus.trans_dist::ReadExResp            59094                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        127747                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       560521                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       560521                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 560521                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     15997248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     15997248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15997248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            186841                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  186841    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              186841                       # Request fanout histogram
system.membus.reqLayer2.occupancy           659089000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1034188500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.6                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  18565184500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  18565184500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  18565184500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  18565184500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            240978                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       261254                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          339                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          262581                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            92363                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           92363                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           339                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       240637                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1017                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       999004                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1000021                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        43392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     33992960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               34036352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          190833                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4039424                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           524172                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.026503                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.160625                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 510280     97.35%     97.35% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  13892      2.65%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             524172                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          531817000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         499503000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            508999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  18565184500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          120                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data       146378                       # number of demand (read+write) hits
system.l2.demand_hits::total                   146498                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          120                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data       146378                       # number of overall hits
system.l2.overall_hits::total                  146498                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst          219                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       186622                       # number of demand (read+write) misses
system.l2.demand_misses::total                 186841                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst          219                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       186622                       # number of overall misses
system.l2.overall_misses::total                186841                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     18874000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  19381545500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      19400419500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     18874000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  19381545500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     19400419500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          339                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       333000                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               333339                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          339                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       333000                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              333339                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.646018                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.560426                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.560513                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.646018                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.560426                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.560513                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 86182.648402                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 103854.558948                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103833.845355                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 86182.648402                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 103854.558948                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103833.845355                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               63116                       # number of writebacks
system.l2.writebacks::total                     63116                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          219                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       186622                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            186841                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          219                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       186622                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           186841                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     16684000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  17515325500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  17532009500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     16684000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  17515325500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  17532009500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.646018                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.560426                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.560513                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.646018                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.560426                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.560513                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 76182.648402                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 93854.558948                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93833.845355                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 76182.648402                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 93854.558948                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93833.845355                       # average overall mshr miss latency
system.l2.replacements                         190833                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       198138                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           198138                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       198138                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       198138                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          339                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              339                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          339                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          339                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         9898                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          9898                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        33269                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 33269                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        59094                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               59094                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   5836777500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    5836777500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        92363                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             92363                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.639802                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.639802                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 98771.068129                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98771.068129                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        59094                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          59094                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   5245837500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5245837500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.639802                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.639802                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 88771.068129                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88771.068129                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          120                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                120                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst          219                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              219                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     18874000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     18874000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          339                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            339                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.646018                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.646018                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 86182.648402                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86182.648402                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          219                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          219                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     16684000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     16684000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.646018                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.646018                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 76182.648402                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76182.648402                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       113109                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            113109                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       127528                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          127528                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  13544768000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  13544768000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       240637                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        240637                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.529960                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.529960                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 106210.149928                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106210.149928                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       127528                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       127528                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  12269488000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  12269488000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.529960                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.529960                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 96210.149928                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 96210.149928                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  18565184500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                      728468                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    199025                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.660183                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     155.446103                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     1.679401                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  8034.874496                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.018975                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000205                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.980820                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1333                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3163                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1006                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2613                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2857553                       # Number of tag accesses
system.l2.tags.data_accesses                  2857553                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  18565184500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst        14016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     11943808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11957824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        14016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         14016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4039424                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4039424                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          219                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       186622                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              186841                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        63116                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              63116                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst       754962                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    643344428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             644099389                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       754962                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           754962                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      217580601                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            217580601                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      217580601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       754962                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    643344428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            861679990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     63116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       219.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    186490.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000102456250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3826                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3826                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              387256                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              59360                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      186841                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      63116                       # Number of write requests accepted
system.mem_ctrls.readBursts                    186841                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    63116                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    132                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             11577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             10762                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             10643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             14782                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            14309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            12054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3536                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5023                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3667                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.65                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.48                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6283641500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  933545000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9784435250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33654.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52404.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    22074                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   45563                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 11.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                72.19                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                186841                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                63116                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   95220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   36958                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   31484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   23047                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       182193                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     87.758893                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    74.668207                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    81.822508                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       159856     87.74%     87.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        12217      6.71%     94.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5342      2.93%     97.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3054      1.68%     99.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1029      0.56%     99.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          436      0.24%     99.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          140      0.08%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           70      0.04%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           49      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       182193                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3826                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      48.801620                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     47.145906                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     13.477499                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23             3      0.08%      0.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           165      4.31%      4.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           813     21.25%     25.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          1126     29.43%     55.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           731     19.11%     74.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           501     13.09%     87.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           206      5.38%     92.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           164      4.29%     96.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            67      1.75%     98.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            28      0.73%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           12      0.31%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            2      0.05%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            3      0.08%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            2      0.05%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            3      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3826                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3826                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.497909                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.471508                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.961546                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2964     77.47%     77.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               39      1.02%     78.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              629     16.44%     94.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              169      4.42%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               24      0.63%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3826                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               11949376                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4039744                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11957824                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4039424                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       643.64                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       217.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    644.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    217.58                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.73                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.70                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   18565164000                       # Total gap between requests
system.mem_ctrls.avgGap                      74273.43                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        14016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     11935360                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4039744                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 754961.524890851462                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 642889382.542899012566                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 217597837.500618398190                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          219                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       186622                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        63116                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      7663750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   9776771500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 452981954750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     34994.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     52388.10                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7176975.01                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    27.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            686268240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            364764015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           699705720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          173721600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1465301760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       8268279780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        166269120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        11824310235                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        636.907769                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    363192250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    619840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  17582152250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            614589780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            326658420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           633396540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          155770020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1465301760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       8160601650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        256945440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        11613263610                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        625.539898                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    598892250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    619840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  17346452250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 371661094882500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           11000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    25722828000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 371686817721500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            8                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4372126                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4372134                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            8                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4372126                       # number of overall hits
system.cpu.icache.overall_hits::total         4372134                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         2902                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2904                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         2902                       # number of overall misses
system.cpu.icache.overall_misses::total          2904                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    162011499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    162011499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    162011499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    162011499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           10                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4375028                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4375038                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           10                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4375028                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4375038                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000663                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000664                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000663                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000664                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 55827.532391                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55789.083678                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 55827.532391                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55789.083678                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          467                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                14                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    33.357143                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2093                       # number of writebacks
system.cpu.icache.writebacks::total              2093                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          299                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          299                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          299                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          299                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         2603                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2603                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         2603                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2603                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    146305999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    146305999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    146305999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    146305999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000595                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000595                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000595                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000595                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 56206.684211                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56206.684211                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 56206.684211                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56206.684211                       # average overall mshr miss latency
system.cpu.icache.replacements                   2093                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            8                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4372126                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4372134                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         2902                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2904                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    162011499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    162011499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           10                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4375028                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4375038                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000663                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000664                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 55827.532391                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55789.083678                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          299                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          299                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         2603                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2603                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    146305999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    146305999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000595                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000595                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 56206.684211                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56206.684211                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 371686817721500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.032478                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4374739                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2605                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1679.362380                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      371661094883000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000024                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.032454                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000063                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000063                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          501                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8752681                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8752681                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 371686817721500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371686817721500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371686817721500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 371686817721500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 371686817721500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 371686817721500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 371686817721500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            4                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     36785870                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         36785874                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            4                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     36842288                       # number of overall hits
system.cpu.dcache.overall_hits::total        36842292                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       665948                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         665952                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       683066                       # number of overall misses
system.cpu.dcache.overall_misses::total        683070                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  41926019872                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  41926019872                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  41926019872                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  41926019872                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            8                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     37451818                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     37451826                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            8                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     37525354                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     37525362                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.500000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.017781                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017782                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.500000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.018203                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018203                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 62956.897343                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62956.519197                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 61379.163759                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61378.804328                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7729099                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          918                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            131416                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    58.813988                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          153                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       258677                       # number of writebacks
system.cpu.dcache.writebacks::total            258677                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       219872                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       219872                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       219872                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       219872                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       446076                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       446076                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       451519                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       451519                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  29578090372                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  29578090372                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  30034820872                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  30034820872                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.011911                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011911                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.012032                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012032                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 66307.289278                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66307.289278                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 66519.506094                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66519.506094                       # average overall mshr miss latency
system.cpu.dcache.replacements                 450497                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            4                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     27931259                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        27931263                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       537842                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        537846                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  32891663500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  32891663500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     28469101                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28469109                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.500000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.018892                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.018892                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 61154.880987                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61154.426174                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       219792                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       219792                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       318050                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       318050                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  20672676500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  20672676500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011172                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011172                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 64998.196824                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64998.196824                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8854611                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8854611                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       128106                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       128106                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   9034356372                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9034356372                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8982717                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8982717                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014261                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014261                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 70522.507705                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70522.507705                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           80                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           80                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       128026                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       128026                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   8905413872                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8905413872                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.014252                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014252                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 69559.416618                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69559.416618                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        56418                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         56418                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        17118                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        17118                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        73536                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        73536                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.232784                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.232784                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data         5443                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         5443                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    456730500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    456730500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.074018                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.074018                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 83911.537755                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 83911.537755                       # average SoftPFReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 371686817721500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.070676                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            37293815                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            451521                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             82.595970                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      371661094883500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000004                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.070672                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000069                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000069                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          147                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          813                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           59                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          75502245                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         75502245                       # Number of data accesses

---------- End Simulation Statistics   ----------
