INFO: [VRFC 10-2263] Analyzing Verilog file "D:/_College/CO/lab4/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_xlslice_0_0/sim/CSSTE_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSSTE_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/_College/CO/lab4/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_xlslice_0_1/sim/CSSTE_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSSTE_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/_College/CO/lab4/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_xlslice_0_2/sim/CSSTE_xlslice_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSSTE_xlslice_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/_College/CO/lab4/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files/bd/CSSTE/ipshared/0ee6/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/_College/CO/lab4/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_clk_div_0_0/sim/CSSTE_clk_div_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSSTE_clk_div_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/_College/CO/lab4/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_BTN_OK0_0/sim/CSSTE_BTN_OK0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSSTE_BTN_OK0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/_College/CO/lab4/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_dist_mem_gen_0_0/sim/CSSTE_dist_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSSTE_dist_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/_College/CO/lab4/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_util_vector_logic_0_0/sim/CSSTE_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSSTE_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/_College/CO/lab4/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_util_vector_logic_0_1/sim/CSSTE_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSSTE_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/_College/CO/lab4/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_SW8_0/sim/CSSTE_SW8_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSSTE_SW8_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/_College/CO/lab4/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_SW8_1/sim/CSSTE_SW8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSSTE_SW8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/_College/CO/lab4/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_SW8_2/sim/CSSTE_SW8_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSSTE_SW8_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/_College/CO/lab4/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_xlconcat_0_0/sim/CSSTE_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSSTE_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/_College/CO/lab4/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_xlslice_0_3/sim/CSSTE_xlslice_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSSTE_xlslice_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/_College/CO/lab4/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_div20_0/sim/CSSTE_div20_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSSTE_div20_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/_College/CO/lab4/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_xlconstant_0_0/sim/CSSTE_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSSTE_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/_College/CO/lab4/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_xlconcat_1_0/sim/CSSTE_xlconcat_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSSTE_xlconcat_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/_College/CO/lab4/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_xlslice_0_4/sim/CSSTE_xlslice_0_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSSTE_xlslice_0_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/_College/CO/lab4/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_xlconstant_0_1/sim/CSSTE_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSSTE_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/_College/CO/lab4/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_xlslice_0_5/sim/CSSTE_xlslice_0_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSSTE_xlslice_0_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/_College/CO/lab4/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_xlslice_0_6/sim/CSSTE_xlslice_0_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSSTE_xlslice_0_6
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/_College/CO/lab4/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_xlslice_0_7/sim/CSSTE_xlslice_0_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSSTE_xlslice_0_7
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/_College/CO/lab4/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files/bd/CSSTE/ipshared/e52e/Hex2Ascii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hex2Ascii
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/_College/CO/lab4/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files/bd/CSSTE/ipshared/e52e/VgaController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaController
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/_College/CO/lab4/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files/bd/CSSTE/ipshared/e52e/VgaDebugger.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaDebugger
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/_College/CO/lab4/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files/bd/CSSTE/ipshared/e52e/VgaDisplay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VgaDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/_College/CO/lab4/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files/bd/CSSTE/ipshared/e52e/VGA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VGA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/_College/CO/lab4/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_VGA_0_0/sim/CSSTE_VGA_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSSTE_VGA_0_0
ERROR: [VRFC 10-46] inst is already declared [D:/_College/CO/lab4/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_VGA_0_0/sim/CSSTE_VGA_0_0.v:92]
ERROR: [VRFC 10-2109] no definition for port inst [D:/_College/CO/lab4/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_VGA_0_0/sim/CSSTE_VGA_0_0.v:61]
ERROR: [VRFC 10-1241] port inst is not defined [D:/_College/CO/lab4/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_VGA_0_0/sim/CSSTE_VGA_0_0.v:80]
ERROR: [VRFC 10-1040] module CSSTE_VGA_0_0 ignored due to previous errors [D:/_College/CO/lab4/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files/bd/CSSTE/ip/CSSTE_VGA_0_0/sim/CSSTE_VGA_0_0.v:56]
