Project Information                      c:\student\cse_b_b1_17\week_11\q4.rpt

MAX+plus II Compiler Report File
Version 10.2 07/10/2002
Compiled: 10/30/2015 14:11:49

Copyright (C) 1988-2002 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

q4        EPM7032LC44-6    10       8        0      8       0           25 %

User Pins:                 10       8        0  



Project Information                      c:\student\cse_b_b1_17\week_11\q4.rpt

** AUTO GLOBAL SIGNALS **



INFO: Signal 'Clk' chosen for auto global Clock


Project Information                      c:\student\cse_b_b1_17\week_11\q4.rpt

** FILE HIERARCHY **



|dff1:stage0|
|dff1:stage1|
|dff1:stage2|
|dff1:stage3|
|dff1:stage4|
|dff1:stage5|
|dff1:stage6|
|dff1:stage7|


Device-Specific Information:             c:\student\cse_b_b1_17\week_11\q4.rpt
q4

***** Logic for device 'q4' compiled without errors.




Device: EPM7032LC44-6

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF

                                               
                                               
                                               
                                               
                                               
                       V  G  G  G  C  G        
              w  w  w  C  N  N  N  l  N  y  y  
              5  6  7  C  D  D  D  k  D  7  6  
            -----------------------------------_ 
          /   6  5  4  3  2  1 44 43 42 41 40   | 
      w4 |  7                                39 | y5 
      w3 |  8                                38 | y4 
      w2 |  9                                37 | y3 
     GND | 10                                36 | y1 
      w1 | 11                                35 | VCC 
      w0 | 12         EPM7032LC44-6          34 | y2 
     Res | 13                                33 | y0 
RESERVED | 14                                32 | RESERVED 
     VCC | 15                                31 | RESERVED 
RESERVED | 16                                30 | GND 
RESERVED | 17                                29 | RESERVED 
         |_  18 19 20 21 22 23 24 25 26 27 28  _| 
           ------------------------------------ 
              R  R  R  R  G  V  R  R  R  R  R  
              E  E  E  E  N  C  E  E  E  E  E  
              S  S  S  S  D  C  S  S  S  S  S  
              E  E  E  E        E  E  E  E  E  
              R  R  R  R        R  R  R  R  R  
              V  V  V  V        V  V  V  V  V  
              E  E  E  E        E  E  E  E  E  
              D  D  D  D        D  D  D  D  D  


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:             c:\student\cse_b_b1_17\week_11\q4.rpt
q4

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16     0/16(  0%)   9/16( 56%)   0/16(  0%)   0/36(  0%) 
B:    LC17 - LC32     8/16( 50%)   8/16( 50%)   0/16(  0%)   9/36( 25%) 


Total dedicated input pins used:                 1/4      ( 25%)
Total I/O pins used:                            17/32     ( 53%)
Total logic cells used:                          8/32     ( 25%)
Total shareable expanders used:                  0/32     (  0%)
Total Turbo logic cells used:                    8/32     ( 25%)
Total shareable expanders not available (n/a):   0/32     (  0%)
Average fan-in:                                  3.00
Total fan-in:                                    24

Total input pins required:                      10
Total output pins required:                      8
Total bidirectional pins required:               0
Total logic cells required:                      8
Total flipflops required:                        8
Total product terms required:                    8
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:           0

Synthesized logic cells:                         0/  32   (  0%)



Device-Specific Information:             c:\student\cse_b_b1_17\week_11\q4.rpt
q4

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  43      -   -       INPUT  G            0      0   0    0    0    0    0  Clk
  13    (9)  (A)      INPUT               0      0   0    0    0    8    0  Res
  12    (8)  (A)      INPUT               0      0   0    0    0    1    0  w0
  11    (7)  (A)      INPUT               0      0   0    0    0    1    0  w1
   9    (6)  (A)      INPUT               0      0   0    0    0    1    0  w2
   8    (5)  (A)      INPUT               0      0   0    0    0    1    0  w3
   7    (4)  (A)      INPUT               0      0   0    0    0    1    0  w4
   6    (3)  (A)      INPUT               0      0   0    0    0    1    0  w5
   5    (2)  (A)      INPUT               0      0   0    0    0    1    0  w6
   4    (1)  (A)      INPUT               0      0   0    0    0    1    0  w7


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:             c:\student\cse_b_b1_17\week_11\q4.rpt
q4

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  33     24    B         FF   +  t        0      0   0    2    0    0    0  y0
  36     22    B         FF   +  t        0      0   0    2    0    0    0  y1
  34     23    B         FF   +  t        0      0   0    2    0    0    0  y2
  37     21    B         FF   +  t        0      0   0    2    0    0    0  y3
  38     20    B         FF   +  t        0      0   0    2    0    0    0  y4
  39     19    B         FF   +  t        0      0   0    2    0    0    0  y5
  40     18    B         FF   +  t        0      0   0    2    0    0    0  y6
  41     17    B         FF   +  t        0      0   0    2    0    0    0  y7


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:             c:\student\cse_b_b1_17\week_11\q4.rpt
q4

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

                         Logic cells placed in LAB 'B'
        +--------------- LC24 y0
        | +------------- LC22 y1
        | | +----------- LC23 y2
        | | | +--------- LC21 y3
        | | | | +------- LC20 y4
        | | | | | +----- LC19 y5
        | | | | | | +--- LC18 y6
        | | | | | | | +- LC17 y7
        | | | | | | | | 
        | | | | | | | |   Other LABs fed by signals
        | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | A B |     Logic cells that feed LAB 'B':

Pin
43   -> - - - - - - - - | - - | <-- Clk
13   -> * * * * * * * * | - * | <-- Res
12   -> * - - - - - - - | - * | <-- w0
11   -> - * - - - - - - | - * | <-- w1
9    -> - - * - - - - - | - * | <-- w2
8    -> - - - * - - - - | - * | <-- w3
7    -> - - - - * - - - | - * | <-- w4
6    -> - - - - - * - - | - * | <-- w5
5    -> - - - - - - * - | - * | <-- w6
4    -> - - - - - - - * | - * | <-- w7


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:             c:\student\cse_b_b1_17\week_11\q4.rpt
q4

** EQUATIONS **

Clk      : INPUT;
Res      : INPUT;
w0       : INPUT;
w1       : INPUT;
w2       : INPUT;
w3       : INPUT;
w4       : INPUT;
w5       : INPUT;
w6       : INPUT;
w7       : INPUT;

-- Node name is 'y0' = '|dff1:stage0|:9' 
-- Equation name is 'y0', type is output 
 y0      = DFFE( _EQ001 $  GND, GLOBAL( Clk),  VCC,  VCC,  VCC);
  _EQ001 = !Res &  w0;

-- Node name is 'y1' = '|dff1:stage1|:9' 
-- Equation name is 'y1', type is output 
 y1      = DFFE( _EQ002 $  GND, GLOBAL( Clk),  VCC,  VCC,  VCC);
  _EQ002 = !Res &  w1;

-- Node name is 'y2' = '|dff1:stage2|:9' 
-- Equation name is 'y2', type is output 
 y2      = DFFE( _EQ003 $  GND, GLOBAL( Clk),  VCC,  VCC,  VCC);
  _EQ003 = !Res &  w2;

-- Node name is 'y3' = '|dff1:stage3|:9' 
-- Equation name is 'y3', type is output 
 y3      = DFFE( _EQ004 $  GND, GLOBAL( Clk),  VCC,  VCC,  VCC);
  _EQ004 = !Res &  w3;

-- Node name is 'y4' = '|dff1:stage4|:9' 
-- Equation name is 'y4', type is output 
 y4      = DFFE( _EQ005 $  GND, GLOBAL( Clk),  VCC,  VCC,  VCC);
  _EQ005 = !Res &  w4;

-- Node name is 'y5' = '|dff1:stage5|:9' 
-- Equation name is 'y5', type is output 
 y5      = DFFE( _EQ006 $  GND, GLOBAL( Clk),  VCC,  VCC,  VCC);
  _EQ006 = !Res &  w5;

-- Node name is 'y6' = '|dff1:stage6|:9' 
-- Equation name is 'y6', type is output 
 y6      = DFFE( _EQ007 $  GND, GLOBAL( Clk),  VCC,  VCC,  VCC);
  _EQ007 = !Res &  w6;

-- Node name is 'y7' = '|dff1:stage7|:9' 
-- Equation name is 'y7', type is output 
 y7      = DFFE( _EQ008 $  GND, GLOBAL( Clk),  VCC,  VCC,  VCC);
  _EQ008 = !Res &  w7;



--     Shareable expanders that are duplicated in multiple LABs:
--     (none)




Project Information                      c:\student\cse_b_b1_17\week_11\q4.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX7000' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = on

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:00
   Fitter                                 00:00:00
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:00


Memory Allocated
-----------------

Peak memory allocated during compilation  = 4,324K
