================================================================================ 
Commit: 5442ba762ed9c5642eeb2f42414bbedc42c662b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 8 10:15:48 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-S]Add uCode support for RPL - B0 0x108

[Feature Description]
Add the Ucode 0x00000108 of B0

[Resolution]
Add the Ucode 0x00000108 of B0

Package/Module:
AlderLakeBoardPkg\BinariesRpl

[Impacted Platform]
S

Hsd-es-id: 15011699322
Original commit date: Thu Aug 4 20:49:52 2022 +0800
Change-Id: I5b4979b6cb2ee1ef7b3df99450830a35d375a732
Original commit hash: 41797b8bbb7a4866328066d44bc604f56634cb69

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 328291c790fd1e1b9d81bfc4728b7d454008aceb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 8 10:15:46 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-S] Update the minor version number for RPL_S release

Update the RPL-S release minor version from 3301_00 to 3301_02
The 3301_01 has been revert.

Original commit date: Fri Aug 5 13:53:08 2022 +0800
Change-Id: I0bd09fe8cb826903608477dc40a243a7f5b72eb7
Original commit hash: 8da1a18533a03d246506bb36e1307046e0917105

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7375ccbb7954057aa8b752e7d456b11dea44a480 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 8 10:15:44 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-S CPU/ADL-S PCH]
The system intermittently wake up S4 mode with
Graphics card (FR:2/5).

[Impacted Platform]
RPL, S, P

Hsd-es-id: 15011687402
Original commit date: Thu Aug 4 13:09:29 2022 +0530
Change-Id: Ice5ee744b4f46122dfe883d2d5254e666d970ee5
Original commit hash: 7cd7a38b939a5ee950d94bfa063b200dc46cebdd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLibVer3.c
ClientOneSiliconPkg/Pch/PchSmiDispatcher/Smm/PcieSmmClient.c

================================================================================ 
Commit: 863779c2bb6f2e8b0f435104d7c9287bc2f63a73 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 8 10:15:42 2022 +0800 
-------------------------------------------------------------------------------- 
SyncScript: Revert override commits.

Original commit date: Fri Aug 5 13:42:36 2022 +0800
Change-Id: I7431064784445883897eda7feb6f510c3cf3094a
Original commit hash: 824fbf82d6503ad2db9a410a567d2d35eccc1bc5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireDev.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireTopologyRpl/HdaSoundWireConf0AggregationAudioComposition.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireTopologyRpl/HdaSoundWireConf0Alc1316Swd1.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireTopologyRpl/HdaSoundWireConf0Alc1316Swd1Af04.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireTopologyRpl/HdaSoundWireConf0Alc1316Swd2.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireTopologyRpl/HdaSoundWireConf0Alc1316Swd2Af04.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireTopologyRpl/HdaSoundWireConf0Alc711Swd0.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireTopologyRpl/HdaSoundWireConf0Alc711Swd0Af01.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireTopologyRpl/HdaSoundWireConf0Alc711Swd0Af03.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireTopologyRpl/HdaSoundWireConf0Alc714Swd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireTopologyRpl/HdaSoundWireConf0Alc714Swd3Af02.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/I2cLLKB.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/SerialIoDevices.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPRvpRtd3.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/BiosId.env
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/BoardPkg.fdf
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplPPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplSPostMem.dsc
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/AcpiTables/DTbt.asl
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/DTbtDxe.c
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/DTbtDxe.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4DhrPci.c
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/PchSetup.uni
ClientOneSiliconPkg/Include/TbtMailBoxCmdDefinition.h
ClientOneSiliconPkg/IpBlock/Telemetry/LibraryPrivate/PeiDxeTelemetryPrivateLib/PeiDxeTelemetryPrivateLib.c

================================================================================ 
Commit: a44847cd56bbb5b14efd52ac3b6aea485feaa036 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 8 10:15:39 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-P] Update the minor version number for RPL-P release

Update the RPL-P release minor version number from 3301_00 to 3301_01

Original commit date: Thu Aug 4 16:11:32 2022 +0800
Change-Id: I7c0f55e2904f674a35b1c06a90b8cca5e636968d
Original commit hash: 27a784741cc1c5cad6141a4839383cc64418f8b5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 77a505c057aba6203515071cab22b09d7952a8bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 8 10:15:37 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-P] Add uCode support for RPL-P J0 - 0x5

[Feature Description]
Add uCode m_c0_b06a2_00004105.pdb for RPL-P J0

[Resolution]

Package/Module:

[Impacted Platform]
U, H, P.

Hsd-es-id: 15011284395
Original commit date: Sun Jul 31 20:41:18 2022 +0800
Change-Id: Ica51b20d8d4a24424c2d6a717a4208ebaca513ce
Original commit hash: b056cda83bf69affd667480580089d6d58bf6fa2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 79e3d69f41d44034266ab7c091c6815edb642bb5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 8 10:15:35 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH][RPL-P][LP5][DDR5] GPP_R_6 as Wake pad of PCH X4 slot

[Feature Description]
PCIe X4_slot wake signal(X4_PCIE_SLOT_WAKE_N) is changed to GPP_R6 on RVP.

[Resolution]
Change GPIO configure of GPP_R6 for RPL-P LP5 and DDR5 RVPs.
Add _L26() method for RTD3 to handle Tier-1 GPE of GPP_R6.
Disable BIOS menu "RP08" for RPL-P LP5 and DDR5 RVPs.

[Impacted Platform]
RPL-P

Hsd-es-id: 15011643312
Original commit date: Thu Jul 21 20:59:17 2022 +0800
Change-Id: I4820e7d33876348c483e158e0bc94dff6dfad88d
Original commit hash: ed4d15dc4aa4b1fa823e601328b5877616a7d518

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlPRvpRtd3.asl
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplPPostMem.dsc

================================================================================ 
Commit: 145d649a4653aa91fa728e5a498f75a2fd23a926 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 8 10:15:33 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH][RPL-P][HSIO]Set GPIO GPP_A6 to High

[Feature Description]
In RPL-P HSIO RVP, GPP_A6 as X4_PCIE_SLOT3_PWR_EN to HIGH in default.

[Resolution]
Update GPIO PostMem configure table of RPL-P HSIO RVP,set output level of GPP_A6 to high.

[Impacted Platform]
RPL-P

Hsd-es-id: 15011646321
Original commit date: Thu Jul 28 13:55:51 2022 +0800
Change-Id: I49e3b1199e28702b108dabbc2d3a4d7433ebc91b
Original commit hash: 14b01a6ecaa49495471d0d8f975a4f1ad011e4ff

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplPPostMem.dsc

================================================================================ 
Commit: b1f2e70bf5097d6cb37503ff41d21646f3d47fdc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 8 10:15:32 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-P][CrashLog] Request to clear Bios crashlog mailbox data before use

[Issue Description]
The value of reserved fields of crashlog_mailbox_interface register is non 0 which make crashlog command was not working

[Resolution]
The data buffer BIOS used to write to the crashlog_mailbox_interface register shall be cleared and only populates the meaningful fields in the variable

Package/Module:
ClientOneSiliconPkg/PeiDxeTelemetryPrivateLib

[Impacted Platform]
ADL/RPL

Hsd-es-id: 1309984110
Original commit date: Fri Jul 15 19:48:49 2022 +0800
Change-Id: I0028eaff5bc937235a62b8e70acbd2435edc1d75
Original commit hash: 6f6fb4fe03bd02ef5ab864c6ed703c68a809204b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Telemetry/LibraryPrivate/PeiDxeTelemetryPrivateLib/PeiDxeTelemetryPrivateLib.c

================================================================================ 
Commit: 99c9aeb0f7e9a94b4624c6025f51b24ef9cfbc81 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 8 10:15:30 2022 +0800 
-------------------------------------------------------------------------------- 
Revert "Code revert"

Original commit date: Thu Aug 4 09:04:26 2022 +0800
Change-Id: I8a8ac696d25d2c9d4a4fb5089b56b5491234af0b
Original commit hash: a9d84fa2f9f35c53acf3208c4cd532c17baa22e3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireDev.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireTopologyRpl/HdaSoundWireConf0AggregationAudioComposition.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireTopologyRpl/HdaSoundWireConf0Alc1316Swd1.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireTopologyRpl/HdaSoundWireConf0Alc1316Swd1Af04.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireTopologyRpl/HdaSoundWireConf0Alc1316Swd2.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireTopologyRpl/HdaSoundWireConf0Alc1316Swd2Af04.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireTopologyRpl/HdaSoundWireConf0Alc711Swd0.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireTopologyRpl/HdaSoundWireConf0Alc711Swd0Af01.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireTopologyRpl/HdaSoundWireConf0Alc711Swd0Af03.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireTopologyRpl/HdaSoundWireConf0Alc714Swd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireTopologyRpl/HdaSoundWireConf0Alc714Swd3Af02.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/I2cLLKB.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/SerialIoDevices.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplSPostMem.dsc
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/AcpiTables/DTbt.asl
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/DTbtDxe.c
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/DTbtDxe.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4DhrPci.c
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/PchSetup.uni
ClientOneSiliconPkg/Include/TbtMailBoxCmdDefinition.h

================================================================================ 
Commit: 638fa60d7ba639d74808d900066dc4b808fc214d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 8 10:15:27 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-S]Add uCode support for RPL - B0 0x107

[Feature Description]
Add the Ucode 0x00000107 of B0

[Resolution]
Add the Ucode 0x00000107 of B0

Package/Module:
AlderLakeBoardPkg\BinariesRpl
[Impacted Platform]
S

Hsd-es-id: 15011665137
Original commit date: Fri Jul 29 10:32:20 2022 +0800
Change-Id: I7276fa82053fbcf7adc355b7a20af59318d118f8
Original commit hash: 9bfa19a69206ffcd3d9e4bfba1ceaa8b03ffd0ce

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 354e410aaa5c8f9c48640c648f5e0c287469de9f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 8 10:15:25 2022 +0800 
-------------------------------------------------------------------------------- 
Code revert

Original commit date: Mon Aug 1 20:31:51 2022 +0800
Change-Id: I9a9345cfd625372801e8b79ed06d548cc2a5beb0
Original commit hash: cf26d03809f0d1d7019aae5c0262fe595518c902

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireDev.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireTopologyRpl/HdaSoundWireConf0AggregationAudioComposition.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireTopologyRpl/HdaSoundWireConf0Alc1316Swd1.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireTopologyRpl/HdaSoundWireConf0Alc1316Swd1Af04.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireTopologyRpl/HdaSoundWireConf0Alc1316Swd2.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireTopologyRpl/HdaSoundWireConf0Alc1316Swd2Af04.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireTopologyRpl/HdaSoundWireConf0Alc711Swd0.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireTopologyRpl/HdaSoundWireConf0Alc711Swd0Af01.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireTopologyRpl/HdaSoundWireConf0Alc711Swd0Af03.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireTopologyRpl/HdaSoundWireConf0Alc714Swd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireTopologyRpl/HdaSoundWireConf0Alc714Swd3Af02.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/I2cLLKB.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/SerialIoDevices.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplSPostMem.dsc
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/AcpiTables/DTbt.asl
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/DTbtDxe.c
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/DTbtDxe.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4DhrPci.c
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/PchSetup.uni
ClientOneSiliconPkg/Include/TbtMailBoxCmdDefinition.h

================================================================================ 
Commit: 6fcf2d28be00a67268371f5fa4063e8e7aa33df9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 8 10:15:21 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH] Add ACX support for RPL.

[Impacted Platform]
All

Hsd-es-id: 18023189278
Original commit date: Mon Jul 25 10:24:13 2022 +0200
Change-Id: I10a80df2413c7a68e233418646f5948320c55628
Original commit hash: f48a5da55d8e97b826d8d03a01a1d52ab3b9fe6e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireDev.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireTopologyRpl/HdaSoundWireConf0AggregationAudioComposition.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireTopologyRpl/HdaSoundWireConf0Alc1316Swd1.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireTopologyRpl/HdaSoundWireConf0Alc1316Swd1Af04.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireTopologyRpl/HdaSoundWireConf0Alc1316Swd2.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireTopologyRpl/HdaSoundWireConf0Alc1316Swd2Af04.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireTopologyRpl/HdaSoundWireConf0Alc711Swd0.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireTopologyRpl/HdaSoundWireConf0Alc711Swd0Af01.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireTopologyRpl/HdaSoundWireConf0Alc711Swd0Af03.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireTopologyRpl/HdaSoundWireConf0Alc714Swd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireTopologyRpl/HdaSoundWireConf0Alc714Swd3Af02.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Setup/PchSetup.hfr
AlderLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: 90785da42fb884d795f93e8e51bb85d92887ce7a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 8 10:15:19 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH][RPL-HX] Add LLKB support

Added the changes to support LLKB.

Hsd-es-id: 15011214212
Original commit date: Fri Jul 1 18:00:59 2022 +0530
Change-Id: Id53fc05137d45c0ffc63094d24e787d8bfb82cea
Original commit hash: 45b8cf38f990246c703728ed1d05ebb86a65af62

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/I2cLLKB.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/SerialIoDevices.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/BoardPkg.dec
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/RaptorLakeSBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableRplSPostMem.dsc

================================================================================ 
Commit: efb1d718683468431b883b66586136178822640a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 8 10:15:16 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-S][SWCM Ver2][DTBT] Send mailbox command to set class code if Barlow Ridge is detected

Set class code command is sent to change USB4 host router class code for loading different driver in OS.
Set class code command with ARGV=1 for loading Intel USB4 Ver2 driver.
Set class code command with ARGV=2 for loading OS Inbox driver.
1. Send set class code mailbox command based on USB4 Class Code option before OS hands off.
- Set class code with ARGV = 1 if USB4 Class Code option is 'Auto' or 'Intel USB4 Ver2'
- Set class code with ARGV = 2 if USB4 Class Code option is 'USB4 Standard'
2. Send set class code mailbox command in OS hands off and S4Exit if USB4 Class Code option is 'Auto'
- Send Set class code command (ARGV = 2) only if OSPM indicates USB4 Ver2 support via USB4 _OSC.
Move Barlow Ridge detection function to DTbtCommonLib.

Hsd-es-id: 15010400638
Original commit date: Wed Jun 1 16:58:19 2022 +0800
Change-Id: I76da8723d462090f9cdc1ba80314c722617069c4
Original commit hash: 966f4f883f214b7140700e5fc1d575110bb095a2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/AcpiTables/DTbt.asl
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/DTbtDxe.c
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/DTbtDxe.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4DhrPci.c
AlderLakePlatSamplePkg/Include/SetupVariable.h
ClientOneSiliconPkg/Include/TbtMailBoxCmdDefinition.h

================================================================================ 
Commit: a1f10684a02f471528f4bf9101bb2fd3970ab169 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Aug 8 10:15:13 2022 +0800 
-------------------------------------------------------------------------------- 
[PCH] ACPI code refactoring

[Impacted Platform]
Default ALL, Y, U, S, H, etc.

Hsd-es-id: 18023189278
Original commit date: Fri Jul 22 16:38:00 2022 +0200
Change-Id: Ifa65deb23419bf1886800ad84a964c6578922f64
Original commit hash: 7884ae9ffd9167033e013f0ab0d14eb3d57320ba

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/HdaSoundWireDev/HdaSoundWireDev.asl
