# Reading pref.tcl
# do {C:/Users/Duncan/git/ForthCPU/impl1/test/blinkTestbench/blinkTestbench.mdo}
# Loading project blinkTestbench
# Compile of loadStoreGroupDecoder.v was successful.
# Compile of devBoard.v was successful.
# 2 compiles, 0 failed with no errors.
# vsim -L work -L pmi_work -L ovi_machxo3l blinkTests 
# Start time: 18:19:02 on Nov 10,2023
# //  ModelSim - Lattice FPGA Edition 2020.3 Oct 14 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.blinkTests
# Loading work.mcu
# Loading ovi_machxo3l.PUR
# Loading ovi_machxo3l.GSR
# Loading work.devBoard
# Loading work.core
# Loading work.instructionPhaseDecoder
# Loading work.fullALU
# Loading work.alu
# Loading work.aluAMux
# Loading work.aluBMux
# Loading work.registerFile
# Loading work.registers
# Loading ovi_machxo3l.DP8KC
# Loading ovi_machxo3l.VLO
# Loading work.busController
# Loading work.programCounter
# Loading work.interruptStateMachine
# Loading work.aluGroupDecoder
# Loading work.loadStoreGroupDecoder
# Loading work.jumpGroupDecoder
# Loading work.generalGroupDecoder
# Loading work.opxMultiplexer
# Loading work.mcuResources
# Loading work.memoryMapper
# Loading work.rom
# Loading ovi_machxo3l.ROM256X1A
# Loading ovi_machxo3l.MUX41
# Loading work.RAM
# Loading ovi_machxo3l.INV
# Loading ovi_machxo3l.AND2
# Loading ovi_machxo3l.VHI
# Loading ovi_machxo3l.FD1P3DX
# Loading ovi_machxo3l.MUX81
# Loading work.UART
# Loading work.UART_RX
# Loading work.UART_TX
# Loading work.interruptMaskRegister
# Loading ovi_machxo3l.UDFDL5E_UDP_X
# .main_pane.wave.interior.cs.body.pw.wf
run 1ms
add wave -position end  sim:/blinkTests/mcuInst/coreInst/registerFileInst/REGA_DOUT
add wave -position end  sim:/blinkTests/mcuInst/coreInst/registerFileInst/REGB_DOUT
restart;run 20us
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
add wave -position 7  sim:/blinkTests/mcuInst/coreInst/instructionPhaseDecoderInst/INSTRUCTION
restart;run 20us
add wave -position 23  sim:/blinkTests/mcuInst/coreInst/registerFileInst/regs/DataInA
add wave -position 25  sim:/blinkTests/mcuInst/coreInst/registerFileInst/regs/DataInB
add wave -position 23  sim:/blinkTests/mcuInst/coreInst/registerFileInst/regs/ByteEnA
add wave -position 26  sim:/blinkTests/mcuInst/coreInst/registerFileInst/regs/ByteEnB
add wave -position 23  sim:/blinkTests/mcuInst/coreInst/registerFileInst/regs/AddressA
add wave -position 27  sim:/blinkTests/mcuInst/coreInst/registerFileInst/regs/AddressB
add wave -position 23  sim:/blinkTests/mcuInst/coreInst/registerFileInst/regs/ClockEnA
add wave -position 24  sim:/blinkTests/mcuInst/coreInst/registerFileInst/regs/WrA
add wave -position 29  sim:/blinkTests/mcuInst/coreInst/registerFileInst/regs/ClockEnB
add wave -position 30  sim:/blinkTests/mcuInst/coreInst/registerFileInst/regs/WrB
restart;run 15us
