// Seed: 2375616709
module module_0 (
    input wand id_0,
    input supply0 id_1,
    output wor id_2,
    output wor id_3,
    input tri1 id_4,
    output tri1 id_5,
    output wand id_6,
    input tri0 id_7,
    output wor id_8,
    input wire id_9,
    input tri1 id_10,
    input tri1 id_11,
    output tri id_12
);
  assign id_8 = id_4;
  wire  id_14;
  logic id_15;
  ;
  wire [-1 : -1 'b0] id_16;
  wire id_17;
  wire id_18;
endmodule
module module_1 #(
    parameter id_2 = 32'd3
) (
    output supply0 id_0,
    input wor id_1,
    input tri0 _id_2,
    output supply1 id_3
);
  assign id_0 = id_1;
  assign id_3 = -1;
  assign id_0 = -1'b0 + -1;
  assign id_0 = id_1;
  buf primCall (id_0, id_1);
  assign id_3 = id_2;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_3,
      id_1,
      id_3,
      id_1,
      id_1,
      id_1,
      id_0
  );
  assign modCall_1.id_5 = 0;
  logic [~  id_2 : 1] id_5;
  ;
  wire id_6;
  wire id_7;
endmodule
