#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 6;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000275ed28cc60 .scope module, "testbench" "testbench" 2 4;
 .timescale -5 -6;
v00000275ed2e6fd0_0 .var "DriveA", 1 0;
v00000275ed2e7e30_0 .var "DriveB", 1 0;
v00000275ed2e7c50_0 .var "MCLK", 0 0;
v00000275ed2e7610_0 .net "MotorA", 0 0, v00000275ed06dba0_0;  1 drivers
v00000275ed2e7070_0 .net "MotorB", 0 0, v00000275ed2e72f0_0;  1 drivers
S_00000275ed28cdf0 .scope module, "UUT" "PWM_Generator" 2 13, 3 1 0, S_00000275ed28cc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 2 "DriveA";
    .port_info 2 /INPUT 2 "DriveB";
    .port_info 3 /OUTPUT 1 "MotorA";
    .port_info 4 /OUTPUT 1 "MotorB";
v00000275ed2e79d0_0 .net "CCRA", 6 0, v00000275ed06bcc0_0;  1 drivers
v00000275ed2e7a70_0 .net "CCRB", 6 0, v00000275ed286d90_0;  1 drivers
v00000275ed2e7bb0_0 .net "CLK", 0 0, v00000275ed2e7c50_0;  1 drivers
v00000275ed2e74d0_0 .net "DriveA", 1 0, v00000275ed2e6fd0_0;  1 drivers
v00000275ed2e7430_0 .net "DriveB", 1 0, v00000275ed2e7e30_0;  1 drivers
v00000275ed2e7570_0 .net "E", 0 0, v00000275ed2e76b0_0;  1 drivers
v00000275ed2e7890_0 .net "MotorA", 0 0, v00000275ed06dba0_0;  alias, 1 drivers
v00000275ed2e77f0_0 .net "MotorB", 0 0, v00000275ed2e72f0_0;  alias, 1 drivers
v00000275ed2e7930_0 .net "TCR", 6 0, v00000275ed2e7d90_0;  1 drivers
S_00000275ed286a70 .scope module, "CCA" "Comparex" 3 10, 3 31 0, S_00000275ed28cdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Drivex";
    .port_info 1 /INPUT 1 "E";
    .port_info 2 /OUTPUT 7 "CCRx";
v00000275ed06bcc0_0 .var "CCRx", 6 0;
v00000275ed06bea0_0 .net "Drivex", 1 0, v00000275ed2e6fd0_0;  alias, 1 drivers
v00000275ed2803f0_0 .net "E", 0 0, v00000275ed2e76b0_0;  alias, 1 drivers
E_00000275ed27bd30 .event posedge, v00000275ed2803f0_0;
S_00000275ed286c00 .scope module, "CCB" "Comparex" 3 11, 3 31 0, S_00000275ed28cdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Drivex";
    .port_info 1 /INPUT 1 "E";
    .port_info 2 /OUTPUT 7 "CCRx";
v00000275ed286d90_0 .var "CCRx", 6 0;
v00000275ed286e30_0 .net "Drivex", 1 0, v00000275ed2e7e30_0;  alias, 1 drivers
v00000275ed28cf80_0 .net "E", 0 0, v00000275ed2e76b0_0;  alias, 1 drivers
S_00000275ed06d8d0 .scope module, "OutA" "Outputx" 3 12, 3 46 0, S_00000275ed28cdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "E";
    .port_info 2 /INPUT 7 "TCR";
    .port_info 3 /INPUT 7 "CCRx";
    .port_info 4 /OUTPUT 1 "Motorx";
v00000275ed28d020_0 .net "CCRx", 6 0, v00000275ed06bcc0_0;  alias, 1 drivers
v00000275ed06da60_0 .net "CLK", 0 0, v00000275ed2e7c50_0;  alias, 1 drivers
v00000275ed06db00_0 .net "E", 0 0, v00000275ed2e76b0_0;  alias, 1 drivers
v00000275ed06dba0_0 .var "Motorx", 0 0;
v00000275ed06dc40_0 .var "R", 0 0;
v00000275ed0664f0_0 .net "TCR", 6 0, v00000275ed2e7d90_0;  alias, 1 drivers
E_00000275ed27b7f0 .event negedge, v00000275ed06da60_0;
E_00000275ed27b9b0 .event posedge, v00000275ed06da60_0;
S_00000275ed066590 .scope module, "OutB" "Outputx" 3 13, 3 46 0, S_00000275ed28cdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "E";
    .port_info 2 /INPUT 7 "TCR";
    .port_info 3 /INPUT 7 "CCRx";
    .port_info 4 /OUTPUT 1 "Motorx";
v00000275ed066720_0 .net "CCRx", 6 0, v00000275ed286d90_0;  alias, 1 drivers
v00000275ed0667c0_0 .net "CLK", 0 0, v00000275ed2e7c50_0;  alias, 1 drivers
v00000275ed2e71b0_0 .net "E", 0 0, v00000275ed2e76b0_0;  alias, 1 drivers
v00000275ed2e72f0_0 .var "Motorx", 0 0;
v00000275ed2e7b10_0 .var "R", 0 0;
v00000275ed2e7390_0 .net "TCR", 6 0, v00000275ed2e7d90_0;  alias, 1 drivers
S_00000275ed2836b0 .scope module, "TC" "TimerCounter" 3 9, 3 17 0, S_00000275ed28cdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /OUTPUT 7 "TCR";
    .port_info 2 /OUTPUT 1 "E";
v00000275ed2e7ed0_0 .net "CLK", 0 0, v00000275ed2e7c50_0;  alias, 1 drivers
v00000275ed2e76b0_0 .var "E", 0 0;
v00000275ed2e7d90_0 .var "TCR", 6 0;
    .scope S_00000275ed2836b0;
T_0 ;
    %pushi/vec4 123, 0, 7;
    %store/vec4 v00000275ed2e7d90_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000275ed2e76b0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_00000275ed2836b0;
T_1 ;
    %wait E_00000275ed27b7f0;
    %load/vec4 v00000275ed2e7d90_0;
    %addi 1, 0, 7;
    %store/vec4 v00000275ed2e7d90_0, 0, 7;
    %load/vec4 v00000275ed2e7d90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000275ed2e76b0_0, 0;
    %jmp T_1.2;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000275ed2e76b0_0, 0;
    %jmp T_1.2;
T_1.2 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1;
    .scope S_00000275ed286a70;
T_2 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000275ed06bcc0_0, 0, 7;
    %end;
    .thread T_2;
    .scope S_00000275ed286a70;
T_3 ;
    %wait E_00000275ed27bd30;
    %load/vec4 v00000275ed06bea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000275ed06bcc0_0, 0, 7;
    %jmp T_3.4;
T_3.1 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v00000275ed06bcc0_0, 0, 7;
    %jmp T_3.4;
T_3.2 ;
    %pushi/vec4 96, 0, 7;
    %store/vec4 v00000275ed06bcc0_0, 0, 7;
    %jmp T_3.4;
T_3.3 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v00000275ed06bcc0_0, 0, 7;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_00000275ed286c00;
T_4 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000275ed286d90_0, 0, 7;
    %end;
    .thread T_4;
    .scope S_00000275ed286c00;
T_5 ;
    %wait E_00000275ed27bd30;
    %load/vec4 v00000275ed286e30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v00000275ed286d90_0, 0, 7;
    %jmp T_5.4;
T_5.1 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v00000275ed286d90_0, 0, 7;
    %jmp T_5.4;
T_5.2 ;
    %pushi/vec4 96, 0, 7;
    %store/vec4 v00000275ed286d90_0, 0, 7;
    %jmp T_5.4;
T_5.3 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v00000275ed286d90_0, 0, 7;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5;
    .scope S_00000275ed06d8d0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000275ed06dba0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000275ed06dc40_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_00000275ed06d8d0;
T_7 ;
    %wait E_00000275ed27b9b0;
    %load/vec4 v00000275ed0664f0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v00000275ed28d020_0;
    %parti/s 1, 0, 2;
    %xor;
    %load/vec4 v00000275ed0664f0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v00000275ed28d020_0;
    %parti/s 1, 1, 2;
    %xor;
    %or;
    %load/vec4 v00000275ed0664f0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v00000275ed28d020_0;
    %parti/s 1, 2, 3;
    %xor;
    %or;
    %load/vec4 v00000275ed0664f0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v00000275ed28d020_0;
    %parti/s 1, 3, 3;
    %xor;
    %or;
    %load/vec4 v00000275ed0664f0_0;
    %parti/s 1, 4, 4;
    %load/vec4 v00000275ed28d020_0;
    %parti/s 1, 4, 4;
    %xor;
    %or;
    %load/vec4 v00000275ed0664f0_0;
    %parti/s 1, 5, 4;
    %load/vec4 v00000275ed28d020_0;
    %parti/s 1, 5, 4;
    %xor;
    %or;
    %load/vec4 v00000275ed0664f0_0;
    %parti/s 1, 6, 4;
    %load/vec4 v00000275ed28d020_0;
    %parti/s 1, 6, 4;
    %xor;
    %or;
    %inv;
    %assign/vec4 v00000275ed06dc40_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_00000275ed06d8d0;
T_8 ;
    %wait E_00000275ed27b7f0;
    %load/vec4 v00000275ed06dc40_0;
    %inv;
    %load/vec4 v00000275ed06dba0_0;
    %load/vec4 v00000275ed06db00_0;
    %or;
    %and;
    %assign/vec4 v00000275ed06dba0_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_00000275ed066590;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000275ed2e72f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000275ed2e7b10_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_00000275ed066590;
T_10 ;
    %wait E_00000275ed27b9b0;
    %load/vec4 v00000275ed2e7390_0;
    %parti/s 1, 0, 2;
    %load/vec4 v00000275ed066720_0;
    %parti/s 1, 0, 2;
    %xor;
    %load/vec4 v00000275ed2e7390_0;
    %parti/s 1, 1, 2;
    %load/vec4 v00000275ed066720_0;
    %parti/s 1, 1, 2;
    %xor;
    %or;
    %load/vec4 v00000275ed2e7390_0;
    %parti/s 1, 2, 3;
    %load/vec4 v00000275ed066720_0;
    %parti/s 1, 2, 3;
    %xor;
    %or;
    %load/vec4 v00000275ed2e7390_0;
    %parti/s 1, 3, 3;
    %load/vec4 v00000275ed066720_0;
    %parti/s 1, 3, 3;
    %xor;
    %or;
    %load/vec4 v00000275ed2e7390_0;
    %parti/s 1, 4, 4;
    %load/vec4 v00000275ed066720_0;
    %parti/s 1, 4, 4;
    %xor;
    %or;
    %load/vec4 v00000275ed2e7390_0;
    %parti/s 1, 5, 4;
    %load/vec4 v00000275ed066720_0;
    %parti/s 1, 5, 4;
    %xor;
    %or;
    %load/vec4 v00000275ed2e7390_0;
    %parti/s 1, 6, 4;
    %load/vec4 v00000275ed066720_0;
    %parti/s 1, 6, 4;
    %xor;
    %or;
    %inv;
    %assign/vec4 v00000275ed2e7b10_0, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_00000275ed066590;
T_11 ;
    %wait E_00000275ed27b7f0;
    %load/vec4 v00000275ed2e7b10_0;
    %inv;
    %load/vec4 v00000275ed2e72f0_0;
    %load/vec4 v00000275ed2e71b0_0;
    %or;
    %and;
    %assign/vec4 v00000275ed2e72f0_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_00000275ed28cc60;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000275ed2e7c50_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000275ed2e6fd0_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000275ed2e7e30_0, 0, 2;
    %end;
    .thread T_12;
    .scope S_00000275ed28cc60;
T_13 ;
    %delay 10, 0;
    %load/vec4 v00000275ed2e7c50_0;
    %inv;
    %store/vec4 v00000275ed2e7c50_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_00000275ed28cc60;
T_14 ;
    %vpi_call 2 16 "$dumpfile", "PWM_Gen.vcd" {0 0 0};
    %vpi_call 2 17 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000275ed28cc60 {0 0 0};
    %delay 2000, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000275ed2e6fd0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000275ed2e7e30_0, 0, 2;
    %delay 3000, 0;
    %vpi_call 2 20 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "mainproject\driveSystem\PWM_Generator\PWM_Testbench.v";
    "./mainproject\driveSystem\PWM_Generator\PWM_Generator.v";
