;redcode
;assert 1
	SPL -9, @-12
	MOV -1, <-26
	SUB #725, 71
	SUB #12, @20
	SUB #12, @20
	SPL 0, <-54
	MOV -7, <-20
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	JMN <-6, @-120
	SPL 0, <-742
	SPL 0, <-742
	MOV 52, @100
	SUB @127, 106
	SLT 22, @12
	SLT 22, @12
	SUB 21, 6
	SUB 112, @250
	SUB @0, @2
	SUB @-126, 128
	MOV 1, <0
	SPL 0, <-742
	SUB @-126, 128
	ADD 210, 60
	SUB #612, @-40
	JMN <-6, @-120
	ADD #272, <1
	MOV -7, <-20
	JMN <-6, @-120
	SLT 1, <0
	MOV -7, <-20
	SLT <5, <-10
	SUB @12, @10
	SLT 1, <0
	SLT 1, <0
	MOV -7, <-20
	ADD 210, 60
	SUB @0, @2
	SUB 421, 1
	SUB 421, 1
	SUB @0, @2
	SUB 421, 1
	MOV -7, <-20
	MOV -7, <-20
	SUB #725, 71
	JMN <127, 106
	JMN <127, @106
	JMN <127, 106
	SPL -9, @-12
