
AVRASM ver. 2.1.30  D:\Altium Designer PCB\BMS PRJ\BMS_LOST_V1\Lost_BMS_V2\Debug\List\lostv2.asm Mon Jul 31 13:34:33 2017

D:\Altium Designer PCB\BMS PRJ\BMS_LOST_V1\Lost_BMS_V2\Debug\List\lostv2.asm(1089): warning: Register r5 already defined by the .DEF directive
D:\Altium Designer PCB\BMS PRJ\BMS_LOST_V1\Lost_BMS_V2\Debug\List\lostv2.asm(1090): warning: Register r4 already defined by the .DEF directive
D:\Altium Designer PCB\BMS PRJ\BMS_LOST_V1\Lost_BMS_V2\Debug\List\lostv2.asm(1091): warning: Register r7 already defined by the .DEF directive
D:\Altium Designer PCB\BMS PRJ\BMS_LOST_V1\Lost_BMS_V2\Debug\List\lostv2.asm(1092): warning: Register r6 already defined by the .DEF directive
D:\Altium Designer PCB\BMS PRJ\BMS_LOST_V1\Lost_BMS_V2\Debug\List\lostv2.asm(1093): warning: Register r9 already defined by the .DEF directive
D:\Altium Designer PCB\BMS PRJ\BMS_LOST_V1\Lost_BMS_V2\Debug\List\lostv2.asm(1094): warning: Register r8 already defined by the .DEF directive
D:\Altium Designer PCB\BMS PRJ\BMS_LOST_V1\Lost_BMS_V2\Debug\List\lostv2.asm(1095): warning: Register r11 already defined by the .DEF directive
D:\Altium Designer PCB\BMS PRJ\BMS_LOST_V1\Lost_BMS_V2\Debug\List\lostv2.asm(1096): warning: Register r10 already defined by the .DEF directive
D:\Altium Designer PCB\BMS PRJ\BMS_LOST_V1\Lost_BMS_V2\Debug\List\lostv2.asm(1097): warning: Register r13 already defined by the .DEF directive
D:\Altium Designer PCB\BMS PRJ\BMS_LOST_V1\Lost_BMS_V2\Debug\List\lostv2.asm(1098): warning: Register r12 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.12 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega64A
                 ;Program type           : Application
                 ;Clock frequency        : 14.745600 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 1024 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega64A
                 	#pragma AVRPART MEMORY PROG_FLASH 65536
                 	#pragma AVRPART MEMORY EEPROM 2048
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 4096
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 	.EQU XMCRA=0x6D
                 	.EQU XMCRB=0x6C
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0100
                 	.EQU __SRAM_END=0x10FF
                 	.EQU __DSTACK_SIZE=0x0400
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	CALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _E=R5
                 	.DEF _rx_wr_index0=R4
                 	.DEF _rx_rd_index0=R7
                 	.DEF _rx_counter0=R6
                 	.DEF _tx_wr_index0=R9
                 	.DEF _tx_rd_index0=R8
                 	.DEF _tx_counter0=R11
                 	.DEF _rx_wr_index1=R10
                 	.DEF _rx_rd_index1=R13
                 	.DEF _rx_counter1=R12
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 005c 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 008b 	JMP  _usart0_rx_isr
000026 940c 0000 	JMP  0x00
000028 940c 00b9 	JMP  _usart0_tx_isr
00002a 940c 0000 	JMP  0x00
00002c 940c 0000 	JMP  0x00
00002e 940c 0000 	JMP  0x00
000030 940c 0000 	JMP  0x00
000032 940c 0000 	JMP  0x00
000034 940c 0000 	JMP  0x00
000036 940c 0000 	JMP  0x00
000038 940c 0000 	JMP  0x00
00003a 940c 0000 	JMP  0x00
00003c 940c 00ca 	JMP  _usart1_rx_isr
00003e 940c 0000 	JMP  0x00
000040 940c 00ed 	JMP  _usart1_tx_isr
000042 940c 0000 	JMP  0x00
000044 940c 0000 	JMP  0x00
                 
                 _tbl10_G100:
000046 2710
000047 03e8
000048 0064
000049 000a      	.DB  0x10,0x27,0xE8,0x3,0x64,0x0,0xA,0x0
00004a 0001      	.DB  0x1,0x0
                 _tbl16_G100:
00004b 1000
00004c 0100
00004d 0010
00004e 0001      	.DB  0x0,0x10,0x0,0x1,0x10,0x0,0x1,0x0
                 
                 ;REGISTER BIT VARIABLES INITIALIZATION
                 __REG_BIT_VARS:
00004f 0000      	.DW  0x0000
                 
                 ;GLOBAL REGISTER VARIABLES INITIALIZATION
                 __REG_VARS:
000050 0000
000051 0000      	.DB  0x0,0x0,0x0,0x0
000052 0000
000053 0000      	.DB  0x0,0x0,0x0,0x0
000054 0000      	.DB  0x0,0x0
                 
                 
                 __GLOBAL_INI_TBL:
000055 0001      	.DW  0x01
000056 0002      	.DW  0x02
000057 009e      	.DW  __REG_BIT_VARS*2
                 
000058 000a      	.DW  0x0A
000059 0004      	.DW  0x04
00005a 00a0      	.DW  __REG_VARS*2
                 
                 _0xFFFFFFFF:
00005b 0000      	.DW  0
                 
                 #define __GLOBAL_INI_TBL_PRESENT 1
                 
                 __RESET:
00005c 94f8      	CLI
00005d 27ee      	CLR  R30
00005e bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
00005f e0f1      	LDI  R31,1
000060 bff5      	OUT  MCUCR,R31
000061 bfe5      	OUT  MCUCR,R30
000062 93e0 006c 	STS  XMCRB,R30
                 
                 ;CLEAR R2-R14
000064 e08d      	LDI  R24,(14-2)+1
000065 e0a2      	LDI  R26,2
000066 27bb      	CLR  R27
                 __CLEAR_REG:
000067 93ed      	ST   X+,R30
000068 958a      	DEC  R24
000069 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
00006a e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
00006b e190      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
00006c e0a0      	LDI  R26,LOW(__SRAM_START)
00006d e0b1      	LDI  R27,HIGH(__SRAM_START)
                 __CLEAR_SRAM:
00006e 93ed      	ST   X+,R30
00006f 9701      	SBIW R24,1
000070 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
000071 eaea      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
000072 e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
000073 9185      	LPM  R24,Z+
000074 9195      	LPM  R25,Z+
000075 9700      	SBIW R24,0
000076 f061      	BREQ __GLOBAL_INI_END
000077 91a5      	LPM  R26,Z+
000078 91b5      	LPM  R27,Z+
000079 9005      	LPM  R0,Z+
00007a 9015      	LPM  R1,Z+
00007b 01bf      	MOVW R22,R30
00007c 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
00007d 9005      	LPM  R0,Z+
00007e 920d      	ST   X+,R0
00007f 9701      	SBIW R24,1
000080 f7e1      	BRNE __GLOBAL_INI_LOOP
000081 01fb      	MOVW R30,R22
000082 cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
000083 efef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
000084 bfed      	OUT  SPL,R30
000085 e1e0      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
000086 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
000087 e0c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
000088 e0d5      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
000089 940c 0112 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x500
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the
                 ;CodeWizardAVR V3.12 Advanced
                 ;Automatic Program Generator
                 ;© Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 31-Jul-2017
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega64A
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 14.745600 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 1024
                 ;*******************************************************/
                 ;
                 ;#include <mega64a.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x20
                 	.EQU __sm_mask=0x1C
                 	.EQU __sm_powerdown=0x10
                 	.EQU __sm_powersave=0x18
                 	.EQU __sm_standby=0x14
                 	.EQU __sm_ext_standby=0x1C
                 	.EQU __sm_adc_noise_red=0x08
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;#include <delay.h>
                 ;
                 ;#define LED PORTE.3
                 ;#define Re1 PORTE.4
                 ;#define Re2 PORTB.7
                 ;
                 ;char E;
                 ;
                 ;// Declare your global variables here
                 ;
                 ;#define DATA_REGISTER_EMPTY (1<<UDRE0)
                 ;#define RX_COMPLETE (1<<RXC0)
                 ;#define FRAMING_ERROR (1<<FE0)
                 ;#define PARITY_ERROR (1<<UPE0)
                 ;#define DATA_OVERRUN (1<<DOR0)
                 ;
                 ;// USART0 Receiver buffer
                 ;#define RX_BUFFER_SIZE0 64
                 ;char rx_buffer0[RX_BUFFER_SIZE0];
                 ;
                 ;#if RX_BUFFER_SIZE0 <= 256
                 ;unsigned char rx_wr_index0=0,rx_rd_index0=0;
                 ;#else
                 ;unsigned int rx_wr_index0=0,rx_rd_index0=0;
                 ;#endif
                 ;
                 ;#if RX_BUFFER_SIZE0 < 256
                 ;unsigned char rx_counter0=0;
                 ;#else
                 ;unsigned int rx_counter0=0;
                 ;#endif
                 ;
                 ;// This flag is set on USART0 Receiver buffer overflow
                 ;bit rx_buffer_overflow0;
                 ;
                 ;// USART0 Receiver interrupt service routine
                 ;interrupt [USART0_RXC] void usart0_rx_isr(void)
                 ; 0000 003E {
                 
                 	.CSEG
                 _usart0_rx_isr:
                 ; .FSTART _usart0_rx_isr
00008b 940e 01aa 	CALL SUBOPT_0x0
                 ; 0000 003F char status,data;
                 ; 0000 0040 status=UCSR0A;
00008d 931a      	ST   -Y,R17
00008e 930a      	ST   -Y,R16
                 ;	status -> R17
                 ;	data -> R16
00008f b11b      	IN   R17,11
                 ; 0000 0041 data=UDR0;
000090 b10c      	IN   R16,12
                 ; 0000 0042 if ((status & (FRAMING_ERROR | PARITY_ERROR | DATA_OVERRUN))==0)
000091 2fe1      	MOV  R30,R17
000092 71ec      	ANDI R30,LOW(0x1C)
000093 f489      	BRNE _0x3
                 ; 0000 0043    {
                 ; 0000 0044    rx_buffer0[rx_wr_index0++]=data;
000094 2de4      	MOV  R30,R4
000095 9443      	INC  R4
000096 e0f0      	LDI  R31,0
000097 50e0      	SUBI R30,LOW(-_rx_buffer0)
000098 4ffb      	SBCI R31,HIGH(-_rx_buffer0)
000099 8300      	ST   Z,R16
                 ; 0000 0045 #if RX_BUFFER_SIZE0 == 256
                 ; 0000 0046    // special case for receiver buffer size=256
                 ; 0000 0047    if (++rx_counter0 == 0) rx_buffer_overflow0=1;
                 ; 0000 0048 #else
                 ; 0000 0049    if (rx_wr_index0 == RX_BUFFER_SIZE0) rx_wr_index0=0;
00009a e4e0      	LDI  R30,LOW(64)
00009b 15e4      	CP   R30,R4
00009c f409      	BRNE _0x4
00009d 2444      	CLR  R4
                 ; 0000 004A    if (++rx_counter0 == RX_BUFFER_SIZE0)
                 _0x4:
00009e 9463      	INC  R6
00009f e4e0      	LDI  R30,LOW(64)
0000a0 15e6      	CP   R30,R6
0000a1 f419      	BRNE _0x5
                 ; 0000 004B       {
                 ; 0000 004C       rx_counter0=0;
0000a2 2466      	CLR  R6
                 ; 0000 004D       rx_buffer_overflow0=1;
0000a3 9468      	SET
0000a4 f820      	BLD  R2,0
                 ; 0000 004E       }
                 ; 0000 004F #endif
                 ; 0000 0050    }
                 _0x5:
                 ; 0000 0051 }
                 _0x3:
0000a5 c040      	RJMP _0x38
                 ; .FEND
                 ;
                 ;#ifndef _DEBUG_TERMINAL_IO_
                 ;// Get a character from the USART0 Receiver buffer
                 ;#define _ALTERNATE_GETCHAR_
                 ;#pragma used+
                 ;char getchar(void)
                 ; 0000 0058 {
                 _getchar:
                 ; .FSTART _getchar
                 ; 0000 0059 char data;
                 ; 0000 005A while (rx_counter0==0);
0000a6 931a      	ST   -Y,R17
                 ;	data -> R17
                 _0x6:
0000a7 2066      	TST  R6
0000a8 f3f1      	BREQ _0x6
                 ; 0000 005B data=rx_buffer0[rx_rd_index0++];
0000a9 2de7      	MOV  R30,R7
0000aa 9473      	INC  R7
0000ab e0f0      	LDI  R31,0
0000ac 50e0      	SUBI R30,LOW(-_rx_buffer0)
0000ad 4ffb      	SBCI R31,HIGH(-_rx_buffer0)
0000ae 8110      	LD   R17,Z
                 ; 0000 005C #if RX_BUFFER_SIZE0 != 256
                 ; 0000 005D if (rx_rd_index0 == RX_BUFFER_SIZE0) rx_rd_index0=0;
0000af e4e0      	LDI  R30,LOW(64)
0000b0 15e7      	CP   R30,R7
0000b1 f409      	BRNE _0x9
0000b2 2477      	CLR  R7
                 ; 0000 005E #endif
                 ; 0000 005F #asm("cli")
                 _0x9:
0000b3 94f8      	cli
                 ; 0000 0060 --rx_counter0;
0000b4 946a      	DEC  R6
                 ; 0000 0061 #asm("sei")
0000b5 9478      	sei
                 ; 0000 0062 return data;
0000b6 2fe1      	MOV  R30,R17
0000b7 9119      	LD   R17,Y+
0000b8 9508      	RET
                 ; 0000 0063 }
                 ; .FEND
                 ;#pragma used-
                 ;#endif
                 ;
                 ;// USART0 Transmitter buffer
                 ;#define TX_BUFFER_SIZE0 64
                 ;char tx_buffer0[TX_BUFFER_SIZE0];
                 ;
                 ;#if TX_BUFFER_SIZE0 <= 256
                 ;unsigned char tx_wr_index0=0,tx_rd_index0=0;
                 ;#else
                 ;unsigned int tx_wr_index0=0,tx_rd_index0=0;
                 ;#endif
                 ;
                 ;#if TX_BUFFER_SIZE0 < 256
                 ;unsigned char tx_counter0=0;
                 ;#else
                 ;unsigned int tx_counter0=0;
                 ;#endif
                 ;
                 ;// USART0 Transmitter interrupt service routine
                 ;interrupt [USART0_TXC] void usart0_tx_isr(void)
                 ; 0000 0079 {
                 _usart0_tx_isr:
                 ; .FSTART _usart0_tx_isr
0000b9 940e 01aa 	CALL SUBOPT_0x0
                 ; 0000 007A if (tx_counter0)
0000bb 20bb      	TST  R11
0000bc f061      	BREQ _0xA
                 ; 0000 007B    {
                 ; 0000 007C    --tx_counter0;
0000bd 94ba      	DEC  R11
                 ; 0000 007D    UDR0=tx_buffer0[tx_rd_index0++];
0000be 2de8      	MOV  R30,R8
0000bf 9483      	INC  R8
0000c0 e0f0      	LDI  R31,0
0000c1 5ce0      	SUBI R30,LOW(-_tx_buffer0)
0000c2 4ffa      	SBCI R31,HIGH(-_tx_buffer0)
0000c3 81e0      	LD   R30,Z
0000c4 b9ec      	OUT  0xC,R30
                 ; 0000 007E #if TX_BUFFER_SIZE0 != 256
                 ; 0000 007F    if (tx_rd_index0 == TX_BUFFER_SIZE0) tx_rd_index0=0;
0000c5 e4e0      	LDI  R30,LOW(64)
0000c6 15e8      	CP   R30,R8
0000c7 f409      	BRNE _0xB
0000c8 2488      	CLR  R8
                 ; 0000 0080 #endif
                 ; 0000 0081    }
                 _0xB:
                 ; 0000 0082 }
                 _0xA:
0000c9 c01e      	RJMP _0x37
                 ; .FEND
                 ;
                 ;#ifndef _DEBUG_TERMINAL_IO_
                 ;// Write a character to the USART0 Transmitter buffer
                 ;#define _ALTERNATE_PUTCHAR_
                 ;#pragma used+
                 ;void putchar(char c)
                 ; 0000 0089 {
                 ; 0000 008A while (tx_counter0 == TX_BUFFER_SIZE0);
                 ;	c -> Y+0
                 ; 0000 008B #asm("cli")
                 ; 0000 008C if (tx_counter0 || ((UCSR0A & DATA_REGISTER_EMPTY)==0))
                 ; 0000 008D    {
                 ; 0000 008E    tx_buffer0[tx_wr_index0++]=c;
                 ; 0000 008F #if TX_BUFFER_SIZE0 != 256
                 ; 0000 0090    if (tx_wr_index0 == TX_BUFFER_SIZE0) tx_wr_index0=0;
                 ; 0000 0091 #endif
                 ; 0000 0092    ++tx_counter0;
                 ; 0000 0093    }
                 ; 0000 0094 else
                 ; 0000 0095    UDR0=c;
                 ; 0000 0096 #asm("sei")
                 ; 0000 0097 }
                 ;#pragma used-
                 ;#endif
                 ;
                 ;// USART1 Receiver buffer
                 ;#define RX_BUFFER_SIZE1 64
                 ;char rx_buffer1[RX_BUFFER_SIZE1];
                 ;
                 ;#if RX_BUFFER_SIZE1 <= 256
                 ;unsigned char rx_wr_index1=0,rx_rd_index1=0;
                 ;#else
                 ;unsigned int rx_wr_index1=0,rx_rd_index1=0;
                 ;#endif
                 ;
                 ;#if RX_BUFFER_SIZE1 < 256
                 ;unsigned char rx_counter1=0;
                 ;#else
                 ;unsigned int rx_counter1=0;
                 ;#endif
                 ;
                 ;// This flag is set on USART1 Receiver buffer overflow
                 ;bit rx_buffer_overflow1;
                 ;
                 ;// USART1 Receiver interrupt service routine
                 ;interrupt [USART1_RXC] void usart1_rx_isr(void)
                 ; 0000 00B0 {
                 _usart1_rx_isr:
                 ; .FSTART _usart1_rx_isr
0000ca 940e 01aa 	CALL SUBOPT_0x0
                 ; 0000 00B1 char status,data;
                 ; 0000 00B2 status=UCSR1A;
0000cc 931a      	ST   -Y,R17
0000cd 930a      	ST   -Y,R16
                 ;	status -> R17
                 ;	data -> R16
0000ce 9110 009b 	LDS  R17,155
                 ; 0000 00B3 data=UDR1;
0000d0 9100 009c 	LDS  R16,156
                 ; 0000 00B4 if ((status & (FRAMING_ERROR | PARITY_ERROR | DATA_OVERRUN))==0)
0000d2 2fe1      	MOV  R30,R17
0000d3 71ec      	ANDI R30,LOW(0x1C)
0000d4 f489      	BRNE _0x14
                 ; 0000 00B5    {
                 ; 0000 00B6    rx_buffer1[rx_wr_index1++]=data;
0000d5 2dea      	MOV  R30,R10
0000d6 94a3      	INC  R10
0000d7 e0f0      	LDI  R31,0
0000d8 58e0      	SUBI R30,LOW(-_rx_buffer1)
0000d9 4ffa      	SBCI R31,HIGH(-_rx_buffer1)
0000da 8300      	ST   Z,R16
                 ; 0000 00B7 #if RX_BUFFER_SIZE1 == 256
                 ; 0000 00B8    // special case for receiver buffer size=256
                 ; 0000 00B9    if (++rx_counter1 == 0) rx_buffer_overflow1=1;
                 ; 0000 00BA #else
                 ; 0000 00BB    if (rx_wr_index1 == RX_BUFFER_SIZE1) rx_wr_index1=0;
0000db e4e0      	LDI  R30,LOW(64)
0000dc 15ea      	CP   R30,R10
0000dd f409      	BRNE _0x15
0000de 24aa      	CLR  R10
                 ; 0000 00BC    if (++rx_counter1 == RX_BUFFER_SIZE1)
                 _0x15:
0000df 94c3      	INC  R12
0000e0 e4e0      	LDI  R30,LOW(64)
0000e1 15ec      	CP   R30,R12
0000e2 f419      	BRNE _0x16
                 ; 0000 00BD       {
                 ; 0000 00BE       rx_counter1=0;
0000e3 24cc      	CLR  R12
                 ; 0000 00BF       rx_buffer_overflow1=1;
0000e4 9468      	SET
0000e5 f821      	BLD  R2,1
                 ; 0000 00C0       }
                 ; 0000 00C1 #endif
                 ; 0000 00C2    }
                 _0x16:
                 ; 0000 00C3 }
                 _0x14:
                 _0x38:
0000e6 9109      	LD   R16,Y+
0000e7 9119      	LD   R17,Y+
                 _0x37:
0000e8 91e9      	LD   R30,Y+
0000e9 bfef      	OUT  SREG,R30
0000ea 91f9      	LD   R31,Y+
0000eb 91e9      	LD   R30,Y+
0000ec 9518      	RETI
                 ; .FEND
                 ;
                 ;// Get a character from the USART1 Receiver buffer
                 ;#pragma used+
                 ;char getchar1(void)
                 ; 0000 00C8 {
                 ; 0000 00C9 char data;
                 ; 0000 00CA while (rx_counter1==0);
                 ;	data -> R17
                 ; 0000 00CB data=rx_buffer1[rx_rd_index1++];
                 ; 0000 00CC #if RX_BUFFER_SIZE1 != 256
                 ; 0000 00CD if (rx_rd_index1 == RX_BUFFER_SIZE1) rx_rd_index1=0;
                 ; 0000 00CE #endif
                 ; 0000 00CF #asm("cli")
                 ; 0000 00D0 --rx_counter1;
                 ; 0000 00D1 #asm("sei")
                 ; 0000 00D2 return data;
                 ; 0000 00D3 }
                 ;#pragma used-
                 ;// USART1 Transmitter buffer
                 ;#define TX_BUFFER_SIZE1 64
                 ;char tx_buffer1[TX_BUFFER_SIZE1];
                 ;
                 ;#if TX_BUFFER_SIZE1 <= 256
                 ;unsigned char tx_wr_index1=0,tx_rd_index1=0;
                 ;#else
                 ;unsigned int tx_wr_index1=0,tx_rd_index1=0;
                 ;#endif
                 ;
                 ;#if TX_BUFFER_SIZE1 < 256
                 ;unsigned char tx_counter1=0;
                 ;#else
                 ;unsigned int tx_counter1=0;
                 ;#endif
                 ;
                 ;// USART1 Transmitter interrupt service routine
                 ;interrupt [USART1_TXC] void usart1_tx_isr(void)
                 ; 0000 00E7 {
                 _usart1_tx_isr:
                 ; .FSTART _usart1_tx_isr
0000ed 93aa      	ST   -Y,R26
0000ee 93ea      	ST   -Y,R30
0000ef 93fa      	ST   -Y,R31
0000f0 b7ef      	IN   R30,SREG
0000f1 93ea      	ST   -Y,R30
                 ; 0000 00E8 if (tx_counter1)
0000f2 91e0 0602 	LDS  R30,_tx_counter1
0000f4 30e0      	CPI  R30,0
0000f5 f0b1      	BREQ _0x1B
                 ; 0000 00E9    {
                 ; 0000 00EA    --tx_counter1;
0000f6 50e1      	SUBI R30,LOW(1)
0000f7 93e0 0602 	STS  _tx_counter1,R30
                 ; 0000 00EB    UDR1=tx_buffer1[tx_rd_index1++];
0000f9 91e0 0601 	LDS  R30,_tx_rd_index1
0000fb 5fef      	SUBI R30,-LOW(1)
0000fc 93e0 0601 	STS  _tx_rd_index1,R30
0000fe 50e1      	SUBI R30,LOW(1)
0000ff e0f0      	LDI  R31,0
000100 54e0      	SUBI R30,LOW(-_tx_buffer1)
000101 4ffa      	SBCI R31,HIGH(-_tx_buffer1)
000102 81e0      	LD   R30,Z
000103 93e0 009c 	STS  156,R30
                 ; 0000 00EC #if TX_BUFFER_SIZE1 != 256
                 ; 0000 00ED    if (tx_rd_index1 == TX_BUFFER_SIZE1) tx_rd_index1=0;
000105 91a0 0601 	LDS  R26,_tx_rd_index1
000107 34a0      	CPI  R26,LOW(0x40)
000108 f419      	BRNE _0x1C
000109 e0e0      	LDI  R30,LOW(0)
00010a 93e0 0601 	STS  _tx_rd_index1,R30
                 ; 0000 00EE #endif
                 ; 0000 00EF    }
                 _0x1C:
                 ; 0000 00F0 }
                 _0x1B:
00010c 91e9      	LD   R30,Y+
00010d bfef      	OUT  SREG,R30
00010e 91f9      	LD   R31,Y+
00010f 91e9      	LD   R30,Y+
000110 91a9      	LD   R26,Y+
000111 9518      	RETI
                 ; .FEND
                 ;
                 ;// Write a character to the USART1 Transmitter buffer
                 ;#pragma used+
                 ;void putchar1(char c)
                 ; 0000 00F5 {
                 ; 0000 00F6 while (tx_counter1 == TX_BUFFER_SIZE1);
                 ;	c -> Y+0
                 ; 0000 00F7 #asm("cli")
                 ; 0000 00F8 if (tx_counter1 || ((UCSR1A & DATA_REGISTER_EMPTY)==0))
                 ; 0000 00F9    {
                 ; 0000 00FA    tx_buffer1[tx_wr_index1++]=c;
                 ; 0000 00FB #if TX_BUFFER_SIZE1 != 256
                 ; 0000 00FC    if (tx_wr_index1 == TX_BUFFER_SIZE1) tx_wr_index1=0;
                 ; 0000 00FD #endif
                 ; 0000 00FE    ++tx_counter1;
                 ; 0000 00FF    }
                 ; 0000 0100 else
                 ; 0000 0101    UDR1=c;
                 ; 0000 0102 #asm("sei")
                 ; 0000 0103 }
                 ;#pragma used-
                 ;
                 ;// Standard Input/Output functions
                 ;#include <stdio.h>
                 ;
                 ;void main(void)
                 ; 0000 010A {
                 _main:
                 ; .FSTART _main
                 ; 0000 010B // Declare your local variables here
                 ; 0000 010C 
                 ; 0000 010D // Input/Output Ports initialization
                 ; 0000 010E // Port A initialization
                 ; 0000 010F // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0110 DDRA=(0<<DDA7) | (0<<DDA6) | (0<<DDA5) | (0<<DDA4) | (0<<DDA3) | (0<<DDA2) | (0<<DDA1) | (0<<DDA0);
000112 e0e0      	LDI  R30,LOW(0)
000113 bbea      	OUT  0x1A,R30
                 ; 0000 0111 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0112 PORTA=(0<<PORTA7) | (0<<PORTA6) | (0<<PORTA5) | (0<<PORTA4) | (0<<PORTA3) | (0<<PORTA2) | (0<<PORTA1) | (0<<PORTA0);
000114 bbeb      	OUT  0x1B,R30
                 ; 0000 0113 
                 ; 0000 0114 // Port B initialization
                 ; 0000 0115 // Function: Bit7=Out Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0116 DDRB=(1<<DDB7) | (0<<DDB6) | (0<<DDB5) | (0<<DDB4) | (0<<DDB3) | (0<<DDB2) | (0<<DDB1) | (0<<DDB0);
000115 e8e0      	LDI  R30,LOW(128)
000116 bbe7      	OUT  0x17,R30
                 ; 0000 0117 // State: Bit7=0 Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0118 PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
000117 e0e0      	LDI  R30,LOW(0)
000118 bbe8      	OUT  0x18,R30
                 ; 0000 0119 
                 ; 0000 011A // Port C initialization
                 ; 0000 011B // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 011C DDRC=(0<<DDC7) | (0<<DDC6) | (0<<DDC5) | (0<<DDC4) | (0<<DDC3) | (0<<DDC2) | (0<<DDC1) | (0<<DDC0);
000119 bbe4      	OUT  0x14,R30
                 ; 0000 011D // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 011E PORTC=(0<<PORTC7) | (0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
00011a bbe5      	OUT  0x15,R30
                 ; 0000 011F 
                 ; 0000 0120 // Port D initialization
                 ; 0000 0121 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0122 DDRD=(0<<DDD7) | (0<<DDD6) | (0<<DDD5) | (0<<DDD4) | (0<<DDD3) | (0<<DDD2) | (0<<DDD1) | (0<<DDD0);
00011b bbe1      	OUT  0x11,R30
                 ; 0000 0123 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0124 PORTD=(0<<PORTD7) | (0<<PORTD6) | (0<<PORTD5) | (0<<PORTD4) | (0<<PORTD3) | (0<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
00011c bbe2      	OUT  0x12,R30
                 ; 0000 0125 
                 ; 0000 0126 // Port E initialization
                 ; 0000 0127 // Function: Bit7=In Bit6=In Bit5=In Bit4=Out Bit3=Out Bit2=In Bit1=In Bit0=In
                 ; 0000 0128 DDRE=(0<<DDE7) | (0<<DDE6) | (0<<DDE5) | (1<<DDE4) | (1<<DDE3) | (0<<DDE2) | (0<<DDE1) | (0<<DDE0);
00011d e1e8      	LDI  R30,LOW(24)
00011e b9e2      	OUT  0x2,R30
                 ; 0000 0129 // State: Bit7=T Bit6=T Bit5=T Bit4=0 Bit3=1 Bit2=T Bit1=T Bit0=T
                 ; 0000 012A PORTE=(0<<PORTE7) | (0<<PORTE6) | (0<<PORTE5) | (0<<PORTE4) | (1<<PORTE3) | (0<<PORTE2) | (0<<PORTE1) | (0<<PORTE0);
00011f e0e8      	LDI  R30,LOW(8)
000120 b9e3      	OUT  0x3,R30
                 ; 0000 012B 
                 ; 0000 012C // Port F initialization
                 ; 0000 012D // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 012E DDRF=(0<<DDF7) | (0<<DDF6) | (0<<DDF5) | (0<<DDF4) | (0<<DDF3) | (0<<DDF2) | (0<<DDF1) | (0<<DDF0);
000121 e0e0      	LDI  R30,LOW(0)
000122 93e0 0061 	STS  97,R30
                 ; 0000 012F // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0130 PORTF=(0<<PORTF7) | (0<<PORTF6) | (0<<PORTF5) | (0<<PORTF4) | (0<<PORTF3) | (0<<PORTF2) | (0<<PORTF1) | (0<<PORTF0);
000124 93e0 0062 	STS  98,R30
                 ; 0000 0131 
                 ; 0000 0132 // Port G initialization
                 ; 0000 0133 // Function: Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0000 0134 DDRG=(0<<DDG4) | (0<<DDG3) | (0<<DDG2) | (0<<DDG1) | (0<<DDG0);
000126 93e0 0064 	STS  100,R30
                 ; 0000 0135 // State: Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0000 0136 PORTG=(0<<PORTG4) | (0<<PORTG3) | (0<<PORTG2) | (0<<PORTG1) | (0<<PORTG0);
000128 93e0 0065 	STS  101,R30
                 ; 0000 0137 
                 ; 0000 0138 // Timer/Counter 0 initialization
                 ; 0000 0139 // Clock source: System Clock
                 ; 0000 013A // Clock value: Timer 0 Stopped
                 ; 0000 013B // Mode: Normal top=0xFF
                 ; 0000 013C // OC0 output: Disconnected
                 ; 0000 013D ASSR=0<<AS0;
00012a bfe0      	OUT  0x30,R30
                 ; 0000 013E TCCR0=(0<<WGM00) | (0<<COM01) | (0<<COM00) | (0<<WGM01) | (0<<CS02) | (0<<CS01) | (0<<CS00);
00012b bfe3      	OUT  0x33,R30
                 ; 0000 013F TCNT0=0x00;
00012c bfe2      	OUT  0x32,R30
                 ; 0000 0140 OCR0=0x00;
00012d bfe1      	OUT  0x31,R30
                 ; 0000 0141 
                 ; 0000 0142 // Timer/Counter 1 initialization
                 ; 0000 0143 // Clock source: System Clock
                 ; 0000 0144 // Clock value: Timer1 Stopped
                 ; 0000 0145 // Mode: Normal top=0xFFFF
                 ; 0000 0146 // OC1A output: Disconnected
                 ; 0000 0147 // OC1B output: Disconnected
                 ; 0000 0148 // OC1C output: Disconnected
                 ; 0000 0149 // Noise Canceler: Off
                 ; 0000 014A // Input Capture on Falling Edge
                 ; 0000 014B // Timer1 Overflow Interrupt: Off
                 ; 0000 014C // Input Capture Interrupt: Off
                 ; 0000 014D // Compare A Match Interrupt: Off
                 ; 0000 014E // Compare B Match Interrupt: Off
                 ; 0000 014F // Compare C Match Interrupt: Off
                 ; 0000 0150 TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<COM1C1) | (0<<COM1C0) | (0<<WGM11) | (0<<WGM10);
00012e bdef      	OUT  0x2F,R30
                 ; 0000 0151 TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (0<<CS12) | (0<<CS11) | (0<<CS10);
00012f bdee      	OUT  0x2E,R30
                 ; 0000 0152 TCNT1H=0x00;
000130 bded      	OUT  0x2D,R30
                 ; 0000 0153 TCNT1L=0x00;
000131 bdec      	OUT  0x2C,R30
                 ; 0000 0154 ICR1H=0x00;
000132 bde7      	OUT  0x27,R30
                 ; 0000 0155 ICR1L=0x00;
000133 bde6      	OUT  0x26,R30
                 ; 0000 0156 OCR1AH=0x00;
000134 bdeb      	OUT  0x2B,R30
                 ; 0000 0157 OCR1AL=0x00;
000135 bdea      	OUT  0x2A,R30
                 ; 0000 0158 OCR1BH=0x00;
000136 bde9      	OUT  0x29,R30
                 ; 0000 0159 OCR1BL=0x00;
000137 bde8      	OUT  0x28,R30
                 ; 0000 015A OCR1CH=0x00;
000138 93e0 0079 	STS  121,R30
                 ; 0000 015B OCR1CL=0x00;
00013a 93e0 0078 	STS  120,R30
                 ; 0000 015C 
                 ; 0000 015D // Timer/Counter 2 initialization
                 ; 0000 015E // Clock source: System Clock
                 ; 0000 015F // Clock value: Timer2 Stopped
                 ; 0000 0160 // Mode: Normal top=0xFF
                 ; 0000 0161 // OC2 output: Disconnected
                 ; 0000 0162 TCCR2=(0<<WGM20) | (0<<COM21) | (0<<COM20) | (0<<WGM21) | (0<<CS22) | (0<<CS21) | (0<<CS20);
00013c bde5      	OUT  0x25,R30
                 ; 0000 0163 TCNT2=0x00;
00013d bde4      	OUT  0x24,R30
                 ; 0000 0164 OCR2=0x00;
00013e bde3      	OUT  0x23,R30
                 ; 0000 0165 
                 ; 0000 0166 // Timer/Counter 3 initialization
                 ; 0000 0167 // Clock source: System Clock
                 ; 0000 0168 // Clock value: Timer3 Stopped
                 ; 0000 0169 // Mode: Normal top=0xFFFF
                 ; 0000 016A // OC3A output: Disconnected
                 ; 0000 016B // OC3B output: Disconnected
                 ; 0000 016C // OC3C output: Disconnected
                 ; 0000 016D // Noise Canceler: Off
                 ; 0000 016E // Input Capture on Falling Edge
                 ; 0000 016F // Timer3 Overflow Interrupt: Off
                 ; 0000 0170 // Input Capture Interrupt: Off
                 ; 0000 0171 // Compare A Match Interrupt: Off
                 ; 0000 0172 // Compare B Match Interrupt: Off
                 ; 0000 0173 // Compare C Match Interrupt: Off
                 ; 0000 0174 TCCR3A=(0<<COM3A1) | (0<<COM3A0) | (0<<COM3B1) | (0<<COM3B0) | (0<<COM3C1) | (0<<COM3C0) | (0<<WGM31) | (0<<WGM30);
00013f 93e0 008b 	STS  139,R30
                 ; 0000 0175 TCCR3B=(0<<ICNC3) | (0<<ICES3) | (0<<WGM33) | (0<<WGM32) | (0<<CS32) | (0<<CS31) | (0<<CS30);
000141 93e0 008a 	STS  138,R30
                 ; 0000 0176 TCNT3H=0x00;
000143 93e0 0089 	STS  137,R30
                 ; 0000 0177 TCNT3L=0x00;
000145 93e0 0088 	STS  136,R30
                 ; 0000 0178 ICR3H=0x00;
000147 93e0 0081 	STS  129,R30
                 ; 0000 0179 ICR3L=0x00;
000149 93e0 0080 	STS  128,R30
                 ; 0000 017A OCR3AH=0x00;
00014b 93e0 0087 	STS  135,R30
                 ; 0000 017B OCR3AL=0x00;
00014d 93e0 0086 	STS  134,R30
                 ; 0000 017C OCR3BH=0x00;
00014f 93e0 0085 	STS  133,R30
                 ; 0000 017D OCR3BL=0x00;
000151 93e0 0084 	STS  132,R30
                 ; 0000 017E OCR3CH=0x00;
000153 93e0 0083 	STS  131,R30
                 ; 0000 017F OCR3CL=0x00;
000155 93e0 0082 	STS  130,R30
                 ; 0000 0180 
                 ; 0000 0181 // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0000 0182 TIMSK=(0<<OCIE2) | (0<<TOIE2) | (0<<TICIE1) | (0<<OCIE1A) | (0<<OCIE1B) | (0<<TOIE1) | (0<<OCIE0) | (0<<TOIE0);
000157 bfe7      	OUT  0x37,R30
                 ; 0000 0183 ETIMSK=(0<<TICIE3) | (0<<OCIE3A) | (0<<OCIE3B) | (0<<TOIE3) | (0<<OCIE3C) | (0<<OCIE1C);
000158 93e0 007d 	STS  125,R30
                 ; 0000 0184 
                 ; 0000 0185 // External Interrupt(s) initialization
                 ; 0000 0186 // INT0: Off
                 ; 0000 0187 // INT1: Off
                 ; 0000 0188 // INT2: Off
                 ; 0000 0189 // INT3: Off
                 ; 0000 018A // INT4: Off
                 ; 0000 018B // INT5: Off
                 ; 0000 018C // INT6: Off
                 ; 0000 018D // INT7: Off
                 ; 0000 018E EICRA=(0<<ISC31) | (0<<ISC30) | (0<<ISC21) | (0<<ISC20) | (0<<ISC11) | (0<<ISC10) | (0<<ISC01) | (0<<ISC00);
00015a 93e0 006a 	STS  106,R30
                 ; 0000 018F EICRB=(0<<ISC71) | (0<<ISC70) | (0<<ISC61) | (0<<ISC60) | (0<<ISC51) | (0<<ISC50) | (0<<ISC41) | (0<<ISC40);
00015c bfea      	OUT  0x3A,R30
                 ; 0000 0190 EIMSK=(0<<INT7) | (0<<INT6) | (0<<INT5) | (0<<INT4) | (0<<INT3) | (0<<INT2) | (0<<INT1) | (0<<INT0);
00015d bfe9      	OUT  0x39,R30
                 ; 0000 0191 
                 ; 0000 0192 // USART0 initialization
                 ; 0000 0193 // Communication Parameters: 8 Data, 1 Stop, No Parity
                 ; 0000 0194 // USART0 Receiver: On
                 ; 0000 0195 // USART0 Transmitter: On
                 ; 0000 0196 // USART0 Mode: Asynchronous
                 ; 0000 0197 // USART0 Baud Rate: 115200
                 ; 0000 0198 UCSR0A=(0<<RXC0) | (0<<TXC0) | (0<<UDRE0) | (0<<FE0) | (0<<DOR0) | (0<<UPE0) | (0<<U2X0) | (0<<MPCM0);
00015e b9eb      	OUT  0xB,R30
                 ; 0000 0199 UCSR0B=(1<<RXCIE0) | (1<<TXCIE0) | (0<<UDRIE0) | (1<<RXEN0) | (1<<TXEN0) | (0<<UCSZ02) | (0<<RXB80) | (0<<TXB80);
00015f ede8      	LDI  R30,LOW(216)
000160 b9ea      	OUT  0xA,R30
                 ; 0000 019A UCSR0C=(0<<UMSEL0) | (0<<UPM01) | (0<<UPM00) | (0<<USBS0) | (1<<UCSZ01) | (1<<UCSZ00) | (0<<UCPOL0);
000161 e0e6      	LDI  R30,LOW(6)
000162 93e0 0095 	STS  149,R30
                 ; 0000 019B UBRR0H=0x00;
000164 e0e0      	LDI  R30,LOW(0)
000165 93e0 0090 	STS  144,R30
                 ; 0000 019C UBRR0L=0x07;
000167 e0e7      	LDI  R30,LOW(7)
000168 b9e9      	OUT  0x9,R30
                 ; 0000 019D 
                 ; 0000 019E // USART1 initialization
                 ; 0000 019F // Communication Parameters: 8 Data, 1 Stop, No Parity
                 ; 0000 01A0 // USART1 Receiver: On
                 ; 0000 01A1 // USART1 Transmitter: On
                 ; 0000 01A2 // USART1 Mode: Asynchronous
                 ; 0000 01A3 // USART1 Baud Rate: 115200
                 ; 0000 01A4 UCSR1A=(0<<RXC1) | (0<<TXC1) | (0<<UDRE1) | (0<<FE1) | (0<<DOR1) | (0<<UPE1) | (0<<U2X1) | (0<<MPCM1);
000169 e0e0      	LDI  R30,LOW(0)
00016a 93e0 009b 	STS  155,R30
                 ; 0000 01A5 UCSR1B=(1<<RXCIE1) | (1<<TXCIE1) | (0<<UDRIE1) | (1<<RXEN1) | (1<<TXEN1) | (0<<UCSZ12) | (0<<RXB81) | (0<<TXB81);
00016c ede8      	LDI  R30,LOW(216)
00016d 93e0 009a 	STS  154,R30
                 ; 0000 01A6 UCSR1C=(0<<UMSEL1) | (0<<UPM11) | (0<<UPM10) | (0<<USBS1) | (1<<UCSZ11) | (1<<UCSZ10) | (0<<UCPOL1);
00016f e0e6      	LDI  R30,LOW(6)
000170 93e0 009d 	STS  157,R30
                 ; 0000 01A7 UBRR1H=0x00;
000172 e0e0      	LDI  R30,LOW(0)
000173 93e0 0098 	STS  152,R30
                 ; 0000 01A8 UBRR1L=0x07;
000175 e0e7      	LDI  R30,LOW(7)
000176 93e0 0099 	STS  153,R30
                 ; 0000 01A9 
                 ; 0000 01AA // Analog Comparator initialization
                 ; 0000 01AB // Analog Comparator: Off
                 ; 0000 01AC // The Analog Comparator's positive input is
                 ; 0000 01AD // connected to the AIN0 pin
                 ; 0000 01AE // The Analog Comparator's negative input is
                 ; 0000 01AF // connected to the AIN1 pin
                 ; 0000 01B0 ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
000178 e8e0      	LDI  R30,LOW(128)
000179 b9e8      	OUT  0x8,R30
                 ; 0000 01B1 SFIOR=(0<<ACME);
00017a e0e0      	LDI  R30,LOW(0)
00017b bde0      	OUT  0x20,R30
                 ; 0000 01B2 
                 ; 0000 01B3 // ADC initialization
                 ; 0000 01B4 // ADC disabled
                 ; 0000 01B5 ADCSRA=(0<<ADEN) | (0<<ADSC) | (0<<ADFR) | (0<<ADIF) | (0<<ADIE) | (0<<ADPS2) | (0<<ADPS1) | (0<<ADPS0);
00017c b9e6      	OUT  0x6,R30
                 ; 0000 01B6 
                 ; 0000 01B7 // SPI initialization
                 ; 0000 01B8 // SPI disabled
                 ; 0000 01B9 SPCR=(0<<SPIE) | (0<<SPE) | (0<<DORD) | (0<<MSTR) | (0<<CPOL) | (0<<CPHA) | (0<<SPR1) | (0<<SPR0);
00017d b9ed      	OUT  0xD,R30
                 ; 0000 01BA 
                 ; 0000 01BB // TWI initialization
                 ; 0000 01BC // TWI disabled
                 ; 0000 01BD TWCR=(0<<TWEA) | (0<<TWSTA) | (0<<TWSTO) | (0<<TWEN) | (0<<TWIE);
00017e 93e0 0074 	STS  116,R30
                 ; 0000 01BE 
                 ; 0000 01BF // Global enable interrupts
                 ; 0000 01C0 #asm("sei")
000180 9478      	sei
                 ; 0000 01C1 
                 ; 0000 01C2 while (1)
                 _0x25:
                 ; 0000 01C3       {
                 ; 0000 01C4             LED=!LED; delay_ms(9);
000181 9b1b      	SBIS 0x3,3
000182 c002      	RJMP _0x28
000183 981b      	CBI  0x3,3
000184 c001      	RJMP _0x29
                 _0x28:
000185 9a1b      	SBI  0x3,3
                 _0x29:
000186 e0a9      	LDI  R26,LOW(9)
000187 e0b0      	LDI  R27,0
000188 940e 01b3 	CALL _delay_ms
                 ; 0000 01C5 
                 ; 0000 01C6             E=getchar();
00018a df1b      	RCALL _getchar
00018b 2e5e      	MOV  R5,R30
                 ; 0000 01C7             delay_ms(1);
00018c e0a1      	LDI  R26,LOW(1)
00018d e0b0      	LDI  R27,0
00018e 940e 01b3 	CALL _delay_ms
                 ; 0000 01C8 
                 ; 0000 01C9             if( E == 'A' )
000190 e4e1      	LDI  R30,LOW(65)
000191 15e5      	CP   R30,R5
000192 f419      	BRNE _0x2A
                 ; 0000 01CA             {
                 ; 0000 01CB             Re1 = 1;   delay_ms(50);
000193 9a1c      	SBI  0x3,4
000194 940e 01af 	CALL SUBOPT_0x1
                 ; 0000 01CC             }
                 ; 0000 01CD             if( E == 'B' )
                 _0x2A:
000196 e4e2      	LDI  R30,LOW(66)
000197 15e5      	CP   R30,R5
000198 f419      	BRNE _0x2D
                 ; 0000 01CE             {
                 ; 0000 01CF             Re1 = 0;   delay_ms(50);
000199 981c      	CBI  0x3,4
00019a 940e 01af 	CALL SUBOPT_0x1
                 ; 0000 01D0             }
                 ; 0000 01D1             if( E == 'C' )
                 _0x2D:
00019c e4e3      	LDI  R30,LOW(67)
00019d 15e5      	CP   R30,R5
00019e f419      	BRNE _0x30
                 ; 0000 01D2             {
                 ; 0000 01D3             Re2 = 1;   delay_ms(50);
00019f 9ac7      	SBI  0x18,7
0001a0 940e 01af 	CALL SUBOPT_0x1
                 ; 0000 01D4             }
                 ; 0000 01D5             if( E == 'D' )
                 _0x30:
0001a2 e4e4      	LDI  R30,LOW(68)
0001a3 15e5      	CP   R30,R5
0001a4 f419      	BRNE _0x33
                 ; 0000 01D6             {
                 ; 0000 01D7             Re2 = 0;   delay_ms(50);
0001a5 98c7      	CBI  0x18,7
0001a6 940e 01af 	CALL SUBOPT_0x1
                 ; 0000 01D8             }
                 ; 0000 01D9       }
                 _0x33:
0001a8 cfd8      	RJMP _0x25
                 ; 0000 01DA }
                 _0x36:
0001a9 cfff      	RJMP _0x36
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.DSEG
                 _rx_buffer0:
000500           	.BYTE 0x40
                 _tx_buffer0:
000540           	.BYTE 0x40
                 _rx_buffer1:
000580           	.BYTE 0x40
                 _tx_buffer1:
0005c0           	.BYTE 0x40
                 _tx_wr_index1:
000600           	.BYTE 0x1
                 _tx_rd_index1:
000601           	.BYTE 0x1
                 _tx_counter1:
000602           	.BYTE 0x1
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 3 TIMES, CODE SIZE REDUCTION:1 WORDS
                 SUBOPT_0x0:
0001aa 93ea      	ST   -Y,R30
0001ab 93fa      	ST   -Y,R31
0001ac b7ef      	IN   R30,SREG
0001ad 93ea      	ST   -Y,R30
0001ae 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 4 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x1:
0001af e3a2      	LDI  R26,LOW(50)
0001b0 e0b0      	LDI  R27,0
0001b1 940c 01b3 	JMP  _delay_ms
                 
                 
                 	.CSEG
                 _delay_ms:
0001b3 9610      	adiw r26,0
0001b4 f039      	breq __delay_ms1
                 __delay_ms0:
                +
0001b5 e686     +LDI R24 , LOW ( 0xE66 )
0001b6 e09e     +LDI R25 , HIGH ( 0xE66 )
                +__DELAY_USW_LOOP :
0001b7 9701     +SBIW R24 , 1
0001b8 f7f1     +BRNE __DELAY_USW_LOOP
                 	__DELAY_USW 0xE66
0001b9 95a8      	wdr
0001ba 9711      	sbiw r26,1
0001bb f7c9      	brne __delay_ms0
                 __delay_ms1:
0001bc 9508      	ret
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega64A register use summary:
r0 :   4 r1 :   1 r2 :   2 r3 :   0 r4 :   4 r5 :   5 r6 :   5 r7 :   4 
r8 :   4 r9 :   0 r10:   4 r11:   2 r12:   3 r13:   0 r14:   0 r15:   0 
r16:   7 r17:  11 r18:   0 r19:   0 r20:   0 r21:   0 r22:   2 r23:   0 
r24:   9 r25:   3 r26:  12 r27:   6 r28:   1 r29:   1 r30: 157 r31:  17 
x  :   3 y  :  22 z  :  12 
Registers used: 25 out of 35 (71.4%)

ATmega64A instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   0 add   :   0 
adiw  :   1 and   :   0 andi  :   2 asr   :   0 bclr  :   0 bld   :   2 
brbc  :   0 brbs  :   0 brcc  :   0 brcs  :   0 break :   0 breq  :   5 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   0 
brlt  :   0 brmi  :   0 brne  :  18 brpl  :   0 brsh  :   0 brtc  :   0 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   0 call  :   9 
cbi   :   3 cbr   :   0 clc   :   0 clh   :   0 cli   :   2 cln   :   0 
clr   :   8 cls   :   0 clt   :   0 clv   :   0 clz   :   0 com   :   0 
cp    :  10 cpc   :   0 cpi   :   2 cpse  :   0 dec   :   3 des   :   0 
eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 
in    :   4 inc   :   6 jmp   :  37 ld    :  13 ldd   :   0 ldi   :  54 
lds   :   5 lpm   :   7 lsl   :   0 lsr   :   0 mov   :   8 movw  :   3 
mul   :   0 muls  :   0 mulsu :   0 neg   :   0 nop   :   0 or    :   0 
ori   :   0 out   :  45 pop   :   0 push  :   0 rcall :   1 ret   :   3 
reti  :   2 rjmp  :   7 rol   :   0 ror   :   0 sbc   :   0 sbci  :   5 
sbi   :   3 sbic  :   0 sbis  :   1 sbiw  :   5 sbr   :   0 sbrc  :   0 
sbrs  :   0 sec   :   0 seh   :   0 sei   :   2 sen   :   0 ser   :   0 
ses   :   0 set   :   2 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :  17 std   :   0 sts   :  33 sub   :   0 subi  :   8 swap  :   0 
tst   :   2 wdr   :   1 
Instructions used: 37 out of 116 (31.9%)

ATmega64A memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x00037a    846     44    890   65536   1.4%
[.dseg] 0x000100 0x000603      0    259    259    4096   6.3%
[.eseg] 0x000000 0x000000      0      0      0    2048   0.0%

Assembly complete, 0 errors, 10 warnings
