`define WITDTH 32
`define CLK_PERIOD 10
`define DUT_PARAM 1
// Macro definitions for AXI bus widths (configurable)
`define AXI_ADDR_WIDTH   32      // Address bus width (bits)
`define AXI_DATA_WIDTH   64      // Data bus width (bits)
`define AXI_ID_WIDTH     4       // Transaction ID width (bits)
`define AXI_USER_WIDTH   2       // Optional user signal width (bits)
`define SEQ_LIB_WR_WIDTH 50      // Width for write sequences in seqs lib (bits)
`define SEQ_LIB_RD_WIDTH 50      // Width for read sequences in seqs lib (bits)