const CCU_BASE: isize = 0x01c20000;
#[allow(non_camel_case_types)]
pub enum CCU {
    PLL_CPUX_CTRL = CCU_BASE + 0x000,
    PLL_AUDIO_CTRL = CCU_BASE + 0x008,
    PLL_VIDEO_CTRL = CCU_BASE + 0x010,
    PLL_VE_CTRL = CCU_BASE + 0x018,
    PLL_DDR_CTRL = CCU_BASE + 0x020,
    PLL_PERIPH0_CTRL = CCU_BASE + 0x028,
    PLL_GPU_CTRL = CCU_BASE + 0x038,
    PLL_PERIPH1_CTRL = CCU_BASE + 0x044,
    PLL_DE_CTRL = CCU_BASE + 0x048,
    CPUX_AXI_CFG = CCU_BASE + 0x050,
    AHB1_APB1_CFG = CCU_BASE + 0x054,
    APB2_CFG = CCU_BASE + 0x058,
    AHB2_CFG = CCU_BASE + 0x05C,
    BUS_CLK_GATING0 = CCU_BASE + 0x060,
    BUS_CLK_GATING1 = CCU_BASE + 0x064,
    BUS_CLK_GATING2 = CCU_BASE + 0x068,
    BUS_CLK_GATING3 = CCU_BASE + 0x06C,
    BUS_CLK_GATING4 = CCU_BASE + 0x070,
    THS_CLK = CCU_BASE + 0x074,
    NAND_CLK = CCU_BASE + 0x080,
    SDMMC0_CLK = CCU_BASE + 0x088,
    SDMMC1_CLK = CCU_BASE + 0x08C,
    SDMMC2_CLK = CCU_BASE + 0x090,
    CE_CLK = CCU_BASE + 0x09C,
    SPI0_CLK = CCU_BASE + 0x0A0,
    SPI1_CLK = CCU_BASE + 0x0A4,
    I2S_PCM0_CLK = CCU_BASE + 0x0B0,
    I2S_PCM1_CLK = CCU_BASE + 0x0B4,
    I2S_PCM2_CLK = CCU_BASE + 0x0B8,
    OWA_CLK = CCU_BASE + 0x0C0,
    USBPHY_CFG = CCU_BASE + 0x0CC,
    DRAM_CFG = CCU_BASE + 0x0F4,
    MBUS_RST = CCU_BASE + 0x0FC,
    DRAM_CLK_GATING = CCU_BASE + 0x100,
    DE_CLK = CCU_BASE + 0x104,
    TCON0_CLK = CCU_BASE + 0x118,
    TVE_CLK = CCU_BASE + 0x120,
    DEINTERLACE_CLK = CCU_BASE + 0x124,
    CSI_MISC_CLK = CCU_BASE + 0x130,
    CSI_CLK = CCU_BASE + 0x134,
    VE_CLK = CCU_BASE + 0x13C,
    AC_DIG_CLK = CCU_BASE + 0x140,
    AVS_CLK = CCU_BASE + 0x144,
    HDMI_CLK = CCU_BASE + 0x150,
    HDMI_SLOW_CLK = CCU_BASE + 0x154,
    MBUS_CLK = CCU_BASE + 0x15C,
    GPU_CLK = CCU_BASE + 0x1A0,
    PLL_STABLE_TIME0 = CCU_BASE + 0x200,
    PLL_STABLE_TIME1 = CCU_BASE + 0x204,
    PLL_CPUX_BIAS = CCU_BASE + 0x220,
    PLL_AUDIO_BIAS = CCU_BASE + 0x224,
    PLL_VIDEO_BIAS = CCU_BASE + 0x228,
    PLL_VE_BIAS = CCU_BASE + 0x22C,
    PLL_DDR_BIAS = CCU_BASE + 0x230,
    PLL_PERIPH0_BIAS = CCU_BASE + 0x234,
    PLL_GPU_BIAS = CCU_BASE + 0x23C,
    PLL_PERIPH1_BIAS = CCU_BASE + 0x244,
    PLL_DE_BIAS = CCU_BASE + 0x248,
    PLL_CPUX_TUN = CCU_BASE + 0x250,
    PLL_DDR_TUN = CCU_BASE + 0x260,
    PLL_CPUX_PAT_CTRL = CCU_BASE + 0x280,
    PLL_AUDIO_PAT_CTRL0 = CCU_BASE + 0x284,
    PLL_VIDEO_PAT_CTRL0 = CCU_BASE + 0x288,
    PLL_VE_PAT_CTRL = CCU_BASE + 0x28C,
    PLL_DDR_PAT_CTRL0 = CCU_BASE + 0x290,
    PLL_GPU_PAT_CTRL = CCU_BASE + 0x29C,
    PLL_PERIPH1_PAT_CTRL1 = CCU_BASE + 0x2A4,
    PLL_DE_PAT_CTRL = CCU_BASE + 0x2A8,
    BUS_SOFT_RST0 = CCU_BASE + 0x2C0,
    BUS_SOFT_RST1 = CCU_BASE + 0x2C4,
    BUS_SOFT_RST2 = CCU_BASE + 0x2C8,
    BUS_SOFT_RST3 = CCU_BASE + 0x2D0,
    BUS_SOFT_RST4 = CCU_BASE + 0x2D8,
    CCU_SEC_SWITCH = CCU_BASE + 0x2F0,
    PS_CTRL = CCU_BASE + 0x300,
    PS_CNT = CCU_BASE + 0x304,
    APB0_CLK_GATING = 0x01F01428,
}
