{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1400051525255 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1400051525255 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 14 16:12:05 2014 " "Processing started: Wed May 14 16:12:05 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1400051525255 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1400051525255 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PipelineCPU -c PipelineCPU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off PipelineCPU -c PipelineCPU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1400051525255 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1400051525717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wb.v 1 1 " "Found 1 design units, including 1 entities, in source file wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 WB " "Found entity 1: WB" {  } { { "WB.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/WB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400051525778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400051525778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seu.v 1 1 " "Found 1 design units, including 1 entities, in source file seu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEU " "Found entity 1: SEU" {  } { { "SEU.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/SEU.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400051525781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400051525781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf.v 3 3 " "Found 3 design units, including 3 entities, in source file rf.v" { { "Info" "ISGN_ENTITY_NAME" "1 RF " "Found entity 1: RF" {  } { { "RF.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/RF.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400051525784 ""} { "Info" "ISGN_ENTITY_NAME" "2 dec532 " "Found entity 2: dec532" {  } { { "RF.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/RF.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400051525784 ""} { "Info" "ISGN_ENTITY_NAME" "3 _register32 " "Found entity 3: _register32" {  } { { "RF.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/RF.v" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400051525784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400051525784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.v 4 4 " "Found 4 design units, including 4 entities, in source file reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 R_IF_ID " "Found entity 1: R_IF_ID" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/REG.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400051525788 ""} { "Info" "ISGN_ENTITY_NAME" "2 R_ID_EX " "Found entity 2: R_ID_EX" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/REG.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400051525788 ""} { "Info" "ISGN_ENTITY_NAME" "3 R_EX_MEM " "Found entity 3: R_EX_MEM" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/REG.v" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400051525788 ""} { "Info" "ISGN_ENTITY_NAME" "4 R_MEM_WB " "Found entity 4: R_MEM_WB" {  } { { "REG.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/REG.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400051525788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400051525788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelinecpu.v 1 1 " "Found 1 design units, including 1 entities, in source file pipelinecpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 PipelineCPU " "Found entity 1: PipelineCPU" {  } { { "PipelineCPU.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/PipelineCPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400051525792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400051525792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/PC.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400051525794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400051525794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 5 5 " "Found 5 design units, including 5 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX32_1 " "Found entity 1: MUX32_1" {  } { { "MUX.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/MUX.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400051525798 ""} { "Info" "ISGN_ENTITY_NAME" "2 MUX4_1 " "Found entity 2: MUX4_1" {  } { { "MUX.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/MUX.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400051525798 ""} { "Info" "ISGN_ENTITY_NAME" "3 MUX3_1 " "Found entity 3: MUX3_1" {  } { { "MUX.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/MUX.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400051525798 ""} { "Info" "ISGN_ENTITY_NAME" "4 MUX2_1 " "Found entity 4: MUX2_1" {  } { { "MUX.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/MUX.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400051525798 ""} { "Info" "ISGN_ENTITY_NAME" "5 MUX2_1_5bits " "Found entity 5: MUX2_1_5bits" {  } { { "MUX.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/MUX.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400051525798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400051525798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.v 1 1 " "Found 1 design units, including 1 entities, in source file mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM " "Found entity 1: MEM" {  } { { "MEM.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/MEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400051525801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400051525801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maincontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file maincontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 MainControl " "Found entity 1: MainControl" {  } { { "MainControl.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/MainControl.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400051525805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400051525805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "im.v 1 1 " "Found 1 design units, including 1 entities, in source file im.v" { { "Info" "ISGN_ENTITY_NAME" "1 IM " "Found entity 1: IM" {  } { { "IM.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/IM.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400051525809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400051525809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if.v 1 1 " "Found 1 design units, including 1 entities, in source file if.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF " "Found entity 1: IF" {  } { { "IF.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/IF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400051525812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400051525812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id.v 1 1 " "Found 1 design units, including 1 entities, in source file id.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID " "Found entity 1: ID" {  } { { "ID.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/ID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400051525815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400051525815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex.v 1 1 " "Found 1 design units, including 1 entities, in source file ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX " "Found entity 1: EX" {  } { { "EX.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/EX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400051525817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400051525817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dm.v 1 1 " "Found 1 design units, including 1 entities, in source file dm.v" { { "Info" "ISGN_ENTITY_NAME" "1 DM " "Found entity 1: DM" {  } { { "DM.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/DM.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400051525820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400051525820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "ALUControl.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/ALUControl.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400051525822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400051525822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/ALU.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400051525825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400051525825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.v 3 3 " "Found 3 design units, including 3 entities, in source file add.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADD " "Found entity 1: ADD" {  } { { "ADD.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/ADD.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400051525827 ""} { "Info" "ISGN_ENTITY_NAME" "2 cla32 " "Found entity 2: cla32" {  } { { "ADD.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/ADD.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400051525827 ""} { "Info" "ISGN_ENTITY_NAME" "3 cla4 " "Found entity 3: cla4" {  } { { "ADD.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/ADD.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1400051525827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1400051525827 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PipelineCPU " "Elaborating entity \"PipelineCPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1400051525863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF IF:U0_IF " "Elaborating entity \"IF\" for hierarchy \"IF:U0_IF\"" {  } { { "PipelineCPU.v" "U0_IF" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/PipelineCPU.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400051525868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC IF:U0_IF\|PC:U0_PC " "Elaborating entity \"PC\" for hierarchy \"IF:U0_IF\|PC:U0_PC\"" {  } { { "IF.v" "U0_PC" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/IF.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400051525871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IM IF:U0_IF\|IM:U1_IM " "Elaborating entity \"IM\" for hierarchy \"IF:U0_IF\|IM:U1_IM\"" {  } { { "IF.v" "U1_IM" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/IF.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400051525874 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "76 0 2047 IM.v(21) " "Verilog HDL warning at IM.v(21): number of words (76) in memory file does not match the number of elements in the address range \[0:2047\]" {  } { { "IM.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/IM.v" 21 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1400051525876 "|PipelineCPU|IF:U0_IF|IM:U1_IM"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "inst_mem IM.v(20) " "Verilog HDL warning at IM.v(20): initial value for variable inst_mem should be constant" {  } { { "IM.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/IM.v" 20 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1400051525876 "|PipelineCPU|IF:U0_IF|IM:U1_IM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_mem 0 IM.v(18) " "Net \"inst_mem\" at IM.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "IM.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/IM.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1400051525876 "|PipelineCPU|IF:U0_IF|IM:U1_IM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R_IF_ID IF:U0_IF\|R_IF_ID:U2_IF_ID " "Elaborating entity \"R_IF_ID\" for hierarchy \"IF:U0_IF\|R_IF_ID:U2_IF_ID\"" {  } { { "IF.v" "U2_IF_ID" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/IF.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400051525877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD IF:U0_IF\|ADD:U3_ADD_PC " "Elaborating entity \"ADD\" for hierarchy \"IF:U0_IF\|ADD:U3_ADD_PC\"" {  } { { "IF.v" "U3_ADD_PC" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/IF.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400051525880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla32 IF:U0_IF\|ADD:U3_ADD_PC\|cla32:U0_cla32 " "Elaborating entity \"cla32\" for hierarchy \"IF:U0_IF\|ADD:U3_ADD_PC\|cla32:U0_cla32\"" {  } { { "ADD.v" "U0_cla32" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/ADD.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400051525883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla4 IF:U0_IF\|ADD:U3_ADD_PC\|cla32:U0_cla32\|cla4:U0_cla4 " "Elaborating entity \"cla4\" for hierarchy \"IF:U0_IF\|ADD:U3_ADD_PC\|cla32:U0_cla32\|cla4:U0_cla4\"" {  } { { "ADD.v" "U0_cla4" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/ADD.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400051525885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_1 IF:U0_IF\|MUX2_1:U4_MUX2_1 " "Elaborating entity \"MUX2_1\" for hierarchy \"IF:U0_IF\|MUX2_1:U4_MUX2_1\"" {  } { { "IF.v" "U4_MUX2_1" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/IF.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400051525896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID ID:U1_ID " "Elaborating entity \"ID\" for hierarchy \"ID:U1_ID\"" {  } { { "PipelineCPU.v" "U1_ID" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/PipelineCPU.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400051525898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF ID:U1_ID\|RF:U0_RF " "Elaborating entity \"RF\" for hierarchy \"ID:U1_ID\|RF:U0_RF\"" {  } { { "ID.v" "U0_RF" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/ID.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400051525901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX32_1 ID:U1_ID\|RF:U0_RF\|MUX32_1:U0_MUX32_1 " "Elaborating entity \"MUX32_1\" for hierarchy \"ID:U1_ID\|RF:U0_RF\|MUX32_1:U0_MUX32_1\"" {  } { { "RF.v" "U0_MUX32_1" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/RF.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400051525909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_register32 ID:U1_ID\|RF:U0_RF\|_register32:U2_register32 " "Elaborating entity \"_register32\" for hierarchy \"ID:U1_ID\|RF:U0_RF\|_register32:U2_register32\"" {  } { { "RF.v" "U2_register32" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/RF.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400051525917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec532 ID:U1_ID\|RF:U0_RF\|dec532:U34_dec532 " "Elaborating entity \"dec532\" for hierarchy \"ID:U1_ID\|RF:U0_RF\|dec532:U34_dec532\"" {  } { { "RF.v" "U34_dec532" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/RF.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400051525950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R_ID_EX ID:U1_ID\|R_ID_EX:U1_ID_EX " "Elaborating entity \"R_ID_EX\" for hierarchy \"ID:U1_ID\|R_ID_EX:U1_ID_EX\"" {  } { { "ID.v" "U1_ID_EX" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/ID.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400051525953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MainControl ID:U1_ID\|MainControl:U2_MainControl " "Elaborating entity \"MainControl\" for hierarchy \"ID:U1_ID\|MainControl:U2_MainControl\"" {  } { { "ID.v" "U2_MainControl" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/ID.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400051525956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEU ID:U1_ID\|SEU:U3_SEU " "Elaborating entity \"SEU\" for hierarchy \"ID:U1_ID\|SEU:U3_SEU\"" {  } { { "ID.v" "U3_SEU" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/ID.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400051525958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX EX:U2_EX " "Elaborating entity \"EX\" for hierarchy \"EX:U2_EX\"" {  } { { "PipelineCPU.v" "U2_EX" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/PipelineCPU.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400051525960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU EX:U2_EX\|ALU:U0_ALU " "Elaborating entity \"ALU\" for hierarchy \"EX:U2_EX\|ALU:U0_ALU\"" {  } { { "EX.v" "U0_ALU" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/EX.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400051525979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R_EX_MEM EX:U2_EX\|R_EX_MEM:U1_EX_MEM " "Elaborating entity \"R_EX_MEM\" for hierarchy \"EX:U2_EX\|R_EX_MEM:U1_EX_MEM\"" {  } { { "EX.v" "U1_EX_MEM" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/EX.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400051526002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_1_5bits EX:U2_EX\|MUX2_1_5bits:U5_MUX_reg " "Elaborating entity \"MUX2_1_5bits\" for hierarchy \"EX:U2_EX\|MUX2_1_5bits:U5_MUX_reg\"" {  } { { "EX.v" "U5_MUX_reg" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/EX.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400051526017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl EX:U2_EX\|ALUControl:U6_ALUControl " "Elaborating entity \"ALUControl\" for hierarchy \"EX:U2_EX\|ALUControl:U6_ALUControl\"" {  } { { "EX.v" "U6_ALUControl" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/EX.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400051526019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM MEM:U3_MEM " "Elaborating entity \"MEM\" for hierarchy \"MEM:U3_MEM\"" {  } { { "PipelineCPU.v" "U3_MEM" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/PipelineCPU.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400051526021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DM MEM:U3_MEM\|DM:U0_DM " "Elaborating entity \"DM\" for hierarchy \"MEM:U3_MEM\|DM:U0_DM\"" {  } { { "MEM.v" "U0_DM" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/MEM.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400051526030 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_data DM.v(17) " "Output port \"o_data\" at DM.v(17) has no driver" {  } { { "DM.v" "" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/DM.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1400051526031 "|PipelineCPU|MEM:U3_MEM|DM:U0_DM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R_MEM_WB MEM:U3_MEM\|R_MEM_WB:U1_MEM_WB " "Elaborating entity \"R_MEM_WB\" for hierarchy \"MEM:U3_MEM\|R_MEM_WB:U1_MEM_WB\"" {  } { { "MEM.v" "U1_MEM_WB" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/MEM.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400051526033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB WB:U4_WB " "Elaborating entity \"WB\" for hierarchy \"WB:U4_WB\"" {  } { { "PipelineCPU.v" "U4_WB" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/PipelineCPU.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1400051526035 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "EX:U2_EX\|w_write_reg\[31\] " "Net \"EX:U2_EX\|w_write_reg\[31\]\" is missing source, defaulting to GND" {  } { { "EX.v" "w_write_reg\[31\]" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/EX.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1400051526330 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "EX:U2_EX\|w_write_reg\[30\] " "Net \"EX:U2_EX\|w_write_reg\[30\]\" is missing source, defaulting to GND" {  } { { "EX.v" "w_write_reg\[30\]" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/EX.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1400051526330 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "EX:U2_EX\|w_write_reg\[29\] " "Net \"EX:U2_EX\|w_write_reg\[29\]\" is missing source, defaulting to GND" {  } { { "EX.v" "w_write_reg\[29\]" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/EX.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1400051526330 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "EX:U2_EX\|w_write_reg\[28\] " "Net \"EX:U2_EX\|w_write_reg\[28\]\" is missing source, defaulting to GND" {  } { { "EX.v" "w_write_reg\[28\]" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/EX.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1400051526330 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "EX:U2_EX\|w_write_reg\[27\] " "Net \"EX:U2_EX\|w_write_reg\[27\]\" is missing source, defaulting to GND" {  } { { "EX.v" "w_write_reg\[27\]" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/EX.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1400051526330 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "EX:U2_EX\|w_write_reg\[26\] " "Net \"EX:U2_EX\|w_write_reg\[26\]\" is missing source, defaulting to GND" {  } { { "EX.v" "w_write_reg\[26\]" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/EX.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1400051526330 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "EX:U2_EX\|w_write_reg\[25\] " "Net \"EX:U2_EX\|w_write_reg\[25\]\" is missing source, defaulting to GND" {  } { { "EX.v" "w_write_reg\[25\]" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/EX.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1400051526330 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "EX:U2_EX\|w_write_reg\[24\] " "Net \"EX:U2_EX\|w_write_reg\[24\]\" is missing source, defaulting to GND" {  } { { "EX.v" "w_write_reg\[24\]" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/EX.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1400051526330 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "EX:U2_EX\|w_write_reg\[23\] " "Net \"EX:U2_EX\|w_write_reg\[23\]\" is missing source, defaulting to GND" {  } { { "EX.v" "w_write_reg\[23\]" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/EX.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1400051526330 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "EX:U2_EX\|w_write_reg\[22\] " "Net \"EX:U2_EX\|w_write_reg\[22\]\" is missing source, defaulting to GND" {  } { { "EX.v" "w_write_reg\[22\]" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/EX.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1400051526330 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "EX:U2_EX\|w_write_reg\[21\] " "Net \"EX:U2_EX\|w_write_reg\[21\]\" is missing source, defaulting to GND" {  } { { "EX.v" "w_write_reg\[21\]" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/EX.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1400051526330 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "EX:U2_EX\|w_write_reg\[20\] " "Net \"EX:U2_EX\|w_write_reg\[20\]\" is missing source, defaulting to GND" {  } { { "EX.v" "w_write_reg\[20\]" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/EX.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1400051526330 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "EX:U2_EX\|w_write_reg\[19\] " "Net \"EX:U2_EX\|w_write_reg\[19\]\" is missing source, defaulting to GND" {  } { { "EX.v" "w_write_reg\[19\]" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/EX.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1400051526330 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "EX:U2_EX\|w_write_reg\[18\] " "Net \"EX:U2_EX\|w_write_reg\[18\]\" is missing source, defaulting to GND" {  } { { "EX.v" "w_write_reg\[18\]" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/EX.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1400051526330 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "EX:U2_EX\|w_write_reg\[17\] " "Net \"EX:U2_EX\|w_write_reg\[17\]\" is missing source, defaulting to GND" {  } { { "EX.v" "w_write_reg\[17\]" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/EX.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1400051526330 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "EX:U2_EX\|w_write_reg\[16\] " "Net \"EX:U2_EX\|w_write_reg\[16\]\" is missing source, defaulting to GND" {  } { { "EX.v" "w_write_reg\[16\]" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/EX.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1400051526330 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "EX:U2_EX\|w_write_reg\[15\] " "Net \"EX:U2_EX\|w_write_reg\[15\]\" is missing source, defaulting to GND" {  } { { "EX.v" "w_write_reg\[15\]" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/EX.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1400051526330 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "EX:U2_EX\|w_write_reg\[14\] " "Net \"EX:U2_EX\|w_write_reg\[14\]\" is missing source, defaulting to GND" {  } { { "EX.v" "w_write_reg\[14\]" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/EX.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1400051526330 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "EX:U2_EX\|w_write_reg\[13\] " "Net \"EX:U2_EX\|w_write_reg\[13\]\" is missing source, defaulting to GND" {  } { { "EX.v" "w_write_reg\[13\]" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/EX.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1400051526330 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "EX:U2_EX\|w_write_reg\[12\] " "Net \"EX:U2_EX\|w_write_reg\[12\]\" is missing source, defaulting to GND" {  } { { "EX.v" "w_write_reg\[12\]" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/EX.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1400051526330 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "EX:U2_EX\|w_write_reg\[11\] " "Net \"EX:U2_EX\|w_write_reg\[11\]\" is missing source, defaulting to GND" {  } { { "EX.v" "w_write_reg\[11\]" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/EX.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1400051526330 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "EX:U2_EX\|w_write_reg\[10\] " "Net \"EX:U2_EX\|w_write_reg\[10\]\" is missing source, defaulting to GND" {  } { { "EX.v" "w_write_reg\[10\]" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/EX.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1400051526330 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "EX:U2_EX\|w_write_reg\[9\] " "Net \"EX:U2_EX\|w_write_reg\[9\]\" is missing source, defaulting to GND" {  } { { "EX.v" "w_write_reg\[9\]" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/EX.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1400051526330 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "EX:U2_EX\|w_write_reg\[8\] " "Net \"EX:U2_EX\|w_write_reg\[8\]\" is missing source, defaulting to GND" {  } { { "EX.v" "w_write_reg\[8\]" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/EX.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1400051526330 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "EX:U2_EX\|w_write_reg\[7\] " "Net \"EX:U2_EX\|w_write_reg\[7\]\" is missing source, defaulting to GND" {  } { { "EX.v" "w_write_reg\[7\]" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/EX.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1400051526330 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "EX:U2_EX\|w_write_reg\[6\] " "Net \"EX:U2_EX\|w_write_reg\[6\]\" is missing source, defaulting to GND" {  } { { "EX.v" "w_write_reg\[6\]" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/EX.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1400051526330 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "EX:U2_EX\|w_write_reg\[5\] " "Net \"EX:U2_EX\|w_write_reg\[5\]\" is missing source, defaulting to GND" {  } { { "EX.v" "w_write_reg\[5\]" { Text "D:/Programming/Verilog/2014-1/PipelineCPU/EX.v" 16 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1400051526330 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1400051526330 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1400051526567 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 34 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "446 " "Peak virtual memory: 446 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1400051526660 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 14 16:12:06 2014 " "Processing ended: Wed May 14 16:12:06 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1400051526660 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1400051526660 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1400051526660 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1400051526660 ""}
