--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Thu Apr 28 16:42:22 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     REU
Constraint file: REU_temp_lse.sdc 
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 976.000000 -waveform { 0.000000 488.000000 } -name PHI2 [ get_ports { PHI2 } ]
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 955.042ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \dmaseq/DMA_114  (from PHI2 +)
   Destination:    FD1S3IX    D              \reureg/REUA[18]_655  (to PHI2 -)

   Delay:                  20.798ns  (28.2% logic, 71.8% route), 12 logic levels.

 Constraint Details:

     20.798ns data_path \dmaseq/DMA_114 to \reureg/REUA[18]_655 meets
    976.000ns delay constraint less
      0.160ns L_S requirement (totaling 975.840ns) by 955.042ns

 Path Details: \dmaseq/DMA_114 to \reureg/REUA[18]_655

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \dmaseq/DMA_114 (from PHI2)
Route        42   e 2.113                                  DMA
LUT4        ---     0.493              A to Z              i2223_2_lut_rep_87
Route         2   e 1.141                                  n4128
LUT4        ---     0.493              A to Z              i1_2_lut_rep_70_3_lut_4_lut
Route        20   e 1.828                                  n4111
LUT4        ---     0.493              B to Z              \reureg/XferType_1__I_0_i1_3_lut_rep_60_4_lut
Route        10   e 1.604                                  n4101
LUT4        ---     0.493              D to Z              \reureg/i1_4_lut
Route         1   e 0.941                                  \reureg/n5
LUT4        ---     0.493              A to Z              \reureg/i3_4_lut
Route         2   e 1.141                                  IncREUAg
LUT4        ---     0.493              A to Z              \dmaseq/i8_4_lut
Route         2   e 1.141                                  REUAOut_15__N_146
LUT4        ---     0.493              B to Z              \reureg/i1_2_lut_adj_164
Route         1   e 0.941                                  \reureg/n10_adj_656
LUT4        ---     0.493              D to Z              \reureg/i8_4_lut
Route         3   e 1.258                                  \reureg/REUAOut_18__N_129
LUT4        ---     0.493              B to Z              \reureg/i799_2_lut_3_lut
Route         1   e 0.941                                  \reureg/n972
LUT4        ---     0.493              D to Z              \reureg/mux_169_i3_4_lut
Route         1   e 0.941                                  \reureg/REUAOut_18__N_126
LUT4        ---     0.493              D to Z              \reureg/mux_172_i3_3_lut_4_lut
Route         1   e 0.941                                  \reureg/REUAOut_18__N_125
                  --------
                   20.798  (28.2% logic, 71.8% route), 12 logic levels.


Passed:  The following path meets requirements by 955.042ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \dmaseq/DMA_114  (from PHI2 +)
   Destination:    FD1S3IX    D              \reureg/REUA[17]_656  (to PHI2 -)

   Delay:                  20.798ns  (28.2% logic, 71.8% route), 12 logic levels.

 Constraint Details:

     20.798ns data_path \dmaseq/DMA_114 to \reureg/REUA[17]_656 meets
    976.000ns delay constraint less
      0.160ns L_S requirement (totaling 975.840ns) by 955.042ns

 Path Details: \dmaseq/DMA_114 to \reureg/REUA[17]_656

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \dmaseq/DMA_114 (from PHI2)
Route        42   e 2.113                                  DMA
LUT4        ---     0.493              A to Z              i2223_2_lut_rep_87
Route         2   e 1.141                                  n4128
LUT4        ---     0.493              A to Z              i1_2_lut_rep_70_3_lut_4_lut
Route        20   e 1.828                                  n4111
LUT4        ---     0.493              B to Z              \reureg/XferType_1__I_0_i1_3_lut_rep_60_4_lut
Route        10   e 1.604                                  n4101
LUT4        ---     0.493              D to Z              \reureg/i1_4_lut
Route         1   e 0.941                                  \reureg/n5
LUT4        ---     0.493              A to Z              \reureg/i3_4_lut
Route         2   e 1.141                                  IncREUAg
LUT4        ---     0.493              A to Z              \dmaseq/i8_4_lut
Route         2   e 1.141                                  REUAOut_15__N_146
LUT4        ---     0.493              B to Z              \reureg/i1_2_lut_adj_164
Route         1   e 0.941                                  \reureg/n10_adj_656
LUT4        ---     0.493              D to Z              \reureg/i8_4_lut
Route         3   e 1.258                                  \reureg/REUAOut_18__N_129
LUT4        ---     0.493              B to Z              \reureg/i791_2_lut_rep_52
Route         1   e 0.941                                  \reureg/n4093
LUT4        ---     0.493              D to Z              \reureg/mux_169_i2_4_lut
Route         1   e 0.941                                  \reureg/REUAOut_17__N_133
LUT4        ---     0.493              D to Z              \reureg/mux_172_i2_3_lut_4_lut
Route         1   e 0.941                                  \reureg/REUAOut_17__N_132
                  --------
                   20.798  (28.2% logic, 71.8% route), 12 logic levels.


Passed:  The following path meets requirements by 955.102ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \dmaseq/DMA_114  (from PHI2 +)
   Destination:    FD1S3IX    D              \reureg/CA[7]_586  (to PHI2 -)

   Delay:                  20.738ns  (31.4% logic, 68.6% route), 15 logic levels.

 Constraint Details:

     20.738ns data_path \dmaseq/DMA_114 to \reureg/CA[7]_586 meets
    976.000ns delay constraint less
      0.160ns L_S requirement (totaling 975.840ns) by 955.102ns

 Path Details: \dmaseq/DMA_114 to \reureg/CA[7]_586

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \dmaseq/DMA_114 (from PHI2)
Route        42   e 2.113                                  DMA
LUT4        ---     0.493              A to Z              i2223_2_lut_rep_87
Route         2   e 1.141                                  n4128
LUT4        ---     0.493              A to Z              i1_2_lut_rep_70_3_lut_4_lut
Route        20   e 1.828                                  n4111
LUT4        ---     0.493              B to Z              \reureg/XferType_1__I_0_i2_3_lut_rep_62_4_lut
Route        11   e 1.632                                  n4103
LUT4        ---     0.493              A to Z              \dmaseq/i2_3_lut_rep_56
Route         1   e 0.941                                  \dmaseq/n4097
LUT4        ---     0.493              B to Z              \dmaseq/i1_3_lut
Route         1   e 0.020                                  \dmaseq/XferEnd_N_604
MUXL5       ---     0.233           BLUT to Z              \dmaseq/XferEnd_I_142
Route         1   e 0.941                                  \dmaseq/XferEnd_N_603
LUT4        ---     0.493              C to Z              \dmaseq/XferEnd_I_0_126_4_lut
Route        14   e 1.807                                  XferEnd_N_599
LUT4        ---     0.493              B to Z              \dmaseq/AutoloadEN_I_0_2_lut_rep_54_3_lut
Route        23   e 1.836                                  n4095
A1_TO_FCO   ---     0.827           A[2] to COUT           \reureg/CAOut_7__I_0_1
Route         1   e 0.020                                  \reureg/n3314
FCI_TO_FCO  ---     0.157            CIN to COUT           \reureg/CAOut_7__I_0_3
Route         1   e 0.020                                  \reureg/n3315
FCI_TO_FCO  ---     0.157            CIN to COUT           \reureg/CAOut_7__I_0_5
Route         1   e 0.020                                  \reureg/n3316
FCI_TO_FCO  ---     0.157            CIN to COUT           \reureg/CAOut_7__I_0_7
Route         1   e 0.020                                  \reureg/n3317
FCI_TO_F    ---     0.598            CIN to S[2]           \reureg/CAOut_7__I_0_9
Route         1   e 0.941                                  \reureg/CAOut_7__N_280[7]
LUT4        ---     0.493              D to Z              \reureg/mux_171_i8_3_lut_4_lut
Route         1   e 0.941                                  \reureg/CAOut_7__N_277
                  --------
                   20.738  (31.4% logic, 68.6% route), 15 logic levels.

Report: 20.958 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 122.000000 -waveform { 0.000000 61.000000 } -name C8M [ get_ports { C8M } ]
            205 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 111.583ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \ramctrl/InitDone_138  (from C8M +)
   Destination:    FD1S3AX    D              \ramctrl/nCS_140  (to C8M +)

   Delay:                  10.257ns  (28.4% logic, 71.6% route), 6 logic levels.

 Constraint Details:

     10.257ns data_path \ramctrl/InitDone_138 to \ramctrl/nCS_140 meets
    122.000ns delay constraint less
      0.160ns L_S requirement (totaling 121.840ns) by 111.583ns

 Path Details: \ramctrl/InitDone_138 to \ramctrl/nCS_140

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \ramctrl/InitDone_138 (from C8M)
Route        10   e 1.662                                  \ramctrl/InitDone
LUT4        ---     0.493              B to Z              \ramctrl/i2235_3_lut_rep_82
Route         5   e 1.405                                  \ramctrl/n4123
LUT4        ---     0.493              B to Z              \ramctrl/i2_3_lut_rep_75
Route         3   e 1.258                                  \ramctrl/n4116
LUT4        ---     0.493              D to Z              \ramctrl/i2344_2_lut_3_lut_4_lut
Route         2   e 1.141                                  \ramctrl/n2542
LUT4        ---     0.493              B to Z              \ramctrl/S_2__I_0_174_i3_4_lut
Route         1   e 0.941                                  \ramctrl/n2601
LUT4        ---     0.493              D to Z              \ramctrl/S_2__I_0_174_i7_3_lut_4_lut
Route         1   e 0.941                                  \ramctrl/nCS_N_64
                  --------
                   10.257  (28.4% logic, 71.6% route), 6 logic levels.


Passed:  The following path meets requirements by 111.583ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3AX    CK             \ramctrl/InitDone_138  (from C8M +)
   Destination:    FD1S3AX    D              \ramctrl/nRAS_141  (to C8M +)

   Delay:                  10.257ns  (28.4% logic, 71.6% route), 6 logic levels.

 Constraint Details:

     10.257ns data_path \ramctrl/InitDone_138 to \ramctrl/nRAS_141 meets
    122.000ns delay constraint less
      0.160ns L_S requirement (totaling 121.840ns) by 111.583ns

 Path Details: \ramctrl/InitDone_138 to \ramctrl/nRAS_141

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \ramctrl/InitDone_138 (from C8M)
Route        10   e 1.662                                  \ramctrl/InitDone
LUT4        ---     0.493              B to Z              \ramctrl/i2235_3_lut_rep_82
Route         5   e 1.405                                  \ramctrl/n4123
LUT4        ---     0.493              B to Z              \ramctrl/i2_3_lut_rep_75
Route         3   e 1.258                                  \ramctrl/n4116
LUT4        ---     0.493              D to Z              \ramctrl/i2344_2_lut_3_lut_4_lut
Route         2   e 1.141                                  \ramctrl/n2542
LUT4        ---     0.493              B to Z              \ramctrl/S_2__I_0_175_i3_4_lut
Route         1   e 0.941                                  \ramctrl/n3_adj_670
LUT4        ---     0.493              D to Z              \ramctrl/S_2__I_0_175_i7_3_lut_4_lut
Route         1   e 0.941                                  \ramctrl/nRAS_N_84
                  --------
                   10.257  (28.4% logic, 71.6% route), 6 logic levels.


Passed:  The following path meets requirements by 111.783ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \ramctrl/RefCnt_264__i0  (from C8M +)
   Destination:    FD1S3AX    D              \ramctrl/nCS_140  (to C8M +)

   Delay:                  10.057ns  (28.9% logic, 71.1% route), 6 logic levels.

 Constraint Details:

     10.057ns data_path \ramctrl/RefCnt_264__i0 to \ramctrl/nCS_140 meets
    122.000ns delay constraint less
      0.160ns L_S requirement (totaling 121.840ns) by 111.783ns

 Path Details: \ramctrl/RefCnt_264__i0 to \ramctrl/nCS_140

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \ramctrl/RefCnt_264__i0 (from C8M)
Route         5   e 1.462                                  \ramctrl/RefCnt[0]
LUT4        ---     0.493              A to Z              \ramctrl/i2235_3_lut_rep_82
Route         5   e 1.405                                  \ramctrl/n4123
LUT4        ---     0.493              B to Z              \ramctrl/i2_3_lut_rep_75
Route         3   e 1.258                                  \ramctrl/n4116
LUT4        ---     0.493              D to Z              \ramctrl/i2344_2_lut_3_lut_4_lut
Route         2   e 1.141                                  \ramctrl/n2542
LUT4        ---     0.493              B to Z              \ramctrl/S_2__I_0_174_i3_4_lut
Route         1   e 0.941                                  \ramctrl/n2601
LUT4        ---     0.493              D to Z              \ramctrl/S_2__I_0_174_i7_3_lut_4_lut
Route         1   e 0.941                                  \ramctrl/nCS_N_64
                  --------
                   10.057  (28.9% logic, 71.1% route), 6 logic levels.

Report: 10.417 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 976.000000         |             |             |
-waveform { 0.000000 488.000000 } -name |             |             |
PHI2 [ get_ports { PHI2 } ]             |   976.000 ns|    20.958 ns|    12  
                                        |             |             |
create_clock -period 122.000000         |             |             |
-waveform { 0.000000 61.000000 } -name  |             |             |
C8M [ get_ports { C8M } ]               |   122.000 ns|    10.417 ns|     6  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  17238 paths, 428 nets, and 1225 connections (62.9% coverage)


Peak memory: 76587008 bytes, TRCE: 7749632 bytes, DLYMAN: 163840 bytes
CPU_TIME_REPORT: 0 secs 
