{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1591496523822 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591496523834 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 07 11:22:03 2020 " "Processing started: Sun Jun 07 11:22:03 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1591496523834 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591496523834 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591496523834 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1591496525550 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1591496525550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496544150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591496544150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/qsyscore.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/qsyscore.v" { { "Info" "ISGN_ENTITY_NAME" "1 QsysCore " "Found entity 1: QsysCore" {  } { { "QsysCore/synthesis/QsysCore.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/QsysCore.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496544160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591496544160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "QsysCore/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496544169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591496544169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "QsysCore/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496544178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591496544178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/qsyscore_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/qsyscore_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 QsysCore_mm_interconnect_0 " "Found entity 1: QsysCore_mm_interconnect_0" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496544192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591496544192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/qsyscore_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/qsyscore_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 QsysCore_mm_interconnect_0_avalon_st_adapter " "Found entity 1: QsysCore_mm_interconnect_0_avalon_st_adapter" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496544202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591496544202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/qsyscore_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/qsyscore_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QsysCore_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: QsysCore_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496544210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591496544210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/qsyscore_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/qsyscore_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QsysCore_mm_interconnect_0_rsp_mux " "Found entity 1: QsysCore_mm_interconnect_0_rsp_mux" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496544219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591496544219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsyscore/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "QsysCore/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496544228 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "QsysCore/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496544228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591496544228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/qsyscore_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/qsyscore_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QsysCore_mm_interconnect_0_rsp_demux " "Found entity 1: QsysCore_mm_interconnect_0_rsp_demux" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496544237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591496544237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/qsyscore_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/qsyscore_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QsysCore_mm_interconnect_0_cmd_mux " "Found entity 1: QsysCore_mm_interconnect_0_cmd_mux" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496544245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591496544245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/qsyscore_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/qsyscore_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QsysCore_mm_interconnect_0_cmd_demux " "Found entity 1: QsysCore_mm_interconnect_0_cmd_demux" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496544254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591496544254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "QsysCore/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496544265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591496544265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsyscore/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "QsysCore/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496544277 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "QsysCore/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496544277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591496544277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "QsysCore/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496544288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591496544288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "QsysCore/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496544296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591496544296 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel QsysCore_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at QsysCore_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591496544303 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel QsysCore_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at QsysCore_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591496544304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/qsyscore_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsyscore/synthesis/submodules/qsyscore_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QsysCore_mm_interconnect_0_router_001_default_decode " "Found entity 1: QsysCore_mm_interconnect_0_router_001_default_decode" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496544308 ""} { "Info" "ISGN_ENTITY_NAME" "2 QsysCore_mm_interconnect_0_router_001 " "Found entity 2: QsysCore_mm_interconnect_0_router_001" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_router_001.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496544308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591496544308 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel QsysCore_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at QsysCore_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591496544313 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel QsysCore_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at QsysCore_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591496544314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/qsyscore_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsyscore/synthesis/submodules/qsyscore_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 QsysCore_mm_interconnect_0_router_default_decode " "Found entity 1: QsysCore_mm_interconnect_0_router_default_decode" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496544318 ""} { "Info" "ISGN_ENTITY_NAME" "2 QsysCore_mm_interconnect_0_router " "Found entity 2: QsysCore_mm_interconnect_0_router" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_router.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496544318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591496544318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "QsysCore/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496544328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591496544328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "QsysCore/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496544337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591496544337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "QsysCore/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496544347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591496544347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "QsysCore/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496544357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591496544357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "QsysCore/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496544367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591496544367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/spislavetoavalonmasterbridge.v 14 14 " "Found 14 design units, including 14 entities, in source file qsyscore/synthesis/submodules/spislavetoavalonmasterbridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master_inst_for_spichain_in_stream_arbitrator " "Found entity 1: altera_avalon_packets_to_master_inst_for_spichain_in_stream_arbitrator" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496544405 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_avalon_packets_to_master_inst_for_spichain_out_stream_arbitrator " "Found entity 2: altera_avalon_packets_to_master_inst_for_spichain_out_stream_arbitrator" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 100 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496544405 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_avalon_st_bytes_to_packets_inst_for_spichain_in_bytes_stream_arbitrator " "Found entity 3: altera_avalon_st_bytes_to_packets_inst_for_spichain_in_bytes_stream_arbitrator" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496544405 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_avalon_st_bytes_to_packets_inst_for_spichain_out_packets_stream_arbitrator " "Found entity 4: altera_avalon_st_bytes_to_packets_inst_for_spichain_out_packets_stream_arbitrator" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496544405 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_avalon_st_packets_to_bytes_inst_for_spichain_in_packets_stream_arbitrator " "Found entity 5: altera_avalon_st_packets_to_bytes_inst_for_spichain_in_packets_stream_arbitrator" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 233 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496544405 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_avalon_st_packets_to_bytes_inst_for_spichain_out_bytes_stream_arbitrator " "Found entity 6: altera_avalon_st_packets_to_bytes_inst_for_spichain_out_bytes_stream_arbitrator" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496544405 ""} { "Info" "ISGN_ENTITY_NAME" "7 channel_adapter_btop_for_spichain_in_arbitrator " "Found entity 7: channel_adapter_btop_for_spichain_in_arbitrator" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 341 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496544405 ""} { "Info" "ISGN_ENTITY_NAME" "8 channel_adapter_btop_for_spichain_out_arbitrator " "Found entity 8: channel_adapter_btop_for_spichain_out_arbitrator" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 416 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496544405 ""} { "Info" "ISGN_ENTITY_NAME" "9 channel_adapter_ptob_for_spichain_in_arbitrator " "Found entity 9: channel_adapter_ptob_for_spichain_in_arbitrator" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 453 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496544405 ""} { "Info" "ISGN_ENTITY_NAME" "10 channel_adapter_ptob_for_spichain_out_arbitrator " "Found entity 10: channel_adapter_ptob_for_spichain_out_arbitrator" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 520 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496544405 ""} { "Info" "ISGN_ENTITY_NAME" "11 spislave_inst_for_spichain_avalon_streaming_sink_arbitrator " "Found entity 11: spislave_inst_for_spichain_avalon_streaming_sink_arbitrator" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 559 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496544405 ""} { "Info" "ISGN_ENTITY_NAME" "12 spislave_inst_for_spichain_avalon_streaming_source_arbitrator " "Found entity 12: spislave_inst_for_spichain_avalon_streaming_source_arbitrator" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 604 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496544405 ""} { "Info" "ISGN_ENTITY_NAME" "13 SPISlaveToAvalonMasterBridge_reset_clk_domain_synch_module " "Found entity 13: SPISlaveToAvalonMasterBridge_reset_clk_domain_synch_module" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 643 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496544405 ""} { "Info" "ISGN_ENTITY_NAME" "14 SPISlaveToAvalonMasterBridge " "Found entity 14: SPISlaveToAvalonMasterBridge" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 688 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496544405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591496544405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/altera_avalon_packets_to_master_inst_for_spichain.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/altera_avalon_packets_to_master_inst_for_spichain.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master_inst_for_spichain " "Found entity 1: altera_avalon_packets_to_master_inst_for_spichain" {  } { { "QsysCore/synthesis/submodules/altera_avalon_packets_to_master_inst_for_spichain.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/altera_avalon_packets_to_master_inst_for_spichain.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496544416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591496544416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/altera_avalon_st_bytes_to_packets_inst_for_spichain.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/altera_avalon_st_bytes_to_packets_inst_for_spichain.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets_inst_for_spichain " "Found entity 1: altera_avalon_st_bytes_to_packets_inst_for_spichain" {  } { { "QsysCore/synthesis/submodules/altera_avalon_st_bytes_to_packets_inst_for_spichain.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/altera_avalon_st_bytes_to_packets_inst_for_spichain.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496544427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591496544427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/altera_avalon_st_packets_to_bytes_inst_for_spichain.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/altera_avalon_st_packets_to_bytes_inst_for_spichain.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes_inst_for_spichain " "Found entity 1: altera_avalon_st_packets_to_bytes_inst_for_spichain" {  } { { "QsysCore/synthesis/submodules/altera_avalon_st_packets_to_bytes_inst_for_spichain.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/altera_avalon_st_packets_to_bytes_inst_for_spichain.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496544437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591496544437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/channel_adapter_btop_for_spichain.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/channel_adapter_btop_for_spichain.v" { { "Info" "ISGN_ENTITY_NAME" "1 channel_adapter_btop_for_spichain " "Found entity 1: channel_adapter_btop_for_spichain" {  } { { "QsysCore/synthesis/submodules/channel_adapter_btop_for_spichain.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/channel_adapter_btop_for_spichain.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496544447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591496544447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/channel_adapter_ptob_for_spichain.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/channel_adapter_ptob_for_spichain.v" { { "Info" "ISGN_ENTITY_NAME" "1 channel_adapter_ptob_for_spichain " "Found entity 1: channel_adapter_ptob_for_spichain" {  } { { "QsysCore/synthesis/submodules/channel_adapter_ptob_for_spichain.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/channel_adapter_ptob_for_spichain.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496544457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591496544457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/spislave_inst_for_spichain.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/spislave_inst_for_spichain.v" { { "Info" "ISGN_ENTITY_NAME" "1 spislave_inst_for_spichain " "Found entity 1: spislave_inst_for_spichain" {  } { { "QsysCore/synthesis/submodules/spislave_inst_for_spichain.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/spislave_inst_for_spichain.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496544467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591496544467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file qsyscore/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "QsysCore/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496544494 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "QsysCore/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496544494 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "QsysCore/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496544494 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "QsysCore/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496544494 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "QsysCore/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496544494 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "QsysCore/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496544494 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "QsysCore/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496544494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591496544494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "QsysCore/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496544505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591496544505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "QsysCore/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496544516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591496544516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/spiphyslave.v 6 6 " "Found 6 design units, including 6 entities, in source file qsyscore/synthesis/submodules/spiphyslave.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPIPhy " "Found entity 1: SPIPhy" {  } { { "QsysCore/synthesis/submodules/spiphyslave.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/spiphyslave.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496544538 ""} { "Info" "ISGN_ENTITY_NAME" "2 MOSIctl " "Found entity 2: MOSIctl" {  } { { "QsysCore/synthesis/submodules/spiphyslave.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/spiphyslave.v" 267 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496544538 ""} { "Info" "ISGN_ENTITY_NAME" "3 MISOctl " "Found entity 3: MISOctl" {  } { { "QsysCore/synthesis/submodules/spiphyslave.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/spiphyslave.v" 482 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496544538 ""} { "Info" "ISGN_ENTITY_NAME" "4 spi_phy_internal_altera_avalon_st_idle_remover " "Found entity 4: spi_phy_internal_altera_avalon_st_idle_remover" {  } { { "QsysCore/synthesis/submodules/spiphyslave.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/spiphyslave.v" 625 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496544538 ""} { "Info" "ISGN_ENTITY_NAME" "5 spi_phy_internal_altera_avalon_st_idle_inserter " "Found entity 5: spi_phy_internal_altera_avalon_st_idle_inserter" {  } { { "QsysCore/synthesis/submodules/spiphyslave.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/spiphyslave.v" 688 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496544538 ""} { "Info" "ISGN_ENTITY_NAME" "6 single_output_pipeline_stage " "Found entity 6: single_output_pipeline_stage" {  } { { "QsysCore/synthesis/submodules/spiphyslave.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/spiphyslave.v" 751 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496544538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591496544538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsyscore/synthesis/submodules/qsyscore_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsyscore/synthesis/submodules/qsyscore_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 QsysCore_pio_0 " "Found entity 1: QsysCore_pio_0" {  } { { "QsysCore/synthesis/submodules/QsysCore_pio_0.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/QsysCore_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496544550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591496544550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496544564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591496544564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mynco.v 1 1 " "Found 1 design units, including 1 entities, in source file mynco.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyNCO " "Found entity 1: MyNCO" {  } { { "MyNCO.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/MyNCO.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496544577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591496544577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romsin.v 1 1 " "Found 1 design units, including 1 entities, in source file romsin.v" { { "Info" "ISGN_ENTITY_NAME" "1 romsin " "Found entity 1: romsin" {  } { { "romsin.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/romsin.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496544591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591496544591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mycic.v 1 1 " "Found 1 design units, including 1 entities, in source file mycic.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyCIC " "Found entity 1: MyCIC" {  } { { "MyCIC.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/MyCIC.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496544604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591496544604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myfir.v 1 1 " "Found 1 design units, including 1 entities, in source file myfir.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyFIR " "Found entity 1: MyFIR" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/MyFIR.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496544618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591496544618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram16x256.v 1 1 " "Found 1 design units, including 1 entities, in source file ram16x256.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram16x256 " "Found entity 1: ram16x256" {  } { { "ram16x256.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/ram16x256.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496544633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591496544633 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SPISlaveToAvalonMasterBridge.v(665) " "Verilog HDL or VHDL warning at SPISlaveToAvalonMasterBridge.v(665): conditional expression evaluates to a constant" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 665 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1591496544654 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SPISlaveToAvalonMasterBridge.v(674) " "Verilog HDL or VHDL warning at SPISlaveToAvalonMasterBridge.v(674): conditional expression evaluates to a constant" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 674 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1591496544654 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1591496545062 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uadda_r top.v(54) " "Verilog HDL or VHDL warning at top.v(54): object \"uadda_r\" assigned a value but never read" {  } { { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1591496545063 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 top.v(193) " "Verilog HDL assignment warning at top.v(193): truncated value with size 32 to match size of target (26)" {  } { { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591496545071 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "top.v" "pll_inst" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496545150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/pll.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496545267 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/pll.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496545270 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496545270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496545270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496545270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496545270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496545270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496545270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 83333 " "Parameter \"inclk0_input_frequency\" = \"83333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496545270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496545270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496545270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496545270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496545270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496545270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496545270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496545270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496545270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496545270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496545270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496545270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496545270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496545270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496545270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496545270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496545270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496545270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496545270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496545270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496545270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496545270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496545270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496545270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496545270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496545270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496545270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496545270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496545270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496545270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496545270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496545270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496545270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496545270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496545270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496545270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496545270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496545270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496545270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496545270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496545270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496545270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496545270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496545270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496545270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496545270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496545270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496545270 ""}  } { { "pll.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/pll.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591496545270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496545393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591496545393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496545398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysCore QsysCore:u0 " "Elaborating entity \"QsysCore\" for hierarchy \"QsysCore:u0\"" {  } { { "top.v" "u0" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496545424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysCore_pio_0 QsysCore:u0\|QsysCore_pio_0:pio_0 " "Elaborating entity \"QsysCore_pio_0\" for hierarchy \"QsysCore:u0\|QsysCore_pio_0:pio_0\"" {  } { { "QsysCore/synthesis/QsysCore.v" "pio_0" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/QsysCore.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496545434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPISlaveToAvalonMasterBridge QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0 " "Elaborating entity \"SPISlaveToAvalonMasterBridge\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\"" {  } { { "QsysCore/synthesis/QsysCore.v" "spi_slave_to_avalon_mm_master_bridge_0" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/QsysCore.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496545464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master_inst_for_spichain_in_stream_arbitrator QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_packets_to_master_inst_for_spichain_in_stream_arbitrator:the_altera_avalon_packets_to_master_inst_for_spichain_in_stream " "Elaborating entity \"altera_avalon_packets_to_master_inst_for_spichain_in_stream_arbitrator\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_packets_to_master_inst_for_spichain_in_stream_arbitrator:the_altera_avalon_packets_to_master_inst_for_spichain_in_stream\"" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "the_altera_avalon_packets_to_master_inst_for_spichain_in_stream" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496545475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master_inst_for_spichain_out_stream_arbitrator QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_packets_to_master_inst_for_spichain_out_stream_arbitrator:the_altera_avalon_packets_to_master_inst_for_spichain_out_stream " "Elaborating entity \"altera_avalon_packets_to_master_inst_for_spichain_out_stream_arbitrator\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_packets_to_master_inst_for_spichain_out_stream_arbitrator:the_altera_avalon_packets_to_master_inst_for_spichain_out_stream\"" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "the_altera_avalon_packets_to_master_inst_for_spichain_out_stream" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496545489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master_inst_for_spichain QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_packets_to_master_inst_for_spichain:the_altera_avalon_packets_to_master_inst_for_spichain " "Elaborating entity \"altera_avalon_packets_to_master_inst_for_spichain\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_packets_to_master_inst_for_spichain:the_altera_avalon_packets_to_master_inst_for_spichain\"" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "the_altera_avalon_packets_to_master_inst_for_spichain" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496545501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_packets_to_master_inst_for_spichain:the_altera_avalon_packets_to_master_inst_for_spichain\|altera_avalon_packets_to_master:the_altera_avalon_packets_to_master " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_packets_to_master_inst_for_spichain:the_altera_avalon_packets_to_master_inst_for_spichain\|altera_avalon_packets_to_master:the_altera_avalon_packets_to_master\"" {  } { { "QsysCore/synthesis/submodules/altera_avalon_packets_to_master_inst_for_spichain.v" "the_altera_avalon_packets_to_master" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/altera_avalon_packets_to_master_inst_for_spichain.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496545511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_packets_to_master_inst_for_spichain:the_altera_avalon_packets_to_master_inst_for_spichain\|altera_avalon_packets_to_master:the_altera_avalon_packets_to_master\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_packets_to_master_inst_for_spichain:the_altera_avalon_packets_to_master_inst_for_spichain\|altera_avalon_packets_to_master:the_altera_avalon_packets_to_master\|packets_to_master:p2m\"" {  } { { "QsysCore/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496545522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets_inst_for_spichain_in_bytes_stream_arbitrator QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_st_bytes_to_packets_inst_for_spichain_in_bytes_stream_arbitrator:the_altera_avalon_st_bytes_to_packets_inst_for_spichain_in_bytes_stream " "Elaborating entity \"altera_avalon_st_bytes_to_packets_inst_for_spichain_in_bytes_stream_arbitrator\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_st_bytes_to_packets_inst_for_spichain_in_bytes_stream_arbitrator:the_altera_avalon_st_bytes_to_packets_inst_for_spichain_in_bytes_stream\"" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "the_altera_avalon_st_bytes_to_packets_inst_for_spichain_in_bytes_stream" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496545539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets_inst_for_spichain_out_packets_stream_arbitrator QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_st_bytes_to_packets_inst_for_spichain_out_packets_stream_arbitrator:the_altera_avalon_st_bytes_to_packets_inst_for_spichain_out_packets_stream " "Elaborating entity \"altera_avalon_st_bytes_to_packets_inst_for_spichain_out_packets_stream_arbitrator\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_st_bytes_to_packets_inst_for_spichain_out_packets_stream_arbitrator:the_altera_avalon_st_bytes_to_packets_inst_for_spichain_out_packets_stream\"" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "the_altera_avalon_st_bytes_to_packets_inst_for_spichain_out_packets_stream" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496545549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets_inst_for_spichain QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_st_bytes_to_packets_inst_for_spichain:the_altera_avalon_st_bytes_to_packets_inst_for_spichain " "Elaborating entity \"altera_avalon_st_bytes_to_packets_inst_for_spichain\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_st_bytes_to_packets_inst_for_spichain:the_altera_avalon_st_bytes_to_packets_inst_for_spichain\"" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "the_altera_avalon_st_bytes_to_packets_inst_for_spichain" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496545559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_st_bytes_to_packets_inst_for_spichain:the_altera_avalon_st_bytes_to_packets_inst_for_spichain\|altera_avalon_st_bytes_to_packets:the_altera_avalon_st_bytes_to_packets " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_st_bytes_to_packets_inst_for_spichain:the_altera_avalon_st_bytes_to_packets_inst_for_spichain\|altera_avalon_st_bytes_to_packets:the_altera_avalon_st_bytes_to_packets\"" {  } { { "QsysCore/synthesis/submodules/altera_avalon_st_bytes_to_packets_inst_for_spichain.v" "the_altera_avalon_st_bytes_to_packets" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/altera_avalon_st_bytes_to_packets_inst_for_spichain.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496545569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes_inst_for_spichain_in_packets_stream_arbitrator QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_st_packets_to_bytes_inst_for_spichain_in_packets_stream_arbitrator:the_altera_avalon_st_packets_to_bytes_inst_for_spichain_in_packets_stream " "Elaborating entity \"altera_avalon_st_packets_to_bytes_inst_for_spichain_in_packets_stream_arbitrator\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_st_packets_to_bytes_inst_for_spichain_in_packets_stream_arbitrator:the_altera_avalon_st_packets_to_bytes_inst_for_spichain_in_packets_stream\"" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "the_altera_avalon_st_packets_to_bytes_inst_for_spichain_in_packets_stream" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496545582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes_inst_for_spichain_out_bytes_stream_arbitrator QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_st_packets_to_bytes_inst_for_spichain_out_bytes_stream_arbitrator:the_altera_avalon_st_packets_to_bytes_inst_for_spichain_out_bytes_stream " "Elaborating entity \"altera_avalon_st_packets_to_bytes_inst_for_spichain_out_bytes_stream_arbitrator\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_st_packets_to_bytes_inst_for_spichain_out_bytes_stream_arbitrator:the_altera_avalon_st_packets_to_bytes_inst_for_spichain_out_bytes_stream\"" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "the_altera_avalon_st_packets_to_bytes_inst_for_spichain_out_bytes_stream" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496545592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes_inst_for_spichain QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_st_packets_to_bytes_inst_for_spichain:the_altera_avalon_st_packets_to_bytes_inst_for_spichain " "Elaborating entity \"altera_avalon_st_packets_to_bytes_inst_for_spichain\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_st_packets_to_bytes_inst_for_spichain:the_altera_avalon_st_packets_to_bytes_inst_for_spichain\"" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "the_altera_avalon_st_packets_to_bytes_inst_for_spichain" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496545602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_st_packets_to_bytes_inst_for_spichain:the_altera_avalon_st_packets_to_bytes_inst_for_spichain\|altera_avalon_st_packets_to_bytes:the_altera_avalon_st_packets_to_bytes " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_st_packets_to_bytes_inst_for_spichain:the_altera_avalon_st_packets_to_bytes_inst_for_spichain\|altera_avalon_st_packets_to_bytes:the_altera_avalon_st_packets_to_bytes\"" {  } { { "QsysCore/synthesis/submodules/altera_avalon_st_packets_to_bytes_inst_for_spichain.v" "the_altera_avalon_st_packets_to_bytes" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/altera_avalon_st_packets_to_bytes_inst_for_spichain.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496545613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "channel_adapter_btop_for_spichain_in_arbitrator QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|channel_adapter_btop_for_spichain_in_arbitrator:the_channel_adapter_btop_for_spichain_in " "Elaborating entity \"channel_adapter_btop_for_spichain_in_arbitrator\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|channel_adapter_btop_for_spichain_in_arbitrator:the_channel_adapter_btop_for_spichain_in\"" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "the_channel_adapter_btop_for_spichain_in" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496545626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "channel_adapter_btop_for_spichain_out_arbitrator QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|channel_adapter_btop_for_spichain_out_arbitrator:the_channel_adapter_btop_for_spichain_out " "Elaborating entity \"channel_adapter_btop_for_spichain_out_arbitrator\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|channel_adapter_btop_for_spichain_out_arbitrator:the_channel_adapter_btop_for_spichain_out\"" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "the_channel_adapter_btop_for_spichain_out" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496545635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "channel_adapter_btop_for_spichain QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|channel_adapter_btop_for_spichain:the_channel_adapter_btop_for_spichain " "Elaborating entity \"channel_adapter_btop_for_spichain\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|channel_adapter_btop_for_spichain:the_channel_adapter_btop_for_spichain\"" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "the_channel_adapter_btop_for_spichain" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496545649 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel channel_adapter_btop_for_spichain.v(40) " "Verilog HDL or VHDL warning at channel_adapter_btop_for_spichain.v(40): object \"out_channel\" assigned a value but never read" {  } { { "QsysCore/synthesis/submodules/channel_adapter_btop_for_spichain.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/channel_adapter_btop_for_spichain.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1591496545651 "|top|QsysCore:u0|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0|channel_adapter_btop_for_spichain:the_channel_adapter_btop_for_spichain"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 channel_adapter_btop_for_spichain.v(52) " "Verilog HDL assignment warning at channel_adapter_btop_for_spichain.v(52): truncated value with size 8 to match size of target (1)" {  } { { "QsysCore/synthesis/submodules/channel_adapter_btop_for_spichain.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/channel_adapter_btop_for_spichain.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591496545651 "|top|QsysCore:u0|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0|channel_adapter_btop_for_spichain:the_channel_adapter_btop_for_spichain"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "channel_adapter_ptob_for_spichain_in_arbitrator QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|channel_adapter_ptob_for_spichain_in_arbitrator:the_channel_adapter_ptob_for_spichain_in " "Elaborating entity \"channel_adapter_ptob_for_spichain_in_arbitrator\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|channel_adapter_ptob_for_spichain_in_arbitrator:the_channel_adapter_ptob_for_spichain_in\"" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "the_channel_adapter_ptob_for_spichain_in" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 1005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496545662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "channel_adapter_ptob_for_spichain_out_arbitrator QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|channel_adapter_ptob_for_spichain_out_arbitrator:the_channel_adapter_ptob_for_spichain_out " "Elaborating entity \"channel_adapter_ptob_for_spichain_out_arbitrator\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|channel_adapter_ptob_for_spichain_out_arbitrator:the_channel_adapter_ptob_for_spichain_out\"" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "the_channel_adapter_ptob_for_spichain_out" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 1018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496545673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "channel_adapter_ptob_for_spichain QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|channel_adapter_ptob_for_spichain:the_channel_adapter_ptob_for_spichain " "Elaborating entity \"channel_adapter_ptob_for_spichain\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|channel_adapter_ptob_for_spichain:the_channel_adapter_ptob_for_spichain\"" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "the_channel_adapter_ptob_for_spichain" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 1035 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496545683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spislave_inst_for_spichain_avalon_streaming_sink_arbitrator QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain_avalon_streaming_sink_arbitrator:the_spislave_inst_for_spichain_avalon_streaming_sink " "Elaborating entity \"spislave_inst_for_spichain_avalon_streaming_sink_arbitrator\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain_avalon_streaming_sink_arbitrator:the_spislave_inst_for_spichain_avalon_streaming_sink\"" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "the_spislave_inst_for_spichain_avalon_streaming_sink" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 1047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496545694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spislave_inst_for_spichain_avalon_streaming_source_arbitrator QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain_avalon_streaming_source_arbitrator:the_spislave_inst_for_spichain_avalon_streaming_source " "Elaborating entity \"spislave_inst_for_spichain_avalon_streaming_source_arbitrator\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain_avalon_streaming_source_arbitrator:the_spislave_inst_for_spichain_avalon_streaming_source\"" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "the_spislave_inst_for_spichain_avalon_streaming_source" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 1058 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496545704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spislave_inst_for_spichain QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain:the_spislave_inst_for_spichain " "Elaborating entity \"spislave_inst_for_spichain\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain:the_spislave_inst_for_spichain\"" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "the_spislave_inst_for_spichain" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 1074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496545714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPIPhy QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain:the_spislave_inst_for_spichain\|SPIPhy:the_SPIPhy " "Elaborating entity \"SPIPhy\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain:the_spislave_inst_for_spichain\|SPIPhy:the_SPIPhy\"" {  } { { "QsysCore/synthesis/submodules/spislave_inst_for_spichain.v" "the_SPIPhy" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/spislave_inst_for_spichain.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496545725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOSIctl QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain:the_spislave_inst_for_spichain\|SPIPhy:the_SPIPhy\|MOSIctl:SPIPhy_MOSIctl " "Elaborating entity \"MOSIctl\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain:the_spislave_inst_for_spichain\|SPIPhy:the_SPIPhy\|MOSIctl:SPIPhy_MOSIctl\"" {  } { { "QsysCore/synthesis/submodules/spiphyslave.v" "SPIPhy_MOSIctl" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/spiphyslave.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496545736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain:the_spislave_inst_for_spichain\|SPIPhy:the_SPIPhy\|MOSIctl:SPIPhy_MOSIctl\|altera_std_synchronizer:sync_mosi_stsrcvalid " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain:the_spislave_inst_for_spichain\|SPIPhy:the_SPIPhy\|MOSIctl:SPIPhy_MOSIctl\|altera_std_synchronizer:sync_mosi_stsrcvalid\"" {  } { { "QsysCore/synthesis/submodules/spiphyslave.v" "sync_mosi_stsrcvalid" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/spiphyslave.v" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496545795 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain:the_spislave_inst_for_spichain\|SPIPhy:the_SPIPhy\|MOSIctl:SPIPhy_MOSIctl\|altera_std_synchronizer:sync_mosi_stsrcvalid " "Elaborated megafunction instantiation \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain:the_spislave_inst_for_spichain\|SPIPhy:the_SPIPhy\|MOSIctl:SPIPhy_MOSIctl\|altera_std_synchronizer:sync_mosi_stsrcvalid\"" {  } { { "QsysCore/synthesis/submodules/spiphyslave.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/spiphyslave.v" 381 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496545797 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain:the_spislave_inst_for_spichain\|SPIPhy:the_SPIPhy\|MOSIctl:SPIPhy_MOSIctl\|altera_std_synchronizer:sync_mosi_stsrcvalid " "Instantiated megafunction \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain:the_spislave_inst_for_spichain\|SPIPhy:the_SPIPhy\|MOSIctl:SPIPhy_MOSIctl\|altera_std_synchronizer:sync_mosi_stsrcvalid\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496545797 ""}  } { { "QsysCore/synthesis/submodules/spiphyslave.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/spiphyslave.v" 381 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591496545797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MISOctl QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain:the_spislave_inst_for_spichain\|SPIPhy:the_SPIPhy\|MISOctl:SPIPhy_MISOctl " "Elaborating entity \"MISOctl\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain:the_spislave_inst_for_spichain\|SPIPhy:the_SPIPhy\|MISOctl:SPIPhy_MISOctl\"" {  } { { "QsysCore/synthesis/submodules/spiphyslave.v" "SPIPhy_MISOctl" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/spiphyslave.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496545823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_phy_internal_altera_avalon_st_idle_remover QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain:the_spislave_inst_for_spichain\|SPIPhy:the_SPIPhy\|spi_phy_internal_altera_avalon_st_idle_remover:SPIPhy_altera_avalon_st_idle_remover " "Elaborating entity \"spi_phy_internal_altera_avalon_st_idle_remover\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain:the_spislave_inst_for_spichain\|SPIPhy:the_SPIPhy\|spi_phy_internal_altera_avalon_st_idle_remover:SPIPhy_altera_avalon_st_idle_remover\"" {  } { { "QsysCore/synthesis/submodules/spiphyslave.v" "SPIPhy_altera_avalon_st_idle_remover" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/spiphyslave.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496545859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_output_pipeline_stage QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain:the_spislave_inst_for_spichain\|SPIPhy:the_SPIPhy\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage " "Elaborating entity \"single_output_pipeline_stage\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain:the_spislave_inst_for_spichain\|SPIPhy:the_SPIPhy\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\"" {  } { { "QsysCore/synthesis/submodules/spiphyslave.v" "SPIPhy_single_output_pipeline_stage" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/spiphyslave.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496545871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_phy_internal_altera_avalon_st_idle_inserter QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain:the_spislave_inst_for_spichain\|SPIPhy:the_SPIPhy\|spi_phy_internal_altera_avalon_st_idle_inserter:SPIPhy_altera_avalon_st_idle_inserter " "Elaborating entity \"spi_phy_internal_altera_avalon_st_idle_inserter\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain:the_spislave_inst_for_spichain\|SPIPhy:the_SPIPhy\|spi_phy_internal_altera_avalon_st_idle_inserter:SPIPhy_altera_avalon_st_idle_inserter\"" {  } { { "QsysCore/synthesis/submodules/spiphyslave.v" "SPIPhy_altera_avalon_st_idle_inserter" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/spiphyslave.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496545882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPISlaveToAvalonMasterBridge_reset_clk_domain_synch_module QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|SPISlaveToAvalonMasterBridge_reset_clk_domain_synch_module:SPISlaveToAvalonMasterBridge_reset_clk_domain_synch " "Elaborating entity \"SPISlaveToAvalonMasterBridge_reset_clk_domain_synch_module\" for hierarchy \"QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|SPISlaveToAvalonMasterBridge_reset_clk_domain_synch_module:SPISlaveToAvalonMasterBridge_reset_clk_domain_synch\"" {  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "SPISlaveToAvalonMasterBridge_reset_clk_domain_synch" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 1084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496545895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysCore_mm_interconnect_0 QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"QsysCore_mm_interconnect_0\" for hierarchy \"QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\"" {  } { { "QsysCore/synthesis/QsysCore.v" "mm_interconnect_0" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/QsysCore.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496545904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator\"" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" "spi_slave_to_avalon_mm_master_bridge_0_avalon_master_translator" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496545934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" "pio_0_s1_translator" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496545946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:spi_slave_to_avalon_mm_master_bridge_0_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:spi_slave_to_avalon_mm_master_bridge_0_avalon_master_agent\"" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" "spi_slave_to_avalon_mm_master_bridge_0_avalon_master_agent" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" 580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496545972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_0_s1_agent\"" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" "pio_0_s1_agent" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" 664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496545986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "QsysCore/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496546000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo\"" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" "pio_0_s1_agent_rsp_fifo" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" 705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496546015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysCore_mm_interconnect_0_router QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_router:router " "Elaborating entity \"QsysCore_mm_interconnect_0_router\" for hierarchy \"QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_router:router\"" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" "router" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" 971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496546078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysCore_mm_interconnect_0_router_default_decode QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_router:router\|QsysCore_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"QsysCore_mm_interconnect_0_router_default_decode\" for hierarchy \"QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_router:router\|QsysCore_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_router.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496546089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysCore_mm_interconnect_0_router_001 QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"QsysCore_mm_interconnect_0_router_001\" for hierarchy \"QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_router_001:router_001\"" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" "router_001" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" 987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496546100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysCore_mm_interconnect_0_router_001_default_decode QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_router_001:router_001\|QsysCore_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"QsysCore_mm_interconnect_0_router_001_default_decode\" for hierarchy \"QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_router_001:router_001\|QsysCore_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496546111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:spi_slave_to_avalon_mm_master_bridge_0_avalon_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:spi_slave_to_avalon_mm_master_bridge_0_avalon_master_limiter\"" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" "spi_slave_to_avalon_mm_master_bridge_0_avalon_master_limiter" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" 1069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496546152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysCore_mm_interconnect_0_cmd_demux QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"QsysCore_mm_interconnect_0_cmd_demux\" for hierarchy \"QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" "cmd_demux" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" 1098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496546164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysCore_mm_interconnect_0_cmd_mux QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"QsysCore_mm_interconnect_0_cmd_mux\" for hierarchy \"QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" "cmd_mux" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" 1115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496546176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysCore_mm_interconnect_0_rsp_demux QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"QsysCore_mm_interconnect_0_rsp_demux\" for hierarchy \"QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" "rsp_demux" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" 1166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496546198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysCore_mm_interconnect_0_rsp_mux QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"QsysCore_mm_interconnect_0_rsp_mux\" for hierarchy \"QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" "rsp_mux" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" 1229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496546220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496546230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "QsysCore/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496546238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysCore_mm_interconnect_0_avalon_st_adapter QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"QsysCore_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0.v" 1258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496546249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QsysCore_mm_interconnect_0_avalon_st_adapter_error_adapter_0 QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|QsysCore_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"QsysCore_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"QsysCore:u0\|QsysCore_mm_interconnect_0:mm_interconnect_0\|QsysCore_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|QsysCore_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/QsysCore_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496546258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller QsysCore:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"QsysCore:u0\|altera_reset_controller:rst_controller\"" {  } { { "QsysCore/synthesis/QsysCore.v" "rst_controller" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/QsysCore.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496546291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer QsysCore:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"QsysCore:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "QsysCore/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496546299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer QsysCore:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"QsysCore:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "QsysCore/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496546307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyNCO MyNCO:nco_inst " "Elaborating entity \"MyNCO\" for hierarchy \"MyNCO:nco_inst\"" {  } { { "top.v" "nco_inst" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496546315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "romsin MyNCO:nco_inst\|romsin:romsin_sin_inst " "Elaborating entity \"romsin\" for hierarchy \"MyNCO:nco_inst\|romsin:romsin_sin_inst\"" {  } { { "MyNCO.v" "romsin_sin_inst" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/MyNCO.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496546336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MyNCO:nco_inst\|romsin:romsin_sin_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MyNCO:nco_inst\|romsin:romsin_sin_inst\|altsyncram:altsyncram_component\"" {  } { { "romsin.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/romsin.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496546507 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MyNCO:nco_inst\|romsin:romsin_sin_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MyNCO:nco_inst\|romsin:romsin_sin_inst\|altsyncram:altsyncram_component\"" {  } { { "romsin.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/romsin.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496546509 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MyNCO:nco_inst\|romsin:romsin_sin_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"MyNCO:nco_inst\|romsin:romsin_sin_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496546509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496546509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496546509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../romsin.mif " "Parameter \"init_file\" = \"../romsin.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496546509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496546509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496546509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496546509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496546509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496546509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496546509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496546509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496546509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496546509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 18 " "Parameter \"width_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496546509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496546509 ""}  } { { "romsin.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/romsin.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591496546509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8oa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8oa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8oa1 " "Found entity 1: altsyncram_8oa1" {  } { { "db/altsyncram_8oa1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/db/altsyncram_8oa1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496546638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591496546638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8oa1 MyNCO:nco_inst\|romsin:romsin_sin_inst\|altsyncram:altsyncram_component\|altsyncram_8oa1:auto_generated " "Elaborating entity \"altsyncram_8oa1\" for hierarchy \"MyNCO:nco_inst\|romsin:romsin_sin_inst\|altsyncram:altsyncram_component\|altsyncram_8oa1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496546645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyCIC MyCIC:cic_inst_i " "Elaborating entity \"MyCIC\" for hierarchy \"MyCIC:cic_inst_i\"" {  } { { "top.v" "cic_inst_i" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496546825 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MyCIC.v(93) " "Verilog HDL assignment warning at MyCIC.v(93): truncated value with size 32 to match size of target (8)" {  } { { "MyCIC.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/MyCIC.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591496546836 "|top|MyCIC:cic_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "54 24 MyCIC.v(129) " "Verilog HDL assignment warning at MyCIC.v(129): truncated value with size 54 to match size of target (24)" {  } { { "MyCIC.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/MyCIC.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591496546836 "|top|MyCIC:cic_inst_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyFIR MyFIR:fir8_inst_i " "Elaborating entity \"MyFIR\" for hierarchy \"MyFIR:fir8_inst_i\"" {  } { { "top.v" "fir8_inst_i" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496546853 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(53) " "Verilog HDL assignment warning at MyFIR.v(53): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/MyFIR.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591496546855 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(54) " "Verilog HDL assignment warning at MyFIR.v(54): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/MyFIR.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591496546855 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(55) " "Verilog HDL assignment warning at MyFIR.v(55): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/MyFIR.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591496546855 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(56) " "Verilog HDL assignment warning at MyFIR.v(56): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/MyFIR.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591496546855 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(57) " "Verilog HDL assignment warning at MyFIR.v(57): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/MyFIR.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591496546855 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(58) " "Verilog HDL assignment warning at MyFIR.v(58): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/MyFIR.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591496546855 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(59) " "Verilog HDL assignment warning at MyFIR.v(59): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/MyFIR.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591496546855 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(77) " "Verilog HDL assignment warning at MyFIR.v(77): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/MyFIR.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591496546856 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(78) " "Verilog HDL assignment warning at MyFIR.v(78): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/MyFIR.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591496546857 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(79) " "Verilog HDL assignment warning at MyFIR.v(79): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/MyFIR.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591496546857 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(80) " "Verilog HDL assignment warning at MyFIR.v(80): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/MyFIR.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591496546857 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(81) " "Verilog HDL assignment warning at MyFIR.v(81): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/MyFIR.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591496546857 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(82) " "Verilog HDL assignment warning at MyFIR.v(82): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/MyFIR.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591496546857 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 MyFIR.v(83) " "Verilog HDL assignment warning at MyFIR.v(83): truncated value with size 32 to match size of target (16)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/MyFIR.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591496546857 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MyFIR.v(112) " "Verilog HDL assignment warning at MyFIR.v(112): truncated value with size 32 to match size of target (8)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/MyFIR.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591496546867 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MyFIR.v(126) " "Verilog HDL assignment warning at MyFIR.v(126): truncated value with size 32 to match size of target (8)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/MyFIR.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591496546868 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 MyFIR.v(129) " "Verilog HDL assignment warning at MyFIR.v(129): truncated value with size 32 to match size of target (9)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/MyFIR.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591496546868 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 MyFIR.v(139) " "Verilog HDL assignment warning at MyFIR.v(139): truncated value with size 32 to match size of target (9)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/MyFIR.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591496546869 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 MyFIR.v(149) " "Verilog HDL assignment warning at MyFIR.v(149): truncated value with size 32 to match size of target (8)" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/MyFIR.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591496546872 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "h.data_a 0 MyFIR.v(35) " "Net \"h.data_a\" at MyFIR.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/MyFIR.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1591496546874 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "h.waddr_a 0 MyFIR.v(35) " "Net \"h.waddr_a\" at MyFIR.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/MyFIR.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1591496546874 "|top|MyFIR:fir8_inst_i"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "h.we_a 0 MyFIR.v(35) " "Net \"h.we_a\" at MyFIR.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/MyFIR.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1591496546874 "|top|MyFIR:fir8_inst_i"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram16x256 MyFIR:fir8_inst_i\|ram16x256:ram16x256_inst " "Elaborating entity \"ram16x256\" for hierarchy \"MyFIR:fir8_inst_i\|ram16x256:ram16x256_inst\"" {  } { { "MyFIR.v" "ram16x256_inst" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/MyFIR.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496546941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MyFIR:fir8_inst_i\|ram16x256:ram16x256_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MyFIR:fir8_inst_i\|ram16x256:ram16x256_inst\|altsyncram:altsyncram_component\"" {  } { { "ram16x256.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/ram16x256.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496547029 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MyFIR:fir8_inst_i\|ram16x256:ram16x256_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MyFIR:fir8_inst_i\|ram16x256:ram16x256_inst\|altsyncram:altsyncram_component\"" {  } { { "ram16x256.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/ram16x256.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496547070 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MyFIR:fir8_inst_i\|ram16x256:ram16x256_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"MyFIR:fir8_inst_i\|ram16x256:ram16x256_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496547071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496547071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496547071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496547071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496547071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496547071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496547071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496547071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496547071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496547071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496547071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496547071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496547071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496547071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496547071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496547071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496547071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496547071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496547071 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496547071 ""}  } { { "ram16x256.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/ram16x256.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591496547071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4gp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4gp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4gp1 " "Found entity 1: altsyncram_4gp1" {  } { { "db/altsyncram_4gp1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/db/altsyncram_4gp1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496547206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591496547206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4gp1 MyFIR:fir8_inst_i\|ram16x256:ram16x256_inst\|altsyncram:altsyncram_component\|altsyncram_4gp1:auto_generated " "Elaborating entity \"altsyncram_4gp1\" for hierarchy \"MyFIR:fir8_inst_i\|ram16x256:ram16x256_inst\|altsyncram:altsyncram_component\|altsyncram_4gp1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496547213 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MyNCO:nco_inst\|romsin:romsin_cos_inst\|altsyncram:altsyncram_component\|altsyncram_8oa1:auto_generated\|q_a\[0\] " "Synthesized away node \"MyNCO:nco_inst\|romsin:romsin_cos_inst\|altsyncram:altsyncram_component\|altsyncram_8oa1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_8oa1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/db/altsyncram_8oa1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romsin.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/romsin.v" 81 0 0 } } { "MyNCO.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/MyNCO.v" 54 0 0 } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591496548604 "|top|MyNCO:nco_inst|romsin:romsin_cos_inst|altsyncram:altsyncram_component|altsyncram_8oa1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MyNCO:nco_inst\|romsin:romsin_cos_inst\|altsyncram:altsyncram_component\|altsyncram_8oa1:auto_generated\|q_a\[1\] " "Synthesized away node \"MyNCO:nco_inst\|romsin:romsin_cos_inst\|altsyncram:altsyncram_component\|altsyncram_8oa1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_8oa1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/db/altsyncram_8oa1.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romsin.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/romsin.v" 81 0 0 } } { "MyNCO.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/MyNCO.v" 54 0 0 } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591496548604 "|top|MyNCO:nco_inst|romsin:romsin_cos_inst|altsyncram:altsyncram_component|altsyncram_8oa1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MyNCO:nco_inst\|romsin:romsin_cos_inst\|altsyncram:altsyncram_component\|altsyncram_8oa1:auto_generated\|q_a\[2\] " "Synthesized away node \"MyNCO:nco_inst\|romsin:romsin_cos_inst\|altsyncram:altsyncram_component\|altsyncram_8oa1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_8oa1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/db/altsyncram_8oa1.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romsin.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/romsin.v" 81 0 0 } } { "MyNCO.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/MyNCO.v" 54 0 0 } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591496548604 "|top|MyNCO:nco_inst|romsin:romsin_cos_inst|altsyncram:altsyncram_component|altsyncram_8oa1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MyNCO:nco_inst\|romsin:romsin_cos_inst\|altsyncram:altsyncram_component\|altsyncram_8oa1:auto_generated\|q_a\[3\] " "Synthesized away node \"MyNCO:nco_inst\|romsin:romsin_cos_inst\|altsyncram:altsyncram_component\|altsyncram_8oa1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_8oa1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/db/altsyncram_8oa1.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romsin.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/romsin.v" 81 0 0 } } { "MyNCO.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/MyNCO.v" 54 0 0 } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591496548604 "|top|MyNCO:nco_inst|romsin:romsin_cos_inst|altsyncram:altsyncram_component|altsyncram_8oa1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MyNCO:nco_inst\|romsin:romsin_cos_inst\|altsyncram:altsyncram_component\|altsyncram_8oa1:auto_generated\|q_a\[4\] " "Synthesized away node \"MyNCO:nco_inst\|romsin:romsin_cos_inst\|altsyncram:altsyncram_component\|altsyncram_8oa1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_8oa1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/db/altsyncram_8oa1.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romsin.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/romsin.v" 81 0 0 } } { "MyNCO.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/MyNCO.v" 54 0 0 } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591496548604 "|top|MyNCO:nco_inst|romsin:romsin_cos_inst|altsyncram:altsyncram_component|altsyncram_8oa1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MyNCO:nco_inst\|romsin:romsin_cos_inst\|altsyncram:altsyncram_component\|altsyncram_8oa1:auto_generated\|q_a\[5\] " "Synthesized away node \"MyNCO:nco_inst\|romsin:romsin_cos_inst\|altsyncram:altsyncram_component\|altsyncram_8oa1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_8oa1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/db/altsyncram_8oa1.tdf" 144 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romsin.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/romsin.v" 81 0 0 } } { "MyNCO.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/MyNCO.v" 54 0 0 } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591496548604 "|top|MyNCO:nco_inst|romsin:romsin_cos_inst|altsyncram:altsyncram_component|altsyncram_8oa1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MyNCO:nco_inst\|romsin:romsin_sin_inst\|altsyncram:altsyncram_component\|altsyncram_8oa1:auto_generated\|q_a\[0\] " "Synthesized away node \"MyNCO:nco_inst\|romsin:romsin_sin_inst\|altsyncram:altsyncram_component\|altsyncram_8oa1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_8oa1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/db/altsyncram_8oa1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romsin.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/romsin.v" 81 0 0 } } { "MyNCO.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/MyNCO.v" 48 0 0 } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591496548604 "|top|MyNCO:nco_inst|romsin:romsin_sin_inst|altsyncram:altsyncram_component|altsyncram_8oa1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MyNCO:nco_inst\|romsin:romsin_sin_inst\|altsyncram:altsyncram_component\|altsyncram_8oa1:auto_generated\|q_a\[1\] " "Synthesized away node \"MyNCO:nco_inst\|romsin:romsin_sin_inst\|altsyncram:altsyncram_component\|altsyncram_8oa1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_8oa1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/db/altsyncram_8oa1.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romsin.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/romsin.v" 81 0 0 } } { "MyNCO.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/MyNCO.v" 48 0 0 } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591496548604 "|top|MyNCO:nco_inst|romsin:romsin_sin_inst|altsyncram:altsyncram_component|altsyncram_8oa1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MyNCO:nco_inst\|romsin:romsin_sin_inst\|altsyncram:altsyncram_component\|altsyncram_8oa1:auto_generated\|q_a\[2\] " "Synthesized away node \"MyNCO:nco_inst\|romsin:romsin_sin_inst\|altsyncram:altsyncram_component\|altsyncram_8oa1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_8oa1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/db/altsyncram_8oa1.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romsin.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/romsin.v" 81 0 0 } } { "MyNCO.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/MyNCO.v" 48 0 0 } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591496548604 "|top|MyNCO:nco_inst|romsin:romsin_sin_inst|altsyncram:altsyncram_component|altsyncram_8oa1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MyNCO:nco_inst\|romsin:romsin_sin_inst\|altsyncram:altsyncram_component\|altsyncram_8oa1:auto_generated\|q_a\[3\] " "Synthesized away node \"MyNCO:nco_inst\|romsin:romsin_sin_inst\|altsyncram:altsyncram_component\|altsyncram_8oa1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_8oa1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/db/altsyncram_8oa1.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romsin.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/romsin.v" 81 0 0 } } { "MyNCO.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/MyNCO.v" 48 0 0 } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591496548604 "|top|MyNCO:nco_inst|romsin:romsin_sin_inst|altsyncram:altsyncram_component|altsyncram_8oa1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MyNCO:nco_inst\|romsin:romsin_sin_inst\|altsyncram:altsyncram_component\|altsyncram_8oa1:auto_generated\|q_a\[4\] " "Synthesized away node \"MyNCO:nco_inst\|romsin:romsin_sin_inst\|altsyncram:altsyncram_component\|altsyncram_8oa1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_8oa1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/db/altsyncram_8oa1.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romsin.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/romsin.v" 81 0 0 } } { "MyNCO.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/MyNCO.v" 48 0 0 } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591496548604 "|top|MyNCO:nco_inst|romsin:romsin_sin_inst|altsyncram:altsyncram_component|altsyncram_8oa1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MyNCO:nco_inst\|romsin:romsin_sin_inst\|altsyncram:altsyncram_component\|altsyncram_8oa1:auto_generated\|q_a\[5\] " "Synthesized away node \"MyNCO:nco_inst\|romsin:romsin_sin_inst\|altsyncram:altsyncram_component\|altsyncram_8oa1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_8oa1.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/db/altsyncram_8oa1.tdf" 144 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "romsin.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/romsin.v" 81 0 0 } } { "MyNCO.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/MyNCO.v" 48 0 0 } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591496548604 "|top|MyNCO:nco_inst|romsin:romsin_sin_inst|altsyncram:altsyncram_component|altsyncram_8oa1:auto_generated|ram_block1a5"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1591496548604 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1591496548604 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "64 39 C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/db/top.ram0_MyFIR_fcb57337.hdl.mif " "Memory depth (64) in the design file differs from memory depth (39) in the Memory Initialization File \"C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/db/top.ram0_MyFIR_fcb57337.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1591496549798 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "MyFIR:fir8_inst_i\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MyFIR:fir8_inst_i\|Mult0\"" {  } { { "MyFIR.v" "Mult0" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/MyFIR.v" 142 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1591496551531 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MyFIR:fir8_inst_q\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MyFIR:fir8_inst_q\|Mult0\"" {  } { { "MyFIR.v" "Mult0" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/MyFIR.v" 142 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1591496551531 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1591496551531 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MyFIR:fir8_inst_i\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"MyFIR:fir8_inst_i\|lpm_mult:Mult0\"" {  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/MyFIR.v" 142 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496551896 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MyFIR:fir8_inst_i\|lpm_mult:Mult0 " "Instantiated megafunction \"MyFIR:fir8_inst_i\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 14 " "Parameter \"LPM_WIDTHA\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496551896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496551896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496551896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496551896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496551896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496551896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496551896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496551896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591496551896 ""}  } { { "MyFIR.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/MyFIR.v" 142 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591496551896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_lgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_lgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_lgs " "Found entity 1: mult_lgs" {  } { { "db/mult_lgs.tdf" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/db/mult_lgs.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591496552007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591496552007 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1591496552653 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "FD\[0\] " "Inserted always-enabled tri-state buffer between \"FD\[0\]\" and its non-tri-state driver." {  } { { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 18 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1591496552792 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "FD\[1\] " "Inserted always-enabled tri-state buffer between \"FD\[1\]\" and its non-tri-state driver." {  } { { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 18 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1591496552792 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "FD\[2\] " "Inserted always-enabled tri-state buffer between \"FD\[2\]\" and its non-tri-state driver." {  } { { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 18 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1591496552792 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "FD\[3\] " "Inserted always-enabled tri-state buffer between \"FD\[3\]\" and its non-tri-state driver." {  } { { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 18 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1591496552792 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "FD\[4\] " "Inserted always-enabled tri-state buffer between \"FD\[4\]\" and its non-tri-state driver." {  } { { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 18 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1591496552792 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "FD\[5\] " "Inserted always-enabled tri-state buffer between \"FD\[5\]\" and its non-tri-state driver." {  } { { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 18 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1591496552792 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "FD\[6\] " "Inserted always-enabled tri-state buffer between \"FD\[6\]\" and its non-tri-state driver." {  } { { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 18 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1591496552792 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "FD\[7\] " "Inserted always-enabled tri-state buffer between \"FD\[7\]\" and its non-tri-state driver." {  } { { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 18 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1591496552792 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1591496552792 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "QsysCore/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "QsysCore/synthesis/submodules/spiphyslave.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/spiphyslave.v" 605 -1 0 } } { "QsysCore/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 178 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1591496552842 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1591496552842 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "FD\[0\]~synth " "Node \"FD\[0\]~synth\"" {  } { { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591496554228 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FD\[1\]~synth " "Node \"FD\[1\]~synth\"" {  } { { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591496554228 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FD\[2\]~synth " "Node \"FD\[2\]~synth\"" {  } { { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591496554228 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FD\[3\]~synth " "Node \"FD\[3\]~synth\"" {  } { { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591496554228 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FD\[4\]~synth " "Node \"FD\[4\]~synth\"" {  } { { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591496554228 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FD\[5\]~synth " "Node \"FD\[5\]~synth\"" {  } { { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591496554228 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FD\[6\]~synth " "Node \"FD\[6\]~synth\"" {  } { { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591496554228 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FD\[7\]~synth " "Node \"FD\[7\]~synth\"" {  } { { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 18 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1591496554228 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1591496554228 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SLRDN VCC " "Pin \"SLRDN\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591496554229 "|top|SLRDN"} { "Warning" "WMLS_MLS_STUCK_PIN" "SLOEN VCC " "Pin \"SLOEN\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591496554229 "|top|SLOEN"} { "Warning" "WMLS_MLS_STUCK_PIN" "FIFOADR\[0\] GND " "Pin \"FIFOADR\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591496554229 "|top|FIFOADR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FIFOADR\[1\] GND " "Pin \"FIFOADR\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591496554229 "|top|FIFOADR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PKTENDN VCC " "Pin \"PKTENDN\" is stuck at VCC" {  } { { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591496554229 "|top|PKTENDN"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1591496554229 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1591496554519 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "42 " "42 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1591496559044 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/output_files/top.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591496559717 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1591496560598 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591496560598 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FLAGN\[0\] " "No output dependent on input pin \"FLAGN\[0\]\"" {  } { { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1591496561198 "|top|FLAGN[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FLAGN\[2\] " "No output dependent on input pin \"FLAGN\[2\]\"" {  } { { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1591496561198 "|top|FLAGN[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1591496561198 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2925 " "Implemented 2925 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1591496561199 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1591496561199 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1591496561199 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2824 " "Implemented 2824 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1591496561199 ""} { "Info" "ICUT_CUT_TM_RAMS" "56 " "Implemented 56 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1591496561199 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1591496561199 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1591496561199 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1591496561199 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 74 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1591496561334 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 07 11:22:41 2020 " "Processing ended: Sun Jun 07 11:22:41 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1591496561334 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1591496561334 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1591496561334 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1591496561334 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1591496563345 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591496563356 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 07 11:22:42 2020 " "Processing started: Sun Jun 07 11:22:42 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1591496563356 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1591496563356 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1591496563356 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1591496563642 ""}
{ "Info" "0" "" "Project  = top" {  } {  } 0 0 "Project  = top" 0 0 "Fitter" 0 0 1591496563643 ""}
{ "Info" "0" "" "Revision = top" {  } {  } 0 0 "Revision = top" 0 0 "Fitter" 0 0 1591496563643 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1591496563906 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1591496563907 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top 10M08SAU169C8G " "Selected device 10M08SAU169C8G for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1591496563961 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1591496564019 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1591496564019 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 4 1 0 0 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/" { { 0 { 0 ""} 0 1431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1591496564119 ""}  } { { "db/pll_altpll.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/" { { 0 { 0 ""} 0 1431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1591496564119 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1591496564275 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1591496564299 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1591496565028 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAU169C8GES " "Device 10M08SAU169C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1591496565075 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAU169C8G " "Device 10M04SAU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1591496565075 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAU169C8G " "Device 10M16SAU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1591496565075 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1591496565075 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ G1 " "Pin ~ALTERA_TMS~ is reserved at location G1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/" { { 0 { 0 ""} 0 6942 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1591496565091 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/" { { 0 { 0 ""} 0 6944 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1591496565091 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ F5 " "Pin ~ALTERA_TDI~ is reserved at location F5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/" { { 0 { 0 ""} 0 6946 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1591496565091 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ F6 " "Pin ~ALTERA_TDO~ is reserved at location F6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/" { { 0 { 0 ""} 0 6948 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1591496565091 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ D7 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location D7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/" { { 0 { 0 ""} 0 6950 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1591496565091 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ E7 " "Pin ~ALTERA_nCONFIG~ is reserved at location E7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/" { { 0 { 0 ""} 0 6952 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1591496565091 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ C4 " "Pin ~ALTERA_nSTATUS~ is reserved at location C4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/" { { 0 { 0 ""} 0 6954 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1591496565091 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ C5 " "Pin ~ALTERA_CONF_DONE~ is reserved at location C5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/" { { 0 { 0 ""} 0 6956 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1591496565091 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1591496565091 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1591496565092 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1591496565093 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1591496565093 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1591496565093 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1591496565097 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1591496565207 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "MISOctl " "Entity MISOctl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496566823 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496566823 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496566823 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496566823 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496566823 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496566823 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496566823 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496566823 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1591496566823 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "MOSIctl " "Entity MOSIctl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496566823 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496566823 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496566823 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496566823 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496566823 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496566823 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496566823 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496566823 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496566823 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496566823 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496566823 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496566823 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496566823 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496566823 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496566823 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496566823 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1591496566823 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496566823 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1591496566823 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1591496566823 ""}
{ "Info" "ISTA_SDC_FOUND" "QsysCore/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'QsysCore/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1591496566859 ""}
{ "Info" "ISTA_SDC_FOUND" "QsysCore/synthesis/submodules/spiphyslave.sdc " "Reading SDC File: 'QsysCore/synthesis/submodules/spiphyslave.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1591496566866 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1591496566876 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1591496566881 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1591496566961 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1591496566962 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1591496566963 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1591496567460 ""}  } { { "db/pll_altpll.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/db/pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/" { { 0 { 0 ""} 0 1431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1591496567460 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "QsysCore:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node QsysCore:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1591496567460 ""}  } { { "QsysCore/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/" { { 0 { 0 ""} 0 995 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1591496567460 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|SPISlaveToAvalonMasterBridge_reset_clk_domain_synch_module:SPISlaveToAvalonMasterBridge_reset_clk_domain_synch\|data_out  " "Automatically promoted node QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|SPISlaveToAvalonMasterBridge_reset_clk_domain_synch_module:SPISlaveToAvalonMasterBridge_reset_clk_domain_synch\|data_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1591496567460 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain:the_spislave_inst_for_spichain\|SPIPhy:the_SPIPhy\|MISOctl:SPIPhy_MISOctl\|spi_domain_reset " "Destination node QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain:the_spislave_inst_for_spichain\|SPIPhy:the_SPIPhy\|MISOctl:SPIPhy_MISOctl\|spi_domain_reset" {  } { { "QsysCore/synthesis/submodules/spiphyslave.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/spiphyslave.v" 544 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/" { { 0 { 0 ""} 0 1129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1591496567460 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1591496567460 ""}  } { { "QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/QsysCore/synthesis/submodules/SPISlaveToAvalonMasterBridge.v" 654 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|SPISlaveToAvalonMasterBridge_reset_clk_domain_synch_module:SPISlaveToAvalonMasterBridge_reset_clk_domain_synch\|data_out" } } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/" { { 0 { 0 ""} 0 1095 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1591496567460 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1591496568592 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1591496568601 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1591496568602 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1591496568613 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1591496568631 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1591496568651 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1591496568931 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1591496568941 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1591496568941 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[0\] IFCLK~output " "PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"IFCLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/db/pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/pll.v" 90 0 0 } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 36 0 0 } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 17 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1591496569066 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[0\] ADDA_CLK~output " "PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"ADDA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/db/pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/pll.v" 90 0 0 } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 36 0 0 } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 15 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1591496569069 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1591496569192 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1591496569242 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1591496570609 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1591496571524 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1591496571586 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1591496579402 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1591496579402 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1591496580966 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X10_Y0 X20_Y12 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12"} { { 12 { 0 ""} 10 0 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1591496584352 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1591496584352 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1591496587158 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1591496587158 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1591496587164 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.34 " "Total time spent on timing analysis during the Fitter is 4.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1591496587611 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1591496587657 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1591496589699 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1591496589702 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1591496592366 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1591496594290 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "24 MAX 10 " "24 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_MISO 3.3-V LVTTL M3 " "Pin SPI_MISO uses I/O standard 3.3-V LVTTL at M3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SPI_MISO } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_MISO" } } } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591496594788 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLAGN\[0\] 3.3-V LVTTL B1 " "Pin FLAGN\[0\] uses I/O standard 3.3-V LVTTL at B1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FLAGN[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLAGN\[0\]" } } } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591496594788 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLAGN\[2\] 3.3-V LVTTL L3 " "Pin FLAGN\[2\] uses I/O standard 3.3-V LVTTL at L3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FLAGN[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLAGN\[2\]" } } } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591496594788 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADDA\[0\] 3.3-V LVTTL L12 " "Pin ADDA\[0\] uses I/O standard 3.3-V LVTTL at L12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADDA[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADDA\[0\]" } } } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591496594788 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADDA\[1\] 3.3-V LVTTL J12 " "Pin ADDA\[1\] uses I/O standard 3.3-V LVTTL at J12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADDA[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADDA\[1\]" } } } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591496594788 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADDA\[2\] 3.3-V LVTTL J13 " "Pin ADDA\[2\] uses I/O standard 3.3-V LVTTL at J13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADDA[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADDA\[2\]" } } } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591496594788 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADDA\[3\] 3.3-V LVTTL K11 " "Pin ADDA\[3\] uses I/O standard 3.3-V LVTTL at K11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADDA[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADDA\[3\]" } } } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591496594788 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADDA\[4\] 3.3-V LVTTL K12 " "Pin ADDA\[4\] uses I/O standard 3.3-V LVTTL at K12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADDA[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADDA\[4\]" } } } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591496594788 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADDA\[5\] 3.3-V LVTTL J10 " "Pin ADDA\[5\] uses I/O standard 3.3-V LVTTL at J10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADDA[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADDA\[5\]" } } } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591496594788 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADDA\[6\] 3.3-V LVTTL H10 " "Pin ADDA\[6\] uses I/O standard 3.3-V LVTTL at H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADDA[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADDA\[6\]" } } } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591496594788 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADDA\[7\] 3.3-V LVTTL H13 " "Pin ADDA\[7\] uses I/O standard 3.3-V LVTTL at H13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADDA[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADDA\[7\]" } } } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591496594788 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FD\[0\] 3.3-V LVTTL E3 " "Pin FD\[0\] uses I/O standard 3.3-V LVTTL at E3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FD[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FD\[0\]" } } } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591496594788 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FD\[1\] 3.3-V LVTTL D1 " "Pin FD\[1\] uses I/O standard 3.3-V LVTTL at D1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FD[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FD\[1\]" } } } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591496594788 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FD\[2\] 3.3-V LVTTL E4 " "Pin FD\[2\] uses I/O standard 3.3-V LVTTL at E4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FD[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FD\[2\]" } } } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591496594788 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FD\[3\] 3.3-V LVTTL F1 " "Pin FD\[3\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FD[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FD\[3\]" } } } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591496594788 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FD\[4\] 3.3-V LVTTL M1 " "Pin FD\[4\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FD[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FD\[4\]" } } } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591496594788 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FD\[5\] 3.3-V LVTTL K1 " "Pin FD\[5\] uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FD[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FD\[5\]" } } } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591496594788 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FD\[6\] 3.3-V LVTTL M2 " "Pin FD\[6\] uses I/O standard 3.3-V LVTTL at M2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FD[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FD\[6\]" } } } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591496594788 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FD\[7\] 3.3-V LVTTL K2 " "Pin FD\[7\] uses I/O standard 3.3-V LVTTL at K2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FD[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FD\[7\]" } } } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591496594788 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_NSS 3.3-V LVTTL H8 " "Pin SPI_NSS uses I/O standard 3.3-V LVTTL at H8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SPI_NSS } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_NSS" } } } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591496594788 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK 3.3-V LVTTL H6 " "Pin CLK uses I/O standard 3.3-V LVTTL at H6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { CLK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591496594788 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLAGN\[1\] 3.3-V LVTTL N2 " "Pin FLAGN\[1\] uses I/O standard 3.3-V LVTTL at N2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FLAGN[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLAGN\[1\]" } } } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591496594788 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_SCLK 3.3-V LVTTL J1 " "Pin SPI_SCLK uses I/O standard 3.3-V LVTTL at J1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SPI_SCLK } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_SCLK" } } } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591496594788 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_MOSI 3.3-V LVTTL N3 " "Pin SPI_MOSI uses I/O standard 3.3-V LVTTL at N3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SPI_MOSI } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_MOSI" } } } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1591496594788 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1591496594788 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "16 " "Following 16 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ADDA\[0\] a permanently disabled " "Pin ADDA\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADDA[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADDA\[0\]" } } } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591496594791 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ADDA\[1\] a permanently disabled " "Pin ADDA\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADDA[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADDA\[1\]" } } } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591496594791 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ADDA\[2\] a permanently disabled " "Pin ADDA\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADDA[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADDA\[2\]" } } } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591496594791 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ADDA\[3\] a permanently disabled " "Pin ADDA\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADDA[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADDA\[3\]" } } } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591496594791 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ADDA\[4\] a permanently disabled " "Pin ADDA\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADDA[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADDA\[4\]" } } } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591496594791 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ADDA\[5\] a permanently disabled " "Pin ADDA\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADDA[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADDA\[5\]" } } } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591496594791 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ADDA\[6\] a permanently disabled " "Pin ADDA\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADDA[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADDA\[6\]" } } } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591496594791 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ADDA\[7\] a permanently disabled " "Pin ADDA\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADDA[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADDA\[7\]" } } } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591496594791 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FD\[0\] a permanently enabled " "Pin FD\[0\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FD[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FD\[0\]" } } } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591496594791 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FD\[1\] a permanently enabled " "Pin FD\[1\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FD[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FD\[1\]" } } } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591496594791 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FD\[2\] a permanently enabled " "Pin FD\[2\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FD[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FD\[2\]" } } } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591496594791 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FD\[3\] a permanently enabled " "Pin FD\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FD[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FD\[3\]" } } } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591496594791 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FD\[4\] a permanently enabled " "Pin FD\[4\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FD[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FD\[4\]" } } } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591496594791 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FD\[5\] a permanently enabled " "Pin FD\[5\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FD[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FD\[5\]" } } } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591496594791 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FD\[6\] a permanently enabled " "Pin FD\[6\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FD[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FD\[6\]" } } } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591496594791 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FD\[7\] a permanently enabled " "Pin FD\[7\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { FD[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FD\[7\]" } } } } { "top.v" "" { Text "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/top.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1591496594791 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1591496594791 ""}
{ "Warning" "WFIOMGR_INCONSISTENT_VCCIO_ACROSS_MULTIPLE_BANKS_OF_CONFIGURAION_PINS" "2 Internal Configuration 2 " "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in 2 banks in 'Internal Configuration' configuration scheme and there are 2 different VCCIOs." {  } {  } 0 169202 "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in %1!d! banks in '%2!s!' configuration scheme and there are %3!d! different VCCIOs." 0 0 "Fitter" 0 -1 1591496594794 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/output_files/top.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/projects/MAX1000_FX2LP_ADC_SDR/output_files/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1591496595181 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5598 " "Peak virtual memory: 5598 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1591496597163 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 07 11:23:17 2020 " "Processing ended: Sun Jun 07 11:23:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1591496597163 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1591496597163 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1591496597163 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1591496597163 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1591496598741 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591496598751 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 07 11:23:18 2020 " "Processing started: Sun Jun 07 11:23:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1591496598751 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1591496598751 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1591496598751 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1591496599499 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1591496600446 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1591496600580 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4691 " "Peak virtual memory: 4691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1591496601295 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 07 11:23:21 2020 " "Processing ended: Sun Jun 07 11:23:21 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1591496601295 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1591496601295 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1591496601295 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1591496601295 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1591496602714 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591496602725 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 07 11:23:22 2020 " "Processing started: Sun Jun 07 11:23:22 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1591496602725 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1591496602725 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_pow --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1591496602726 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1591496603456 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1591496603466 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1591496603466 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "MISOctl " "Entity MISOctl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496604370 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496604370 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496604370 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496604370 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496604370 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496604370 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496604370 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496604370 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1591496604370 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "MOSIctl " "Entity MOSIctl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496604370 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496604370 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496604370 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496604370 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496604370 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496604370 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496604370 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496604370 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496604370 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496604370 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496604370 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496604370 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496604370 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496604370 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496604370 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496604370 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1591496604370 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496604370 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1591496604370 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Power Analyzer" 0 -1 1591496604370 ""}
{ "Info" "ISTA_SDC_FOUND" "QsysCore/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'QsysCore/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1591496604406 ""}
{ "Info" "ISTA_SDC_FOUND" "QsysCore/synthesis/submodules/spiphyslave.sdc " "Reading SDC File: 'QsysCore/synthesis/submodules/spiphyslave.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Power Analyzer" 0 -1 1591496604413 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_packets_to_master_inst_for_spichain:the_altera_avalon_packets_to_master_inst_for_spichain\|altera_avalon_packets_to_master:the_altera_avalon_packets_to_master\|packets_to_master:p2m\|current_byte\[1\] CLK " "Register QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|altera_avalon_packets_to_master_inst_for_spichain:the_altera_avalon_packets_to_master_inst_for_spichain\|altera_avalon_packets_to_master:the_altera_avalon_packets_to_master\|packets_to_master:p2m\|current_byte\[1\] is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1591496604450 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1591496604450 "|top|CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SPI_SCLK " "Node: SPI_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain:the_spislave_inst_for_spichain\|SPIPhy:the_SPIPhy\|MISOctl:SPIPhy_MISOctl\|loadstsinkdata SPI_SCLK " "Register QsysCore:u0\|SPISlaveToAvalonMasterBridge:spi_slave_to_avalon_mm_master_bridge_0\|spislave_inst_for_spichain:the_spislave_inst_for_spichain\|SPIPhy:the_SPIPhy\|MISOctl:SPIPhy_MISOctl\|loadstsinkdata is being clocked by SPI_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1591496604450 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Power Analyzer" 0 -1 1591496604450 "|top|SPI_SCLK"}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Power Analyzer" 0 -1 1591496604455 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 83.333 " "Node: pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 83.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1591496604501 ""}  } {  } 0 332056 "%1!s!" 0 0 "Power Analyzer" 0 -1 1591496604501 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1591496604585 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1591496604597 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1591496604684 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1591496605065 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1591496605191 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1591496607921 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.000 millions of transitions / sec " "Average toggle rate for this design is 0.000 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1591496609792 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "146.76 mW " "Total thermal power estimate for the design is 146.76 mW" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/intelfpga_lite/18.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1591496610391 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4846 " "Peak virtual memory: 4846 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1591496610880 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 07 11:23:30 2020 " "Processing ended: Sun Jun 07 11:23:30 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1591496610880 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1591496610880 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1591496610880 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1591496610880 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Power Analyzer" 0 -1 1591496612776 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591496612788 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 07 11:23:32 2020 " "Processing started: Sun Jun 07 11:23:32 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1591496612788 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1591496612788 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top -c top " "Command: quartus_sta top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1591496612788 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1591496613081 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1591496614251 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1591496614251 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591496614305 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591496614306 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "MISOctl " "Entity MISOctl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496614784 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496614784 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496614784 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496614784 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496614784 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496614784 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496614784 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\] " "set_false_path -from \[get_pins -no_case -compatibility_mode *SPIPhy_altera_avalon_st_idle_inserter\|received_esc*\|*\] -to \[get_pins -no_case -compatibility_mode *\|rdshiftreg*\|*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496614784 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1591496614784 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "MOSIctl " "Entity MOSIctl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496614784 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496614784 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496614784 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496614784 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496614784 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496614784 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496614784 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496614784 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496614784 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496614784 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496614784 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496614784 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496614784 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496614784 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496614784 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\]  " "set_false_path -from \[get_pins -no_case -compatibility_mode *\|stsourcedata*\|*\] -to \[get_registers *\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496614784 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1591496614784 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1591496614784 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1591496614784 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1591496614784 ""}
{ "Info" "ISTA_SDC_FOUND" "QsysCore/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'QsysCore/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1591496614822 ""}
{ "Info" "ISTA_SDC_FOUND" "QsysCore/synthesis/submodules/spiphyslave.sdc " "Reading SDC File: 'QsysCore/synthesis/submodules/spiphyslave.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1591496614839 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1591496614862 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 83.333 -waveform \{0.000 41.666\} -name CLK CLK " "create_clock -period 83.333 -waveform \{0.000 41.666\} -name CLK CLK" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1591496614863 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1591496614863 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1591496614863 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1591496614863 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SPI_SCLK SPI_SCLK " "create_clock -period 1.000 -name SPI_SCLK SPI_SCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1591496614867 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1591496614867 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1591496614918 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1591496614919 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1591496614921 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1591496614950 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1591496615023 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1591496615050 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.533 " "Worst-case setup slack is -5.533" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591496615061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591496615061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.533             -54.912 SPI_SCLK  " "   -5.533             -54.912 SPI_SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591496615061 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.129               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.129               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591496615061 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591496615061 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.342 " "Worst-case hold slack is 0.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591496615095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591496615095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.342               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591496615095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 SPI_SCLK  " "    0.394               0.000 SPI_SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591496615095 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591496615095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.383 " "Worst-case recovery slack is -6.383" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591496615114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591496615114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.383            -178.919 SPI_SCLK  " "   -6.383            -178.919 SPI_SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591496615114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.996               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   11.996               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591496615114 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591496615114 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.041 " "Worst-case removal slack is 3.041" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591496615132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591496615132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.041               0.000 SPI_SCLK  " "    3.041               0.000 SPI_SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591496615132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.165               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.165               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591496615132 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591496615132 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591496615158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591496615158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -55.045 SPI_SCLK  " "   -3.000             -55.045 SPI_SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591496615158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.087               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   10.087               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591496615158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.530               0.000 CLK  " "   41.530               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591496615158 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591496615158 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591496615183 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1591496615183 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1591496615199 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1591496615248 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1591496618041 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1591496618367 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1591496618442 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.360 " "Worst-case setup slack is -5.360" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591496618452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591496618452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.360             -51.991 SPI_SCLK  " "   -5.360             -51.991 SPI_SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591496618452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.419               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.419               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591496618452 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591496618452 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.305 " "Worst-case hold slack is 0.305" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591496618489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591496618489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.305               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591496618489 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352               0.000 SPI_SCLK  " "    0.352               0.000 SPI_SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591496618489 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591496618489 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.012 " "Worst-case recovery slack is -6.012" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591496618505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591496618505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.012            -169.424 SPI_SCLK  " "   -6.012            -169.424 SPI_SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591496618505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.452               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   12.452               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591496618505 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591496618505 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.763 " "Worst-case removal slack is 2.763" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591496618535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591496618535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.763               0.000 SPI_SCLK  " "    2.763               0.000 SPI_SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591496618535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.852               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.852               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591496618535 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591496618535 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591496618648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591496618648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -55.045 SPI_SCLK  " "   -3.000             -55.045 SPI_SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591496618648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.098               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   10.098               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591496618648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.526               0.000 CLK  " "   41.526               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591496618648 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591496618648 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591496618674 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1591496618674 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1591496618689 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1591496619097 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1591496619119 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.722 " "Worst-case setup slack is -2.722" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591496619130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591496619130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.722             -20.516 SPI_SCLK  " "   -2.722             -20.516 SPI_SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591496619130 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.976               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.976               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591496619130 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591496619130 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.144 " "Worst-case hold slack is 0.144" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591496619160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591496619160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.144               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591496619160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165               0.000 SPI_SCLK  " "    0.165               0.000 SPI_SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591496619160 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591496619160 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.494 " "Worst-case recovery slack is -2.494" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591496619176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591496619176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.494             -77.441 SPI_SCLK  " "   -2.494             -77.441 SPI_SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591496619176 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.690               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   16.690               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591496619176 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591496619176 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.232 " "Worst-case removal slack is 1.232" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591496619194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591496619194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.232               0.000 SPI_SCLK  " "    1.232               0.000 SPI_SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591496619194 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.383               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.383               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591496619194 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591496619194 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591496619208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591496619208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -46.206 SPI_SCLK  " "   -3.000             -46.206 SPI_SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591496619208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.136               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   10.136               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591496619208 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.180               0.000 CLK  " "   41.180               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1591496619208 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1591496619208 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 0.0 years or 0.000635 seconds. " "Worst-Case MTBF of Design is 0.0 years or 0.000635 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591496619235 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 3.14e-07 years or 9.89 seconds.\n " "Typical MTBF of Design is 3.14e-07 years or 9.89 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591496619235 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 4 " "Number of Synchronizer Chains Found: 4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591496619235 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591496619235 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591496619235 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 1.065 ns " "Worst Case Available Settling Time: 1.065 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591496619235 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591496619235 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591496619235 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.5" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591496619235 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591496619235 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1591496619235 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1591496619235 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1591496620762 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1591496620763 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4817 " "Peak virtual memory: 4817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1591496620961 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 07 11:23:40 2020 " "Processing ended: Sun Jun 07 11:23:40 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1591496620961 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1591496620961 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1591496620961 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1591496620961 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 95 s " "Quartus Prime Full Compilation was successful. 0 errors, 95 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1591496621761 ""}
