## Folder Organisation

This directory contains:

- src: the directory containing the SystemVerilog files of the design

- tb: the directory containing the SystemVerilog files of the testbench

- sim: the directory containing the project files created by modelsim and the simulation scripts
