Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Apr 24 21:37:55 2022
| Host         : AA8B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file pdu_cpu_timing_summary_routed.rpt -pb pdu_cpu_timing_summary_routed.pb -rpx pdu_cpu_timing_summary_routed.rpx -warn_on_violation
| Design       : pdu_cpu
| Device       : 7a100ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: chk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cont (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: data (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: del (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: step (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: x[9] (HIGH)

 There are 85 register/latch pins with no clock driven by root clock pin: p1/cnt_clk_r_reg[16]/Q (HIGH)

 There are 1432 register/latch pins with no clock driven by root clock pin: p1/cnt_clk_r_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: p1/rstn_r_reg[15]/Q (HIGH)

 There are 1293 register/latch pins with no clock driven by root clock pin: p1/run_n_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5160 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.948        0.000                      0                   55        0.198        0.000                      0                   55        4.500        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.948        0.000                      0                   35        0.198        0.000                      0                   35        4.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              8.240        0.000                      0                   20        0.477        0.000                      0                   20  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.948ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.948ns  (required time - arrival time)
  Source:                 p1/cnt_clk_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 1.945ns (38.157%)  route 3.152ns (61.843%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.609     5.211    p1/CLK
    SLICE_X60Y113        FDCE                                         r  p1/cnt_clk_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y113        FDCE (Prop_fdce_C_Q)         0.518     5.729 r  p1/cnt_clk_r_reg[1]/Q
                         net (fo=2, routed)           1.383     7.112    p1_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.208 r  FSM_onehot_cs_reg[2]_i_2/O
                         net (fo=140, routed)         1.770     8.978    p1/clk_pdu
    SLICE_X60Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     9.635 r  p1/cnt_clk_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.635    p1/cnt_clk_r_reg[0]_i_1_n_0
    SLICE_X60Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.752 r  p1/cnt_clk_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    p1/cnt_clk_r_reg[4]_i_1_n_0
    SLICE_X60Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.869 r  p1/cnt_clk_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    p1/cnt_clk_r_reg[8]_i_1_n_0
    SLICE_X60Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.986 r  p1/cnt_clk_r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.986    p1/cnt_clk_r_reg[12]_i_1_n_0
    SLICE_X60Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.309 r  p1/cnt_clk_r_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.309    p1/cnt_clk_r_reg[16]_i_1_n_6
    SLICE_X60Y117        FDCE                                         r  p1/cnt_clk_r_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.485    14.907    p1/CLK
    SLICE_X60Y117        FDCE                                         r  p1/cnt_clk_r_reg[17]/C
                         clock pessimism              0.276    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X60Y117        FDCE (Setup_fdce_C_D)        0.109    15.257    p1/cnt_clk_r_reg[17]
  -------------------------------------------------------------------
                         required time                         15.257    
                         arrival time                         -10.309    
  -------------------------------------------------------------------
                         slack                                  4.948    

Slack (MET) :             4.956ns  (required time - arrival time)
  Source:                 p1/cnt_clk_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.089ns  (logic 1.937ns (38.060%)  route 3.152ns (61.940%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.609     5.211    p1/CLK
    SLICE_X60Y113        FDCE                                         r  p1/cnt_clk_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y113        FDCE (Prop_fdce_C_Q)         0.518     5.729 r  p1/cnt_clk_r_reg[1]/Q
                         net (fo=2, routed)           1.383     7.112    p1_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.208 r  FSM_onehot_cs_reg[2]_i_2/O
                         net (fo=140, routed)         1.770     8.978    p1/clk_pdu
    SLICE_X60Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     9.635 r  p1/cnt_clk_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.635    p1/cnt_clk_r_reg[0]_i_1_n_0
    SLICE_X60Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.752 r  p1/cnt_clk_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    p1/cnt_clk_r_reg[4]_i_1_n_0
    SLICE_X60Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.869 r  p1/cnt_clk_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    p1/cnt_clk_r_reg[8]_i_1_n_0
    SLICE_X60Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.986 r  p1/cnt_clk_r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.986    p1/cnt_clk_r_reg[12]_i_1_n_0
    SLICE_X60Y117        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.301 r  p1/cnt_clk_r_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.301    p1/cnt_clk_r_reg[16]_i_1_n_4
    SLICE_X60Y117        FDCE                                         r  p1/cnt_clk_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.485    14.907    p1/CLK
    SLICE_X60Y117        FDCE                                         r  p1/cnt_clk_r_reg[19]/C
                         clock pessimism              0.276    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X60Y117        FDCE (Setup_fdce_C_D)        0.109    15.257    p1/cnt_clk_r_reg[19]
  -------------------------------------------------------------------
                         required time                         15.257    
                         arrival time                         -10.301    
  -------------------------------------------------------------------
                         slack                                  4.956    

Slack (MET) :             5.032ns  (required time - arrival time)
  Source:                 p1/cnt_clk_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.013ns  (logic 1.861ns (37.121%)  route 3.152ns (62.879%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.609     5.211    p1/CLK
    SLICE_X60Y113        FDCE                                         r  p1/cnt_clk_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y113        FDCE (Prop_fdce_C_Q)         0.518     5.729 r  p1/cnt_clk_r_reg[1]/Q
                         net (fo=2, routed)           1.383     7.112    p1_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.208 r  FSM_onehot_cs_reg[2]_i_2/O
                         net (fo=140, routed)         1.770     8.978    p1/clk_pdu
    SLICE_X60Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     9.635 r  p1/cnt_clk_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.635    p1/cnt_clk_r_reg[0]_i_1_n_0
    SLICE_X60Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.752 r  p1/cnt_clk_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    p1/cnt_clk_r_reg[4]_i_1_n_0
    SLICE_X60Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.869 r  p1/cnt_clk_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    p1/cnt_clk_r_reg[8]_i_1_n_0
    SLICE_X60Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.986 r  p1/cnt_clk_r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.986    p1/cnt_clk_r_reg[12]_i_1_n_0
    SLICE_X60Y117        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.225 r  p1/cnt_clk_r_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.225    p1/cnt_clk_r_reg[16]_i_1_n_5
    SLICE_X60Y117        FDCE                                         r  p1/cnt_clk_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.485    14.907    p1/CLK
    SLICE_X60Y117        FDCE                                         r  p1/cnt_clk_r_reg[18]/C
                         clock pessimism              0.276    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X60Y117        FDCE (Setup_fdce_C_D)        0.109    15.257    p1/cnt_clk_r_reg[18]
  -------------------------------------------------------------------
                         required time                         15.257    
                         arrival time                         -10.225    
  -------------------------------------------------------------------
                         slack                                  5.032    

Slack (MET) :             5.052ns  (required time - arrival time)
  Source:                 p1/cnt_clk_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.993ns  (logic 1.841ns (36.869%)  route 3.152ns (63.131%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.609     5.211    p1/CLK
    SLICE_X60Y113        FDCE                                         r  p1/cnt_clk_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y113        FDCE (Prop_fdce_C_Q)         0.518     5.729 r  p1/cnt_clk_r_reg[1]/Q
                         net (fo=2, routed)           1.383     7.112    p1_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.208 r  FSM_onehot_cs_reg[2]_i_2/O
                         net (fo=140, routed)         1.770     8.978    p1/clk_pdu
    SLICE_X60Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     9.635 r  p1/cnt_clk_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.635    p1/cnt_clk_r_reg[0]_i_1_n_0
    SLICE_X60Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.752 r  p1/cnt_clk_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    p1/cnt_clk_r_reg[4]_i_1_n_0
    SLICE_X60Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.869 r  p1/cnt_clk_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    p1/cnt_clk_r_reg[8]_i_1_n_0
    SLICE_X60Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.986 r  p1/cnt_clk_r_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.986    p1/cnt_clk_r_reg[12]_i_1_n_0
    SLICE_X60Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.205 r  p1/cnt_clk_r_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.205    p1/cnt_clk_r_reg[16]_i_1_n_7
    SLICE_X60Y117        FDCE                                         r  p1/cnt_clk_r_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.485    14.907    p1/CLK
    SLICE_X60Y117        FDCE                                         r  p1/cnt_clk_r_reg[16]/C
                         clock pessimism              0.276    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X60Y117        FDCE (Setup_fdce_C_D)        0.109    15.257    p1/cnt_clk_r_reg[16]
  -------------------------------------------------------------------
                         required time                         15.257    
                         arrival time                         -10.205    
  -------------------------------------------------------------------
                         slack                                  5.052    

Slack (MET) :             5.066ns  (required time - arrival time)
  Source:                 p1/cnt_clk_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.980ns  (logic 1.828ns (36.704%)  route 3.152ns (63.296%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.609     5.211    p1/CLK
    SLICE_X60Y113        FDCE                                         r  p1/cnt_clk_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y113        FDCE (Prop_fdce_C_Q)         0.518     5.729 r  p1/cnt_clk_r_reg[1]/Q
                         net (fo=2, routed)           1.383     7.112    p1_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.208 r  FSM_onehot_cs_reg[2]_i_2/O
                         net (fo=140, routed)         1.770     8.978    p1/clk_pdu
    SLICE_X60Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     9.635 r  p1/cnt_clk_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.635    p1/cnt_clk_r_reg[0]_i_1_n_0
    SLICE_X60Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.752 r  p1/cnt_clk_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    p1/cnt_clk_r_reg[4]_i_1_n_0
    SLICE_X60Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.869 r  p1/cnt_clk_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    p1/cnt_clk_r_reg[8]_i_1_n_0
    SLICE_X60Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.192 r  p1/cnt_clk_r_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.192    p1/cnt_clk_r_reg[12]_i_1_n_6
    SLICE_X60Y116        FDCE                                         r  p1/cnt_clk_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.486    14.908    p1/CLK
    SLICE_X60Y116        FDCE                                         r  p1/cnt_clk_r_reg[13]/C
                         clock pessimism              0.276    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X60Y116        FDCE (Setup_fdce_C_D)        0.109    15.258    p1/cnt_clk_r_reg[13]
  -------------------------------------------------------------------
                         required time                         15.258    
                         arrival time                         -10.192    
  -------------------------------------------------------------------
                         slack                                  5.066    

Slack (MET) :             5.074ns  (required time - arrival time)
  Source:                 p1/cnt_clk_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.972ns  (logic 1.820ns (36.602%)  route 3.152ns (63.398%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.609     5.211    p1/CLK
    SLICE_X60Y113        FDCE                                         r  p1/cnt_clk_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y113        FDCE (Prop_fdce_C_Q)         0.518     5.729 r  p1/cnt_clk_r_reg[1]/Q
                         net (fo=2, routed)           1.383     7.112    p1_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.208 r  FSM_onehot_cs_reg[2]_i_2/O
                         net (fo=140, routed)         1.770     8.978    p1/clk_pdu
    SLICE_X60Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     9.635 r  p1/cnt_clk_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.635    p1/cnt_clk_r_reg[0]_i_1_n_0
    SLICE_X60Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.752 r  p1/cnt_clk_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    p1/cnt_clk_r_reg[4]_i_1_n_0
    SLICE_X60Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.869 r  p1/cnt_clk_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    p1/cnt_clk_r_reg[8]_i_1_n_0
    SLICE_X60Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.184 r  p1/cnt_clk_r_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.184    p1/cnt_clk_r_reg[12]_i_1_n_4
    SLICE_X60Y116        FDCE                                         r  p1/cnt_clk_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.486    14.908    p1/CLK
    SLICE_X60Y116        FDCE                                         r  p1/cnt_clk_r_reg[15]/C
                         clock pessimism              0.276    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X60Y116        FDCE (Setup_fdce_C_D)        0.109    15.258    p1/cnt_clk_r_reg[15]
  -------------------------------------------------------------------
                         required time                         15.258    
                         arrival time                         -10.184    
  -------------------------------------------------------------------
                         slack                                  5.074    

Slack (MET) :             5.150ns  (required time - arrival time)
  Source:                 p1/cnt_clk_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.896ns  (logic 1.744ns (35.618%)  route 3.152ns (64.382%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.609     5.211    p1/CLK
    SLICE_X60Y113        FDCE                                         r  p1/cnt_clk_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y113        FDCE (Prop_fdce_C_Q)         0.518     5.729 r  p1/cnt_clk_r_reg[1]/Q
                         net (fo=2, routed)           1.383     7.112    p1_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.208 r  FSM_onehot_cs_reg[2]_i_2/O
                         net (fo=140, routed)         1.770     8.978    p1/clk_pdu
    SLICE_X60Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     9.635 r  p1/cnt_clk_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.635    p1/cnt_clk_r_reg[0]_i_1_n_0
    SLICE_X60Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.752 r  p1/cnt_clk_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    p1/cnt_clk_r_reg[4]_i_1_n_0
    SLICE_X60Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.869 r  p1/cnt_clk_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    p1/cnt_clk_r_reg[8]_i_1_n_0
    SLICE_X60Y116        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.108 r  p1/cnt_clk_r_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.108    p1/cnt_clk_r_reg[12]_i_1_n_5
    SLICE_X60Y116        FDCE                                         r  p1/cnt_clk_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.486    14.908    p1/CLK
    SLICE_X60Y116        FDCE                                         r  p1/cnt_clk_r_reg[14]/C
                         clock pessimism              0.276    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X60Y116        FDCE (Setup_fdce_C_D)        0.109    15.258    p1/cnt_clk_r_reg[14]
  -------------------------------------------------------------------
                         required time                         15.258    
                         arrival time                         -10.108    
  -------------------------------------------------------------------
                         slack                                  5.150    

Slack (MET) :             5.170ns  (required time - arrival time)
  Source:                 p1/cnt_clk_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.876ns  (logic 1.724ns (35.354%)  route 3.152ns (64.646%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.609     5.211    p1/CLK
    SLICE_X60Y113        FDCE                                         r  p1/cnt_clk_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y113        FDCE (Prop_fdce_C_Q)         0.518     5.729 r  p1/cnt_clk_r_reg[1]/Q
                         net (fo=2, routed)           1.383     7.112    p1_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.208 r  FSM_onehot_cs_reg[2]_i_2/O
                         net (fo=140, routed)         1.770     8.978    p1/clk_pdu
    SLICE_X60Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     9.635 r  p1/cnt_clk_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.635    p1/cnt_clk_r_reg[0]_i_1_n_0
    SLICE_X60Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.752 r  p1/cnt_clk_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    p1/cnt_clk_r_reg[4]_i_1_n_0
    SLICE_X60Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.869 r  p1/cnt_clk_r_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.869    p1/cnt_clk_r_reg[8]_i_1_n_0
    SLICE_X60Y116        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.088 r  p1/cnt_clk_r_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.088    p1/cnt_clk_r_reg[12]_i_1_n_7
    SLICE_X60Y116        FDCE                                         r  p1/cnt_clk_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.486    14.908    p1/CLK
    SLICE_X60Y116        FDCE                                         r  p1/cnt_clk_r_reg[12]/C
                         clock pessimism              0.276    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X60Y116        FDCE (Setup_fdce_C_D)        0.109    15.258    p1/cnt_clk_r_reg[12]
  -------------------------------------------------------------------
                         required time                         15.258    
                         arrival time                         -10.088    
  -------------------------------------------------------------------
                         slack                                  5.170    

Slack (MET) :             5.184ns  (required time - arrival time)
  Source:                 p1/cnt_clk_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.863ns  (logic 1.711ns (35.181%)  route 3.152ns (64.819%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.609     5.211    p1/CLK
    SLICE_X60Y113        FDCE                                         r  p1/cnt_clk_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y113        FDCE (Prop_fdce_C_Q)         0.518     5.729 r  p1/cnt_clk_r_reg[1]/Q
                         net (fo=2, routed)           1.383     7.112    p1_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.208 r  FSM_onehot_cs_reg[2]_i_2/O
                         net (fo=140, routed)         1.770     8.978    p1/clk_pdu
    SLICE_X60Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     9.635 r  p1/cnt_clk_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.635    p1/cnt_clk_r_reg[0]_i_1_n_0
    SLICE_X60Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.752 r  p1/cnt_clk_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    p1/cnt_clk_r_reg[4]_i_1_n_0
    SLICE_X60Y115        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.075 r  p1/cnt_clk_r_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.075    p1/cnt_clk_r_reg[8]_i_1_n_6
    SLICE_X60Y115        FDCE                                         r  p1/cnt_clk_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.487    14.909    p1/CLK
    SLICE_X60Y115        FDCE                                         r  p1/cnt_clk_r_reg[9]/C
                         clock pessimism              0.276    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X60Y115        FDCE (Setup_fdce_C_D)        0.109    15.259    p1/cnt_clk_r_reg[9]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                         -10.075    
  -------------------------------------------------------------------
                         slack                                  5.184    

Slack (MET) :             5.192ns  (required time - arrival time)
  Source:                 p1/cnt_clk_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.855ns  (logic 1.703ns (35.075%)  route 3.152ns (64.925%))
  Logic Levels:           4  (BUFG=1 CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.609     5.211    p1/CLK
    SLICE_X60Y113        FDCE                                         r  p1/cnt_clk_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y113        FDCE (Prop_fdce_C_Q)         0.518     5.729 r  p1/cnt_clk_r_reg[1]/Q
                         net (fo=2, routed)           1.383     7.112    p1_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.208 r  FSM_onehot_cs_reg[2]_i_2/O
                         net (fo=140, routed)         1.770     8.978    p1/clk_pdu
    SLICE_X60Y113        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     9.635 r  p1/cnt_clk_r_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.635    p1/cnt_clk_r_reg[0]_i_1_n_0
    SLICE_X60Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.752 r  p1/cnt_clk_r_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.752    p1/cnt_clk_r_reg[4]_i_1_n_0
    SLICE_X60Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.067 r  p1/cnt_clk_r_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.067    p1/cnt_clk_r_reg[8]_i_1_n_4
    SLICE_X60Y115        FDCE                                         r  p1/cnt_clk_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.487    14.909    p1/CLK
    SLICE_X60Y115        FDCE                                         r  p1/cnt_clk_r_reg[11]/C
                         clock pessimism              0.276    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X60Y115        FDCE (Setup_fdce_C_D)        0.109    15.259    p1/cnt_clk_r_reg[11]
  -------------------------------------------------------------------
                         required time                         15.259    
                         arrival time                         -10.067    
  -------------------------------------------------------------------
                         slack                                  5.192    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 p1/rstn_r_reg[10]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/rstn_r_reg[11]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.556     1.475    p1/CLK
    SLICE_X61Y113        FDPE                                         r  p1/rstn_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y113        FDPE (Prop_fdpe_C_Q)         0.141     1.616 r  p1/rstn_r_reg[10]/Q
                         net (fo=1, routed)           0.104     1.721    p1/rstn_r[10]
    SLICE_X61Y113        FDPE                                         r  p1/rstn_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.826     1.991    p1/CLK
    SLICE_X61Y113        FDPE                                         r  p1/rstn_r_reg[11]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X61Y113        FDPE (Hold_fdpe_C_D)         0.047     1.522    p1/rstn_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 p1/rstn_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/rstn_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.556     1.475    p1/CLK
    SLICE_X61Y114        FDPE                                         r  p1/rstn_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y114        FDPE (Prop_fdpe_C_Q)         0.141     1.616 r  p1/rstn_r_reg[0]/Q
                         net (fo=1, routed)           0.104     1.721    p1/rstn_r[0]
    SLICE_X61Y114        FDPE                                         r  p1/rstn_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.826     1.991    p1/CLK
    SLICE_X61Y114        FDPE                                         r  p1/rstn_r_reg[1]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X61Y114        FDPE (Hold_fdpe_C_D)         0.047     1.522    p1/rstn_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 p1/rstn_r_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/rstn_r_reg[13]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.648%)  route 0.112ns (44.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.556     1.475    p1/CLK
    SLICE_X61Y113        FDPE                                         r  p1/rstn_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y113        FDPE (Prop_fdpe_C_Q)         0.141     1.616 r  p1/rstn_r_reg[12]/Q
                         net (fo=1, routed)           0.112     1.729    p1/rstn_r[12]
    SLICE_X61Y113        FDPE                                         r  p1/rstn_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.826     1.991    p1/CLK
    SLICE_X61Y113        FDPE                                         r  p1/rstn_r_reg[13]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X61Y113        FDPE (Hold_fdpe_C_D)         0.047     1.522    p1/rstn_r_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 p1/rstn_r_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/rstn_r_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.648%)  route 0.112ns (44.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.556     1.475    p1/CLK
    SLICE_X61Y114        FDPE                                         r  p1/rstn_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y114        FDPE (Prop_fdpe_C_Q)         0.141     1.616 r  p1/rstn_r_reg[2]/Q
                         net (fo=1, routed)           0.112     1.729    p1/rstn_r[2]
    SLICE_X61Y114        FDPE                                         r  p1/rstn_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.826     1.991    p1/CLK
    SLICE_X61Y114        FDPE                                         r  p1/rstn_r_reg[3]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X61Y114        FDPE (Hold_fdpe_C_D)         0.047     1.522    p1/rstn_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 p1/rstn_r_reg[13]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/rstn_r_reg[14]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.556     1.475    p1/CLK
    SLICE_X61Y113        FDPE                                         r  p1/rstn_r_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y113        FDPE (Prop_fdpe_C_Q)         0.141     1.616 r  p1/rstn_r_reg[13]/Q
                         net (fo=1, routed)           0.145     1.762    p1/rstn_r[13]
    SLICE_X61Y113        FDPE                                         r  p1/rstn_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.826     1.991    p1/CLK
    SLICE_X61Y113        FDPE                                         r  p1/rstn_r_reg[14]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X61Y113        FDPE (Hold_fdpe_C_D)         0.075     1.550    p1/rstn_r_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 p1/rstn_r_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/rstn_r_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.556     1.475    p1/CLK
    SLICE_X61Y114        FDPE                                         r  p1/rstn_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y114        FDPE (Prop_fdpe_C_Q)         0.141     1.616 r  p1/rstn_r_reg[3]/Q
                         net (fo=1, routed)           0.145     1.762    p1/rstn_r[3]
    SLICE_X61Y114        FDPE                                         r  p1/rstn_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.826     1.991    p1/CLK
    SLICE_X61Y114        FDPE                                         r  p1/rstn_r_reg[4]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X61Y114        FDPE (Hold_fdpe_C_D)         0.075     1.550    p1/rstn_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 p1/rstn_r_reg[14]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/rstn_r_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.556     1.475    p1/CLK
    SLICE_X61Y113        FDPE                                         r  p1/rstn_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y113        FDPE (Prop_fdpe_C_Q)         0.128     1.603 r  p1/rstn_r_reg[14]/Q
                         net (fo=1, routed)           0.119     1.723    p1/rstn_r[14]
    SLICE_X61Y113        FDPE                                         r  p1/rstn_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.826     1.991    p1/CLK
    SLICE_X61Y113        FDPE                                         r  p1/rstn_r_reg[15]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X61Y113        FDPE (Hold_fdpe_C_D)         0.017     1.492    p1/rstn_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 p1/rstn_r_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/rstn_r_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.556     1.475    p1/CLK
    SLICE_X61Y114        FDPE                                         r  p1/rstn_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y114        FDPE (Prop_fdpe_C_Q)         0.128     1.603 r  p1/rstn_r_reg[4]/Q
                         net (fo=1, routed)           0.119     1.723    p1/rstn_r[4]
    SLICE_X61Y114        FDPE                                         r  p1/rstn_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.826     1.991    p1/CLK
    SLICE_X61Y114        FDPE                                         r  p1/rstn_r_reg[5]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X61Y114        FDPE (Hold_fdpe_C_D)         0.017     1.492    p1/rstn_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 p1/cnt_clk_r_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.556     1.475    p1/CLK
    SLICE_X60Y115        FDCE                                         r  p1/cnt_clk_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y115        FDCE (Prop_fdce_C_Q)         0.164     1.639 r  p1/cnt_clk_r_reg[10]/Q
                         net (fo=1, routed)           0.114     1.754    p1/cnt_clk_r_reg_n_0_[10]
    SLICE_X60Y115        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.864 r  p1/cnt_clk_r_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.864    p1/cnt_clk_r_reg[8]_i_1_n_5
    SLICE_X60Y115        FDCE                                         r  p1/cnt_clk_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.825     1.990    p1/CLK
    SLICE_X60Y115        FDCE                                         r  p1/cnt_clk_r_reg[10]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X60Y115        FDCE (Hold_fdce_C_D)         0.134     1.609    p1/cnt_clk_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 p1/cnt_clk_r_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.555     1.474    p1/CLK
    SLICE_X60Y116        FDCE                                         r  p1/cnt_clk_r_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y116        FDCE (Prop_fdce_C_Q)         0.164     1.638 r  p1/cnt_clk_r_reg[14]/Q
                         net (fo=21, routed)          0.127     1.765    p1/cnt_clk_r_reg_n_0_[14]
    SLICE_X60Y116        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.875 r  p1/cnt_clk_r_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.875    p1/cnt_clk_r_reg[12]_i_1_n_5
    SLICE_X60Y116        FDCE                                         r  p1/cnt_clk_r_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.824     1.989    p1/CLK
    SLICE_X60Y116        FDCE                                         r  p1/cnt_clk_r_reg[14]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X60Y116        FDCE (Hold_fdce_C_D)         0.134     1.608    p1/cnt_clk_r_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y114   p1/cnt_clk_r_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y114   p1/cnt_clk_r_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y114   p1/cnt_clk_r_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y115   p1/cnt_clk_r_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y115   p1/cnt_clk_r_reg[9]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X61Y114   p1/rstn_r_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X61Y113   p1/rstn_r_reg[10]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X61Y113   p1/rstn_r_reg[11]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X61Y113   p1/rstn_r_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y115   p1/cnt_clk_r_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y115   p1/cnt_clk_r_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y115   p1/cnt_clk_r_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y115   p1/cnt_clk_r_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y114   p1/cnt_clk_r_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y114   p1/cnt_clk_r_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y114   p1/cnt_clk_r_reg[7]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X61Y114   p1/rstn_r_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X61Y113   p1/rstn_r_reg[10]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X61Y113   p1/rstn_r_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y117   p1/cnt_clk_r_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y117   p1/cnt_clk_r_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y117   p1/cnt_clk_r_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y117   p1/cnt_clk_r_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y114   p1/cnt_clk_r_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y114   p1/cnt_clk_r_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y114   p1/cnt_clk_r_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y114   p1/cnt_clk_r_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y114   p1/cnt_clk_r_reg[7]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y114   p1/cnt_clk_r_reg[7]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.240ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.477ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.240ns  (required time - arrival time)
  Source:                 p1/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.205ns  (logic 0.419ns (34.765%)  route 0.786ns (65.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.609     5.211    p1/CLK
    SLICE_X61Y113        FDPE                                         r  p1/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y113        FDPE (Prop_fdpe_C_Q)         0.419     5.630 f  p1/rstn_r_reg[15]/Q
                         net (fo=508, routed)         0.786     6.417    p1/Q[0]
    SLICE_X60Y117        FDCE                                         f  p1/cnt_clk_r_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.485    14.907    p1/CLK
    SLICE_X60Y117        FDCE                                         r  p1/cnt_clk_r_reg[16]/C
                         clock pessimism              0.276    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X60Y117        FDCE (Recov_fdce_C_CLR)     -0.491    14.657    p1/cnt_clk_r_reg[16]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -6.417    
  -------------------------------------------------------------------
                         slack                                  8.240    

Slack (MET) :             8.240ns  (required time - arrival time)
  Source:                 p1/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.205ns  (logic 0.419ns (34.765%)  route 0.786ns (65.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.609     5.211    p1/CLK
    SLICE_X61Y113        FDPE                                         r  p1/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y113        FDPE (Prop_fdpe_C_Q)         0.419     5.630 f  p1/rstn_r_reg[15]/Q
                         net (fo=508, routed)         0.786     6.417    p1/Q[0]
    SLICE_X60Y117        FDCE                                         f  p1/cnt_clk_r_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.485    14.907    p1/CLK
    SLICE_X60Y117        FDCE                                         r  p1/cnt_clk_r_reg[17]/C
                         clock pessimism              0.276    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X60Y117        FDCE (Recov_fdce_C_CLR)     -0.491    14.657    p1/cnt_clk_r_reg[17]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -6.417    
  -------------------------------------------------------------------
                         slack                                  8.240    

Slack (MET) :             8.240ns  (required time - arrival time)
  Source:                 p1/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.205ns  (logic 0.419ns (34.765%)  route 0.786ns (65.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.609     5.211    p1/CLK
    SLICE_X61Y113        FDPE                                         r  p1/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y113        FDPE (Prop_fdpe_C_Q)         0.419     5.630 f  p1/rstn_r_reg[15]/Q
                         net (fo=508, routed)         0.786     6.417    p1/Q[0]
    SLICE_X60Y117        FDCE                                         f  p1/cnt_clk_r_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.485    14.907    p1/CLK
    SLICE_X60Y117        FDCE                                         r  p1/cnt_clk_r_reg[18]/C
                         clock pessimism              0.276    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X60Y117        FDCE (Recov_fdce_C_CLR)     -0.491    14.657    p1/cnt_clk_r_reg[18]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -6.417    
  -------------------------------------------------------------------
                         slack                                  8.240    

Slack (MET) :             8.240ns  (required time - arrival time)
  Source:                 p1/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.205ns  (logic 0.419ns (34.765%)  route 0.786ns (65.235%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 14.907 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.609     5.211    p1/CLK
    SLICE_X61Y113        FDPE                                         r  p1/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y113        FDPE (Prop_fdpe_C_Q)         0.419     5.630 f  p1/rstn_r_reg[15]/Q
                         net (fo=508, routed)         0.786     6.417    p1/Q[0]
    SLICE_X60Y117        FDCE                                         f  p1/cnt_clk_r_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.485    14.907    p1/CLK
    SLICE_X60Y117        FDCE                                         r  p1/cnt_clk_r_reg[19]/C
                         clock pessimism              0.276    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X60Y117        FDCE (Recov_fdce_C_CLR)     -0.491    14.657    p1/cnt_clk_r_reg[19]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -6.417    
  -------------------------------------------------------------------
                         slack                                  8.240    

Slack (MET) :             8.258ns  (required time - arrival time)
  Source:                 p1/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.189ns  (logic 0.419ns (35.250%)  route 0.770ns (64.750%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.609     5.211    p1/CLK
    SLICE_X61Y113        FDPE                                         r  p1/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y113        FDPE (Prop_fdpe_C_Q)         0.419     5.630 f  p1/rstn_r_reg[15]/Q
                         net (fo=508, routed)         0.770     6.400    p1/Q[0]
    SLICE_X60Y116        FDCE                                         f  p1/cnt_clk_r_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.486    14.908    p1/CLK
    SLICE_X60Y116        FDCE                                         r  p1/cnt_clk_r_reg[12]/C
                         clock pessimism              0.276    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X60Y116        FDCE (Recov_fdce_C_CLR)     -0.491    14.658    p1/cnt_clk_r_reg[12]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -6.400    
  -------------------------------------------------------------------
                         slack                                  8.258    

Slack (MET) :             8.258ns  (required time - arrival time)
  Source:                 p1/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.189ns  (logic 0.419ns (35.250%)  route 0.770ns (64.750%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.609     5.211    p1/CLK
    SLICE_X61Y113        FDPE                                         r  p1/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y113        FDPE (Prop_fdpe_C_Q)         0.419     5.630 f  p1/rstn_r_reg[15]/Q
                         net (fo=508, routed)         0.770     6.400    p1/Q[0]
    SLICE_X60Y116        FDCE                                         f  p1/cnt_clk_r_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.486    14.908    p1/CLK
    SLICE_X60Y116        FDCE                                         r  p1/cnt_clk_r_reg[13]/C
                         clock pessimism              0.276    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X60Y116        FDCE (Recov_fdce_C_CLR)     -0.491    14.658    p1/cnt_clk_r_reg[13]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -6.400    
  -------------------------------------------------------------------
                         slack                                  8.258    

Slack (MET) :             8.258ns  (required time - arrival time)
  Source:                 p1/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.189ns  (logic 0.419ns (35.250%)  route 0.770ns (64.750%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.609     5.211    p1/CLK
    SLICE_X61Y113        FDPE                                         r  p1/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y113        FDPE (Prop_fdpe_C_Q)         0.419     5.630 f  p1/rstn_r_reg[15]/Q
                         net (fo=508, routed)         0.770     6.400    p1/Q[0]
    SLICE_X60Y116        FDCE                                         f  p1/cnt_clk_r_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.486    14.908    p1/CLK
    SLICE_X60Y116        FDCE                                         r  p1/cnt_clk_r_reg[14]/C
                         clock pessimism              0.276    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X60Y116        FDCE (Recov_fdce_C_CLR)     -0.491    14.658    p1/cnt_clk_r_reg[14]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -6.400    
  -------------------------------------------------------------------
                         slack                                  8.258    

Slack (MET) :             8.258ns  (required time - arrival time)
  Source:                 p1/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.189ns  (logic 0.419ns (35.250%)  route 0.770ns (64.750%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 14.908 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.609     5.211    p1/CLK
    SLICE_X61Y113        FDPE                                         r  p1/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y113        FDPE (Prop_fdpe_C_Q)         0.419     5.630 f  p1/rstn_r_reg[15]/Q
                         net (fo=508, routed)         0.770     6.400    p1/Q[0]
    SLICE_X60Y116        FDCE                                         f  p1/cnt_clk_r_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.486    14.908    p1/CLK
    SLICE_X60Y116        FDCE                                         r  p1/cnt_clk_r_reg[15]/C
                         clock pessimism              0.276    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X60Y116        FDCE (Recov_fdce_C_CLR)     -0.491    14.658    p1/cnt_clk_r_reg[15]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -6.400    
  -------------------------------------------------------------------
                         slack                                  8.258    

Slack (MET) :             8.380ns  (required time - arrival time)
  Source:                 p1/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.069ns  (logic 0.419ns (39.213%)  route 0.650ns (60.787%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.609     5.211    p1/CLK
    SLICE_X61Y113        FDPE                                         r  p1/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y113        FDPE (Prop_fdpe_C_Q)         0.419     5.630 f  p1/rstn_r_reg[15]/Q
                         net (fo=508, routed)         0.650     6.280    p1/Q[0]
    SLICE_X60Y114        FDCE                                         f  p1/cnt_clk_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.488    14.910    p1/CLK
    SLICE_X60Y114        FDCE                                         r  p1/cnt_clk_r_reg[4]/C
                         clock pessimism              0.276    15.186    
                         clock uncertainty           -0.035    15.151    
    SLICE_X60Y114        FDCE (Recov_fdce_C_CLR)     -0.491    14.660    p1/cnt_clk_r_reg[4]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -6.280    
  -------------------------------------------------------------------
                         slack                                  8.380    

Slack (MET) :             8.380ns  (required time - arrival time)
  Source:                 p1/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.069ns  (logic 0.419ns (39.213%)  route 0.650ns (60.787%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns = ( 14.910 - 10.000 ) 
    Source Clock Delay      (SCD):    5.211ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.609     5.211    p1/CLK
    SLICE_X61Y113        FDPE                                         r  p1/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y113        FDPE (Prop_fdpe_C_Q)         0.419     5.630 f  p1/rstn_r_reg[15]/Q
                         net (fo=508, routed)         0.650     6.280    p1/Q[0]
    SLICE_X60Y114        FDCE                                         f  p1/cnt_clk_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.488    14.910    p1/CLK
    SLICE_X60Y114        FDCE                                         r  p1/cnt_clk_r_reg[5]/C
                         clock pessimism              0.276    15.186    
                         clock uncertainty           -0.035    15.151    
    SLICE_X60Y114        FDCE (Recov_fdce_C_CLR)     -0.491    14.660    p1/cnt_clk_r_reg[5]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -6.280    
  -------------------------------------------------------------------
                         slack                                  8.380    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 p1/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.128ns (34.628%)  route 0.242ns (65.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.556     1.475    p1/CLK
    SLICE_X61Y113        FDPE                                         r  p1/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y113        FDPE (Prop_fdpe_C_Q)         0.128     1.603 f  p1/rstn_r_reg[15]/Q
                         net (fo=508, routed)         0.242     1.845    p1/Q[0]
    SLICE_X60Y113        FDCE                                         f  p1/cnt_clk_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.826     1.991    p1/CLK
    SLICE_X60Y113        FDCE                                         r  p1/cnt_clk_r_reg[0]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X60Y113        FDCE (Remov_fdce_C_CLR)     -0.120     1.368    p1/cnt_clk_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 p1/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.128ns (34.628%)  route 0.242ns (65.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.556     1.475    p1/CLK
    SLICE_X61Y113        FDPE                                         r  p1/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y113        FDPE (Prop_fdpe_C_Q)         0.128     1.603 f  p1/rstn_r_reg[15]/Q
                         net (fo=508, routed)         0.242     1.845    p1/Q[0]
    SLICE_X60Y113        FDCE                                         f  p1/cnt_clk_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.826     1.991    p1/CLK
    SLICE_X60Y113        FDCE                                         r  p1/cnt_clk_r_reg[1]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X60Y113        FDCE (Remov_fdce_C_CLR)     -0.120     1.368    p1/cnt_clk_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 p1/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.128ns (34.628%)  route 0.242ns (65.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.556     1.475    p1/CLK
    SLICE_X61Y113        FDPE                                         r  p1/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y113        FDPE (Prop_fdpe_C_Q)         0.128     1.603 f  p1/rstn_r_reg[15]/Q
                         net (fo=508, routed)         0.242     1.845    p1/Q[0]
    SLICE_X60Y113        FDCE                                         f  p1/cnt_clk_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.826     1.991    p1/CLK
    SLICE_X60Y113        FDCE                                         r  p1/cnt_clk_r_reg[2]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X60Y113        FDCE (Remov_fdce_C_CLR)     -0.120     1.368    p1/cnt_clk_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 p1/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.128ns (34.628%)  route 0.242ns (65.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.556     1.475    p1/CLK
    SLICE_X61Y113        FDPE                                         r  p1/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y113        FDPE (Prop_fdpe_C_Q)         0.128     1.603 f  p1/rstn_r_reg[15]/Q
                         net (fo=508, routed)         0.242     1.845    p1/Q[0]
    SLICE_X60Y113        FDCE                                         f  p1/cnt_clk_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.826     1.991    p1/CLK
    SLICE_X60Y113        FDCE                                         r  p1/cnt_clk_r_reg[3]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X60Y113        FDCE (Remov_fdce_C_CLR)     -0.120     1.368    p1/cnt_clk_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 p1/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.128ns (30.152%)  route 0.297ns (69.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.556     1.475    p1/CLK
    SLICE_X61Y113        FDPE                                         r  p1/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y113        FDPE (Prop_fdpe_C_Q)         0.128     1.603 f  p1/rstn_r_reg[15]/Q
                         net (fo=508, routed)         0.297     1.900    p1/Q[0]
    SLICE_X60Y114        FDCE                                         f  p1/cnt_clk_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.826     1.991    p1/CLK
    SLICE_X60Y114        FDCE                                         r  p1/cnt_clk_r_reg[4]/C
                         clock pessimism             -0.500     1.490    
    SLICE_X60Y114        FDCE (Remov_fdce_C_CLR)     -0.120     1.370    p1/cnt_clk_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 p1/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.128ns (30.152%)  route 0.297ns (69.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.556     1.475    p1/CLK
    SLICE_X61Y113        FDPE                                         r  p1/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y113        FDPE (Prop_fdpe_C_Q)         0.128     1.603 f  p1/rstn_r_reg[15]/Q
                         net (fo=508, routed)         0.297     1.900    p1/Q[0]
    SLICE_X60Y114        FDCE                                         f  p1/cnt_clk_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.826     1.991    p1/CLK
    SLICE_X60Y114        FDCE                                         r  p1/cnt_clk_r_reg[5]/C
                         clock pessimism             -0.500     1.490    
    SLICE_X60Y114        FDCE (Remov_fdce_C_CLR)     -0.120     1.370    p1/cnt_clk_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 p1/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.128ns (30.152%)  route 0.297ns (69.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.556     1.475    p1/CLK
    SLICE_X61Y113        FDPE                                         r  p1/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y113        FDPE (Prop_fdpe_C_Q)         0.128     1.603 f  p1/rstn_r_reg[15]/Q
                         net (fo=508, routed)         0.297     1.900    p1/Q[0]
    SLICE_X60Y114        FDCE                                         f  p1/cnt_clk_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.826     1.991    p1/CLK
    SLICE_X60Y114        FDCE                                         r  p1/cnt_clk_r_reg[6]/C
                         clock pessimism             -0.500     1.490    
    SLICE_X60Y114        FDCE (Remov_fdce_C_CLR)     -0.120     1.370    p1/cnt_clk_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 p1/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.128ns (30.152%)  route 0.297ns (69.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.556     1.475    p1/CLK
    SLICE_X61Y113        FDPE                                         r  p1/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y113        FDPE (Prop_fdpe_C_Q)         0.128     1.603 f  p1/rstn_r_reg[15]/Q
                         net (fo=508, routed)         0.297     1.900    p1/Q[0]
    SLICE_X60Y114        FDCE                                         f  p1/cnt_clk_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.826     1.991    p1/CLK
    SLICE_X60Y114        FDCE                                         r  p1/cnt_clk_r_reg[7]/C
                         clock pessimism             -0.500     1.490    
    SLICE_X60Y114        FDCE (Remov_fdce_C_CLR)     -0.120     1.370    p1/cnt_clk_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 p1/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.128ns (28.555%)  route 0.320ns (71.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.556     1.475    p1/CLK
    SLICE_X61Y113        FDPE                                         r  p1/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y113        FDPE (Prop_fdpe_C_Q)         0.128     1.603 f  p1/rstn_r_reg[15]/Q
                         net (fo=508, routed)         0.320     1.924    p1/Q[0]
    SLICE_X60Y115        FDCE                                         f  p1/cnt_clk_r_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.825     1.990    p1/CLK
    SLICE_X60Y115        FDCE                                         r  p1/cnt_clk_r_reg[10]/C
                         clock pessimism             -0.500     1.489    
    SLICE_X60Y115        FDCE (Remov_fdce_C_CLR)     -0.120     1.369    p1/cnt_clk_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 p1/rstn_r_reg[15]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            p1/cnt_clk_r_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.128ns (28.555%)  route 0.320ns (71.445%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.556     1.475    p1/CLK
    SLICE_X61Y113        FDPE                                         r  p1/rstn_r_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y113        FDPE (Prop_fdpe_C_Q)         0.128     1.603 f  p1/rstn_r_reg[15]/Q
                         net (fo=508, routed)         0.320     1.924    p1/Q[0]
    SLICE_X60Y115        FDCE                                         f  p1/cnt_clk_r_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.825     1.990    p1/CLK
    SLICE_X60Y115        FDCE                                         r  p1/cnt_clk_r_reg[11]/C
                         clock pessimism             -0.500     1.489    
    SLICE_X60Y115        FDCE (Remov_fdce_C_CLR)     -0.120     1.369    p1/cnt_clk_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.369    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.554    





