Vesta static timing analysis, register-to-register minimum timing

Top 20 minimum delay paths:
Path DFFPOSX1_614/CLK to output pin enable3_o delay 154.551 ps
      0.0 ps  clock_i_bF_buf83:   CLKBUF1_19/Y -> DFFPOSX1_614/CLK
     86.9 ps            _3642_: DFFPOSX1_614/Q ->    BUFX2_259/A
    154.6 ps         enable3_o:    BUFX2_259/Y -> enable3_o

Path DFFPOSX1_612/CLK to output pin enable1_o delay 154.551 ps
      0.0 ps  clock_i_bF_buf35:   CLKBUF1_67/Y -> DFFPOSX1_612/CLK
     86.9 ps            _3640_: DFFPOSX1_612/Q ->    BUFX2_257/A
    154.6 ps         enable1_o:    BUFX2_257/Y -> enable1_o

Path DFFPOSX1_615/CLK to output pin enable4_o delay 154.551 ps
      0.0 ps  clock_i_bF_buf8:   CLKBUF1_94/Y -> DFFPOSX1_615/CLK
     86.9 ps           _3643_: DFFPOSX1_615/Q ->    BUFX2_260/A
    154.6 ps        enable4_o:    BUFX2_260/Y -> enable4_o

Path DFFPOSX1_613/CLK to output pin enable2_o delay 154.551 ps
      0.0 ps  clock_i_bF_buf6:   CLKBUF1_96/Y -> DFFPOSX1_613/CLK
     86.9 ps           _3641_: DFFPOSX1_613/Q ->    BUFX2_258/A
    154.6 ps        enable2_o:    BUFX2_258/Y -> enable2_o

Path DFFPOSX1_617/CLK to output pin instr1_o[30] delay 183.066 ps
      0.0 ps  clock_i_bF_buf97:    CLKBUF1_5/Y -> DFFPOSX1_617/CLK
    114.7 ps        _3644__30_: DFFPOSX1_617/Q ->    BUFX2_262/A
    183.1 ps      instr1_o[30]:    BUFX2_262/Y -> instr1_o[30]

Path DFFPOSX1_628/CLK to output pin instr1_o[19] delay 183.066 ps
      0.0 ps  clock_i_bF_buf97:    CLKBUF1_5/Y -> DFFPOSX1_628/CLK
    114.7 ps        _3644__19_: DFFPOSX1_628/Q ->    BUFX2_265/A
    183.1 ps      instr1_o[19]:    BUFX2_265/Y -> instr1_o[19]

Path DFFPOSX1_629/CLK to output pin instr1_o[18] delay 183.066 ps
      0.0 ps  clock_i_bF_buf97:    CLKBUF1_5/Y -> DFFPOSX1_629/CLK
    114.7 ps        _3644__18_: DFFPOSX1_629/Q ->    BUFX2_266/A
    183.1 ps      instr1_o[18]:    BUFX2_266/Y -> instr1_o[18]

Path DFFPOSX1_632/CLK to output pin instr1_o[15] delay 183.066 ps
      0.0 ps  clock_i_bF_buf97:    CLKBUF1_5/Y -> DFFPOSX1_632/CLK
    114.7 ps        _3644__15_: DFFPOSX1_632/Q ->    BUFX2_269/A
    183.1 ps      instr1_o[15]:    BUFX2_269/Y -> instr1_o[15]

Path DFFPOSX1_634/CLK to output pin instr1_o[13] delay 183.066 ps
      0.0 ps  clock_i_bF_buf97:    CLKBUF1_5/Y -> DFFPOSX1_634/CLK
    114.7 ps        _3644__13_: DFFPOSX1_634/Q ->    BUFX2_271/A
    183.1 ps      instr1_o[13]:    BUFX2_271/Y -> instr1_o[13]

Path DFFPOSX1_640/CLK to output pin instr1_o[7] delay 183.066 ps
      0.0 ps  clock_i_bF_buf97:    CLKBUF1_5/Y -> DFFPOSX1_640/CLK
    114.7 ps         _3644__7_: DFFPOSX1_640/Q ->    BUFX2_278/A
    183.1 ps       instr1_o[7]:    BUFX2_278/Y -> instr1_o[7]

Path DFFPOSX1_644/CLK to output pin instr1_o[3] delay 183.066 ps
      0.0 ps  clock_i_bF_buf97:    CLKBUF1_5/Y -> DFFPOSX1_644/CLK
    114.7 ps         _3644__3_: DFFPOSX1_644/Q ->    BUFX2_282/A
    183.1 ps       instr1_o[3]:    BUFX2_282/Y -> instr1_o[3]

Path DFFPOSX1_619/CLK to output pin instr1_o[28] delay 183.066 ps
      0.0 ps  clock_i_bF_buf93:    CLKBUF1_9/Y -> DFFPOSX1_619/CLK
    114.7 ps        _3644__28_: DFFPOSX1_619/Q ->    BUFX2_284/A
    183.1 ps      instr1_o[28]:    BUFX2_284/Y -> instr1_o[28]

Path DFFPOSX1_630/CLK to output pin instr1_o[17] delay 183.066 ps
      0.0 ps  clock_i_bF_buf93:    CLKBUF1_9/Y -> DFFPOSX1_630/CLK
    114.7 ps        _3644__17_: DFFPOSX1_630/Q ->    BUFX2_267/A
    183.1 ps      instr1_o[17]:    BUFX2_267/Y -> instr1_o[17]

Path DFFPOSX1_637/CLK to output pin instr1_o[10] delay 183.066 ps
      0.0 ps  clock_i_bF_buf93:    CLKBUF1_9/Y -> DFFPOSX1_637/CLK
    114.7 ps        _3644__10_: DFFPOSX1_637/Q ->    BUFX2_275/A
    183.1 ps      instr1_o[10]:    BUFX2_275/Y -> instr1_o[10]

Path DFFPOSX1_638/CLK to output pin instr1_o[9] delay 183.066 ps
      0.0 ps  clock_i_bF_buf93:    CLKBUF1_9/Y -> DFFPOSX1_638/CLK
    114.7 ps         _3644__9_: DFFPOSX1_638/Q ->    BUFX2_276/A
    183.1 ps       instr1_o[9]:    BUFX2_276/Y -> instr1_o[9]

Path DFFPOSX1_641/CLK to output pin instr1_o[6] delay 183.066 ps
      0.0 ps  clock_i_bF_buf93:    CLKBUF1_9/Y -> DFFPOSX1_641/CLK
    114.7 ps         _3644__6_: DFFPOSX1_641/Q ->    BUFX2_279/A
    183.1 ps       instr1_o[6]:    BUFX2_279/Y -> instr1_o[6]

Path DFFPOSX1_647/CLK to output pin instr1_o[0] delay 183.066 ps
      0.0 ps  clock_i_bF_buf93:    CLKBUF1_9/Y -> DFFPOSX1_647/CLK
    114.7 ps         _3644__0_: DFFPOSX1_647/Q ->    BUFX2_286/A
    183.1 ps       instr1_o[0]:    BUFX2_286/Y -> instr1_o[0]

Path DFFPOSX1_622/CLK to output pin instr1_o[25] delay 183.066 ps
      0.0 ps  clock_i_bF_buf92:   CLKBUF1_10/Y -> DFFPOSX1_622/CLK
    114.7 ps        _3644__25_: DFFPOSX1_622/Q ->    BUFX2_289/A
    183.1 ps      instr1_o[25]:    BUFX2_289/Y -> instr1_o[25]

Path DFFPOSX1_635/CLK to output pin instr1_o[12] delay 183.066 ps
      0.0 ps  clock_i_bF_buf92:   CLKBUF1_10/Y -> DFFPOSX1_635/CLK
    114.7 ps        _3644__12_: DFFPOSX1_635/Q ->    BUFX2_272/A
    183.1 ps      instr1_o[12]:    BUFX2_272/Y -> instr1_o[12]

Path DFFPOSX1_451/CLK to output pin majID2_o[32] delay 183.066 ps
      0.0 ps  clock_i_bF_buf82:   CLKBUF1_20/Y -> DFFPOSX1_451/CLK
    114.7 ps        _3653__32_: DFFPOSX1_451/Q ->    BUFX2_482/A
    183.1 ps      majID2_o[32]:    BUFX2_482/Y -> majID2_o[32]

Design meets minimum hold timing.
-----------------------------------------

