<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - core/scr1_tapc_shift_reg.sv</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

          <table width="100%" border=0 cellspacing=0 cellpadding=0>
            <tr><td class="title">LCOV - code coverage report</td></tr>
            <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

            <tr>
              <td width="100%">
                <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="10%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">core</a> - scr1_tapc_shift_reg.sv<span style="font-size: 80%;"> (source / <a href="scr1_tapc_shift_reg.sv.func-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="5%"></td>
            <td width="5%" class="headerCovTableHead">Coverage</td>
            <td width="5%" class="headerCovTableHead" title="Covered + Uncovered code">Total</td>
            <td width="5%" class="headerCovTableHead" title="Exercised code only">Hit</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntryLo">0.0&nbsp;%</td>
            <td class="headerCovTableEntry">20</td>
            <td class="headerCovTableEntry">0</td>
          </tr>
          <tr>
            <td class="headerItem">Test Date:</td>
            <td class="headerValue">2023-12-19 23:18:55</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntryHi">-</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">0</td>
          </tr>
                  <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
                </table>
              </td>
            </tr>

            <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
          </table>

          <table cellpadding=0 cellspacing=0 border=0>
            <tr>
              <td><br></td>
            </tr>
            <tr>
              <td>
<pre class="sourceHeading">            Line data    Source code</pre>
<pre class="source">
<span id="L1"><span class="lineNum">       1</span>              : /// Copyright by Syntacore LLC Â© 2016-2021. See LICENSE for details</span>
<span id="L2"><span class="lineNum">       2</span>              : /// @file       &lt;scr1_tapc_shift_reg.sv&gt;</span>
<span id="L3"><span class="lineNum">       3</span>              : /// @brief      TAPC shift register. Parameterized implementation of JTAG TAPC's Shift Register.</span>
<span id="L4"><span class="lineNum">       4</span>              : ///</span>
<span id="L5"><span class="lineNum">       5</span>              : </span>
<span id="L6"><span class="lineNum">       6</span>              : `include &quot;scr1_arch_description.svh&quot;</span>
<span id="L7"><span class="lineNum">       7</span>              : </span>
<span id="L8"><span class="lineNum">       8</span>              : `ifdef SCR1_DBG_EN</span>
<span id="L9"><span class="lineNum">       9</span>              : module scr1_tapc_shift_reg #(</span>
<span id="L10"><span class="lineNum">      10</span>              :     parameter   int unsigned            SCR1_WIDTH       = 8,   // Register width, bits</span>
<span id="L11"><span class="lineNum">      11</span>              :     parameter   logic [SCR1_WIDTH-1:0]  SCR1_RESET_VALUE = '0   // Register's value after reset</span>
<span id="L12"><span class="lineNum">      12</span>              : ) (</span>
<span id="L13"><span class="lineNum">      13</span>              :     input  logic                    clk,            // Clock</span>
<span id="L14"><span class="lineNum">      14</span>              :     input  logic                    rst_n,          // Async reset</span>
<span id="L15"><span class="lineNum">      15</span>              :     input  logic                    rst_n_sync,     // Sync reset</span>
<span id="L16"><span class="lineNum">      16</span>              :                                                     // TAP FSM's control signals:</span>
<span id="L17"><span class="lineNum">      17</span>              :     input  logic                    fsm_dr_select,  //   - for this DR selection (operation enabling);</span>
<span id="L18"><span class="lineNum">      18</span>              :     input  logic                    fsm_dr_capture, //   - to capture parallel input's data into shift register;</span>
<span id="L19"><span class="lineNum">      19</span>              :     input  logic                    fsm_dr_shift,   //   - to enable data shifting;</span>
<span id="L20"><span class="lineNum">      20</span>              :                                                     // Inputs:</span>
<span id="L21"><span class="lineNum">      21</span>              :     input  logic                    din_serial,     //   - serial (shift_reg[msb/SCR1_WIDTH]);</span>
<span id="L22"><span class="lineNum">      22</span>              :     input  logic [SCR1_WIDTH-1:0]   din_parallel,   //   - parallel (shift register's input).</span>
<span id="L23"><span class="lineNum">      23</span>              :                                                     // Outputs:</span>
<span id="L24"><span class="lineNum">      24</span>              :     output logic                    dout_serial,    //   - serial (shift_reg[0]);</span>
<span id="L25"><span class="lineNum">      25</span>              :     output logic [SCR1_WIDTH-1:0]   dout_parallel   //   - parallel (shift register's output).</span>
<span id="L26"><span class="lineNum">      26</span>              : );</span>
<span id="L27"><span class="lineNum">      27</span>              : </span>
<span id="L28"><span class="lineNum">      28</span>              : //-------------------------------------------------------------------------------</span>
<span id="L29"><span class="lineNum">      29</span>              : // Local signals declaration</span>
<span id="L30"><span class="lineNum">      30</span>              : //-------------------------------------------------------------------------------</span>
<span id="L31"><span class="lineNum">      31</span>              : logic [SCR1_WIDTH-1:0]   shift_reg;</span>
<span id="L32"><span class="lineNum">      32</span>              : </span>
<span id="L33"><span class="lineNum">      33</span>              : //-------------------------------------------------------------------------------</span>
<span id="L34"><span class="lineNum">      34</span>              : // Shift register</span>
<span id="L35"><span class="lineNum">      35</span>              : //-------------------------------------------------------------------------------</span>
<span id="L36"><span class="lineNum">      36</span>              : generate</span>
<span id="L37"><span class="lineNum">      37</span>              :     if (SCR1_WIDTH &gt; 1)</span>
<span id="L38"><span class="lineNum">      38</span>              :     begin : dr_shift_reg</span>
<span id="L39"><span class="lineNum">      39</span>              : </span>
<span id="L40"><span class="lineNum">      40</span> <span class="tlaUNC tlaBgUNC">           0 :         always_ff @(posedge clk, negedge rst_n)</span></span>
<span id="L41"><span class="lineNum">      41</span> <span class="tlaUNC">           0 :         begin</span></span>
<span id="L42"><span class="lineNum">      42</span> <span class="tlaUNC">           0 :             if (~rst_n) begin</span></span>
<span id="L43"><span class="lineNum">      43</span> <span class="tlaUNC">           0 :                 shift_reg &lt;= SCR1_RESET_VALUE;</span></span>
<span id="L44"><span class="lineNum">      44</span>              :             end</span>
<span id="L45"><span class="lineNum">      45</span> <span class="tlaUNC">           0 :             else if (~rst_n_sync) begin</span></span>
<span id="L46"><span class="lineNum">      46</span> <span class="tlaUNC">           0 :                 shift_reg &lt;= SCR1_RESET_VALUE;</span></span>
<span id="L47"><span class="lineNum">      47</span>              :             end</span>
<span id="L48"><span class="lineNum">      48</span> <span class="tlaUNC">           0 :             else if (fsm_dr_select &amp; fsm_dr_capture) begin</span></span>
<span id="L49"><span class="lineNum">      49</span> <span class="tlaUNC">           0 :                 shift_reg &lt;= din_parallel;</span></span>
<span id="L50"><span class="lineNum">      50</span>              :             end</span>
<span id="L51"><span class="lineNum">      51</span> <span class="tlaUNC">           0 :             else if (fsm_dr_select &amp; fsm_dr_shift) begin</span></span>
<span id="L52"><span class="lineNum">      52</span> <span class="tlaUNC">           0 :                 shift_reg &lt;= {din_serial, shift_reg[SCR1_WIDTH-1:1]};</span></span>
<span id="L53"><span class="lineNum">      53</span>              :             end</span>
<span id="L54"><span class="lineNum">      54</span>              :         end</span>
<span id="L55"><span class="lineNum">      55</span>              : </span>
<span id="L56"><span class="lineNum">      56</span>              :     end</span>
<span id="L57"><span class="lineNum">      57</span>              :     else begin : dr_shift_reg</span>
<span id="L58"><span class="lineNum">      58</span>              : </span>
<span id="L59"><span class="lineNum">      59</span> <span class="tlaUNC">           0 :         always_ff @(posedge clk, negedge rst_n)</span></span>
<span id="L60"><span class="lineNum">      60</span> <span class="tlaUNC">           0 :         begin</span></span>
<span id="L61"><span class="lineNum">      61</span> <span class="tlaUNC">           0 :             if (~rst_n) begin</span></span>
<span id="L62"><span class="lineNum">      62</span> <span class="tlaUNC">           0 :                 shift_reg &lt;= SCR1_RESET_VALUE;</span></span>
<span id="L63"><span class="lineNum">      63</span>              :             end</span>
<span id="L64"><span class="lineNum">      64</span> <span class="tlaUNC">           0 :             else if (~rst_n_sync) begin</span></span>
<span id="L65"><span class="lineNum">      65</span> <span class="tlaUNC">           0 :                 shift_reg &lt;= SCR1_RESET_VALUE;</span></span>
<span id="L66"><span class="lineNum">      66</span>              :             end</span>
<span id="L67"><span class="lineNum">      67</span> <span class="tlaUNC">           0 :             else if (fsm_dr_select &amp; fsm_dr_capture) begin</span></span>
<span id="L68"><span class="lineNum">      68</span> <span class="tlaUNC">           0 :                 shift_reg &lt;= din_parallel;</span></span>
<span id="L69"><span class="lineNum">      69</span>              :             end</span>
<span id="L70"><span class="lineNum">      70</span> <span class="tlaUNC">           0 :             else if (fsm_dr_select &amp; fsm_dr_shift) begin</span></span>
<span id="L71"><span class="lineNum">      71</span> <span class="tlaUNC">           0 :                 shift_reg &lt;= din_serial;</span></span>
<span id="L72"><span class="lineNum">      72</span>              :             end</span>
<span id="L73"><span class="lineNum">      73</span>              :         end</span>
<span id="L74"><span class="lineNum">      74</span>              : </span>
<span id="L75"><span class="lineNum">      75</span>              :     end</span>
<span id="L76"><span class="lineNum">      76</span>              : endgenerate</span>
<span id="L77"><span class="lineNum">      77</span>              : </span>
<span id="L78"><span class="lineNum">      78</span>              : //-------------------------------------------------------------------------------</span>
<span id="L79"><span class="lineNum">      79</span>              : // Parallel output</span>
<span id="L80"><span class="lineNum">      80</span>              : //-------------------------------------------------------------------------------</span>
<span id="L81"><span class="lineNum">      81</span>              : assign dout_parallel = shift_reg;</span>
<span id="L82"><span class="lineNum">      82</span>              : </span>
<span id="L83"><span class="lineNum">      83</span>              : //-------------------------------------------------------------------------------</span>
<span id="L84"><span class="lineNum">      84</span>              : // Serial output</span>
<span id="L85"><span class="lineNum">      85</span>              : //-------------------------------------------------------------------------------</span>
<span id="L86"><span class="lineNum">      86</span>              : assign dout_serial = shift_reg[0];</span>
<span id="L87"><span class="lineNum">      87</span>              : </span>
<span id="L88"><span class="lineNum">      88</span>              : `ifdef SCR1_TRGT_SIMULATION</span>
<span id="L89"><span class="lineNum">      89</span>              : //-------------------------------------------------------------------------------</span>
<span id="L90"><span class="lineNum">      90</span>              : // Assertion</span>
<span id="L91"><span class="lineNum">      91</span>              : //-------------------------------------------------------------------------------</span>
<span id="L92"><span class="lineNum">      92</span>              : </span>
<span id="L93"><span class="lineNum">      93</span>              : // X checks</span>
<span id="L94"><span class="lineNum">      94</span>              : SCR1_SVA_TAPC_SHIFTREG_XCHECK : assert property (</span>
<span id="L95"><span class="lineNum">      95</span>              :     @(negedge clk) disable iff (~rst_n)</span>
<span id="L96"><span class="lineNum">      96</span>              :     !$isunknown({</span>
<span id="L97"><span class="lineNum">      97</span>              :         rst_n_sync,</span>
<span id="L98"><span class="lineNum">      98</span>              :         fsm_dr_select,</span>
<span id="L99"><span class="lineNum">      99</span>              :         fsm_dr_capture,</span>
<span id="L100"><span class="lineNum">     100</span>              :         fsm_dr_shift,</span>
<span id="L101"><span class="lineNum">     101</span>              :         din_serial,</span>
<span id="L102"><span class="lineNum">     102</span>              :         din_parallel</span>
<span id="L103"><span class="lineNum">     103</span>              :     })</span>
<span id="L104"><span class="lineNum">     104</span>              : ) else begin</span>
<span id="L105"><span class="lineNum">     105</span>              :     $error(&quot;TAPC Shift Reg error: unknown values&quot;);</span>
<span id="L106"><span class="lineNum">     106</span>              : end</span>
<span id="L107"><span class="lineNum">     107</span>              : </span>
<span id="L108"><span class="lineNum">     108</span>              : `endif // SCR1_TRGT_SIMULATION</span>
<span id="L109"><span class="lineNum">     109</span>              : </span>
<span id="L110"><span class="lineNum">     110</span>              : endmodule : scr1_tapc_shift_reg</span>
<span id="L111"><span class="lineNum">     111</span>              : </span>
<span id="L112"><span class="lineNum">     112</span>              : `endif // SCR1_DBG_EN</span>
        </pre>
              </td>
            </tr>
          </table>
          <br>

          <table width="100%" border=0 cellspacing=0 cellpadding=0>
            <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
            <tr><td class="versionInfo">Generated by: <a href="https://github.com//linux-test-project/lcov" target="_parent">LCOV version 2.0-1</a></td></tr>
          </table>
          <br>

</body>
</html>
