# RISC-V-CPU-SIM
The scheme corresponding to this implementation:  

![image](https://user-images.githubusercontent.com/47797379/147251451-1ae7085a-5ade-4ec0-a550-f70343bbf119.png)
