$date
    Tue Jun 11 17:09:38 2024
$end
$version
    MyHDL 0.11.46
$end
$timescale
    1ns
$end

$scope module test $end
$var reg 1 ! clk $end
$var reg 1 " goLeft $end
$var reg 1 # goRight $end
$var reg 4 $ q $end
$var reg 1 % stop $end
$scope module jc20 $end
$var reg 1 ! clk $end
$var string 1 & dir $end
$var reg 1 " goLeft $end
$var reg 1 # goRight $end
$var reg 4 $ q $end
$var reg 1 ' run $end
$var reg 1 % stop $end
$upscope $end
$upscope $end

$enddefinitions $end
$dumpvars
1!
1"
1#
b0000 $
1%
sLEFT &
0'
$end
#10
0!
#11
#20
1!
#21
#30
0!
#31
#40
1!
#41
#50
0!
0"
#51
#60
1!
1'
#61
#70
0!
1"
#71
#80
1!
b0001 $
#81
#90
0!
#91
#100
1!
b0011 $
#101
#110
0!
#111
#120
1!
b0111 $
#121
#130
0!
#131
#140
1!
b1111 $
#141
#150
0!
#151
#160
1!
b1110 $
#161
#170
0!
#171
#180
1!
b1100 $
#181
#190
0!
#191
#200
1!
b1000 $
#201
#210
0!
#211
#220
1!
b0000 $
#221
#230
0!
#231
#240
1!
b0001 $
#241
#250
0!
0%
#251
#260
1!
0'
b0011 $
#261
#270
0!
1%
#271
#280
1!
#281
#290
0!
#291
#300
1!
#301
#310
0!
0#
#311
#320
1!
sRIGHT &
1'
#321
#330
0!
1#
#331
#340
1!
b0001 $
#341
#350
0!
#351
#360
1!
b0000 $
#361
#370
0!
#371
#380
1!
b1000 $
#381
#390
0!
#391
#400
1!
b1100 $
#401
#410
0!
#411
#420
1!
b1110 $
#421
#430
0!
#431
#440
1!
b1111 $
#441
#450
0!
#451
#460
1!
b0111 $
#461
#470
0!
#471
#480
1!
b0011 $
#481
#490
0!
#491
#500
1!
b0001 $
#501
#510
0!
