// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
module out_to_in( output out, input in );

module dummy_handheld( parameter bool gate = true );

module clock() #(parameter unsigned output_tick = 1, parameter unsigned prescaler = 16) pure to_ple(output out);

module digital_clock() #(parameter unsigned io_bitlength = 32, parameter unsigned output_tick = 1, parameter unsigned prescaler = 16) pure output to_ple(output out);

module integerp_clock() #(parameter unsigned io_bitlength = 32, parameter unsigned output_tick = 1, parameter unsigned prescaler = 16) pure output to_ple(output out);

module integerp_duty_clock() #(parameter unsigned io_bitlength = 32, parameter unsigned output_tick = 1, parameter unsigned prescaler = 16) pure output to_ple(output out);

module integerpendmodule
