
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.68

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: parallel_out[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: parallel_out[1]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ parallel_out[1]$_SDFFE_PN0P_/CK (DFF_X1)
     5    6.25    0.02    0.09    0.09 ^ parallel_out[1]$_SDFFE_PN0P_/Q (DFF_X1)
                                         parallel_out[6] (net)
                  0.02    0.00    0.09 ^ _04_/B2 (OAI21_X2)
     1    1.55    0.00    0.02    0.11 v _04_/ZN (OAI21_X2)
                                         _01_ (net)
                  0.00    0.00    0.11 v _05_/A (INV_X1)
     1    1.14    0.01    0.01    0.12 ^ _05_/ZN (INV_X1)
                                         _00_ (net)
                  0.01    0.00    0.12 ^ parallel_out[1]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.12   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ parallel_out[1]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.12   data arrival time
-----------------------------------------------------------------------------
                                  0.12   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: parallel_out[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: parallel_out[1] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ parallel_out[1]$_SDFFE_PN0P_/CK (DFF_X1)
     5    6.25    0.02    0.09    0.09 ^ parallel_out[1]$_SDFFE_PN0P_/Q (DFF_X1)
                                         parallel_out[6] (net)
                  0.02    0.00    0.09 ^ _08_/A (BUF_X1)
     1    0.00    0.00    0.02    0.12 ^ _08_/Z (BUF_X1)
                                         parallel_out[1] (net)
                  0.00    0.00    0.12 ^ parallel_out[1] (out)
                                  0.12   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.12   data arrival time
-----------------------------------------------------------------------------
                                  0.68   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: parallel_out[1]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: parallel_out[1] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ parallel_out[1]$_SDFFE_PN0P_/CK (DFF_X1)
     5    6.25    0.02    0.09    0.09 ^ parallel_out[1]$_SDFFE_PN0P_/Q (DFF_X1)
                                         parallel_out[6] (net)
                  0.02    0.00    0.09 ^ _08_/A (BUF_X1)
     1    0.00    0.00    0.02    0.12 ^ _08_/Z (BUF_X1)
                                         parallel_out[1] (net)
                  0.00    0.00    0.12 ^ parallel_out[1] (out)
                                  0.12   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.12   data arrival time
-----------------------------------------------------------------------------
                                  0.68   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.26e-06   5.02e-07   7.91e-08   5.84e-06  74.8%
Combinational          1.52e-06   2.28e-07   2.21e-07   1.97e-06  25.2%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.78e-06   7.31e-07   3.00e-07   7.81e-06 100.0%
                          86.8%       9.4%       3.8%
