Version 4
SHEET 1 992 680
WIRE -688 -32 -896 -32
WIRE -480 -32 -688 -32
WIRE -272 -32 -480 -32
WIRE -160 -32 -160 -48
WIRE -160 -32 -272 -32
WIRE -64 -32 -160 -32
WIRE 144 -32 -64 -32
WIRE 352 -32 144 -32
WIRE 560 -32 352 -32
WIRE -896 -16 -896 -32
WIRE -688 -16 -688 -32
WIRE -480 -16 -480 -32
WIRE -272 -16 -272 -32
WIRE -64 -16 -64 -32
WIRE 144 -16 144 -32
WIRE 352 -16 352 -32
WIRE 560 -16 560 -32
WIRE -992 32 -1008 32
WIRE -960 32 -992 32
WIRE -816 32 -816 -80
WIRE -816 32 -832 32
WIRE -800 32 -816 32
WIRE -752 32 -784 32
WIRE -608 32 -608 -80
WIRE -608 32 -624 32
WIRE -592 32 -608 32
WIRE -544 32 -576 32
WIRE -400 32 -400 -80
WIRE -400 32 -416 32
WIRE -384 32 -400 32
WIRE -336 32 -368 32
WIRE -192 32 -192 -80
WIRE -192 32 -208 32
WIRE -176 32 -192 32
WIRE -128 32 -160 32
WIRE 16 32 16 -80
WIRE 16 32 0 32
WIRE 32 32 16 32
WIRE 80 32 48 32
WIRE 224 32 224 -80
WIRE 224 32 208 32
WIRE 240 32 224 32
WIRE 288 32 256 32
WIRE 432 32 432 -80
WIRE 432 32 416 32
WIRE 448 32 432 32
WIRE 496 32 464 32
WIRE 640 32 640 -80
WIRE 640 32 624 32
WIRE -960 96 -976 96
WIRE -752 96 -768 96
WIRE -544 96 -560 96
WIRE -336 96 -352 96
WIRE -128 96 -144 96
WIRE 80 96 64 96
WIRE 288 96 272 96
WIRE 496 96 480 96
WIRE -896 160 -896 144
WIRE -688 160 -688 144
WIRE -688 160 -896 160
WIRE -480 160 -480 144
WIRE -480 160 -688 160
WIRE -272 160 -272 144
WIRE -272 160 -480 160
WIRE -64 160 -64 144
WIRE -64 160 -272 160
WIRE 144 160 144 144
WIRE 144 160 -64 160
WIRE 352 160 352 144
WIRE 352 160 144 160
WIRE 560 160 560 144
WIRE 560 160 352 160
WIRE -976 176 -976 96
WIRE -976 176 -1040 176
WIRE -768 176 -768 96
WIRE -768 176 -976 176
WIRE -560 176 -560 96
WIRE -560 176 -768 176
WIRE -352 176 -352 96
WIRE -352 176 -560 176
WIRE -144 176 -144 96
WIRE -144 176 -352 176
WIRE 64 176 64 96
WIRE 64 176 -144 176
WIRE 272 176 272 96
WIRE 272 176 64 176
WIRE 480 176 480 96
WIRE 480 176 272 176
WIRE 560 192 560 160
WIRE -800 208 -800 32
WIRE -800 208 -880 208
WIRE -592 208 -592 32
WIRE -592 208 -672 208
WIRE -384 208 -384 32
WIRE -384 208 -464 208
WIRE -176 208 -176 32
WIRE -176 208 -256 208
WIRE 32 208 32 32
WIRE 32 208 -48 208
WIRE 240 208 240 32
WIRE 240 208 160 208
WIRE 448 208 448 32
WIRE 448 208 368 208
WIRE -880 320 -880 208
WIRE -864 320 -880 320
WIRE -672 320 -672 208
WIRE -656 320 -672 320
WIRE -464 320 -464 208
WIRE -448 320 -464 320
WIRE -256 320 -256 208
WIRE -240 320 -256 320
WIRE -48 320 -48 208
WIRE -32 320 -48 320
WIRE 160 320 160 208
WIRE 176 320 160 320
WIRE 368 320 368 208
WIRE 384 320 368 320
WIRE -784 336 -784 32
WIRE -576 336 -576 32
WIRE -368 336 -368 32
WIRE -160 336 -160 32
WIRE 48 336 48 32
WIRE 256 336 256 32
WIRE 464 336 464 32
WIRE -992 352 -992 32
WIRE -864 352 -992 352
WIRE -784 352 -784 336
WIRE -656 352 -784 352
WIRE -576 352 -576 336
WIRE -448 352 -576 352
WIRE -368 352 -368 336
WIRE -240 352 -368 352
WIRE -160 352 -160 336
WIRE -32 352 -160 352
WIRE 48 352 48 336
WIRE 176 352 48 352
WIRE 256 352 256 336
WIRE 384 352 256 352
FLAG -1008 32 EN
FLAG -1040 176 Clk
FLAG -160 -48 Vdd
FLAG -816 -80 b0
FLAG -608 -80 b1
FLAG -400 -80 b2
FLAG -192 -80 b3
FLAG 16 -80 b4
FLAG 224 -80 b5
FLAG 432 -80 b6
FLAG 640 -80 b7
FLAG -432 368 Vss
FLAG -224 368 Vss
FLAG -16 368 Vss
FLAG 192 368 Vss
FLAG 400 368 Vss
FLAG -640 368 Vss
FLAG -848 368 Vss
FLAG -848 304 Vdd
FLAG -640 304 Vdd
FLAG -432 304 Vdd
FLAG -224 304 Vdd
FLAG -16 304 Vdd
FLAG 192 304 Vdd
FLAG 400 304 Vdd
FLAG 560 192 Vss
SYMBOL tff_p -960 144 R0
SYMATTR InstName X1
SYMBOL tff_p -752 144 R0
SYMATTR InstName X2
SYMBOL tff_p -544 144 R0
SYMATTR InstName X3
SYMBOL tff_p -336 144 R0
SYMATTR InstName X4
SYMBOL tff_p -128 144 R0
SYMATTR InstName X5
SYMBOL tff_p 80 144 R0
SYMATTR InstName X6
SYMBOL tff_p 288 144 R0
SYMATTR InstName X7
SYMBOL tff_p 496 144 R0
SYMATTR InstName X8
SYMBOL and 384 368 R0
SYMATTR InstName X9
SYMBOL and 176 368 R0
SYMATTR InstName X10
SYMBOL and -32 368 R0
SYMATTR InstName X11
SYMBOL and -240 368 R0
SYMATTR InstName X12
SYMBOL and -448 368 R0
SYMATTR InstName X13
SYMBOL and -656 368 R0
SYMATTR InstName X14
SYMBOL and -864 368 R0
SYMATTR InstName X15
TEXT -368 -408 Left 2 ;This works but has two problems:\n \n1. The time for parsing and simulation is too long.\n \n2. There is no clear/reset logic that will initialize the circuit at logic "0" for all output bits Ai \nin the beginning of the simulation
