
ubuntu-preinstalled/sg_map26:     file format elf32-littlearm


Disassembly of section .init:

000008f8 <.init>:
 8f8:	push	{r3, lr}
 8fc:	bl	2094 <__snprintf_chk@plt+0x15fc>
 900:	pop	{r3, pc}

Disassembly of section .plt:

00000904 <raise@plt-0x14>:
 904:	push	{lr}		; (str lr, [sp, #-4]!)
 908:	ldr	lr, [pc, #4]	; 914 <raise@plt-0x4>
 90c:	add	lr, pc, lr
 910:	ldr	pc, [lr, #8]!
 914:	andeq	r3, r1, r0, lsr r6

00000918 <raise@plt>:
 918:	add	ip, pc, #0, 12
 91c:	add	ip, ip, #77824	; 0x13000
 920:	ldr	pc, [ip, #1584]!	; 0x630

00000924 <strcmp@plt>:
 924:	add	ip, pc, #0, 12
 928:	add	ip, ip, #77824	; 0x13000
 92c:	ldr	pc, [ip, #1576]!	; 0x628

00000930 <__cxa_finalize@plt>:
 930:	add	ip, pc, #0, 12
 934:	add	ip, ip, #77824	; 0x13000
 938:	ldr	pc, [ip, #1568]!	; 0x620

0000093c <free@plt>:
 93c:	add	ip, pc, #0, 12
 940:	add	ip, ip, #77824	; 0x13000
 944:	ldr	pc, [ip, #1560]!	; 0x618

00000948 <fgets@plt>:
 948:	add	ip, pc, #0, 12
 94c:	add	ip, ip, #77824	; 0x13000
 950:	ldr	pc, [ip, #1552]!	; 0x610

00000954 <__stack_chk_fail@plt>:
 954:	add	ip, pc, #0, 12
 958:	add	ip, ip, #77824	; 0x13000
 95c:	ldr	pc, [ip, #1544]!	; 0x608

00000960 <chdir@plt>:
 960:	add	ip, pc, #0, 12
 964:	add	ip, ip, #77824	; 0x13000
 968:	ldr	pc, [ip, #1536]!	; 0x600

0000096c <perror@plt>:
 96c:	add	ip, pc, #0, 12
 970:	add	ip, ip, #77824	; 0x13000
 974:	ldr	pc, [ip, #1528]!	; 0x5f8

00000978 <__memcpy_chk@plt>:
 978:	add	ip, pc, #0, 12
 97c:	add	ip, ip, #77824	; 0x13000
 980:	ldr	pc, [ip, #1520]!	; 0x5f0

00000984 <__stpcpy_chk@plt>:
 984:	add	ip, pc, #0, 12
 988:	add	ip, ip, #77824	; 0x13000
 98c:	ldr	pc, [ip, #1512]!	; 0x5e8

00000990 <__strcpy_chk@plt>:
 990:	add	ip, pc, #0, 12
 994:	add	ip, ip, #77824	; 0x13000
 998:	ldr	pc, [ip, #1504]!	; 0x5e0

0000099c <puts@plt>:
 99c:	add	ip, pc, #0, 12
 9a0:	add	ip, ip, #77824	; 0x13000
 9a4:	ldr	pc, [ip, #1496]!	; 0x5d8

000009a8 <__libc_start_main@plt>:
 9a8:	add	ip, pc, #0, 12
 9ac:	add	ip, ip, #77824	; 0x13000
 9b0:	ldr	pc, [ip, #1488]!	; 0x5d0

000009b4 <strerror@plt>:
 9b4:	add	ip, pc, #0, 12
 9b8:	add	ip, ip, #77824	; 0x13000
 9bc:	ldr	pc, [ip, #1480]!	; 0x5c8

000009c0 <__vfprintf_chk@plt>:
 9c0:	add	ip, pc, #0, 12
 9c4:	add	ip, ip, #77824	; 0x13000
 9c8:	ldr	pc, [ip, #1472]!	; 0x5c0

000009cc <dirname@plt>:
 9cc:	add	ip, pc, #0, 12
 9d0:	add	ip, ip, #77824	; 0x13000
 9d4:	ldr	pc, [ip, #1464]!	; 0x5b8

000009d8 <__gmon_start__@plt>:
 9d8:	add	ip, pc, #0, 12
 9dc:	add	ip, ip, #77824	; 0x13000
 9e0:	ldr	pc, [ip, #1456]!	; 0x5b0

000009e4 <getopt_long@plt>:
 9e4:	add	ip, pc, #0, 12
 9e8:	add	ip, ip, #77824	; 0x13000
 9ec:	ldr	pc, [ip, #1448]!	; 0x5a8

000009f0 <__ctype_b_loc@plt>:
 9f0:	add	ip, pc, #0, 12
 9f4:	add	ip, ip, #77824	; 0x13000
 9f8:	ldr	pc, [ip, #1440]!	; 0x5a0

000009fc <getcwd@plt>:
 9fc:	add	ip, pc, #0, 12
 a00:	add	ip, ip, #77824	; 0x13000
 a04:	ldr	pc, [ip, #1432]!	; 0x598

00000a08 <strlen@plt>:
 a08:	add	ip, pc, #0, 12
 a0c:	add	ip, ip, #77824	; 0x13000
 a10:	ldr	pc, [ip, #1424]!	; 0x590

00000a14 <__errno_location@plt>:
 a14:	add	ip, pc, #0, 12
 a18:	add	ip, ip, #77824	; 0x13000
 a1c:	ldr	pc, [ip, #1416]!	; 0x588

00000a20 <__isoc99_sscanf@plt>:
 a20:	add	ip, pc, #0, 12
 a24:	add	ip, ip, #77824	; 0x13000
 a28:	ldr	pc, [ip, #1408]!	; 0x580

00000a2c <memset@plt>:
 a2c:	add	ip, pc, #0, 12
 a30:	add	ip, ip, #77824	; 0x13000
 a34:	ldr	pc, [ip, #1400]!	; 0x578

00000a38 <strncpy@plt>:
 a38:	add	ip, pc, #0, 12
 a3c:	add	ip, ip, #77824	; 0x13000
 a40:	ldr	pc, [ip, #1392]!	; 0x570

00000a44 <__printf_chk@plt>:
 a44:	add	ip, pc, #0, 12
 a48:	add	ip, ip, #77824	; 0x13000
 a4c:	ldr	pc, [ip, #1384]!	; 0x568

00000a50 <fclose@plt>:
 a50:	add	ip, pc, #0, 12
 a54:	add	ip, ip, #77824	; 0x13000
 a58:	ldr	pc, [ip, #1376]!	; 0x560

00000a5c <fopen64@plt>:
 a5c:	add	ip, pc, #0, 12
 a60:	add	ip, ip, #77824	; 0x13000
 a64:	ldr	pc, [ip, #1368]!	; 0x558

00000a68 <scandir64@plt>:
 a68:	add	ip, pc, #0, 12
 a6c:	add	ip, ip, #77824	; 0x13000
 a70:	ldr	pc, [ip, #1360]!	; 0x550

00000a74 <__xstat64@plt>:
 a74:	add	ip, pc, #0, 12
 a78:	add	ip, ip, #77824	; 0x13000
 a7c:	ldr	pc, [ip, #1352]!	; 0x548

00000a80 <strncmp@plt>:
 a80:	add	ip, pc, #0, 12
 a84:	add	ip, ip, #77824	; 0x13000
 a88:	ldr	pc, [ip, #1344]!	; 0x540

00000a8c <abort@plt>:
 a8c:	add	ip, pc, #0, 12
 a90:	add	ip, ip, #77824	; 0x13000
 a94:	ldr	pc, [ip, #1336]!	; 0x538

00000a98 <__snprintf_chk@plt>:
 a98:	add	ip, pc, #0, 12
 a9c:	add	ip, ip, #77824	; 0x13000
 aa0:	ldr	pc, [ip, #1328]!	; 0x530

Disassembly of section .text:

00000aa8 <.text>:
     aa8:	svcmi	0x00f0e92d
     aac:	andvc	pc, r2, #1325400064	; 0x4f000000
     ab0:	blhi	bbf6c <__snprintf_chk@plt+0xbb4d4>
     ab4:			; <UNDEFINED> instruction: 0xf8df4606
     ab8:			; <UNDEFINED> instruction: 0x460f4b34
     abc:	blcc	c3ee40 <__snprintf_chk@plt+0xc3e3a8>
     ac0:	ldrbtmi	r2, [ip], #-256	; 0xffffff00
     ac4:	blls	b3ee48 <__snprintf_chk@plt+0xb3e3b0>
     ac8:	stclcc	6, cr15, [r4, #692]!	; 0x2b4
     acc:	blhi	a3ee50 <__snprintf_chk@plt+0xa3e3b8>
     ad0:	blvc	ff6bdf0c <__snprintf_chk@plt+0xff6bd474>
     ad4:			; <UNDEFINED> instruction: 0xf50d58e3
     ad8:	ldrbtmi	r7, [r9], #2671	; 0xa6f
     adc:	ldmdavs	fp, {r3, r4, r6, r9, sl, lr}
     ae0:	blcc	ff73ee1c <__snprintf_chk@plt+0xff73e384>
     ae4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
     ae8:	svc	0x00a0f7ff
     aec:	vst1.16	{d20-d22}, [pc :64], r0
     af0:	tstcs	r0, r2, lsl #4
     af4:	svc	0x009af7ff
     af8:	blcc	3ee7c <__snprintf_chk@plt+0x3e3e4>
     afc:	ldrbtmi	r2, [r8], #1024	; 0x400
     b00:	movwls	r4, #54395	; 0xd47b
     b04:	mvnscc	pc, #79	; 0x4f
     b08:			; <UNDEFINED> instruction: 0xf8df930c
     b0c:	vldrge	s6, [r2, #-976]	; 0xfffffc30
     b10:	ldrbtmi	r9, [fp], #-1035	; 0xfffffbf5
     b14:	strmi	lr, [r9], #-2509	; 0xfffff633
     b18:	strbmi	r9, [fp], -r6, lsl #6
     b1c:	stceq	0, cr15, [r0], {79}	; 0x4f
     b20:	strbmi	r9, [r2], -r0, lsl #10
     b24:			; <UNDEFINED> instruction: 0x46304639
     b28:	andgt	pc, r0, r5, asr #17
     b2c:	svc	0x005af7ff
     b30:			; <UNDEFINED> instruction: 0xf0001c43
     b34:			; <UNDEFINED> instruction: 0xf1a08097
     b38:	bcs	dc143c <__snprintf_chk@plt+0xdc09a4>
     b3c:	addhi	pc, r5, r0, lsl #4
     b40:			; <UNDEFINED> instruction: 0xf002e8df
     b44:	orrhi	r8, r3, #124, 6	; 0xf0000001
     b48:	orrhi	r8, r3, #201326594	; 0xc000002
     b4c:	orrhi	r8, r3, #201326594	; 0xc000002
     b50:	orrhi	r8, r3, #201326594	; 0xc000002
     b54:	orrhi	r8, r3, #201326594	; 0xc000002
     b58:	orrvs	r8, r3, r3, lsl #7
     b5c:	orrhi	r8, r3, #201326594	; 0xc000002
     b60:	orrhi	r8, r3, #201326594	; 0xc000002
     b64:	orrhi	r8, r3, #201326594	; 0xc000002
     b68:	orrhi	r5, r3, #-2097152000	; 0x83000000
     b6c:	orrhi	r7, r3, #14848	; 0x3a00
     b70:	orrhi	r8, r3, #201326594	; 0xc000002
     b74:	addcs	r8, r3, #201326594	; 0xc000002
     b78:	mcrne	3, 4, r8, cr3, cr12, {0}
     b7c:	strb	r2, [ip, r1, lsl #8]
     b80:	movwcc	r9, #6921	; 0x1b09
     b84:	strb	r9, [r8, r9, lsl #6]
     b88:	bge	3a6ba8 <__snprintf_chk@plt+0x3a6110>
     b8c:	bcc	1d3ef10 <__snprintf_chk@plt+0x1d3e478>
     b90:	stmdbls	sp, {r1, r3, r9, ip, pc}
     b94:	ldmdavs	r8, {r0, r1, r6, r7, fp, ip, lr}
     b98:	svc	0x0042f7ff
     b9c:	tstle	r4, r1, lsl #16
     ba0:	ldmdavs	r3, {r1, r3, r9, fp, ip, pc}
     ba4:	movwls	r2, #43779	; 0xab03
     ba8:			; <UNDEFINED> instruction: 0xf8dfd9b7
     bac:	ldrbtmi	r0, [r8], #-2652	; 0xfffff5a4
     bb0:	blx	fe13cbbe <__snprintf_chk@plt+0xfe13c126>
     bb4:	eor	r2, pc, r1
     bb8:	bge	3a6bd8 <__snprintf_chk@plt+0x3a6140>
     bbc:	bcc	113ef40 <__snprintf_chk@plt+0x113e4a8>
     bc0:			; <UNDEFINED> instruction: 0xf8df920c
     bc4:	stmiapl	r3, {r3, r6, r9, fp, ip}^
     bc8:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
     bcc:	svc	0x0028f7ff
     bd0:	tstle	r4, r1, lsl #16
     bd4:	ldmdavs	r3, {r2, r3, r9, fp, ip, pc}
     bd8:	movwls	r2, #51969	; 0xcb01
     bdc:			; <UNDEFINED> instruction: 0xf8dfd99d
     be0:	ldrbtmi	r0, [r8], #-2608	; 0xfffff5d0
     be4:	blx	1abcbf2 <__snprintf_chk@plt+0x1abc15a>
     be8:	ands	r2, r5, r1
     bec:			; <UNDEFINED> instruction: 0xf8df2101
     bf0:	tstls	fp, r4, lsl sl
     bf4:	andcs	pc, r7, #64, 4
     bf8:	ldrbmi	r9, [r0], -r6, lsl #18
     bfc:	ldmdavs	r9, {r0, r1, r3, r6, r7, fp, ip, lr}
     c00:	svc	0x001af7ff
     c04:			; <UNDEFINED> instruction: 0xf8dfe789
     c08:			; <UNDEFINED> instruction: 0xf8df1a0c
     c0c:	ldrbtmi	r0, [r9], #-2572	; 0xfffff5f4
     c10:			; <UNDEFINED> instruction: 0xf0014478
     c14:	andcs	pc, r0, r3, asr fp	; <UNPREDICTABLE>
     c18:	bcs	3ef9c <__snprintf_chk@plt+0x3e504>
     c1c:	ldmibcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     c20:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
     c24:			; <UNDEFINED> instruction: 0xf8dd681a
     c28:	ldrsbmi	r3, [sl], #-188	; 0xffffff44
     c2c:	strhi	pc, [fp, r0, asr #32]!
     c30:	stclcc	6, cr15, [r4, #52]!	; 0x34
     c34:	blhi	bbf30 <__snprintf_chk@plt+0xbb498>
     c38:	svchi	0x00f0e8bd
     c3c:	stmibeq	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     c40:			; <UNDEFINED> instruction: 0xf0014478
     c44:	andcs	pc, r0, fp, lsr fp	; <UNPREDICTABLE>
     c48:	strmi	lr, [r1], -r6, ror #15
     c4c:	ldmibeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     c50:			; <UNDEFINED> instruction: 0xf0014478
     c54:			; <UNDEFINED> instruction: 0xf8dffb33
     c58:	ldrbtmi	r0, [r8], #-2512	; 0xfffff630
     c5c:	blx	bbcc6a <__snprintf_chk@plt+0xbbc1d2>
     c60:	ldrb	r2, [r9, r1]
     c64:	stmibcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     c68:			; <UNDEFINED> instruction: 0xf8529a06
     c6c:			; <UNDEFINED> instruction: 0xf8d88003
     c70:	ldrmi	r9, [r1, #0]!
     c74:	addhi	pc, r3, r0, asr #5
     c78:	mulcc	r0, fp, r8
     c7c:			; <UNDEFINED> instruction: 0xf0002b00
     c80:	blls	2e1cd0 <__snprintf_chk@plt+0x2e1238>
     c84:	cdpge	15, 1, cr10, cr0, cr15, {0}
     c88:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
     c8c:	andhi	pc, r0, r7, asr #17
     c90:	andhi	pc, r0, r6, asr #17
     c94:			; <UNDEFINED> instruction: 0xf0002b00
     c98:			; <UNDEFINED> instruction: 0xf8df83ea
     c9c:			; <UNDEFINED> instruction: 0x46510994
     ca0:			; <UNDEFINED> instruction: 0xf0014478
     ca4:	stmdacs	r0, {r0, r1, r3, r4, r5, r7, r9, fp, ip, sp, lr, pc}
     ca8:	strthi	pc, [r6], -r0
     cac:	tstvc	r2, pc, asr #8	; <UNPREDICTABLE>
     cb0:			; <UNDEFINED> instruction: 0xf7ff4650
     cb4:	stmdacs	r0, {r2, r5, r7, r9, sl, fp, sp, lr, pc}
     cb8:	ldrhi	pc, [sl], -r0
     cbc:	andhi	pc, r7, #9043968	; 0x8a0000
     cc0:	blcs	678ec <__snprintf_chk@plt+0x66e54>
     cc4:			; <UNDEFINED> instruction: 0xf8dfdd05
     cc8:	ldrbmi	r0, [r1], -ip, ror #18
     ccc:			; <UNDEFINED> instruction: 0xf0014478
     cd0:			; <UNDEFINED> instruction: 0x462afaf5
     cd4:	andcs	r4, r3, r9, asr r6
     cd8:	mcr	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
     cdc:	vmlal.s8	q9, d0, d0
     ce0:	ldmib	r5, {r0, r2, r3, r5, r6, r7, r8, r9, pc}^
     ce4:	bleq	284d0c <__snprintf_chk@plt+0x284274>
     ce8:	cmnvs	pc, #32, 8	; 0x20000000	; <UNPREDICTABLE>
     cec:	andpl	lr, r0, #270336	; 0x42000
     cf0:	blx	17db198 <__snprintf_chk@plt+0x17da700>
     cf4:			; <UNDEFINED> instruction: 0xf023fc81
     cf8:	vst2.8	{d0-d3}, [r0]
     cfc:			; <UNDEFINED> instruction: 0xf0224070
     d00:			; <UNDEFINED> instruction: 0xf5b002ff
     d04:			; <UNDEFINED> instruction: 0xf3c15f00
     d08:	b	108913c <__snprintf_chk@plt+0x10886a4>
     d0c:	b	10c1544 <__snprintf_chk@plt+0x10c0aac>
     d10:	eorsvs	r0, r2, r1, lsl #6
     d14:			; <UNDEFINED> instruction: 0xf000603b
     d18:			; <UNDEFINED> instruction: 0xf5b083ed
     d1c:			; <UNDEFINED> instruction: 0xf0004fc0
     d20:			; <UNDEFINED> instruction: 0xf5b0851b
     d24:			; <UNDEFINED> instruction: 0xf0004f00
     d28:			; <UNDEFINED> instruction: 0xf5b08433
     d2c:			; <UNDEFINED> instruction: 0xf0004f80
     d30:	blls	261d90 <__snprintf_chk@plt+0x2612f8>
     d34:			; <UNDEFINED> instruction: 0xf0402b00
     d38:	blls	261e50 <__snprintf_chk@plt+0x2613b8>
     d3c:	ldmdbeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}
     d40:			; <UNDEFINED> instruction: 0xf8c94698
     d44:			; <UNDEFINED> instruction: 0xf8df3000
     d48:	ldrbtmi	r3, [fp], #-2288	; 0xfffff710
     d4c:			; <UNDEFINED> instruction: 0xf8df9306
     d50:	ldrbtmi	r3, [fp], #-2284	; 0xfffff714
     d54:			; <UNDEFINED> instruction: 0xf8df930b
     d58:	ldrbtmi	r3, [fp], #-2280	; 0xfffff718
     d5c:			; <UNDEFINED> instruction: 0xf1b8930c
     d60:	vmax.f32	d0, d0, d9
     d64:	ldm	pc, {r2, r3, r4, r5, r6, r8, pc}^	; <UNPREDICTABLE>
     d68:	cmneq	sp, r8, lsl r0	; <UNPREDICTABLE>
     d6c:	addeq	r0, sp, #236, 4	; 0xc000000e
     d70:	orreq	r0, r1, r7, ror #3
     d74:	rsbeq	r0, r2, r3, lsl r1
     d78:	subeq	r0, r3, sp, lsr #4
     d7c:			; <UNDEFINED> instruction: 0xf89b0028
     d80:	blcs	cd88 <__snprintf_chk@plt+0xc2f0>
     d84:	msrhi	SPSR_, #0
     d88:	ldmmi	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     d8c:	and	r4, r9, ip, ror r4
     d90:	eorne	pc, r3, r7, asr r8	; <UNPREDICTABLE>
     d94:			; <UNDEFINED> instruction: 0xf0014620
     d98:			; <UNDEFINED> instruction: 0xf8d8fa91
     d9c:	movwcc	r3, #4096	; 0x1000
     da0:	andcc	pc, r0, r8, asr #17
     da4:	ldrdcc	pc, [r0], -r8
     da8:	blle	ffc5187c <__snprintf_chk@plt+0xffc50de4>
     dac:	ldmeq	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     db0:			; <UNDEFINED> instruction: 0xf0014478
     db4:	andcs	pc, r1, r3, lsl #21
     db8:	vabd.s8	d14, d13, d30
     dbc:	stmdbls	r6, {r2, r6, r7, fp, ip, lr}
     dc0:			; <UNDEFINED> instruction: 0x46424658
     dc4:	stc2	0, cr15, [lr, #-4]
     dc8:			; <UNDEFINED> instruction: 0xf0012800
     dcc:	blls	261044 <__snprintf_chk@plt+0x2605ac>
     dd0:			; <UNDEFINED> instruction: 0xf0402b00
     dd4:	stmdbls	fp, {r0, r3, r5, r9, sl, pc}
     dd8:	ldrtmi	r4, [r3], -r0, asr #12
     ddc:			; <UNDEFINED> instruction: 0xf7ff463a
     de0:	stmdacs	r2, {r5, r9, sl, fp, sp, lr, pc}
     de4:	ldmdavs	r8!, {r2, r3, r4, r8, ip, lr, pc}
     de8:			; <UNDEFINED> instruction: 0xf9b8f001
     dec:	ldr	r4, [r6, r0, lsl #13]!
     df0:	stmiapl	r4, {r0, r2, r3, r9, ip, sp, lr, pc}^
     df4:	andcs	r4, r0, r9, asr r6
     df8:			; <UNDEFINED> instruction: 0xf0014642
     dfc:	stmdacs	r0, {r0, r1, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
     e00:	addhi	pc, r9, r1
     e04:	blcs	27a30 <__snprintf_chk@plt+0x26f98>
     e08:	ldrhi	pc, [r4], -r0, asr #32
     e0c:	ldmdane	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     e10:	ldrtmi	r4, [r3], -r0, asr #12
     e14:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
     e18:	mcr	7, 0, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
     e1c:	rscle	r2, r2, r2, lsl #16
     e20:	stmdaeq	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     e24:			; <UNDEFINED> instruction: 0xf0014478
     e28:	andcs	pc, pc, r9, asr #20
     e2c:	blls	2baa04 <__snprintf_chk@plt+0x2b9f6c>
     e30:	blcs	9aef8 <__snprintf_chk@plt+0x9a460>
     e34:	ldrbhi	pc, [r1], r0	; <UNPREDICTABLE>
     e38:	ldmdane	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     e3c:	ldrbne	pc, [r4, sp, lsl #12]	; <UNPREDICTABLE>
     e40:	ldmdacs	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     e44:	movwvc	pc, #9295	; 0x244f	; <UNPREDICTABLE>
     e48:	andls	r4, r2, r9, ror r4
     e4c:	tstls	r1, sl, ror r4
     e50:	ldrmi	r9, [r9], -r0, lsl #4
     e54:	andcs	r4, r1, #56, 12	; 0x3800000
     e58:	mrc	7, 0, APSR_nzcv, cr14, cr15, {7}
     e5c:	blcs	e7a8c <__snprintf_chk@plt+0xe6ff4>
     e60:	ldrthi	pc, [r5], r0	; <UNPREDICTABLE>
     e64:	ubfxne	pc, pc, #17, #21
     e68:	strbvc	pc, [ip], sp, lsl #4	; <UNPREDICTABLE>
     e6c:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
     e70:			; <UNDEFINED> instruction: 0xf0014632
     e74:	stmdacs	r0, {r0, r1, r2, r4, r5, r7, sl, fp, ip, sp, lr, pc}
     e78:	strbhi	pc, [r8, -r0]	; <UNPREDICTABLE>
     e7c:	blcs	27aa8 <__snprintf_chk@plt+0x27010>
     e80:	ldrhi	pc, [lr], r0, asr #32
     e84:			; <UNDEFINED> instruction: 0x17d8f8df
     e88:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
     e8c:			; <UNDEFINED> instruction: 0xf9c6f001
     e90:			; <UNDEFINED> instruction: 0xf0002800
     e94:			; <UNDEFINED> instruction: 0xf8df8662
     e98:	movwcs	r7, #1996	; 0x7cc
     e9c:			; <UNDEFINED> instruction: 0xc7c8f8df
     ea0:			; <UNDEFINED> instruction: 0xf8df4629
     ea4:	ldrbtmi	r2, [pc], #-1992	; eac <__snprintf_chk@plt+0x414>
     ea8:	ldrbtmi	r4, [sl], #-1276	; 0xfffffb04
     eac:			; <UNDEFINED> instruction: 0xf8cc4638
     eb0:			; <UNDEFINED> instruction: 0xf8cc3530
     eb4:			; <UNDEFINED> instruction: 0xf7ff3534
     eb8:	movwcs	lr, #3544	; 0xdd8
     ebc:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
     ec0:	ldrbhi	pc, [r0, -r0, asr #5]	; <UNPREDICTABLE>
     ec4:			; <UNDEFINED> instruction: 0xb1b29a09
     ec8:			; <UNDEFINED> instruction: 0xf8df461f
     ecc:			; <UNDEFINED> instruction: 0xf8df37a4
     ed0:	ldrbtmi	r1, [fp], #-1956	; 0xfffff85c
     ed4:	mcr	4, 0, r4, cr8, cr9, {3}
     ed8:	and	r3, r9, r0, lsl sl
     edc:	eorcs	pc, r7, r3, asr r8	; <UNPREDICTABLE>
     ee0:	cdp	7, 1, cr3, cr8, cr1, {0}
     ee4:	andscc	r0, r3, #16, 20	; 0x10000
     ee8:			; <UNDEFINED> instruction: 0xf0019106
     eec:	stmdbls	r6, {r0, r1, r2, r5, r6, r7, r8, fp, ip, sp, lr, pc}
     ef0:	stmdavs	fp!, {r3, r4, r5, r7, r8, sl, lr}
     ef4:			; <UNDEFINED> instruction: 0x2700d1f2
     ef8:			; <UNDEFINED> instruction: 0xf850e004
     efc:	strcc	r0, [r1, -r7, lsr #32]
     f00:	ldc	7, cr15, [ip, #-1020]	; 0xfffffc04
     f04:	stmdavs	r8!, {r3, r4, r5, r7, r8, sl, lr}
     f08:			; <UNDEFINED> instruction: 0xf7ffd1f7
     f0c:	svccs	0x0001ed18
     f10:	ldrthi	pc, [fp], -r0, asr #32	; <UNPREDICTABLE>
     f14:			; <UNDEFINED> instruction: 0x3760f8df
     f18:			; <UNDEFINED> instruction: 0x8760f8df
     f1c:	ldrbtmi	r4, [r8], #1147	; 0x47b
     f20:	orrvs	pc, r6, r8, lsl #10
     f24:	mcr	6, 0, r4, cr8, cr8, {0}
     f28:			; <UNDEFINED> instruction: 0xf0013a10
     f2c:	stmdacs	r0, {r0, r1, r2, r4, r5, r6, r8, fp, ip, sp, lr, pc}
     f30:	strthi	pc, [fp], -r0
     f34:	ldrcc	pc, [r8, #-2264]!	; 0xfffff728
     f38:			; <UNDEFINED> instruction: 0xf0002b04
     f3c:	blls	2a2d70 <__snprintf_chk@plt+0x2a22d8>
     f40:			; <UNDEFINED> instruction: 0xf0002b01
     f44:			; <UNDEFINED> instruction: 0xf8df87b1
     f48:			; <UNDEFINED> instruction: 0x46321738
     f4c:			; <UNDEFINED> instruction: 0x0734f8df
     f50:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
     f54:	mcrr2	0, 0, pc, r6, cr1	; <UNPREDICTABLE>
     f58:			; <UNDEFINED> instruction: 0xf0002800
     f5c:	blls	262de0 <__snprintf_chk@plt+0x262348>
     f60:			; <UNDEFINED> instruction: 0xf0402b00
     f64:			; <UNDEFINED> instruction: 0xf8df87f3
     f68:			; <UNDEFINED> instruction: 0xf10d1720
     f6c:	ldrtmi	r0, [r0], -r4, asr #16
     f70:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
     f74:			; <UNDEFINED> instruction: 0xf7ff4643
     f78:	stmdacs	r2, {r2, r4, r6, r8, sl, fp, sp, lr, pc}
     f7c:	ldrbhi	pc, [r3, r0]	; <UNPREDICTABLE>
     f80:			; <UNDEFINED> instruction: 0x0708f8df
     f84:			; <UNDEFINED> instruction: 0xf0014478
     f88:			; <UNDEFINED> instruction: 0xf8c9f999
     f8c:	rsb	r7, r6, r0
     f90:	ldmdavs	r3!, {r1, r3, r9, fp, ip, pc}
     f94:			; <UNDEFINED> instruction: 0xf0002a02
     f98:	sbcsne	r8, sl, r9, lsr r5
     f9c:	usatne	pc, #16, pc, asr #17	; <UNPREDICTABLE>
     fa0:	usatvs	pc, #16, pc, asr #17	; <UNPREDICTABLE>
     fa4:	ldrbne	pc, [r4, sp, lsl #12]	; <UNPREDICTABLE>
     fa8:	andseq	pc, pc, r3
     fac:	andseq	pc, pc, #34	; 0x22
     fb0:	movwvc	pc, #9295	; 0x244f	; <UNPREDICTABLE>
     fb4:	ldrbtmi	r4, [r9], #-770	; 0xfffffcfe
     fb8:	tstls	r1, r2, lsl #4
     fbc:			; <UNDEFINED> instruction: 0x4619447e
     fc0:	andcs	r4, r1, #56, 12	; 0x3800000
     fc4:			; <UNDEFINED> instruction: 0xf7ff9600
     fc8:	blls	2bc570 <__snprintf_chk@plt+0x2bbad8>
     fcc:			; <UNDEFINED> instruction: 0xf0002b03
     fd0:			; <UNDEFINED> instruction: 0xf8df8501
     fd4:	vmax.s8	<illegal reg q0.5>, <illegal reg q14.5>, q2
     fd8:	ldrtmi	r7, [r8], -ip, asr #13
     fdc:			; <UNDEFINED> instruction: 0x46324479
     fe0:	stc2	0, cr15, [r0], {1}
     fe4:			; <UNDEFINED> instruction: 0xf0002800
     fe8:	blls	2628e4 <__snprintf_chk@plt+0x261e4c>
     fec:			; <UNDEFINED> instruction: 0xf0402b00
     ff0:			; <UNDEFINED> instruction: 0xf8df8618
     ff4:	ldrtmi	r1, [r8], -r8, lsr #13
     ff8:			; <UNDEFINED> instruction: 0xf0014479
     ffc:	stmdacs	r0, {r0, r1, r2, r3, r8, fp, ip, sp, lr, pc}
    1000:	strhi	pc, [r7], -r0
    1004:	mrrc2	0, 0, pc, sl, cr1	; <UNPREDICTABLE>
    1008:			; <UNDEFINED> instruction: 0xf0002800
    100c:	blls	2a2bb8 <__snprintf_chk@plt+0x2a2120>
    1010:			; <UNDEFINED> instruction: 0xf0002b01
    1014:			; <UNDEFINED> instruction: 0xf8df85ab
    1018:	ldrtmi	r1, [r2], -r8, lsl #13
    101c:	pkhtbeq	pc, r4, pc, asr #17	; <UNPREDICTABLE>
    1020:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    1024:	blx	ff7bd032 <__snprintf_chk@plt+0xff7bc59a>
    1028:			; <UNDEFINED> instruction: 0xf0002800
    102c:	blls	262c64 <__snprintf_chk@plt+0x2621cc>
    1030:			; <UNDEFINED> instruction: 0xf0402b00
    1034:			; <UNDEFINED> instruction: 0xf8df86cd
    1038:	svcge	0x00111670
    103c:			; <UNDEFINED> instruction: 0x462a4630
    1040:			; <UNDEFINED> instruction: 0x463b4479
    1044:	stcl	7, cr15, [ip], #1020	; 0x3fc
    1048:			; <UNDEFINED> instruction: 0xf0002802
    104c:			; <UNDEFINED> instruction: 0xf8df8562
    1050:	ldrbtmi	r0, [r8], #-1628	; 0xfffff9a4
    1054:			; <UNDEFINED> instruction: 0xf932f001
    1058:			; <UNDEFINED> instruction: 0xf8c92001
    105c:			; <UNDEFINED> instruction: 0xf8d90000
    1060:	ldrb	r0, [r9]
    1064:			; <UNDEFINED> instruction: 0xf8c92301
    1068:	ldrb	r3, [r8, r0]!
    106c:	ldmdavs	r3!, {r1, r3, r9, fp, ip, pc}
    1070:			; <UNDEFINED> instruction: 0xf0002a02
    1074:	sbcsne	r8, sl, fp, asr #9
    1078:			; <UNDEFINED> instruction: 0x1634f8df
    107c:			; <UNDEFINED> instruction: 0x6634f8df
    1080:	ldrbne	pc, [r4, sp, lsl #12]	; <UNPREDICTABLE>
    1084:	andseq	pc, pc, r3
    1088:	andseq	pc, pc, #34	; 0x22
    108c:	movwvc	pc, #9295	; 0x244f	; <UNPREDICTABLE>
    1090:	ldrbtmi	r4, [r9], #-770	; 0xfffffcfe
    1094:	tstls	r1, r2, lsl #4
    1098:			; <UNDEFINED> instruction: 0x4619447e
    109c:	andcs	r4, r1, #56, 12	; 0x3800000
    10a0:			; <UNDEFINED> instruction: 0xf7ff9600
    10a4:	blls	2bc494 <__snprintf_chk@plt+0x2bb9fc>
    10a8:			; <UNDEFINED> instruction: 0xf0002b03
    10ac:			; <UNDEFINED> instruction: 0xf8df8493
    10b0:	vmax.s8	d1, d13, d8
    10b4:	ldrtmi	r7, [r8], -ip, asr #13
    10b8:			; <UNDEFINED> instruction: 0x46324479
    10bc:	blx	fe4bd0ca <__snprintf_chk@plt+0xfe4bc632>
    10c0:			; <UNDEFINED> instruction: 0xf0002800
    10c4:	blls	262ac0 <__snprintf_chk@plt+0x262028>
    10c8:			; <UNDEFINED> instruction: 0xf0402b00
    10cc:			; <UNDEFINED> instruction: 0xf8df856f
    10d0:	ldrtmi	r1, [r8], -ip, ror #11
    10d4:			; <UNDEFINED> instruction: 0xf0014479
    10d8:	stmdacs	r0, {r0, r5, r7, fp, ip, sp, lr, pc}
    10dc:	ldrbhi	pc, [lr, #-0]	; <UNPREDICTABLE>
    10e0:	blx	ffb3d0ee <__snprintf_chk@plt+0xffb3c656>
    10e4:			; <UNDEFINED> instruction: 0xf0002800
    10e8:	blls	2a2a6c <__snprintf_chk@plt+0x2a1fd4>
    10ec:			; <UNDEFINED> instruction: 0xf0002b01
    10f0:			; <UNDEFINED> instruction: 0xf8df853d
    10f4:	ldrtmi	r1, [r2], -ip, asr #11
    10f8:	strbeq	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    10fc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    1100:	blx	1c3d10e <__snprintf_chk@plt+0x1c3c676>
    1104:			; <UNDEFINED> instruction: 0xf0002800
    1108:	blls	262b6c <__snprintf_chk@plt+0x2620d4>
    110c:			; <UNDEFINED> instruction: 0xf0402b00
    1110:			; <UNDEFINED> instruction: 0xf8df85e7
    1114:	svcge	0x001115b4
    1118:			; <UNDEFINED> instruction: 0x462a4630
    111c:			; <UNDEFINED> instruction: 0x463b4479
    1120:	ldcl	7, cr15, [lr], #-1020	; 0xfffffc04
    1124:			; <UNDEFINED> instruction: 0xf0002802
    1128:			; <UNDEFINED> instruction: 0xf8df84f4
    112c:	ldrbtmi	r0, [r8], #-1440	; 0xfffffa60
    1130:			; <UNDEFINED> instruction: 0xf8c4f001
    1134:	ldr	r2, [r0, r1]
    1138:	blcs	67d68 <__snprintf_chk@plt+0x672d0>
    113c:	strbthi	pc, [r1], #832	; 0x340	; <UNPREDICTABLE>
    1140:	ldmdavs	sl!, {r1, r3, r8, r9, fp, ip, pc}
    1144:	ldmdavs	r1!, {r1, r8, r9, fp, sp}
    1148:	ldrbhi	pc, [r2]	; <UNPREDICTABLE>
    114c:	vpmax.u8	d18, d0, d18
    1150:	bcc	e220f8 <__snprintf_chk@plt+0xe21660>
    1154:	stmdale	fp!, {r0, r1, r5, r9, fp, sp}
    1158:	stmdale	r9!, {r0, r1, r5, r9, fp, sp}
    115c:			; <UNDEFINED> instruction: 0xf002e8df
    1160:	stmdacs	r8!, {r1, r2, r5, r9, ip}
    1164:	stmdacs	r8!, {r3, r5, fp, sp}
    1168:	stmdacs	r8!, {r3, r5, fp, sp}
    116c:	stmdacs	r8!, {r3, r5, fp, sp}
    1170:	stmdacs	r8!, {r3, r5, fp, sp}
    1174:	stmdacs	r8!, {r3, r5, fp, sp}
    1178:	stmdacs	r8!, {r3, r5, fp, sp}
    117c:	stmdacs	r8!, {r3, r5, fp, sp}
    1180:	bcs	b0ca48 <__snprintf_chk@plt+0xb0bfb0>
    1184:	ldmdbcs	pc!, {r0, r1, r3, r5, r6, r8, r9, sp}	; <UNPREDICTABLE>
    1188:	strbcs	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    118c:	movwcc	fp, #8136	; 0x1fc8
    1190:	strbne	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    1194:			; <UNDEFINED> instruction: 0xf04f447a
    1198:	svclt	0x00c80001
    119c:	ldrbtmi	fp, [r9], #-731	; 0xfffffd25
    11a0:	mrrc	7, 15, pc, r0, cr15	; <UNPREDICTABLE>
    11a4:			; <UNDEFINED> instruction: 0xf8c92300
    11a8:	ldrb	r3, [r8, -r0]
    11ac:	strb	r2, [sl, r9, ror #6]!
    11b0:			; <UNDEFINED> instruction: 0xe7e8233f
    11b4:			; <UNDEFINED> instruction: 0xe7e62373
    11b8:			; <UNDEFINED> instruction: 0xe7e42371
    11bc:	strb	r2, [r2, pc, ror #6]!
    11c0:	strb	r2, [r0, sp, ror #6]!
    11c4:	ldmdavs	r0!, {r1, r3, r8, r9, fp, ip, pc}
    11c8:			; <UNDEFINED> instruction: 0xf0002b02
    11cc:			; <UNDEFINED> instruction: 0xf8df84c2
    11d0:			; <UNDEFINED> instruction: 0xf60d1508
    11d4:			; <UNDEFINED> instruction: 0xf8df17d4
    11d8:	vst3.8	{d18,d20,d22}, [pc], r4
    11dc:	ldrbtmi	r7, [r9], #-770	; 0xfffffcfe
    11e0:	ldrbtmi	r9, [sl], #-2
    11e4:	andls	r9, r0, #1073741824	; 0x40000000
    11e8:			; <UNDEFINED> instruction: 0x46384619
    11ec:			; <UNDEFINED> instruction: 0xf7ff2201
    11f0:	blls	2bc348 <__snprintf_chk@plt+0x2bb8b0>
    11f4:			; <UNDEFINED> instruction: 0xf0002b03
    11f8:			; <UNDEFINED> instruction: 0xf8df83ed
    11fc:	vshl.s8	<illegal reg q0.5>, q10, <illegal reg q14.5>
    1200:	ldrtmi	r7, [r8], -ip, asr #13
    1204:			; <UNDEFINED> instruction: 0x46324479
    1208:	blx	ffb3d214 <__snprintf_chk@plt+0xffb3c77c>
    120c:			; <UNDEFINED> instruction: 0xf0002800
    1210:	blls	26289c <__snprintf_chk@plt+0x261e04>
    1214:			; <UNDEFINED> instruction: 0xf0402b00
    1218:			; <UNDEFINED> instruction: 0xf8df8494
    121c:	ldrtmi	r1, [r8], -r8, asr #9
    1220:			; <UNDEFINED> instruction: 0xf0004479
    1224:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    1228:	strhi	pc, [r2], #0
    122c:	blx	11bd23a <__snprintf_chk@plt+0x11bc7a2>
    1230:			; <UNDEFINED> instruction: 0xf0002800
    1234:	blls	2a2760 <__snprintf_chk@plt+0x2a1cc8>
    1238:			; <UNDEFINED> instruction: 0xf0002b01
    123c:			; <UNDEFINED> instruction: 0xf8df8497
    1240:	ldrtmi	r1, [r2], -r8, lsr #9
    1244:	strteq	pc, [r4], #2271	; 0x8df
    1248:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    124c:	blx	ff2bd258 <__snprintf_chk@plt+0xff2bc7c0>
    1250:			; <UNDEFINED> instruction: 0xf0002800
    1254:	blls	262a04 <__snprintf_chk@plt+0x261f6c>
    1258:			; <UNDEFINED> instruction: 0xf0402b00
    125c:			; <UNDEFINED> instruction: 0xf8df859d
    1260:	svcge	0x00111490
    1264:			; <UNDEFINED> instruction: 0x462a4630
    1268:			; <UNDEFINED> instruction: 0x463b4479
    126c:	bl	ff63f270 <__snprintf_chk@plt+0xff63e7d8>
    1270:			; <UNDEFINED> instruction: 0xf0002802
    1274:			; <UNDEFINED> instruction: 0xf8df844e
    1278:	ldrbtmi	r0, [r8], #-1148	; 0xfffffb84
    127c:			; <UNDEFINED> instruction: 0xf81ef001
    1280:	strbt	r2, [sl], r1
    1284:	ldmdavs	r0!, {r1, r3, r8, r9, fp, ip, pc}
    1288:			; <UNDEFINED> instruction: 0xf0002b02
    128c:			; <UNDEFINED> instruction: 0xf8df842b
    1290:			; <UNDEFINED> instruction: 0xf60d1468
    1294:			; <UNDEFINED> instruction: 0xf8df17d4
    1298:	vst3.16	{d18-d20}, [pc :128], r4
    129c:	ldrbtmi	r7, [r9], #-770	; 0xfffffcfe
    12a0:	ldrbtmi	r9, [sl], #-2
    12a4:	andls	r9, r0, #1073741824	; 0x40000000
    12a8:			; <UNDEFINED> instruction: 0x46384619
    12ac:			; <UNDEFINED> instruction: 0xf7ff2201
    12b0:	blls	2bc288 <__snprintf_chk@plt+0x2bb7f0>
    12b4:			; <UNDEFINED> instruction: 0xf0002b03
    12b8:			; <UNDEFINED> instruction: 0xf8df838d
    12bc:	vshl.s8	<illegal reg q0.5>, q2, <illegal reg q6.5>
    12c0:	ldrtmi	r7, [r8], -ip, asr #13
    12c4:			; <UNDEFINED> instruction: 0x46324479
    12c8:	blx	fe33d2d4 <__snprintf_chk@plt+0xfe33c83c>
    12cc:			; <UNDEFINED> instruction: 0xf0002800
    12d0:	blls	2626a4 <__snprintf_chk@plt+0x261c0c>
    12d4:			; <UNDEFINED> instruction: 0xf0402b00
    12d8:			; <UNDEFINED> instruction: 0xf8df83fd
    12dc:	ldrtmi	r1, [r8], -r8, lsr #8
    12e0:			; <UNDEFINED> instruction: 0xf0004479
    12e4:	stmdacs	r0, {r0, r1, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    12e8:	mvnhi	pc, #0
    12ec:	blx	ff9bd2f8 <__snprintf_chk@plt+0xff9bc860>
    12f0:			; <UNDEFINED> instruction: 0xf0002800
    12f4:	blls	2a2634 <__snprintf_chk@plt+0x2a1b9c>
    12f8:			; <UNDEFINED> instruction: 0xf0002b01
    12fc:			; <UNDEFINED> instruction: 0xf8df8437
    1300:	ldrtmi	r1, [r2], -r8, lsl #8
    1304:	streq	pc, [r4], #-2271	; 0xfffff721
    1308:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    130c:	blx	1abd318 <__snprintf_chk@plt+0x1abc880>
    1310:			; <UNDEFINED> instruction: 0xf0002800
    1314:	blls	262928 <__snprintf_chk@plt+0x261e90>
    1318:			; <UNDEFINED> instruction: 0xf0402b00
    131c:	ldmibmi	ip!, {r1, r4, r5, r7, sl, pc}^
    1320:	shadd16mi	sl, r0, r1
    1324:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
    1328:			; <UNDEFINED> instruction: 0xf7ff463b
    132c:	stmdacs	r2, {r1, r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}
    1330:			; <UNDEFINED> instruction: 0xf0004601
    1334:	ldmmi	r7!, {r0, r5, r7, sl, pc}^
    1338:			; <UNDEFINED> instruction: 0xf0004478
    133c:			; <UNDEFINED> instruction: 0x2001ffbf
    1340:	stmdbls	sl, {r0, r1, r3, r7, r9, sl, sp, lr, pc}
    1344:	stmdbcs	r2, {r1, r3, r4, r5, fp, sp, lr}
    1348:			; <UNDEFINED> instruction: 0xf0006833
    134c:	mrcne	5, 0, r8, cr14, cr6, {0}
    1350:			; <UNDEFINED> instruction: 0x360fbfb8
    1354:	b	13cbb7c <__snprintf_chk@plt+0x13cb0e4>
    1358:	andle	r1, r7, r6, lsr #12
    135c:	strne	lr, [r2], -r6, lsl #22
    1360:	svclt	0x00cc2a7f
    1364:	ldrbtvs	pc, [r0], r6, lsr #11	; <UNPREDICTABLE>
    1368:	strvs	pc, [r0], r6, lsr #11
    136c:			; <UNDEFINED> instruction: 0x4630211a
    1370:	ldc2l	0, cr15, [ip], #-4
    1374:			; <UNDEFINED> instruction: 0x46082e19
    1378:	orrhi	pc, r9, #64, 6
    137c:	movtmi	pc, #63054	; 0xf64e	; <UNPREDICTABLE>
    1380:	bicvs	pc, r4, #196, 12	; 0xc400000
    1384:	ldrcs	pc, [sp, r0, asr #4]!
    1388:	blx	fe191e8a <__snprintf_chk@plt+0xfe1913f2>
    138c:	b	13c5ba0 <__snprintf_chk@plt+0x13c5108>
    1390:	bl	ff320730 <__snprintf_chk@plt+0xff31fc98>
    1394:	vrhadd.u8	q0, q8, q9
    1398:	bmi	ff7e20f4 <__snprintf_chk@plt+0xff7e165c>
    139c:	ldrbne	pc, [r4, sp, lsl #12]	; <UNPREDICTABLE>
    13a0:			; <UNDEFINED> instruction: 0xf44f4ede
    13a4:	ldrbtmi	r7, [sl], #-770	; 0xfffffcfe
    13a8:	cmncc	r0, r1, rrx
    13ac:	andls	r4, r3, lr, ror r4
    13b0:	tstls	r2, r8, lsr r6
    13b4:	andls	r4, r1, #26214400	; 0x1900000
    13b8:	strls	r2, [r0], -r1, lsl #4
    13bc:	bl	1b3f3c0 <__snprintf_chk@plt+0x1b3e928>
    13c0:	blcs	e7ff0 <__snprintf_chk@plt+0xe7558>
    13c4:	cmnhi	r7, #0	; <UNPREDICTABLE>
    13c8:	vmul.i8	q2, <illegal reg q14.5>, <illegal reg q2.5>
    13cc:	ldrtmi	r7, [r8], -ip, asr #13
    13d0:			; <UNDEFINED> instruction: 0x46324479
    13d4:	blx	1bd3e0 <__snprintf_chk@plt+0x1bc948>
    13d8:			; <UNDEFINED> instruction: 0xf0002800
    13dc:	blls	26257c <__snprintf_chk@plt+0x261ae4>
    13e0:			; <UNDEFINED> instruction: 0xf0402b00
    13e4:	stmibmi	pc, {r0, r1, r2, r3, sl, pc}^	; <UNPREDICTABLE>
    13e8:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
    13ec:			; <UNDEFINED> instruction: 0xff16f000
    13f0:			; <UNDEFINED> instruction: 0xf0002800
    13f4:			; <UNDEFINED> instruction: 0xf0018401
    13f8:	stmdacs	r0, {r0, r5, r6, r9, fp, ip, sp, lr, pc}
    13fc:	strthi	pc, [r7], #-0
    1400:	blcs	68030 <__snprintf_chk@plt+0x67598>
    1404:	ldrhi	pc, [r4], #-0
    1408:	ldrtmi	r4, [r2], -r7, asr #19
    140c:	ldrbtmi	r4, [r9], #-2247	; 0xfffff739
    1410:			; <UNDEFINED> instruction: 0xf0014478
    1414:	stmdacs	r0, {r0, r1, r2, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    1418:	strbthi	pc, [lr], #0	; <UNPREDICTABLE>
    141c:	blcs	28048 <__snprintf_chk@plt+0x275b0>
    1420:	ldrbthi	pc, [ip], #-64	; 0xffffffc0	; <UNPREDICTABLE>
    1424:	svcge	0x001149c2
    1428:			; <UNDEFINED> instruction: 0x462a4630
    142c:			; <UNDEFINED> instruction: 0x463b4479
    1430:	b	ffdbf434 <__snprintf_chk@plt+0xffdbe99c>
    1434:			; <UNDEFINED> instruction: 0xf0002802
    1438:	ldmmi	lr!, {r0, r3, r4, r5, r6, sl, pc}
    143c:			; <UNDEFINED> instruction: 0xf0004478
    1440:			; <UNDEFINED> instruction: 0xf8c9ff3d
    1444:	str	r8, [sl], -r0
    1448:	andcs	pc, r7, #64, 4
    144c:	eorne	pc, r9, r7, asr r8	; <UNPREDICTABLE>
    1450:	movwls	r4, #26200	; 0x6658
    1454:	b	ffc3f458 <__snprintf_chk@plt+0xffc3e9c0>
    1458:	andeq	pc, r1, #1073741826	; 0x40000002
    145c:	adcsmi	r9, r2, #6144	; 0x1800
    1460:	andcs	pc, r0, r8, asr #17
    1464:	andcc	pc, r7, #9109504	; 0x8b0000
    1468:	stcge	6, cr15, [r6], {191}	; 0xbf
    146c:	ldrbmi	lr, [r9], -ip, lsl #9
    1470:	andvc	pc, r2, #1325400064	; 0x4f000000
    1474:			; <UNDEFINED> instruction: 0xf7ff4650
    1478:	ldrbmi	lr, [r0], -ip, lsl #21
    147c:	b	fe9bf480 <__snprintf_chk@plt+0xfe9be9e8>
    1480:			; <UNDEFINED> instruction: 0x46504659
    1484:	b	13bf488 <__snprintf_chk@plt+0x13be9f0>
    1488:			; <UNDEFINED> instruction: 0xf47f2800
    148c:			; <UNDEFINED> instruction: 0xf44fac22
    1490:	ldrbmi	r7, [r0], -r2, lsl #2
    1494:	b	fecbf498 <__snprintf_chk@plt+0xfecbea00>
    1498:			; <UNDEFINED> instruction: 0xf47f2800
    149c:	blls	2ec50c <__snprintf_chk@plt+0x2eba74>
    14a0:	andcc	pc, r0, sl, lsl #17
    14a4:	stmiami	r4!, {r0, r2, r4, sl, sp, lr, pc}
    14a8:			; <UNDEFINED> instruction: 0xf0004478
    14ac:	stmiami	r3!, {r0, r1, r2, r8, r9, sl, fp, ip, sp, lr, pc}
    14b0:			; <UNDEFINED> instruction: 0xf0004478
    14b4:	andcs	pc, r1, r3, lsl #30
    14b8:	bllt	febbf4bc <__snprintf_chk@plt+0xfebbea24>
    14bc:	b	feabf4c0 <__snprintf_chk@plt+0xfeabea28>
    14c0:	stmdacs	r0, {fp, sp, lr}
    14c4:	eorhi	pc, r1, #0, 6
    14c8:			; <UNDEFINED> instruction: 0xf1c09b09
    14cc:	blcs	34d4 <__snprintf_chk@plt+0x2a3c>
    14d0:			; <UNDEFINED> instruction: 0xf10dd179
    14d4:			; <UNDEFINED> instruction: 0xf1080938
    14d8:	andcs	r3, r0, #-67108861	; 0xfc000003
    14dc:	andcs	pc, r0, r9, asr #17
    14e0:			; <UNDEFINED> instruction: 0xf63f2b08
    14e4:	ldm	pc, {r4, r5, sl, fp, sp, pc}^	; <UNPREDICTABLE>
    14e8:	svccs	0x002ff003
    14ec:	bne	687db0 <__snprintf_chk@plt+0x687318>
    14f0:	subeq	r5, r3, sl, lsl ip
    14f4:			; <UNDEFINED> instruction: 0xf0002b56
    14f8:	ldmdale	r1!, {r0, r1, r4, r5, r6, r9, pc}^
    14fc:			; <UNDEFINED> instruction: 0xf0002b09
    1500:	blcs	561ed0 <__snprintf_chk@plt+0x561438>
    1504:			; <UNDEFINED> instruction: 0xf04fbf08
    1508:			; <UNDEFINED> instruction: 0xf47f0806
    150c:	blls	26c55c <__snprintf_chk@plt+0x26bac4>
    1510:	cmple	r8, r0, lsl #22
    1514:			; <UNDEFINED> instruction: 0xf10d9b09
    1518:			; <UNDEFINED> instruction: 0xf8c90938
    151c:	blls	30d524 <__snprintf_chk@plt+0x30ca8c>
    1520:			; <UNDEFINED> instruction: 0xf47f2b01
    1524:	stmmi	r6, {r4, sl, fp, sp, pc}
    1528:			; <UNDEFINED> instruction: 0xf0004478
    152c:	andcs	pc, pc, r7, asr #29
    1530:	bllt	1cbf534 <__snprintf_chk@plt+0x1cbea9c>
    1534:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1538:	blcs	28164 <__snprintf_chk@plt+0x276cc>
    153c:	blls	275a50 <__snprintf_chk@plt+0x274fb8>
    1540:	ldmdbeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}
    1544:	andcc	pc, r0, r9, asr #17
    1548:	blcs	68180 <__snprintf_chk@plt+0x676e8>
    154c:	blge	ffefe750 <__snprintf_chk@plt+0xffefdcb8>
    1550:	ldrbtmi	r4, [r8], #-2172	; 0xfffff784
    1554:	cdp2	0, 11, cr15, cr2, cr0, {0}
    1558:			; <UNDEFINED> instruction: 0xf7ff200f
    155c:	blls	2702d8 <__snprintf_chk@plt+0x26f840>
    1560:			; <UNDEFINED> instruction: 0xf0402b00
    1564:	blls	26253c <__snprintf_chk@plt+0x261aa4>
    1568:	ldmdbeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}
    156c:	andcc	pc, r0, r9, asr #17
    1570:	blcs	281a8 <__snprintf_chk@plt+0x27710>
    1574:	eorshi	pc, sl, #0
    1578:			; <UNDEFINED> instruction: 0xf04f4b73
    157c:	ldrbtmi	r0, [fp], #-2057	; 0xfffff7f7
    1580:	muleq	r3, r3, r8
    1584:	andeq	pc, r0, sl, asr #17
    1588:	bicne	pc, r0, #9240576	; 0x8d0000
    158c:	bllt	ff6ff590 <__snprintf_chk@plt+0xff6feaf8>
    1590:	blcs	281bc <__snprintf_chk@plt+0x27724>
    1594:	tsthi	r1, #64	; 0x40	; <UNPREDICTABLE>
    1598:			; <UNDEFINED> instruction: 0xf10d9b09
    159c:			; <UNDEFINED> instruction: 0xf8c90938
    15a0:	blls	30d5a8 <__snprintf_chk@plt+0x30cb10>
    15a4:			; <UNDEFINED> instruction: 0xf0002b00
    15a8:	blmi	1a21e54 <__snprintf_chk@plt+0x1a213bc>
    15ac:	stmdaeq	r8, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    15b0:	ldm	r3, {r0, r1, r3, r4, r5, r6, sl, lr}
    15b4:			; <UNDEFINED> instruction: 0xf8ca0003
    15b8:			; <UNDEFINED> instruction: 0xf88d0000
    15bc:			; <UNDEFINED> instruction: 0xf7ff13c0
    15c0:			; <UNDEFINED> instruction: 0xf04fbbc2
    15c4:	ldmdavs	r0!, {fp}
    15c8:	bmi	1852f34 <__snprintf_chk@plt+0x185249c>
    15cc:	ldrbtmi	r6, [sl], #-2107	; 0xfffff7c5
    15d0:	stmdami	r0!, {ip, pc}^
    15d4:	eorcs	pc, r8, r2, asr r8	; <UNPREDICTABLE>
    15d8:			; <UNDEFINED> instruction: 0xf0004478
    15dc:	ldrb	pc, [r8, -pc, ror #28]!	; <UNPREDICTABLE>
    15e0:			; <UNDEFINED> instruction: 0xf47f2bce
    15e4:			; <UNDEFINED> instruction: 0xf04faba6
    15e8:	ldr	r0, [r0, r5, lsl #16]
    15ec:	andeq	r3, r1, lr, ror r4
    15f0:	muleq	r0, ip, r0
    15f4:	andeq	r3, r1, sl, ror #10
    15f8:	andeq	r2, r0, r6, ror #4
    15fc:	andeq	r2, r0, r0, lsr #24
    1600:	andeq	r3, r1, lr, lsr #8
    1604:	strheq	r0, [r0], -r8
    1608:	andeq	r2, r0, lr, lsl #12
    160c:	andeq	r2, r0, r8, asr fp
    1610:	andeq	r2, r0, lr, lsl #3
    1614:	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    1618:	andeq	r2, r0, r0, ror #11
    161c:	andeq	r3, r1, r0, lsr #6
    1620:	andeq	r2, r0, r8, asr r1
    1624:			; <UNDEFINED> instruction: 0x000025b8
    1628:	andeq	r2, r0, lr, lsr r1
    162c:	andeq	r0, r0, r0, lsr #1
    1630:	andeq	r2, r0, r0, asr #1
    1634:	muleq	r0, r8, r5
    1638:			; <UNDEFINED> instruction: 0x000026b6
    163c:	andeq	r2, r0, r2, asr r7
    1640:	andeq	r2, r0, lr, lsl #21
    1644:	andeq	r2, r0, r0, lsr #9
    1648:	andeq	r1, r0, r8, ror #31
    164c:	andeq	r2, r0, lr, lsl #13
    1650:	ldrdeq	r2, [r0], -r0
    1654:			; <UNDEFINED> instruction: 0x000028b8
    1658:	ldrdeq	r2, [r0], -r0
    165c:	muleq	r0, r2, r5
    1660:			; <UNDEFINED> instruction: 0x000025ba
    1664:			; <UNDEFINED> instruction: 0x00001eba
    1668:	andeq	r3, r1, r0, lsr #4
    166c:	andeq	r1, r0, r3, lsl #16
    1670:	andeq	r2, r0, r6, ror #16
    1674:	andeq	r1, r0, ip, lsl #29
    1678:	andeq	r1, r0, r4, asr #28
    167c:	andeq	r3, r1, sl, lsr #3
    1680:			; <UNDEFINED> instruction: 0x000024b0
    1684:	andeq	r1, r0, lr, lsl #28
    1688:	andeq	r2, r0, r2, lsr r5
    168c:	andeq	r2, r0, r8, lsr #10
    1690:	andeq	r2, r0, r6, ror #12
    1694:	andeq	r2, r0, ip, ror r6
    1698:	andeq	r2, r0, r4, lsr #8
    169c:	andeq	r2, r0, ip, asr #8
    16a0:	andeq	r2, r0, r0, ror #7
    16a4:	andeq	r1, r0, lr, lsr sp
    16a8:	andeq	r2, r0, r4, ror #8
    16ac:	andeq	r2, r0, sl, asr r4
    16b0:	andeq	r2, r0, lr, lsl r5
    16b4:	andeq	r2, r0, r0, lsr r5
    16b8:	andeq	r2, r0, r8, asr #6
    16bc:	andeq	r2, r0, r0, ror r3
    16c0:	andeq	r2, r0, r4, lsl #6
    16c4:	andeq	r1, r0, r2, ror #24
    16c8:	andeq	r2, r0, r8, lsl #7
    16cc:	andeq	r2, r0, lr, ror r3
    16d0:	andeq	r2, r0, r0, asr #4
    16d4:	andeq	r2, r0, sl, lsl #8
    16d8:			; <UNDEFINED> instruction: 0x000024b2
    16dc:	andeq	r2, r0, sl, asr #9
    16e0:	strdeq	r2, [r0], -ip
    16e4:	andeq	r2, r0, r4, lsr #4
    16e8:			; <UNDEFINED> instruction: 0x000021b8
    16ec:	andeq	r1, r0, r6, lsl fp
    16f0:	andeq	r2, r0, ip, lsr r2
    16f4:	andeq	r2, r0, r2, lsr r2
    16f8:	andeq	r2, r0, r6, lsr r1
    16fc:	andeq	r2, r0, r6, lsl #5
    1700:	andeq	r2, r0, ip, lsr r1
    1704:	andeq	r2, r0, r4, ror #2
    1708:	strdeq	r2, [r0], -r8
    170c:	andeq	r1, r0, r6, asr sl
    1710:	andeq	r2, r0, lr, ror r1
    1714:	andeq	r2, r0, r4, ror r1
    1718:	andeq	r2, r0, lr, lsr #32
    171c:	andeq	r2, r0, ip, lsr r0
    1720:	andeq	r2, r0, r0, lsr r0
    1724:	andeq	r2, r0, sl, asr r0
    1728:	strdeq	r1, [r0], -r2
    172c:	andeq	r1, r0, r0, asr r9
    1730:	andeq	r2, r0, r8, ror r0
    1734:	andeq	r2, r0, r0, ror r0
    1738:	andeq	r1, r0, r4, lsr #27
    173c:	andeq	r1, r0, r8, ror #17
    1740:	andeq	r1, r0, r8, ror #27
    1744:	andeq	r1, r0, r6, lsl #27
    1748:	andeq	r1, r0, lr, lsl #28
    174c:	ldrdeq	r1, [r0], -ip
    1750:	andeq	r2, r1, sl, asr #16
    1754:	ldrdeq	r1, [r0], -ip
    1758:	vpadd.i8	q1, q0, <illegal reg q5.5>
    175c:	blcs	a1a60 <__snprintf_chk@plt+0xa0fc8>
    1760:	bge	ff9ff164 <__snprintf_chk@plt+0xff9fe6cc>
    1764:	blcs	1610378 <__snprintf_chk@plt+0x160f8e0>
    1768:	bge	ff8ff06c <__snprintf_chk@plt+0xff8fe5d4>
    176c:			; <UNDEFINED> instruction: 0xf852a202
    1770:	ldrmi	r3, [sl], #-35	; 0xffffffdd
    1774:	svclt	0x00004710
    1778:	andeq	r0, r0, r3, ror r1
    177c:			; <UNDEFINED> instruction: 0xfffff5bb
    1780:			; <UNDEFINED> instruction: 0xfffff5bb
    1784:			; <UNDEFINED> instruction: 0xfffff5bb
    1788:			; <UNDEFINED> instruction: 0xfffff5bb
    178c:	andeq	r0, r0, sp, ror #2
    1790:			; <UNDEFINED> instruction: 0xfffff5bb
    1794:			; <UNDEFINED> instruction: 0xfffff5bb
    1798:			; <UNDEFINED> instruction: 0xfffffdbd
    179c:			; <UNDEFINED> instruction: 0xfffff5bb
    17a0:			; <UNDEFINED> instruction: 0xfffff5bb
    17a4:			; <UNDEFINED> instruction: 0xfffff5bb
    17a8:			; <UNDEFINED> instruction: 0xfffff5bb
    17ac:			; <UNDEFINED> instruction: 0xfffff5bb
    17b0:			; <UNDEFINED> instruction: 0xfffff5bb
    17b4:			; <UNDEFINED> instruction: 0xfffff5bb
    17b8:			; <UNDEFINED> instruction: 0xfffff5bb
    17bc:			; <UNDEFINED> instruction: 0xfffff5bb
    17c0:			; <UNDEFINED> instruction: 0xfffff5bb
    17c4:	andeq	r0, r0, r3, ror r1
    17c8:			; <UNDEFINED> instruction: 0xfffff5bb
    17cc:			; <UNDEFINED> instruction: 0xfffff5bb
    17d0:			; <UNDEFINED> instruction: 0xfffff5bb
    17d4:			; <UNDEFINED> instruction: 0xfffff5bb
    17d8:			; <UNDEFINED> instruction: 0xfffff5bb
    17dc:			; <UNDEFINED> instruction: 0xfffff5bb
    17e0:			; <UNDEFINED> instruction: 0xfffff5bb
    17e4:			; <UNDEFINED> instruction: 0xfffff5bb
    17e8:			; <UNDEFINED> instruction: 0xfffff5bb
    17ec:			; <UNDEFINED> instruction: 0xfffff5bb
    17f0:	andeq	r0, r0, r3, ror r1
    17f4:	andeq	r0, r0, r3, ror r1
    17f8:			; <UNDEFINED> instruction: 0xfffff5bb
    17fc:			; <UNDEFINED> instruction: 0xfffff5bb
    1800:			; <UNDEFINED> instruction: 0xfffff5bb
    1804:			; <UNDEFINED> instruction: 0xfffff5bb
    1808:			; <UNDEFINED> instruction: 0xfffff5bb
    180c:			; <UNDEFINED> instruction: 0xfffff5bb
    1810:			; <UNDEFINED> instruction: 0xfffff5bb
    1814:			; <UNDEFINED> instruction: 0xfffff5bb
    1818:			; <UNDEFINED> instruction: 0xfffff5bb
    181c:			; <UNDEFINED> instruction: 0xfffff5bb
    1820:			; <UNDEFINED> instruction: 0xfffff5bb
    1824:			; <UNDEFINED> instruction: 0xfffff5bb
    1828:			; <UNDEFINED> instruction: 0xfffff5bb
    182c:			; <UNDEFINED> instruction: 0xfffff5bb
    1830:			; <UNDEFINED> instruction: 0xfffff5bb
    1834:			; <UNDEFINED> instruction: 0xfffff5bb
    1838:			; <UNDEFINED> instruction: 0xfffff5bb
    183c:			; <UNDEFINED> instruction: 0xfffff5bb
    1840:			; <UNDEFINED> instruction: 0xfffff5bb
    1844:			; <UNDEFINED> instruction: 0xfffff5bb
    1848:			; <UNDEFINED> instruction: 0xfffff5bb
    184c:	andeq	r0, r0, r3, ror r1
    1850:	andeq	r0, r0, r3, ror r1
    1854:			; <UNDEFINED> instruction: 0xfffff5bb
    1858:			; <UNDEFINED> instruction: 0xfffff5bb
    185c:			; <UNDEFINED> instruction: 0xfffff5bb
    1860:			; <UNDEFINED> instruction: 0xfffff5bb
    1864:			; <UNDEFINED> instruction: 0xfffff5bb
    1868:			; <UNDEFINED> instruction: 0xfffff5bb
    186c:			; <UNDEFINED> instruction: 0xfffff5bb
    1870:	andeq	r0, r0, sp, ror #2
    1874:	andeq	r0, r0, sp, ror #2
    1878:	andeq	r0, r0, sp, ror #2
    187c:	andeq	r0, r0, sp, ror #2
    1880:	andeq	r0, r0, sp, ror #2
    1884:	andeq	r0, r0, sp, ror #2
    1888:	andeq	r0, r0, sp, ror #2
    188c:			; <UNDEFINED> instruction: 0xfffff5bb
    1890:			; <UNDEFINED> instruction: 0xfffff5bb
    1894:			; <UNDEFINED> instruction: 0xfffff5bb
    1898:			; <UNDEFINED> instruction: 0xfffff5bb
    189c:			; <UNDEFINED> instruction: 0xfffff5bb
    18a0:			; <UNDEFINED> instruction: 0xfffff5bb
    18a4:			; <UNDEFINED> instruction: 0xfffff5bb
    18a8:			; <UNDEFINED> instruction: 0xfffff5bb
    18ac:			; <UNDEFINED> instruction: 0xfffff5bb
    18b0:			; <UNDEFINED> instruction: 0xfffff5bb
    18b4:			; <UNDEFINED> instruction: 0xfffff5bb
    18b8:			; <UNDEFINED> instruction: 0xfffff5bb
    18bc:			; <UNDEFINED> instruction: 0xfffff5bb
    18c0:			; <UNDEFINED> instruction: 0xfffff5bb
    18c4:			; <UNDEFINED> instruction: 0xfffff5bb
    18c8:			; <UNDEFINED> instruction: 0xfffff5bb
    18cc:	andeq	r0, r0, r3, ror r1
    18d0:	andeq	r0, r0, r3, ror r1
    18d4:	andeq	r0, r0, r3, ror r1
    18d8:	andeq	r0, r0, r3, ror r1
    18dc:	blcs	1d06e4 <__snprintf_chk@plt+0x1cfc4c>
    18e0:	bge	9ff1e4 <__snprintf_chk@plt+0x9fe74c>
    18e4:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    18e8:			; <UNDEFINED> instruction: 0xf04fe626
    18ec:	strt	r0, [r3], -r3, lsl #16
    18f0:	andeq	pc, r0, sl, lsl #17
    18f4:	stmiblt	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    18f8:			; <UNDEFINED> instruction: 0x0660f8df
    18fc:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
    1900:	ldc2l	0, cr15, [ip], {0}
    1904:			; <UNDEFINED> instruction: 0xf7ff200f
    1908:			; <UNDEFINED> instruction: 0xf000b987
    190c:	ldrbmi	pc, [r9], -sp, lsl #28	; <UNPREDICTABLE>
    1910:			; <UNDEFINED> instruction: 0xf8df4602
    1914:	ldrbtmi	r0, [r8], #-1612	; 0xfffff9b4
    1918:	ldc2l	0, cr15, [r0], {0}
    191c:			; <UNDEFINED> instruction: 0xf7ff200f
    1920:	bcs	aff14 <__snprintf_chk@plt+0xaf47c>
    1924:	mcrrge	7, 7, pc, r4, cr15	; <UNPREDICTABLE>
    1928:	bcs	7d013c <__snprintf_chk@plt+0x7cf6a4>
    192c:	mcrrge	6, 3, pc, r0, cr15	; <UNPREDICTABLE>
    1930:			; <UNDEFINED> instruction: 0xf853a302
    1934:	ldrmi	r2, [r3], #-34	; 0xffffffde
    1938:	svclt	0x00004718
    193c:	andeq	r0, r0, r7, lsl #1
    1940:			; <UNDEFINED> instruction: 0xfffff875
    1944:			; <UNDEFINED> instruction: 0xfffff875
    1948:			; <UNDEFINED> instruction: 0xfffff875
    194c:			; <UNDEFINED> instruction: 0xfffff875
    1950:			; <UNDEFINED> instruction: 0xfffff875
    1954:			; <UNDEFINED> instruction: 0xfffff875
    1958:			; <UNDEFINED> instruction: 0xfffff875
    195c:			; <UNDEFINED> instruction: 0xfffff875
    1960:			; <UNDEFINED> instruction: 0xfffff875
    1964:			; <UNDEFINED> instruction: 0xfffff875
    1968:			; <UNDEFINED> instruction: 0xfffff875
    196c:			; <UNDEFINED> instruction: 0xfffff875
    1970:			; <UNDEFINED> instruction: 0xfffff875
    1974:			; <UNDEFINED> instruction: 0xfffff875
    1978:			; <UNDEFINED> instruction: 0xfffff875
    197c:			; <UNDEFINED> instruction: 0xfffff875
    1980:			; <UNDEFINED> instruction: 0xfffff875
    1984:			; <UNDEFINED> instruction: 0xfffff875
    1988:	andeq	r0, r0, r1, lsl #1
    198c:			; <UNDEFINED> instruction: 0xfffff875
    1990:			; <UNDEFINED> instruction: 0xfffff875
    1994:			; <UNDEFINED> instruction: 0xfffff875
    1998:			; <UNDEFINED> instruction: 0xfffff875
    199c:			; <UNDEFINED> instruction: 0xfffff875
    19a0:			; <UNDEFINED> instruction: 0xfffff875
    19a4:			; <UNDEFINED> instruction: 0xfffff875
    19a8:			; <UNDEFINED> instruction: 0xfffff875
    19ac:			; <UNDEFINED> instruction: 0xfffff875
    19b0:			; <UNDEFINED> instruction: 0xfffff875
    19b4:	muleq	r0, r3, r0
    19b8:	andeq	r0, r0, sp, lsl #1
    19bc:			; <UNDEFINED> instruction: 0xf7ff2363
    19c0:	cmncs	r1, #231424	; 0x38800
    19c4:	bllt	ff7ff9c8 <__snprintf_chk@plt+0xff7fef30>
    19c8:			; <UNDEFINED> instruction: 0xf7ff2367
    19cc:	cmncs	r5, #220, 22	; 0x37000
    19d0:	bllt	ff67f9d4 <__snprintf_chk@plt+0xff67ef3c>
    19d4:			; <UNDEFINED> instruction: 0xf7fe4638
    19d8:	andcs	lr, r0, r2, ror #31
    19dc:	bllt	f7f9e0 <__snprintf_chk@plt+0xf7ef48>
    19e0:	stmdaeq	r7, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    19e4:			; <UNDEFINED> instruction: 0xf04fe593
    19e8:	ldr	r0, [r0, #2052]	; 0x804
    19ec:	ldrbeq	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    19f0:			; <UNDEFINED> instruction: 0xf0004478
    19f4:	andcs	pc, pc, r3, ror #24
    19f8:	stmdblt	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    19fc:	strbeq	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    1a00:			; <UNDEFINED> instruction: 0xf0004478
    1a04:	andcs	pc, pc, fp, asr ip	; <UNPREDICTABLE>
    1a08:	stmdblt	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1a0c:	andls	r9, r1, #36864	; 0x9000
    1a10:	ldrbmi	r9, [r0], -r0, lsl #8
    1a14:	tstcs	r3, sl, lsr r8
    1a18:	stc2	0, cr15, [sl]
    1a1c:	svclt	0x00cc2800
    1a20:	andcs	r2, r1, r0
    1a24:	bllt	67fa28 <__snprintf_chk@plt+0x67ef90>
    1a28:	strbmi	r9, [r1], -ip, lsl #16
    1a2c:	mcrr2	0, 0, pc, r6, cr0	; <UNPREDICTABLE>
    1a30:	ldmiblt	r1, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1a34:	ldreq	pc, [r4, #-2271]!	; 0xfffff721
    1a38:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
    1a3c:	ldc2	0, cr15, [lr], #-0
    1a40:	stmiblt	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1a44:	rsbcc	r1, r1, lr, asr #28
    1a48:	andls	r2, r4, sl, lsl r1
    1a4c:	movwls	r4, #26160	; 0x6630
    1a50:			; <UNDEFINED> instruction: 0xf90cf001
    1a54:			; <UNDEFINED> instruction: 0xf8df9b06
    1a58:			; <UNDEFINED> instruction: 0xf60d0518
    1a5c:	blx	fe9879b6 <__snprintf_chk@plt+0xfe986f1e>
    1a60:	ldrbtmi	r2, [r8], #-771	; 0xfffffcfd
    1a64:	movwcs	lr, #27085	; 0x69cd
    1a68:	movwvc	pc, #9295	; 0x244f	; <UNPREDICTABLE>
    1a6c:	strcs	pc, [r4, #-2271]	; 0xfffff721
    1a70:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    1a74:	bls	1c9a7c <__snprintf_chk@plt+0x1c8fe4>
    1a78:	ldmeq	r2, {r3, r4, r5, r9, sl, lr}^
    1a7c:	andls	r3, r2, #96, 4
    1a80:	cmncc	r1, r1, lsl #4
    1a84:	ldrmi	r9, [r9], -r3, lsl #2
    1a88:	stmda	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1a8c:			; <UNDEFINED> instruction: 0xf60de498
    1a90:			; <UNDEFINED> instruction: 0xf8df17d4
    1a94:			; <UNDEFINED> instruction: 0xf8df14e4
    1a98:	vst3.<illegal width 64>	{d18-d20}, [pc :128], r4
    1a9c:	ldrbtmi	r7, [r9], #-770	; 0xfffffcfe
    1aa0:	ldrbtmi	r3, [sl], #-97	; 0xffffff9f
    1aa4:	andne	lr, r1, sp, asr #19
    1aa8:	ldrtmi	r9, [r8], -r0, lsl #4
    1aac:	andcs	r4, r1, #26214400	; 0x1900000
    1ab0:	svc	0x00f2f7fe
    1ab4:	ldrtmi	lr, [r8], -r4, lsl #9
    1ab8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1abc:	svc	0x006ef7fe
    1ac0:			; <UNDEFINED> instruction: 0xf8dfe4bf
    1ac4:			; <UNDEFINED> instruction: 0x465904bc
    1ac8:			; <UNDEFINED> instruction: 0xf0004478
    1acc:	strdcs	pc, [r1], -r7
    1ad0:	blt	ff0ffad4 <__snprintf_chk@plt+0xff0ff03c>
    1ad4:	strteq	pc, [ip], #2271	; 0x8df
    1ad8:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    1adc:	blx	ffbbdae6 <__snprintf_chk@plt+0xffbbd04e>
    1ae0:	bllt	ffeffae4 <__snprintf_chk@plt+0xffeff04c>
    1ae4:	strls	r9, [r0], #-2825	; 0xfffff4f7
    1ae8:	movwls	r9, #6410	; 0x190a
    1aec:	ldmdavs	sl!, {r0, r1, r9, sl, lr}
    1af0:			; <UNDEFINED> instruction: 0xf0004650
    1af4:	stmdacs	r0, {r0, r2, r3, r4, r5, r8, sl, fp, ip, sp, lr, pc}
    1af8:	andcs	fp, r0, ip, asr #31
    1afc:			; <UNDEFINED> instruction: 0xf7ff2001
    1b00:			; <UNDEFINED> instruction: 0xf8dfbaac
    1b04:	ldrbtmi	r0, [r8], #-1156	; 0xfffffb7c
    1b08:	blx	ff63db12 <__snprintf_chk@plt+0xff63d07a>
    1b0c:			; <UNDEFINED> instruction: 0xf7ff200f
    1b10:	blls	26fd24 <__snprintf_chk@plt+0x26f28c>
    1b14:	tstcs	r3, r0, asr r6
    1b18:	movwls	r9, #5120	; 0x1400
    1b1c:	stmdavs	sl!, {r0, r1, r3, r4, r5, fp, sp, lr}
    1b20:	stc2	0, cr15, [r6, #-0]
    1b24:	svclt	0x00cc2800
    1b28:	andcs	r2, r1, r0
    1b2c:	blt	fe57fb30 <__snprintf_chk@plt+0xfe57f098>
    1b30:	ldrbeq	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1b34:	ldrbtmi	r4, [r8], #-1625	; 0xfffff9a7
    1b38:	blx	ff03db42 <__snprintf_chk@plt+0xff03d0aa>
    1b3c:			; <UNDEFINED> instruction: 0xf7ff2001
    1b40:			; <UNDEFINED> instruction: 0xf8dfba8c
    1b44:	ldrtmi	r0, [r1], -ip, asr #8
    1b48:			; <UNDEFINED> instruction: 0xf0004478
    1b4c:			; <UNDEFINED> instruction: 0xf7fffbb7
    1b50:	blls	2708e8 <__snprintf_chk@plt+0x26fe50>
    1b54:	strmi	r9, [r3], -r1, lsl #6
    1b58:			; <UNDEFINED> instruction: 0xf8dfe75a
    1b5c:			; <UNDEFINED> instruction: 0x46590438
    1b60:	ldrbtmi	r2, [r8], #-1793	; 0xfffff8ff
    1b64:	blx	feabdb6e <__snprintf_chk@plt+0xfeabd0d6>
    1b68:	blt	3ffb6c <__snprintf_chk@plt+0x3ff0d4>
    1b6c:	tstvc	r2, pc, asr #8	; <UNPREDICTABLE>
    1b70:			; <UNDEFINED> instruction: 0xf7fe4630
    1b74:	stmdacs	r0, {r2, r6, r8, r9, sl, fp, sp, lr, pc}
    1b78:			; <UNDEFINED> instruction: 0x4630d07c
    1b7c:	svc	0x000ef7fe
    1b80:			; <UNDEFINED> instruction: 0xf7ff2000
    1b84:			; <UNDEFINED> instruction: 0xf7feba6a
    1b88:			; <UNDEFINED> instruction: 0xf8dfeee6
    1b8c:	ldrbmi	r0, [r9], -ip, lsl #8
    1b90:	ldrbtmi	r2, [r8], #-1793	; 0xfffff8ff
    1b94:	blx	fe4bdb9e <__snprintf_chk@plt+0xfe4bd106>
    1b98:	ldmiblt	r7!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1b9c:			; <UNDEFINED> instruction: 0x465948ff
    1ba0:			; <UNDEFINED> instruction: 0xf0004478
    1ba4:	andcs	pc, r1, fp, lsl #23
    1ba8:	blt	15ffbac <__snprintf_chk@plt+0x15ff114>
    1bac:			; <UNDEFINED> instruction: 0x463148fc
    1bb0:			; <UNDEFINED> instruction: 0xf0004478
    1bb4:			; <UNDEFINED> instruction: 0xf7fffb83
    1bb8:			; <UNDEFINED> instruction: 0xf04fba8a
    1bbc:	str	r0, [r2, #-2056]	; 0xfffff7f8
    1bc0:			; <UNDEFINED> instruction: 0x463148f8
    1bc4:			; <UNDEFINED> instruction: 0xf0004478
    1bc8:			; <UNDEFINED> instruction: 0xf7fffb79
    1bcc:			; <UNDEFINED> instruction: 0x4638b95b
    1bd0:			; <UNDEFINED> instruction: 0xf7fe2700
    1bd4:			; <UNDEFINED> instruction: 0xf7ffeee4
    1bd8:	blls	270340 <__snprintf_chk@plt+0x26f8a8>
    1bdc:	strls	r2, [r0], #-259	; 0xfffffefd
    1be0:	strmi	r9, [r3], -r1, lsl #6
    1be4:			; <UNDEFINED> instruction: 0x4650683a
    1be8:	stc2l	0, cr15, [r2], {0}
    1bec:	svclt	0x00cc2800
    1bf0:	strcs	r2, [r1, -r0, lsl #14]
    1bf4:	stmiblt	r9, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1bf8:	ldrbmi	r4, [r9], -fp, ror #17
    1bfc:			; <UNDEFINED> instruction: 0xf0004478
    1c00:	ldr	pc, [lr], #-2909	; 0xfffff4a3
    1c04:	ldrtmi	r4, [r1], -r9, ror #17
    1c08:			; <UNDEFINED> instruction: 0xf0004478
    1c0c:			; <UNDEFINED> instruction: 0xf7fffb57
    1c10:	stmiami	r7!, {r1, r3, r5, r6, r7, r8, r9, fp, ip, sp, pc}^
    1c14:	ldrbtmi	r4, [r8], #-1625	; 0xfffff9a7
    1c18:	blx	143dc22 <__snprintf_chk@plt+0x143d18a>
    1c1c:			; <UNDEFINED> instruction: 0xf7ff2001
    1c20:	stmiami	r4!, {r2, r3, r4, r9, fp, ip, sp, pc}^
    1c24:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    1c28:	blx	123dc32 <__snprintf_chk@plt+0x123d19a>
    1c2c:	stmiblt	r1!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1c30:	tstvc	r2, pc, asr #8	; <UNPREDICTABLE>
    1c34:			; <UNDEFINED> instruction: 0xf7fe4630
    1c38:	stmdacs	r0, {r1, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    1c3c:	rschi	pc, ip, r0
    1c40:			; <UNDEFINED> instruction: 0xf04f4630
    1c44:			; <UNDEFINED> instruction: 0xf7fe0800
    1c48:			; <UNDEFINED> instruction: 0xf7ffeeaa
    1c4c:	ldmmi	sl, {r1, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, pc}^
    1c50:	ldrbtmi	r4, [r8], #-1625	; 0xfffff9a7
    1c54:	blx	cbdc5e <__snprintf_chk@plt+0xcbd1c6>
    1c58:	ldrbtmi	r4, [r8], #-2264	; 0xfffff728
    1c5c:	blx	bbdc66 <__snprintf_chk@plt+0xbbd1ce>
    1c60:	bllt	ffbffc64 <__snprintf_chk@plt+0xffbff1cc>
    1c64:			; <UNDEFINED> instruction: 0x465948d6
    1c68:			; <UNDEFINED> instruction: 0xf0004478
    1c6c:	andcs	pc, r1, r7, lsr #22
    1c70:	ldmiblt	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1c74:			; <UNDEFINED> instruction: 0xe7807030
    1c78:	ldrbmi	r9, [r0], -r9, lsl #22
    1c7c:	movwmi	lr, #2509	; 0x9cd
    1c80:	ldmibmi	r0, {r2, r3, r6, r8, r9, sl, sp, lr, pc}^
    1c84:	andcs	r4, r1, r2, lsr r6
    1c88:			; <UNDEFINED> instruction: 0xf7fe4479
    1c8c:			; <UNDEFINED> instruction: 0xf7ffeedc
    1c90:	stmiami	sp, {r1, r2, r6, r8, r9, fp, ip, sp, pc}^
    1c94:	ldrbtmi	r4, [r8], #-1625	; 0xfffff9a7
    1c98:	blx	43dca2 <__snprintf_chk@plt+0x43d20a>
    1c9c:	ldrbtmi	r4, [r8], #-2251	; 0xfffff735
    1ca0:	blx	33dcaa <__snprintf_chk@plt+0x33d212>
    1ca4:			; <UNDEFINED> instruction: 0xf7ff2001
    1ca8:	stmiami	r9, {r3, r4, r6, r7, r8, fp, ip, sp, pc}^
    1cac:	ldrbtmi	r4, [r8], #-1625	; 0xfffff9a7
    1cb0:	blx	13dcba <__snprintf_chk@plt+0x13d222>
    1cb4:	bllt	ff17fcb8 <__snprintf_chk@plt+0xff17f220>
    1cb8:	ldrbmi	r4, [r9], -r6, asr #17
    1cbc:			; <UNDEFINED> instruction: 0xf0004478
    1cc0:	strdcs	pc, [r1], -sp
    1cc4:	stmiblt	r9, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1cc8:	ldrbmi	r4, [r9], -r3, asr #17
    1ccc:			; <UNDEFINED> instruction: 0xf0004478
    1cd0:	stmiami	r2, {r0, r2, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}^
    1cd4:			; <UNDEFINED> instruction: 0xf0004478
    1cd8:	strdcs	pc, [r1], -r1
    1cdc:	ldmiblt	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1ce0:			; <UNDEFINED> instruction: 0x463249bf
    1ce4:	ldrbtmi	r2, [r9], #-1
    1ce8:	mcr	7, 5, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    1cec:	blt	47fcf0 <__snprintf_chk@plt+0x47f258>
    1cf0:	ldrbmi	r9, [r0], -r9, lsl #22
    1cf4:	movwls	r9, #5120	; 0x1400
    1cf8:	stmdbls	sl, {r0, r1, r3, r9, sl, lr}
    1cfc:	ldc2	0, cr15, [r8], #-0
    1d00:	blx	fecee814 <__snprintf_chk@plt+0xfecedd7c>
    1d04:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    1d08:	blt	137fd0c <__snprintf_chk@plt+0x137f274>
    1d0c:			; <UNDEFINED> instruction: 0x465948b5
    1d10:	ldrbtmi	r2, [r8], #-1793	; 0xfffff8ff
    1d14:	blx	ff4bdd1c <__snprintf_chk@plt+0xff4bd284>
    1d18:	ldmdblt	r7!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1d1c:			; <UNDEFINED> instruction: 0x463249b2
    1d20:	ldrbtmi	r2, [r9], #-1
    1d24:	mcr	7, 4, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    1d28:	bllt	1f3fd2c <__snprintf_chk@plt+0x1f3f294>
    1d2c:	ldrbmi	r9, [r0], -r9, lsl #22
    1d30:	tstcs	r3, r0, lsl #8
    1d34:	ldmdavs	fp!, {r0, r8, r9, ip, pc}
    1d38:			; <UNDEFINED> instruction: 0xf000682a
    1d3c:	stmdacs	r0, {r0, r3, r4, sl, fp, ip, sp, lr, pc}
    1d40:			; <UNDEFINED> instruction: 0xf04fbfcc
    1d44:			; <UNDEFINED> instruction: 0xf04f0800
    1d48:			; <UNDEFINED> instruction: 0xf7ff0801
    1d4c:			; <UNDEFINED> instruction: 0xf04fbb7a
    1d50:	ldrt	r0, [r8], #-2057	; 0xfffff7f7
    1d54:	ldrbmi	r4, [r9], -r5, lsr #17
    1d58:			; <UNDEFINED> instruction: 0xf0004478
    1d5c:	andcs	pc, r1, pc, lsr #21
    1d60:	ldmdblt	fp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1d64:	mrc	7, 2, APSR_nzcv, cr6, cr14, {7}
    1d68:	strmi	r9, [r0], r9, lsl #22
    1d6c:	cmple	r9, r0, lsl #22
    1d70:	ldrdvc	pc, [r0], -r8
    1d74:			; <UNDEFINED> instruction: 0xf7ff427f
    1d78:	stmdbls	r9, {r1, r3, r6, r7, fp, ip, sp, pc}
    1d7c:	stmib	sp, {r4, r6, r9, sl, lr}^
    1d80:	stmdbls	sl, {r8, lr}
    1d84:	blx	ffd3dd8e <__snprintf_chk@plt+0xffd3d2f6>
    1d88:	svclt	0x00cc2800
    1d8c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1d90:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1d94:	bllt	157fd98 <__snprintf_chk@plt+0x157f300>
    1d98:			; <UNDEFINED> instruction: 0x46324995
    1d9c:	ldrbtmi	r2, [r9], #-1
    1da0:	mrc	7, 2, APSR_nzcv, cr0, cr14, {7}
    1da4:	blt	16ffda8 <__snprintf_chk@plt+0x16ff310>
    1da8:			; <UNDEFINED> instruction: 0x46594892
    1dac:			; <UNDEFINED> instruction: 0xf0004478
    1db0:	ldmmi	r1, {r0, r2, r7, r9, fp, ip, sp, lr, pc}
    1db4:			; <UNDEFINED> instruction: 0xf0004478
    1db8:	andcs	pc, r1, r1, lsl #21
    1dbc:	stmdblt	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1dc0:	ldrbmi	r4, [r9], -lr, lsl #17
    1dc4:			; <UNDEFINED> instruction: 0xf0004478
    1dc8:	andcs	pc, r1, r9, ror sl	; <UNPREDICTABLE>
    1dcc:	stmdblt	r5, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1dd0:	ldrtmi	r4, [r2], -fp, lsl #19
    1dd4:	ldrbtmi	r2, [r9], #-1
    1dd8:	mrc	7, 1, APSR_nzcv, cr4, cr14, {7}
    1ddc:	stmdblt	fp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1de0:	ldrbmi	r4, [r9], -r8, lsl #17
    1de4:			; <UNDEFINED> instruction: 0xf0004478
    1de8:	stmmi	r7, {r0, r3, r5, r6, r9, fp, ip, sp, lr, pc}
    1dec:			; <UNDEFINED> instruction: 0xf0004478
    1df0:	andcs	pc, r1, r5, ror #20
    1df4:	ldmdblt	r1!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1df8:	ldrbtmi	r4, [r8], #-2180	; 0xfffff77c
    1dfc:	blx	17bde04 <__snprintf_chk@plt+0x17bd36c>
    1e00:	bllt	7ffe04 <__snprintf_chk@plt+0x7ff36c>
    1e04:			; <UNDEFINED> instruction: 0xf0006800
    1e08:	ldrtmi	pc, [r9], -pc, lsl #23	; <UNPREDICTABLE>
    1e0c:	stmmi	r0, {r1, r9, sl, lr}
    1e10:			; <UNDEFINED> instruction: 0xf0004478
    1e14:	sbfx	pc, r3, #20, #12
    1e18:			; <UNDEFINED> instruction: 0xe7117030
    1e1c:	ldrbtmi	r4, [r8], #-2173	; 0xfffff783
    1e20:	blx	133de28 <__snprintf_chk@plt+0x133d390>
    1e24:			; <UNDEFINED> instruction: 0xf7ff2001
    1e28:	ldmdami	fp!, {r3, r4, r8, fp, ip, sp, pc}^
    1e2c:			; <UNDEFINED> instruction: 0xf0004478
    1e30:	andcs	pc, r1, r5, asr #20
    1e34:	ldmdblt	r1, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1e38:	ldrbtmi	r4, [r8], #-2168	; 0xfffff788
    1e3c:	blx	fbde44 <__snprintf_chk@plt+0xfbd3ac>
    1e40:			; <UNDEFINED> instruction: 0xf7ff2001
    1e44:	ldmdami	r6!, {r1, r3, r8, fp, ip, sp, pc}^
    1e48:			; <UNDEFINED> instruction: 0xf0004478
    1e4c:	andcs	pc, r1, r7, lsr sl	; <UNPREDICTABLE>
    1e50:	stmdblt	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1e54:			; <UNDEFINED> instruction: 0xf04f4a73
    1e58:	vnmls.f64	d0, d8, d0
    1e5c:			; <UNDEFINED> instruction: 0x465b0a10
    1e60:			; <UNDEFINED> instruction: 0x4629447a
    1e64:	tstlt	r8, #200, 16	; 0xc80000	; <UNPREDICTABLE>
    1e68:	ldcl	7, cr15, [lr, #1016]!	; 0x3f8
    1e6c:	stmdaeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    1e70:	eor	sp, r5, r6, lsl #20
    1e74:	eoreq	pc, fp, r0, asr r8	; <UNPREDICTABLE>
    1e78:	bleq	7e2ac <__snprintf_chk@plt+0x7d814>
    1e7c:	ldcl	7, cr15, [lr, #-1016]	; 0xfffffc08
    1e80:	stmdavs	r8!, {r3, r4, r6, r7, r8, sl, lr}
    1e84:			; <UNDEFINED> instruction: 0xf7fed1f6
    1e88:			; <UNDEFINED> instruction: 0xf1b8ed5a
    1e8c:	eorle	r0, lr, r1, lsl #30
    1e90:	ldrbtmi	r4, [r8], #-2149	; 0xfffff79b
    1e94:	blx	4bde9c <__snprintf_chk@plt+0x4bd404>
    1e98:	ldmdalt	r1, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1e9c:	ldrbtmi	r4, [r8], #-2147	; 0xfffff79d
    1ea0:	blx	33dea8 <__snprintf_chk@plt+0x33d410>
    1ea4:	ldmdalt	r1!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1ea8:	tstvc	r2, pc, asr #8	; <UNPREDICTABLE>
    1eac:			; <UNDEFINED> instruction: 0xf7fe4630
    1eb0:	bicslt	lr, r0, r6, lsr #27
    1eb4:	smladxcs	r0, r0, r6, r4
    1eb8:	ldcl	7, cr15, [r0, #-1016]!	; 0xfffffc08
    1ebc:	stmdalt	r5!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1ec0:	blcs	28aec <__snprintf_chk@plt+0x28054>
    1ec4:			; <UNDEFINED> instruction: 0xf10dd0e4
    1ec8:	bmi	16441a0 <__snprintf_chk@plt+0x1643708>
    1ecc:	orrvc	pc, r0, #1325400064	; 0x4f000000
    1ed0:	bhi	7d50c <__snprintf_chk@plt+0x7ca74>
    1ed4:			; <UNDEFINED> instruction: 0x4640447a
    1ed8:	ldrmi	r9, [r9], -r0, lsl #4
    1edc:			; <UNDEFINED> instruction: 0xf7fe463a
    1ee0:			; <UNDEFINED> instruction: 0x4640eddc
    1ee4:	stcl	7, cr15, [r2, #-1016]	; 0xfffffc08
    1ee8:	ldrsbtvc	lr, [r0], -r2
    1eec:	ldmdbmi	r1, {r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
    1ef0:	ldrbtmi	r4, [r9], #-2129	; 0xfffff7af
    1ef4:			; <UNDEFINED> instruction: 0xf5014478
    1ef8:			; <UNDEFINED> instruction: 0xf0007106
    1efc:	stmdacs	r0, {r0, r1, r2, r3, r7, r8, fp, ip, sp, lr, pc}
    1f00:	ldmdage	sp, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}
    1f04:	stmdami	sp, {r2, r6, r7, r8, r9, sl, sp, lr, pc}^
    1f08:	ldrbtmi	r4, [r8], #-1625	; 0xfffff9a7
    1f0c:			; <UNDEFINED> instruction: 0xf9d6f000
    1f10:			; <UNDEFINED> instruction: 0xf7fe200f
    1f14:	stmdami	sl, {r0, r7, r9, sl, fp, ip, sp, pc}^
    1f18:	ldrbtmi	r4, [r8], #-1625	; 0xfffff9a7
    1f1c:			; <UNDEFINED> instruction: 0xf9cef000
    1f20:			; <UNDEFINED> instruction: 0xf7fe200f
    1f24:	stmdbmi	r7, {r0, r3, r4, r5, r6, r9, sl, fp, ip, sp, pc}^
    1f28:	blls	253870 <__snprintf_chk@plt+0x252dd8>
    1f2c:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    1f30:			; <UNDEFINED> instruction: 0xf8d84300
    1f34:	stmdavs	sl!, {ip, sp}
    1f38:	ldrne	pc, [r0, #-2257]!	; 0xfffff72f
    1f3c:	blx	63df46 <__snprintf_chk@plt+0x63d4ae>
    1f40:	svclt	0x00cc2800
    1f44:	strcs	r2, [r1, -r0, lsl #14]
    1f48:	ldmdalt	pc, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}	; <UNPREDICTABLE>
    1f4c:			; <UNDEFINED> instruction: 0x4632493e
    1f50:	ldrbtmi	r2, [r9], #-1
    1f54:	ldcl	7, cr15, [r6, #-1016]!	; 0xfffffc08
    1f58:	stmdalt	r5, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1f5c:	andeq	r1, r0, r6, lsl #19
    1f60:	andeq	r1, r0, r6, lsl #19
    1f64:	andeq	r1, r0, r4, lsr #19
    1f68:	andeq	r1, r0, ip, asr #18
    1f6c:	andeq	r1, r0, lr, lsr #27
    1f70:	andeq	r1, r0, r2, ror r9
    1f74:	andeq	r1, r0, r4, lsl #19
    1f78:	andeq	r1, r0, r6, lsr r9
    1f7c:	andeq	r1, r0, lr, lsr r9
    1f80:	andeq	r1, r0, r4, lsl #19
    1f84:	andeq	r1, r0, r6, asr sl
    1f88:	andeq	r1, r0, r6, ror sl
    1f8c:	andeq	r1, r0, r6, lsl r9
    1f90:	andeq	r1, r0, ip, ror #22
    1f94:	andeq	r1, r0, sl, ror #17
    1f98:	andeq	r1, r0, r2, lsl #24
    1f9c:	andeq	r1, r0, ip, lsr #17
    1fa0:	andeq	r1, r0, r0, lsr #20
    1fa4:	andeq	r1, r0, r0, ror #22
    1fa8:	andeq	r1, r0, r0, asr r8
    1fac:	andeq	r1, r0, r8, lsr #16
    1fb0:	andeq	r1, r0, r6, lsr r8
    1fb4:	andeq	r1, r0, lr, lsl sl
    1fb8:	andeq	r1, r0, r6, ror r8
    1fbc:	andeq	r1, r0, r6, lsr #17
    1fc0:	muleq	r0, ip, r7
    1fc4:	andeq	r1, r0, r8, lsl #16
    1fc8:	andeq	r1, r0, lr, lsr #17
    1fcc:	andeq	r1, r0, r2, ror #16
    1fd0:	andeq	r1, r0, r6, asr r7
    1fd4:	andeq	r1, r0, r8, asr #14
    1fd8:	strdeq	r1, [r0], -ip
    1fdc:	andeq	r1, r0, ip, lsr #16
    1fe0:	andeq	r1, r0, sl, lsr #15
    1fe4:	strdeq	r1, [r0], -r2
    1fe8:	andeq	r1, r0, lr, ror #14
    1fec:	andeq	r1, r0, ip, lsr #13
    1ff0:	strdeq	r1, [r0], -r2
    1ff4:	andeq	r1, r0, r8, lsr r8
    1ff8:	andeq	r1, r0, ip, asr #14
    1ffc:	andeq	r1, r0, r0, asr #12
    2000:			; <UNDEFINED> instruction: 0x000016ba
    2004:	andeq	r1, r0, r4, ror r8
    2008:	andeq	r1, r0, r4, lsl r7
    200c:	andeq	r1, r0, r2, ror r6
    2010:	andeq	r0, r0, r0, ror #29
    2014:	andeq	r1, r0, lr, asr #12
    2018:	andeq	r1, r0, r0, asr #12
    201c:	andeq	r1, r0, r2, lsr r6
    2020:	andeq	r1, r0, r4, lsr #12
    2024:	andeq	r0, r0, r5, ror r6
    2028:			; <UNDEFINED> instruction: 0x000018be
    202c:	ldrdeq	r1, [r0], -r6
    2030:	andeq	r1, r0, r0, ror r8
    2034:	ldrdeq	r2, [r1], -r6
    2038:	andeq	r0, r0, ip, ror #28
    203c:	andeq	r1, r0, r2, lsl #18
    2040:	andeq	r1, r0, lr, lsr #17
    2044:	muleq	r1, ip, r1
    2048:	andeq	r1, r0, lr, lsr r5
    204c:	bleq	3e190 <__snprintf_chk@plt+0x3d6f8>
    2050:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    2054:	strbtmi	fp, [sl], -r2, lsl #24
    2058:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    205c:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    2060:	ldrmi	sl, [sl], #776	; 0x308
    2064:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    2068:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    206c:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    2070:			; <UNDEFINED> instruction: 0xf85a4b06
    2074:	stmdami	r6, {r0, r1, ip, sp}
    2078:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    207c:	ldc	7, cr15, [r4], {254}	; 0xfe
    2080:	stc	7, cr15, [r4, #-1016]	; 0xfffffc08
    2084:	andeq	r1, r1, r0, asr #29
    2088:	muleq	r0, r0, r0
    208c:	andeq	r0, r0, ip, lsr #1
    2090:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    2094:	ldr	r3, [pc, #20]	; 20b0 <__snprintf_chk@plt+0x1618>
    2098:	ldr	r2, [pc, #20]	; 20b4 <__snprintf_chk@plt+0x161c>
    209c:	add	r3, pc, r3
    20a0:	ldr	r2, [r3, r2]
    20a4:	cmp	r2, #0
    20a8:	bxeq	lr
    20ac:	b	9d8 <__gmon_start__@plt>
    20b0:	andeq	r1, r1, r0, lsr #29
    20b4:	andeq	r0, r0, r8, lsr #1
    20b8:	blmi	1d40d8 <__snprintf_chk@plt+0x1d3640>
    20bc:	bmi	1d32a4 <__snprintf_chk@plt+0x1d280c>
    20c0:	addmi	r4, r3, #2063597568	; 0x7b000000
    20c4:	andle	r4, r3, sl, ror r4
    20c8:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    20cc:	ldrmi	fp, [r8, -r3, lsl #2]
    20d0:	svclt	0x00004770
    20d4:	andeq	r2, r1, r8
    20d8:	andeq	r2, r1, r4
    20dc:	andeq	r1, r1, ip, ror lr
    20e0:	muleq	r0, r8, r0
    20e4:	stmdbmi	r9, {r3, fp, lr}
    20e8:	bmi	2532d0 <__snprintf_chk@plt+0x252838>
    20ec:	bne	2532d8 <__snprintf_chk@plt+0x252840>
    20f0:	svceq	0x00cb447a
    20f4:			; <UNDEFINED> instruction: 0x01a1eb03
    20f8:	andle	r1, r3, r9, asr #32
    20fc:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2100:	ldrmi	fp, [r8, -r3, lsl #2]
    2104:	svclt	0x00004770
    2108:	ldrdeq	r1, [r1], -ip
    210c:	ldrdeq	r1, [r1], -r8
    2110:	andeq	r1, r1, r0, asr lr
    2114:	strheq	r0, [r0], -r4
    2118:	blmi	2af540 <__snprintf_chk@plt+0x2aeaa8>
    211c:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    2120:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    2124:	blmi	2706d8 <__snprintf_chk@plt+0x26fc40>
    2128:	ldrdlt	r5, [r3, -r3]!
    212c:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    2130:			; <UNDEFINED> instruction: 0xf7fe6818
    2134:			; <UNDEFINED> instruction: 0xf7ffebfe
    2138:	blmi	1c203c <__snprintf_chk@plt+0x1c15a4>
    213c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2140:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    2144:	andeq	r1, r1, r6, lsr #31
    2148:	andeq	r1, r1, r0, lsr #28
    214c:	muleq	r0, r4, r0
    2150:	ldrdeq	r1, [r1], -r2
    2154:	andeq	r1, r1, r6, lsl #31
    2158:	svclt	0x0000e7c4
    215c:	mcrrle	8, 8, r2, pc, cr7
    2160:	stclle	8, cr2, [fp, #-8]
    2164:	stmcs	r4, {r0, r1, fp, ip, sp}
    2168:	ldm	pc, {r3, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    216c:	ldrbmi	pc, [r0, -r0]	; <UNPREDICTABLE>
    2170:	strbmi	r4, [r7, #-1863]	; 0xfffff8b9
    2174:	smlsldmi	r4, r3, r2, r7
    2178:	strbmi	r4, [r7, -r7, asr #14]
    217c:	strbmi	r4, [r7, -r7, asr #14]
    2180:	smlsldmi	r5, r7, r4, r0
    2184:	strbmi	r4, [r7, -r7, asr #14]
    2188:	strbmi	r4, [r7, -r7, asr #14]
    218c:	smlsldmi	r5, r7, r0, r0
    2190:	strbmi	r4, [r7, -r7, asr #14]
    2194:	strbmi	r4, [r7, -r7, asr #14]
    2198:	strbmi	r4, [r7, -r7, asr #14]
    219c:	strbmi	r4, [r7, -r7, asr #14]
    21a0:	subpl	r4, r7, r7, asr #14
    21a4:	smlsldmi	r4, r7, r0, r7
    21a8:	strbmi	r4, [r7, -r7, asr #14]
    21ac:	strbmi	r4, [r5, #-1349]	; 0xfffffabb
    21b0:	strbmi	r4, [r5, -r5, asr #10]
    21b4:	strbmi	r4, [r7, -r7, asr #14]
    21b8:	strbmi	r4, [r7, -r7, asr #14]
    21bc:	strbmi	r4, [r7, -r7, asr #14]
    21c0:	subpl	r4, r7, r7, asr #28
    21c4:			; <UNDEFINED> instruction: 0x47505050
    21c8:	strbmi	r4, [r7, -r7, asr #14]
    21cc:	strbmi	r4, [r7, -r7, asr #14]
    21d0:	strbmi	r4, [r7, -r7, asr #14]
    21d4:	strbmi	r4, [r7, -r7, asr #14]
    21d8:	strbmi	r4, [r7, -r7, asr #14]
    21dc:	strbmi	r4, [r7, -r7, asr #14]
    21e0:	strbmi	r4, [r7, -r7, asr #14]
    21e4:	strbmi	r4, [r7, -r7, asr #14]
    21e8:	strbmi	r4, [r7, #-1863]	; 0xfffff8b9
    21ec:	strbmi	r4, [r5, #-1349]	; 0xfffffabb
    21f0:	subeq	r4, r5, r5, asr #10
    21f4:	ldrbmi	r2, [r0, -r2]!
    21f8:	ldrbmi	r2, [r0, -r1]!
    21fc:	ldrbmi	r2, [r0, -r0]!
    2200:	svclt	0x001428ce
    2204:	andcs	r2, r5, r0
    2208:	andcs	r4, r7, r0, ror r7
    220c:	andcs	r4, r3, r0, ror r7
    2210:	andcs	r4, r4, r0, ror r7
    2214:	andcs	r4, r6, r0, ror r7
    2218:	svclt	0x00004770
    221c:	mvnsmi	lr, sp, lsr #18
    2220:	cfldr32vc	mvfx15, [lr, #-692]	; 0xfffffd4c
    2224:	ldcge	12, cr4, [fp, #-132]	; 0xffffff7c
    2228:	strmi	r4, [lr], -r1, lsr #22
    222c:			; <UNDEFINED> instruction: 0x4601447c
    2230:	andvc	pc, r2, #1325400064	; 0x4f000000
    2234:	stmiapl	r3!, {r3, r5, r9, sl, lr}^
    2238:	ldmdavs	fp, {r3, r5, r6, r7, r9, sl, lr}
    223c:			; <UNDEFINED> instruction: 0xf04f939d
    2240:			; <UNDEFINED> instruction: 0xf7fe0300
    2244:	ldmdbmi	fp, {r5, r7, r8, r9, fp, sp, lr, pc}
    2248:	ldrbtmi	r2, [r9], #-513	; 0xfffffdff
    224c:	strmi	r1, [r4], -pc, lsr #20
    2250:	movwvc	pc, #9479	; 0x2507	; <UNPREDICTABLE>
    2254:	bl	fe440254 <__snprintf_chk@plt+0xfe43f7bc>
    2258:	andcs	pc, r7, #1879048192	; 0x70000000
    225c:	stclne	6, cr4, [r0], #-196	; 0xffffff3c
    2260:	bl	fe5c0260 <__snprintf_chk@plt+0xfe5bf7c8>
    2264:	strbmi	r4, [r2], -r9, lsr #12
    2268:			; <UNDEFINED> instruction: 0xf7fe2003
    226c:	stmdacs	r0, {r2, sl, fp, sp, lr, pc}
    2270:			; <UNDEFINED> instruction: 0xf8d8db06
    2274:	vst4.8	{d3-d6}, [r3 :64], r0
    2278:			; <UNDEFINED> instruction: 0xf5b34370
    227c:	andle	r4, ip, r0, lsl #31
    2280:	bmi	34a288 <__snprintf_chk@plt+0x3497f0>
    2284:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
    2288:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    228c:			; <UNDEFINED> instruction: 0x405a9b9d
    2290:			; <UNDEFINED> instruction: 0xf50dd109
    2294:	pop	{r1, r2, r3, r4, r8, sl, fp, ip, sp, lr}
    2298:			; <UNDEFINED> instruction: 0x462881f0
    229c:	bl	184029c <__snprintf_chk@plt+0x183f804>
    22a0:	svceq	0x00c043c0
    22a4:			; <UNDEFINED> instruction: 0xf7fee7ed
    22a8:	svclt	0x0000eb56
    22ac:	andeq	r1, r1, r4, lsl sp
    22b0:	muleq	r0, ip, r0
    22b4:	andeq	r1, r0, sl, ror r3
    22b8:			; <UNDEFINED> instruction: 0x00011cba
    22bc:	ldrlt	fp, [r0, #-1039]	; 0xfffffbf1
    22c0:	ldcmi	0, cr11, [r1], {130}	; 0x82
    22c4:	ldmdbmi	r1, {r2, r8, r9, fp, sp, pc}
    22c8:	ldmdami	r1, {r2, r3, r4, r5, r6, sl, lr}
    22cc:	blcs	140420 <__snprintf_chk@plt+0x13f988>
    22d0:	ldrbtmi	r5, [r8], #-2145	; 0xfffff79f
    22d4:	stmdavs	r9, {r0, r1, r2, r3, sl, fp, lr}
    22d8:			; <UNDEFINED> instruction: 0xf04f9101
    22dc:	movwls	r0, #256	; 0x100
    22e0:	stmdbpl	r0, {r0, r8, sp}
    22e4:			; <UNDEFINED> instruction: 0xf7fe6800
    22e8:	bmi	2fd0a0 <__snprintf_chk@plt+0x2fc608>
    22ec:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    22f0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    22f4:	subsmi	r9, sl, r1, lsl #22
    22f8:	andlt	sp, r2, r4, lsl #2
    22fc:			; <UNDEFINED> instruction: 0x4010e8bd
    2300:	ldrbmi	fp, [r0, -r4]!
    2304:	bl	9c0304 <__snprintf_chk@plt+0x9bf86c>
    2308:	andeq	r1, r1, r8, ror ip
    230c:	muleq	r0, ip, r0
    2310:	andeq	r1, r1, lr, ror #24
    2314:	andeq	r0, r0, r4, lsr #1
    2318:	andeq	r1, r1, r2, asr ip
    231c:	blmi	1894ca8 <__snprintf_chk@plt+0x1894210>
    2320:	ldrblt	r4, [r0, #1146]!	; 0x47a
    2324:	cfstr32vc	mvfx15, [r5, #-692]!	; 0xfffffd4c
    2328:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    232c:			; <UNDEFINED> instruction: 0xf04f93a3
    2330:	stcvc	3, cr0, [r3], {0}
    2334:	blcs	210f44 <__snprintf_chk@plt+0x2104ac>
    2338:	ldm	pc, {r0, r1, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    233c:	andmi	pc, r5, #3
    2340:	addmi	r4, fp, #536870920	; 0x20000008
    2344:	umaaleq	r4, lr, r1, r2
    2348:	ldrbtmi	r4, [fp], #-2904	; 0xfffff4a8
    234c:	blcs	dc4c0 <__snprintf_chk@plt+0xdba28>
    2350:	bmi	15f6834 <__snprintf_chk@plt+0x15f5d9c>
    2354:	ldmib	r2, {r1, r3, r4, r5, r6, sl, lr}^
    2358:	andmi	r3, fp, r2, lsl #2
    235c:			; <UNDEFINED> instruction: 0xf0003301
    2360:	stcge	0, cr8, [r1, #-608]!	; 0xfffffda0
    2364:			; <UNDEFINED> instruction: 0xf44f4e53
    2368:	stcge	3, cr7, [r6], {2}
    236c:	andscc	r4, r3, r9, lsl r6
    2370:	andls	r3, r4, r0, lsl r2
    2374:	ldrbtmi	r9, [lr], #-514	; 0xfffffdfe
    2378:	addvc	pc, r0, #1325400064	; 0x4f000000
    237c:	andls	r4, r3, #40, 12	; 0x2800000
    2380:	andcs	r9, r1, #268435456	; 0x10000000
    2384:			; <UNDEFINED> instruction: 0xf7fe9600
    2388:	rsbcs	lr, r8, #136, 22	; 0x22000
    238c:	strtmi	r2, [r0], -r0, lsl #2
    2390:	bl	1340390 <__snprintf_chk@plt+0x133f8f8>
    2394:	strtmi	r4, [r9], -r2, lsr #12
    2398:			; <UNDEFINED> instruction: 0xf7fe2003
    239c:	stmdacs	r0, {r2, r3, r5, r6, r8, r9, fp, sp, lr, pc}
    23a0:	blmi	1178fe4 <__snprintf_chk@plt+0x117854c>
    23a4:	ldmvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    23a8:	rsble	r1, r2, r1, asr ip
    23ac:	movwne	lr, #35284	; 0x89d4
    23b0:	cmnvs	pc, #587202560	; 0x23000000	; <UNPREDICTABLE>
    23b4:	smlabtcs	fp, r1, r3, pc	; <UNPREDICTABLE>
    23b8:	movweq	pc, #61475	; 0xf023	; <UNPREDICTABLE>
    23bc:	addsmi	r4, sl, #738197504	; 0x2c000000
    23c0:	andcs	sp, r0, r7, asr r0
    23c4:	blmi	e14cc0 <__snprintf_chk@plt+0xe14228>
    23c8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    23cc:	blls	fe8dc43c <__snprintf_chk@plt+0xfe8db9a4>
    23d0:	qdsuble	r4, sl, r4
    23d4:	cfstr32vc	mvfx15, [r5, #-52]!	; 0xffffffcc
    23d8:	mrcmi	13, 1, fp, cr9, cr0, {7}
    23dc:	ldmdavc	r3!, {r1, r2, r3, r4, r5, r6, sl, lr}
    23e0:	rscle	r2, lr, r0, lsl #22
    23e4:	svcmi	0x0037ad21
    23e8:	movwvc	pc, #9295	; 0x244f	; <UNPREDICTABLE>
    23ec:	ldrmi	sl, [r9], -r6, lsl #24
    23f0:	andseq	pc, r3, #0, 2
    23f4:	andls	r4, r4, #2130706432	; 0x7f000000
    23f8:	vst1.8	{d20-d22}, [pc :128], r8
    23fc:	strls	r7, [r0, -r0, lsl #5]
    2400:	andls	r9, r1, #805306368	; 0x30000000
    2404:	andseq	pc, r0, #-2147483647	; 0x80000001
    2408:	andcs	r9, r1, #536870912	; 0x20000000
    240c:	bl	114040c <__snprintf_chk@plt+0x113f974>
    2410:	tstcs	r0, r8, ror #4
    2414:			; <UNDEFINED> instruction: 0xf7fe4620
    2418:	strtmi	lr, [r2], -sl, lsl #22
    241c:	andcs	r4, r3, r9, lsr #12
    2420:	bl	a40420 <__snprintf_chk@plt+0xa3f988>
    2424:	blle	ff30c42c <__snprintf_chk@plt+0xff30b994>
    2428:	vst2.8	{d6,d8}, [r3 :128], r3
    242c:			; <UNDEFINED> instruction: 0xf5b34370
    2430:	eorsle	r5, r0, r0, lsl #30
    2434:	svcmi	0x00c0f5b3
    2438:	ldmdavs	r3!, {r0, r1, r6, r7, r8, ip, lr, pc}^
    243c:	bicle	r2, r0, r2, lsl #22
    2440:	blmi	87c304 <__snprintf_chk@plt+0x87b86c>
    2444:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
    2448:	andeq	pc, r4, r0, lsr #3
    244c:			; <UNDEFINED> instruction: 0xf080fab0
    2450:	ldr	r0, [r7, r0, asr #18]!
    2454:	ldrbtmi	r4, [fp], #-2845	; 0xfffff4e3
    2458:	blcs	9c5cc <__snprintf_chk@plt+0x9bb34>
    245c:			; <UNDEFINED> instruction: 0xe778d1b1
    2460:	ldrbtmi	r4, [fp], #-2843	; 0xfffff4e5
    2464:			; <UNDEFINED> instruction: 0xf1a06858
    2468:	blx	fec02474 <__snprintf_chk@plt+0xfec019dc>
    246c:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    2470:	blmi	63c318 <__snprintf_chk@plt+0x63b880>
    2474:	ldmvs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}^
    2478:	andle	r1, sl, fp, asr #24
    247c:	ldrdcs	lr, [r8], -r4
    2480:	sbcslt	r0, r2, #19456	; 0x4c00
    2484:	movwpl	lr, #2627	; 0xa43
    2488:	mvnseq	pc, #35	; 0x23
    248c:	addsmi	r4, r9, #1275068416	; 0x4c000000
    2490:	mulcs	r1, r7, r1
    2494:	ldmdavs	r3!, {r1, r2, r4, r7, r8, r9, sl, sp, lr, pc}^
    2498:	orrsle	r2, r2, r3, lsl #22
    249c:			; <UNDEFINED> instruction: 0xf7fee781
    24a0:	svclt	0x0000ea5a
    24a4:	andeq	r1, r1, r0, lsr #24
    24a8:	muleq	r0, ip, r0
    24ac:	andeq	r1, r1, lr, ror sp
    24b0:	andeq	r1, r1, r4, ror sp
    24b4:	andeq	r0, r0, sl, ror #18
    24b8:	andeq	r1, r1, r4, lsr #26
    24bc:	andeq	r1, r1, r8, ror fp
    24c0:	andeq	r1, r1, ip, ror #25
    24c4:	andeq	r0, r0, ip, ror #17
    24c8:	andeq	r1, r1, r4, lsl #25
    24cc:	andeq	r1, r1, r2, ror ip
    24d0:	andeq	r1, r1, r6, ror #24
    24d4:	andeq	r1, r1, r4, asr ip
    24d8:			; <UNDEFINED> instruction: 0x4604b538
    24dc:	ldrbtmi	r4, [fp], #-2832	; 0xfffff4f0
    24e0:	tsteq	r8, #13828096	; 0xd30000	; <UNPREDICTABLE>
    24e4:			; <UNDEFINED> instruction: 0x7ca3b9c8
    24e8:	andle	r2, r4, sl, lsl #22
    24ec:	tstle	r3, r4, lsl #22
    24f0:	blcs	ba1884 <__snprintf_chk@plt+0xba0dec>
    24f4:	stcmi	0, cr13, [fp, #-64]	; 0xffffffc0
    24f8:	tsteq	r3, r4, lsl #2	; <UNPREDICTABLE>
    24fc:	addvc	pc, r0, #1325400064	; 0x4f000000
    2500:			; <UNDEFINED> instruction: 0xf505447d
    2504:			; <UNDEFINED> instruction: 0xf7fe7006
    2508:	movwcs	lr, #15000	; 0x3a98
    250c:	tstcc	r8, #12910592	; 0xc50000	; <UNPREDICTABLE>
    2510:	stcvc	0, cr2, [r3], #4
    2514:	msrcc	CPSR_, #12910592	; 0xc50000
    2518:	andcs	fp, r0, r8, lsr sp
    251c:	svclt	0x0000bd38
    2520:	andeq	r1, r1, sl, ror #23
    2524:	andeq	r1, r1, r8, asr #23
    2528:	addlt	fp, r4, r0, ror r5
    252c:			; <UNDEFINED> instruction: 0xf7fe4605
    2530:	strmi	lr, [r4], -r2, asr #20
    2534:	tstlt	r0, r3
    2538:	andlt	r4, r4, r0, lsr #12
    253c:	mcrmi	13, 0, fp, cr10, cr0, {3}
    2540:			; <UNDEFINED> instruction: 0x4630447e
    2544:	b	1840544 <__snprintf_chk@plt+0x183faac>
    2548:			; <UNDEFINED> instruction: 0xf04f4a08
    254c:	strls	r3, [r1, #-1023]	; 0xfffffc01
    2550:	andls	r4, r0, #2046820352	; 0x7a000000
    2554:			; <UNDEFINED> instruction: 0xf1c02201
    2558:	ldrtmi	r0, [r0], #-320	; 0xfffffec0
    255c:	b	fe74055c <__snprintf_chk@plt+0xfe73fac4>
    2560:	eorsmi	pc, pc, r6, lsl #17
    2564:			; <UNDEFINED> instruction: 0xe7e74634
    2568:	andeq	r1, r1, r4, asr #21
    256c:	muleq	r0, ip, r7
    2570:	ldrdgt	pc, [r0], #143	; 0x8f
    2574:	mvnsmi	lr, #737280	; 0xb4000
    2578:	blmi	bd3df4 <__snprintf_chk@plt+0xbd335c>
    257c:	cfstrsmi	mvf4, [pc], #-1008	; 2194 <__snprintf_chk@plt+0x16fc>
    2580:	strmi	fp, [r6], -r3, lsl #1
    2584:			; <UNDEFINED> instruction: 0xf85c4688
    2588:	ldrbtmi	r3, [ip], #-3
    258c:	ldrmi	r4, [r7], -r1, lsl #12
    2590:	andseq	pc, r0, r4, lsl #2
    2594:	andcs	pc, r7, #64, 4
    2598:	mlals	r8, sp, r8, pc	; <UNPREDICTABLE>
    259c:	movwls	r6, #6171	; 0x181b
    25a0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    25a4:	b	12405a4 <__snprintf_chk@plt+0x123fb0c>
    25a8:	ldrtmi	r4, [r0], -r5, lsr #20
    25ac:	ldrbtmi	r2, [sl], #-768	; 0xfffffd00
    25b0:	rscvs	r4, r5, r9, ror #12
    25b4:	strhi	lr, [r1, -r4, asr #19]
    25b8:	andls	pc, r0, r4, lsl #17
    25bc:	b	15405bc <__snprintf_chk@plt+0x153fb24>
    25c0:	blle	8c9ddc <__snprintf_chk@plt+0x8c9344>
    25c4:	svcmi	0x001fd013
    25c8:	ldrbtmi	r2, [pc], #-1024	; 25d0 <__snprintf_chk@plt+0x1b38>
    25cc:	ldrtmi	r9, [r2], -r0, lsl #22
    25d0:	andcs	r4, r1, r9, lsr r6
    25d4:	eorcc	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    25d8:			; <UNDEFINED> instruction: 0xf7fe3313
    25dc:	blls	3ceb4 <__snprintf_chk@plt+0x3c41c>
    25e0:	eoreq	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    25e4:			; <UNDEFINED> instruction: 0xf7fe3401
    25e8:	adcmi	lr, r5, #2785280	; 0x2a8000
    25ec:	stmdals	r0, {r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}
    25f0:	stmib	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    25f4:	blmi	414e4c <__snprintf_chk@plt+0x4143b4>
    25f8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    25fc:	blls	5c66c <__snprintf_chk@plt+0x5bbd4>
    2600:	tstle	r5, sl, asr r0
    2604:	andlt	r4, r3, r8, lsr #12
    2608:	mvnshi	lr, #12386304	; 0xbd0000
    260c:	b	c060c <__snprintf_chk@plt+0xbfb74>
    2610:	strmi	r9, [r4], -fp, lsl #22
    2614:	stmdavs	r5!, {r0, r1, r4, r8, fp, ip, sp, pc}
    2618:	strb	r4, [fp, sp, ror #4]!
    261c:			; <UNDEFINED> instruction: 0xf7ff6800
    2620:	ldrtmi	pc, [r1], -r3, lsl #31	; <UNPREDICTABLE>
    2624:	stmdami	r9, {r1, r9, sl, lr}
    2628:			; <UNDEFINED> instruction: 0xf7ff4478
    262c:	ldrb	pc, [r2, r7, asr #28]!	; <UNPREDICTABLE>
    2630:	ldmib	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2634:	andeq	r1, r1, r4, asr #19
    2638:	muleq	r0, ip, r0
    263c:	andeq	r1, r1, lr, lsr fp
    2640:			; <UNDEFINED> instruction: 0xfffffd6b
    2644:	andeq	r1, r0, r2, ror r1
    2648:	andeq	r1, r1, r8, asr #18
    264c:	andeq	r0, r0, r8, asr #13
    2650:	addlt	fp, r3, r0, lsr r5
    2654:	ldrbtmi	r4, [sp], #-3348	; 0xfffff2ec
    2658:	strtmi	pc, [r4], #-2261	; 0xfffff72b
    265c:	vstmiavc	r3, {d11-d12}
    2660:	andle	r2, r2, sl, lsl #22
    2664:	andlt	r4, r3, r0, lsr #12
    2668:			; <UNDEFINED> instruction: 0xf100bd30
    266c:	stmdami	pc, {r0, r1, r4, r8}	; <UNPREDICTABLE>
    2670:	tstls	r1, ip, lsl #4
    2674:			; <UNDEFINED> instruction: 0xf7fe4478
    2678:	stmdbls	r1, {r2, r9, fp, sp, lr, pc}
    267c:	mvnsle	r2, r0, lsl #16
    2680:	subvc	pc, r9, r5, lsl #10
    2684:	addvc	pc, r0, #1325400064	; 0x4f000000
    2688:	ldmib	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    268c:	andcs	r2, r3, #16777216	; 0x1000000
    2690:	strtmi	r2, [r0], -r6, lsl #6
    2694:	strtcs	pc, [r4], #-2245	; 0xfffff73b
    2698:	strtcc	pc, [r8], #-2245	; 0xfffff73b
    269c:	ldclt	0, cr11, [r0, #-12]!
    26a0:	strtmi	r2, [r0], -r0, lsl #8
    26a4:	ldclt	0, cr11, [r0, #-12]!
    26a8:	andeq	r1, r1, r2, ror sl
    26ac:	andeq	r0, r0, ip, lsl #13
    26b0:	blmi	116fe98 <__snprintf_chk@plt+0x116f400>
    26b4:			; <UNDEFINED> instruction: 0xf8d3447b
    26b8:	blcs	fb80 <__snprintf_chk@plt+0xf0e8>
    26bc:	stfvcd	f5, [r3], {57}	; 0x39
    26c0:	blcs	293ed8 <__snprintf_chk@plt+0x293440>
    26c4:	blcs	1366dc <__snprintf_chk@plt+0x135c44>
    26c8:	stfvcp	f5, [r2], {51}	; 0x33
    26cc:	eorsle	r2, r0, lr, lsr #20
    26d0:			; <UNDEFINED> instruction: 0xf1044e3e
    26d4:	ldmdami	lr!, {r0, r1, r4, r8, sl}
    26d8:	ldrbtmi	r2, [lr], #-524	; 0xfffffdf4
    26dc:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    26e0:	ldrcc	pc, [r8, #-2246]!	; 0xfffff73a
    26e4:	stmib	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    26e8:	eorsle	r2, fp, r0, lsl #16
    26ec:			; <UNDEFINED> instruction: 0x46294839
    26f0:	ldrbtmi	r2, [r8], #-517	; 0xfffffdfb
    26f4:	stmib	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    26f8:	stmdacs	r0, {r0, r3, r5, r9, sl, lr}
    26fc:	ldmdami	r6!, {r0, r6, ip, lr, pc}
    2700:			; <UNDEFINED> instruction: 0xf7fe4478
    2704:	stmdacs	r0, {r4, r8, fp, sp, lr, pc}
    2708:	ldmdami	r4!, {r1, r2, r6, ip, lr, pc}
    270c:	strtmi	r2, [r9], -ip, lsl #4
    2710:			; <UNDEFINED> instruction: 0xf7fe4478
    2714:	ldmdblt	r0!, {r1, r2, r4, r5, r7, r8, fp, sp, lr, pc}^
    2718:			; <UNDEFINED> instruction: 0xf7fe4628
    271c:			; <UNDEFINED> instruction: 0x4607e976
    2720:	stmdb	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2724:	cfstrsvc	mvf4, [r2], #240	; 0xf0
    2728:			; <UNDEFINED> instruction: 0xf8336803
    272c:	ldreq	r3, [fp, #-18]	; 0xffffffee
    2730:	andcs	sp, r0, r1, asr #8
    2734:	stmdami	sl!, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    2738:			; <UNDEFINED> instruction: 0x46292210
    273c:			; <UNDEFINED> instruction: 0xf7fe4478
    2740:	stmdacs	r0, {r5, r7, r8, fp, sp, lr, pc}
    2744:			; <UNDEFINED> instruction: 0xf506d1f5
    2748:	strtmi	r6, [r9], -r6, lsl #1
    274c:	addvc	pc, r0, #1325400064	; 0x4f000000
    2750:	ldmdb	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2754:	movwcs	r2, #20995	; 0x5203
    2758:			; <UNDEFINED> instruction: 0xf8c62001
    275c:			; <UNDEFINED> instruction: 0xf8c62530
    2760:	cfldr64lt	mvdx3, [r8, #208]!	; 0xd0
    2764:	addvs	pc, r6, r6, lsl #10
    2768:	vst1.8	{d20-d22}, [pc :128], r9
    276c:			; <UNDEFINED> instruction: 0xf7fe7280
    2770:	andcs	lr, r3, #100, 18	; 0x190000
    2774:	andcs	r2, r1, r7, lsl #6
    2778:	ldrcs	pc, [r0, #-2246]!	; 0xfffff73a
    277c:	ldrcc	pc, [r4, #-2246]!	; 0xfffff73a
    2780:			; <UNDEFINED> instruction: 0xf506bdf8
    2784:	vst4.32	{d22-d25}, [pc], r6
    2788:			; <UNDEFINED> instruction: 0xf7fe7280
    278c:	movwcs	lr, #10582	; 0x2956
    2790:			; <UNDEFINED> instruction: 0xf8c62001
    2794:	cfldr64lt	mvdx3, [r8, #192]!	; 0xc0
    2798:	addvs	pc, r6, r6, lsl #10
    279c:	vst1.8	{d20-d22}, [pc :128], r9
    27a0:			; <UNDEFINED> instruction: 0xf7fe7280
    27a4:	andcs	lr, r3, #16121856	; 0xf60000
    27a8:	andcs	r2, r1, r4, lsl #6
    27ac:	ldrcs	pc, [r0, #-2246]!	; 0xfffff73a
    27b0:	ldrcc	pc, [r4, #-2246]!	; 0xfffff73a
    27b4:	ldclne	13, cr11, [sl], #-992	; 0xfffffc20
    27b8:	addvs	pc, r6, r6, lsl #10
    27bc:	vst1.8	{d20-d22}, [pc :128], r9
    27c0:			; <UNDEFINED> instruction: 0xf7fe7380
    27c4:	ubfx	lr, sl, #17, #15
    27c8:	andeq	r1, r1, r4, lsl sl
    27cc:	andeq	r1, r1, lr, ror #19
    27d0:	andeq	r0, r0, r2, lsr r6
    27d4:	andeq	r0, r0, lr, lsr #12
    27d8:	andeq	r0, r0, r8, lsr #12
    27dc:	andeq	r0, r0, r0, lsr #12
    27e0:	andeq	r0, r0, r4, lsl #12
    27e4:	mvnsmi	lr, sp, lsr #18
    27e8:	bmi	bd4044 <__snprintf_chk@plt+0xbd35ac>
    27ec:	cfstr32vc	mvfx15, [r4, #-692]	; 0xfffffd4c
    27f0:	ldrbtmi	r4, [sl], #-2862	; 0xfffff4d2
    27f4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    27f8:			; <UNDEFINED> instruction: 0xf04f9383
    27fc:	movlt	r0, #0, 6
    2800:	strmi	sl, [ip], -r1, lsl #28
    2804:	andvc	pc, r2, #1325400064	; 0x4f000000
    2808:	ldrtmi	r4, [r0], -r1, lsl #12
    280c:	ldm	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2810:	strmi	r7, [r7], -r3, lsr #16
    2814:	stmdbmi	r6!, {r0, r1, r7, r8, r9, fp, ip, sp, pc}
    2818:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    281c:	ldmdb	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2820:	cmnlt	r8, r4, lsl #12
    2824:	vst1.8	{d20-d22}, [pc], r2
    2828:	strtmi	r7, [r8], -r2, lsl #2
    282c:	stm	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2830:	orrlt	r4, r8, #6291456	; 0x600000
    2834:			; <UNDEFINED> instruction: 0xf7fe4628
    2838:	ldmdblt	r8!, {r3, r5, r6, r7, fp, sp, lr, pc}^
    283c:			; <UNDEFINED> instruction: 0xf7fe4620
    2840:	andcs	lr, r1, r8, lsl #18
    2844:	blmi	6550b8 <__snprintf_chk@plt+0x654620>
    2848:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    284c:	blls	fe0dc8bc <__snprintf_chk@plt+0xfe0dbe24>
    2850:	qsuble	r4, sl, r6
    2854:	cfstr32vc	mvfx15, [r4, #-52]	; 0xffffffcc
    2858:	ldrhhi	lr, [r0, #141]!	; 0x8d
    285c:	stcpl	8, cr3, [fp], #-4
    2860:	svclt	0x00042b0a
    2864:	strtpl	r2, [fp], #-768	; 0xfffffd00
    2868:	cdpge	7, 0, cr14, cr1, cr8, {7}
    286c:	andvc	pc, r2, #1325400064	; 0x4f000000
    2870:			; <UNDEFINED> instruction: 0xf7fe4630
    2874:	strb	lr, [lr, lr, lsl #17]
    2878:	bl	fe994cbc <__snprintf_chk@plt+0xfe994224>
    287c:			; <UNDEFINED> instruction: 0xf5080800
    2880:	andcs	r7, r1, #134217728	; 0x8000000
    2884:			; <UNDEFINED> instruction: 0xf7fe4479
    2888:	vtst.8	q7, q4, q12
    288c:	lfmne	f2, 2, [r8], #-28	; 0xffffffe4
    2890:			; <UNDEFINED> instruction: 0xf7fe4621
    2894:			; <UNDEFINED> instruction: 0xe7bee87e
    2898:			; <UNDEFINED> instruction: 0xf7fe4620
    289c:			; <UNDEFINED> instruction: 0x4630e8da
    28a0:			; <UNDEFINED> instruction: 0xf7fee7d0
    28a4:	svclt	0x0000e858
    28a8:	andeq	r1, r1, lr, asr #14
    28ac:	muleq	r0, ip, r0
    28b0:	andeq	r0, r0, sl, lsr r5
    28b4:	strdeq	r1, [r1], -r8
    28b8:	andeq	r0, r0, r0, asr #26
    28bc:	ldmdbmi	lr!, {r0, r2, r3, r4, r5, r8, r9, fp, lr}
    28c0:	ldrbtmi	r4, [fp], #-2622	; 0xfffff5c2
    28c4:	push	{r0, r3, r4, r5, r6, sl, lr}
    28c8:	ldrshlt	r4, [pc], #48	; <UNPREDICTABLE>
    28cc:			; <UNDEFINED> instruction: 0xf10d588a
    28d0:	blgt	c46b0 <__snprintf_chk@plt+0xc3c18>
    28d4:			; <UNDEFINED> instruction: 0xf10dae1d
    28d8:	ldmdavs	r2, {r3, fp}
    28dc:			; <UNDEFINED> instruction: 0xf04f925d
    28e0:			; <UNDEFINED> instruction: 0xf6420200
    28e4:	eorshi	r7, r4, lr, lsr #8
    28e8:			; <UNDEFINED> instruction: 0x46426038
    28ec:	andcs	r6, r3, r9, ror r0
    28f0:			; <UNDEFINED> instruction: 0xf7fe4631
    28f4:	stmdacs	r0, {r6, r7, fp, sp, lr, pc}
    28f8:			; <UNDEFINED> instruction: 0xf8d8db06
    28fc:	vst4.8	{d3-d6}, [r3 :64], r0
    2900:			; <UNDEFINED> instruction: 0xf5b34370
    2904:	suble	r4, ip, r0, lsl #31
    2908:			; <UNDEFINED> instruction: 0xf10d4d2d
    290c:	bmi	b44d24 <__snprintf_chk@plt+0xb4428c>
    2910:	stmdami	sp!, {sl, sp}
    2914:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    2918:	ldrbtmi	r4, [r8], #-1571	; 0xfffff9dd
    291c:			; <UNDEFINED> instruction: 0xf8c54649
    2920:			; <UNDEFINED> instruction: 0xf8c54424
    2924:			; <UNDEFINED> instruction: 0xf7fe4428
    2928:	cdpne	8, 0, cr14, cr5, cr0, {5}
    292c:	andle	sp, r8, fp, lsl fp
    2930:	ldrdcc	pc, [r0], -r9
    2934:	eoreq	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    2938:			; <UNDEFINED> instruction: 0xf7fe3401
    293c:	adcmi	lr, r5, #0, 16
    2940:			; <UNDEFINED> instruction: 0xf8d9d1f6
    2944:			; <UNDEFINED> instruction: 0xf7fd0000
    2948:	stccs	15, cr14, [r1, #-1000]	; 0xfffffc18
    294c:	andcs	sp, r0, r0, lsl r0
    2950:	blmi	6951d0 <__snprintf_chk@plt+0x694738>
    2954:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2958:	blls	175c9c8 <__snprintf_chk@plt+0x175bf30>
    295c:	qsuble	r4, sl, r6
    2960:	pop	{r0, r1, r2, r3, r4, r6, ip, sp, pc}
    2964:			; <UNDEFINED> instruction: 0xf7fe83f0
    2968:	stmdavs	r5, {r1, r2, r4, r6, fp, sp, lr, pc}
    296c:	strb	r4, [ip, sp, ror #4]!
    2970:	rscscs	r4, lr, #376832	; 0x5c000
    2974:			; <UNDEFINED> instruction: 0xf6424638
    2978:	ldrbtmi	r7, [r9], #-814	; 0xfffffcd2
    297c:			; <UNDEFINED> instruction: 0xf5018033
    2980:			; <UNDEFINED> instruction: 0xf7fe7149
    2984:	strbmi	lr, [r2], -r6, lsl #16
    2988:	andcs	r4, r3, r1, lsr r6
    298c:	ldmda	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2990:	blle	ff70c998 <__snprintf_chk@plt+0xff70bf00>
    2994:			; <UNDEFINED> instruction: 0x3010f8d8
    2998:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    299c:	svcmi	0x0080f5b3
    29a0:			; <UNDEFINED> instruction: 0x4630d1d5
    29a4:	svc	0x00dcf7fd
    29a8:	svceq	0x00c043c0
    29ac:			; <UNDEFINED> instruction: 0xf7fde7d0
    29b0:	svclt	0x0000efd2
    29b4:	muleq	r0, r6, r4
    29b8:	andeq	r1, r1, ip, ror r6
    29bc:	muleq	r0, ip, r0
    29c0:			; <UNDEFINED> instruction: 0x000117b4
    29c4:			; <UNDEFINED> instruction: 0xfffffd37
    29c8:	andeq	r0, r0, r6, asr #8
    29cc:	andeq	r1, r1, ip, ror #11
    29d0:	andeq	r1, r1, lr, asr #14
    29d4:	andeq	r0, r0, r0
    29d8:			; <UNDEFINED> instruction: 0xf0002900
    29dc:	b	fe022edc <__snprintf_chk@plt+0xfe022444>
    29e0:	svclt	0x00480c01
    29e4:	cdpne	2, 4, cr4, cr10, cr9, {2}
    29e8:	tsthi	pc, r0	; <UNPREDICTABLE>
    29ec:	svclt	0x00480003
    29f0:	addmi	r4, fp, #805306372	; 0x30000004
    29f4:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
    29f8:			; <UNDEFINED> instruction: 0xf0004211
    29fc:	blx	fece2e90 <__snprintf_chk@plt+0xfece23f8>
    2a00:	blx	fec7f414 <__snprintf_chk@plt+0xfec7e97c>
    2a04:	bl	fe83ec10 <__snprintf_chk@plt+0xfe83e178>
    2a08:			; <UNDEFINED> instruction: 0xf1c20202
    2a0c:	andge	r0, r4, pc, lsl r2
    2a10:	andne	lr, r2, #0, 22
    2a14:	andeq	pc, r0, pc, asr #32
    2a18:	svclt	0x00004697
    2a1c:	andhi	pc, r0, pc, lsr #7
    2a20:	svcvc	0x00c1ebb3
    2a24:	bl	103262c <__snprintf_chk@plt+0x1031b94>
    2a28:	svclt	0x00280000
    2a2c:	bicvc	lr, r1, #166912	; 0x28c00
    2a30:	svcvc	0x0081ebb3
    2a34:	bl	103263c <__snprintf_chk@plt+0x1031ba4>
    2a38:	svclt	0x00280000
    2a3c:	orrvc	lr, r1, #166912	; 0x28c00
    2a40:	svcvc	0x0041ebb3
    2a44:	bl	103264c <__snprintf_chk@plt+0x1031bb4>
    2a48:	svclt	0x00280000
    2a4c:	movtvc	lr, #7075	; 0x1ba3
    2a50:	svcvc	0x0001ebb3
    2a54:	bl	103265c <__snprintf_chk@plt+0x1031bc4>
    2a58:	svclt	0x00280000
    2a5c:	movwvc	lr, #7075	; 0x1ba3
    2a60:	svcvs	0x00c1ebb3
    2a64:	bl	103266c <__snprintf_chk@plt+0x1031bd4>
    2a68:	svclt	0x00280000
    2a6c:	bicvs	lr, r1, #166912	; 0x28c00
    2a70:	svcvs	0x0081ebb3
    2a74:	bl	103267c <__snprintf_chk@plt+0x1031be4>
    2a78:	svclt	0x00280000
    2a7c:	orrvs	lr, r1, #166912	; 0x28c00
    2a80:	svcvs	0x0041ebb3
    2a84:	bl	103268c <__snprintf_chk@plt+0x1031bf4>
    2a88:	svclt	0x00280000
    2a8c:	movtvs	lr, #7075	; 0x1ba3
    2a90:	svcvs	0x0001ebb3
    2a94:	bl	103269c <__snprintf_chk@plt+0x1031c04>
    2a98:	svclt	0x00280000
    2a9c:	movwvs	lr, #7075	; 0x1ba3
    2aa0:	svcpl	0x00c1ebb3
    2aa4:	bl	10326ac <__snprintf_chk@plt+0x1031c14>
    2aa8:	svclt	0x00280000
    2aac:	bicpl	lr, r1, #166912	; 0x28c00
    2ab0:	svcpl	0x0081ebb3
    2ab4:	bl	10326bc <__snprintf_chk@plt+0x1031c24>
    2ab8:	svclt	0x00280000
    2abc:	orrpl	lr, r1, #166912	; 0x28c00
    2ac0:	svcpl	0x0041ebb3
    2ac4:	bl	10326cc <__snprintf_chk@plt+0x1031c34>
    2ac8:	svclt	0x00280000
    2acc:	movtpl	lr, #7075	; 0x1ba3
    2ad0:	svcpl	0x0001ebb3
    2ad4:	bl	10326dc <__snprintf_chk@plt+0x1031c44>
    2ad8:	svclt	0x00280000
    2adc:	movwpl	lr, #7075	; 0x1ba3
    2ae0:	svcmi	0x00c1ebb3
    2ae4:	bl	10326ec <__snprintf_chk@plt+0x1031c54>
    2ae8:	svclt	0x00280000
    2aec:	bicmi	lr, r1, #166912	; 0x28c00
    2af0:	svcmi	0x0081ebb3
    2af4:	bl	10326fc <__snprintf_chk@plt+0x1031c64>
    2af8:	svclt	0x00280000
    2afc:	orrmi	lr, r1, #166912	; 0x28c00
    2b00:	svcmi	0x0041ebb3
    2b04:	bl	103270c <__snprintf_chk@plt+0x1031c74>
    2b08:	svclt	0x00280000
    2b0c:	movtmi	lr, #7075	; 0x1ba3
    2b10:	svcmi	0x0001ebb3
    2b14:	bl	103271c <__snprintf_chk@plt+0x1031c84>
    2b18:	svclt	0x00280000
    2b1c:	movwmi	lr, #7075	; 0x1ba3
    2b20:	svccc	0x00c1ebb3
    2b24:	bl	103272c <__snprintf_chk@plt+0x1031c94>
    2b28:	svclt	0x00280000
    2b2c:	biccc	lr, r1, #166912	; 0x28c00
    2b30:	svccc	0x0081ebb3
    2b34:	bl	103273c <__snprintf_chk@plt+0x1031ca4>
    2b38:	svclt	0x00280000
    2b3c:	orrcc	lr, r1, #166912	; 0x28c00
    2b40:	svccc	0x0041ebb3
    2b44:	bl	103274c <__snprintf_chk@plt+0x1031cb4>
    2b48:	svclt	0x00280000
    2b4c:	movtcc	lr, #7075	; 0x1ba3
    2b50:	svccc	0x0001ebb3
    2b54:	bl	103275c <__snprintf_chk@plt+0x1031cc4>
    2b58:	svclt	0x00280000
    2b5c:	movwcc	lr, #7075	; 0x1ba3
    2b60:	svccs	0x00c1ebb3
    2b64:	bl	103276c <__snprintf_chk@plt+0x1031cd4>
    2b68:	svclt	0x00280000
    2b6c:	biccs	lr, r1, #166912	; 0x28c00
    2b70:	svccs	0x0081ebb3
    2b74:	bl	103277c <__snprintf_chk@plt+0x1031ce4>
    2b78:	svclt	0x00280000
    2b7c:	orrcs	lr, r1, #166912	; 0x28c00
    2b80:	svccs	0x0041ebb3
    2b84:	bl	103278c <__snprintf_chk@plt+0x1031cf4>
    2b88:	svclt	0x00280000
    2b8c:	movtcs	lr, #7075	; 0x1ba3
    2b90:	svccs	0x0001ebb3
    2b94:	bl	103279c <__snprintf_chk@plt+0x1031d04>
    2b98:	svclt	0x00280000
    2b9c:	movwcs	lr, #7075	; 0x1ba3
    2ba0:	svcne	0x00c1ebb3
    2ba4:	bl	10327ac <__snprintf_chk@plt+0x1031d14>
    2ba8:	svclt	0x00280000
    2bac:	bicne	lr, r1, #166912	; 0x28c00
    2bb0:	svcne	0x0081ebb3
    2bb4:	bl	10327bc <__snprintf_chk@plt+0x1031d24>
    2bb8:	svclt	0x00280000
    2bbc:	orrne	lr, r1, #166912	; 0x28c00
    2bc0:	svcne	0x0041ebb3
    2bc4:	bl	10327cc <__snprintf_chk@plt+0x1031d34>
    2bc8:	svclt	0x00280000
    2bcc:	movtne	lr, #7075	; 0x1ba3
    2bd0:	svcne	0x0001ebb3
    2bd4:	bl	10327dc <__snprintf_chk@plt+0x1031d44>
    2bd8:	svclt	0x00280000
    2bdc:	movwne	lr, #7075	; 0x1ba3
    2be0:	svceq	0x00c1ebb3
    2be4:	bl	10327ec <__snprintf_chk@plt+0x1031d54>
    2be8:	svclt	0x00280000
    2bec:	biceq	lr, r1, #166912	; 0x28c00
    2bf0:	svceq	0x0081ebb3
    2bf4:	bl	10327fc <__snprintf_chk@plt+0x1031d64>
    2bf8:	svclt	0x00280000
    2bfc:	orreq	lr, r1, #166912	; 0x28c00
    2c00:	svceq	0x0041ebb3
    2c04:	bl	103280c <__snprintf_chk@plt+0x1031d74>
    2c08:	svclt	0x00280000
    2c0c:	movteq	lr, #7075	; 0x1ba3
    2c10:	svceq	0x0001ebb3
    2c14:	bl	103281c <__snprintf_chk@plt+0x1031d84>
    2c18:	svclt	0x00280000
    2c1c:	movweq	lr, #7075	; 0x1ba3
    2c20:	svceq	0x0000f1bc
    2c24:	submi	fp, r0, #72, 30	; 0x120
    2c28:	b	fe7149f0 <__snprintf_chk@plt+0xfe713f58>
    2c2c:	svclt	0x00480f00
    2c30:	ldrbmi	r4, [r0, -r0, asr #4]!
    2c34:	andcs	fp, r0, r8, lsr pc
    2c38:	b	13f2850 <__snprintf_chk@plt+0x13f1db8>
    2c3c:			; <UNDEFINED> instruction: 0xf04070ec
    2c40:	ldrbmi	r0, [r0, -r1]!
    2c44:			; <UNDEFINED> instruction: 0xf281fab1
    2c48:	andseq	pc, pc, #-2147483600	; 0x80000030
    2c4c:	svceq	0x0000f1bc
    2c50:			; <UNDEFINED> instruction: 0xf002fa23
    2c54:	submi	fp, r0, #72, 30	; 0x120
    2c58:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, lr}
    2c5c:			; <UNDEFINED> instruction: 0xf06fbfc8
    2c60:	svclt	0x00b84000
    2c64:	andmi	pc, r0, pc, asr #32
    2c68:	stmdalt	lr, {ip, sp, lr, pc}
    2c6c:	rscsle	r2, r4, r0, lsl #18
    2c70:	andmi	lr, r3, sp, lsr #18
    2c74:	mrc2	7, 5, pc, cr3, cr15, {7}
    2c78:			; <UNDEFINED> instruction: 0x4006e8bd
    2c7c:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    2c80:	smlatbeq	r3, r1, fp, lr
    2c84:	svclt	0x00004770
    2c88:			; <UNDEFINED> instruction: 0xf04fb502
    2c8c:			; <UNDEFINED> instruction: 0xf7fd0008
    2c90:	stclt	14, cr14, [r2, #-272]	; 0xfffffef0
    2c94:	mvnsmi	lr, #737280	; 0xb4000
    2c98:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    2c9c:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    2ca0:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    2ca4:	mcr	7, 1, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    2ca8:	blne	1d93ea4 <__snprintf_chk@plt+0x1d9340c>
    2cac:	strhle	r1, [sl], -r6
    2cb0:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    2cb4:	svccc	0x0004f855
    2cb8:	strbmi	r3, [sl], -r1, lsl #8
    2cbc:	ldrtmi	r4, [r8], -r1, asr #12
    2cc0:	adcmi	r4, r6, #152, 14	; 0x2600000
    2cc4:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    2cc8:	svclt	0x000083f8
    2ccc:	andeq	r1, r1, r2, ror r1
    2cd0:	andeq	r1, r1, r8, ror #2
    2cd4:	svclt	0x00004770

Disassembly of section .fini:

00002cd8 <.fini>:
    2cd8:	push	{r3, lr}
    2cdc:	pop	{r3, pc}
