Quartus Prime Archive log --	D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/lab8_tmp_archive.qarlog

Archive:	D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/lab8_tmp_archive.qar
Date:		Wed Apr 19 14:09:55 2017
Quartus Prime		16.1.0 Build 196 10/24/2016 SJ Lite Edition

	=========== Files Selected: ===========
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/Color_Mapper.sv
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/HexDriver.sv
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/VGA_controller.sv
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/__lab7_usb.auto.qarlog
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/ball.sv
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/hpi_io_intf.sv
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/lab7_usb.flow.rpt
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/lab7_usb.map.rpt
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/lab7_usb.map.summary
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/lab7_usb.qsf
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/lab8.qpf
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/lab8.qsf
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/lab8.sv
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/lab8_assignment_defaults.qdf
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/lab8_tmp_archive.qarlog
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/nios_system.qsys
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/nios_system.sopcinfo
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/nios_system/nios_system.cmp
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/nios_system/synthesis/nios_system.debuginfo
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/nios_system/synthesis/nios_system.qip
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/nios_system/synthesis/nios_system.regmap
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/nios_system/synthesis/nios_system.v
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/nios_system/synthesis/submodules/altera_avalon_st_clock_crosser.v
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/nios_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/nios_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/nios_system/synthesis/submodules/altera_merlin_master_agent.sv
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/nios_system/synthesis/submodules/altera_merlin_master_translator.sv
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/nios_system/synthesis/submodules/altera_merlin_slave_translator.sv
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/nios_system/synthesis/submodules/altera_reset_controller.sdc
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/nios_system/synthesis/submodules/altera_reset_controller.v
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/nios_system/synthesis/submodules/altera_reset_synchronizer.v
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/nios_system/synthesis/submodules/altera_std_synchronizer_nocut.v
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/nios_system/synthesis/submodules/nios_system_altpll_pll.v
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/nios_system/synthesis/submodules/nios_system_irq_mapper.sv
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/nios_system/synthesis/submodules/nios_system_jtag_uart_0.v
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/nios_system/synthesis/submodules/nios_system_keycode.v
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_001.sv
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.sdc
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/nios_system/synthesis/submodules/nios_system_nios2_qsys_0.v
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.sdc
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu.v
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_sysclk.v
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_tck.v
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_debug_slave_wrapper.v
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_ociram_default_contents.mif
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_rf_ram_a.mif
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_rf_ram_b.mif
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/nios_system/synthesis/submodules/nios_system_nios2_qsys_0_cpu_test_bench.v
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/nios_system/synthesis/submodules/nios_system_onchip_memory_0.hex
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/nios_system/synthesis/submodules/nios_system_onchip_memory_0.v
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/nios_system/synthesis/submodules/nios_system_otg_hpi_address.v
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/nios_system/synthesis/submodules/nios_system_otg_hpi_cs.v
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/nios_system/synthesis/submodules/nios_system_otg_hpi_data.v
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/nios_system/synthesis/submodules/nios_system_sdram.v
D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/nios_system/synthesis/submodules/nios_system_sysid_qsys_0.v
d:/intelfpga_lite/16.1/quartus/bin64/assignment_defaults.qdf
	======= Total: 75 files to archive =======

	================ Status: ===============
All files archived successfully.


******* Archived project restoration attempt on Wed Apr 19 14:09:57 2017
Source archive file:	D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Experiment_8/lab8_tmp_archive.qar
Archive was extracted into	D:/Dropbox/UIUC/ECE385/FPGA/Quartus_16.1/ECE385/Final_2/
		 - successfully.
