Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
| Date         : Sat Apr 18 14:59:58 2015
| Host         : COM1599 running 64-bit Service Pack 1  (build 7601)
| Command      : report_clock_utilization -file pulse_test_clock_utilization_placed.rpt
| Design       : pulse_test
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X0Y1
9. Net wise resources used in clock region X1Y1
10. Net wise resources used in clock region X0Y2
11. Net wise resources used in clock region X1Y2

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |    4 |        32 |         0 |
| BUFH  |    2 |        96 |         0 |
| BUFIO |    0 |        24 |         0 |
| MMCM  |    1 |         6 |         0 |
| PLL   |    0 |         6 |         0 |
| BUFR  |    0 |        24 |         0 |
| BUFMR |    0 |        12 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+---------------------------+------------------------+--------------+-------+---------------+-----------+
|       |                           |                        |   Num Loads  |       |               |           |
+-------+---------------------------+------------------------+------+-------+-------+---------------+-----------+
| Index | BUFG Cell                 | Net Name               | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+---------------------------+------------------------+------+-------+-------+---------------+-----------+
|     1 | clk6MHzGen/U0/clkf_buf    | clk6MHzGen/U0/O        |    1 |     1 |    no |         1.711 |     0.086 |
|     2 | clk6MHzGen/U0/clkout1_buf | clk6MHzGen/U0/clk_out1 |   20 |     7 |    no |         1.829 |     0.214 |
|     3 | dbg_hub/inst/u_bufg_icon  | dbg_hub/inst/idrck     |  457 |   103 |    no |         1.796 |     0.174 |
|     4 | clk6MHzGen/U0/clkout2_buf | clk6MHzGen/U0/clk_out2 | 1412 |   451 |    no |         1.856 |     0.269 |
+-------+---------------------------+------------------------+------+-------+-------+---------------+-----------+


+-------+------------------------------+----------------------------------+--------------+-------+---------------+-----------+
|       |                              |                                  |   Num Loads  |       |               |           |
+-------+------------------------------+----------------------------------+------+-------+-------+---------------+-----------+
| Index | BUFH Cell                    | Net Name                         | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+------------------------------+----------------------------------+------+-------+-------+---------------+-----------+
|     1 | clk6MHzGen/U0/clkout1_buf_en | clk6MHzGen/U0/n_0_clkout1_buf_en |    8 |     2 |    no |         0.987 |     0.072 |
|     2 | clk6MHzGen/U0/clkout2_buf_en | clk6MHzGen/U0/n_0_clkout2_buf_en |    8 |     2 |    no |         0.947 |     0.065 |
+-------+------------------------------+----------------------------------+------+-------+-------+---------------+-----------+


+-------+-----------------------------+------------------------+--------------+-------+---------------+-----------+
|       |                             |                        |   Num Loads  |       |               |           |
+-------+-----------------------------+------------------------+------+-------+-------+---------------+-----------+
| Index | MMCM Cell                   | Net Name               | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+-----------------------------+------------------------+------+-------+-------+---------------+-----------+
|     1 | clk6MHzGen/U0/mmcm_adv_inst | clk6MHzGen/U0/CLKFBOUT |    1 |     1 |    no |         1.719 |     0.086 |
|     2 | clk6MHzGen/U0/mmcm_adv_inst | clk6MHzGen/U0/CLKOUT0  |    2 |     2 |    no |         1.719 |     0.496 |
|     3 | clk6MHzGen/U0/mmcm_adv_inst | clk6MHzGen/U0/CLKOUT1  |    2 |     2 |    no |         1.719 |     0.496 |
+-------+-----------------------------+------------------------+------+-------+-------+---------------+-----------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

+-------+--------------------------------------------------+--------------------------------+--------------+-------+---------------+-----------+
|       |                                                  |                                |   Num Loads  |       |               |           |
+-------+--------------------------------------------------+--------------------------------+------+-------+-------+---------------+-----------+
| Index | Local Clk Src                                    | Net Name                       | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+--------------------------------------------------+--------------------------------+------+-------+-------+---------------+-----------+
|     1 | dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst | dbg_hub/inst/bscan_inst/UPDATE |    1 |     1 |   yes |         0.000 |     0.000 |
|     2 | IBUF                                             | xlnx_opt_                      |    5 |     5 |   yes |         2.935 |     2.052 |
+-------+--------------------------------------------------+--------------------------------+------+-------+-------+---------------+-----------+


7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20800 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y0              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     0 |    0 |     0 |    0 |     0 |    0 | 12000 |    0 |  2200 |    0 |    40 |    0 |    20 |    0 |    40 |
| X0Y1              |    3 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 | 1209 | 16000 |  199 |  2400 |    1 |    20 |    2 |    10 |    0 |    20 |
| X1Y1              |    2 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |  419 | 15200 |    0 |  2600 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y2              |    3 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   30 | 16000 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y2              |    3 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    1 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   41 | 15200 |    5 |  2600 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y3              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20800 |    0 |  2400 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y3              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     5 |    0 |     1 |    0 |     0 |    0 |     0 |    0 | 10800 |    0 |  2000 |    0 |    30 |    0 |    15 |    0 |    40 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites


8. Net wise resources used in clock region X0Y1
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs |  FFs | LUTMs | DSP48E1s |     Clock Net Name     |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+------------------------+
| BUFGCTRL    |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   18 |     0 |        0 | clk6MHzGen/U0/clk_out1 |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  143 |    24 |        0 | dbg_hub/inst/idrck     |
| BUFGCTRL    |     ---     |   no  |         0 |        0 |       0 |         6 |       0 |       0 | 1048 |   175 |        0 | clk6MHzGen/U0/clk_out2 |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+------+-------+----------+------------------------+


9. Net wise resources used in clock region X1Y1
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |     Clock Net Name     |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------+
| BUFGCTRL    |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 | 160 |     0 |        0 | clk6MHzGen/U0/clk_out2 |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 | 257 |     0 |        0 | dbg_hub/inst/idrck     |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------+


10. Net wise resources used in clock region X0Y2
------------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |          Clock Net Name          |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------------------------+
| BUFH        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   8 |     0 |        0 | clk6MHzGen/U0/n_0_clkout1_buf_en |
| BUFH        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   8 |     0 |        0 | clk6MHzGen/U0/n_0_clkout2_buf_en |
| BUFGCTRL    |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  14 |     0 |        0 | clk6MHzGen/U0/clk_out2           |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+----------------------------------+


11. Net wise resources used in clock region X1Y2
------------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |     Clock Net Name     |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------+
| BUFG        |     ---     |   no  |         1 |        0 |       0 |         0 |       0 |       0 |   0 |     0 |        0 | clk6MHzGen/U0/O        |
| BUFGCTRL    |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |   7 |     5 |        0 | clk6MHzGen/U0/clk_out2 |
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  33 |     0 |        0 | dbg_hub/inst/idrck     |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y18 [get_cells clk6MHzGen/U0/clkf_buf]
set_property LOC BUFGCTRL_X0Y17 [get_cells clk6MHzGen/U0/clkout1_buf]
set_property LOC BUFGCTRL_X0Y16 [get_cells clk6MHzGen/U0/clkout2_buf]
set_property LOC BUFGCTRL_X0Y0 [get_cells dbg_hub/inst/u_bufg_icon]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives
set_property LOC MMCME2_ADV_X1Y2 [get_cells clk6MHzGen/U0/mmcm_adv_inst]

# Location of BUFH Clock Primitives
set_property LOC BUFHCE_X0Y24 [get_cells clk6MHzGen/U0/clkout1_buf_en]
set_property LOC BUFHCE_X0Y25 [get_cells clk6MHzGen/U0/clkout2_buf_en]

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X1Y126 [get_ports clk]

# Clock net "clk6MHzGen/U0/clk_out1" driven by instance "clk6MHzGen/U0/clkout1_buf" located at site "BUFGCTRL_X0Y17"
#startgroup
create_pblock CLKAG_clk6MHzGen/U0/clk_out1
add_cells_to_pblock [get_pblocks  CLKAG_clk6MHzGen/U0/clk_out1] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk6MHzGen/U0/clk_out1"}]]]
resize_pblock [get_pblocks CLKAG_clk6MHzGen/U0/clk_out1] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "clk6MHzGen/U0/clk_out2" driven by instance "clk6MHzGen/U0/clkout2_buf" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock CLKAG_clk6MHzGen/U0/clk_out2
add_cells_to_pblock [get_pblocks  CLKAG_clk6MHzGen/U0/clk_out2] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk6MHzGen/U0/clk_out2"}]]]
resize_pblock [get_pblocks CLKAG_clk6MHzGen/U0/clk_out2] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "clk6MHzGen/U0/n_0_clkout1_buf_en" driven by instance "clk6MHzGen/U0/clkout1_buf_en" located at site "BUFHCE_X0Y24"
#startgroup
create_pblock CLKAG_clk6MHzGen/U0/n_0_clkout1_buf_en
add_cells_to_pblock [get_pblocks  CLKAG_clk6MHzGen/U0/n_0_clkout1_buf_en] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk6MHzGen/U0/n_0_clkout1_buf_en"}]]]
resize_pblock [get_pblocks CLKAG_clk6MHzGen/U0/n_0_clkout1_buf_en] -add {CLOCKREGION_X0Y2:CLOCKREGION_X0Y2}
#endgroup

# Clock net "clk6MHzGen/U0/n_0_clkout2_buf_en" driven by instance "clk6MHzGen/U0/clkout2_buf_en" located at site "BUFHCE_X0Y25"
#startgroup
create_pblock CLKAG_clk6MHzGen/U0/n_0_clkout2_buf_en
add_cells_to_pblock [get_pblocks  CLKAG_clk6MHzGen/U0/n_0_clkout2_buf_en] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk6MHzGen/U0/n_0_clkout2_buf_en"}]]]
resize_pblock [get_pblocks CLKAG_clk6MHzGen/U0/n_0_clkout2_buf_en] -add {CLOCKREGION_X0Y2:CLOCKREGION_X0Y2}
#endgroup

# Clock net "dbg_hub/inst/bscan_inst/UPDATE" driven by instance "dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst" located at site "BSCAN_X0Y0"
#startgroup
create_pblock CLKAG_dbg_hub/inst/bscan_inst/UPDATE
add_cells_to_pblock [get_pblocks  CLKAG_dbg_hub/inst/bscan_inst/UPDATE] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="dbg_hub/inst/bscan_inst/UPDATE"}]]]
resize_pblock [get_pblocks CLKAG_dbg_hub/inst/bscan_inst/UPDATE] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "dbg_hub/inst/idrck" driven by instance "dbg_hub/inst/u_bufg_icon" located at site "BUFGCTRL_X0Y0"
#startgroup
create_pblock CLKAG_dbg_hub/inst/idrck
add_cells_to_pblock [get_pblocks  CLKAG_dbg_hub/inst/idrck] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="dbg_hub/inst/idrck"}]]]
resize_pblock [get_pblocks CLKAG_dbg_hub/inst/idrck] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup

# Clock net "xlnx_opt_" driven by instance "IBUF" located at site "IOB_X1Y126"
#startgroup
create_pblock CLKAG_xlnx_opt_
add_cells_to_pblock [get_pblocks  CLKAG_xlnx_opt_] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL && NAME!=clk6MHzGen/U0/mmcm_adv_inst} -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="xlnx_opt_"}]]]
resize_pblock [get_pblocks CLKAG_xlnx_opt_] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0 CLOCKREGION_X0Y1:CLOCKREGION_X0Y1 CLOCKREGION_X0Y2:CLOCKREGION_X0Y2 CLOCKREGION_X0Y3:CLOCKREGION_X0Y3 CLOCKREGION_X1Y0:CLOCKREGION_X1Y0 CLOCKREGION_X1Y1:CLOCKREGION_X1Y1 CLOCKREGION_X1Y2:CLOCKREGION_X1Y2 CLOCKREGION_X1Y3:CLOCKREGION_X1Y3}
#endgroup
