{"vcs1":{"timestamp_begin":1745159468.304407993, "rt":6.23, "ut":6.29, "st":0.47}}
{"vcselab":{"timestamp_begin":1745159474.616127836, "rt":0.30, "ut":0.18, "st":0.12}}
{"link":{"timestamp_begin":1745159474.981495988, "rt":0.34, "ut":0.16, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1745159467.688367418}
{"VCS_COMP_START_TIME": 1745159467.688367418}
{"VCS_COMP_END_TIME": 1745159475.470161342}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -o simv"}
{"vcs1": {"peak_mem": 475364}}
{"vcselab": {"peak_mem": 166728}}
