INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/james/source/repos/E_E-324/project_01-2/project_01-2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/james/source/repos/E_E-324/project_01-2/project_01-2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/james/source/repos/E_E-324/project_01-2/project_01-2.srcs/sources_1/imports/new/wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin_count
INFO: [VRFC 10-311] analyzing module count_wrap
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/james/source/repos/E_E-324/project_01-2/project_01-2.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
