$date
	Tue Sep  9 09:42:57 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module priority_encoder_tb $end
$var wire 2 ! y [1:0] $end
$var wire 1 " valid $end
$var reg 4 # d [3:0] $end
$scope module uut $end
$var wire 4 $ d [3:0] $end
$var reg 1 " valid $end
$var reg 2 % y [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
b0 $
b0 #
0"
b0 !
$end
#10
1"
b1 #
b1 $
#20
b1 !
b1 %
b10 #
b10 $
#30
b10 !
b10 %
b100 #
b100 $
#40
b11 !
b11 %
b1000 #
b1000 $
#50
b10 !
b10 %
b110 #
b110 $
#60
b11 !
b11 %
b1011 #
b1011 $
#75
