# Design Verification & Chip Design Enthusiast | ASIC / SoC / FPGA Engineer

ðŸš€ Passionate about bridging design and verification to deliver reliable, high-performance silicon.  
I specialize in building robust, reusable verification environments and driving designs from RTL to tapeout.

## ðŸ’» Core Skills
- SystemVerilog
- UVM
- Verilog
- RTL Design
- Constrained-Random Verification
- Assertions (SVA)
- Functional Coverage
- Debugging
- Testbench Architecture

## ðŸŽ¯ Interests & Focus Areas
- ASIC & SoC Functional Verification
- Protocol & Interconnect Verification (AXI, AHB, APB)
- RTL Design & Timing Optimization
- FPGA Prototyping & Digital Logic Design
- Low-Power & DFT Concepts

## ðŸŽ“ Education
**Masterâ€™s in Computer Engineering** â€“ California State University, Northridge

## ðŸŒ± Currently Exploring
- Advanced verification methodologies
- Coverage-driven verification
- AI-assisted verification flows

## ðŸ’¡ Motivation
Iâ€™m deeply passionate about finding bugs before silicon doesâ€”because great chips start with great verification.

## ðŸ“« Letâ€™s Connect
Open to collaboration, learning, and innovative chip design discussions!
