============================================================
   Tang Dynasty, V5.6.69102
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = C:/Anlogic/TD5.6.6910.2/bin/td.exe
   Built at =   20:14:16 Feb 16 2023
   Run by =     shaka
   Run Date =   Sun Mar  5 19:55:30 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(40)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(51)
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../Src/top.v(52)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(61)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(68)
HDL-1007 : undeclared symbol 'depth', assumed default net type 'wire' in ../../../Src/top.v(81)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(85)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(100)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(105)
HDL-1007 : undeclared symbol 'wrusedw', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(106)
RUN-1001 : Project manager successfully analyzed 7 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.69102.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.69102 , DB_VERSION=46146
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 5 view nodes, 26 trigger nets, 26 data nets.
KIT-1004 : Chipwatcher code = 1100100100111000
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.6910.2/cw/ -file adc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=5,BUS_DIN_NUM=26,BUS_CTRL_NUM=72,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0110100}) in C:/Anlogic/TD5.6.6910.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=94) in C:/Anlogic/TD5.6.6910.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=94) in C:/Anlogic/TD5.6.6910.2/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.6910.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=5,BUS_DIN_NUM=26,BUS_CTRL_NUM=72,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0110100}) in C:/Anlogic/TD5.6.6910.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=5,BUS_DIN_NUM=26,BUS_CTRL_NUM=72,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0110100}) in C:/Anlogic/TD5.6.6910.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.6910.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in C:/Anlogic/TD5.6.6910.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.6910.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=5,BUS_DIN_NUM=26,BUS_CTRL_NUM=72,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0110100})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=94)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=94)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=5,BUS_DIN_NUM=26,BUS_CTRL_NUM=72,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0110100})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=5,BUS_DIN_NUM=26,BUS_CTRL_NUM=72,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000,32'sb0110100})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model top
SYN-1032 : 2010/23 useful/useless nets, 1125/12 useful/useless insts
SYN-1016 : Merged 28 instances.
SYN-1032 : 1759/4 useful/useless nets, 1484/4 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 1743/16 useful/useless nets, 1472/12 useful/useless insts
SYN-1021 : Optimized 3 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 3 mux instances.
SYN-1015 : Optimize round 1, 346 better
SYN-1014 : Optimize round 2
SYN-1032 : 1487/45 useful/useless nets, 1216/48 useful/useless insts
SYN-1015 : Optimize round 2, 96 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 19 IOs to PADs
RUN-1002 : start command "update_pll_param -module top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1511/157 useful/useless nets, 1263/31 useful/useless insts
SYN-1016 : Merged 21 instances.
SYN-2571 : Optimize after map_dsp, round 1, 209 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 24 instances.
SYN-2501 : Optimize round 1, 50 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 16 macro adder
SYN-1019 : Optimized 13 mux instances.
SYN-1016 : Merged 11 instances.
SYN-1032 : 1903/5 useful/useless nets, 1655/4 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 186 (3.67), #lev = 6 (1.95)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 198 (3.65), #lev = 4 (1.79)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 454 instances into 198 LUTs, name keeping = 73%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 311 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 112 adder to BLE ...
SYN-4008 : Packed 112 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.626661s wall, 1.109375s user + 0.078125s system = 1.187500s CPU (73.0%)

RUN-1004 : used memory is 147 MB, reserved memory is 111 MB, peak memory is 150 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-4036 : The kept net key1_dup_3 is useless
SYN-5055 WARNING: The kept net fifo_list/fifo_list/ram_inst/dob_tmp[7] will be merged to another kept net fifo_list/fifo_out[7]
SYN-5055 WARNING: The kept net tx/uart_data[7] will be merged to another kept net fifo_list/fifo_out[7]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/ram_inst/dob_tmp[6] will be merged to another kept net fifo_list/fifo_out[6]
SYN-5055 WARNING: The kept net tx/uart_data[6] will be merged to another kept net fifo_list/fifo_out[6]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/ram_inst/dob_tmp[5] will be merged to another kept net fifo_list/fifo_out[5]
SYN-5055 WARNING: The kept net tx/uart_data[5] will be merged to another kept net fifo_list/fifo_out[5]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/ram_inst/dob_tmp[4] will be merged to another kept net fifo_list/fifo_out[4]
SYN-5055 WARNING: The kept net tx/uart_data[4] will be merged to another kept net fifo_list/fifo_out[4]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/ram_inst/dob_tmp[3] will be merged to another kept net fifo_list/fifo_out[3]
SYN-5055 WARNING: The kept net tx/uart_data[3] will be merged to another kept net fifo_list/fifo_out[3]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (207 clock/control pins, 0 other pins).
SYN-4024 : Net "clk_dup_3" drives clk pins.
SYN-4024 : Net "adc/clk_adc" drives clk pins.
SYN-4025 : Tag rtl::Net adc/clk_adc as clock net
SYN-4025 : Tag rtl::Net clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc/clk_adc to drive 9 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 1118 instances
RUN-0007 : 428 luts, 489 seqs, 94 mslices, 55 lslices, 19 pads, 28 brams, 0 dsps
RUN-1001 : There are total 1390 nets
RUN-6004 WARNING: There are 4 nets with only 1 pin.
RUN-1001 : 774 nets have 2 pins
RUN-1001 : 475 nets have [3 - 5] pins
RUN-1001 : 84 nets have [6 - 10] pins
RUN-1001 : 26 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      8      
RUN-1001 :   No   |  No   |  Yes  |     227     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     254     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   7   |     6      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 13
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1116 instances, 428 luts, 489 seqs, 149 slices, 24 macros(149 instances: 94 mslices 55 lslices)
PHY-0007 : Cell area utilization is 3%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 385889
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1116.
PHY-3001 : End clustering;  0.000023s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 262656, overlap = 72
PHY-3002 : Step(2): len = 180034, overlap = 72
PHY-3002 : Step(3): len = 112116, overlap = 72
PHY-3002 : Step(4): len = 102827, overlap = 72
PHY-3002 : Step(5): len = 69562.4, overlap = 72
PHY-3002 : Step(6): len = 59446.1, overlap = 72
PHY-3002 : Step(7): len = 55346.5, overlap = 67.5
PHY-3002 : Step(8): len = 51681.5, overlap = 72
PHY-3002 : Step(9): len = 46375.9, overlap = 72
PHY-3002 : Step(10): len = 43756.7, overlap = 72
PHY-3002 : Step(11): len = 40384.3, overlap = 72
PHY-3002 : Step(12): len = 38926.1, overlap = 72
PHY-3002 : Step(13): len = 38349.9, overlap = 72
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.61764e-07
PHY-3002 : Step(14): len = 36972.9, overlap = 72
PHY-3002 : Step(15): len = 37706.2, overlap = 72
PHY-3002 : Step(16): len = 35174.5, overlap = 67.5
PHY-3002 : Step(17): len = 35309.5, overlap = 67.5
PHY-3002 : Step(18): len = 35294.8, overlap = 65.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.92353e-06
PHY-3002 : Step(19): len = 35001, overlap = 65.25
PHY-3002 : Step(20): len = 35041.1, overlap = 65.25
PHY-3002 : Step(21): len = 34894.3, overlap = 67.5
PHY-3002 : Step(22): len = 34948.1, overlap = 67.5
PHY-3002 : Step(23): len = 32939.2, overlap = 63
PHY-3002 : Step(24): len = 33137.5, overlap = 67.5
PHY-3002 : Step(25): len = 33724.8, overlap = 65.25
PHY-3002 : Step(26): len = 32012.5, overlap = 56.25
PHY-3002 : Step(27): len = 31439.3, overlap = 56.25
PHY-3002 : Step(28): len = 31523.3, overlap = 54
PHY-3002 : Step(29): len = 31470.9, overlap = 56.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.84706e-06
PHY-3002 : Step(30): len = 31588.8, overlap = 54
PHY-3002 : Step(31): len = 31646.3, overlap = 54
PHY-3002 : Step(32): len = 31793.6, overlap = 54
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 7.69412e-06
PHY-3002 : Step(33): len = 32884.7, overlap = 58.5
PHY-3002 : Step(34): len = 32986.5, overlap = 58.5
PHY-3002 : Step(35): len = 33273.5, overlap = 58.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 1.53882e-05
PHY-3002 : Step(36): len = 35155, overlap = 49.5
PHY-3002 : Step(37): len = 35486.9, overlap = 49.5
PHY-3002 : Step(38): len = 35598.6, overlap = 49.5
PHY-3002 : Step(39): len = 35587.9, overlap = 49.5
PHY-3002 : Step(40): len = 35402.5, overlap = 47.25
PHY-3002 : Step(41): len = 35381.9, overlap = 47.25
PHY-3002 : Step(42): len = 35668.9, overlap = 47.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 3.07765e-05
PHY-3002 : Step(43): len = 36349.8, overlap = 49.5
PHY-3002 : Step(44): len = 36437.6, overlap = 49.5
PHY-3002 : Step(45): len = 36876.1, overlap = 54
PHY-3002 : Step(46): len = 36981, overlap = 54
PHY-3002 : Step(47): len = 36568.1, overlap = 49.5
PHY-3002 : Step(48): len = 36430.9, overlap = 49.5
PHY-3002 : Step(49): len = 36252.5, overlap = 51.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 6.15529e-05
PHY-3002 : Step(50): len = 36690.9, overlap = 51.75
PHY-3002 : Step(51): len = 36893.3, overlap = 51.75
PHY-3002 : Step(52): len = 37130.3, overlap = 54
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019141s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(53): len = 39503.4, overlap = 7.28125
PHY-3002 : Step(54): len = 39541.7, overlap = 7.90625
PHY-3002 : Step(55): len = 37970.5, overlap = 8.53125
PHY-3002 : Step(56): len = 38003.6, overlap = 9.03125
PHY-3002 : Step(57): len = 37534.6, overlap = 7.21875
PHY-3002 : Step(58): len = 37654.8, overlap = 8.25
PHY-3002 : Step(59): len = 37242.8, overlap = 11.6562
PHY-3002 : Step(60): len = 36553.2, overlap = 10.4375
PHY-3002 : Step(61): len = 36594.3, overlap = 10.5625
PHY-3002 : Step(62): len = 36082.2, overlap = 10.6875
PHY-3002 : Step(63): len = 36155, overlap = 11.0938
PHY-3002 : Step(64): len = 36141.4, overlap = 10.8125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.28525e-05
PHY-3002 : Step(65): len = 36751.7, overlap = 51.1875
PHY-3002 : Step(66): len = 36896.8, overlap = 51.2188
PHY-3002 : Step(67): len = 37739.8, overlap = 41.5312
PHY-3002 : Step(68): len = 38225, overlap = 38.5938
PHY-3002 : Step(69): len = 38385.8, overlap = 37.5938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.5705e-05
PHY-3002 : Step(70): len = 38172.8, overlap = 34.5
PHY-3002 : Step(71): len = 38249.1, overlap = 32.0938
PHY-3002 : Step(72): len = 37940.1, overlap = 32.3125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.14101e-05
PHY-3002 : Step(73): len = 37866.3, overlap = 31.5
PHY-3002 : Step(74): len = 37952.8, overlap = 31.3125
PHY-3002 : Step(75): len = 38000.6, overlap = 31.1562
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00018282
PHY-3002 : Step(76): len = 37887.5, overlap = 28.0312
PHY-3002 : Step(77): len = 37991, overlap = 27.8438
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00036564
PHY-3002 : Step(78): len = 38036.1, overlap = 27.6875
PHY-3002 : Step(79): len = 38036.1, overlap = 27.6875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000731281
PHY-3002 : Step(80): len = 38011.5, overlap = 26.9688
PHY-3002 : Step(81): len = 38011.5, overlap = 26.9688
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00146256
PHY-3002 : Step(82): len = 38135.9, overlap = 27.8438
PHY-3002 : Step(83): len = 38135.9, overlap = 27.8438
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00292512
PHY-3002 : Step(84): len = 38152.2, overlap = 28.3438
PHY-3002 : Step(85): len = 38206.5, overlap = 27.3125
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00585024
PHY-3002 : Step(86): len = 38208.7, overlap = 27.5312
PHY-3002 : Step(87): len = 38208.7, overlap = 27.5312
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 64.78 peak overflow 4.31
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1390.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 48272, over cnt = 149(0%), over = 595, worst = 22
PHY-1001 : End global iterations;  0.123447s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 35.00, top5 = 19.32, top10 = 12.45, top15 = 8.98.
PHY-1001 : End incremental global routing;  0.192368s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (16.2%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 6014, tnet num: 1388, tinst num: 1116, tnode num: 8009, tedge num: 10101.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.184524s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (93.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.402420s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (58.2%)

OPT-1001 : Current memory(MB): used = 200, reserve = 165, peak = 200.
OPT-1001 : End physical optimization;  0.418669s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (56.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 428 LUT to BLE ...
SYN-4008 : Packed 428 LUT and 178 SEQ to BLE.
SYN-4003 : Packing 311 remaining SEQ's ...
SYN-4005 : Packed 197 SEQ with LUT/SLICE
SYN-4006 : 75 single LUT's are left
SYN-4006 : 114 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 542/871 primitive instances ...
PHY-3001 : End packing;  0.047937s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (97.8%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 504 instances
RUN-1001 : 226 mslices, 226 lslices, 19 pads, 28 brams, 0 dsps
RUN-1001 : There are total 1217 nets
RUN-6004 WARNING: There are 4 nets with only 1 pin.
RUN-1001 : 585 nets have 2 pins
RUN-1001 : 489 nets have [3 - 5] pins
RUN-1001 : 87 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 22 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 502 instances, 452 slices, 24 macros(149 instances: 94 mslices 55 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 38869.6, Over = 36.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.87826e-05
PHY-3002 : Step(88): len = 37889.8, overlap = 39
PHY-3002 : Step(89): len = 37930.9, overlap = 40.75
PHY-3002 : Step(90): len = 37812.5, overlap = 41.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.75652e-05
PHY-3002 : Step(91): len = 38001.6, overlap = 40.5
PHY-3002 : Step(92): len = 38148.9, overlap = 38.75
PHY-3002 : Step(93): len = 38494.1, overlap = 36.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.51305e-05
PHY-3002 : Step(94): len = 38667, overlap = 35.75
PHY-3002 : Step(95): len = 38909.8, overlap = 36
PHY-3002 : Step(96): len = 39020.3, overlap = 35.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.131404s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (23.8%)

PHY-3001 : Trial Legalized: Len = 52486.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00868619
PHY-3002 : Step(97): len = 51113.7, overlap = 1
PHY-3002 : Step(98): len = 48081.2, overlap = 5.75
PHY-3002 : Step(99): len = 47106.2, overlap = 7.75
PHY-3002 : Step(100): len = 45754.9, overlap = 9.25
PHY-3002 : Step(101): len = 45040.2, overlap = 11.75
PHY-3002 : Step(102): len = 43916.4, overlap = 14.25
PHY-3002 : Step(103): len = 43285.5, overlap = 15.5
PHY-3002 : Step(104): len = 43030.3, overlap = 16.75
PHY-3002 : Step(105): len = 43005.9, overlap = 17
PHY-3002 : Step(106): len = 42715.8, overlap = 17.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0168144
PHY-3002 : Step(107): len = 42689.2, overlap = 17
PHY-3002 : Step(108): len = 42496.9, overlap = 17
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0285
PHY-3002 : Step(109): len = 42476.3, overlap = 17.5
PHY-3002 : Step(110): len = 42362.6, overlap = 17.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005221s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 47306.9, Over = 0
PHY-3001 : Spreading special nets. 7 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.005722s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 12 instances has been re-located, deltaX = 0, deltaY = 12, maxDist = 1.
PHY-3001 : Final: Len = 47614.9, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 66/1217.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 60536, over cnt = 176(0%), over = 267, worst = 5
PHY-1002 : len = 61600, over cnt = 99(0%), over = 130, worst = 4
PHY-1002 : len = 62248, over cnt = 52(0%), over = 66, worst = 3
PHY-1002 : len = 63144, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 63176, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.233673s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (20.1%)

PHY-1001 : Congestion index: top1 = 27.82, top5 = 20.75, top10 = 15.53, top15 = 11.72.
PHY-1001 : End incremental global routing;  0.305252s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (40.9%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5218, tnet num: 1215, tinst num: 502, tnode num: 6696, tedge num: 9076.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.203322s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (92.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.534368s wall, 0.312500s user + 0.031250s system = 0.343750s CPU (64.3%)

OPT-1001 : Current memory(MB): used = 204, reserve = 169, peak = 204.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.002009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1050/1217.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 63176, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.008114s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 27.82, top5 = 20.75, top10 = 15.53, top15 = 11.72.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.002378s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 27.344828
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.622970s wall, 0.390625s user + 0.031250s system = 0.421875s CPU (67.7%)

RUN-1003 : finish command "place" in  6.601342s wall, 1.453125s user + 0.562500s system = 2.015625s CPU (30.5%)

RUN-1004 : used memory is 183 MB, reserved memory is 149 MB, peak memory is 206 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 504 instances
RUN-1001 : 226 mslices, 226 lslices, 19 pads, 28 brams, 0 dsps
RUN-1001 : There are total 1217 nets
RUN-6004 WARNING: There are 4 nets with only 1 pin.
RUN-1001 : 585 nets have 2 pins
RUN-1001 : 489 nets have [3 - 5] pins
RUN-1001 : 87 nets have [6 - 10] pins
RUN-1001 : 24 nets have [11 - 20] pins
RUN-1001 : 22 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5218, tnet num: 1215, tinst num: 502, tnode num: 6696, tedge num: 9076.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 226 mslices, 226 lslices, 19 pads, 28 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1215 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 692 clock pins, and constraint 1478 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 59744, over cnt = 177(0%), over = 270, worst = 6
PHY-1002 : len = 60936, over cnt = 100(0%), over = 129, worst = 4
PHY-1002 : len = 61728, over cnt = 39(0%), over = 45, worst = 3
PHY-1002 : len = 62304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.235869s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (6.6%)

PHY-1001 : Congestion index: top1 = 27.91, top5 = 20.71, top10 = 15.43, top15 = 11.59.
PHY-1001 : End global routing;  0.299980s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (31.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 232, reserve = 198, peak = 246.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-1001 : clock net adc/clk_adc_syn_4 will be merged with clock adc/clk_adc
PHY-5010 WARNING: Net type/depth[12] is skipped due to 0 input or output
PHY-5010 WARNING: Net type/depth[11] is skipped due to 0 input or output
PHY-5010 WARNING: Net type/depth[10] is skipped due to 0 input or output
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net type/depth[12] is skipped due to 0 input or output
PHY-5010 WARNING: Net type/depth[11] is skipped due to 0 input or output
PHY-5010 WARNING: Net type/depth[10] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 497, reserve = 467, peak = 497.
PHY-1001 : End build detailed router design. 4.041674s wall, 3.171875s user + 0.062500s system = 3.234375s CPU (80.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 24560, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.266816s wall, 1.171875s user + 0.000000s system = 1.171875s CPU (92.5%)

PHY-1001 : Current memory(MB): used = 530, reserve = 500, peak = 530.
PHY-1001 : End phase 1; 1.278070s wall, 1.171875s user + 0.000000s system = 1.171875s CPU (91.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 31% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 64% nets.
PHY-1001 : Routed 87% nets.
PHY-1022 : len = 237888, over cnt = 34(0%), over = 34, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 531, reserve = 501, peak = 531.
PHY-1001 : End initial routed; 6.480168s wall, 5.312500s user + 0.031250s system = 5.343750s CPU (82.5%)

PHY-1001 : Current memory(MB): used = 531, reserve = 501, peak = 531.
PHY-1001 : End phase 2; 6.480226s wall, 5.312500s user + 0.031250s system = 5.343750s CPU (82.5%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 237704, over cnt = 9(0%), over = 9, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.090652s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (34.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 237792, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.030693s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (152.7%)

PHY-1001 : Commit to database.....
PHY-1001 : 11 feed throughs used by 11 nets
PHY-1001 : End commit to database; 0.190507s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (90.2%)

PHY-1001 : Current memory(MB): used = 544, reserve = 514, peak = 544.
PHY-1001 : End phase 3; 0.451055s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (83.1%)

PHY-1003 : Routed, final wirelength = 237792
PHY-1001 : Current memory(MB): used = 544, reserve = 515, peak = 544.
PHY-1001 : End export database. 0.016294s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (95.9%)

PHY-1001 : End detail routing;  12.535569s wall, 10.265625s user + 0.109375s system = 10.375000s CPU (82.8%)

RUN-1003 : finish command "route" in  13.162919s wall, 10.671875s user + 0.109375s system = 10.781250s CPU (81.9%)

RUN-1004 : used memory is 476 MB, reserved memory is 447 MB, peak memory is 544 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        19
  #input                   14
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      744   out of  19600    3.80%
#reg                      510   out of  19600    2.60%
#le                       858
  #lut only               348   out of    858   40.56%
  #reg only               114   out of    858   13.29%
  #lut&reg                396   out of    858   46.15%
#dsp                        0   out of     29    0.00%
#bram                      24   out of     64   37.50%
  #bram9k                  24
  #fifo9k                   0
#bram32k                    4   out of     16   25.00%
#pad                       19   out of     66   28.79%
  #ireg                    10
  #oreg                     5
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                      Fanout
#1        clk_dup_3            GCLK               io                 clk_syn_4.di                220
#2        config_inst_syn_9    GCLK               config             config_inst.jtck            118
#3        adc/clk_adc          GCLK               mslice             adc/clk_adc_reg_syn_5.q0    8


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     clk          INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      IREG    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      IREG    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      IREG    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      IREG    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      IREG    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      IREG    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      IREG    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      IREG    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
     key1         INPUT        P50        LVCMOS25          N/A          PULLUP      NONE    
     key2         INPUT        P30        LVCMOS25          N/A           N/A        IREG    
   reset_n        INPUT        P55        LVCMOS25          N/A          PULLUP      NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      IREG    
   adc_clk       OUTPUT        P57        LVCMOS25           8            NONE       OREG    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        OREG    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       OREG    
    start        OUTPUT        P59        LVCMOS25           8            NONE       OREG    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       OREG    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |top            |858    |595     |149     |525     |28      |0       |
|  adc                               |adc_ctrl       |10     |10      |0       |10      |0       |0       |
|  fifo_list                         |fifo_ctrl      |120    |78      |36      |53      |4       |0       |
|    fifo_list                       |fifo           |113    |71      |36      |48      |4       |0       |
|      ram_inst                      |ram_infer_fifo |8      |8       |0       |0       |4       |0       |
|  rx                                |uart_rx        |54     |48      |6       |36      |0       |0       |
|  tx                                |uart_tx        |61     |46      |8       |37      |0       |0       |
|  type                              |type_choice    |118    |110     |8       |63      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |493    |301     |91      |310     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |493    |301     |91      |310     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |209    |124     |0       |203     |0       |0       |
|        reg_inst                    |register       |207    |122     |0       |201     |0       |0       |
|        tap_inst                    |tap            |2      |2       |0       |2       |0       |0       |
|      trigger_inst                  |trigger        |284    |177     |91      |107     |0       |0       |
|        bus_inst                    |bus_top        |81     |47      |30      |28      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det        |1      |0       |0       |1       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |3      |3       |0       |3       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det        |27     |14      |10      |7       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det        |26     |16      |10      |9       |0       |0       |
|          BUS_DETECTOR[4]$bus_nodes |bus_det        |24     |14      |10      |8       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |111    |82      |29      |52      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       566   
    #2          2       351   
    #3          3       102   
    #4          4        36   
    #5        5-10       90   
    #6        11-50      38   
    #7       51-100      4    
    #8       101-500     2    
  Average     3.05            

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
PRG-1000 : <!-- HMAC is: 7158798d3ac9d088d4bb0dda9efa02569fe81c809ac7f47025b818318154f57a -->
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 502
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1217, pip num: 13847
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 11
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1569 valid insts, and 35970 bits set as '1'.
BIT-1004 : the usercode register value: 00000000010000011100100100111000
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  2.838490s wall, 14.500000s user + 0.140625s system = 14.640625s CPU (515.8%)

RUN-1004 : used memory is 479 MB, reserved memory is 452 MB, peak memory is 677 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230305_195530.log"
