{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669561819428 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669561819429 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 27 20:40:19 2022 " "Processing started: Sun Nov 27 20:40:19 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669561819429 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669561819429 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu_16bit -c cpu_16bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu_16bit -c cpu_16bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669561819429 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669561820019 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669561820019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "D:/iitb-cpu/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669561834410 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "D:/iitb-cpu/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669561834410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669561834410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "D:/iitb-cpu/DUT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669561834413 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "D:/iitb-cpu/DUT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669561834413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669561834413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_65536x16.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ram_65536x16.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM_65536X16-Behavioral " "Found design unit 1: RAM_65536X16-Behavioral" {  } { { "RAM_65536X16.vhdl" "" { Text "D:/iitb-cpu/RAM_65536X16.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669561834416 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_65536X16 " "Found entity 1: RAM_65536X16" {  } { { "RAM_65536X16.vhdl" "" { Text "D:/iitb-cpu/RAM_65536X16.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669561834416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669561834416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file register.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-sim " "Found design unit 1: reg-sim" {  } { { "Register.vhdl" "" { Text "D:/iitb-cpu/Register.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669561834419 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "Register.vhdl" "" { Text "D:/iitb-cpu/Register.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669561834419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669561834419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-Struct " "Found design unit 1: register_file-Struct" {  } { { "register_file.vhdl" "" { Text "D:/iitb-cpu/register_file.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669561834423 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhdl" "" { Text "D:/iitb-cpu/register_file.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669561834423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669561834423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub16.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file addsub16.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addSub16-struct " "Found design unit 1: addSub16-struct" {  } { { "addSub16.vhdl" "" { Text "D:/iitb-cpu/addSub16.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669561834425 ""} { "Info" "ISGN_ENTITY_NAME" "1 addSub16 " "Found entity 1: addSub16" {  } { { "addSub16.vhdl" "" { Text "D:/iitb-cpu/addSub16.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669561834425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669561834425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_16bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file cpu_16bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-construct " "Found design unit 1: cpu-construct" {  } { { "cpu_16bit.vhdl" "" { Text "D:/iitb-cpu/cpu_16bit.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669561834428 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu_16bit.vhdl" "" { Text "D:/iitb-cpu/cpu_16bit.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669561834428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669561834428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_rij.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu_rij.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-struct " "Found design unit 1: ALU-struct" {  } { { "alu_rij.vhdl" "" { Text "D:/iitb-cpu/alu_rij.vhdl" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669561834431 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu_rij.vhdl" "" { Text "D:/iitb-cpu/alu_rij.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669561834431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669561834431 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669561834489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:add_instance " "Elaborating entity \"cpu\" for hierarchy \"cpu:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "D:/iitb-cpu/DUT.vhdl" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669561834491 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "adderA cpu_16bit.vhdl(64) " "VHDL Signal Declaration warning at cpu_16bit.vhdl(64): used implicit default value for signal \"adderA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu_16bit.vhdl" "" { Text "D:/iitb-cpu/cpu_16bit.vhdl" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669561834494 "|DUT|cpu:add_instance"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "adderB cpu_16bit.vhdl(64) " "VHDL Signal Declaration warning at cpu_16bit.vhdl(64): used implicit default value for signal \"adderB\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu_16bit.vhdl" "" { Text "D:/iitb-cpu/cpu_16bit.vhdl" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669561834494 "|DUT|cpu:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adderS cpu_16bit.vhdl(64) " "Verilog HDL or VHDL warning at cpu_16bit.vhdl(64): object \"adderS\" assigned a value but never read" {  } { { "cpu_16bit.vhdl" "" { Text "D:/iitb-cpu/cpu_16bit.vhdl" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669561834494 "|DUT|cpu:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adderC cpu_16bit.vhdl(65) " "Verilog HDL or VHDL warning at cpu_16bit.vhdl(65): object \"adderC\" assigned a value but never read" {  } { { "cpu_16bit.vhdl" "" { Text "D:/iitb-cpu/cpu_16bit.vhdl" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669561834494 "|DUT|cpu:add_instance"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adderZ cpu_16bit.vhdl(65) " "Verilog HDL or VHDL warning at cpu_16bit.vhdl(65): object \"adderZ\" assigned a value but never read" {  } { { "cpu_16bit.vhdl" "" { Text "D:/iitb-cpu/cpu_16bit.vhdl" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669561834495 "|DUT|cpu:add_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addSub16 cpu:add_instance\|addSub16:adder " "Elaborating entity \"addSub16\" for hierarchy \"cpu:add_instance\|addSub16:adder\"" {  } { { "cpu_16bit.vhdl" "adder" { Text "D:/iitb-cpu/cpu_16bit.vhdl" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669561834495 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry addSub16.vhdl(19) " "VHDL Process Statement warning at addSub16.vhdl(19): signal \"carry\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "addSub16.vhdl" "" { Text "D:/iitb-cpu/addSub16.vhdl" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669561834497 "|DUT|cpu:add_instance|addSub16:adder"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry addSub16.vhdl(20) " "VHDL Process Statement warning at addSub16.vhdl(20): signal \"carry\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "addSub16.vhdl" "" { Text "D:/iitb-cpu/addSub16.vhdl" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669561834497 "|DUT|cpu:add_instance|addSub16:adder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_65536X16 cpu:add_instance\|RAM_65536X16:ram " "Elaborating entity \"RAM_65536X16\" for hierarchy \"cpu:add_instance\|RAM_65536X16:ram\"" {  } { { "cpu_16bit.vhdl" "ram" { Text "D:/iitb-cpu/cpu_16bit.vhdl" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669561834498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU cpu:add_instance\|ALU:A " "Elaborating entity \"ALU\" for hierarchy \"cpu:add_instance\|ALU:A\"" {  } { { "cpu_16bit.vhdl" "A" { Text "D:/iitb-cpu/cpu_16bit.vhdl" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669561834501 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adderA alu_rij.vhdl(34) " "Verilog HDL or VHDL warning at alu_rij.vhdl(34): object \"adderA\" assigned a value but never read" {  } { { "alu_rij.vhdl" "" { Text "D:/iitb-cpu/alu_rij.vhdl" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669561834504 "|DUT|cpu:add_instance|ALU:A"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adderB alu_rij.vhdl(34) " "Verilog HDL or VHDL warning at alu_rij.vhdl(34): object \"adderB\" assigned a value but never read" {  } { { "alu_rij.vhdl" "" { Text "D:/iitb-cpu/alu_rij.vhdl" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669561834504 "|DUT|cpu:add_instance|ALU:A"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "adderS alu_rij.vhdl(34) " "VHDL Signal Declaration warning at alu_rij.vhdl(34): used implicit default value for signal \"adderS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "alu_rij.vhdl" "" { Text "D:/iitb-cpu/alu_rij.vhdl" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669561834505 "|DUT|cpu:add_instance|ALU:A"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "adderC alu_rij.vhdl(35) " "VHDL Signal Declaration warning at alu_rij.vhdl(35): used implicit default value for signal \"adderC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "alu_rij.vhdl" "" { Text "D:/iitb-cpu/alu_rij.vhdl" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669561834505 "|DUT|cpu:add_instance|ALU:A"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "adderZ alu_rij.vhdl(35) " "VHDL Signal Declaration warning at alu_rij.vhdl(35): used implicit default value for signal \"adderZ\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "alu_rij.vhdl" "" { Text "D:/iitb-cpu/alu_rij.vhdl" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1669561834505 "|DUT|cpu:add_instance|ALU:A"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bin alu_rij.vhdl(49) " "Verilog HDL or VHDL warning at alu_rij.vhdl(49): object \"bin\" assigned a value but never read" {  } { { "alu_rij.vhdl" "" { Text "D:/iitb-cpu/alu_rij.vhdl" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669561834505 "|DUT|cpu:add_instance|ALU:A"}
{ "Error" "EVRFX_VHDL_ERROR_INDEX_VALUE_IS_OUTSIDE_ARRAY_RANGE" "8 5 downto 0 Imm alu_rij.vhdl(78) " "VHDL error at alu_rij.vhdl(78): index value 8 is outside the range (5 downto 0) of object \"Imm\"" {  } { { "alu_rij.vhdl" "" { Text "D:/iitb-cpu/alu_rij.vhdl" 78 0 0 } }  } 0 10385 "VHDL error at %4!s!: index value %1!s! is outside the range (%2!s!) of object \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669561834513 ""}
{ "Error" "EVRFX_VHDL_SOME_ELEMENTS_IN_AGGREGATE_ARE_MISSING" "alu_rij.vhdl(78) " "VHDL aggregate error at alu_rij.vhdl(78): aggregate for array type or record type object must cover all elements of object" {  } { { "alu_rij.vhdl" "" { Text "D:/iitb-cpu/alu_rij.vhdl" 78 0 0 } }  } 0 10487 "VHDL aggregate error at %1!s!: aggregate for array type or record type object must cover all elements of object" 0 0 "Analysis & Synthesis" 0 -1 1669561834513 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "cpu:add_instance\|ALU:A " "Can't elaborate user hierarchy \"cpu:add_instance\|ALU:A\"" {  } { { "cpu_16bit.vhdl" "A" { Text "D:/iitb-cpu/cpu_16bit.vhdl" 85 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669561834515 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 14 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669561834703 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 27 20:40:34 2022 " "Processing ended: Sun Nov 27 20:40:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669561834703 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669561834703 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669561834703 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669561834703 ""}
