This repository documents my learning journey of SystemVerilog and UVM.
The SystemVerilog part follows Cadenceâ€™s official SystemVerilog course (including corresponding labs), and the UVM part is based on the textbook SystemVerilog for Verification.
