{"Source Block": ["verilog-ethernet/rtl/axis_eth_fcs_insert.v@72:82@HdlIdDef", "\n// datapath control signals\nreg reset_crc;\nreg update_crc;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg busy_reg = 0;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\n"], "Clone Blocks": [["verilog-ethernet/rtl/axis_eth_fcs_insert.v@72:82", "\n// datapath control signals\nreg reset_crc;\nreg update_crc;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg busy_reg = 0;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert.v@76:86", "\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg busy_reg = 0;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\nwire [31:0] crc_next;\n\n// internal datapath\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert.v@76:86", "\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg busy_reg = 0;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\nwire [31:0] crc_next;\n\n// internal datapath\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert.v@69:79", "    STATE_FCS = 2'd3;\n\nreg [1:0] state_reg = STATE_IDLE, state_next;\n\n// datapath control signals\nreg reset_crc;\nreg update_crc;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg busy_reg = 0;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert.v@74:84", "reg reset_crc;\nreg update_crc;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg busy_reg = 0;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\nwire [31:0] crc_next;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert.v@70:80", "\nreg [1:0] state_reg = STATE_IDLE, state_next;\n\n// datapath control signals\nreg reset_crc;\nreg update_crc;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg busy_reg = 0;\n\n"]], "Diff Content": {"Delete": [[77, "reg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n"]], "Add": [[77, "reg [15:0] frame_ptr_reg = 16'd0, frame_ptr_next;\n"]]}}