strict digraph "compose( ,  )" {
	node [label="\N"];
	"15:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f5b091e3510>",
		def_var="['b_signed']",
		fillcolor=deepskyblue,
		label="15:AS
b_signed = { b[6:0], b[7] };",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['b', 'b']"];
	"17:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f5b091f1190>",
		def_var="['s_signed']",
		fillcolor=deepskyblue,
		label="17:AS
s_signed = a + b_signed;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['a', 'b_signed']"];
	"15:AS" -> "17:AS";
	"19:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f5b091e6990>",
		def_var="['s']",
		fillcolor=deepskyblue,
		label="19:AS
s = (s_signed[7])? { 1'b1, s_signed[6:0] } : s_signed[7:0];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['s_signed', 's_signed', 's_signed']"];
	"20:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f5b09098690>",
		def_var="['overflow']",
		fillcolor=deepskyblue,
		label="20:AS
overflow = a[7] & b[7] & ~s[7] | s_signed[7] & a[7] & b[7];",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['a', 'b', 's', 's_signed', 'a', 'b']"];
	"19:AS" -> "20:AS";
	"17:AS" -> "19:AS";
	"17:AS" -> "20:AS";
}
