|Wrapper
hex0[0] <= SSD:u_hex0.cathodes[0]
hex0[1] <= SSD:u_hex0.cathodes[1]
hex0[2] <= SSD:u_hex0.cathodes[2]
hex0[3] <= SSD:u_hex0.cathodes[3]
hex0[4] <= SSD:u_hex0.cathodes[4]
hex0[5] <= SSD:u_hex0.cathodes[5]
hex0[6] <= SSD:u_hex0.cathodes[6]
hex1[0] <= SSD:u_hex1.cathodes[0]
hex1[1] <= SSD:u_hex1.cathodes[1]
hex1[2] <= SSD:u_hex1.cathodes[2]
hex1[3] <= SSD:u_hex1.cathodes[3]
hex1[4] <= SSD:u_hex1.cathodes[4]
hex1[5] <= SSD:u_hex1.cathodes[5]
hex1[6] <= SSD:u_hex1.cathodes[6]
hex2[0] <= SSD:u_hex2.cathodes[0]
hex2[1] <= SSD:u_hex2.cathodes[1]
hex2[2] <= SSD:u_hex2.cathodes[2]
hex2[3] <= SSD:u_hex2.cathodes[3]
hex2[4] <= SSD:u_hex2.cathodes[4]
hex2[5] <= SSD:u_hex2.cathodes[5]
hex2[6] <= SSD:u_hex2.cathodes[6]
hex3[0] <= SSD:u_hex3.cathodes[0]
hex3[1] <= SSD:u_hex3.cathodes[1]
hex3[2] <= SSD:u_hex3.cathodes[2]
hex3[3] <= SSD:u_hex3.cathodes[3]
hex3[4] <= SSD:u_hex3.cathodes[4]
hex3[5] <= SSD:u_hex3.cathodes[5]
hex3[6] <= SSD:u_hex3.cathodes[6]
hex4[0] <= SSD:u_hex4.cathodes[0]
hex4[1] <= SSD:u_hex4.cathodes[1]
hex4[2] <= SSD:u_hex4.cathodes[2]
hex4[3] <= SSD:u_hex4.cathodes[3]
hex4[4] <= SSD:u_hex4.cathodes[4]
hex4[5] <= SSD:u_hex4.cathodes[5]
hex4[6] <= SSD:u_hex4.cathodes[6]
hex5[0] <= SSD:u_hex5.cathodes[0]
hex5[1] <= SSD:u_hex5.cathodes[1]
hex5[2] <= SSD:u_hex5.cathodes[2]
hex5[3] <= SSD:u_hex5.cathodes[3]
hex5[4] <= SSD:u_hex5.cathodes[4]
hex5[5] <= SSD:u_hex5.cathodes[5]
hex5[6] <= SSD:u_hex5.cathodes[6]
hex6[0] <= SSD:u_hex6.cathodes[0]
hex6[1] <= SSD:u_hex6.cathodes[1]
hex6[2] <= SSD:u_hex6.cathodes[2]
hex6[3] <= SSD:u_hex6.cathodes[3]
hex6[4] <= SSD:u_hex6.cathodes[4]
hex6[5] <= SSD:u_hex6.cathodes[5]
hex6[6] <= SSD:u_hex6.cathodes[6]
hex7[0] <= SSD:u_hex7.cathodes[0]
hex7[1] <= SSD:u_hex7.cathodes[1]
hex7[2] <= SSD:u_hex7.cathodes[2]
hex7[3] <= SSD:u_hex7.cathodes[3]
hex7[4] <= SSD:u_hex7.cathodes[4]
hex7[5] <= SSD:u_hex7.cathodes[5]
hex7[6] <= SSD:u_hex7.cathodes[6]
topclock => fetch:u_fetch.clock
topclock => decode:u_decode.clock
topreset => fetch:u_fetch.reset
topreset => control:u_control.reset
topreset => decode:u_decode.reset
leds[0] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
leds[1] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
leds[2] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
leds[3] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
leds[4] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
leds[5] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
leds[6] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
leds[7] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
leds[8] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
RegWRT => ~NO_FANOUT~
sw[0] => Equal0.IN3
sw[0] => Equal1.IN3
sw[0] => Equal2.IN3
sw[0] => Equal3.IN3
sw[0] => Equal4.IN4
sw[0] => Equal5.IN4
sw[1] => Equal0.IN2
sw[1] => Equal1.IN2
sw[1] => Equal2.IN2
sw[1] => Equal3.IN4
sw[1] => Equal4.IN3
sw[1] => Equal5.IN3
sw[2] => Equal0.IN1
sw[2] => Equal1.IN1
sw[2] => Equal2.IN4
sw[2] => Equal3.IN2
sw[2] => Equal4.IN2
sw[2] => Equal5.IN2
sw[3] => Equal0.IN0
sw[3] => Equal1.IN4
sw[3] => Equal2.IN1
sw[3] => Equal3.IN1
sw[3] => Equal4.IN1
sw[3] => Equal5.IN1
sw[4] => Equal0.IN4
sw[4] => Equal1.IN0
sw[4] => Equal2.IN0
sw[4] => Equal3.IN0
sw[4] => Equal4.IN0
sw[4] => Equal5.IN0


|Wrapper|fetch:u_fetch
PC_OUT[0] <= PC_OUT[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[1] <= PC_OUT[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[2] <= PC_OUT[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[3] <= PC_OUT[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[4] <= PC_OUT[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[5] <= PC_OUT[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[6] <= PC_OUT[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[7] <= PC_OUT[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[8] <= PC_OUT[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[9] <= PC_OUT[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[10] <= PC_OUT[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[11] <= PC_OUT[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[12] <= PC_OUT[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[13] <= PC_OUT[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[14] <= PC_OUT[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[15] <= PC_OUT[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[16] <= PC_OUT[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[17] <= PC_OUT[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[18] <= PC_OUT[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[19] <= PC_OUT[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[20] <= PC_OUT[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[21] <= PC_OUT[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[22] <= PC_OUT[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[23] <= PC_OUT[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[24] <= PC_OUT[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[25] <= PC_OUT[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[26] <= PC_OUT[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[27] <= PC_OUT[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[28] <= PC_OUT[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[29] <= PC_OUT[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[30] <= PC_OUT[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_OUT[31] <= PC_OUT[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[0] <= instruction[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[1] <= instruction[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[2] <= instruction[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[3] <= instruction[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[4] <= instruction[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[5] <= instruction[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[6] <= instruction[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[7] <= instruction[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[8] <= instruction[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[9] <= instruction[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[10] <= instruction[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[11] <= instruction[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[12] <= instruction[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[13] <= instruction[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[14] <= instruction[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[15] <= instruction[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[16] <= instruction[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[17] <= instruction[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[18] <= instruction[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[19] <= instruction[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[20] <= instruction[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[21] <= instruction[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[22] <= instruction[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[23] <= instruction[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[24] <= instruction[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[25] <= instruction[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[26] <= instruction[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[27] <= instruction[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[28] <= instruction[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[29] <= instruction[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[30] <= instruction[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instruction[31] <= instruction[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
branch_addr[0] => mem.raddr_a[0].DATAB
branch_addr[1] => mem.raddr_a[1].DATAB
branch_addr[2] => mem.raddr_a[2].DATAB
branch_addr[3] => mem.raddr_a[3].DATAB
branch_addr[4] => PC.DATAB
branch_addr[5] => PC.DATAB
branch_addr[6] => PC.DATAB
branch_addr[7] => PC.DATAB
branch_addr[8] => PC.DATAB
branch_addr[9] => PC.DATAB
branch_addr[10] => PC.DATAB
branch_addr[11] => PC.DATAB
branch_addr[12] => PC.DATAB
branch_addr[13] => PC.DATAB
branch_addr[14] => PC.DATAB
branch_addr[15] => PC.DATAB
branch_addr[16] => PC.DATAB
branch_addr[17] => PC.DATAB
branch_addr[18] => PC.DATAB
branch_addr[19] => PC.DATAB
branch_addr[20] => PC.DATAB
branch_addr[21] => PC.DATAB
branch_addr[22] => PC.DATAB
branch_addr[23] => PC.DATAB
branch_addr[24] => PC.DATAB
branch_addr[25] => PC.DATAB
branch_addr[26] => PC.DATAB
branch_addr[27] => PC.DATAB
branch_addr[28] => PC.DATAB
branch_addr[29] => PC.DATAB
branch_addr[30] => PC.DATAB
branch_addr[31] => PC.DATAB
jump_addr[0] => PC.DATAB
jump_addr[1] => PC.DATAB
jump_addr[2] => PC.DATAB
jump_addr[3] => PC.DATAB
jump_addr[4] => PC.DATAB
jump_addr[5] => PC.DATAB
jump_addr[6] => PC.DATAB
jump_addr[7] => PC.DATAB
jump_addr[8] => PC.DATAB
jump_addr[9] => PC.DATAB
jump_addr[10] => PC.DATAB
jump_addr[11] => PC.DATAB
jump_addr[12] => PC.DATAB
jump_addr[13] => PC.DATAB
jump_addr[14] => PC.DATAB
jump_addr[15] => PC.DATAB
jump_addr[16] => PC.DATAB
jump_addr[17] => PC.DATAB
jump_addr[18] => PC.DATAB
jump_addr[19] => PC.DATAB
jump_addr[20] => PC.DATAB
jump_addr[21] => PC.DATAB
jump_addr[22] => PC.DATAB
jump_addr[23] => PC.DATAB
jump_addr[24] => PC.DATAB
jump_addr[25] => PC.DATAB
jump_addr[26] => PC.DATAB
jump_addr[27] => PC.DATAB
jump_addr[28] => PC.DATAB
jump_addr[29] => PC.DATAB
jump_addr[30] => PC.DATAB
jump_addr[31] => PC.DATAB
branch_decision => PC.OUTPUTSELECT
branch_decision => PC.OUTPUTSELECT
branch_decision => PC.OUTPUTSELECT
branch_decision => PC.OUTPUTSELECT
branch_decision => PC.OUTPUTSELECT
branch_decision => PC.OUTPUTSELECT
branch_decision => PC.OUTPUTSELECT
branch_decision => PC.OUTPUTSELECT
branch_decision => PC.OUTPUTSELECT
branch_decision => PC.OUTPUTSELECT
branch_decision => PC.OUTPUTSELECT
branch_decision => PC.OUTPUTSELECT
branch_decision => PC.OUTPUTSELECT
branch_decision => PC.OUTPUTSELECT
branch_decision => PC.OUTPUTSELECT
branch_decision => PC.OUTPUTSELECT
branch_decision => PC.OUTPUTSELECT
branch_decision => PC.OUTPUTSELECT
branch_decision => PC.OUTPUTSELECT
branch_decision => PC.OUTPUTSELECT
branch_decision => PC.OUTPUTSELECT
branch_decision => PC.OUTPUTSELECT
branch_decision => PC.OUTPUTSELECT
branch_decision => PC.OUTPUTSELECT
branch_decision => PC.OUTPUTSELECT
branch_decision => PC.OUTPUTSELECT
branch_decision => PC.OUTPUTSELECT
branch_decision => PC.OUTPUTSELECT
branch_decision => mem.raddr_a[3].OUTPUTSELECT
branch_decision => mem.raddr_a[2].OUTPUTSELECT
branch_decision => mem.raddr_a[1].OUTPUTSELECT
branch_decision => mem.raddr_a[0].OUTPUTSELECT
jump_decision => PC.OUTPUTSELECT
jump_decision => PC.OUTPUTSELECT
jump_decision => PC.OUTPUTSELECT
jump_decision => PC.OUTPUTSELECT
jump_decision => PC.OUTPUTSELECT
jump_decision => PC.OUTPUTSELECT
jump_decision => PC.OUTPUTSELECT
jump_decision => PC.OUTPUTSELECT
jump_decision => PC.OUTPUTSELECT
jump_decision => PC.OUTPUTSELECT
jump_decision => PC.OUTPUTSELECT
jump_decision => PC.OUTPUTSELECT
jump_decision => PC.OUTPUTSELECT
jump_decision => PC.OUTPUTSELECT
jump_decision => PC.OUTPUTSELECT
jump_decision => PC.OUTPUTSELECT
jump_decision => PC.OUTPUTSELECT
jump_decision => PC.OUTPUTSELECT
jump_decision => PC.OUTPUTSELECT
jump_decision => PC.OUTPUTSELECT
jump_decision => PC.OUTPUTSELECT
jump_decision => PC.OUTPUTSELECT
jump_decision => PC.OUTPUTSELECT
jump_decision => PC.OUTPUTSELECT
jump_decision => PC.OUTPUTSELECT
jump_decision => PC.OUTPUTSELECT
jump_decision => PC.OUTPUTSELECT
jump_decision => PC.OUTPUTSELECT
jump_decision => PC.OUTPUTSELECT
jump_decision => PC.OUTPUTSELECT
jump_decision => PC.OUTPUTSELECT
jump_decision => PC.OUTPUTSELECT
reset => instruction[0]~reg0.ACLR
reset => instruction[1]~reg0.ACLR
reset => instruction[2]~reg0.ACLR
reset => instruction[3]~reg0.ACLR
reset => instruction[4]~reg0.ACLR
reset => instruction[5]~reg0.ACLR
reset => instruction[6]~reg0.ACLR
reset => instruction[7]~reg0.ACLR
reset => instruction[8]~reg0.ACLR
reset => instruction[9]~reg0.ACLR
reset => instruction[10]~reg0.ACLR
reset => instruction[11]~reg0.ACLR
reset => instruction[12]~reg0.ACLR
reset => instruction[13]~reg0.ACLR
reset => instruction[14]~reg0.ACLR
reset => instruction[15]~reg0.ACLR
reset => instruction[16]~reg0.ACLR
reset => instruction[17]~reg0.ACLR
reset => instruction[18]~reg0.ACLR
reset => instruction[19]~reg0.ACLR
reset => instruction[20]~reg0.ACLR
reset => instruction[21]~reg0.ACLR
reset => instruction[22]~reg0.ACLR
reset => instruction[23]~reg0.ACLR
reset => instruction[24]~reg0.ACLR
reset => instruction[25]~reg0.ACLR
reset => instruction[26]~reg0.ACLR
reset => instruction[27]~reg0.ACLR
reset => instruction[28]~reg0.ACLR
reset => instruction[29]~reg0.ACLR
reset => instruction[30]~reg0.ACLR
reset => instruction[31]~reg0.ACLR
reset => PC[0].ACLR
reset => PC[1].ACLR
reset => PC[2].ACLR
reset => PC[3].ACLR
reset => PC[4].ACLR
reset => PC[5].ACLR
reset => PC[6].ACLR
reset => PC[7].ACLR
reset => PC[8].ACLR
reset => PC[9].ACLR
reset => PC[10].ACLR
reset => PC[11].ACLR
reset => PC[12].ACLR
reset => PC[13].ACLR
reset => PC[14].ACLR
reset => PC[15].ACLR
reset => PC[16].ACLR
reset => PC[17].ACLR
reset => PC[18].ACLR
reset => PC[19].ACLR
reset => PC[20].ACLR
reset => PC[21].ACLR
reset => PC[22].ACLR
reset => PC[23].ACLR
reset => PC[24].ACLR
reset => PC[25].ACLR
reset => PC[26].ACLR
reset => PC[27].ACLR
reset => PC[28].ACLR
reset => PC[29].ACLR
reset => PC[30].ACLR
reset => PC[31].ACLR
reset => PC_OUT[0]~reg0.ENA
reset => PC_OUT[31]~reg0.ENA
reset => PC_OUT[30]~reg0.ENA
reset => PC_OUT[29]~reg0.ENA
reset => PC_OUT[28]~reg0.ENA
reset => PC_OUT[27]~reg0.ENA
reset => PC_OUT[26]~reg0.ENA
reset => PC_OUT[25]~reg0.ENA
reset => PC_OUT[24]~reg0.ENA
reset => PC_OUT[23]~reg0.ENA
reset => PC_OUT[22]~reg0.ENA
reset => PC_OUT[21]~reg0.ENA
reset => PC_OUT[20]~reg0.ENA
reset => PC_OUT[19]~reg0.ENA
reset => PC_OUT[18]~reg0.ENA
reset => PC_OUT[17]~reg0.ENA
reset => PC_OUT[16]~reg0.ENA
reset => PC_OUT[15]~reg0.ENA
reset => PC_OUT[14]~reg0.ENA
reset => PC_OUT[13]~reg0.ENA
reset => PC_OUT[12]~reg0.ENA
reset => PC_OUT[11]~reg0.ENA
reset => PC_OUT[10]~reg0.ENA
reset => PC_OUT[9]~reg0.ENA
reset => PC_OUT[8]~reg0.ENA
reset => PC_OUT[7]~reg0.ENA
reset => PC_OUT[6]~reg0.ENA
reset => PC_OUT[5]~reg0.ENA
reset => PC_OUT[4]~reg0.ENA
reset => PC_OUT[3]~reg0.ENA
reset => PC_OUT[2]~reg0.ENA
reset => PC_OUT[1]~reg0.ENA
clock => PC_OUT[0]~reg0.CLK
clock => PC_OUT[1]~reg0.CLK
clock => PC_OUT[2]~reg0.CLK
clock => PC_OUT[3]~reg0.CLK
clock => PC_OUT[4]~reg0.CLK
clock => PC_OUT[5]~reg0.CLK
clock => PC_OUT[6]~reg0.CLK
clock => PC_OUT[7]~reg0.CLK
clock => PC_OUT[8]~reg0.CLK
clock => PC_OUT[9]~reg0.CLK
clock => PC_OUT[10]~reg0.CLK
clock => PC_OUT[11]~reg0.CLK
clock => PC_OUT[12]~reg0.CLK
clock => PC_OUT[13]~reg0.CLK
clock => PC_OUT[14]~reg0.CLK
clock => PC_OUT[15]~reg0.CLK
clock => PC_OUT[16]~reg0.CLK
clock => PC_OUT[17]~reg0.CLK
clock => PC_OUT[18]~reg0.CLK
clock => PC_OUT[19]~reg0.CLK
clock => PC_OUT[20]~reg0.CLK
clock => PC_OUT[21]~reg0.CLK
clock => PC_OUT[22]~reg0.CLK
clock => PC_OUT[23]~reg0.CLK
clock => PC_OUT[24]~reg0.CLK
clock => PC_OUT[25]~reg0.CLK
clock => PC_OUT[26]~reg0.CLK
clock => PC_OUT[27]~reg0.CLK
clock => PC_OUT[28]~reg0.CLK
clock => PC_OUT[29]~reg0.CLK
clock => PC_OUT[30]~reg0.CLK
clock => PC_OUT[31]~reg0.CLK
clock => instruction[0]~reg0.CLK
clock => instruction[1]~reg0.CLK
clock => instruction[2]~reg0.CLK
clock => instruction[3]~reg0.CLK
clock => instruction[4]~reg0.CLK
clock => instruction[5]~reg0.CLK
clock => instruction[6]~reg0.CLK
clock => instruction[7]~reg0.CLK
clock => instruction[8]~reg0.CLK
clock => instruction[9]~reg0.CLK
clock => instruction[10]~reg0.CLK
clock => instruction[11]~reg0.CLK
clock => instruction[12]~reg0.CLK
clock => instruction[13]~reg0.CLK
clock => instruction[14]~reg0.CLK
clock => instruction[15]~reg0.CLK
clock => instruction[16]~reg0.CLK
clock => instruction[17]~reg0.CLK
clock => instruction[18]~reg0.CLK
clock => instruction[19]~reg0.CLK
clock => instruction[20]~reg0.CLK
clock => instruction[21]~reg0.CLK
clock => instruction[22]~reg0.CLK
clock => instruction[23]~reg0.CLK
clock => instruction[24]~reg0.CLK
clock => instruction[25]~reg0.CLK
clock => instruction[26]~reg0.CLK
clock => instruction[27]~reg0.CLK
clock => instruction[28]~reg0.CLK
clock => instruction[29]~reg0.CLK
clock => instruction[30]~reg0.CLK
clock => instruction[31]~reg0.CLK
clock => PC[0].CLK
clock => PC[1].CLK
clock => PC[2].CLK
clock => PC[3].CLK
clock => PC[4].CLK
clock => PC[5].CLK
clock => PC[6].CLK
clock => PC[7].CLK
clock => PC[8].CLK
clock => PC[9].CLK
clock => PC[10].CLK
clock => PC[11].CLK
clock => PC[12].CLK
clock => PC[13].CLK
clock => PC[14].CLK
clock => PC[15].CLK
clock => PC[16].CLK
clock => PC[17].CLK
clock => PC[18].CLK
clock => PC[19].CLK
clock => PC[20].CLK
clock => PC[21].CLK
clock => PC[22].CLK
clock => PC[23].CLK
clock => PC[24].CLK
clock => PC[25].CLK
clock => PC[26].CLK
clock => PC[27].CLK
clock => PC[28].CLK
clock => PC[29].CLK
clock => PC[30].CLK
clock => PC[31].CLK


|Wrapper|control:u_control
pc[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
pc[1] <= pc[1].DB_MAX_OUTPUT_PORT_TYPE
pc[2] <= pc[2].DB_MAX_OUTPUT_PORT_TYPE
pc[3] <= pc[3].DB_MAX_OUTPUT_PORT_TYPE
pc[4] <= pc[4].DB_MAX_OUTPUT_PORT_TYPE
pc[5] <= pc[5].DB_MAX_OUTPUT_PORT_TYPE
pc[6] <= pc[6].DB_MAX_OUTPUT_PORT_TYPE
pc[7] <= pc[7].DB_MAX_OUTPUT_PORT_TYPE
pc[8] <= pc[8].DB_MAX_OUTPUT_PORT_TYPE
pc[9] <= pc[9].DB_MAX_OUTPUT_PORT_TYPE
pc[10] <= pc[10].DB_MAX_OUTPUT_PORT_TYPE
pc[11] <= pc[11].DB_MAX_OUTPUT_PORT_TYPE
pc[12] <= pc[12].DB_MAX_OUTPUT_PORT_TYPE
pc[13] <= pc[13].DB_MAX_OUTPUT_PORT_TYPE
pc[14] <= pc[14].DB_MAX_OUTPUT_PORT_TYPE
pc[15] <= pc[15].DB_MAX_OUTPUT_PORT_TYPE
pc[16] <= pc[16].DB_MAX_OUTPUT_PORT_TYPE
pc[17] <= pc[17].DB_MAX_OUTPUT_PORT_TYPE
pc[18] <= pc[18].DB_MAX_OUTPUT_PORT_TYPE
pc[19] <= pc[19].DB_MAX_OUTPUT_PORT_TYPE
pc[20] <= pc[20].DB_MAX_OUTPUT_PORT_TYPE
pc[21] <= pc[21].DB_MAX_OUTPUT_PORT_TYPE
pc[22] <= pc[22].DB_MAX_OUTPUT_PORT_TYPE
pc[23] <= pc[23].DB_MAX_OUTPUT_PORT_TYPE
pc[24] <= pc[24].DB_MAX_OUTPUT_PORT_TYPE
pc[25] <= pc[25].DB_MAX_OUTPUT_PORT_TYPE
pc[26] <= pc[26].DB_MAX_OUTPUT_PORT_TYPE
pc[27] <= pc[27].DB_MAX_OUTPUT_PORT_TYPE
pc[28] <= pc[28].DB_MAX_OUTPUT_PORT_TYPE
pc[29] <= pc[29].DB_MAX_OUTPUT_PORT_TYPE
pc[30] <= pc[30].DB_MAX_OUTPUT_PORT_TYPE
pc[31] <= pc[31].DB_MAX_OUTPUT_PORT_TYPE
instruction[0] => ~NO_FANOUT~
instruction[1] => ~NO_FANOUT~
instruction[2] => ~NO_FANOUT~
instruction[3] => ~NO_FANOUT~
instruction[4] => ~NO_FANOUT~
instruction[5] => ~NO_FANOUT~
instruction[6] => ~NO_FANOUT~
instruction[7] => ~NO_FANOUT~
instruction[8] => ~NO_FANOUT~
instruction[9] => ~NO_FANOUT~
instruction[10] => ~NO_FANOUT~
instruction[11] => ~NO_FANOUT~
instruction[12] => ~NO_FANOUT~
instruction[13] => ~NO_FANOUT~
instruction[14] => ~NO_FANOUT~
instruction[15] => ~NO_FANOUT~
instruction[16] => ~NO_FANOUT~
instruction[17] => ~NO_FANOUT~
instruction[18] => ~NO_FANOUT~
instruction[19] => ~NO_FANOUT~
instruction[20] => ~NO_FANOUT~
instruction[21] => ~NO_FANOUT~
instruction[22] => ~NO_FANOUT~
instruction[23] => ~NO_FANOUT~
instruction[24] => ~NO_FANOUT~
instruction[25] => ~NO_FANOUT~
instruction[26] => Mux0.IN69
instruction[26] => Mux1.IN69
instruction[26] => Mux2.IN69
instruction[26] => Mux3.IN69
instruction[26] => Mux4.IN36
instruction[26] => Mux5.IN69
instruction[27] => Mux0.IN68
instruction[27] => Mux1.IN68
instruction[27] => Mux2.IN68
instruction[27] => Mux3.IN68
instruction[27] => Mux4.IN35
instruction[27] => Mux5.IN68
instruction[28] => Mux0.IN67
instruction[28] => Mux1.IN67
instruction[28] => Mux2.IN67
instruction[28] => Mux3.IN67
instruction[28] => Mux4.IN34
instruction[28] => Mux5.IN67
instruction[29] => Mux0.IN66
instruction[29] => Mux1.IN66
instruction[29] => Mux2.IN66
instruction[29] => Mux3.IN66
instruction[29] => Mux5.IN66
instruction[30] => Mux0.IN65
instruction[30] => Mux1.IN65
instruction[30] => Mux2.IN65
instruction[30] => Mux3.IN65
instruction[30] => Mux4.IN33
instruction[30] => Mux5.IN65
instruction[31] => Mux0.IN64
instruction[31] => Mux1.IN64
instruction[31] => Mux2.IN64
instruction[31] => Mux3.IN64
instruction[31] => Mux4.IN32
instruction[31] => Mux5.IN64
reset => RegDst.OUTPUTSELECT
reset => ALUSrc.OUTPUTSELECT
reset => MemToReg.OUTPUTSELECT
reset => RegWrite.OUTPUTSELECT
reset => MemRead.OUTPUTSELECT
reset => MemWrite.OUTPUTSELECT
reset => ALUOp.OUTPUTSELECT
reset => ALUOp.OUTPUTSELECT
reset => beq_control.OUTPUTSELECT
jump <= <GND>
RegDst <= RegDst.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= RegWrite.DB_MAX_OUTPUT_PORT_TYPE
MemToReg <= MemToReg.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[0] <= ALUOp.DB_MAX_OUTPUT_PORT_TYPE
ALUOp[1] <= ALUOp.DB_MAX_OUTPUT_PORT_TYPE
ALUSrc <= ALUSrc.DB_MAX_OUTPUT_PORT_TYPE
beq_control <= beq_control.DB_MAX_OUTPUT_PORT_TYPE
MemRead <= MemRead.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= MemWrite.DB_MAX_OUTPUT_PORT_TYPE


|Wrapper|decode:u_decode
instruction[0] => jump_addr[0].DATAIN
instruction[0] => immediate[0].DATAIN
instruction[1] => jump_addr[1].DATAIN
instruction[1] => immediate[1].DATAIN
instruction[2] => jump_addr[2].DATAIN
instruction[2] => immediate[2].DATAIN
instruction[3] => jump_addr[3].DATAIN
instruction[3] => immediate[3].DATAIN
instruction[4] => jump_addr[4].DATAIN
instruction[4] => immediate[4].DATAIN
instruction[5] => jump_addr[5].DATAIN
instruction[5] => immediate[5].DATAIN
instruction[6] => jump_addr[6].DATAIN
instruction[6] => immediate[6].DATAIN
instruction[7] => jump_addr[7].DATAIN
instruction[7] => immediate[7].DATAIN
instruction[8] => jump_addr[8].DATAIN
instruction[8] => immediate[8].DATAIN
instruction[9] => jump_addr[9].DATAIN
instruction[9] => immediate[9].DATAIN
instruction[10] => jump_addr[10].DATAIN
instruction[10] => immediate[10].DATAIN
instruction[11] => rd.DATAA
instruction[11] => Mux64.IN3
instruction[11] => Mux65.IN3
instruction[11] => Mux66.IN3
instruction[11] => Mux67.IN3
instruction[11] => Mux68.IN3
instruction[11] => Mux69.IN3
instruction[11] => Mux70.IN3
instruction[11] => Mux71.IN3
instruction[11] => Mux72.IN3
instruction[11] => Mux73.IN3
instruction[11] => Mux74.IN3
instruction[11] => Mux75.IN3
instruction[11] => Mux76.IN3
instruction[11] => Mux77.IN3
instruction[11] => Mux78.IN3
instruction[11] => Mux79.IN3
instruction[11] => Mux80.IN3
instruction[11] => Mux81.IN3
instruction[11] => Mux82.IN3
instruction[11] => Mux83.IN3
instruction[11] => Mux84.IN3
instruction[11] => Mux85.IN3
instruction[11] => Mux86.IN3
instruction[11] => Mux87.IN3
instruction[11] => Mux88.IN3
instruction[11] => Mux89.IN3
instruction[11] => Mux90.IN3
instruction[11] => Mux91.IN3
instruction[11] => Mux92.IN3
instruction[11] => Mux93.IN3
instruction[11] => Mux94.IN3
instruction[11] => Mux95.IN3
instruction[11] => immediate[11].DATAIN
instruction[11] => jump_addr[11].DATAIN
instruction[12] => rd.DATAA
instruction[12] => Mux64.IN2
instruction[12] => Mux65.IN2
instruction[12] => Mux66.IN2
instruction[12] => Mux67.IN2
instruction[12] => Mux68.IN2
instruction[12] => Mux69.IN2
instruction[12] => Mux70.IN2
instruction[12] => Mux71.IN2
instruction[12] => Mux72.IN2
instruction[12] => Mux73.IN2
instruction[12] => Mux74.IN2
instruction[12] => Mux75.IN2
instruction[12] => Mux76.IN2
instruction[12] => Mux77.IN2
instruction[12] => Mux78.IN2
instruction[12] => Mux79.IN2
instruction[12] => Mux80.IN2
instruction[12] => Mux81.IN2
instruction[12] => Mux82.IN2
instruction[12] => Mux83.IN2
instruction[12] => Mux84.IN2
instruction[12] => Mux85.IN2
instruction[12] => Mux86.IN2
instruction[12] => Mux87.IN2
instruction[12] => Mux88.IN2
instruction[12] => Mux89.IN2
instruction[12] => Mux90.IN2
instruction[12] => Mux91.IN2
instruction[12] => Mux92.IN2
instruction[12] => Mux93.IN2
instruction[12] => Mux94.IN2
instruction[12] => Mux95.IN2
instruction[12] => immediate[12].DATAIN
instruction[12] => jump_addr[12].DATAIN
instruction[13] => rd.DATAA
instruction[13] => Mux64.IN1
instruction[13] => Mux65.IN1
instruction[13] => Mux66.IN1
instruction[13] => Mux67.IN1
instruction[13] => Mux68.IN1
instruction[13] => Mux69.IN1
instruction[13] => Mux70.IN1
instruction[13] => Mux71.IN1
instruction[13] => Mux72.IN1
instruction[13] => Mux73.IN1
instruction[13] => Mux74.IN1
instruction[13] => Mux75.IN1
instruction[13] => Mux76.IN1
instruction[13] => Mux77.IN1
instruction[13] => Mux78.IN1
instruction[13] => Mux79.IN1
instruction[13] => Mux80.IN1
instruction[13] => Mux81.IN1
instruction[13] => Mux82.IN1
instruction[13] => Mux83.IN1
instruction[13] => Mux84.IN1
instruction[13] => Mux85.IN1
instruction[13] => Mux86.IN1
instruction[13] => Mux87.IN1
instruction[13] => Mux88.IN1
instruction[13] => Mux89.IN1
instruction[13] => Mux90.IN1
instruction[13] => Mux91.IN1
instruction[13] => Mux92.IN1
instruction[13] => Mux93.IN1
instruction[13] => Mux94.IN1
instruction[13] => Mux95.IN1
instruction[13] => immediate[13].DATAIN
instruction[13] => jump_addr[13].DATAIN
instruction[14] => rd.DATAA
instruction[14] => Mux64.IN0
instruction[14] => Mux65.IN0
instruction[14] => Mux66.IN0
instruction[14] => Mux67.IN0
instruction[14] => Mux68.IN0
instruction[14] => Mux69.IN0
instruction[14] => Mux70.IN0
instruction[14] => Mux71.IN0
instruction[14] => Mux72.IN0
instruction[14] => Mux73.IN0
instruction[14] => Mux74.IN0
instruction[14] => Mux75.IN0
instruction[14] => Mux76.IN0
instruction[14] => Mux77.IN0
instruction[14] => Mux78.IN0
instruction[14] => Mux79.IN0
instruction[14] => Mux80.IN0
instruction[14] => Mux81.IN0
instruction[14] => Mux82.IN0
instruction[14] => Mux83.IN0
instruction[14] => Mux84.IN0
instruction[14] => Mux85.IN0
instruction[14] => Mux86.IN0
instruction[14] => Mux87.IN0
instruction[14] => Mux88.IN0
instruction[14] => Mux89.IN0
instruction[14] => Mux90.IN0
instruction[14] => Mux91.IN0
instruction[14] => Mux92.IN0
instruction[14] => Mux93.IN0
instruction[14] => Mux94.IN0
instruction[14] => Mux95.IN0
instruction[14] => immediate[14].DATAIN
instruction[14] => jump_addr[14].DATAIN
instruction[15] => jump_addr[15].DATAIN
instruction[15] => immediate[31].DATAIN
instruction[15] => immediate[30].DATAIN
instruction[15] => immediate[29].DATAIN
instruction[15] => immediate[28].DATAIN
instruction[15] => immediate[27].DATAIN
instruction[15] => immediate[26].DATAIN
instruction[15] => immediate[25].DATAIN
instruction[15] => immediate[24].DATAIN
instruction[15] => immediate[23].DATAIN
instruction[15] => immediate[22].DATAIN
instruction[15] => immediate[21].DATAIN
instruction[15] => immediate[20].DATAIN
instruction[15] => immediate[19].DATAIN
instruction[15] => immediate[18].DATAIN
instruction[15] => immediate[17].DATAIN
instruction[15] => immediate[16].DATAIN
instruction[15] => immediate[15].DATAIN
instruction[16] => rd.DATAB
instruction[16] => Mux32.IN3
instruction[16] => Mux33.IN3
instruction[16] => Mux34.IN3
instruction[16] => Mux35.IN3
instruction[16] => Mux36.IN3
instruction[16] => Mux37.IN3
instruction[16] => Mux38.IN3
instruction[16] => Mux39.IN3
instruction[16] => Mux40.IN3
instruction[16] => Mux41.IN3
instruction[16] => Mux42.IN3
instruction[16] => Mux43.IN3
instruction[16] => Mux44.IN3
instruction[16] => Mux45.IN3
instruction[16] => Mux46.IN3
instruction[16] => Mux47.IN3
instruction[16] => Mux48.IN3
instruction[16] => Mux49.IN3
instruction[16] => Mux50.IN3
instruction[16] => Mux51.IN3
instruction[16] => Mux52.IN3
instruction[16] => Mux53.IN3
instruction[16] => Mux54.IN3
instruction[16] => Mux55.IN3
instruction[16] => Mux56.IN3
instruction[16] => Mux57.IN3
instruction[16] => Mux58.IN3
instruction[16] => Mux59.IN3
instruction[16] => Mux60.IN3
instruction[16] => Mux61.IN3
instruction[16] => Mux62.IN3
instruction[16] => Mux63.IN3
instruction[16] => jump_addr[16].DATAIN
instruction[17] => rd.DATAB
instruction[17] => Mux32.IN2
instruction[17] => Mux33.IN2
instruction[17] => Mux34.IN2
instruction[17] => Mux35.IN2
instruction[17] => Mux36.IN2
instruction[17] => Mux37.IN2
instruction[17] => Mux38.IN2
instruction[17] => Mux39.IN2
instruction[17] => Mux40.IN2
instruction[17] => Mux41.IN2
instruction[17] => Mux42.IN2
instruction[17] => Mux43.IN2
instruction[17] => Mux44.IN2
instruction[17] => Mux45.IN2
instruction[17] => Mux46.IN2
instruction[17] => Mux47.IN2
instruction[17] => Mux48.IN2
instruction[17] => Mux49.IN2
instruction[17] => Mux50.IN2
instruction[17] => Mux51.IN2
instruction[17] => Mux52.IN2
instruction[17] => Mux53.IN2
instruction[17] => Mux54.IN2
instruction[17] => Mux55.IN2
instruction[17] => Mux56.IN2
instruction[17] => Mux57.IN2
instruction[17] => Mux58.IN2
instruction[17] => Mux59.IN2
instruction[17] => Mux60.IN2
instruction[17] => Mux61.IN2
instruction[17] => Mux62.IN2
instruction[17] => Mux63.IN2
instruction[17] => jump_addr[17].DATAIN
instruction[18] => rd.DATAB
instruction[18] => Mux32.IN1
instruction[18] => Mux33.IN1
instruction[18] => Mux34.IN1
instruction[18] => Mux35.IN1
instruction[18] => Mux36.IN1
instruction[18] => Mux37.IN1
instruction[18] => Mux38.IN1
instruction[18] => Mux39.IN1
instruction[18] => Mux40.IN1
instruction[18] => Mux41.IN1
instruction[18] => Mux42.IN1
instruction[18] => Mux43.IN1
instruction[18] => Mux44.IN1
instruction[18] => Mux45.IN1
instruction[18] => Mux46.IN1
instruction[18] => Mux47.IN1
instruction[18] => Mux48.IN1
instruction[18] => Mux49.IN1
instruction[18] => Mux50.IN1
instruction[18] => Mux51.IN1
instruction[18] => Mux52.IN1
instruction[18] => Mux53.IN1
instruction[18] => Mux54.IN1
instruction[18] => Mux55.IN1
instruction[18] => Mux56.IN1
instruction[18] => Mux57.IN1
instruction[18] => Mux58.IN1
instruction[18] => Mux59.IN1
instruction[18] => Mux60.IN1
instruction[18] => Mux61.IN1
instruction[18] => Mux62.IN1
instruction[18] => Mux63.IN1
instruction[18] => jump_addr[18].DATAIN
instruction[19] => rd.DATAB
instruction[19] => Mux32.IN0
instruction[19] => Mux33.IN0
instruction[19] => Mux34.IN0
instruction[19] => Mux35.IN0
instruction[19] => Mux36.IN0
instruction[19] => Mux37.IN0
instruction[19] => Mux38.IN0
instruction[19] => Mux39.IN0
instruction[19] => Mux40.IN0
instruction[19] => Mux41.IN0
instruction[19] => Mux42.IN0
instruction[19] => Mux43.IN0
instruction[19] => Mux44.IN0
instruction[19] => Mux45.IN0
instruction[19] => Mux46.IN0
instruction[19] => Mux47.IN0
instruction[19] => Mux48.IN0
instruction[19] => Mux49.IN0
instruction[19] => Mux50.IN0
instruction[19] => Mux51.IN0
instruction[19] => Mux52.IN0
instruction[19] => Mux53.IN0
instruction[19] => Mux54.IN0
instruction[19] => Mux55.IN0
instruction[19] => Mux56.IN0
instruction[19] => Mux57.IN0
instruction[19] => Mux58.IN0
instruction[19] => Mux59.IN0
instruction[19] => Mux60.IN0
instruction[19] => Mux61.IN0
instruction[19] => Mux62.IN0
instruction[19] => Mux63.IN0
instruction[19] => jump_addr[19].DATAIN
instruction[20] => jump_addr[20].DATAIN
instruction[21] => Mux0.IN3
instruction[21] => Mux1.IN3
instruction[21] => Mux2.IN3
instruction[21] => Mux3.IN3
instruction[21] => Mux4.IN3
instruction[21] => Mux5.IN3
instruction[21] => Mux6.IN3
instruction[21] => Mux7.IN3
instruction[21] => Mux8.IN3
instruction[21] => Mux9.IN3
instruction[21] => Mux10.IN3
instruction[21] => Mux11.IN3
instruction[21] => Mux12.IN3
instruction[21] => Mux13.IN3
instruction[21] => Mux14.IN3
instruction[21] => Mux15.IN3
instruction[21] => Mux16.IN3
instruction[21] => Mux17.IN3
instruction[21] => Mux18.IN3
instruction[21] => Mux19.IN3
instruction[21] => Mux20.IN3
instruction[21] => Mux21.IN3
instruction[21] => Mux22.IN3
instruction[21] => Mux23.IN3
instruction[21] => Mux24.IN3
instruction[21] => Mux25.IN3
instruction[21] => Mux26.IN3
instruction[21] => Mux27.IN3
instruction[21] => Mux28.IN3
instruction[21] => Mux29.IN3
instruction[21] => Mux30.IN3
instruction[21] => Mux31.IN3
instruction[21] => jump_addr[21].DATAIN
instruction[22] => Mux0.IN2
instruction[22] => Mux1.IN2
instruction[22] => Mux2.IN2
instruction[22] => Mux3.IN2
instruction[22] => Mux4.IN2
instruction[22] => Mux5.IN2
instruction[22] => Mux6.IN2
instruction[22] => Mux7.IN2
instruction[22] => Mux8.IN2
instruction[22] => Mux9.IN2
instruction[22] => Mux10.IN2
instruction[22] => Mux11.IN2
instruction[22] => Mux12.IN2
instruction[22] => Mux13.IN2
instruction[22] => Mux14.IN2
instruction[22] => Mux15.IN2
instruction[22] => Mux16.IN2
instruction[22] => Mux17.IN2
instruction[22] => Mux18.IN2
instruction[22] => Mux19.IN2
instruction[22] => Mux20.IN2
instruction[22] => Mux21.IN2
instruction[22] => Mux22.IN2
instruction[22] => Mux23.IN2
instruction[22] => Mux24.IN2
instruction[22] => Mux25.IN2
instruction[22] => Mux26.IN2
instruction[22] => Mux27.IN2
instruction[22] => Mux28.IN2
instruction[22] => Mux29.IN2
instruction[22] => Mux30.IN2
instruction[22] => Mux31.IN2
instruction[22] => jump_addr[22].DATAIN
instruction[23] => Mux0.IN1
instruction[23] => Mux1.IN1
instruction[23] => Mux2.IN1
instruction[23] => Mux3.IN1
instruction[23] => Mux4.IN1
instruction[23] => Mux5.IN1
instruction[23] => Mux6.IN1
instruction[23] => Mux7.IN1
instruction[23] => Mux8.IN1
instruction[23] => Mux9.IN1
instruction[23] => Mux10.IN1
instruction[23] => Mux11.IN1
instruction[23] => Mux12.IN1
instruction[23] => Mux13.IN1
instruction[23] => Mux14.IN1
instruction[23] => Mux15.IN1
instruction[23] => Mux16.IN1
instruction[23] => Mux17.IN1
instruction[23] => Mux18.IN1
instruction[23] => Mux19.IN1
instruction[23] => Mux20.IN1
instruction[23] => Mux21.IN1
instruction[23] => Mux22.IN1
instruction[23] => Mux23.IN1
instruction[23] => Mux24.IN1
instruction[23] => Mux25.IN1
instruction[23] => Mux26.IN1
instruction[23] => Mux27.IN1
instruction[23] => Mux28.IN1
instruction[23] => Mux29.IN1
instruction[23] => Mux30.IN1
instruction[23] => Mux31.IN1
instruction[23] => jump_addr[23].DATAIN
instruction[24] => Mux0.IN0
instruction[24] => Mux1.IN0
instruction[24] => Mux2.IN0
instruction[24] => Mux3.IN0
instruction[24] => Mux4.IN0
instruction[24] => Mux5.IN0
instruction[24] => Mux6.IN0
instruction[24] => Mux7.IN0
instruction[24] => Mux8.IN0
instruction[24] => Mux9.IN0
instruction[24] => Mux10.IN0
instruction[24] => Mux11.IN0
instruction[24] => Mux12.IN0
instruction[24] => Mux13.IN0
instruction[24] => Mux14.IN0
instruction[24] => Mux15.IN0
instruction[24] => Mux16.IN0
instruction[24] => Mux17.IN0
instruction[24] => Mux18.IN0
instruction[24] => Mux19.IN0
instruction[24] => Mux20.IN0
instruction[24] => Mux21.IN0
instruction[24] => Mux22.IN0
instruction[24] => Mux23.IN0
instruction[24] => Mux24.IN0
instruction[24] => Mux25.IN0
instruction[24] => Mux26.IN0
instruction[24] => Mux27.IN0
instruction[24] => Mux28.IN0
instruction[24] => Mux29.IN0
instruction[24] => Mux30.IN0
instruction[24] => Mux31.IN0
instruction[24] => jump_addr[24].DATAIN
instruction[25] => jump_addr[25].DATAIN
instruction[26] => ~NO_FANOUT~
instruction[27] => ~NO_FANOUT~
instruction[28] => ~NO_FANOUT~
instruction[29] => ~NO_FANOUT~
instruction[30] => ~NO_FANOUT~
instruction[31] => ~NO_FANOUT~
memory_data[0] => write_value.DATAB
memory_data[1] => write_value.DATAB
memory_data[2] => write_value.DATAB
memory_data[3] => write_value.DATAB
memory_data[4] => write_value.DATAB
memory_data[5] => write_value.DATAB
memory_data[6] => write_value.DATAB
memory_data[7] => write_value.DATAB
memory_data[8] => write_value.DATAB
memory_data[9] => write_value.DATAB
memory_data[10] => write_value.DATAB
memory_data[11] => write_value.DATAB
memory_data[12] => write_value.DATAB
memory_data[13] => write_value.DATAB
memory_data[14] => write_value.DATAB
memory_data[15] => write_value.DATAB
memory_data[16] => write_value.DATAB
memory_data[17] => write_value.DATAB
memory_data[18] => write_value.DATAB
memory_data[19] => write_value.DATAB
memory_data[20] => write_value.DATAB
memory_data[21] => write_value.DATAB
memory_data[22] => write_value.DATAB
memory_data[23] => write_value.DATAB
memory_data[24] => write_value.DATAB
memory_data[25] => write_value.DATAB
memory_data[26] => write_value.DATAB
memory_data[27] => write_value.DATAB
memory_data[28] => write_value.DATAB
memory_data[29] => write_value.DATAB
memory_data[30] => write_value.DATAB
memory_data[31] => write_value.DATAB
Alu_result[0] => write_value.DATAA
Alu_result[1] => write_value.DATAA
Alu_result[2] => write_value.DATAA
Alu_result[3] => write_value.DATAA
Alu_result[4] => write_value.DATAA
Alu_result[5] => write_value.DATAA
Alu_result[6] => write_value.DATAA
Alu_result[7] => write_value.DATAA
Alu_result[8] => write_value.DATAA
Alu_result[9] => write_value.DATAA
Alu_result[10] => write_value.DATAA
Alu_result[11] => write_value.DATAA
Alu_result[12] => write_value.DATAA
Alu_result[13] => write_value.DATAA
Alu_result[14] => write_value.DATAA
Alu_result[15] => write_value.DATAA
Alu_result[16] => write_value.DATAA
Alu_result[17] => write_value.DATAA
Alu_result[18] => write_value.DATAA
Alu_result[19] => write_value.DATAA
Alu_result[20] => write_value.DATAA
Alu_result[21] => write_value.DATAA
Alu_result[22] => write_value.DATAA
Alu_result[23] => write_value.DATAA
Alu_result[24] => write_value.DATAA
Alu_result[25] => write_value.DATAA
Alu_result[26] => write_value.DATAA
Alu_result[27] => write_value.DATAA
Alu_result[28] => write_value.DATAA
Alu_result[29] => write_value.DATAA
Alu_result[30] => write_value.DATAA
Alu_result[31] => write_value.DATAA
reset => RegFile[15][0].PRESET
reset => RegFile[15][1].ACLR
reset => RegFile[15][2].ACLR
reset => RegFile[15][3].ACLR
reset => RegFile[15][4].ACLR
reset => RegFile[15][5].ACLR
reset => RegFile[15][6].ACLR
reset => RegFile[15][7].ACLR
reset => RegFile[15][8].PRESET
reset => RegFile[15][9].ACLR
reset => RegFile[15][10].ACLR
reset => RegFile[15][11].ACLR
reset => RegFile[15][12].ACLR
reset => RegFile[15][13].ACLR
reset => RegFile[15][14].ACLR
reset => RegFile[15][15].ACLR
reset => RegFile[15][16].PRESET
reset => RegFile[15][17].ACLR
reset => RegFile[15][18].ACLR
reset => RegFile[15][19].ACLR
reset => RegFile[15][20].ACLR
reset => RegFile[15][21].ACLR
reset => RegFile[15][22].ACLR
reset => RegFile[15][23].ACLR
reset => RegFile[15][24].PRESET
reset => RegFile[15][25].ACLR
reset => RegFile[15][26].ACLR
reset => RegFile[15][27].ACLR
reset => RegFile[15][28].ACLR
reset => RegFile[15][29].ACLR
reset => RegFile[15][30].ACLR
reset => RegFile[15][31].ACLR
reset => RegFile[14][0].PRESET
reset => RegFile[14][1].ACLR
reset => RegFile[14][2].ACLR
reset => RegFile[14][3].ACLR
reset => RegFile[14][4].ACLR
reset => RegFile[14][5].ACLR
reset => RegFile[14][6].ACLR
reset => RegFile[14][7].ACLR
reset => RegFile[14][8].PRESET
reset => RegFile[14][9].ACLR
reset => RegFile[14][10].ACLR
reset => RegFile[14][11].ACLR
reset => RegFile[14][12].ACLR
reset => RegFile[14][13].ACLR
reset => RegFile[14][14].ACLR
reset => RegFile[14][15].ACLR
reset => RegFile[14][16].PRESET
reset => RegFile[14][17].ACLR
reset => RegFile[14][18].ACLR
reset => RegFile[14][19].ACLR
reset => RegFile[14][20].ACLR
reset => RegFile[14][21].ACLR
reset => RegFile[14][22].ACLR
reset => RegFile[14][23].ACLR
reset => RegFile[14][24].PRESET
reset => RegFile[14][25].ACLR
reset => RegFile[14][26].ACLR
reset => RegFile[14][27].ACLR
reset => RegFile[14][28].ACLR
reset => RegFile[14][29].ACLR
reset => RegFile[14][30].ACLR
reset => RegFile[14][31].ACLR
reset => RegFile[13][0].PRESET
reset => RegFile[13][1].ACLR
reset => RegFile[13][2].ACLR
reset => RegFile[13][3].ACLR
reset => RegFile[13][4].ACLR
reset => RegFile[13][5].ACLR
reset => RegFile[13][6].ACLR
reset => RegFile[13][7].ACLR
reset => RegFile[13][8].PRESET
reset => RegFile[13][9].ACLR
reset => RegFile[13][10].ACLR
reset => RegFile[13][11].ACLR
reset => RegFile[13][12].ACLR
reset => RegFile[13][13].ACLR
reset => RegFile[13][14].ACLR
reset => RegFile[13][15].ACLR
reset => RegFile[13][16].PRESET
reset => RegFile[13][17].ACLR
reset => RegFile[13][18].ACLR
reset => RegFile[13][19].ACLR
reset => RegFile[13][20].ACLR
reset => RegFile[13][21].ACLR
reset => RegFile[13][22].ACLR
reset => RegFile[13][23].ACLR
reset => RegFile[13][24].PRESET
reset => RegFile[13][25].ACLR
reset => RegFile[13][26].ACLR
reset => RegFile[13][27].ACLR
reset => RegFile[13][28].ACLR
reset => RegFile[13][29].ACLR
reset => RegFile[13][30].ACLR
reset => RegFile[13][31].ACLR
reset => RegFile[12][0].PRESET
reset => RegFile[12][1].ACLR
reset => RegFile[12][2].ACLR
reset => RegFile[12][3].ACLR
reset => RegFile[12][4].ACLR
reset => RegFile[12][5].ACLR
reset => RegFile[12][6].ACLR
reset => RegFile[12][7].ACLR
reset => RegFile[12][8].PRESET
reset => RegFile[12][9].ACLR
reset => RegFile[12][10].ACLR
reset => RegFile[12][11].ACLR
reset => RegFile[12][12].ACLR
reset => RegFile[12][13].ACLR
reset => RegFile[12][14].ACLR
reset => RegFile[12][15].ACLR
reset => RegFile[12][16].PRESET
reset => RegFile[12][17].ACLR
reset => RegFile[12][18].ACLR
reset => RegFile[12][19].ACLR
reset => RegFile[12][20].ACLR
reset => RegFile[12][21].ACLR
reset => RegFile[12][22].ACLR
reset => RegFile[12][23].ACLR
reset => RegFile[12][24].PRESET
reset => RegFile[12][25].ACLR
reset => RegFile[12][26].ACLR
reset => RegFile[12][27].ACLR
reset => RegFile[12][28].ACLR
reset => RegFile[12][29].ACLR
reset => RegFile[12][30].ACLR
reset => RegFile[12][31].ACLR
reset => RegFile[11][0].PRESET
reset => RegFile[11][1].ACLR
reset => RegFile[11][2].ACLR
reset => RegFile[11][3].ACLR
reset => RegFile[11][4].ACLR
reset => RegFile[11][5].ACLR
reset => RegFile[11][6].ACLR
reset => RegFile[11][7].ACLR
reset => RegFile[11][8].PRESET
reset => RegFile[11][9].ACLR
reset => RegFile[11][10].ACLR
reset => RegFile[11][11].ACLR
reset => RegFile[11][12].ACLR
reset => RegFile[11][13].ACLR
reset => RegFile[11][14].ACLR
reset => RegFile[11][15].ACLR
reset => RegFile[11][16].PRESET
reset => RegFile[11][17].ACLR
reset => RegFile[11][18].ACLR
reset => RegFile[11][19].ACLR
reset => RegFile[11][20].ACLR
reset => RegFile[11][21].ACLR
reset => RegFile[11][22].ACLR
reset => RegFile[11][23].ACLR
reset => RegFile[11][24].PRESET
reset => RegFile[11][25].ACLR
reset => RegFile[11][26].ACLR
reset => RegFile[11][27].ACLR
reset => RegFile[11][28].ACLR
reset => RegFile[11][29].ACLR
reset => RegFile[11][30].ACLR
reset => RegFile[11][31].ACLR
reset => RegFile[10][0].PRESET
reset => RegFile[10][1].ACLR
reset => RegFile[10][2].ACLR
reset => RegFile[10][3].ACLR
reset => RegFile[10][4].ACLR
reset => RegFile[10][5].ACLR
reset => RegFile[10][6].ACLR
reset => RegFile[10][7].ACLR
reset => RegFile[10][8].PRESET
reset => RegFile[10][9].ACLR
reset => RegFile[10][10].ACLR
reset => RegFile[10][11].ACLR
reset => RegFile[10][12].ACLR
reset => RegFile[10][13].ACLR
reset => RegFile[10][14].ACLR
reset => RegFile[10][15].ACLR
reset => RegFile[10][16].PRESET
reset => RegFile[10][17].ACLR
reset => RegFile[10][18].ACLR
reset => RegFile[10][19].ACLR
reset => RegFile[10][20].ACLR
reset => RegFile[10][21].ACLR
reset => RegFile[10][22].ACLR
reset => RegFile[10][23].ACLR
reset => RegFile[10][24].PRESET
reset => RegFile[10][25].ACLR
reset => RegFile[10][26].ACLR
reset => RegFile[10][27].ACLR
reset => RegFile[10][28].ACLR
reset => RegFile[10][29].ACLR
reset => RegFile[10][30].ACLR
reset => RegFile[10][31].ACLR
reset => RegFile[9][0].PRESET
reset => RegFile[9][1].ACLR
reset => RegFile[9][2].ACLR
reset => RegFile[9][3].ACLR
reset => RegFile[9][4].ACLR
reset => RegFile[9][5].ACLR
reset => RegFile[9][6].ACLR
reset => RegFile[9][7].ACLR
reset => RegFile[9][8].PRESET
reset => RegFile[9][9].ACLR
reset => RegFile[9][10].ACLR
reset => RegFile[9][11].ACLR
reset => RegFile[9][12].ACLR
reset => RegFile[9][13].ACLR
reset => RegFile[9][14].ACLR
reset => RegFile[9][15].ACLR
reset => RegFile[9][16].PRESET
reset => RegFile[9][17].ACLR
reset => RegFile[9][18].ACLR
reset => RegFile[9][19].ACLR
reset => RegFile[9][20].ACLR
reset => RegFile[9][21].ACLR
reset => RegFile[9][22].ACLR
reset => RegFile[9][23].ACLR
reset => RegFile[9][24].PRESET
reset => RegFile[9][25].ACLR
reset => RegFile[9][26].ACLR
reset => RegFile[9][27].ACLR
reset => RegFile[9][28].ACLR
reset => RegFile[9][29].ACLR
reset => RegFile[9][30].ACLR
reset => RegFile[9][31].ACLR
reset => RegFile[8][0].PRESET
reset => RegFile[8][1].ACLR
reset => RegFile[8][2].ACLR
reset => RegFile[8][3].ACLR
reset => RegFile[8][4].ACLR
reset => RegFile[8][5].ACLR
reset => RegFile[8][6].ACLR
reset => RegFile[8][7].ACLR
reset => RegFile[8][8].PRESET
reset => RegFile[8][9].ACLR
reset => RegFile[8][10].ACLR
reset => RegFile[8][11].ACLR
reset => RegFile[8][12].ACLR
reset => RegFile[8][13].ACLR
reset => RegFile[8][14].ACLR
reset => RegFile[8][15].ACLR
reset => RegFile[8][16].PRESET
reset => RegFile[8][17].ACLR
reset => RegFile[8][18].ACLR
reset => RegFile[8][19].ACLR
reset => RegFile[8][20].ACLR
reset => RegFile[8][21].ACLR
reset => RegFile[8][22].ACLR
reset => RegFile[8][23].ACLR
reset => RegFile[8][24].PRESET
reset => RegFile[8][25].ACLR
reset => RegFile[8][26].ACLR
reset => RegFile[8][27].ACLR
reset => RegFile[8][28].ACLR
reset => RegFile[8][29].ACLR
reset => RegFile[8][30].ACLR
reset => RegFile[8][31].ACLR
reset => RegFile[7][0].PRESET
reset => RegFile[7][1].ACLR
reset => RegFile[7][2].ACLR
reset => RegFile[7][3].ACLR
reset => RegFile[7][4].ACLR
reset => RegFile[7][5].ACLR
reset => RegFile[7][6].ACLR
reset => RegFile[7][7].ACLR
reset => RegFile[7][8].PRESET
reset => RegFile[7][9].ACLR
reset => RegFile[7][10].ACLR
reset => RegFile[7][11].ACLR
reset => RegFile[7][12].ACLR
reset => RegFile[7][13].ACLR
reset => RegFile[7][14].ACLR
reset => RegFile[7][15].ACLR
reset => RegFile[7][16].PRESET
reset => RegFile[7][17].ACLR
reset => RegFile[7][18].ACLR
reset => RegFile[7][19].ACLR
reset => RegFile[7][20].ACLR
reset => RegFile[7][21].ACLR
reset => RegFile[7][22].ACLR
reset => RegFile[7][23].ACLR
reset => RegFile[7][24].PRESET
reset => RegFile[7][25].ACLR
reset => RegFile[7][26].ACLR
reset => RegFile[7][27].ACLR
reset => RegFile[7][28].ACLR
reset => RegFile[7][29].ACLR
reset => RegFile[7][30].ACLR
reset => RegFile[7][31].ACLR
reset => RegFile[6][0].PRESET
reset => RegFile[6][1].ACLR
reset => RegFile[6][2].ACLR
reset => RegFile[6][3].ACLR
reset => RegFile[6][4].ACLR
reset => RegFile[6][5].ACLR
reset => RegFile[6][6].ACLR
reset => RegFile[6][7].ACLR
reset => RegFile[6][8].PRESET
reset => RegFile[6][9].ACLR
reset => RegFile[6][10].ACLR
reset => RegFile[6][11].ACLR
reset => RegFile[6][12].ACLR
reset => RegFile[6][13].ACLR
reset => RegFile[6][14].ACLR
reset => RegFile[6][15].ACLR
reset => RegFile[6][16].PRESET
reset => RegFile[6][17].ACLR
reset => RegFile[6][18].ACLR
reset => RegFile[6][19].ACLR
reset => RegFile[6][20].ACLR
reset => RegFile[6][21].ACLR
reset => RegFile[6][22].ACLR
reset => RegFile[6][23].ACLR
reset => RegFile[6][24].PRESET
reset => RegFile[6][25].ACLR
reset => RegFile[6][26].ACLR
reset => RegFile[6][27].ACLR
reset => RegFile[6][28].ACLR
reset => RegFile[6][29].ACLR
reset => RegFile[6][30].ACLR
reset => RegFile[6][31].ACLR
reset => RegFile[5][0].PRESET
reset => RegFile[5][1].ACLR
reset => RegFile[5][2].ACLR
reset => RegFile[5][3].ACLR
reset => RegFile[5][4].ACLR
reset => RegFile[5][5].ACLR
reset => RegFile[5][6].ACLR
reset => RegFile[5][7].ACLR
reset => RegFile[5][8].PRESET
reset => RegFile[5][9].ACLR
reset => RegFile[5][10].ACLR
reset => RegFile[5][11].ACLR
reset => RegFile[5][12].ACLR
reset => RegFile[5][13].ACLR
reset => RegFile[5][14].ACLR
reset => RegFile[5][15].ACLR
reset => RegFile[5][16].PRESET
reset => RegFile[5][17].ACLR
reset => RegFile[5][18].ACLR
reset => RegFile[5][19].ACLR
reset => RegFile[5][20].ACLR
reset => RegFile[5][21].ACLR
reset => RegFile[5][22].ACLR
reset => RegFile[5][23].ACLR
reset => RegFile[5][24].PRESET
reset => RegFile[5][25].ACLR
reset => RegFile[5][26].ACLR
reset => RegFile[5][27].ACLR
reset => RegFile[5][28].ACLR
reset => RegFile[5][29].ACLR
reset => RegFile[5][30].ACLR
reset => RegFile[5][31].ACLR
reset => RegFile[4][0].ACLR
reset => RegFile[4][1].ACLR
reset => RegFile[4][2].PRESET
reset => RegFile[4][3].ACLR
reset => RegFile[4][4].ACLR
reset => RegFile[4][5].ACLR
reset => RegFile[4][6].PRESET
reset => RegFile[4][7].ACLR
reset => RegFile[4][8].ACLR
reset => RegFile[4][9].ACLR
reset => RegFile[4][10].PRESET
reset => RegFile[4][11].ACLR
reset => RegFile[4][12].ACLR
reset => RegFile[4][13].ACLR
reset => RegFile[4][14].PRESET
reset => RegFile[4][15].ACLR
reset => RegFile[4][16].ACLR
reset => RegFile[4][17].ACLR
reset => RegFile[4][18].PRESET
reset => RegFile[4][19].ACLR
reset => RegFile[4][20].ACLR
reset => RegFile[4][21].ACLR
reset => RegFile[4][22].PRESET
reset => RegFile[4][23].ACLR
reset => RegFile[4][24].ACLR
reset => RegFile[4][25].ACLR
reset => RegFile[4][26].PRESET
reset => RegFile[4][27].ACLR
reset => RegFile[4][28].ACLR
reset => RegFile[4][29].ACLR
reset => RegFile[4][30].PRESET
reset => RegFile[4][31].ACLR
reset => RegFile[3][0].PRESET
reset => RegFile[3][1].PRESET
reset => RegFile[3][2].ACLR
reset => RegFile[3][3].ACLR
reset => RegFile[3][4].PRESET
reset => RegFile[3][5].PRESET
reset => RegFile[3][6].ACLR
reset => RegFile[3][7].ACLR
reset => RegFile[3][8].PRESET
reset => RegFile[3][9].PRESET
reset => RegFile[3][10].ACLR
reset => RegFile[3][11].ACLR
reset => RegFile[3][12].PRESET
reset => RegFile[3][13].PRESET
reset => RegFile[3][14].ACLR
reset => RegFile[3][15].ACLR
reset => RegFile[3][16].PRESET
reset => RegFile[3][17].PRESET
reset => RegFile[3][18].ACLR
reset => RegFile[3][19].ACLR
reset => RegFile[3][20].PRESET
reset => RegFile[3][21].PRESET
reset => RegFile[3][22].ACLR
reset => RegFile[3][23].ACLR
reset => RegFile[3][24].PRESET
reset => RegFile[3][25].PRESET
reset => RegFile[3][26].ACLR
reset => RegFile[3][27].ACLR
reset => RegFile[3][28].PRESET
reset => RegFile[3][29].PRESET
reset => RegFile[3][30].ACLR
reset => RegFile[3][31].ACLR
reset => RegFile[2][0].ACLR
reset => RegFile[2][1].PRESET
reset => RegFile[2][2].ACLR
reset => RegFile[2][3].ACLR
reset => RegFile[2][4].ACLR
reset => RegFile[2][5].PRESET
reset => RegFile[2][6].ACLR
reset => RegFile[2][7].ACLR
reset => RegFile[2][8].ACLR
reset => RegFile[2][9].PRESET
reset => RegFile[2][10].ACLR
reset => RegFile[2][11].ACLR
reset => RegFile[2][12].ACLR
reset => RegFile[2][13].PRESET
reset => RegFile[2][14].ACLR
reset => RegFile[2][15].ACLR
reset => RegFile[2][16].ACLR
reset => RegFile[2][17].PRESET
reset => RegFile[2][18].ACLR
reset => RegFile[2][19].ACLR
reset => RegFile[2][20].ACLR
reset => RegFile[2][21].PRESET
reset => RegFile[2][22].ACLR
reset => RegFile[2][23].ACLR
reset => RegFile[2][24].ACLR
reset => RegFile[2][25].PRESET
reset => RegFile[2][26].ACLR
reset => RegFile[2][27].ACLR
reset => RegFile[2][28].ACLR
reset => RegFile[2][29].PRESET
reset => RegFile[2][30].ACLR
reset => RegFile[2][31].ACLR
reset => RegFile[1][0].PRESET
reset => RegFile[1][1].ACLR
reset => RegFile[1][2].ACLR
reset => RegFile[1][3].ACLR
reset => RegFile[1][4].PRESET
reset => RegFile[1][5].ACLR
reset => RegFile[1][6].ACLR
reset => RegFile[1][7].ACLR
reset => RegFile[1][8].PRESET
reset => RegFile[1][9].ACLR
reset => RegFile[1][10].ACLR
reset => RegFile[1][11].ACLR
reset => RegFile[1][12].PRESET
reset => RegFile[1][13].ACLR
reset => RegFile[1][14].ACLR
reset => RegFile[1][15].ACLR
reset => RegFile[1][16].PRESET
reset => RegFile[1][17].ACLR
reset => RegFile[1][18].ACLR
reset => RegFile[1][19].ACLR
reset => RegFile[1][20].PRESET
reset => RegFile[1][21].ACLR
reset => RegFile[1][22].ACLR
reset => RegFile[1][23].ACLR
reset => RegFile[1][24].PRESET
reset => RegFile[1][25].ACLR
reset => RegFile[1][26].ACLR
reset => RegFile[1][27].ACLR
reset => RegFile[1][28].PRESET
reset => RegFile[1][29].ACLR
reset => RegFile[1][30].ACLR
reset => RegFile[1][31].ACLR
reset => RegFile[0][0].ACLR
reset => RegFile[0][1].ACLR
reset => RegFile[0][2].ACLR
reset => RegFile[0][3].ACLR
reset => RegFile[0][4].ACLR
reset => RegFile[0][5].ACLR
reset => RegFile[0][6].ACLR
reset => RegFile[0][7].ACLR
reset => RegFile[0][8].ACLR
reset => RegFile[0][9].ACLR
reset => RegFile[0][10].ACLR
reset => RegFile[0][11].ACLR
reset => RegFile[0][12].ACLR
reset => RegFile[0][13].ACLR
reset => RegFile[0][14].ACLR
reset => RegFile[0][15].ACLR
reset => RegFile[0][16].ACLR
reset => RegFile[0][17].ACLR
reset => RegFile[0][18].ACLR
reset => RegFile[0][19].ACLR
reset => RegFile[0][20].ACLR
reset => RegFile[0][21].ACLR
reset => RegFile[0][22].ACLR
reset => RegFile[0][23].ACLR
reset => RegFile[0][24].ACLR
reset => RegFile[0][25].ACLR
reset => RegFile[0][26].ACLR
reset => RegFile[0][27].ACLR
reset => RegFile[0][28].ACLR
reset => RegFile[0][29].ACLR
reset => RegFile[0][30].ACLR
reset => RegFile[0][31].ACLR
clock => RegFile[15][0].CLK
clock => RegFile[15][1].CLK
clock => RegFile[15][2].CLK
clock => RegFile[15][3].CLK
clock => RegFile[15][4].CLK
clock => RegFile[15][5].CLK
clock => RegFile[15][6].CLK
clock => RegFile[15][7].CLK
clock => RegFile[15][8].CLK
clock => RegFile[15][9].CLK
clock => RegFile[15][10].CLK
clock => RegFile[15][11].CLK
clock => RegFile[15][12].CLK
clock => RegFile[15][13].CLK
clock => RegFile[15][14].CLK
clock => RegFile[15][15].CLK
clock => RegFile[15][16].CLK
clock => RegFile[15][17].CLK
clock => RegFile[15][18].CLK
clock => RegFile[15][19].CLK
clock => RegFile[15][20].CLK
clock => RegFile[15][21].CLK
clock => RegFile[15][22].CLK
clock => RegFile[15][23].CLK
clock => RegFile[15][24].CLK
clock => RegFile[15][25].CLK
clock => RegFile[15][26].CLK
clock => RegFile[15][27].CLK
clock => RegFile[15][28].CLK
clock => RegFile[15][29].CLK
clock => RegFile[15][30].CLK
clock => RegFile[15][31].CLK
clock => RegFile[14][0].CLK
clock => RegFile[14][1].CLK
clock => RegFile[14][2].CLK
clock => RegFile[14][3].CLK
clock => RegFile[14][4].CLK
clock => RegFile[14][5].CLK
clock => RegFile[14][6].CLK
clock => RegFile[14][7].CLK
clock => RegFile[14][8].CLK
clock => RegFile[14][9].CLK
clock => RegFile[14][10].CLK
clock => RegFile[14][11].CLK
clock => RegFile[14][12].CLK
clock => RegFile[14][13].CLK
clock => RegFile[14][14].CLK
clock => RegFile[14][15].CLK
clock => RegFile[14][16].CLK
clock => RegFile[14][17].CLK
clock => RegFile[14][18].CLK
clock => RegFile[14][19].CLK
clock => RegFile[14][20].CLK
clock => RegFile[14][21].CLK
clock => RegFile[14][22].CLK
clock => RegFile[14][23].CLK
clock => RegFile[14][24].CLK
clock => RegFile[14][25].CLK
clock => RegFile[14][26].CLK
clock => RegFile[14][27].CLK
clock => RegFile[14][28].CLK
clock => RegFile[14][29].CLK
clock => RegFile[14][30].CLK
clock => RegFile[14][31].CLK
clock => RegFile[13][0].CLK
clock => RegFile[13][1].CLK
clock => RegFile[13][2].CLK
clock => RegFile[13][3].CLK
clock => RegFile[13][4].CLK
clock => RegFile[13][5].CLK
clock => RegFile[13][6].CLK
clock => RegFile[13][7].CLK
clock => RegFile[13][8].CLK
clock => RegFile[13][9].CLK
clock => RegFile[13][10].CLK
clock => RegFile[13][11].CLK
clock => RegFile[13][12].CLK
clock => RegFile[13][13].CLK
clock => RegFile[13][14].CLK
clock => RegFile[13][15].CLK
clock => RegFile[13][16].CLK
clock => RegFile[13][17].CLK
clock => RegFile[13][18].CLK
clock => RegFile[13][19].CLK
clock => RegFile[13][20].CLK
clock => RegFile[13][21].CLK
clock => RegFile[13][22].CLK
clock => RegFile[13][23].CLK
clock => RegFile[13][24].CLK
clock => RegFile[13][25].CLK
clock => RegFile[13][26].CLK
clock => RegFile[13][27].CLK
clock => RegFile[13][28].CLK
clock => RegFile[13][29].CLK
clock => RegFile[13][30].CLK
clock => RegFile[13][31].CLK
clock => RegFile[12][0].CLK
clock => RegFile[12][1].CLK
clock => RegFile[12][2].CLK
clock => RegFile[12][3].CLK
clock => RegFile[12][4].CLK
clock => RegFile[12][5].CLK
clock => RegFile[12][6].CLK
clock => RegFile[12][7].CLK
clock => RegFile[12][8].CLK
clock => RegFile[12][9].CLK
clock => RegFile[12][10].CLK
clock => RegFile[12][11].CLK
clock => RegFile[12][12].CLK
clock => RegFile[12][13].CLK
clock => RegFile[12][14].CLK
clock => RegFile[12][15].CLK
clock => RegFile[12][16].CLK
clock => RegFile[12][17].CLK
clock => RegFile[12][18].CLK
clock => RegFile[12][19].CLK
clock => RegFile[12][20].CLK
clock => RegFile[12][21].CLK
clock => RegFile[12][22].CLK
clock => RegFile[12][23].CLK
clock => RegFile[12][24].CLK
clock => RegFile[12][25].CLK
clock => RegFile[12][26].CLK
clock => RegFile[12][27].CLK
clock => RegFile[12][28].CLK
clock => RegFile[12][29].CLK
clock => RegFile[12][30].CLK
clock => RegFile[12][31].CLK
clock => RegFile[11][0].CLK
clock => RegFile[11][1].CLK
clock => RegFile[11][2].CLK
clock => RegFile[11][3].CLK
clock => RegFile[11][4].CLK
clock => RegFile[11][5].CLK
clock => RegFile[11][6].CLK
clock => RegFile[11][7].CLK
clock => RegFile[11][8].CLK
clock => RegFile[11][9].CLK
clock => RegFile[11][10].CLK
clock => RegFile[11][11].CLK
clock => RegFile[11][12].CLK
clock => RegFile[11][13].CLK
clock => RegFile[11][14].CLK
clock => RegFile[11][15].CLK
clock => RegFile[11][16].CLK
clock => RegFile[11][17].CLK
clock => RegFile[11][18].CLK
clock => RegFile[11][19].CLK
clock => RegFile[11][20].CLK
clock => RegFile[11][21].CLK
clock => RegFile[11][22].CLK
clock => RegFile[11][23].CLK
clock => RegFile[11][24].CLK
clock => RegFile[11][25].CLK
clock => RegFile[11][26].CLK
clock => RegFile[11][27].CLK
clock => RegFile[11][28].CLK
clock => RegFile[11][29].CLK
clock => RegFile[11][30].CLK
clock => RegFile[11][31].CLK
clock => RegFile[10][0].CLK
clock => RegFile[10][1].CLK
clock => RegFile[10][2].CLK
clock => RegFile[10][3].CLK
clock => RegFile[10][4].CLK
clock => RegFile[10][5].CLK
clock => RegFile[10][6].CLK
clock => RegFile[10][7].CLK
clock => RegFile[10][8].CLK
clock => RegFile[10][9].CLK
clock => RegFile[10][10].CLK
clock => RegFile[10][11].CLK
clock => RegFile[10][12].CLK
clock => RegFile[10][13].CLK
clock => RegFile[10][14].CLK
clock => RegFile[10][15].CLK
clock => RegFile[10][16].CLK
clock => RegFile[10][17].CLK
clock => RegFile[10][18].CLK
clock => RegFile[10][19].CLK
clock => RegFile[10][20].CLK
clock => RegFile[10][21].CLK
clock => RegFile[10][22].CLK
clock => RegFile[10][23].CLK
clock => RegFile[10][24].CLK
clock => RegFile[10][25].CLK
clock => RegFile[10][26].CLK
clock => RegFile[10][27].CLK
clock => RegFile[10][28].CLK
clock => RegFile[10][29].CLK
clock => RegFile[10][30].CLK
clock => RegFile[10][31].CLK
clock => RegFile[9][0].CLK
clock => RegFile[9][1].CLK
clock => RegFile[9][2].CLK
clock => RegFile[9][3].CLK
clock => RegFile[9][4].CLK
clock => RegFile[9][5].CLK
clock => RegFile[9][6].CLK
clock => RegFile[9][7].CLK
clock => RegFile[9][8].CLK
clock => RegFile[9][9].CLK
clock => RegFile[9][10].CLK
clock => RegFile[9][11].CLK
clock => RegFile[9][12].CLK
clock => RegFile[9][13].CLK
clock => RegFile[9][14].CLK
clock => RegFile[9][15].CLK
clock => RegFile[9][16].CLK
clock => RegFile[9][17].CLK
clock => RegFile[9][18].CLK
clock => RegFile[9][19].CLK
clock => RegFile[9][20].CLK
clock => RegFile[9][21].CLK
clock => RegFile[9][22].CLK
clock => RegFile[9][23].CLK
clock => RegFile[9][24].CLK
clock => RegFile[9][25].CLK
clock => RegFile[9][26].CLK
clock => RegFile[9][27].CLK
clock => RegFile[9][28].CLK
clock => RegFile[9][29].CLK
clock => RegFile[9][30].CLK
clock => RegFile[9][31].CLK
clock => RegFile[8][0].CLK
clock => RegFile[8][1].CLK
clock => RegFile[8][2].CLK
clock => RegFile[8][3].CLK
clock => RegFile[8][4].CLK
clock => RegFile[8][5].CLK
clock => RegFile[8][6].CLK
clock => RegFile[8][7].CLK
clock => RegFile[8][8].CLK
clock => RegFile[8][9].CLK
clock => RegFile[8][10].CLK
clock => RegFile[8][11].CLK
clock => RegFile[8][12].CLK
clock => RegFile[8][13].CLK
clock => RegFile[8][14].CLK
clock => RegFile[8][15].CLK
clock => RegFile[8][16].CLK
clock => RegFile[8][17].CLK
clock => RegFile[8][18].CLK
clock => RegFile[8][19].CLK
clock => RegFile[8][20].CLK
clock => RegFile[8][21].CLK
clock => RegFile[8][22].CLK
clock => RegFile[8][23].CLK
clock => RegFile[8][24].CLK
clock => RegFile[8][25].CLK
clock => RegFile[8][26].CLK
clock => RegFile[8][27].CLK
clock => RegFile[8][28].CLK
clock => RegFile[8][29].CLK
clock => RegFile[8][30].CLK
clock => RegFile[8][31].CLK
clock => RegFile[7][0].CLK
clock => RegFile[7][1].CLK
clock => RegFile[7][2].CLK
clock => RegFile[7][3].CLK
clock => RegFile[7][4].CLK
clock => RegFile[7][5].CLK
clock => RegFile[7][6].CLK
clock => RegFile[7][7].CLK
clock => RegFile[7][8].CLK
clock => RegFile[7][9].CLK
clock => RegFile[7][10].CLK
clock => RegFile[7][11].CLK
clock => RegFile[7][12].CLK
clock => RegFile[7][13].CLK
clock => RegFile[7][14].CLK
clock => RegFile[7][15].CLK
clock => RegFile[7][16].CLK
clock => RegFile[7][17].CLK
clock => RegFile[7][18].CLK
clock => RegFile[7][19].CLK
clock => RegFile[7][20].CLK
clock => RegFile[7][21].CLK
clock => RegFile[7][22].CLK
clock => RegFile[7][23].CLK
clock => RegFile[7][24].CLK
clock => RegFile[7][25].CLK
clock => RegFile[7][26].CLK
clock => RegFile[7][27].CLK
clock => RegFile[7][28].CLK
clock => RegFile[7][29].CLK
clock => RegFile[7][30].CLK
clock => RegFile[7][31].CLK
clock => RegFile[6][0].CLK
clock => RegFile[6][1].CLK
clock => RegFile[6][2].CLK
clock => RegFile[6][3].CLK
clock => RegFile[6][4].CLK
clock => RegFile[6][5].CLK
clock => RegFile[6][6].CLK
clock => RegFile[6][7].CLK
clock => RegFile[6][8].CLK
clock => RegFile[6][9].CLK
clock => RegFile[6][10].CLK
clock => RegFile[6][11].CLK
clock => RegFile[6][12].CLK
clock => RegFile[6][13].CLK
clock => RegFile[6][14].CLK
clock => RegFile[6][15].CLK
clock => RegFile[6][16].CLK
clock => RegFile[6][17].CLK
clock => RegFile[6][18].CLK
clock => RegFile[6][19].CLK
clock => RegFile[6][20].CLK
clock => RegFile[6][21].CLK
clock => RegFile[6][22].CLK
clock => RegFile[6][23].CLK
clock => RegFile[6][24].CLK
clock => RegFile[6][25].CLK
clock => RegFile[6][26].CLK
clock => RegFile[6][27].CLK
clock => RegFile[6][28].CLK
clock => RegFile[6][29].CLK
clock => RegFile[6][30].CLK
clock => RegFile[6][31].CLK
clock => RegFile[5][0].CLK
clock => RegFile[5][1].CLK
clock => RegFile[5][2].CLK
clock => RegFile[5][3].CLK
clock => RegFile[5][4].CLK
clock => RegFile[5][5].CLK
clock => RegFile[5][6].CLK
clock => RegFile[5][7].CLK
clock => RegFile[5][8].CLK
clock => RegFile[5][9].CLK
clock => RegFile[5][10].CLK
clock => RegFile[5][11].CLK
clock => RegFile[5][12].CLK
clock => RegFile[5][13].CLK
clock => RegFile[5][14].CLK
clock => RegFile[5][15].CLK
clock => RegFile[5][16].CLK
clock => RegFile[5][17].CLK
clock => RegFile[5][18].CLK
clock => RegFile[5][19].CLK
clock => RegFile[5][20].CLK
clock => RegFile[5][21].CLK
clock => RegFile[5][22].CLK
clock => RegFile[5][23].CLK
clock => RegFile[5][24].CLK
clock => RegFile[5][25].CLK
clock => RegFile[5][26].CLK
clock => RegFile[5][27].CLK
clock => RegFile[5][28].CLK
clock => RegFile[5][29].CLK
clock => RegFile[5][30].CLK
clock => RegFile[5][31].CLK
clock => RegFile[4][0].CLK
clock => RegFile[4][1].CLK
clock => RegFile[4][2].CLK
clock => RegFile[4][3].CLK
clock => RegFile[4][4].CLK
clock => RegFile[4][5].CLK
clock => RegFile[4][6].CLK
clock => RegFile[4][7].CLK
clock => RegFile[4][8].CLK
clock => RegFile[4][9].CLK
clock => RegFile[4][10].CLK
clock => RegFile[4][11].CLK
clock => RegFile[4][12].CLK
clock => RegFile[4][13].CLK
clock => RegFile[4][14].CLK
clock => RegFile[4][15].CLK
clock => RegFile[4][16].CLK
clock => RegFile[4][17].CLK
clock => RegFile[4][18].CLK
clock => RegFile[4][19].CLK
clock => RegFile[4][20].CLK
clock => RegFile[4][21].CLK
clock => RegFile[4][22].CLK
clock => RegFile[4][23].CLK
clock => RegFile[4][24].CLK
clock => RegFile[4][25].CLK
clock => RegFile[4][26].CLK
clock => RegFile[4][27].CLK
clock => RegFile[4][28].CLK
clock => RegFile[4][29].CLK
clock => RegFile[4][30].CLK
clock => RegFile[4][31].CLK
clock => RegFile[3][0].CLK
clock => RegFile[3][1].CLK
clock => RegFile[3][2].CLK
clock => RegFile[3][3].CLK
clock => RegFile[3][4].CLK
clock => RegFile[3][5].CLK
clock => RegFile[3][6].CLK
clock => RegFile[3][7].CLK
clock => RegFile[3][8].CLK
clock => RegFile[3][9].CLK
clock => RegFile[3][10].CLK
clock => RegFile[3][11].CLK
clock => RegFile[3][12].CLK
clock => RegFile[3][13].CLK
clock => RegFile[3][14].CLK
clock => RegFile[3][15].CLK
clock => RegFile[3][16].CLK
clock => RegFile[3][17].CLK
clock => RegFile[3][18].CLK
clock => RegFile[3][19].CLK
clock => RegFile[3][20].CLK
clock => RegFile[3][21].CLK
clock => RegFile[3][22].CLK
clock => RegFile[3][23].CLK
clock => RegFile[3][24].CLK
clock => RegFile[3][25].CLK
clock => RegFile[3][26].CLK
clock => RegFile[3][27].CLK
clock => RegFile[3][28].CLK
clock => RegFile[3][29].CLK
clock => RegFile[3][30].CLK
clock => RegFile[3][31].CLK
clock => RegFile[2][0].CLK
clock => RegFile[2][1].CLK
clock => RegFile[2][2].CLK
clock => RegFile[2][3].CLK
clock => RegFile[2][4].CLK
clock => RegFile[2][5].CLK
clock => RegFile[2][6].CLK
clock => RegFile[2][7].CLK
clock => RegFile[2][8].CLK
clock => RegFile[2][9].CLK
clock => RegFile[2][10].CLK
clock => RegFile[2][11].CLK
clock => RegFile[2][12].CLK
clock => RegFile[2][13].CLK
clock => RegFile[2][14].CLK
clock => RegFile[2][15].CLK
clock => RegFile[2][16].CLK
clock => RegFile[2][17].CLK
clock => RegFile[2][18].CLK
clock => RegFile[2][19].CLK
clock => RegFile[2][20].CLK
clock => RegFile[2][21].CLK
clock => RegFile[2][22].CLK
clock => RegFile[2][23].CLK
clock => RegFile[2][24].CLK
clock => RegFile[2][25].CLK
clock => RegFile[2][26].CLK
clock => RegFile[2][27].CLK
clock => RegFile[2][28].CLK
clock => RegFile[2][29].CLK
clock => RegFile[2][30].CLK
clock => RegFile[2][31].CLK
clock => RegFile[1][0].CLK
clock => RegFile[1][1].CLK
clock => RegFile[1][2].CLK
clock => RegFile[1][3].CLK
clock => RegFile[1][4].CLK
clock => RegFile[1][5].CLK
clock => RegFile[1][6].CLK
clock => RegFile[1][7].CLK
clock => RegFile[1][8].CLK
clock => RegFile[1][9].CLK
clock => RegFile[1][10].CLK
clock => RegFile[1][11].CLK
clock => RegFile[1][12].CLK
clock => RegFile[1][13].CLK
clock => RegFile[1][14].CLK
clock => RegFile[1][15].CLK
clock => RegFile[1][16].CLK
clock => RegFile[1][17].CLK
clock => RegFile[1][18].CLK
clock => RegFile[1][19].CLK
clock => RegFile[1][20].CLK
clock => RegFile[1][21].CLK
clock => RegFile[1][22].CLK
clock => RegFile[1][23].CLK
clock => RegFile[1][24].CLK
clock => RegFile[1][25].CLK
clock => RegFile[1][26].CLK
clock => RegFile[1][27].CLK
clock => RegFile[1][28].CLK
clock => RegFile[1][29].CLK
clock => RegFile[1][30].CLK
clock => RegFile[1][31].CLK
clock => RegFile[0][0].CLK
clock => RegFile[0][1].CLK
clock => RegFile[0][2].CLK
clock => RegFile[0][3].CLK
clock => RegFile[0][4].CLK
clock => RegFile[0][5].CLK
clock => RegFile[0][6].CLK
clock => RegFile[0][7].CLK
clock => RegFile[0][8].CLK
clock => RegFile[0][9].CLK
clock => RegFile[0][10].CLK
clock => RegFile[0][11].CLK
clock => RegFile[0][12].CLK
clock => RegFile[0][13].CLK
clock => RegFile[0][14].CLK
clock => RegFile[0][15].CLK
clock => RegFile[0][16].CLK
clock => RegFile[0][17].CLK
clock => RegFile[0][18].CLK
clock => RegFile[0][19].CLK
clock => RegFile[0][20].CLK
clock => RegFile[0][21].CLK
clock => RegFile[0][22].CLK
clock => RegFile[0][23].CLK
clock => RegFile[0][24].CLK
clock => RegFile[0][25].CLK
clock => RegFile[0][26].CLK
clock => RegFile[0][27].CLK
clock => RegFile[0][28].CLK
clock => RegFile[0][29].CLK
clock => RegFile[0][30].CLK
clock => RegFile[0][31].CLK
RegDst => rd.OUTPUTSELECT
RegDst => rd.OUTPUTSELECT
RegDst => rd.OUTPUTSELECT
RegDst => rd.OUTPUTSELECT
RegWrite => RegFile[0][31].ENA
RegWrite => RegFile[0][30].ENA
RegWrite => RegFile[0][29].ENA
RegWrite => RegFile[0][28].ENA
RegWrite => RegFile[0][27].ENA
RegWrite => RegFile[0][26].ENA
RegWrite => RegFile[0][25].ENA
RegWrite => RegFile[0][24].ENA
RegWrite => RegFile[0][23].ENA
RegWrite => RegFile[0][22].ENA
RegWrite => RegFile[0][21].ENA
RegWrite => RegFile[0][20].ENA
RegWrite => RegFile[0][19].ENA
RegWrite => RegFile[0][18].ENA
RegWrite => RegFile[0][17].ENA
RegWrite => RegFile[0][16].ENA
RegWrite => RegFile[0][15].ENA
RegWrite => RegFile[0][14].ENA
RegWrite => RegFile[0][13].ENA
RegWrite => RegFile[0][12].ENA
RegWrite => RegFile[0][11].ENA
RegWrite => RegFile[0][10].ENA
RegWrite => RegFile[0][9].ENA
RegWrite => RegFile[0][8].ENA
RegWrite => RegFile[0][7].ENA
RegWrite => RegFile[0][6].ENA
RegWrite => RegFile[0][5].ENA
RegWrite => RegFile[0][4].ENA
RegWrite => RegFile[0][3].ENA
RegWrite => RegFile[0][2].ENA
RegWrite => RegFile[0][1].ENA
RegWrite => RegFile[0][0].ENA
RegWrite => RegFile[1][31].ENA
RegWrite => RegFile[1][30].ENA
RegWrite => RegFile[1][29].ENA
RegWrite => RegFile[1][28].ENA
RegWrite => RegFile[1][27].ENA
RegWrite => RegFile[1][26].ENA
RegWrite => RegFile[1][25].ENA
RegWrite => RegFile[1][24].ENA
RegWrite => RegFile[1][23].ENA
RegWrite => RegFile[1][22].ENA
RegWrite => RegFile[1][21].ENA
RegWrite => RegFile[1][20].ENA
RegWrite => RegFile[1][19].ENA
RegWrite => RegFile[1][18].ENA
RegWrite => RegFile[1][17].ENA
RegWrite => RegFile[1][16].ENA
RegWrite => RegFile[1][15].ENA
RegWrite => RegFile[1][14].ENA
RegWrite => RegFile[1][13].ENA
RegWrite => RegFile[1][12].ENA
RegWrite => RegFile[1][11].ENA
RegWrite => RegFile[1][10].ENA
RegWrite => RegFile[1][9].ENA
RegWrite => RegFile[1][8].ENA
RegWrite => RegFile[1][7].ENA
RegWrite => RegFile[1][6].ENA
RegWrite => RegFile[1][5].ENA
RegWrite => RegFile[1][4].ENA
RegWrite => RegFile[1][3].ENA
RegWrite => RegFile[1][2].ENA
RegWrite => RegFile[1][1].ENA
RegWrite => RegFile[1][0].ENA
RegWrite => RegFile[2][31].ENA
RegWrite => RegFile[2][30].ENA
RegWrite => RegFile[2][29].ENA
RegWrite => RegFile[2][28].ENA
RegWrite => RegFile[2][27].ENA
RegWrite => RegFile[2][26].ENA
RegWrite => RegFile[2][25].ENA
RegWrite => RegFile[2][24].ENA
RegWrite => RegFile[2][23].ENA
RegWrite => RegFile[2][22].ENA
RegWrite => RegFile[2][21].ENA
RegWrite => RegFile[2][20].ENA
RegWrite => RegFile[2][19].ENA
RegWrite => RegFile[2][18].ENA
RegWrite => RegFile[2][17].ENA
RegWrite => RegFile[2][16].ENA
RegWrite => RegFile[2][15].ENA
RegWrite => RegFile[2][14].ENA
RegWrite => RegFile[2][13].ENA
RegWrite => RegFile[2][12].ENA
RegWrite => RegFile[2][11].ENA
RegWrite => RegFile[2][10].ENA
RegWrite => RegFile[2][9].ENA
RegWrite => RegFile[2][8].ENA
RegWrite => RegFile[2][7].ENA
RegWrite => RegFile[2][6].ENA
RegWrite => RegFile[2][5].ENA
RegWrite => RegFile[2][4].ENA
RegWrite => RegFile[2][3].ENA
RegWrite => RegFile[2][2].ENA
RegWrite => RegFile[2][1].ENA
RegWrite => RegFile[2][0].ENA
RegWrite => RegFile[3][31].ENA
RegWrite => RegFile[3][30].ENA
RegWrite => RegFile[3][29].ENA
RegWrite => RegFile[3][28].ENA
RegWrite => RegFile[3][27].ENA
RegWrite => RegFile[3][26].ENA
RegWrite => RegFile[3][25].ENA
RegWrite => RegFile[3][24].ENA
RegWrite => RegFile[3][23].ENA
RegWrite => RegFile[3][22].ENA
RegWrite => RegFile[3][21].ENA
RegWrite => RegFile[3][20].ENA
RegWrite => RegFile[3][19].ENA
RegWrite => RegFile[3][18].ENA
RegWrite => RegFile[3][17].ENA
RegWrite => RegFile[3][16].ENA
RegWrite => RegFile[3][15].ENA
RegWrite => RegFile[3][14].ENA
RegWrite => RegFile[3][13].ENA
RegWrite => RegFile[3][12].ENA
RegWrite => RegFile[3][11].ENA
RegWrite => RegFile[3][10].ENA
RegWrite => RegFile[3][9].ENA
RegWrite => RegFile[3][8].ENA
RegWrite => RegFile[3][7].ENA
RegWrite => RegFile[3][6].ENA
RegWrite => RegFile[3][5].ENA
RegWrite => RegFile[3][4].ENA
RegWrite => RegFile[3][3].ENA
RegWrite => RegFile[3][2].ENA
RegWrite => RegFile[3][1].ENA
RegWrite => RegFile[3][0].ENA
RegWrite => RegFile[4][31].ENA
RegWrite => RegFile[4][30].ENA
RegWrite => RegFile[4][29].ENA
RegWrite => RegFile[4][28].ENA
RegWrite => RegFile[4][27].ENA
RegWrite => RegFile[4][26].ENA
RegWrite => RegFile[4][25].ENA
RegWrite => RegFile[4][24].ENA
RegWrite => RegFile[4][23].ENA
RegWrite => RegFile[4][22].ENA
RegWrite => RegFile[4][21].ENA
RegWrite => RegFile[4][20].ENA
RegWrite => RegFile[4][19].ENA
RegWrite => RegFile[4][18].ENA
RegWrite => RegFile[4][17].ENA
RegWrite => RegFile[4][16].ENA
RegWrite => RegFile[4][15].ENA
RegWrite => RegFile[4][14].ENA
RegWrite => RegFile[4][13].ENA
RegWrite => RegFile[4][12].ENA
RegWrite => RegFile[4][11].ENA
RegWrite => RegFile[4][10].ENA
RegWrite => RegFile[4][9].ENA
RegWrite => RegFile[4][8].ENA
RegWrite => RegFile[4][7].ENA
RegWrite => RegFile[4][6].ENA
RegWrite => RegFile[4][5].ENA
RegWrite => RegFile[4][4].ENA
RegWrite => RegFile[4][3].ENA
RegWrite => RegFile[4][2].ENA
RegWrite => RegFile[4][1].ENA
RegWrite => RegFile[4][0].ENA
RegWrite => RegFile[5][31].ENA
RegWrite => RegFile[5][30].ENA
RegWrite => RegFile[5][29].ENA
RegWrite => RegFile[5][28].ENA
RegWrite => RegFile[5][27].ENA
RegWrite => RegFile[5][26].ENA
RegWrite => RegFile[5][25].ENA
RegWrite => RegFile[5][24].ENA
RegWrite => RegFile[5][23].ENA
RegWrite => RegFile[5][22].ENA
RegWrite => RegFile[5][21].ENA
RegWrite => RegFile[5][20].ENA
RegWrite => RegFile[5][19].ENA
RegWrite => RegFile[5][18].ENA
RegWrite => RegFile[5][17].ENA
RegWrite => RegFile[5][16].ENA
RegWrite => RegFile[5][15].ENA
RegWrite => RegFile[5][14].ENA
RegWrite => RegFile[5][13].ENA
RegWrite => RegFile[5][12].ENA
RegWrite => RegFile[5][11].ENA
RegWrite => RegFile[5][10].ENA
RegWrite => RegFile[5][9].ENA
RegWrite => RegFile[5][8].ENA
RegWrite => RegFile[5][7].ENA
RegWrite => RegFile[5][6].ENA
RegWrite => RegFile[5][5].ENA
RegWrite => RegFile[5][4].ENA
RegWrite => RegFile[5][3].ENA
RegWrite => RegFile[5][2].ENA
RegWrite => RegFile[5][1].ENA
RegWrite => RegFile[5][0].ENA
RegWrite => RegFile[6][31].ENA
RegWrite => RegFile[6][30].ENA
RegWrite => RegFile[6][29].ENA
RegWrite => RegFile[6][28].ENA
RegWrite => RegFile[6][27].ENA
RegWrite => RegFile[6][26].ENA
RegWrite => RegFile[6][25].ENA
RegWrite => RegFile[6][24].ENA
RegWrite => RegFile[6][23].ENA
RegWrite => RegFile[6][22].ENA
RegWrite => RegFile[6][21].ENA
RegWrite => RegFile[6][20].ENA
RegWrite => RegFile[6][19].ENA
RegWrite => RegFile[6][18].ENA
RegWrite => RegFile[6][17].ENA
RegWrite => RegFile[6][16].ENA
RegWrite => RegFile[6][15].ENA
RegWrite => RegFile[6][14].ENA
RegWrite => RegFile[6][13].ENA
RegWrite => RegFile[6][12].ENA
RegWrite => RegFile[6][11].ENA
RegWrite => RegFile[6][10].ENA
RegWrite => RegFile[6][9].ENA
RegWrite => RegFile[6][8].ENA
RegWrite => RegFile[6][7].ENA
RegWrite => RegFile[6][6].ENA
RegWrite => RegFile[6][5].ENA
RegWrite => RegFile[6][4].ENA
RegWrite => RegFile[6][3].ENA
RegWrite => RegFile[6][2].ENA
RegWrite => RegFile[6][1].ENA
RegWrite => RegFile[6][0].ENA
RegWrite => RegFile[7][31].ENA
RegWrite => RegFile[7][30].ENA
RegWrite => RegFile[7][29].ENA
RegWrite => RegFile[7][28].ENA
RegWrite => RegFile[7][27].ENA
RegWrite => RegFile[7][26].ENA
RegWrite => RegFile[7][25].ENA
RegWrite => RegFile[7][24].ENA
RegWrite => RegFile[7][23].ENA
RegWrite => RegFile[7][22].ENA
RegWrite => RegFile[7][21].ENA
RegWrite => RegFile[7][20].ENA
RegWrite => RegFile[7][19].ENA
RegWrite => RegFile[7][18].ENA
RegWrite => RegFile[7][17].ENA
RegWrite => RegFile[7][16].ENA
RegWrite => RegFile[7][15].ENA
RegWrite => RegFile[7][14].ENA
RegWrite => RegFile[7][13].ENA
RegWrite => RegFile[7][12].ENA
RegWrite => RegFile[7][11].ENA
RegWrite => RegFile[7][10].ENA
RegWrite => RegFile[7][9].ENA
RegWrite => RegFile[7][8].ENA
RegWrite => RegFile[7][7].ENA
RegWrite => RegFile[7][6].ENA
RegWrite => RegFile[7][5].ENA
RegWrite => RegFile[7][4].ENA
RegWrite => RegFile[7][3].ENA
RegWrite => RegFile[7][2].ENA
RegWrite => RegFile[7][1].ENA
RegWrite => RegFile[7][0].ENA
RegWrite => RegFile[8][31].ENA
RegWrite => RegFile[8][30].ENA
RegWrite => RegFile[8][29].ENA
RegWrite => RegFile[8][28].ENA
RegWrite => RegFile[8][27].ENA
RegWrite => RegFile[8][26].ENA
RegWrite => RegFile[8][25].ENA
RegWrite => RegFile[8][24].ENA
RegWrite => RegFile[8][23].ENA
RegWrite => RegFile[8][22].ENA
RegWrite => RegFile[8][21].ENA
RegWrite => RegFile[8][20].ENA
RegWrite => RegFile[8][19].ENA
RegWrite => RegFile[8][18].ENA
RegWrite => RegFile[8][17].ENA
RegWrite => RegFile[8][16].ENA
RegWrite => RegFile[8][15].ENA
RegWrite => RegFile[8][14].ENA
RegWrite => RegFile[8][13].ENA
RegWrite => RegFile[8][12].ENA
RegWrite => RegFile[8][11].ENA
RegWrite => RegFile[8][10].ENA
RegWrite => RegFile[8][9].ENA
RegWrite => RegFile[8][8].ENA
RegWrite => RegFile[8][7].ENA
RegWrite => RegFile[8][6].ENA
RegWrite => RegFile[8][5].ENA
RegWrite => RegFile[8][4].ENA
RegWrite => RegFile[8][3].ENA
RegWrite => RegFile[8][2].ENA
RegWrite => RegFile[8][1].ENA
RegWrite => RegFile[8][0].ENA
RegWrite => RegFile[9][31].ENA
RegWrite => RegFile[9][30].ENA
RegWrite => RegFile[9][29].ENA
RegWrite => RegFile[9][28].ENA
RegWrite => RegFile[9][27].ENA
RegWrite => RegFile[9][26].ENA
RegWrite => RegFile[9][25].ENA
RegWrite => RegFile[9][24].ENA
RegWrite => RegFile[9][23].ENA
RegWrite => RegFile[9][22].ENA
RegWrite => RegFile[9][21].ENA
RegWrite => RegFile[9][20].ENA
RegWrite => RegFile[9][19].ENA
RegWrite => RegFile[9][18].ENA
RegWrite => RegFile[9][17].ENA
RegWrite => RegFile[9][16].ENA
RegWrite => RegFile[9][15].ENA
RegWrite => RegFile[9][14].ENA
RegWrite => RegFile[9][13].ENA
RegWrite => RegFile[9][12].ENA
RegWrite => RegFile[9][11].ENA
RegWrite => RegFile[9][10].ENA
RegWrite => RegFile[9][9].ENA
RegWrite => RegFile[9][8].ENA
RegWrite => RegFile[9][7].ENA
RegWrite => RegFile[9][6].ENA
RegWrite => RegFile[9][5].ENA
RegWrite => RegFile[9][4].ENA
RegWrite => RegFile[9][3].ENA
RegWrite => RegFile[9][2].ENA
RegWrite => RegFile[9][1].ENA
RegWrite => RegFile[9][0].ENA
RegWrite => RegFile[10][31].ENA
RegWrite => RegFile[10][30].ENA
RegWrite => RegFile[10][29].ENA
RegWrite => RegFile[10][28].ENA
RegWrite => RegFile[10][27].ENA
RegWrite => RegFile[10][26].ENA
RegWrite => RegFile[10][25].ENA
RegWrite => RegFile[10][24].ENA
RegWrite => RegFile[10][23].ENA
RegWrite => RegFile[10][22].ENA
RegWrite => RegFile[10][21].ENA
RegWrite => RegFile[10][20].ENA
RegWrite => RegFile[10][19].ENA
RegWrite => RegFile[10][18].ENA
RegWrite => RegFile[10][17].ENA
RegWrite => RegFile[10][16].ENA
RegWrite => RegFile[10][15].ENA
RegWrite => RegFile[10][14].ENA
RegWrite => RegFile[10][13].ENA
RegWrite => RegFile[10][12].ENA
RegWrite => RegFile[10][11].ENA
RegWrite => RegFile[10][10].ENA
RegWrite => RegFile[10][9].ENA
RegWrite => RegFile[10][8].ENA
RegWrite => RegFile[10][7].ENA
RegWrite => RegFile[10][6].ENA
RegWrite => RegFile[10][5].ENA
RegWrite => RegFile[10][4].ENA
RegWrite => RegFile[10][3].ENA
RegWrite => RegFile[10][2].ENA
RegWrite => RegFile[10][1].ENA
RegWrite => RegFile[10][0].ENA
RegWrite => RegFile[11][31].ENA
RegWrite => RegFile[11][30].ENA
RegWrite => RegFile[11][29].ENA
RegWrite => RegFile[11][28].ENA
RegWrite => RegFile[11][27].ENA
RegWrite => RegFile[11][26].ENA
RegWrite => RegFile[11][25].ENA
RegWrite => RegFile[11][24].ENA
RegWrite => RegFile[11][23].ENA
RegWrite => RegFile[11][22].ENA
RegWrite => RegFile[11][21].ENA
RegWrite => RegFile[11][20].ENA
RegWrite => RegFile[11][19].ENA
RegWrite => RegFile[11][18].ENA
RegWrite => RegFile[11][17].ENA
RegWrite => RegFile[11][16].ENA
RegWrite => RegFile[11][15].ENA
RegWrite => RegFile[11][14].ENA
RegWrite => RegFile[11][13].ENA
RegWrite => RegFile[11][12].ENA
RegWrite => RegFile[11][11].ENA
RegWrite => RegFile[11][10].ENA
RegWrite => RegFile[11][9].ENA
RegWrite => RegFile[11][8].ENA
RegWrite => RegFile[11][7].ENA
RegWrite => RegFile[11][6].ENA
RegWrite => RegFile[11][5].ENA
RegWrite => RegFile[11][4].ENA
RegWrite => RegFile[11][3].ENA
RegWrite => RegFile[11][2].ENA
RegWrite => RegFile[11][1].ENA
RegWrite => RegFile[11][0].ENA
RegWrite => RegFile[12][31].ENA
RegWrite => RegFile[12][30].ENA
RegWrite => RegFile[12][29].ENA
RegWrite => RegFile[12][28].ENA
RegWrite => RegFile[12][27].ENA
RegWrite => RegFile[12][26].ENA
RegWrite => RegFile[12][25].ENA
RegWrite => RegFile[12][24].ENA
RegWrite => RegFile[12][23].ENA
RegWrite => RegFile[12][22].ENA
RegWrite => RegFile[12][21].ENA
RegWrite => RegFile[12][20].ENA
RegWrite => RegFile[12][19].ENA
RegWrite => RegFile[12][18].ENA
RegWrite => RegFile[12][17].ENA
RegWrite => RegFile[12][16].ENA
RegWrite => RegFile[12][15].ENA
RegWrite => RegFile[12][14].ENA
RegWrite => RegFile[12][13].ENA
RegWrite => RegFile[12][12].ENA
RegWrite => RegFile[12][11].ENA
RegWrite => RegFile[12][10].ENA
RegWrite => RegFile[12][9].ENA
RegWrite => RegFile[12][8].ENA
RegWrite => RegFile[12][7].ENA
RegWrite => RegFile[12][6].ENA
RegWrite => RegFile[12][5].ENA
RegWrite => RegFile[12][4].ENA
RegWrite => RegFile[12][3].ENA
RegWrite => RegFile[12][2].ENA
RegWrite => RegFile[12][1].ENA
RegWrite => RegFile[12][0].ENA
RegWrite => RegFile[13][31].ENA
RegWrite => RegFile[13][30].ENA
RegWrite => RegFile[13][29].ENA
RegWrite => RegFile[13][28].ENA
RegWrite => RegFile[13][27].ENA
RegWrite => RegFile[13][26].ENA
RegWrite => RegFile[13][25].ENA
RegWrite => RegFile[13][24].ENA
RegWrite => RegFile[13][23].ENA
RegWrite => RegFile[13][22].ENA
RegWrite => RegFile[13][21].ENA
RegWrite => RegFile[13][20].ENA
RegWrite => RegFile[13][19].ENA
RegWrite => RegFile[13][18].ENA
RegWrite => RegFile[13][17].ENA
RegWrite => RegFile[13][16].ENA
RegWrite => RegFile[13][15].ENA
RegWrite => RegFile[13][14].ENA
RegWrite => RegFile[13][13].ENA
RegWrite => RegFile[13][12].ENA
RegWrite => RegFile[13][11].ENA
RegWrite => RegFile[13][10].ENA
RegWrite => RegFile[13][9].ENA
RegWrite => RegFile[13][8].ENA
RegWrite => RegFile[13][7].ENA
RegWrite => RegFile[13][6].ENA
RegWrite => RegFile[13][5].ENA
RegWrite => RegFile[13][4].ENA
RegWrite => RegFile[13][3].ENA
RegWrite => RegFile[13][2].ENA
RegWrite => RegFile[13][1].ENA
RegWrite => RegFile[13][0].ENA
RegWrite => RegFile[14][31].ENA
RegWrite => RegFile[14][30].ENA
RegWrite => RegFile[14][29].ENA
RegWrite => RegFile[14][28].ENA
RegWrite => RegFile[14][27].ENA
RegWrite => RegFile[14][26].ENA
RegWrite => RegFile[14][25].ENA
RegWrite => RegFile[14][24].ENA
RegWrite => RegFile[14][23].ENA
RegWrite => RegFile[14][22].ENA
RegWrite => RegFile[14][21].ENA
RegWrite => RegFile[14][20].ENA
RegWrite => RegFile[14][19].ENA
RegWrite => RegFile[14][18].ENA
RegWrite => RegFile[14][17].ENA
RegWrite => RegFile[14][16].ENA
RegWrite => RegFile[14][15].ENA
RegWrite => RegFile[14][14].ENA
RegWrite => RegFile[14][13].ENA
RegWrite => RegFile[14][12].ENA
RegWrite => RegFile[14][11].ENA
RegWrite => RegFile[14][10].ENA
RegWrite => RegFile[14][9].ENA
RegWrite => RegFile[14][8].ENA
RegWrite => RegFile[14][7].ENA
RegWrite => RegFile[14][6].ENA
RegWrite => RegFile[14][5].ENA
RegWrite => RegFile[14][4].ENA
RegWrite => RegFile[14][3].ENA
RegWrite => RegFile[14][2].ENA
RegWrite => RegFile[14][1].ENA
RegWrite => RegFile[14][0].ENA
RegWrite => RegFile[15][31].ENA
RegWrite => RegFile[15][30].ENA
RegWrite => RegFile[15][29].ENA
RegWrite => RegFile[15][28].ENA
RegWrite => RegFile[15][27].ENA
RegWrite => RegFile[15][26].ENA
RegWrite => RegFile[15][25].ENA
RegWrite => RegFile[15][24].ENA
RegWrite => RegFile[15][23].ENA
RegWrite => RegFile[15][22].ENA
RegWrite => RegFile[15][21].ENA
RegWrite => RegFile[15][20].ENA
RegWrite => RegFile[15][19].ENA
RegWrite => RegFile[15][18].ENA
RegWrite => RegFile[15][17].ENA
RegWrite => RegFile[15][16].ENA
RegWrite => RegFile[15][15].ENA
RegWrite => RegFile[15][14].ENA
RegWrite => RegFile[15][13].ENA
RegWrite => RegFile[15][12].ENA
RegWrite => RegFile[15][11].ENA
RegWrite => RegFile[15][10].ENA
RegWrite => RegFile[15][9].ENA
RegWrite => RegFile[15][8].ENA
RegWrite => RegFile[15][7].ENA
RegWrite => RegFile[15][6].ENA
RegWrite => RegFile[15][5].ENA
RegWrite => RegFile[15][4].ENA
RegWrite => RegFile[15][3].ENA
RegWrite => RegFile[15][2].ENA
RegWrite => RegFile[15][1].ENA
RegWrite => RegFile[15][0].ENA
MemToReg => write_value.OUTPUTSELECT
MemToReg => write_value.OUTPUTSELECT
MemToReg => write_value.OUTPUTSELECT
MemToReg => write_value.OUTPUTSELECT
MemToReg => write_value.OUTPUTSELECT
MemToReg => write_value.OUTPUTSELECT
MemToReg => write_value.OUTPUTSELECT
MemToReg => write_value.OUTPUTSELECT
MemToReg => write_value.OUTPUTSELECT
MemToReg => write_value.OUTPUTSELECT
MemToReg => write_value.OUTPUTSELECT
MemToReg => write_value.OUTPUTSELECT
MemToReg => write_value.OUTPUTSELECT
MemToReg => write_value.OUTPUTSELECT
MemToReg => write_value.OUTPUTSELECT
MemToReg => write_value.OUTPUTSELECT
MemToReg => write_value.OUTPUTSELECT
MemToReg => write_value.OUTPUTSELECT
MemToReg => write_value.OUTPUTSELECT
MemToReg => write_value.OUTPUTSELECT
MemToReg => write_value.OUTPUTSELECT
MemToReg => write_value.OUTPUTSELECT
MemToReg => write_value.OUTPUTSELECT
MemToReg => write_value.OUTPUTSELECT
MemToReg => write_value.OUTPUTSELECT
MemToReg => write_value.OUTPUTSELECT
MemToReg => write_value.OUTPUTSELECT
MemToReg => write_value.OUTPUTSELECT
MemToReg => write_value.OUTPUTSELECT
MemToReg => write_value.OUTPUTSELECT
MemToReg => write_value.OUTPUTSELECT
MemToReg => write_value.OUTPUTSELECT
register_rs[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
register_rs[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
register_rs[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
register_rs[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
register_rs[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
register_rs[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
register_rs[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
register_rs[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
register_rs[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
register_rs[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
register_rs[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
register_rs[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
register_rs[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
register_rs[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
register_rs[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
register_rs[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
register_rs[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
register_rs[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
register_rs[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
register_rs[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
register_rs[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
register_rs[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
register_rs[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
register_rs[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
register_rs[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
register_rs[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
register_rs[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
register_rs[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
register_rs[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
register_rs[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
register_rs[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
register_rs[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
register_rt[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
register_rt[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
register_rt[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
register_rt[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
register_rt[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
register_rt[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
register_rt[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
register_rt[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
register_rt[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
register_rt[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
register_rt[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
register_rt[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
register_rt[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
register_rt[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
register_rt[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
register_rt[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
register_rt[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
register_rt[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
register_rt[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
register_rt[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
register_rt[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
register_rt[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
register_rt[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
register_rt[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
register_rt[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
register_rt[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
register_rt[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
register_rt[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
register_rt[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
register_rt[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
register_rt[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
register_rt[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
register_rd[0] <= Mux95.DB_MAX_OUTPUT_PORT_TYPE
register_rd[1] <= Mux94.DB_MAX_OUTPUT_PORT_TYPE
register_rd[2] <= Mux93.DB_MAX_OUTPUT_PORT_TYPE
register_rd[3] <= Mux92.DB_MAX_OUTPUT_PORT_TYPE
register_rd[4] <= Mux91.DB_MAX_OUTPUT_PORT_TYPE
register_rd[5] <= Mux90.DB_MAX_OUTPUT_PORT_TYPE
register_rd[6] <= Mux89.DB_MAX_OUTPUT_PORT_TYPE
register_rd[7] <= Mux88.DB_MAX_OUTPUT_PORT_TYPE
register_rd[8] <= Mux87.DB_MAX_OUTPUT_PORT_TYPE
register_rd[9] <= Mux86.DB_MAX_OUTPUT_PORT_TYPE
register_rd[10] <= Mux85.DB_MAX_OUTPUT_PORT_TYPE
register_rd[11] <= Mux84.DB_MAX_OUTPUT_PORT_TYPE
register_rd[12] <= Mux83.DB_MAX_OUTPUT_PORT_TYPE
register_rd[13] <= Mux82.DB_MAX_OUTPUT_PORT_TYPE
register_rd[14] <= Mux81.DB_MAX_OUTPUT_PORT_TYPE
register_rd[15] <= Mux80.DB_MAX_OUTPUT_PORT_TYPE
register_rd[16] <= Mux79.DB_MAX_OUTPUT_PORT_TYPE
register_rd[17] <= Mux78.DB_MAX_OUTPUT_PORT_TYPE
register_rd[18] <= Mux77.DB_MAX_OUTPUT_PORT_TYPE
register_rd[19] <= Mux76.DB_MAX_OUTPUT_PORT_TYPE
register_rd[20] <= Mux75.DB_MAX_OUTPUT_PORT_TYPE
register_rd[21] <= Mux74.DB_MAX_OUTPUT_PORT_TYPE
register_rd[22] <= Mux73.DB_MAX_OUTPUT_PORT_TYPE
register_rd[23] <= Mux72.DB_MAX_OUTPUT_PORT_TYPE
register_rd[24] <= Mux71.DB_MAX_OUTPUT_PORT_TYPE
register_rd[25] <= Mux70.DB_MAX_OUTPUT_PORT_TYPE
register_rd[26] <= Mux69.DB_MAX_OUTPUT_PORT_TYPE
register_rd[27] <= Mux68.DB_MAX_OUTPUT_PORT_TYPE
register_rd[28] <= Mux67.DB_MAX_OUTPUT_PORT_TYPE
register_rd[29] <= Mux66.DB_MAX_OUTPUT_PORT_TYPE
register_rd[30] <= Mux65.DB_MAX_OUTPUT_PORT_TYPE
register_rd[31] <= Mux64.DB_MAX_OUTPUT_PORT_TYPE
jump_addr[0] <= instruction[0].DB_MAX_OUTPUT_PORT_TYPE
jump_addr[1] <= instruction[1].DB_MAX_OUTPUT_PORT_TYPE
jump_addr[2] <= instruction[2].DB_MAX_OUTPUT_PORT_TYPE
jump_addr[3] <= instruction[3].DB_MAX_OUTPUT_PORT_TYPE
jump_addr[4] <= instruction[4].DB_MAX_OUTPUT_PORT_TYPE
jump_addr[5] <= instruction[5].DB_MAX_OUTPUT_PORT_TYPE
jump_addr[6] <= instruction[6].DB_MAX_OUTPUT_PORT_TYPE
jump_addr[7] <= instruction[7].DB_MAX_OUTPUT_PORT_TYPE
jump_addr[8] <= instruction[8].DB_MAX_OUTPUT_PORT_TYPE
jump_addr[9] <= instruction[9].DB_MAX_OUTPUT_PORT_TYPE
jump_addr[10] <= instruction[10].DB_MAX_OUTPUT_PORT_TYPE
jump_addr[11] <= instruction[11].DB_MAX_OUTPUT_PORT_TYPE
jump_addr[12] <= instruction[12].DB_MAX_OUTPUT_PORT_TYPE
jump_addr[13] <= instruction[13].DB_MAX_OUTPUT_PORT_TYPE
jump_addr[14] <= instruction[14].DB_MAX_OUTPUT_PORT_TYPE
jump_addr[15] <= instruction[15].DB_MAX_OUTPUT_PORT_TYPE
jump_addr[16] <= instruction[16].DB_MAX_OUTPUT_PORT_TYPE
jump_addr[17] <= instruction[17].DB_MAX_OUTPUT_PORT_TYPE
jump_addr[18] <= instruction[18].DB_MAX_OUTPUT_PORT_TYPE
jump_addr[19] <= instruction[19].DB_MAX_OUTPUT_PORT_TYPE
jump_addr[20] <= instruction[20].DB_MAX_OUTPUT_PORT_TYPE
jump_addr[21] <= instruction[21].DB_MAX_OUTPUT_PORT_TYPE
jump_addr[22] <= instruction[22].DB_MAX_OUTPUT_PORT_TYPE
jump_addr[23] <= instruction[23].DB_MAX_OUTPUT_PORT_TYPE
jump_addr[24] <= instruction[24].DB_MAX_OUTPUT_PORT_TYPE
jump_addr[25] <= instruction[25].DB_MAX_OUTPUT_PORT_TYPE
jump_addr[26] <= <GND>
jump_addr[27] <= <GND>
jump_addr[28] <= <GND>
jump_addr[29] <= <GND>
jump_addr[30] <= <GND>
jump_addr[31] <= <GND>
immediate[0] <= instruction[0].DB_MAX_OUTPUT_PORT_TYPE
immediate[1] <= instruction[1].DB_MAX_OUTPUT_PORT_TYPE
immediate[2] <= instruction[2].DB_MAX_OUTPUT_PORT_TYPE
immediate[3] <= instruction[3].DB_MAX_OUTPUT_PORT_TYPE
immediate[4] <= instruction[4].DB_MAX_OUTPUT_PORT_TYPE
immediate[5] <= instruction[5].DB_MAX_OUTPUT_PORT_TYPE
immediate[6] <= instruction[6].DB_MAX_OUTPUT_PORT_TYPE
immediate[7] <= instruction[7].DB_MAX_OUTPUT_PORT_TYPE
immediate[8] <= instruction[8].DB_MAX_OUTPUT_PORT_TYPE
immediate[9] <= instruction[9].DB_MAX_OUTPUT_PORT_TYPE
immediate[10] <= instruction[10].DB_MAX_OUTPUT_PORT_TYPE
immediate[11] <= instruction[11].DB_MAX_OUTPUT_PORT_TYPE
immediate[12] <= instruction[12].DB_MAX_OUTPUT_PORT_TYPE
immediate[13] <= instruction[13].DB_MAX_OUTPUT_PORT_TYPE
immediate[14] <= instruction[14].DB_MAX_OUTPUT_PORT_TYPE
immediate[15] <= instruction[15].DB_MAX_OUTPUT_PORT_TYPE
immediate[16] <= instruction[15].DB_MAX_OUTPUT_PORT_TYPE
immediate[17] <= instruction[15].DB_MAX_OUTPUT_PORT_TYPE
immediate[18] <= instruction[15].DB_MAX_OUTPUT_PORT_TYPE
immediate[19] <= instruction[15].DB_MAX_OUTPUT_PORT_TYPE
immediate[20] <= instruction[15].DB_MAX_OUTPUT_PORT_TYPE
immediate[21] <= instruction[15].DB_MAX_OUTPUT_PORT_TYPE
immediate[22] <= instruction[15].DB_MAX_OUTPUT_PORT_TYPE
immediate[23] <= instruction[15].DB_MAX_OUTPUT_PORT_TYPE
immediate[24] <= instruction[15].DB_MAX_OUTPUT_PORT_TYPE
immediate[25] <= instruction[15].DB_MAX_OUTPUT_PORT_TYPE
immediate[26] <= instruction[15].DB_MAX_OUTPUT_PORT_TYPE
immediate[27] <= instruction[15].DB_MAX_OUTPUT_PORT_TYPE
immediate[28] <= instruction[15].DB_MAX_OUTPUT_PORT_TYPE
immediate[29] <= instruction[15].DB_MAX_OUTPUT_PORT_TYPE
immediate[30] <= instruction[15].DB_MAX_OUTPUT_PORT_TYPE
immediate[31] <= instruction[15].DB_MAX_OUTPUT_PORT_TYPE


|Wrapper|memory:u_memory
clk => data_mem~35.CLK
clk => data_mem~0.CLK
clk => data_mem~1.CLK
clk => data_mem~2.CLK
clk => data_mem~3.CLK
clk => data_mem~4.CLK
clk => data_mem~5.CLK
clk => data_mem~6.CLK
clk => data_mem~7.CLK
clk => data_mem~8.CLK
clk => data_mem~9.CLK
clk => data_mem~10.CLK
clk => data_mem~11.CLK
clk => data_mem~12.CLK
clk => data_mem~13.CLK
clk => data_mem~14.CLK
clk => data_mem~15.CLK
clk => data_mem~16.CLK
clk => data_mem~17.CLK
clk => data_mem~18.CLK
clk => data_mem~19.CLK
clk => data_mem~20.CLK
clk => data_mem~21.CLK
clk => data_mem~22.CLK
clk => data_mem~23.CLK
clk => data_mem~24.CLK
clk => data_mem~25.CLK
clk => data_mem~26.CLK
clk => data_mem~27.CLK
clk => data_mem~28.CLK
clk => data_mem~29.CLK
clk => data_mem~30.CLK
clk => data_mem~31.CLK
clk => data_mem~32.CLK
clk => data_mem~33.CLK
clk => data_mem~34.CLK
clk => read_data[0]~reg0.CLK
clk => read_data[1]~reg0.CLK
clk => read_data[2]~reg0.CLK
clk => read_data[3]~reg0.CLK
clk => read_data[4]~reg0.CLK
clk => read_data[5]~reg0.CLK
clk => read_data[6]~reg0.CLK
clk => read_data[7]~reg0.CLK
clk => read_data[8]~reg0.CLK
clk => read_data[9]~reg0.CLK
clk => read_data[10]~reg0.CLK
clk => read_data[11]~reg0.CLK
clk => read_data[12]~reg0.CLK
clk => read_data[13]~reg0.CLK
clk => read_data[14]~reg0.CLK
clk => read_data[15]~reg0.CLK
clk => read_data[16]~reg0.CLK
clk => read_data[17]~reg0.CLK
clk => read_data[18]~reg0.CLK
clk => read_data[19]~reg0.CLK
clk => read_data[20]~reg0.CLK
clk => read_data[21]~reg0.CLK
clk => read_data[22]~reg0.CLK
clk => read_data[23]~reg0.CLK
clk => read_data[24]~reg0.CLK
clk => read_data[25]~reg0.CLK
clk => read_data[26]~reg0.CLK
clk => read_data[27]~reg0.CLK
clk => read_data[28]~reg0.CLK
clk => read_data[29]~reg0.CLK
clk => read_data[30]~reg0.CLK
clk => read_data[31]~reg0.CLK
clk => data_mem.CLK0
address[0] => data_mem~2.DATAIN
address[0] => data_mem.WADDR
address[0] => data_mem.RADDR
address[1] => data_mem~1.DATAIN
address[1] => data_mem.WADDR1
address[1] => data_mem.RADDR1
address[2] => data_mem~0.DATAIN
address[2] => data_mem.WADDR2
address[2] => data_mem.RADDR2
address[3] => ~NO_FANOUT~
address[4] => ~NO_FANOUT~
address[5] => ~NO_FANOUT~
address[6] => ~NO_FANOUT~
address[7] => ~NO_FANOUT~
address[8] => ~NO_FANOUT~
address[9] => ~NO_FANOUT~
address[10] => ~NO_FANOUT~
address[11] => ~NO_FANOUT~
address[12] => ~NO_FANOUT~
address[13] => ~NO_FANOUT~
address[14] => ~NO_FANOUT~
address[15] => ~NO_FANOUT~
address[16] => ~NO_FANOUT~
address[17] => ~NO_FANOUT~
address[18] => ~NO_FANOUT~
address[19] => ~NO_FANOUT~
address[20] => ~NO_FANOUT~
address[21] => ~NO_FANOUT~
address[22] => ~NO_FANOUT~
address[23] => ~NO_FANOUT~
address[24] => ~NO_FANOUT~
address[25] => ~NO_FANOUT~
address[26] => ~NO_FANOUT~
address[27] => ~NO_FANOUT~
address[28] => ~NO_FANOUT~
address[29] => ~NO_FANOUT~
address[30] => ~NO_FANOUT~
address[31] => ~NO_FANOUT~
write_data[0] => data_mem~34.DATAIN
write_data[0] => data_mem.DATAIN
write_data[1] => data_mem~33.DATAIN
write_data[1] => data_mem.DATAIN1
write_data[2] => data_mem~32.DATAIN
write_data[2] => data_mem.DATAIN2
write_data[3] => data_mem~31.DATAIN
write_data[3] => data_mem.DATAIN3
write_data[4] => data_mem~30.DATAIN
write_data[4] => data_mem.DATAIN4
write_data[5] => data_mem~29.DATAIN
write_data[5] => data_mem.DATAIN5
write_data[6] => data_mem~28.DATAIN
write_data[6] => data_mem.DATAIN6
write_data[7] => data_mem~27.DATAIN
write_data[7] => data_mem.DATAIN7
write_data[8] => data_mem~26.DATAIN
write_data[8] => data_mem.DATAIN8
write_data[9] => data_mem~25.DATAIN
write_data[9] => data_mem.DATAIN9
write_data[10] => data_mem~24.DATAIN
write_data[10] => data_mem.DATAIN10
write_data[11] => data_mem~23.DATAIN
write_data[11] => data_mem.DATAIN11
write_data[12] => data_mem~22.DATAIN
write_data[12] => data_mem.DATAIN12
write_data[13] => data_mem~21.DATAIN
write_data[13] => data_mem.DATAIN13
write_data[14] => data_mem~20.DATAIN
write_data[14] => data_mem.DATAIN14
write_data[15] => data_mem~19.DATAIN
write_data[15] => data_mem.DATAIN15
write_data[16] => data_mem~18.DATAIN
write_data[16] => data_mem.DATAIN16
write_data[17] => data_mem~17.DATAIN
write_data[17] => data_mem.DATAIN17
write_data[18] => data_mem~16.DATAIN
write_data[18] => data_mem.DATAIN18
write_data[19] => data_mem~15.DATAIN
write_data[19] => data_mem.DATAIN19
write_data[20] => data_mem~14.DATAIN
write_data[20] => data_mem.DATAIN20
write_data[21] => data_mem~13.DATAIN
write_data[21] => data_mem.DATAIN21
write_data[22] => data_mem~12.DATAIN
write_data[22] => data_mem.DATAIN22
write_data[23] => data_mem~11.DATAIN
write_data[23] => data_mem.DATAIN23
write_data[24] => data_mem~10.DATAIN
write_data[24] => data_mem.DATAIN24
write_data[25] => data_mem~9.DATAIN
write_data[25] => data_mem.DATAIN25
write_data[26] => data_mem~8.DATAIN
write_data[26] => data_mem.DATAIN26
write_data[27] => data_mem~7.DATAIN
write_data[27] => data_mem.DATAIN27
write_data[28] => data_mem~6.DATAIN
write_data[28] => data_mem.DATAIN28
write_data[29] => data_mem~5.DATAIN
write_data[29] => data_mem.DATAIN29
write_data[30] => data_mem~4.DATAIN
write_data[30] => data_mem.DATAIN30
write_data[31] => data_mem~3.DATAIN
write_data[31] => data_mem.DATAIN31
MemWrite => data_mem~35.DATAIN
MemWrite => data_mem.WE
MemRead => read_data[7]~reg0.ENA
MemRead => read_data[6]~reg0.ENA
MemRead => read_data[5]~reg0.ENA
MemRead => read_data[4]~reg0.ENA
MemRead => read_data[3]~reg0.ENA
MemRead => read_data[2]~reg0.ENA
MemRead => read_data[1]~reg0.ENA
MemRead => read_data[0]~reg0.ENA
MemRead => read_data[8]~reg0.ENA
MemRead => read_data[9]~reg0.ENA
MemRead => read_data[10]~reg0.ENA
MemRead => read_data[11]~reg0.ENA
MemRead => read_data[12]~reg0.ENA
MemRead => read_data[13]~reg0.ENA
MemRead => read_data[14]~reg0.ENA
MemRead => read_data[15]~reg0.ENA
MemRead => read_data[16]~reg0.ENA
MemRead => read_data[17]~reg0.ENA
MemRead => read_data[18]~reg0.ENA
MemRead => read_data[19]~reg0.ENA
MemRead => read_data[20]~reg0.ENA
MemRead => read_data[21]~reg0.ENA
MemRead => read_data[22]~reg0.ENA
MemRead => read_data[23]~reg0.ENA
MemRead => read_data[24]~reg0.ENA
MemRead => read_data[25]~reg0.ENA
MemRead => read_data[26]~reg0.ENA
MemRead => read_data[27]~reg0.ENA
MemRead => read_data[28]~reg0.ENA
MemRead => read_data[29]~reg0.ENA
MemRead => read_data[30]~reg0.ENA
MemRead => read_data[31]~reg0.ENA
read_data[0] <= read_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[1] <= read_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[2] <= read_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[3] <= read_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[4] <= read_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[5] <= read_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[6] <= read_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[7] <= read_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[8] <= read_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[9] <= read_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[10] <= read_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[11] <= read_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[12] <= read_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[13] <= read_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[14] <= read_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[15] <= read_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[16] <= read_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[17] <= read_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[18] <= read_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[19] <= read_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[20] <= read_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[21] <= read_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[22] <= read_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[23] <= read_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[24] <= read_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[25] <= read_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[26] <= read_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[27] <= read_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[28] <= read_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[29] <= read_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[30] <= read_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_data[31] <= read_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Wrapper|SSD:u_hex0
cathodes[0] <= cathodes.DB_MAX_OUTPUT_PORT_TYPE
cathodes[1] <= cathodes.DB_MAX_OUTPUT_PORT_TYPE
cathodes[2] <= cathodes.DB_MAX_OUTPUT_PORT_TYPE
cathodes[3] <= cathodes.DB_MAX_OUTPUT_PORT_TYPE
cathodes[4] <= cathodes.DB_MAX_OUTPUT_PORT_TYPE
cathodes[5] <= cathodes.DB_MAX_OUTPUT_PORT_TYPE
cathodes[6] <= cathodes.DB_MAX_OUTPUT_PORT_TYPE
bininput[0] => Equal0.IN3
bininput[0] => Equal1.IN0
bininput[0] => Equal2.IN3
bininput[0] => Equal3.IN1
bininput[0] => Equal4.IN3
bininput[0] => Equal5.IN1
bininput[0] => Equal6.IN3
bininput[0] => Equal7.IN2
bininput[0] => Equal8.IN3
bininput[0] => Equal9.IN1
bininput[0] => Equal10.IN3
bininput[0] => Equal11.IN2
bininput[0] => Equal12.IN3
bininput[0] => Equal13.IN2
bininput[0] => Equal14.IN3
bininput[0] => Equal15.IN3
bininput[1] => Equal0.IN2
bininput[1] => Equal1.IN3
bininput[1] => Equal2.IN0
bininput[1] => Equal3.IN0
bininput[1] => Equal4.IN2
bininput[1] => Equal5.IN3
bininput[1] => Equal6.IN1
bininput[1] => Equal7.IN1
bininput[1] => Equal8.IN2
bininput[1] => Equal9.IN3
bininput[1] => Equal10.IN1
bininput[1] => Equal11.IN1
bininput[1] => Equal12.IN2
bininput[1] => Equal13.IN3
bininput[1] => Equal14.IN2
bininput[1] => Equal15.IN2
bininput[2] => Equal0.IN1
bininput[2] => Equal1.IN2
bininput[2] => Equal2.IN2
bininput[2] => Equal3.IN3
bininput[2] => Equal4.IN0
bininput[2] => Equal5.IN0
bininput[2] => Equal6.IN0
bininput[2] => Equal7.IN0
bininput[2] => Equal8.IN1
bininput[2] => Equal9.IN2
bininput[2] => Equal10.IN2
bininput[2] => Equal11.IN3
bininput[2] => Equal12.IN1
bininput[2] => Equal13.IN1
bininput[2] => Equal14.IN1
bininput[2] => Equal15.IN1
bininput[3] => Equal0.IN0
bininput[3] => Equal1.IN1
bininput[3] => Equal2.IN1
bininput[3] => Equal3.IN2
bininput[3] => Equal4.IN1
bininput[3] => Equal5.IN2
bininput[3] => Equal6.IN2
bininput[3] => Equal7.IN3
bininput[3] => Equal8.IN0
bininput[3] => Equal9.IN0
bininput[3] => Equal10.IN0
bininput[3] => Equal11.IN0
bininput[3] => Equal12.IN0
bininput[3] => Equal13.IN0
bininput[3] => Equal14.IN0
bininput[3] => Equal15.IN0


|Wrapper|SSD:u_hex1
cathodes[0] <= cathodes.DB_MAX_OUTPUT_PORT_TYPE
cathodes[1] <= cathodes.DB_MAX_OUTPUT_PORT_TYPE
cathodes[2] <= cathodes.DB_MAX_OUTPUT_PORT_TYPE
cathodes[3] <= cathodes.DB_MAX_OUTPUT_PORT_TYPE
cathodes[4] <= cathodes.DB_MAX_OUTPUT_PORT_TYPE
cathodes[5] <= cathodes.DB_MAX_OUTPUT_PORT_TYPE
cathodes[6] <= cathodes.DB_MAX_OUTPUT_PORT_TYPE
bininput[0] => Equal0.IN3
bininput[0] => Equal1.IN0
bininput[0] => Equal2.IN3
bininput[0] => Equal3.IN1
bininput[0] => Equal4.IN3
bininput[0] => Equal5.IN1
bininput[0] => Equal6.IN3
bininput[0] => Equal7.IN2
bininput[0] => Equal8.IN3
bininput[0] => Equal9.IN1
bininput[0] => Equal10.IN3
bininput[0] => Equal11.IN2
bininput[0] => Equal12.IN3
bininput[0] => Equal13.IN2
bininput[0] => Equal14.IN3
bininput[0] => Equal15.IN3
bininput[1] => Equal0.IN2
bininput[1] => Equal1.IN3
bininput[1] => Equal2.IN0
bininput[1] => Equal3.IN0
bininput[1] => Equal4.IN2
bininput[1] => Equal5.IN3
bininput[1] => Equal6.IN1
bininput[1] => Equal7.IN1
bininput[1] => Equal8.IN2
bininput[1] => Equal9.IN3
bininput[1] => Equal10.IN1
bininput[1] => Equal11.IN1
bininput[1] => Equal12.IN2
bininput[1] => Equal13.IN3
bininput[1] => Equal14.IN2
bininput[1] => Equal15.IN2
bininput[2] => Equal0.IN1
bininput[2] => Equal1.IN2
bininput[2] => Equal2.IN2
bininput[2] => Equal3.IN3
bininput[2] => Equal4.IN0
bininput[2] => Equal5.IN0
bininput[2] => Equal6.IN0
bininput[2] => Equal7.IN0
bininput[2] => Equal8.IN1
bininput[2] => Equal9.IN2
bininput[2] => Equal10.IN2
bininput[2] => Equal11.IN3
bininput[2] => Equal12.IN1
bininput[2] => Equal13.IN1
bininput[2] => Equal14.IN1
bininput[2] => Equal15.IN1
bininput[3] => Equal0.IN0
bininput[3] => Equal1.IN1
bininput[3] => Equal2.IN1
bininput[3] => Equal3.IN2
bininput[3] => Equal4.IN1
bininput[3] => Equal5.IN2
bininput[3] => Equal6.IN2
bininput[3] => Equal7.IN3
bininput[3] => Equal8.IN0
bininput[3] => Equal9.IN0
bininput[3] => Equal10.IN0
bininput[3] => Equal11.IN0
bininput[3] => Equal12.IN0
bininput[3] => Equal13.IN0
bininput[3] => Equal14.IN0
bininput[3] => Equal15.IN0


|Wrapper|SSD:u_hex2
cathodes[0] <= cathodes.DB_MAX_OUTPUT_PORT_TYPE
cathodes[1] <= cathodes.DB_MAX_OUTPUT_PORT_TYPE
cathodes[2] <= cathodes.DB_MAX_OUTPUT_PORT_TYPE
cathodes[3] <= cathodes.DB_MAX_OUTPUT_PORT_TYPE
cathodes[4] <= cathodes.DB_MAX_OUTPUT_PORT_TYPE
cathodes[5] <= cathodes.DB_MAX_OUTPUT_PORT_TYPE
cathodes[6] <= cathodes.DB_MAX_OUTPUT_PORT_TYPE
bininput[0] => Equal0.IN3
bininput[0] => Equal1.IN0
bininput[0] => Equal2.IN3
bininput[0] => Equal3.IN1
bininput[0] => Equal4.IN3
bininput[0] => Equal5.IN1
bininput[0] => Equal6.IN3
bininput[0] => Equal7.IN2
bininput[0] => Equal8.IN3
bininput[0] => Equal9.IN1
bininput[0] => Equal10.IN3
bininput[0] => Equal11.IN2
bininput[0] => Equal12.IN3
bininput[0] => Equal13.IN2
bininput[0] => Equal14.IN3
bininput[0] => Equal15.IN3
bininput[1] => Equal0.IN2
bininput[1] => Equal1.IN3
bininput[1] => Equal2.IN0
bininput[1] => Equal3.IN0
bininput[1] => Equal4.IN2
bininput[1] => Equal5.IN3
bininput[1] => Equal6.IN1
bininput[1] => Equal7.IN1
bininput[1] => Equal8.IN2
bininput[1] => Equal9.IN3
bininput[1] => Equal10.IN1
bininput[1] => Equal11.IN1
bininput[1] => Equal12.IN2
bininput[1] => Equal13.IN3
bininput[1] => Equal14.IN2
bininput[1] => Equal15.IN2
bininput[2] => Equal0.IN1
bininput[2] => Equal1.IN2
bininput[2] => Equal2.IN2
bininput[2] => Equal3.IN3
bininput[2] => Equal4.IN0
bininput[2] => Equal5.IN0
bininput[2] => Equal6.IN0
bininput[2] => Equal7.IN0
bininput[2] => Equal8.IN1
bininput[2] => Equal9.IN2
bininput[2] => Equal10.IN2
bininput[2] => Equal11.IN3
bininput[2] => Equal12.IN1
bininput[2] => Equal13.IN1
bininput[2] => Equal14.IN1
bininput[2] => Equal15.IN1
bininput[3] => Equal0.IN0
bininput[3] => Equal1.IN1
bininput[3] => Equal2.IN1
bininput[3] => Equal3.IN2
bininput[3] => Equal4.IN1
bininput[3] => Equal5.IN2
bininput[3] => Equal6.IN2
bininput[3] => Equal7.IN3
bininput[3] => Equal8.IN0
bininput[3] => Equal9.IN0
bininput[3] => Equal10.IN0
bininput[3] => Equal11.IN0
bininput[3] => Equal12.IN0
bininput[3] => Equal13.IN0
bininput[3] => Equal14.IN0
bininput[3] => Equal15.IN0


|Wrapper|SSD:u_hex3
cathodes[0] <= cathodes.DB_MAX_OUTPUT_PORT_TYPE
cathodes[1] <= cathodes.DB_MAX_OUTPUT_PORT_TYPE
cathodes[2] <= cathodes.DB_MAX_OUTPUT_PORT_TYPE
cathodes[3] <= cathodes.DB_MAX_OUTPUT_PORT_TYPE
cathodes[4] <= cathodes.DB_MAX_OUTPUT_PORT_TYPE
cathodes[5] <= cathodes.DB_MAX_OUTPUT_PORT_TYPE
cathodes[6] <= cathodes.DB_MAX_OUTPUT_PORT_TYPE
bininput[0] => Equal0.IN3
bininput[0] => Equal1.IN0
bininput[0] => Equal2.IN3
bininput[0] => Equal3.IN1
bininput[0] => Equal4.IN3
bininput[0] => Equal5.IN1
bininput[0] => Equal6.IN3
bininput[0] => Equal7.IN2
bininput[0] => Equal8.IN3
bininput[0] => Equal9.IN1
bininput[0] => Equal10.IN3
bininput[0] => Equal11.IN2
bininput[0] => Equal12.IN3
bininput[0] => Equal13.IN2
bininput[0] => Equal14.IN3
bininput[0] => Equal15.IN3
bininput[1] => Equal0.IN2
bininput[1] => Equal1.IN3
bininput[1] => Equal2.IN0
bininput[1] => Equal3.IN0
bininput[1] => Equal4.IN2
bininput[1] => Equal5.IN3
bininput[1] => Equal6.IN1
bininput[1] => Equal7.IN1
bininput[1] => Equal8.IN2
bininput[1] => Equal9.IN3
bininput[1] => Equal10.IN1
bininput[1] => Equal11.IN1
bininput[1] => Equal12.IN2
bininput[1] => Equal13.IN3
bininput[1] => Equal14.IN2
bininput[1] => Equal15.IN2
bininput[2] => Equal0.IN1
bininput[2] => Equal1.IN2
bininput[2] => Equal2.IN2
bininput[2] => Equal3.IN3
bininput[2] => Equal4.IN0
bininput[2] => Equal5.IN0
bininput[2] => Equal6.IN0
bininput[2] => Equal7.IN0
bininput[2] => Equal8.IN1
bininput[2] => Equal9.IN2
bininput[2] => Equal10.IN2
bininput[2] => Equal11.IN3
bininput[2] => Equal12.IN1
bininput[2] => Equal13.IN1
bininput[2] => Equal14.IN1
bininput[2] => Equal15.IN1
bininput[3] => Equal0.IN0
bininput[3] => Equal1.IN1
bininput[3] => Equal2.IN1
bininput[3] => Equal3.IN2
bininput[3] => Equal4.IN1
bininput[3] => Equal5.IN2
bininput[3] => Equal6.IN2
bininput[3] => Equal7.IN3
bininput[3] => Equal8.IN0
bininput[3] => Equal9.IN0
bininput[3] => Equal10.IN0
bininput[3] => Equal11.IN0
bininput[3] => Equal12.IN0
bininput[3] => Equal13.IN0
bininput[3] => Equal14.IN0
bininput[3] => Equal15.IN0


|Wrapper|SSD:u_hex4
cathodes[0] <= cathodes.DB_MAX_OUTPUT_PORT_TYPE
cathodes[1] <= cathodes.DB_MAX_OUTPUT_PORT_TYPE
cathodes[2] <= cathodes.DB_MAX_OUTPUT_PORT_TYPE
cathodes[3] <= cathodes.DB_MAX_OUTPUT_PORT_TYPE
cathodes[4] <= cathodes.DB_MAX_OUTPUT_PORT_TYPE
cathodes[5] <= cathodes.DB_MAX_OUTPUT_PORT_TYPE
cathodes[6] <= cathodes.DB_MAX_OUTPUT_PORT_TYPE
bininput[0] => Equal0.IN3
bininput[0] => Equal1.IN0
bininput[0] => Equal2.IN3
bininput[0] => Equal3.IN1
bininput[0] => Equal4.IN3
bininput[0] => Equal5.IN1
bininput[0] => Equal6.IN3
bininput[0] => Equal7.IN2
bininput[0] => Equal8.IN3
bininput[0] => Equal9.IN1
bininput[0] => Equal10.IN3
bininput[0] => Equal11.IN2
bininput[0] => Equal12.IN3
bininput[0] => Equal13.IN2
bininput[0] => Equal14.IN3
bininput[0] => Equal15.IN3
bininput[1] => Equal0.IN2
bininput[1] => Equal1.IN3
bininput[1] => Equal2.IN0
bininput[1] => Equal3.IN0
bininput[1] => Equal4.IN2
bininput[1] => Equal5.IN3
bininput[1] => Equal6.IN1
bininput[1] => Equal7.IN1
bininput[1] => Equal8.IN2
bininput[1] => Equal9.IN3
bininput[1] => Equal10.IN1
bininput[1] => Equal11.IN1
bininput[1] => Equal12.IN2
bininput[1] => Equal13.IN3
bininput[1] => Equal14.IN2
bininput[1] => Equal15.IN2
bininput[2] => Equal0.IN1
bininput[2] => Equal1.IN2
bininput[2] => Equal2.IN2
bininput[2] => Equal3.IN3
bininput[2] => Equal4.IN0
bininput[2] => Equal5.IN0
bininput[2] => Equal6.IN0
bininput[2] => Equal7.IN0
bininput[2] => Equal8.IN1
bininput[2] => Equal9.IN2
bininput[2] => Equal10.IN2
bininput[2] => Equal11.IN3
bininput[2] => Equal12.IN1
bininput[2] => Equal13.IN1
bininput[2] => Equal14.IN1
bininput[2] => Equal15.IN1
bininput[3] => Equal0.IN0
bininput[3] => Equal1.IN1
bininput[3] => Equal2.IN1
bininput[3] => Equal3.IN2
bininput[3] => Equal4.IN1
bininput[3] => Equal5.IN2
bininput[3] => Equal6.IN2
bininput[3] => Equal7.IN3
bininput[3] => Equal8.IN0
bininput[3] => Equal9.IN0
bininput[3] => Equal10.IN0
bininput[3] => Equal11.IN0
bininput[3] => Equal12.IN0
bininput[3] => Equal13.IN0
bininput[3] => Equal14.IN0
bininput[3] => Equal15.IN0


|Wrapper|SSD:u_hex5
cathodes[0] <= cathodes.DB_MAX_OUTPUT_PORT_TYPE
cathodes[1] <= cathodes.DB_MAX_OUTPUT_PORT_TYPE
cathodes[2] <= cathodes.DB_MAX_OUTPUT_PORT_TYPE
cathodes[3] <= cathodes.DB_MAX_OUTPUT_PORT_TYPE
cathodes[4] <= cathodes.DB_MAX_OUTPUT_PORT_TYPE
cathodes[5] <= cathodes.DB_MAX_OUTPUT_PORT_TYPE
cathodes[6] <= cathodes.DB_MAX_OUTPUT_PORT_TYPE
bininput[0] => Equal0.IN3
bininput[0] => Equal1.IN0
bininput[0] => Equal2.IN3
bininput[0] => Equal3.IN1
bininput[0] => Equal4.IN3
bininput[0] => Equal5.IN1
bininput[0] => Equal6.IN3
bininput[0] => Equal7.IN2
bininput[0] => Equal8.IN3
bininput[0] => Equal9.IN1
bininput[0] => Equal10.IN3
bininput[0] => Equal11.IN2
bininput[0] => Equal12.IN3
bininput[0] => Equal13.IN2
bininput[0] => Equal14.IN3
bininput[0] => Equal15.IN3
bininput[1] => Equal0.IN2
bininput[1] => Equal1.IN3
bininput[1] => Equal2.IN0
bininput[1] => Equal3.IN0
bininput[1] => Equal4.IN2
bininput[1] => Equal5.IN3
bininput[1] => Equal6.IN1
bininput[1] => Equal7.IN1
bininput[1] => Equal8.IN2
bininput[1] => Equal9.IN3
bininput[1] => Equal10.IN1
bininput[1] => Equal11.IN1
bininput[1] => Equal12.IN2
bininput[1] => Equal13.IN3
bininput[1] => Equal14.IN2
bininput[1] => Equal15.IN2
bininput[2] => Equal0.IN1
bininput[2] => Equal1.IN2
bininput[2] => Equal2.IN2
bininput[2] => Equal3.IN3
bininput[2] => Equal4.IN0
bininput[2] => Equal5.IN0
bininput[2] => Equal6.IN0
bininput[2] => Equal7.IN0
bininput[2] => Equal8.IN1
bininput[2] => Equal9.IN2
bininput[2] => Equal10.IN2
bininput[2] => Equal11.IN3
bininput[2] => Equal12.IN1
bininput[2] => Equal13.IN1
bininput[2] => Equal14.IN1
bininput[2] => Equal15.IN1
bininput[3] => Equal0.IN0
bininput[3] => Equal1.IN1
bininput[3] => Equal2.IN1
bininput[3] => Equal3.IN2
bininput[3] => Equal4.IN1
bininput[3] => Equal5.IN2
bininput[3] => Equal6.IN2
bininput[3] => Equal7.IN3
bininput[3] => Equal8.IN0
bininput[3] => Equal9.IN0
bininput[3] => Equal10.IN0
bininput[3] => Equal11.IN0
bininput[3] => Equal12.IN0
bininput[3] => Equal13.IN0
bininput[3] => Equal14.IN0
bininput[3] => Equal15.IN0


|Wrapper|SSD:u_hex6
cathodes[0] <= cathodes.DB_MAX_OUTPUT_PORT_TYPE
cathodes[1] <= cathodes.DB_MAX_OUTPUT_PORT_TYPE
cathodes[2] <= cathodes.DB_MAX_OUTPUT_PORT_TYPE
cathodes[3] <= cathodes.DB_MAX_OUTPUT_PORT_TYPE
cathodes[4] <= cathodes.DB_MAX_OUTPUT_PORT_TYPE
cathodes[5] <= cathodes.DB_MAX_OUTPUT_PORT_TYPE
cathodes[6] <= cathodes.DB_MAX_OUTPUT_PORT_TYPE
bininput[0] => Equal0.IN3
bininput[0] => Equal1.IN0
bininput[0] => Equal2.IN3
bininput[0] => Equal3.IN1
bininput[0] => Equal4.IN3
bininput[0] => Equal5.IN1
bininput[0] => Equal6.IN3
bininput[0] => Equal7.IN2
bininput[0] => Equal8.IN3
bininput[0] => Equal9.IN1
bininput[0] => Equal10.IN3
bininput[0] => Equal11.IN2
bininput[0] => Equal12.IN3
bininput[0] => Equal13.IN2
bininput[0] => Equal14.IN3
bininput[0] => Equal15.IN3
bininput[1] => Equal0.IN2
bininput[1] => Equal1.IN3
bininput[1] => Equal2.IN0
bininput[1] => Equal3.IN0
bininput[1] => Equal4.IN2
bininput[1] => Equal5.IN3
bininput[1] => Equal6.IN1
bininput[1] => Equal7.IN1
bininput[1] => Equal8.IN2
bininput[1] => Equal9.IN3
bininput[1] => Equal10.IN1
bininput[1] => Equal11.IN1
bininput[1] => Equal12.IN2
bininput[1] => Equal13.IN3
bininput[1] => Equal14.IN2
bininput[1] => Equal15.IN2
bininput[2] => Equal0.IN1
bininput[2] => Equal1.IN2
bininput[2] => Equal2.IN2
bininput[2] => Equal3.IN3
bininput[2] => Equal4.IN0
bininput[2] => Equal5.IN0
bininput[2] => Equal6.IN0
bininput[2] => Equal7.IN0
bininput[2] => Equal8.IN1
bininput[2] => Equal9.IN2
bininput[2] => Equal10.IN2
bininput[2] => Equal11.IN3
bininput[2] => Equal12.IN1
bininput[2] => Equal13.IN1
bininput[2] => Equal14.IN1
bininput[2] => Equal15.IN1
bininput[3] => Equal0.IN0
bininput[3] => Equal1.IN1
bininput[3] => Equal2.IN1
bininput[3] => Equal3.IN2
bininput[3] => Equal4.IN1
bininput[3] => Equal5.IN2
bininput[3] => Equal6.IN2
bininput[3] => Equal7.IN3
bininput[3] => Equal8.IN0
bininput[3] => Equal9.IN0
bininput[3] => Equal10.IN0
bininput[3] => Equal11.IN0
bininput[3] => Equal12.IN0
bininput[3] => Equal13.IN0
bininput[3] => Equal14.IN0
bininput[3] => Equal15.IN0


|Wrapper|SSD:u_hex7
cathodes[0] <= cathodes.DB_MAX_OUTPUT_PORT_TYPE
cathodes[1] <= cathodes.DB_MAX_OUTPUT_PORT_TYPE
cathodes[2] <= cathodes.DB_MAX_OUTPUT_PORT_TYPE
cathodes[3] <= cathodes.DB_MAX_OUTPUT_PORT_TYPE
cathodes[4] <= cathodes.DB_MAX_OUTPUT_PORT_TYPE
cathodes[5] <= cathodes.DB_MAX_OUTPUT_PORT_TYPE
cathodes[6] <= cathodes.DB_MAX_OUTPUT_PORT_TYPE
bininput[0] => Equal0.IN3
bininput[0] => Equal1.IN0
bininput[0] => Equal2.IN3
bininput[0] => Equal3.IN1
bininput[0] => Equal4.IN3
bininput[0] => Equal5.IN1
bininput[0] => Equal6.IN3
bininput[0] => Equal7.IN2
bininput[0] => Equal8.IN3
bininput[0] => Equal9.IN1
bininput[0] => Equal10.IN3
bininput[0] => Equal11.IN2
bininput[0] => Equal12.IN3
bininput[0] => Equal13.IN2
bininput[0] => Equal14.IN3
bininput[0] => Equal15.IN3
bininput[1] => Equal0.IN2
bininput[1] => Equal1.IN3
bininput[1] => Equal2.IN0
bininput[1] => Equal3.IN0
bininput[1] => Equal4.IN2
bininput[1] => Equal5.IN3
bininput[1] => Equal6.IN1
bininput[1] => Equal7.IN1
bininput[1] => Equal8.IN2
bininput[1] => Equal9.IN3
bininput[1] => Equal10.IN1
bininput[1] => Equal11.IN1
bininput[1] => Equal12.IN2
bininput[1] => Equal13.IN3
bininput[1] => Equal14.IN2
bininput[1] => Equal15.IN2
bininput[2] => Equal0.IN1
bininput[2] => Equal1.IN2
bininput[2] => Equal2.IN2
bininput[2] => Equal3.IN3
bininput[2] => Equal4.IN0
bininput[2] => Equal5.IN0
bininput[2] => Equal6.IN0
bininput[2] => Equal7.IN0
bininput[2] => Equal8.IN1
bininput[2] => Equal9.IN2
bininput[2] => Equal10.IN2
bininput[2] => Equal11.IN3
bininput[2] => Equal12.IN1
bininput[2] => Equal13.IN1
bininput[2] => Equal14.IN1
bininput[2] => Equal15.IN1
bininput[3] => Equal0.IN0
bininput[3] => Equal1.IN1
bininput[3] => Equal2.IN1
bininput[3] => Equal3.IN2
bininput[3] => Equal4.IN1
bininput[3] => Equal5.IN2
bininput[3] => Equal6.IN2
bininput[3] => Equal7.IN3
bininput[3] => Equal8.IN0
bininput[3] => Equal9.IN0
bininput[3] => Equal10.IN0
bininput[3] => Equal11.IN0
bininput[3] => Equal12.IN0
bininput[3] => Equal13.IN0
bininput[3] => Equal14.IN0
bininput[3] => Equal15.IN0


