

================================================================
== Vivado HLS Report for 'kernel_gemm'
================================================================
* Date:           Wed Mar 17 06:11:02 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        kernel_gemm_baseline.prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.914 ns |   0.42 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +--------------+--------------+-------------+-------------+--------------+--------------+---------+
    |       Latency (cycles)      |     Latency (absolute)    |           Interval          | Pipeline|
    |      min     |      max     |     min     |     max     |      min     |      max     |   Type  |
    +--------------+--------------+-------------+-------------+--------------+--------------+---------+
    |  257731620865|  257731620865| 858.246 sec | 858.246 sec |  257731620865|  257731620865|   none  |
    +--------------+--------------+-------------+-------------+--------------+--------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+--------------+--------------+-----------+-----------+-----------+------+----------+
        |              |       Latency (cycles)      | Iteration |  Initiation Interval  | Trip |          |
        |   Loop Name  |      min     |      max     |  Latency  |  achieved |   target  | Count| Pipelined|
        +--------------+--------------+--------------+-----------+-----------+-----------+------+----------+
        |- NI_LOOP     |  257731620864|  257731620864|  125845518|          -|          -|  2048|    no    |
        | + NJ_LOOP_1  |         12288|         12288|          6|          -|          -|  2048|    no    |
        | + NJ_LOOP_2  |     125833216|     125833216|      61442|          -|          -|  2048|    no    |
        |  ++ NK_LOOP  |         61440|         61440|         30|          -|          -|  2048|    no    |
        +--------------+--------------+--------------+-----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      369|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        2|      5|     1123|     1088|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      431|    -|
|Register             |        -|      -|      606|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        2|      5|     1729|     1888|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+----------------------------+---------+-------+-----+-----+-----+
    |           Instance           |           Module           | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +------------------------------+----------------------------+---------+-------+-----+-----+-----+
    |kernel_gemm_ctrl_bus_s_axi_U  |kernel_gemm_ctrl_bus_s_axi  |        0|      0|  150|  232|    0|
    |kernel_gemm_fadd_bkb_U1       |kernel_gemm_fadd_bkb        |        0|      2|  318|  198|    0|
    |kernel_gemm_fmul_cud_U2       |kernel_gemm_fmul_cud        |        0|      3|  143|   78|    0|
    |kernel_gemm_func_bus_m_axi_U  |kernel_gemm_func_bus_m_axi  |        2|      0|  512|  580|    0|
    +------------------------------+----------------------------+---------+-------+-----+-----+-----+
    |Total                         |                            |        2|      5| 1123| 1088|    0|
    +------------------------------+----------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln19_fu_317_p2    |     +    |      0|  0|  38|          31|          31|
    |add_ln23_1_fu_400_p2  |     +    |      0|  0|  29|          22|          22|
    |add_ln23_2_fu_426_p2  |     +    |      0|  0|  29|          22|          22|
    |add_ln23_3_fu_369_p2  |     +    |      0|  0|  38|          31|          31|
    |add_ln23_4_fu_409_p2  |     +    |      0|  0|  38|          31|          31|
    |add_ln23_5_fu_435_p2  |     +    |      0|  0|  38|          31|          31|
    |add_ln23_fu_360_p2    |     +    |      0|  0|  29|          22|          22|
    |i_fu_295_p2           |     +    |      0|  0|  19|          12|           1|
    |j_1_fu_354_p2         |     +    |      0|  0|  19|          12|           1|
    |j_fu_338_p2           |     +    |      0|  0|  19|          12|           1|
    |k_fu_394_p2           |     +    |      0|  0|  19|          12|           1|
    |ap_block_state10      |    and   |      0|  0|   2|           1|           1|
    |icmp_ln17_fu_289_p2   |   icmp   |      0|  0|  13|          12|          13|
    |icmp_ln18_fu_332_p2   |   icmp   |      0|  0|  13|          12|          13|
    |icmp_ln21_fu_348_p2   |   icmp   |      0|  0|  13|          12|          13|
    |icmp_ln22_fu_388_p2   |   icmp   |      0|  0|  13|          12|          13|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 369|         287|         247|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  221|         51|    1|         51|
    |func_bus_ARADDR    |   27|          5|   32|        160|
    |func_bus_ARLEN     |   15|          3|   32|         96|
    |func_bus_AWADDR    |   15|          3|   32|         96|
    |func_bus_AWLEN     |   15|          3|   32|         96|
    |func_bus_WDATA     |   15|          3|   32|         96|
    |func_bus_blk_n_AR  |    9|          2|    1|          2|
    |func_bus_blk_n_AW  |    9|          2|    1|          2|
    |func_bus_blk_n_B   |    9|          2|    1|          2|
    |func_bus_blk_n_R   |    9|          2|    1|          2|
    |func_bus_blk_n_W   |    9|          2|    1|          2|
    |grp_fu_236_p0      |   21|          4|   32|        128|
    |grp_fu_236_p1      |   21|          4|   32|        128|
    |i_0_reg_188        |    9|          2|   12|         24|
    |j1_0_reg_210       |    9|          2|   12|         24|
    |j_0_reg_199        |    9|          2|   12|         24|
    |k_0_reg_221        |    9|          2|   12|         24|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  431|         94|  278|        957|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |add_ln19_reg_500              |  31|   0|   31|          0|
    |add_ln23_4_reg_553            |  31|   0|   31|          0|
    |add_ln23_5_reg_558            |  31|   0|   31|          0|
    |ap_CS_fsm                     |  50|   0|   50|          0|
    |func_bus_addr_1_read_reg_585  |  32|   0|   32|          0|
    |func_bus_addr_1_reg_538       |  31|   0|   32|          1|
    |func_bus_addr_2_read_reg_575  |  32|   0|   32|          0|
    |func_bus_addr_3_read_reg_580  |  32|   0|   32|          0|
    |func_bus_addr_read_reg_520    |  32|   0|   32|          0|
    |func_bus_addr_reg_505         |  31|   0|   32|          1|
    |i_0_reg_188                   |  12|   0|   12|          0|
    |i_reg_489                     |  12|   0|   12|          0|
    |j1_0_reg_210                  |  12|   0|   12|          0|
    |j_0_reg_199                   |  12|   0|   12|          0|
    |j_1_reg_533                   |  12|   0|   12|          0|
    |j_reg_515                     |  12|   0|   12|          0|
    |k_0_reg_221                   |  12|   0|   12|          0|
    |k_reg_548                     |  12|   0|   12|          0|
    |p_cast10_reg_470              |  30|   0|   31|          1|
    |p_cast9_reg_475               |  30|   0|   31|          1|
    |p_cast_reg_480                |  30|   0|   31|          1|
    |reg_240                       |  32|   0|   32|          0|
    |shl_ln_reg_494                |  11|   0|   22|         11|
    |tmp_3_reg_590                 |  32|   0|   32|          0|
    |zext_ln21_reg_525             |  12|   0|   22|         10|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 606|   0|  632|         26|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|s_axi_ctrl_bus_AWVALID   |  in |    1|    s_axi   |   ctrl_bus   |    scalar    |
|s_axi_ctrl_bus_AWREADY   | out |    1|    s_axi   |   ctrl_bus   |    scalar    |
|s_axi_ctrl_bus_AWADDR    |  in |    6|    s_axi   |   ctrl_bus   |    scalar    |
|s_axi_ctrl_bus_WVALID    |  in |    1|    s_axi   |   ctrl_bus   |    scalar    |
|s_axi_ctrl_bus_WREADY    | out |    1|    s_axi   |   ctrl_bus   |    scalar    |
|s_axi_ctrl_bus_WDATA     |  in |   32|    s_axi   |   ctrl_bus   |    scalar    |
|s_axi_ctrl_bus_WSTRB     |  in |    4|    s_axi   |   ctrl_bus   |    scalar    |
|s_axi_ctrl_bus_ARVALID   |  in |    1|    s_axi   |   ctrl_bus   |    scalar    |
|s_axi_ctrl_bus_ARREADY   | out |    1|    s_axi   |   ctrl_bus   |    scalar    |
|s_axi_ctrl_bus_ARADDR    |  in |    6|    s_axi   |   ctrl_bus   |    scalar    |
|s_axi_ctrl_bus_RVALID    | out |    1|    s_axi   |   ctrl_bus   |    scalar    |
|s_axi_ctrl_bus_RREADY    |  in |    1|    s_axi   |   ctrl_bus   |    scalar    |
|s_axi_ctrl_bus_RDATA     | out |   32|    s_axi   |   ctrl_bus   |    scalar    |
|s_axi_ctrl_bus_RRESP     | out |    2|    s_axi   |   ctrl_bus   |    scalar    |
|s_axi_ctrl_bus_BVALID    | out |    1|    s_axi   |   ctrl_bus   |    scalar    |
|s_axi_ctrl_bus_BREADY    |  in |    1|    s_axi   |   ctrl_bus   |    scalar    |
|s_axi_ctrl_bus_BRESP     | out |    2|    s_axi   |   ctrl_bus   |    scalar    |
|ap_clk                   |  in |    1| ap_ctrl_hs |  kernel_gemm | return value |
|ap_rst_n                 |  in |    1| ap_ctrl_hs |  kernel_gemm | return value |
|interrupt                | out |    1| ap_ctrl_hs |  kernel_gemm | return value |
|m_axi_func_bus_AWVALID   | out |    1|    m_axi   |   func_bus   |    pointer   |
|m_axi_func_bus_AWREADY   |  in |    1|    m_axi   |   func_bus   |    pointer   |
|m_axi_func_bus_AWADDR    | out |   32|    m_axi   |   func_bus   |    pointer   |
|m_axi_func_bus_AWID      | out |    1|    m_axi   |   func_bus   |    pointer   |
|m_axi_func_bus_AWLEN     | out |    8|    m_axi   |   func_bus   |    pointer   |
|m_axi_func_bus_AWSIZE    | out |    3|    m_axi   |   func_bus   |    pointer   |
|m_axi_func_bus_AWBURST   | out |    2|    m_axi   |   func_bus   |    pointer   |
|m_axi_func_bus_AWLOCK    | out |    2|    m_axi   |   func_bus   |    pointer   |
|m_axi_func_bus_AWCACHE   | out |    4|    m_axi   |   func_bus   |    pointer   |
|m_axi_func_bus_AWPROT    | out |    3|    m_axi   |   func_bus   |    pointer   |
|m_axi_func_bus_AWQOS     | out |    4|    m_axi   |   func_bus   |    pointer   |
|m_axi_func_bus_AWREGION  | out |    4|    m_axi   |   func_bus   |    pointer   |
|m_axi_func_bus_AWUSER    | out |    1|    m_axi   |   func_bus   |    pointer   |
|m_axi_func_bus_WVALID    | out |    1|    m_axi   |   func_bus   |    pointer   |
|m_axi_func_bus_WREADY    |  in |    1|    m_axi   |   func_bus   |    pointer   |
|m_axi_func_bus_WDATA     | out |   32|    m_axi   |   func_bus   |    pointer   |
|m_axi_func_bus_WSTRB     | out |    4|    m_axi   |   func_bus   |    pointer   |
|m_axi_func_bus_WLAST     | out |    1|    m_axi   |   func_bus   |    pointer   |
|m_axi_func_bus_WID       | out |    1|    m_axi   |   func_bus   |    pointer   |
|m_axi_func_bus_WUSER     | out |    1|    m_axi   |   func_bus   |    pointer   |
|m_axi_func_bus_ARVALID   | out |    1|    m_axi   |   func_bus   |    pointer   |
|m_axi_func_bus_ARREADY   |  in |    1|    m_axi   |   func_bus   |    pointer   |
|m_axi_func_bus_ARADDR    | out |   32|    m_axi   |   func_bus   |    pointer   |
|m_axi_func_bus_ARID      | out |    1|    m_axi   |   func_bus   |    pointer   |
|m_axi_func_bus_ARLEN     | out |    8|    m_axi   |   func_bus   |    pointer   |
|m_axi_func_bus_ARSIZE    | out |    3|    m_axi   |   func_bus   |    pointer   |
|m_axi_func_bus_ARBURST   | out |    2|    m_axi   |   func_bus   |    pointer   |
|m_axi_func_bus_ARLOCK    | out |    2|    m_axi   |   func_bus   |    pointer   |
|m_axi_func_bus_ARCACHE   | out |    4|    m_axi   |   func_bus   |    pointer   |
|m_axi_func_bus_ARPROT    | out |    3|    m_axi   |   func_bus   |    pointer   |
|m_axi_func_bus_ARQOS     | out |    4|    m_axi   |   func_bus   |    pointer   |
|m_axi_func_bus_ARREGION  | out |    4|    m_axi   |   func_bus   |    pointer   |
|m_axi_func_bus_ARUSER    | out |    1|    m_axi   |   func_bus   |    pointer   |
|m_axi_func_bus_RVALID    |  in |    1|    m_axi   |   func_bus   |    pointer   |
|m_axi_func_bus_RREADY    | out |    1|    m_axi   |   func_bus   |    pointer   |
|m_axi_func_bus_RDATA     |  in |   32|    m_axi   |   func_bus   |    pointer   |
|m_axi_func_bus_RLAST     |  in |    1|    m_axi   |   func_bus   |    pointer   |
|m_axi_func_bus_RID       |  in |    1|    m_axi   |   func_bus   |    pointer   |
|m_axi_func_bus_RUSER     |  in |    1|    m_axi   |   func_bus   |    pointer   |
|m_axi_func_bus_RRESP     |  in |    2|    m_axi   |   func_bus   |    pointer   |
|m_axi_func_bus_BVALID    |  in |    1|    m_axi   |   func_bus   |    pointer   |
|m_axi_func_bus_BREADY    | out |    1|    m_axi   |   func_bus   |    pointer   |
|m_axi_func_bus_BRESP     |  in |    2|    m_axi   |   func_bus   |    pointer   |
|m_axi_func_bus_BID       |  in |    1|    m_axi   |   func_bus   |    pointer   |
|m_axi_func_bus_BUSER     |  in |    1|    m_axi   |   func_bus   |    pointer   |
|alpha                    |  in |   32|   ap_none  |     alpha    |    scalar    |
|beta                     |  in |   32|   ap_none  |     beta     |    scalar    |
+-------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 50
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 16 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 10 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 2 
21 --> 22 20 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 21 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%beta_read = call float @_ssdm_op_Read.ap_auto.float(float %beta)"   --->   Operation 51 'read' 'beta_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%alpha_read = call float @_ssdm_op_Read.ap_auto.float(float %alpha)"   --->   Operation 52 'read' 'alpha_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.00ns)   --->   "%B_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %B)"   --->   Operation 53 'read' 'B_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 54 [1/1] (1.00ns)   --->   "%A_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %A)"   --->   Operation 54 'read' 'A_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 55 [1/1] (1.00ns)   --->   "%C_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %C)"   --->   Operation 55 'read' 'C_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_6 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %B_read, i32 2, i32 31)"   --->   Operation 56 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_cast10 = zext i30 %tmp_6 to i31"   --->   Operation 57 'zext' 'p_cast10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_7 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %A_read, i32 2, i32 31)"   --->   Operation 58 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_cast9 = zext i30 %tmp_7 to i31"   --->   Operation 59 'zext' 'p_cast9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_8 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %C_read, i32 2, i32 31)"   --->   Operation 60 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_cast = zext i30 %tmp_8 to i31"   --->   Operation 61 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %func_bus), !map !11"   --->   Operation 62 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %alpha) nounwind, !map !19"   --->   Operation 63 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %beta) nounwind, !map !25"   --->   Operation 64 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @kernel_gemm_str) nounwind"   --->   Operation 65 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %A, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [kernel_gemm.cpp:6]   --->   Operation 66 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %B, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [kernel_gemm.cpp:8]   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %func_bus, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [kernel_gemm.cpp:9]   --->   Operation 68 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %C, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)" [kernel_gemm.cpp:10]   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [kernel_gemm.cpp:11]   --->   Operation 70 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.60ns)   --->   "br label %1" [kernel_gemm.cpp:17]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.86>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%i_0 = phi i12 [ 0, %0 ], [ %i, %NI_LOOP_end ]"   --->   Operation 72 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.62ns)   --->   "%icmp_ln17 = icmp eq i12 %i_0, -2048" [kernel_gemm.cpp:17]   --->   Operation 73 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind"   --->   Operation 74 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.74ns)   --->   "%i = add i12 %i_0, 1" [kernel_gemm.cpp:17]   --->   Operation 75 'add' 'i' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17, label %6, label %NI_LOOP_begin" [kernel_gemm.cpp:17]   --->   Operation 76 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln19 = trunc i12 %i_0 to i11" [kernel_gemm.cpp:19]   --->   Operation 77 'trunc' 'trunc_ln19' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%shl_ln = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %trunc_ln19, i11 0)" [kernel_gemm.cpp:19]   --->   Operation 78 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i22 %shl_ln to i31" [kernel_gemm.cpp:19]   --->   Operation 79 'zext' 'zext_ln19' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.86ns)   --->   "%add_ln19 = add i31 %p_cast, %zext_ln19" [kernel_gemm.cpp:19]   --->   Operation 80 'add' 'add_ln19' <Predicate = (!icmp_ln17)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "ret void" [kernel_gemm.cpp:27]   --->   Operation 81 'ret' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.91>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln19_1 = zext i31 %add_ln19 to i64" [kernel_gemm.cpp:19]   --->   Operation 82 'zext' 'zext_ln19_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%func_bus_addr = getelementptr float* %func_bus, i64 %zext_ln19_1" [kernel_gemm.cpp:19]   --->   Operation 83 'getelementptr' 'func_bus_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [7/7] (2.91ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %func_bus_addr, i32 2048)" [kernel_gemm.cpp:19]   --->   Operation 84 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.91>
ST_4 : Operation 85 [6/7] (2.91ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %func_bus_addr, i32 2048)" [kernel_gemm.cpp:19]   --->   Operation 85 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.91>
ST_5 : Operation 86 [5/7] (2.91ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %func_bus_addr, i32 2048)" [kernel_gemm.cpp:19]   --->   Operation 86 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.91>
ST_6 : Operation 87 [4/7] (2.91ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %func_bus_addr, i32 2048)" [kernel_gemm.cpp:19]   --->   Operation 87 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.91>
ST_7 : Operation 88 [3/7] (2.91ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %func_bus_addr, i32 2048)" [kernel_gemm.cpp:19]   --->   Operation 88 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.91>
ST_8 : Operation 89 [2/7] (2.91ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %func_bus_addr, i32 2048)" [kernel_gemm.cpp:19]   --->   Operation 89 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.91>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str6) nounwind" [kernel_gemm.cpp:17]   --->   Operation 90 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str6) nounwind" [kernel_gemm.cpp:17]   --->   Operation 91 'specregionbegin' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 92 [1/7] (2.91ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %func_bus_addr, i32 2048)" [kernel_gemm.cpp:19]   --->   Operation 92 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 93 [1/1] (2.91ns)   --->   "%p_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %func_bus_addr, i32 2048)" [kernel_gemm.cpp:19]   --->   Operation 93 'writereq' 'p_wr_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 94 [1/1] (0.60ns)   --->   "br label %2" [kernel_gemm.cpp:18]   --->   Operation 94 'br' <Predicate = true> <Delay = 0.60>

State 10 <SV = 9> <Delay = 2.91>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%j_0 = phi i12 [ 0, %NI_LOOP_begin ], [ %j, %3 ]"   --->   Operation 95 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (0.62ns)   --->   "%icmp_ln18 = icmp eq i12 %j_0, -2048" [kernel_gemm.cpp:18]   --->   Operation 96 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind"   --->   Operation 97 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.74ns)   --->   "%j = add i12 %j_0, 1" [kernel_gemm.cpp:18]   --->   Operation 98 'add' 'j' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %.preheader.preheader, label %3" [kernel_gemm.cpp:18]   --->   Operation 99 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (2.91ns)   --->   "%func_bus_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %func_bus_addr)" [kernel_gemm.cpp:19]   --->   Operation 100 'read' 'func_bus_addr_read' <Predicate = (!icmp_ln18)> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 101 [5/5] (2.91ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %func_bus_addr)" [kernel_gemm.cpp:19]   --->   Operation 101 'writeresp' 'p_wr_resp' <Predicate = (icmp_ln18)> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 102 [4/4] (2.32ns)   --->   "%tmp = fmul float %func_bus_addr_read, %beta_read" [kernel_gemm.cpp:19]   --->   Operation 102 'fmul' 'tmp' <Predicate = true> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.32>
ST_12 : Operation 103 [3/4] (2.32ns)   --->   "%tmp = fmul float %func_bus_addr_read, %beta_read" [kernel_gemm.cpp:19]   --->   Operation 103 'fmul' 'tmp' <Predicate = true> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 104 [2/4] (2.32ns)   --->   "%tmp = fmul float %func_bus_addr_read, %beta_read" [kernel_gemm.cpp:19]   --->   Operation 104 'fmul' 'tmp' <Predicate = true> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.32>
ST_14 : Operation 105 [1/4] (2.32ns)   --->   "%tmp = fmul float %func_bus_addr_read, %beta_read" [kernel_gemm.cpp:19]   --->   Operation 105 'fmul' 'tmp' <Predicate = true> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.91>
ST_15 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str7) nounwind" [kernel_gemm.cpp:18]   --->   Operation 106 'specloopname' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 107 [1/1] (2.91ns)   --->   "call void @_ssdm_op_Write.m_axi.floatP(float* %func_bus_addr, float %tmp, i4 -1)" [kernel_gemm.cpp:19]   --->   Operation 107 'write' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 108 [1/1] (0.00ns)   --->   "br label %2" [kernel_gemm.cpp:18]   --->   Operation 108 'br' <Predicate = true> <Delay = 0.00>

State 16 <SV = 10> <Delay = 2.91>
ST_16 : Operation 109 [4/5] (2.91ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %func_bus_addr)" [kernel_gemm.cpp:19]   --->   Operation 109 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 11> <Delay = 2.91>
ST_17 : Operation 110 [3/5] (2.91ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %func_bus_addr)" [kernel_gemm.cpp:19]   --->   Operation 110 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 12> <Delay = 2.91>
ST_18 : Operation 111 [2/5] (2.91ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %func_bus_addr)" [kernel_gemm.cpp:19]   --->   Operation 111 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 13> <Delay = 2.91>
ST_19 : Operation 112 [1/5] (2.91ns)   --->   "%p_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %func_bus_addr)" [kernel_gemm.cpp:19]   --->   Operation 112 'writeresp' 'p_wr_resp' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 113 [1/1] (0.60ns)   --->   "br label %.preheader" [kernel_gemm.cpp:21]   --->   Operation 113 'br' <Predicate = true> <Delay = 0.60>

State 20 <SV = 14> <Delay = 1.68>
ST_20 : Operation 114 [1/1] (0.00ns)   --->   "%j1_0 = phi i12 [ %j_1, %NJ_LOOP_2_end ], [ 0, %.preheader.preheader ]"   --->   Operation 114 'phi' 'j1_0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i12 %j1_0 to i22" [kernel_gemm.cpp:21]   --->   Operation 115 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 116 [1/1] (0.62ns)   --->   "%icmp_ln21 = icmp eq i12 %j1_0, -2048" [kernel_gemm.cpp:21]   --->   Operation 116 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 117 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind"   --->   Operation 117 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 118 [1/1] (0.74ns)   --->   "%j_1 = add i12 %j1_0, 1" [kernel_gemm.cpp:21]   --->   Operation 118 'add' 'j_1' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 119 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %NI_LOOP_end, label %NJ_LOOP_2_begin" [kernel_gemm.cpp:21]   --->   Operation 119 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str8) nounwind" [kernel_gemm.cpp:21]   --->   Operation 120 'specloopname' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_20 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str8) nounwind" [kernel_gemm.cpp:21]   --->   Operation 121 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_20 : Operation 122 [1/1] (0.82ns)   --->   "%add_ln23 = add i22 %zext_ln21, %shl_ln" [kernel_gemm.cpp:23]   --->   Operation 122 'add' 'add_ln23' <Predicate = (!icmp_ln21)> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i22 %add_ln23 to i31" [kernel_gemm.cpp:23]   --->   Operation 123 'zext' 'zext_ln23' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_20 : Operation 124 [1/1] (0.86ns)   --->   "%add_ln23_3 = add i31 %zext_ln23, %p_cast" [kernel_gemm.cpp:23]   --->   Operation 124 'add' 'add_ln23_3' <Predicate = (!icmp_ln21)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln23_1 = zext i31 %add_ln23_3 to i64" [kernel_gemm.cpp:23]   --->   Operation 125 'zext' 'zext_ln23_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_20 : Operation 126 [1/1] (0.00ns)   --->   "%func_bus_addr_1 = getelementptr float* %func_bus, i64 %zext_ln23_1" [kernel_gemm.cpp:23]   --->   Operation 126 'getelementptr' 'func_bus_addr_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_20 : Operation 127 [1/1] (0.60ns)   --->   "br label %4" [kernel_gemm.cpp:22]   --->   Operation 127 'br' <Predicate = (!icmp_ln21)> <Delay = 0.60>
ST_20 : Operation 128 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str6, i32 %tmp_4) nounwind" [kernel_gemm.cpp:26]   --->   Operation 128 'specregionend' 'empty_8' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_20 : Operation 129 [1/1] (0.00ns)   --->   "br label %1" [kernel_gemm.cpp:17]   --->   Operation 129 'br' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 21 <SV = 15> <Delay = 1.68>
ST_21 : Operation 130 [1/1] (0.00ns)   --->   "%k_0 = phi i12 [ 0, %NJ_LOOP_2_begin ], [ %k, %5 ]"   --->   Operation 130 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i12 %k_0 to i22" [kernel_gemm.cpp:22]   --->   Operation 131 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 132 [1/1] (0.62ns)   --->   "%icmp_ln22 = icmp eq i12 %k_0, -2048" [kernel_gemm.cpp:22]   --->   Operation 132 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.62> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 133 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2048, i64 2048, i64 2048) nounwind"   --->   Operation 133 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 134 [1/1] (0.74ns)   --->   "%k = add i12 %k_0, 1" [kernel_gemm.cpp:22]   --->   Operation 134 'add' 'k' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 135 [1/1] (0.00ns)   --->   "br i1 %icmp_ln22, label %NJ_LOOP_2_end, label %5" [kernel_gemm.cpp:22]   --->   Operation 135 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 136 [1/1] (0.82ns)   --->   "%add_ln23_1 = add i22 %shl_ln, %zext_ln22" [kernel_gemm.cpp:23]   --->   Operation 136 'add' 'add_ln23_1' <Predicate = (!icmp_ln22)> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln23_2 = zext i22 %add_ln23_1 to i31" [kernel_gemm.cpp:23]   --->   Operation 137 'zext' 'zext_ln23_2' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_21 : Operation 138 [1/1] (0.86ns)   --->   "%add_ln23_4 = add i31 %p_cast9, %zext_ln23_2" [kernel_gemm.cpp:23]   --->   Operation 138 'add' 'add_ln23_4' <Predicate = (!icmp_ln22)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i12 %k_0 to i11" [kernel_gemm.cpp:23]   --->   Operation 139 'trunc' 'trunc_ln23' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_21 : Operation 140 [1/1] (0.00ns)   --->   "%shl_ln1 = call i22 @_ssdm_op_BitConcatenate.i22.i11.i11(i11 %trunc_ln23, i11 0)" [kernel_gemm.cpp:23]   --->   Operation 140 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_21 : Operation 141 [1/1] (0.82ns)   --->   "%add_ln23_2 = add i22 %zext_ln21, %shl_ln1" [kernel_gemm.cpp:23]   --->   Operation 141 'add' 'add_ln23_2' <Predicate = (!icmp_ln22)> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln23_4 = zext i22 %add_ln23_2 to i31" [kernel_gemm.cpp:23]   --->   Operation 142 'zext' 'zext_ln23_4' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_21 : Operation 143 [1/1] (0.86ns)   --->   "%add_ln23_5 = add i31 %p_cast10, %zext_ln23_4" [kernel_gemm.cpp:23]   --->   Operation 143 'add' 'add_ln23_5' <Predicate = (!icmp_ln22)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 144 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str8, i32 %tmp_5) nounwind" [kernel_gemm.cpp:25]   --->   Operation 144 'specregionend' 'empty_7' <Predicate = (icmp_ln22)> <Delay = 0.00>
ST_21 : Operation 145 [1/1] (0.00ns)   --->   "br label %.preheader" [kernel_gemm.cpp:21]   --->   Operation 145 'br' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 22 <SV = 16> <Delay = 2.91>
ST_22 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln23_3 = zext i31 %add_ln23_4 to i64" [kernel_gemm.cpp:23]   --->   Operation 146 'zext' 'zext_ln23_3' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 147 [1/1] (0.00ns)   --->   "%func_bus_addr_2 = getelementptr float* %func_bus, i64 %zext_ln23_3" [kernel_gemm.cpp:23]   --->   Operation 147 'getelementptr' 'func_bus_addr_2' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 148 [7/7] (2.91ns)   --->   "%func_bus_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %func_bus_addr_2, i32 1)" [kernel_gemm.cpp:23]   --->   Operation 148 'readreq' 'func_bus_load_1_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 17> <Delay = 2.91>
ST_23 : Operation 149 [6/7] (2.91ns)   --->   "%func_bus_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %func_bus_addr_2, i32 1)" [kernel_gemm.cpp:23]   --->   Operation 149 'readreq' 'func_bus_load_1_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 18> <Delay = 2.91>
ST_24 : Operation 150 [5/7] (2.91ns)   --->   "%func_bus_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %func_bus_addr_2, i32 1)" [kernel_gemm.cpp:23]   --->   Operation 150 'readreq' 'func_bus_load_1_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 19> <Delay = 2.91>
ST_25 : Operation 151 [4/7] (2.91ns)   --->   "%func_bus_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %func_bus_addr_2, i32 1)" [kernel_gemm.cpp:23]   --->   Operation 151 'readreq' 'func_bus_load_1_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 20> <Delay = 2.91>
ST_26 : Operation 152 [3/7] (2.91ns)   --->   "%func_bus_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %func_bus_addr_2, i32 1)" [kernel_gemm.cpp:23]   --->   Operation 152 'readreq' 'func_bus_load_1_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln23_5 = zext i31 %add_ln23_5 to i64" [kernel_gemm.cpp:23]   --->   Operation 153 'zext' 'zext_ln23_5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 154 [1/1] (0.00ns)   --->   "%func_bus_addr_3 = getelementptr float* %func_bus, i64 %zext_ln23_5" [kernel_gemm.cpp:23]   --->   Operation 154 'getelementptr' 'func_bus_addr_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 155 [7/7] (2.91ns)   --->   "%func_bus_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %func_bus_addr_3, i32 1)" [kernel_gemm.cpp:23]   --->   Operation 155 'readreq' 'func_bus_load_2_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 21> <Delay = 2.91>
ST_27 : Operation 156 [2/7] (2.91ns)   --->   "%func_bus_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %func_bus_addr_2, i32 1)" [kernel_gemm.cpp:23]   --->   Operation 156 'readreq' 'func_bus_load_1_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 157 [6/7] (2.91ns)   --->   "%func_bus_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %func_bus_addr_3, i32 1)" [kernel_gemm.cpp:23]   --->   Operation 157 'readreq' 'func_bus_load_2_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 22> <Delay = 2.91>
ST_28 : Operation 158 [1/7] (2.91ns)   --->   "%func_bus_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %func_bus_addr_2, i32 1)" [kernel_gemm.cpp:23]   --->   Operation 158 'readreq' 'func_bus_load_1_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 159 [5/7] (2.91ns)   --->   "%func_bus_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %func_bus_addr_3, i32 1)" [kernel_gemm.cpp:23]   --->   Operation 159 'readreq' 'func_bus_load_2_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 23> <Delay = 2.91>
ST_29 : Operation 160 [1/1] (2.91ns)   --->   "%func_bus_addr_2_read = call float @_ssdm_op_Read.m_axi.floatP(float* %func_bus_addr_2)" [kernel_gemm.cpp:23]   --->   Operation 160 'read' 'func_bus_addr_2_read' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 161 [4/7] (2.91ns)   --->   "%func_bus_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %func_bus_addr_3, i32 1)" [kernel_gemm.cpp:23]   --->   Operation 161 'readreq' 'func_bus_load_2_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 24> <Delay = 2.91>
ST_30 : Operation 162 [4/4] (2.32ns)   --->   "%tmp_1 = fmul float %func_bus_addr_2_read, %alpha_read" [kernel_gemm.cpp:23]   --->   Operation 162 'fmul' 'tmp_1' <Predicate = true> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 163 [3/7] (2.91ns)   --->   "%func_bus_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %func_bus_addr_3, i32 1)" [kernel_gemm.cpp:23]   --->   Operation 163 'readreq' 'func_bus_load_2_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 164 [7/7] (2.91ns)   --->   "%func_bus_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %func_bus_addr_1, i32 1)" [kernel_gemm.cpp:23]   --->   Operation 164 'readreq' 'func_bus_load_3_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 25> <Delay = 2.91>
ST_31 : Operation 165 [3/4] (2.32ns)   --->   "%tmp_1 = fmul float %func_bus_addr_2_read, %alpha_read" [kernel_gemm.cpp:23]   --->   Operation 165 'fmul' 'tmp_1' <Predicate = true> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 166 [2/7] (2.91ns)   --->   "%func_bus_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %func_bus_addr_3, i32 1)" [kernel_gemm.cpp:23]   --->   Operation 166 'readreq' 'func_bus_load_2_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 167 [6/7] (2.91ns)   --->   "%func_bus_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %func_bus_addr_1, i32 1)" [kernel_gemm.cpp:23]   --->   Operation 167 'readreq' 'func_bus_load_3_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 26> <Delay = 2.91>
ST_32 : Operation 168 [2/4] (2.32ns)   --->   "%tmp_1 = fmul float %func_bus_addr_2_read, %alpha_read" [kernel_gemm.cpp:23]   --->   Operation 168 'fmul' 'tmp_1' <Predicate = true> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 169 [1/7] (2.91ns)   --->   "%func_bus_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %func_bus_addr_3, i32 1)" [kernel_gemm.cpp:23]   --->   Operation 169 'readreq' 'func_bus_load_2_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_32 : Operation 170 [5/7] (2.91ns)   --->   "%func_bus_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %func_bus_addr_1, i32 1)" [kernel_gemm.cpp:23]   --->   Operation 170 'readreq' 'func_bus_load_3_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 27> <Delay = 2.91>
ST_33 : Operation 171 [1/4] (2.32ns)   --->   "%tmp_1 = fmul float %func_bus_addr_2_read, %alpha_read" [kernel_gemm.cpp:23]   --->   Operation 171 'fmul' 'tmp_1' <Predicate = true> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 172 [1/1] (2.91ns)   --->   "%func_bus_addr_3_read = call float @_ssdm_op_Read.m_axi.floatP(float* %func_bus_addr_3)" [kernel_gemm.cpp:23]   --->   Operation 172 'read' 'func_bus_addr_3_read' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 173 [4/7] (2.91ns)   --->   "%func_bus_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %func_bus_addr_1, i32 1)" [kernel_gemm.cpp:23]   --->   Operation 173 'readreq' 'func_bus_load_3_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 28> <Delay = 2.91>
ST_34 : Operation 174 [4/4] (2.32ns)   --->   "%tmp_2 = fmul float %tmp_1, %func_bus_addr_3_read" [kernel_gemm.cpp:23]   --->   Operation 174 'fmul' 'tmp_2' <Predicate = true> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 175 [3/7] (2.91ns)   --->   "%func_bus_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %func_bus_addr_1, i32 1)" [kernel_gemm.cpp:23]   --->   Operation 175 'readreq' 'func_bus_load_3_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 29> <Delay = 2.91>
ST_35 : Operation 176 [3/4] (2.32ns)   --->   "%tmp_2 = fmul float %tmp_1, %func_bus_addr_3_read" [kernel_gemm.cpp:23]   --->   Operation 176 'fmul' 'tmp_2' <Predicate = true> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 177 [2/7] (2.91ns)   --->   "%func_bus_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %func_bus_addr_1, i32 1)" [kernel_gemm.cpp:23]   --->   Operation 177 'readreq' 'func_bus_load_3_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 30> <Delay = 2.91>
ST_36 : Operation 178 [2/4] (2.32ns)   --->   "%tmp_2 = fmul float %tmp_1, %func_bus_addr_3_read" [kernel_gemm.cpp:23]   --->   Operation 178 'fmul' 'tmp_2' <Predicate = true> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 179 [1/7] (2.91ns)   --->   "%func_bus_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %func_bus_addr_1, i32 1)" [kernel_gemm.cpp:23]   --->   Operation 179 'readreq' 'func_bus_load_3_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 31> <Delay = 2.91>
ST_37 : Operation 180 [1/4] (2.32ns)   --->   "%tmp_2 = fmul float %tmp_1, %func_bus_addr_3_read" [kernel_gemm.cpp:23]   --->   Operation 180 'fmul' 'tmp_2' <Predicate = true> <Delay = 2.32> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 181 [1/1] (2.91ns)   --->   "%func_bus_addr_1_read = call float @_ssdm_op_Read.m_axi.floatP(float* %func_bus_addr_1)" [kernel_gemm.cpp:23]   --->   Operation 181 'read' 'func_bus_addr_1_read' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 32> <Delay = 2.34>
ST_38 : Operation 182 [7/7] (2.34ns)   --->   "%tmp_3 = fadd float %func_bus_addr_1_read, %tmp_2" [kernel_gemm.cpp:23]   --->   Operation 182 'fadd' 'tmp_3' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 33> <Delay = 2.34>
ST_39 : Operation 183 [6/7] (2.34ns)   --->   "%tmp_3 = fadd float %func_bus_addr_1_read, %tmp_2" [kernel_gemm.cpp:23]   --->   Operation 183 'fadd' 'tmp_3' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 34> <Delay = 2.34>
ST_40 : Operation 184 [5/7] (2.34ns)   --->   "%tmp_3 = fadd float %func_bus_addr_1_read, %tmp_2" [kernel_gemm.cpp:23]   --->   Operation 184 'fadd' 'tmp_3' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 35> <Delay = 2.34>
ST_41 : Operation 185 [4/7] (2.34ns)   --->   "%tmp_3 = fadd float %func_bus_addr_1_read, %tmp_2" [kernel_gemm.cpp:23]   --->   Operation 185 'fadd' 'tmp_3' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 36> <Delay = 2.34>
ST_42 : Operation 186 [3/7] (2.34ns)   --->   "%tmp_3 = fadd float %func_bus_addr_1_read, %tmp_2" [kernel_gemm.cpp:23]   --->   Operation 186 'fadd' 'tmp_3' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 37> <Delay = 2.34>
ST_43 : Operation 187 [2/7] (2.34ns)   --->   "%tmp_3 = fadd float %func_bus_addr_1_read, %tmp_2" [kernel_gemm.cpp:23]   --->   Operation 187 'fadd' 'tmp_3' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 38> <Delay = 2.91>
ST_44 : Operation 188 [1/7] (2.34ns)   --->   "%tmp_3 = fadd float %func_bus_addr_1_read, %tmp_2" [kernel_gemm.cpp:23]   --->   Operation 188 'fadd' 'tmp_3' <Predicate = true> <Delay = 2.34> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 189 [1/1] (2.91ns)   --->   "%func_bus_addr_2_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %func_bus_addr_1, i32 1)" [kernel_gemm.cpp:23]   --->   Operation 189 'writereq' 'func_bus_addr_2_req' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 39> <Delay = 2.91>
ST_45 : Operation 190 [1/1] (2.91ns)   --->   "call void @_ssdm_op_Write.m_axi.floatP(float* %func_bus_addr_1, float %tmp_3, i4 -1)" [kernel_gemm.cpp:23]   --->   Operation 190 'write' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 40> <Delay = 2.91>
ST_46 : Operation 191 [5/5] (2.91ns)   --->   "%func_bus_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %func_bus_addr_1)" [kernel_gemm.cpp:23]   --->   Operation 191 'writeresp' 'func_bus_addr_2_resp' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 41> <Delay = 2.91>
ST_47 : Operation 192 [4/5] (2.91ns)   --->   "%func_bus_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %func_bus_addr_1)" [kernel_gemm.cpp:23]   --->   Operation 192 'writeresp' 'func_bus_addr_2_resp' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 42> <Delay = 2.91>
ST_48 : Operation 193 [3/5] (2.91ns)   --->   "%func_bus_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %func_bus_addr_1)" [kernel_gemm.cpp:23]   --->   Operation 193 'writeresp' 'func_bus_addr_2_resp' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 43> <Delay = 2.91>
ST_49 : Operation 194 [2/5] (2.91ns)   --->   "%func_bus_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %func_bus_addr_1)" [kernel_gemm.cpp:23]   --->   Operation 194 'writeresp' 'func_bus_addr_2_resp' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 44> <Delay = 2.91>
ST_50 : Operation 195 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str9) nounwind" [kernel_gemm.cpp:22]   --->   Operation 195 'specloopname' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 196 [1/5] (2.91ns)   --->   "%func_bus_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %func_bus_addr_1)" [kernel_gemm.cpp:23]   --->   Operation 196 'writeresp' 'func_bus_addr_2_resp' <Predicate = true> <Delay = 2.91> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_50 : Operation 197 [1/1] (0.00ns)   --->   "br label %4" [kernel_gemm.cpp:22]   --->   Operation 197 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ func_bus]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ C]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ alpha]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ beta]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
beta_read            (read             ) [ 001111111111111111111111111111111111111111111111111]
alpha_read           (read             ) [ 001111111111111111111111111111111111111111111111111]
B_read               (read             ) [ 000000000000000000000000000000000000000000000000000]
A_read               (read             ) [ 000000000000000000000000000000000000000000000000000]
C_read               (read             ) [ 000000000000000000000000000000000000000000000000000]
tmp_6                (partselect       ) [ 000000000000000000000000000000000000000000000000000]
p_cast10             (zext             ) [ 001111111111111111111111111111111111111111111111111]
tmp_7                (partselect       ) [ 000000000000000000000000000000000000000000000000000]
p_cast9              (zext             ) [ 001111111111111111111111111111111111111111111111111]
tmp_8                (partselect       ) [ 000000000000000000000000000000000000000000000000000]
p_cast               (zext             ) [ 001111111111111111111111111111111111111111111111111]
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000]
specbitsmap_ln0      (specbitsmap      ) [ 000000000000000000000000000000000000000000000000000]
spectopmodule_ln0    (spectopmodule    ) [ 000000000000000000000000000000000000000000000000000]
specinterface_ln6    (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
specinterface_ln8    (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
specinterface_ln9    (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
specinterface_ln10   (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
specinterface_ln11   (specinterface    ) [ 000000000000000000000000000000000000000000000000000]
br_ln17              (br               ) [ 011111111111111111111111111111111111111111111111111]
i_0                  (phi              ) [ 001000000000000000000000000000000000000000000000000]
icmp_ln17            (icmp             ) [ 001111111111111111111111111111111111111111111111111]
empty                (speclooptripcount) [ 000000000000000000000000000000000000000000000000000]
i                    (add              ) [ 011111111111111111111111111111111111111111111111111]
br_ln17              (br               ) [ 000000000000000000000000000000000000000000000000000]
trunc_ln19           (trunc            ) [ 000000000000000000000000000000000000000000000000000]
shl_ln               (bitconcatenate   ) [ 000111111111111111111111111111111111111111111111111]
zext_ln19            (zext             ) [ 000000000000000000000000000000000000000000000000000]
add_ln19             (add              ) [ 000100000000000000000000000000000000000000000000000]
ret_ln27             (ret              ) [ 000000000000000000000000000000000000000000000000000]
zext_ln19_1          (zext             ) [ 000000000000000000000000000000000000000000000000000]
func_bus_addr        (getelementptr    ) [ 000011111111111111110000000000000000000000000000000]
specloopname_ln17    (specloopname     ) [ 000000000000000000000000000000000000000000000000000]
tmp_4                (specregionbegin  ) [ 000000000011111111111111111111111111111111111111111]
p_rd_req             (readreq          ) [ 000000000000000000000000000000000000000000000000000]
p_wr_req             (writereq         ) [ 000000000000000000000000000000000000000000000000000]
br_ln18              (br               ) [ 001111111111111111111111111111111111111111111111111]
j_0                  (phi              ) [ 000000000010000000000000000000000000000000000000000]
icmp_ln18            (icmp             ) [ 001111111111111111111111111111111111111111111111111]
empty_4              (speclooptripcount) [ 000000000000000000000000000000000000000000000000000]
j                    (add              ) [ 001111111111111111111111111111111111111111111111111]
br_ln18              (br               ) [ 000000000000000000000000000000000000000000000000000]
func_bus_addr_read   (read             ) [ 000000000001111000000000000000000000000000000000000]
tmp                  (fmul             ) [ 000000000000000100000000000000000000000000000000000]
specloopname_ln18    (specloopname     ) [ 000000000000000000000000000000000000000000000000000]
write_ln19           (write            ) [ 000000000000000000000000000000000000000000000000000]
br_ln18              (br               ) [ 001111111111111111111111111111111111111111111111111]
p_wr_resp            (writeresp        ) [ 000000000000000000000000000000000000000000000000000]
br_ln21              (br               ) [ 001111111111111111111111111111111111111111111111111]
j1_0                 (phi              ) [ 000000000000000000001000000000000000000000000000000]
zext_ln21            (zext             ) [ 000000000000000000000111111111111111111111111111111]
icmp_ln21            (icmp             ) [ 001111111111111111111111111111111111111111111111111]
empty_5              (speclooptripcount) [ 000000000000000000000000000000000000000000000000000]
j_1                  (add              ) [ 001111111111111111111111111111111111111111111111111]
br_ln21              (br               ) [ 000000000000000000000000000000000000000000000000000]
specloopname_ln21    (specloopname     ) [ 000000000000000000000000000000000000000000000000000]
tmp_5                (specregionbegin  ) [ 000000000000000000000111111111111111111111111111111]
add_ln23             (add              ) [ 000000000000000000000000000000000000000000000000000]
zext_ln23            (zext             ) [ 000000000000000000000000000000000000000000000000000]
add_ln23_3           (add              ) [ 000000000000000000000000000000000000000000000000000]
zext_ln23_1          (zext             ) [ 000000000000000000000000000000000000000000000000000]
func_bus_addr_1      (getelementptr    ) [ 000000000000000000000111111111111111111111111111111]
br_ln22              (br               ) [ 001111111111111111111111111111111111111111111111111]
empty_8              (specregionend    ) [ 000000000000000000000000000000000000000000000000000]
br_ln17              (br               ) [ 011111111111111111111111111111111111111111111111111]
k_0                  (phi              ) [ 000000000000000000000100000000000000000000000000000]
zext_ln22            (zext             ) [ 000000000000000000000000000000000000000000000000000]
icmp_ln22            (icmp             ) [ 001111111111111111111111111111111111111111111111111]
empty_6              (speclooptripcount) [ 000000000000000000000000000000000000000000000000000]
k                    (add              ) [ 001111111111111111111111111111111111111111111111111]
br_ln22              (br               ) [ 000000000000000000000000000000000000000000000000000]
add_ln23_1           (add              ) [ 000000000000000000000000000000000000000000000000000]
zext_ln23_2          (zext             ) [ 000000000000000000000000000000000000000000000000000]
add_ln23_4           (add              ) [ 000000000000000000000010000000000000000000000000000]
trunc_ln23           (trunc            ) [ 000000000000000000000000000000000000000000000000000]
shl_ln1              (bitconcatenate   ) [ 000000000000000000000000000000000000000000000000000]
add_ln23_2           (add              ) [ 000000000000000000000000000000000000000000000000000]
zext_ln23_4          (zext             ) [ 000000000000000000000000000000000000000000000000000]
add_ln23_5           (add              ) [ 000000000000000000000011111000000000000000000000000]
empty_7              (specregionend    ) [ 000000000000000000000000000000000000000000000000000]
br_ln21              (br               ) [ 001111111111111111111111111111111111111111111111111]
zext_ln23_3          (zext             ) [ 000000000000000000000000000000000000000000000000000]
func_bus_addr_2      (getelementptr    ) [ 000000000000000000000001111111000000000000000000000]
zext_ln23_5          (zext             ) [ 000000000000000000000000000000000000000000000000000]
func_bus_addr_3      (getelementptr    ) [ 000000000000000000000000000111111100000000000000000]
func_bus_load_1_req  (readreq          ) [ 000000000000000000000000000000000000000000000000000]
func_bus_addr_2_read (read             ) [ 000000000000000000000000000000111100000000000000000]
func_bus_load_2_req  (readreq          ) [ 000000000000000000000000000000000000000000000000000]
tmp_1                (fmul             ) [ 000000000000000000000000000000000011110000000000000]
func_bus_addr_3_read (read             ) [ 000000000000000000000000000000000011110000000000000]
func_bus_load_3_req  (readreq          ) [ 000000000000000000000000000000000000000000000000000]
tmp_2                (fmul             ) [ 000000000000000000000000000000000000001111111000000]
func_bus_addr_1_read (read             ) [ 000000000000000000000000000000000000001111111000000]
tmp_3                (fadd             ) [ 000000000000000000000000000000000000000000000100000]
func_bus_addr_2_req  (writereq         ) [ 000000000000000000000000000000000000000000000000000]
write_ln23           (write            ) [ 000000000000000000000000000000000000000000000000000]
specloopname_ln22    (specloopname     ) [ 000000000000000000000000000000000000000000000000000]
func_bus_addr_2_resp (writeresp        ) [ 000000000000000000000000000000000000000000000000000]
br_ln22              (br               ) [ 001111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="func_bus">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="func_bus"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="C">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="B">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="alpha">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alpha"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="beta">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="beta"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_gemm_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i11.i11"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.floatP"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="beta_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="beta_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="alpha_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="24"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="alpha_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="B_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="A_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="C_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_writeresp_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="0" index="2" bw="13" slack="0"/>
<pin id="124" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="p_rd_req/3 p_wr_req/9 p_wr_resp/10 "/>
</bind>
</comp>

<comp id="128" class="1004" name="func_bus_addr_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="7"/>
<pin id="131" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="func_bus_addr_read/10 "/>
</bind>
</comp>

<comp id="134" class="1004" name="write_ln19_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="12"/>
<pin id="137" dir="0" index="2" bw="32" slack="1"/>
<pin id="138" dir="0" index="3" bw="1" slack="0"/>
<pin id="139" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln19/15 "/>
</bind>
</comp>

<comp id="142" class="1004" name="grp_readreq_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="0" index="2" bw="1" slack="0"/>
<pin id="146" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="func_bus_load_1_req/22 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_readreq_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="0"/>
<pin id="152" dir="0" index="2" bw="1" slack="0"/>
<pin id="153" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="func_bus_load_2_req/26 "/>
</bind>
</comp>

<comp id="156" class="1004" name="func_bus_addr_2_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="7"/>
<pin id="159" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="func_bus_addr_2_read/29 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_writeresp_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="10"/>
<pin id="164" dir="0" index="2" bw="1" slack="0"/>
<pin id="165" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="func_bus_load_3_req/30 func_bus_addr_2_req/44 func_bus_addr_2_resp/46 "/>
</bind>
</comp>

<comp id="168" class="1004" name="func_bus_addr_3_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="7"/>
<pin id="171" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="func_bus_addr_3_read/33 "/>
</bind>
</comp>

<comp id="173" class="1004" name="func_bus_addr_1_read_read_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="17"/>
<pin id="176" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="func_bus_addr_1_read/37 "/>
</bind>
</comp>

<comp id="179" class="1004" name="write_ln23_write_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="0" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="25"/>
<pin id="182" dir="0" index="2" bw="32" slack="1"/>
<pin id="183" dir="0" index="3" bw="1" slack="0"/>
<pin id="184" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln23/45 "/>
</bind>
</comp>

<comp id="188" class="1005" name="i_0_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="12" slack="1"/>
<pin id="190" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="i_0_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="1"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="12" slack="0"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="199" class="1005" name="j_0_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="12" slack="1"/>
<pin id="201" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="j_0_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="1"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="12" slack="0"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/10 "/>
</bind>
</comp>

<comp id="210" class="1005" name="j1_0_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="12" slack="1"/>
<pin id="212" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="j1_0 (phireg) "/>
</bind>
</comp>

<comp id="214" class="1004" name="j1_0_phi_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="12" slack="0"/>
<pin id="216" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="1" slack="1"/>
<pin id="218" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j1_0/20 "/>
</bind>
</comp>

<comp id="221" class="1005" name="k_0_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="12" slack="1"/>
<pin id="223" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="k_0_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="1"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="12" slack="0"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/21 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="1"/>
<pin id="234" dir="0" index="1" bw="32" slack="1"/>
<pin id="235" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_3/38 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="1"/>
<pin id="238" dir="0" index="1" bw="32" slack="1"/>
<pin id="239" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp/11 tmp_1/30 tmp_2/34 "/>
</bind>
</comp>

<comp id="240" class="1005" name="reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="1"/>
<pin id="242" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp tmp_1 tmp_2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_6_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="30" slack="0"/>
<pin id="249" dir="0" index="1" bw="32" slack="0"/>
<pin id="250" dir="0" index="2" bw="3" slack="0"/>
<pin id="251" dir="0" index="3" bw="6" slack="0"/>
<pin id="252" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="p_cast10_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="30" slack="0"/>
<pin id="259" dir="1" index="1" bw="31" slack="15"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast10/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_7_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="30" slack="0"/>
<pin id="263" dir="0" index="1" bw="32" slack="0"/>
<pin id="264" dir="0" index="2" bw="3" slack="0"/>
<pin id="265" dir="0" index="3" bw="6" slack="0"/>
<pin id="266" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="p_cast9_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="30" slack="0"/>
<pin id="273" dir="1" index="1" bw="31" slack="15"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast9/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_8_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="30" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="0"/>
<pin id="278" dir="0" index="2" bw="3" slack="0"/>
<pin id="279" dir="0" index="3" bw="6" slack="0"/>
<pin id="280" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="p_cast_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="30" slack="0"/>
<pin id="287" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="icmp_ln17_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="12" slack="0"/>
<pin id="291" dir="0" index="1" bw="12" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="i_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="12" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="trunc_ln19_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="12" slack="0"/>
<pin id="303" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln19/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="shl_ln_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="22" slack="0"/>
<pin id="307" dir="0" index="1" bw="11" slack="0"/>
<pin id="308" dir="0" index="2" bw="1" slack="0"/>
<pin id="309" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="zext_ln19_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="22" slack="0"/>
<pin id="315" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="add_ln19_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="30" slack="1"/>
<pin id="319" dir="0" index="1" bw="22" slack="0"/>
<pin id="320" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="zext_ln19_1_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="31" slack="1"/>
<pin id="324" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_1/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="func_bus_addr_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="0"/>
<pin id="327" dir="0" index="1" bw="32" slack="0"/>
<pin id="328" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="func_bus_addr/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="icmp_ln18_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="12" slack="0"/>
<pin id="334" dir="0" index="1" bw="12" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/10 "/>
</bind>
</comp>

<comp id="338" class="1004" name="j_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="12" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/10 "/>
</bind>
</comp>

<comp id="344" class="1004" name="zext_ln21_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="12" slack="0"/>
<pin id="346" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/20 "/>
</bind>
</comp>

<comp id="348" class="1004" name="icmp_ln21_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="12" slack="0"/>
<pin id="350" dir="0" index="1" bw="12" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/20 "/>
</bind>
</comp>

<comp id="354" class="1004" name="j_1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="12" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/20 "/>
</bind>
</comp>

<comp id="360" class="1004" name="add_ln23_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="12" slack="0"/>
<pin id="362" dir="0" index="1" bw="22" slack="13"/>
<pin id="363" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/20 "/>
</bind>
</comp>

<comp id="365" class="1004" name="zext_ln23_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="22" slack="0"/>
<pin id="367" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/20 "/>
</bind>
</comp>

<comp id="369" class="1004" name="add_ln23_3_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="22" slack="0"/>
<pin id="371" dir="0" index="1" bw="30" slack="14"/>
<pin id="372" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_3/20 "/>
</bind>
</comp>

<comp id="374" class="1004" name="zext_ln23_1_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="31" slack="0"/>
<pin id="376" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_1/20 "/>
</bind>
</comp>

<comp id="378" class="1004" name="func_bus_addr_1_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="0"/>
<pin id="381" dir="1" index="2" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="func_bus_addr_1/20 "/>
</bind>
</comp>

<comp id="384" class="1004" name="zext_ln22_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="12" slack="0"/>
<pin id="386" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/21 "/>
</bind>
</comp>

<comp id="388" class="1004" name="icmp_ln22_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="12" slack="0"/>
<pin id="390" dir="0" index="1" bw="12" slack="0"/>
<pin id="391" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/21 "/>
</bind>
</comp>

<comp id="394" class="1004" name="k_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="12" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/21 "/>
</bind>
</comp>

<comp id="400" class="1004" name="add_ln23_1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="22" slack="14"/>
<pin id="402" dir="0" index="1" bw="12" slack="0"/>
<pin id="403" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_1/21 "/>
</bind>
</comp>

<comp id="405" class="1004" name="zext_ln23_2_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="22" slack="0"/>
<pin id="407" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_2/21 "/>
</bind>
</comp>

<comp id="409" class="1004" name="add_ln23_4_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="30" slack="15"/>
<pin id="411" dir="0" index="1" bw="22" slack="0"/>
<pin id="412" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_4/21 "/>
</bind>
</comp>

<comp id="414" class="1004" name="trunc_ln23_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="12" slack="0"/>
<pin id="416" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/21 "/>
</bind>
</comp>

<comp id="418" class="1004" name="shl_ln1_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="22" slack="0"/>
<pin id="420" dir="0" index="1" bw="11" slack="0"/>
<pin id="421" dir="0" index="2" bw="1" slack="0"/>
<pin id="422" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/21 "/>
</bind>
</comp>

<comp id="426" class="1004" name="add_ln23_2_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="12" slack="1"/>
<pin id="428" dir="0" index="1" bw="22" slack="0"/>
<pin id="429" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_2/21 "/>
</bind>
</comp>

<comp id="431" class="1004" name="zext_ln23_4_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="22" slack="0"/>
<pin id="433" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_4/21 "/>
</bind>
</comp>

<comp id="435" class="1004" name="add_ln23_5_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="30" slack="15"/>
<pin id="437" dir="0" index="1" bw="22" slack="0"/>
<pin id="438" dir="1" index="2" bw="31" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23_5/21 "/>
</bind>
</comp>

<comp id="440" class="1004" name="zext_ln23_3_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="31" slack="1"/>
<pin id="442" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_3/22 "/>
</bind>
</comp>

<comp id="443" class="1004" name="func_bus_addr_2_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="0"/>
<pin id="445" dir="0" index="1" bw="32" slack="0"/>
<pin id="446" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="func_bus_addr_2/22 "/>
</bind>
</comp>

<comp id="450" class="1004" name="zext_ln23_5_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="31" slack="5"/>
<pin id="452" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23_5/26 "/>
</bind>
</comp>

<comp id="453" class="1004" name="func_bus_addr_3_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="0"/>
<pin id="455" dir="0" index="1" bw="32" slack="0"/>
<pin id="456" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="func_bus_addr_3/26 "/>
</bind>
</comp>

<comp id="460" class="1005" name="beta_read_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="10"/>
<pin id="462" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="beta_read "/>
</bind>
</comp>

<comp id="465" class="1005" name="alpha_read_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="24"/>
<pin id="467" dir="1" index="1" bw="32" slack="24"/>
</pin_list>
<bind>
<opset="alpha_read "/>
</bind>
</comp>

<comp id="470" class="1005" name="p_cast10_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="31" slack="15"/>
<pin id="472" dir="1" index="1" bw="31" slack="15"/>
</pin_list>
<bind>
<opset="p_cast10 "/>
</bind>
</comp>

<comp id="475" class="1005" name="p_cast9_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="31" slack="15"/>
<pin id="477" dir="1" index="1" bw="31" slack="15"/>
</pin_list>
<bind>
<opset="p_cast9 "/>
</bind>
</comp>

<comp id="480" class="1005" name="p_cast_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="31" slack="1"/>
<pin id="482" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_cast "/>
</bind>
</comp>

<comp id="489" class="1005" name="i_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="12" slack="0"/>
<pin id="491" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="494" class="1005" name="shl_ln_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="22" slack="13"/>
<pin id="496" dir="1" index="1" bw="22" slack="13"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="500" class="1005" name="add_ln19_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="31" slack="1"/>
<pin id="502" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="add_ln19 "/>
</bind>
</comp>

<comp id="505" class="1005" name="func_bus_addr_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="1"/>
<pin id="507" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="func_bus_addr "/>
</bind>
</comp>

<comp id="515" class="1005" name="j_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="12" slack="0"/>
<pin id="517" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="520" class="1005" name="func_bus_addr_read_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="1"/>
<pin id="522" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="func_bus_addr_read "/>
</bind>
</comp>

<comp id="525" class="1005" name="zext_ln21_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="22" slack="1"/>
<pin id="527" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln21 "/>
</bind>
</comp>

<comp id="533" class="1005" name="j_1_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="12" slack="0"/>
<pin id="535" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="538" class="1005" name="func_bus_addr_1_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="10"/>
<pin id="540" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="func_bus_addr_1 "/>
</bind>
</comp>

<comp id="548" class="1005" name="k_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="12" slack="0"/>
<pin id="550" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="553" class="1005" name="add_ln23_4_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="31" slack="1"/>
<pin id="555" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="add_ln23_4 "/>
</bind>
</comp>

<comp id="558" class="1005" name="add_ln23_5_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="31" slack="5"/>
<pin id="560" dir="1" index="1" bw="31" slack="5"/>
</pin_list>
<bind>
<opset="add_ln23_5 "/>
</bind>
</comp>

<comp id="563" class="1005" name="func_bus_addr_2_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="32" slack="1"/>
<pin id="565" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="func_bus_addr_2 "/>
</bind>
</comp>

<comp id="569" class="1005" name="func_bus_addr_3_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="1"/>
<pin id="571" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="func_bus_addr_3 "/>
</bind>
</comp>

<comp id="575" class="1005" name="func_bus_addr_2_read_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="1"/>
<pin id="577" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="func_bus_addr_2_read "/>
</bind>
</comp>

<comp id="580" class="1005" name="func_bus_addr_3_read_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="1"/>
<pin id="582" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="func_bus_addr_3_read "/>
</bind>
</comp>

<comp id="585" class="1005" name="func_bus_addr_1_read_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="1"/>
<pin id="587" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="func_bus_addr_1_read "/>
</bind>
</comp>

<comp id="590" class="1005" name="tmp_3_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="1"/>
<pin id="592" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="94"><net_src comp="12" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="12" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="14" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="14" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="14" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="60" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="62" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="127"><net_src comp="70" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="132"><net_src comp="72" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="74" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="140"><net_src comp="78" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="80" pin="0"/><net_sink comp="134" pin=3"/></net>

<net id="147"><net_src comp="60" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="86" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="154"><net_src comp="60" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="86" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="160"><net_src comp="72" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="60" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="86" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="172"><net_src comp="72" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="72" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="70" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="185"><net_src comp="78" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="80" pin="0"/><net_sink comp="179" pin=3"/></net>

<net id="187"><net_src comp="74" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="191"><net_src comp="46" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="188" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="46" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="199" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="46" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="210" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="224"><net_src comp="46" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="221" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="243"><net_src comp="236" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="245"><net_src comp="240" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="240" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="253"><net_src comp="16" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="102" pin="2"/><net_sink comp="247" pin=1"/></net>

<net id="255"><net_src comp="18" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="256"><net_src comp="20" pin="0"/><net_sink comp="247" pin=3"/></net>

<net id="260"><net_src comp="247" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="267"><net_src comp="16" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="108" pin="2"/><net_sink comp="261" pin=1"/></net>

<net id="269"><net_src comp="18" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="270"><net_src comp="20" pin="0"/><net_sink comp="261" pin=3"/></net>

<net id="274"><net_src comp="261" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="281"><net_src comp="16" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="114" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="283"><net_src comp="18" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="284"><net_src comp="20" pin="0"/><net_sink comp="275" pin=3"/></net>

<net id="288"><net_src comp="275" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="293"><net_src comp="192" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="48" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="192" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="54" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="304"><net_src comp="192" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="310"><net_src comp="56" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="301" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="312"><net_src comp="58" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="316"><net_src comp="305" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="321"><net_src comp="313" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="329"><net_src comp="0" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="322" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="331"><net_src comp="325" pin="2"/><net_sink comp="120" pin=1"/></net>

<net id="336"><net_src comp="203" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="48" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="203" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="54" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="347"><net_src comp="214" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="214" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="48" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="214" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="54" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="344" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="368"><net_src comp="360" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="373"><net_src comp="365" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="377"><net_src comp="369" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="0" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="374" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="387"><net_src comp="225" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="392"><net_src comp="225" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="48" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="225" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="54" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="384" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="408"><net_src comp="400" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="413"><net_src comp="405" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="417"><net_src comp="225" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="423"><net_src comp="56" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="414" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="425"><net_src comp="58" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="430"><net_src comp="418" pin="3"/><net_sink comp="426" pin=1"/></net>

<net id="434"><net_src comp="426" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="439"><net_src comp="431" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="447"><net_src comp="0" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="440" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="449"><net_src comp="443" pin="2"/><net_sink comp="142" pin=1"/></net>

<net id="457"><net_src comp="0" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="450" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="459"><net_src comp="453" pin="2"/><net_sink comp="149" pin=1"/></net>

<net id="463"><net_src comp="90" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="468"><net_src comp="96" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="473"><net_src comp="257" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="478"><net_src comp="271" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="483"><net_src comp="285" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="485"><net_src comp="480" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="492"><net_src comp="295" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="497"><net_src comp="305" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="499"><net_src comp="494" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="503"><net_src comp="317" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="508"><net_src comp="325" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="510"><net_src comp="505" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="511"><net_src comp="505" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="518"><net_src comp="338" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="523"><net_src comp="128" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="528"><net_src comp="344" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="536"><net_src comp="354" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="541"><net_src comp="378" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="543"><net_src comp="538" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="544"><net_src comp="538" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="551"><net_src comp="394" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="556"><net_src comp="409" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="561"><net_src comp="435" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="566"><net_src comp="443" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="568"><net_src comp="563" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="572"><net_src comp="453" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="574"><net_src comp="569" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="578"><net_src comp="156" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="583"><net_src comp="168" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="588"><net_src comp="173" pin="2"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="593"><net_src comp="232" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="179" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: func_bus | {9 10 15 16 17 18 19 44 45 46 47 48 49 50 }
 - Input state : 
	Port: kernel_gemm : func_bus | {3 4 5 6 7 8 9 10 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 }
	Port: kernel_gemm : C | {1 }
	Port: kernel_gemm : A | {1 }
	Port: kernel_gemm : B | {1 }
	Port: kernel_gemm : alpha | {1 }
	Port: kernel_gemm : beta | {1 }
  - Chain level:
	State 1
		p_cast10 : 1
		p_cast9 : 1
		p_cast : 1
	State 2
		icmp_ln17 : 1
		i : 1
		br_ln17 : 2
		trunc_ln19 : 1
		shl_ln : 2
		zext_ln19 : 3
		add_ln19 : 4
	State 3
		func_bus_addr : 1
		p_rd_req : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		icmp_ln18 : 1
		j : 1
		br_ln18 : 2
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		zext_ln21 : 1
		icmp_ln21 : 1
		j_1 : 1
		br_ln21 : 2
		add_ln23 : 2
		zext_ln23 : 3
		add_ln23_3 : 4
		zext_ln23_1 : 5
		func_bus_addr_1 : 6
	State 21
		zext_ln22 : 1
		icmp_ln22 : 1
		k : 1
		br_ln22 : 2
		add_ln23_1 : 2
		zext_ln23_2 : 3
		add_ln23_4 : 4
		trunc_ln23 : 1
		shl_ln1 : 2
		add_ln23_2 : 3
		zext_ln23_4 : 4
		add_ln23_5 : 5
	State 22
		func_bus_addr_2 : 1
		func_bus_load_1_req : 2
	State 23
	State 24
	State 25
	State 26
		func_bus_addr_3 : 1
		func_bus_load_2_req : 2
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|   fadd   |            grp_fu_232            |    2    |   318   |   198   |
|----------|----------------------------------|---------|---------|---------|
|          |             i_fu_295             |    0    |    0    |    19   |
|          |          add_ln19_fu_317         |    0    |    0    |    37   |
|          |             j_fu_338             |    0    |    0    |    19   |
|          |            j_1_fu_354            |    0    |    0    |    19   |
|          |          add_ln23_fu_360         |    0    |    0    |    29   |
|    add   |         add_ln23_3_fu_369        |    0    |    0    |    37   |
|          |             k_fu_394             |    0    |    0    |    19   |
|          |         add_ln23_1_fu_400        |    0    |    0    |    29   |
|          |         add_ln23_4_fu_409        |    0    |    0    |    37   |
|          |         add_ln23_2_fu_426        |    0    |    0    |    29   |
|          |         add_ln23_5_fu_435        |    0    |    0    |    37   |
|----------|----------------------------------|---------|---------|---------|
|   fmul   |            grp_fu_236            |    3    |   143   |    78   |
|----------|----------------------------------|---------|---------|---------|
|          |         icmp_ln17_fu_289         |    0    |    0    |    13   |
|   icmp   |         icmp_ln18_fu_332         |    0    |    0    |    13   |
|          |         icmp_ln21_fu_348         |    0    |    0    |    13   |
|          |         icmp_ln22_fu_388         |    0    |    0    |    13   |
|----------|----------------------------------|---------|---------|---------|
|          |       beta_read_read_fu_90       |    0    |    0    |    0    |
|          |       alpha_read_read_fu_96      |    0    |    0    |    0    |
|          |        B_read_read_fu_102        |    0    |    0    |    0    |
|          |        A_read_read_fu_108        |    0    |    0    |    0    |
|   read   |        C_read_read_fu_114        |    0    |    0    |    0    |
|          |  func_bus_addr_read_read_fu_128  |    0    |    0    |    0    |
|          | func_bus_addr_2_read_read_fu_156 |    0    |    0    |    0    |
|          | func_bus_addr_3_read_read_fu_168 |    0    |    0    |    0    |
|          | func_bus_addr_1_read_read_fu_173 |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
| writeresp|       grp_writeresp_fu_120       |    0    |    0    |    0    |
|          |       grp_writeresp_fu_161       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   write  |      write_ln19_write_fu_134     |    0    |    0    |    0    |
|          |      write_ln23_write_fu_179     |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|  readreq |        grp_readreq_fu_142        |    0    |    0    |    0    |
|          |        grp_readreq_fu_149        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           tmp_6_fu_247           |    0    |    0    |    0    |
|partselect|           tmp_7_fu_261           |    0    |    0    |    0    |
|          |           tmp_8_fu_275           |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |          p_cast10_fu_257         |    0    |    0    |    0    |
|          |          p_cast9_fu_271          |    0    |    0    |    0    |
|          |           p_cast_fu_285          |    0    |    0    |    0    |
|          |         zext_ln19_fu_313         |    0    |    0    |    0    |
|          |        zext_ln19_1_fu_322        |    0    |    0    |    0    |
|          |         zext_ln21_fu_344         |    0    |    0    |    0    |
|   zext   |         zext_ln23_fu_365         |    0    |    0    |    0    |
|          |        zext_ln23_1_fu_374        |    0    |    0    |    0    |
|          |         zext_ln22_fu_384         |    0    |    0    |    0    |
|          |        zext_ln23_2_fu_405        |    0    |    0    |    0    |
|          |        zext_ln23_4_fu_431        |    0    |    0    |    0    |
|          |        zext_ln23_3_fu_440        |    0    |    0    |    0    |
|          |        zext_ln23_5_fu_450        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   trunc  |         trunc_ln19_fu_301        |    0    |    0    |    0    |
|          |         trunc_ln23_fu_414        |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|bitconcatenate|           shl_ln_fu_305          |    0    |    0    |    0    |
|          |          shl_ln1_fu_418          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    5    |   461   |   639   |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|      add_ln19_reg_500      |   31   |
|     add_ln23_4_reg_553     |   31   |
|     add_ln23_5_reg_558     |   31   |
|     alpha_read_reg_465     |   32   |
|      beta_read_reg_460     |   32   |
|func_bus_addr_1_read_reg_585|   32   |
|   func_bus_addr_1_reg_538  |   32   |
|func_bus_addr_2_read_reg_575|   32   |
|   func_bus_addr_2_reg_563  |   32   |
|func_bus_addr_3_read_reg_580|   32   |
|   func_bus_addr_3_reg_569  |   32   |
| func_bus_addr_read_reg_520 |   32   |
|    func_bus_addr_reg_505   |   32   |
|         i_0_reg_188        |   12   |
|          i_reg_489         |   12   |
|        j1_0_reg_210        |   12   |
|         j_0_reg_199        |   12   |
|         j_1_reg_533        |   12   |
|          j_reg_515         |   12   |
|         k_0_reg_221        |   12   |
|          k_reg_548         |   12   |
|      p_cast10_reg_470      |   31   |
|       p_cast9_reg_475      |   31   |
|       p_cast_reg_480       |   31   |
|           reg_240          |   32   |
|       shl_ln_reg_494       |   22   |
|        tmp_3_reg_590       |   32   |
|      zext_ln21_reg_525     |   22   |
+----------------------------+--------+
|            Total           |   710  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_120 |  p0  |   3  |   1  |    3   |
| grp_writeresp_fu_120 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_readreq_fu_142  |  p1  |   2  |  32  |   64   ||    9    |
|  grp_readreq_fu_149  |  p1  |   2  |  32  |   64   ||    9    |
| grp_writeresp_fu_161 |  p0  |   3  |   1  |    3   |
|      grp_fu_236      |  p0  |   3  |  32  |   96   ||    15   |
|      grp_fu_236      |  p1  |   3  |  32  |   96   ||    15   |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   390  ||  4.278  ||    57   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   461  |   639  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   57   |
|  Register |    -   |    -   |   710  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    4   |  1171  |   696  |
+-----------+--------+--------+--------+--------+
