# DigitalLogicFinalProject
Digital Logic Lecture Final Project in the first term of year 2020-21

## Content
Handwritting number distinguishing with DNN by Nexys 4 DDR in Verilog HDL.

## Data Addr

block memory (128 * bit)b * 1165

0x000 Layer1 w0 0

0x001 Layer1 w0 1

0x002 Layer1 w0 2

0x003 Layer1 w0 3

0x004 Layer1 w0 4

0x005 Layer1 w0 5

0x006 Layer1 w0 6

0x007 Layer1 w0 7

...

0x3FF Layer1 w127 7

0x400 Layer1 b

0x401 Layer2 w0

...

0x480 Layer2 w127

0x481 Layer2 b

0x482 Layer3 w0

...

0x48b Layer3 w9

0x48c Layer3 b
