

================================================================
== Vitis HLS Report for 'needwun'
================================================================
* Date:           Sat Oct  4 21:45:14 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.199 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                      |                           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |               Instance               |           Module          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_needwun_Pipeline_init_row_fu_123  |needwun_Pipeline_init_row  |      131|      131|  1.310 us|  1.310 us|  131|  131|       no|
        |grp_needwun_Pipeline_init_col_fu_129  |needwun_Pipeline_init_col  |      348|      348|  3.480 us|  3.480 us|  348|  348|       no|
        |grp_needwun_Pipeline_trace_fu_137     |needwun_Pipeline_trace     |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_needwun_Pipeline_fill_in_fu_154   |needwun_Pipeline_fill_in   |      676|      676|  6.760 us|  6.760 us|  676|  676|       no|
        |grp_needwun_Pipeline_fill_in1_fu_173  |needwun_Pipeline_fill_in1  |      677|      677|  6.770 us|  6.770 us|  677|  677|       no|
        |grp_needwun_Pipeline_pad_a_fu_192     |needwun_Pipeline_pad_a     |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_needwun_Pipeline_pad_b_fu_199     |needwun_Pipeline_pad_b     |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +--------------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- fill_out  |    86912|    86912|      1358|          -|          -|    64|        no|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     115|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    40|   33404|   33004|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     572|    -|
|Register         |        -|     -|     135|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    40|   33539|   33691|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2060|  2800|  607200|  303600|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     1|       5|      11|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+---------------------------+---------+----+-------+-------+-----+
    |               Instance               |           Module          | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +--------------------------------------+---------------------------+---------+----+-------+-------+-----+
    |grp_needwun_Pipeline_fill_in_fu_154   |needwun_Pipeline_fill_in   |        0|  11|   4837|   5920|    0|
    |grp_needwun_Pipeline_fill_in1_fu_173  |needwun_Pipeline_fill_in1  |        0|  11|   5927|   6751|    0|
    |grp_needwun_Pipeline_init_col_fu_129  |needwun_Pipeline_init_col  |        0|  14|  19890|  17309|    0|
    |grp_needwun_Pipeline_init_row_fu_123  |needwun_Pipeline_init_row  |        0|   0|     27|     79|    0|
    |grp_needwun_Pipeline_pad_a_fu_192     |needwun_Pipeline_pad_a     |        0|   0|     34|    111|    0|
    |grp_needwun_Pipeline_pad_b_fu_199     |needwun_Pipeline_pad_b     |        0|   0|     34|    111|    0|
    |grp_needwun_Pipeline_trace_fu_137     |needwun_Pipeline_trace     |        0|   4|   2655|   2723|    0|
    +--------------------------------------+---------------------------+---------+----+-------+-------+-----+
    |Total                                 |                           |        0|  40|  33404|  33004|    0|
    +--------------------------------------+---------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln30_fu_241_p2                |         +|   0|  0|  15|           8|           2|
    |empty_31_fu_258_p2                |         +|   0|  0|  14|           7|           2|
    |empty_32_fu_296_p2                |         +|   0|  0|  22|          15|          15|
    |empty_33_fu_307_p2                |         +|   0|  0|  22|          15|           8|
    |p_cast8_fu_230_p2                 |         +|   0|  0|  14|           6|           2|
    |icmp_ln30_fu_220_p2               |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln85_fu_328_p2               |      icmp|   0|  0|  15|          24|           1|
    |ap_block_state12_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 115|          84|          39|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |M_0_address0       |  21|          5|   13|         65|
    |M_0_address1       |  17|          4|   13|         52|
    |M_0_ce0            |  21|          5|    1|          5|
    |M_0_ce1            |  17|          4|    1|          4|
    |M_0_d0             |  21|          5|   64|        320|
    |M_0_we0            |  21|          5|    1|          5|
    |M_1_address0       |  17|          4|   13|         52|
    |M_1_address1       |  13|          3|   13|         39|
    |M_1_ce0            |  17|          4|    1|          4|
    |M_1_ce1            |  13|          3|    1|          3|
    |M_1_d0             |  17|          4|   64|        256|
    |M_1_we0            |  17|          4|    1|          4|
    |SEQA_0_address0    |  17|          4|    5|         20|
    |SEQA_0_ce0         |  17|          4|    1|          4|
    |SEQA_1_address0    |  17|          4|    5|         20|
    |SEQA_1_ce0         |  17|          4|    1|          4|
    |SEQB_address0      |  17|          4|    6|         24|
    |SEQB_ce0           |  13|          3|    1|          3|
    |alignedA_address0  |  13|          3|    8|         24|
    |alignedA_ce0       |  13|          3|    1|          3|
    |alignedA_ce1       |   9|          2|    1|          2|
    |alignedA_d0        |  13|          3|    8|         24|
    |alignedA_we0       |  13|          3|    1|          3|
    |alignedA_we1       |   9|          2|    1|          2|
    |alignedB_address0  |  13|          3|    8|         24|
    |alignedB_ce0       |  13|          3|    1|          3|
    |alignedB_ce1       |   9|          2|    1|          2|
    |alignedB_d0        |  13|          3|    8|         24|
    |alignedB_we0       |  13|          3|    1|          3|
    |alignedB_we1       |   9|          2|    1|          2|
    |ap_NS_fsm          |  53|         13|    1|         13|
    |b_idx_fu_94        |   9|          2|    8|         16|
    |ptr_address0       |  17|          4|   14|         56|
    |ptr_ce0            |  17|          4|    1|          4|
    |ptr_d0             |  13|          3|   16|         48|
    |ptr_we0            |  13|          3|    1|          3|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 572|        134|  286|       1140|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+----+----+-----+-----------+
    |                        Name                       | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                          |  12|   0|   12|          0|
    |b_idx_4_reg_347                                    |   8|   0|    8|          0|
    |b_idx_fu_94                                        |   8|   0|    8|          0|
    |b_str_idx_loc_fu_98                                |  32|   0|   32|          0|
    |empty_32_reg_379                                   |  15|   0|   15|          0|
    |empty_33_reg_391                                   |  15|   0|   15|          0|
    |grp_needwun_Pipeline_fill_in1_fu_173_ap_start_reg  |   1|   0|    1|          0|
    |grp_needwun_Pipeline_fill_in_fu_154_ap_start_reg   |   1|   0|    1|          0|
    |grp_needwun_Pipeline_init_col_fu_129_ap_start_reg  |   1|   0|    1|          0|
    |grp_needwun_Pipeline_init_row_fu_123_ap_start_reg  |   1|   0|    1|          0|
    |grp_needwun_Pipeline_pad_a_fu_192_ap_start_reg     |   1|   0|    1|          0|
    |grp_needwun_Pipeline_pad_b_fu_199_ap_start_reg     |   1|   0|    1|          0|
    |grp_needwun_Pipeline_trace_fu_137_ap_start_reg     |   1|   0|    1|          0|
    |icmp_ln85_reg_399                                  |   1|   0|    1|          0|
    |reg_206                                            |  16|   0|   16|          0|
    |tmp_21_reg_374                                     |  14|   0|   14|          0|
    |tmp_s_reg_368                                      |   1|   0|    4|          3|
    |trunc_ln30_1_reg_358                               |   6|   0|    6|          0|
    +---------------------------------------------------+----+----+-----+-----------+
    |Total                                              | 135|   0|  138|          3|
    +---------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|       needwun|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|       needwun|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|       needwun|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|       needwun|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|       needwun|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|       needwun|  return value|
|SEQA_0_address0    |  out|    5|   ap_memory|        SEQA_0|         array|
|SEQA_0_ce0         |  out|    1|   ap_memory|        SEQA_0|         array|
|SEQA_0_q0          |   in|   16|   ap_memory|        SEQA_0|         array|
|SEQA_1_address0    |  out|    5|   ap_memory|        SEQA_1|         array|
|SEQA_1_ce0         |  out|    1|   ap_memory|        SEQA_1|         array|
|SEQA_1_q0          |   in|   16|   ap_memory|        SEQA_1|         array|
|SEQB_address0      |  out|    6|   ap_memory|          SEQB|         array|
|SEQB_ce0           |  out|    1|   ap_memory|          SEQB|         array|
|SEQB_q0            |   in|   16|   ap_memory|          SEQB|         array|
|alignedA_address0  |  out|    8|   ap_memory|      alignedA|         array|
|alignedA_ce0       |  out|    1|   ap_memory|      alignedA|         array|
|alignedA_we0       |  out|    1|   ap_memory|      alignedA|         array|
|alignedA_d0        |  out|    8|   ap_memory|      alignedA|         array|
|alignedA_address1  |  out|    8|   ap_memory|      alignedA|         array|
|alignedA_ce1       |  out|    1|   ap_memory|      alignedA|         array|
|alignedA_we1       |  out|    1|   ap_memory|      alignedA|         array|
|alignedA_d1        |  out|    8|   ap_memory|      alignedA|         array|
|alignedB_address0  |  out|    8|   ap_memory|      alignedB|         array|
|alignedB_ce0       |  out|    1|   ap_memory|      alignedB|         array|
|alignedB_we0       |  out|    1|   ap_memory|      alignedB|         array|
|alignedB_d0        |  out|    8|   ap_memory|      alignedB|         array|
|alignedB_address1  |  out|    8|   ap_memory|      alignedB|         array|
|alignedB_ce1       |  out|    1|   ap_memory|      alignedB|         array|
|alignedB_we1       |  out|    1|   ap_memory|      alignedB|         array|
|alignedB_d1        |  out|    8|   ap_memory|      alignedB|         array|
|M_0_address0       |  out|   13|   ap_memory|           M_0|         array|
|M_0_ce0            |  out|    1|   ap_memory|           M_0|         array|
|M_0_we0            |  out|    1|   ap_memory|           M_0|         array|
|M_0_d0             |  out|   64|   ap_memory|           M_0|         array|
|M_0_q0             |   in|   64|   ap_memory|           M_0|         array|
|M_0_address1       |  out|   13|   ap_memory|           M_0|         array|
|M_0_ce1            |  out|    1|   ap_memory|           M_0|         array|
|M_0_q1             |   in|   64|   ap_memory|           M_0|         array|
|M_1_address0       |  out|   13|   ap_memory|           M_1|         array|
|M_1_ce0            |  out|    1|   ap_memory|           M_1|         array|
|M_1_we0            |  out|    1|   ap_memory|           M_1|         array|
|M_1_d0             |  out|   64|   ap_memory|           M_1|         array|
|M_1_q0             |   in|   64|   ap_memory|           M_1|         array|
|M_1_address1       |  out|   13|   ap_memory|           M_1|         array|
|M_1_ce1            |  out|    1|   ap_memory|           M_1|         array|
|M_1_q1             |   in|   64|   ap_memory|           M_1|         array|
|ptr_address0       |  out|   14|   ap_memory|           ptr|         array|
|ptr_ce0            |  out|    1|   ap_memory|           ptr|         array|
|ptr_we0            |  out|    1|   ap_memory|           ptr|         array|
|ptr_d0             |  out|   16|   ap_memory|           ptr|         array|
|ptr_q0             |   in|   16|   ap_memory|           ptr|         array|
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 10 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 5 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.84>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%b_idx = alloca i32 1"   --->   Operation 13 'alloca' 'b_idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%b_str_idx_loc = alloca i64 1"   --->   Operation 14 'alloca' 'b_str_idx_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (0.00ns)   --->   "%call_ln0 = call void @needwun_Pipeline_init_row, i64 %M_0"   --->   Operation 15 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 16 [1/1] (0.84ns)   --->   "%store_ln30 = store i8 1, i8 %b_idx" [nw.c:30]   --->   Operation 16 'store' 'store_ln30' <Predicate = true> <Delay = 0.84>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 17 [1/2] (0.00ns)   --->   "%call_ln0 = call void @needwun_Pipeline_init_row, i64 %M_0"   --->   Operation 17 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 18 [2/2] (0.00ns)   --->   "%call_ln0 = call void @needwun_Pipeline_init_col, i64 %M_0, i64 %M_1"   --->   Operation 18 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_14"   --->   Operation 19 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SEQA_0, void @empty_12, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %SEQA_0"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SEQA_1, void @empty_12, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %SEQA_1"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %SEQB, void @empty_12, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %SEQB"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %alignedA, void @empty_12, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %alignedA"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %alignedB, void @empty_12, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %alignedB"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %M_0, void @empty_12, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %M_0"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %M_1, void @empty_12, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %M_1"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %ptr, void @empty_12, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %ptr"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/2] (0.00ns)   --->   "%call_ln0 = call void @needwun_Pipeline_init_col, i64 %M_0, i64 %M_1"   --->   Operation 36 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln30 = br void %fill_in" [nw.c:30]   --->   Operation 37 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.45>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%b_idx_4 = load i8 %b_idx"   --->   Operation 38 'load' 'b_idx_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.86ns)   --->   "%icmp_ln30 = icmp_ult  i8 %b_idx_4, i8 129" [nw.c:30]   --->   Operation 39 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 40 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %while.cond.preheader, void %fill_in.split" [nw.c:30]   --->   Operation 41 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln30_1 = trunc i8 %b_idx_4" [nw.c:30]   --->   Operation 42 'trunc' 'trunc_ln30_1' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (1.18ns)   --->   "%p_cast8 = add i6 %trunc_ln30_1, i6 63" [nw.c:30]   --->   Operation 43 'add' 'p_cast8' <Predicate = (icmp_ln30)> <Delay = 1.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%p_cast22 = zext i6 %p_cast8" [nw.c:30]   --->   Operation 44 'zext' 'p_cast22' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%SEQB_addr = getelementptr i16 %SEQB, i64 0, i64 %p_cast22" [nw.c:32]   --->   Operation 45 'getelementptr' 'SEQB_addr' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_5 : Operation 46 [2/2] (2.26ns)   --->   "%SEQB_load = load i6 %SEQB_addr" [nw.c:32]   --->   Operation 46 'load' 'SEQB_load' <Predicate = (icmp_ln30)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_5 : Operation 47 [1/1] (1.35ns)   --->   "%add_ln30 = add i8 %b_idx_4, i8 2" [nw.c:30]   --->   Operation 47 'add' 'add_ln30' <Predicate = (icmp_ln30)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.84ns)   --->   "%store_ln30 = store i8 %add_ln30, i8 %b_idx" [nw.c:30]   --->   Operation 48 'store' 'store_ln30' <Predicate = (icmp_ln30)> <Delay = 0.84>
ST_5 : Operation 49 [2/2] (0.00ns)   --->   "%call_ln0 = call void @needwun_Pipeline_trace, i16 %SEQA_0, i16 %SEQA_1, i16 %SEQB, i16 %ptr, i8 %alignedA, i8 %alignedB, i32 %b_str_idx_loc"   --->   Operation 49 'call' 'call_ln0' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 5.45>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i8 %b_idx_4" [nw.c:30]   --->   Operation 50 'trunc' 'trunc_ln30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i8 %b_idx_4" [nw.c:30]   --->   Operation 51 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (1.27ns)   --->   "%empty_31 = add i7 %trunc_ln30, i7 127" [nw.c:30]   --->   Operation 52 'add' 'empty_31' <Predicate = true> <Delay = 1.27> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %b_idx_4, i32 6"   --->   Operation 53 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %tmp, i3 0"   --->   Operation 54 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_21 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %empty_31, i7 %empty_31" [nw.c:30]   --->   Operation 55 'bitconcatenate' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %b_idx_4, i7 0"   --->   Operation 56 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (1.31ns)   --->   "%empty_32 = add i15 %p_shl3, i15 %zext_ln30" [nw.c:30]   --->   Operation 57 'add' 'empty_32' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/2] (2.26ns)   --->   "%SEQB_load = load i6 %SEQB_addr" [nw.c:32]   --->   Operation 58 'load' 'SEQB_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_6 : Operation 59 [2/2] (3.18ns)   --->   "%call_ln32 = call void @needwun_Pipeline_fill_in, i16 %ptr, i64 %M_0, i16 %SEQA_0, i16 %SEQA_1, i16 %SEQB_load, i4 %tmp_s, i14 %tmp_21, i64 %M_1, i15 %empty_32" [nw.c:32]   --->   Operation 59 'call' 'call_ln32' <Predicate = true> <Delay = 3.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 2.26>
ST_7 : Operation 60 [1/2] (0.00ns)   --->   "%call_ln32 = call void @needwun_Pipeline_fill_in, i16 %ptr, i64 %M_0, i16 %SEQA_0, i16 %SEQA_1, i16 %SEQB_load, i4 %tmp_s, i14 %tmp_21, i64 %M_1, i15 %empty_32" [nw.c:32]   --->   Operation 60 'call' 'call_ln32' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%p_cast23 = zext i6 %trunc_ln30_1" [nw.c:30]   --->   Operation 61 'zext' 'p_cast23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%SEQB_addr_1 = getelementptr i16 %SEQB, i64 0, i64 %p_cast23" [nw.c:32]   --->   Operation 62 'getelementptr' 'SEQB_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 63 [2/2] (2.26ns)   --->   "%SEQB_load_2 = load i6 %SEQB_addr_1" [nw.c:32]   --->   Operation 63 'load' 'SEQB_load_2' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>

State 8 <SV = 7> <Delay = 5.45>
ST_8 : Operation 64 [1/1] (1.31ns)   --->   "%empty_33 = add i15 %empty_32, i15 129" [nw.c:30]   --->   Operation 64 'add' 'empty_33' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 65 [1/2] (2.26ns)   --->   "%SEQB_load_2 = load i6 %SEQB_addr_1" [nw.c:32]   --->   Operation 65 'load' 'SEQB_load_2' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_8 : Operation 66 [2/2] (3.18ns)   --->   "%call_ln32 = call void @needwun_Pipeline_fill_in1, i16 %ptr, i64 %M_0, i16 %SEQA_0, i16 %SEQA_1, i16 %SEQB_load_2, i4 %tmp_s, i15 %empty_32, i64 %M_1, i15 %empty_33" [nw.c:32]   --->   Operation 66 'call' 'call_ln32' <Predicate = true> <Delay = 3.18> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [nw.c:19]   --->   Operation 67 'specloopname' 'specloopname_ln19' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 68 [1/2] (0.00ns)   --->   "%call_ln32 = call void @needwun_Pipeline_fill_in1, i16 %ptr, i64 %M_0, i16 %SEQA_0, i16 %SEQA_1, i16 %SEQB_load_2, i4 %tmp_s, i15 %empty_32, i64 %M_1, i15 %empty_33" [nw.c:32]   --->   Operation 68 'call' 'call_ln32' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln30 = br void %fill_in" [nw.c:30]   --->   Operation 69 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>

State 10 <SV = 5> <Delay = 0.00>
ST_10 : Operation 70 [1/2] (0.00ns)   --->   "%call_ln0 = call void @needwun_Pipeline_trace, i16 %SEQA_0, i16 %SEQA_1, i16 %SEQB, i16 %ptr, i8 %alignedA, i8 %alignedB, i32 %b_str_idx_loc"   --->   Operation 70 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 6> <Delay = 6.58>
ST_11 : Operation 71 [1/1] (0.00ns)   --->   "%b_str_idx_loc_load = load i32 %b_str_idx_loc"   --->   Operation 71 'load' 'b_str_idx_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %b_str_idx_loc_load, i32 8, i32 31" [nw.c:85]   --->   Operation 72 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 73 [1/1] (1.22ns)   --->   "%icmp_ln85 = icmp_slt  i24 %tmp_35, i24 1" [nw.c:85]   --->   Operation 73 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 1.22> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %icmp_ln85, void %for.end149, void %for.inc139.0.preheader" [nw.c:85]   --->   Operation 74 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 75 [2/2] (5.36ns)   --->   "%call_ln0 = call void @needwun_Pipeline_pad_a, i32 %b_str_idx_loc_load, i8 %alignedA"   --->   Operation 75 'call' 'call_ln0' <Predicate = (icmp_ln85)> <Delay = 5.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 76 [2/2] (5.36ns)   --->   "%call_ln0 = call void @needwun_Pipeline_pad_b, i32 %b_str_idx_loc_load, i8 %alignedB"   --->   Operation 76 'call' 'call_ln0' <Predicate = (icmp_ln85)> <Delay = 5.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 7> <Delay = 0.00>
ST_12 : Operation 77 [1/2] (0.00ns)   --->   "%call_ln0 = call void @needwun_Pipeline_pad_a, i32 %b_str_idx_loc_load, i8 %alignedA"   --->   Operation 77 'call' 'call_ln0' <Predicate = (icmp_ln85)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 78 [1/2] (0.00ns)   --->   "%call_ln0 = call void @needwun_Pipeline_pad_b, i32 %b_str_idx_loc_load, i8 %alignedB"   --->   Operation 78 'call' 'call_ln0' <Predicate = (icmp_ln85)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.end149"   --->   Operation 79 'br' 'br_ln0' <Predicate = (icmp_ln85)> <Delay = 0.00>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%ret_ln91 = ret" [nw.c:91]   --->   Operation 80 'ret' 'ret_ln91' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ SEQA_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ SEQA_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ SEQB]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ alignedA]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ alignedB]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ M_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ M_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ ptr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
b_idx              (alloca           ) [ 0111111111000]
b_str_idx_loc      (alloca           ) [ 0011111111110]
store_ln30         (store            ) [ 0000000000000]
call_ln0           (call             ) [ 0000000000000]
spectopmodule_ln0  (spectopmodule    ) [ 0000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000]
call_ln0           (call             ) [ 0000000000000]
br_ln30            (br               ) [ 0000000000000]
b_idx_4            (load             ) [ 0000001000000]
icmp_ln30          (icmp             ) [ 0000011111000]
empty              (speclooptripcount) [ 0000000000000]
br_ln30            (br               ) [ 0000000000000]
trunc_ln30_1       (trunc            ) [ 0000001100000]
p_cast8            (add              ) [ 0000000000000]
p_cast22           (zext             ) [ 0000000000000]
SEQB_addr          (getelementptr    ) [ 0000001000000]
add_ln30           (add              ) [ 0000000000000]
store_ln30         (store            ) [ 0000000000000]
trunc_ln30         (trunc            ) [ 0000000000000]
zext_ln30          (zext             ) [ 0000000000000]
empty_31           (add              ) [ 0000000000000]
tmp                (bitselect        ) [ 0000000000000]
tmp_s              (bitconcatenate   ) [ 0000000111000]
tmp_21             (bitconcatenate   ) [ 0000000100000]
p_shl3             (bitconcatenate   ) [ 0000000000000]
empty_32           (add              ) [ 0000000111000]
SEQB_load          (load             ) [ 0000000100000]
call_ln32          (call             ) [ 0000000000000]
p_cast23           (zext             ) [ 0000000000000]
SEQB_addr_1        (getelementptr    ) [ 0000000010000]
empty_33           (add              ) [ 0000000001000]
SEQB_load_2        (load             ) [ 0000000001000]
specloopname_ln19  (specloopname     ) [ 0000000000000]
call_ln32          (call             ) [ 0000000000000]
br_ln30            (br               ) [ 0000000000000]
call_ln0           (call             ) [ 0000000000000]
b_str_idx_loc_load (load             ) [ 0000000000001]
tmp_35             (partselect       ) [ 0000000000000]
icmp_ln85          (icmp             ) [ 0000000000011]
br_ln85            (br               ) [ 0000000000000]
call_ln0           (call             ) [ 0000000000000]
call_ln0           (call             ) [ 0000000000000]
br_ln0             (br               ) [ 0000000000000]
ret_ln91           (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="SEQA_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SEQA_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="SEQA_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SEQA_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="SEQB">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SEQB"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="alignedA">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alignedA"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="alignedB">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alignedB"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="M_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="M_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="ptr">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ptr"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="needwun_Pipeline_init_row"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="needwun_Pipeline_init_col"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="needwun_Pipeline_trace"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i7.i7"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i8.i7"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="needwun_Pipeline_fill_in"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="needwun_Pipeline_fill_in1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="needwun_Pipeline_pad_a"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="needwun_Pipeline_pad_b"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="b_idx_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_idx/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="b_str_idx_loc_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="b_str_idx_loc/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="SEQB_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="6" slack="0"/>
<pin id="106" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SEQB_addr/5 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="6" slack="0"/>
<pin id="111" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SEQB_load/5 SEQB_load_2/7 "/>
</bind>
</comp>

<comp id="115" class="1004" name="SEQB_addr_1_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="16" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="6" slack="0"/>
<pin id="119" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SEQB_addr_1/7 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_needwun_Pipeline_init_row_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="0" slack="0"/>
<pin id="125" dir="0" index="1" bw="64" slack="0"/>
<pin id="126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_needwun_Pipeline_init_col_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="0" slack="0"/>
<pin id="131" dir="0" index="1" bw="64" slack="0"/>
<pin id="132" dir="0" index="2" bw="64" slack="0"/>
<pin id="133" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_needwun_Pipeline_trace_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="0" slack="0"/>
<pin id="139" dir="0" index="1" bw="16" slack="0"/>
<pin id="140" dir="0" index="2" bw="16" slack="0"/>
<pin id="141" dir="0" index="3" bw="16" slack="0"/>
<pin id="142" dir="0" index="4" bw="16" slack="0"/>
<pin id="143" dir="0" index="5" bw="8" slack="0"/>
<pin id="144" dir="0" index="6" bw="8" slack="0"/>
<pin id="145" dir="0" index="7" bw="32" slack="4"/>
<pin id="146" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_needwun_Pipeline_fill_in_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="0" slack="0"/>
<pin id="156" dir="0" index="1" bw="16" slack="0"/>
<pin id="157" dir="0" index="2" bw="64" slack="0"/>
<pin id="158" dir="0" index="3" bw="16" slack="0"/>
<pin id="159" dir="0" index="4" bw="16" slack="0"/>
<pin id="160" dir="0" index="5" bw="16" slack="0"/>
<pin id="161" dir="0" index="6" bw="4" slack="0"/>
<pin id="162" dir="0" index="7" bw="14" slack="0"/>
<pin id="163" dir="0" index="8" bw="64" slack="0"/>
<pin id="164" dir="0" index="9" bw="15" slack="0"/>
<pin id="165" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln32/6 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_needwun_Pipeline_fill_in1_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="0" slack="0"/>
<pin id="175" dir="0" index="1" bw="16" slack="0"/>
<pin id="176" dir="0" index="2" bw="64" slack="0"/>
<pin id="177" dir="0" index="3" bw="16" slack="0"/>
<pin id="178" dir="0" index="4" bw="16" slack="0"/>
<pin id="179" dir="0" index="5" bw="16" slack="0"/>
<pin id="180" dir="0" index="6" bw="4" slack="2"/>
<pin id="181" dir="0" index="7" bw="15" slack="2"/>
<pin id="182" dir="0" index="8" bw="64" slack="0"/>
<pin id="183" dir="0" index="9" bw="15" slack="0"/>
<pin id="184" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln32/8 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_needwun_Pipeline_pad_a_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="0" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="0" index="2" bw="8" slack="0"/>
<pin id="196" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/11 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_needwun_Pipeline_pad_b_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="0" slack="0"/>
<pin id="201" dir="0" index="1" bw="32" slack="0"/>
<pin id="202" dir="0" index="2" bw="8" slack="0"/>
<pin id="203" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/11 "/>
</bind>
</comp>

<comp id="206" class="1005" name="reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="16" slack="1"/>
<pin id="208" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="SEQB_load SEQB_load_2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln30_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="8" slack="0"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="b_idx_4_load_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="4"/>
<pin id="219" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_idx_4/5 "/>
</bind>
</comp>

<comp id="220" class="1004" name="icmp_ln30_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="0" index="1" bw="8" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/5 "/>
</bind>
</comp>

<comp id="226" class="1004" name="trunc_ln30_1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="0"/>
<pin id="228" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln30_1/5 "/>
</bind>
</comp>

<comp id="230" class="1004" name="p_cast8_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="6" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_cast8/5 "/>
</bind>
</comp>

<comp id="236" class="1004" name="p_cast22_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="6" slack="0"/>
<pin id="238" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast22/5 "/>
</bind>
</comp>

<comp id="241" class="1004" name="add_ln30_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="0"/>
<pin id="243" dir="0" index="1" bw="3" slack="0"/>
<pin id="244" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/5 "/>
</bind>
</comp>

<comp id="247" class="1004" name="store_ln30_store_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="0"/>
<pin id="249" dir="0" index="1" bw="8" slack="4"/>
<pin id="250" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/5 "/>
</bind>
</comp>

<comp id="252" class="1004" name="trunc_ln30_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="1"/>
<pin id="254" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln30/6 "/>
</bind>
</comp>

<comp id="255" class="1004" name="zext_ln30_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="1"/>
<pin id="257" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/6 "/>
</bind>
</comp>

<comp id="258" class="1004" name="empty_31_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="7" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_31/6 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="8" slack="1"/>
<pin id="267" dir="0" index="2" bw="4" slack="0"/>
<pin id="268" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_s_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="1" slack="0"/>
<pin id="275" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_21_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="14" slack="0"/>
<pin id="282" dir="0" index="1" bw="7" slack="0"/>
<pin id="283" dir="0" index="2" bw="7" slack="0"/>
<pin id="284" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_21/6 "/>
</bind>
</comp>

<comp id="289" class="1004" name="p_shl3_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="15" slack="0"/>
<pin id="291" dir="0" index="1" bw="8" slack="1"/>
<pin id="292" dir="0" index="2" bw="1" slack="0"/>
<pin id="293" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/6 "/>
</bind>
</comp>

<comp id="296" class="1004" name="empty_32_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="15" slack="0"/>
<pin id="298" dir="0" index="1" bw="8" slack="0"/>
<pin id="299" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_32/6 "/>
</bind>
</comp>

<comp id="303" class="1004" name="p_cast23_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="6" slack="2"/>
<pin id="305" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast23/7 "/>
</bind>
</comp>

<comp id="307" class="1004" name="empty_33_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="15" slack="2"/>
<pin id="309" dir="0" index="1" bw="9" slack="0"/>
<pin id="310" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_33/8 "/>
</bind>
</comp>

<comp id="313" class="1004" name="b_str_idx_loc_load_load_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="6"/>
<pin id="315" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_str_idx_loc_load/11 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_35_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="24" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="0"/>
<pin id="321" dir="0" index="2" bw="5" slack="0"/>
<pin id="322" dir="0" index="3" bw="6" slack="0"/>
<pin id="323" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_35/11 "/>
</bind>
</comp>

<comp id="328" class="1004" name="icmp_ln85_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="24" slack="0"/>
<pin id="330" dir="0" index="1" bw="24" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln85/11 "/>
</bind>
</comp>

<comp id="334" class="1005" name="b_idx_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="0"/>
<pin id="336" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="b_idx "/>
</bind>
</comp>

<comp id="341" class="1005" name="b_str_idx_loc_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="4"/>
<pin id="343" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="b_str_idx_loc "/>
</bind>
</comp>

<comp id="347" class="1005" name="b_idx_4_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="1"/>
<pin id="349" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_idx_4 "/>
</bind>
</comp>

<comp id="358" class="1005" name="trunc_ln30_1_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="6" slack="2"/>
<pin id="360" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln30_1 "/>
</bind>
</comp>

<comp id="363" class="1005" name="SEQB_addr_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="6" slack="1"/>
<pin id="365" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="SEQB_addr "/>
</bind>
</comp>

<comp id="368" class="1005" name="tmp_s_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="4" slack="1"/>
<pin id="370" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="374" class="1005" name="tmp_21_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="14" slack="1"/>
<pin id="376" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="379" class="1005" name="empty_32_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="15" slack="1"/>
<pin id="381" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="empty_32 "/>
</bind>
</comp>

<comp id="386" class="1005" name="SEQB_addr_1_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="6" slack="1"/>
<pin id="388" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="SEQB_addr_1 "/>
</bind>
</comp>

<comp id="391" class="1005" name="empty_33_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="15" slack="1"/>
<pin id="393" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="empty_33 "/>
</bind>
</comp>

<comp id="399" class="1005" name="icmp_ln85_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="1"/>
<pin id="401" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln85 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="16" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="18" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="50" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="102" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="120"><net_src comp="4" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="50" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="122"><net_src comp="115" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="127"><net_src comp="20" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="10" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="134"><net_src comp="24" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="10" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="136"><net_src comp="12" pin="0"/><net_sink comp="129" pin=2"/></net>

<net id="147"><net_src comp="54" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="148"><net_src comp="0" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="2" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="150"><net_src comp="4" pin="0"/><net_sink comp="137" pin=3"/></net>

<net id="151"><net_src comp="14" pin="0"/><net_sink comp="137" pin=4"/></net>

<net id="152"><net_src comp="6" pin="0"/><net_sink comp="137" pin=5"/></net>

<net id="153"><net_src comp="8" pin="0"/><net_sink comp="137" pin=6"/></net>

<net id="166"><net_src comp="72" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="167"><net_src comp="14" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="168"><net_src comp="10" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="169"><net_src comp="0" pin="0"/><net_sink comp="154" pin=3"/></net>

<net id="170"><net_src comp="2" pin="0"/><net_sink comp="154" pin=4"/></net>

<net id="171"><net_src comp="109" pin="3"/><net_sink comp="154" pin=5"/></net>

<net id="172"><net_src comp="12" pin="0"/><net_sink comp="154" pin=8"/></net>

<net id="185"><net_src comp="76" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="186"><net_src comp="14" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="187"><net_src comp="10" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="188"><net_src comp="0" pin="0"/><net_sink comp="173" pin=3"/></net>

<net id="189"><net_src comp="2" pin="0"/><net_sink comp="173" pin=4"/></net>

<net id="190"><net_src comp="109" pin="3"/><net_sink comp="173" pin=5"/></net>

<net id="191"><net_src comp="12" pin="0"/><net_sink comp="173" pin=8"/></net>

<net id="197"><net_src comp="90" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="6" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="204"><net_src comp="92" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="8" pin="0"/><net_sink comp="199" pin=2"/></net>

<net id="209"><net_src comp="109" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="154" pin=5"/></net>

<net id="211"><net_src comp="206" pin="1"/><net_sink comp="173" pin=5"/></net>

<net id="216"><net_src comp="22" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="224"><net_src comp="217" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="42" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="229"><net_src comp="217" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="226" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="48" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="239"><net_src comp="230" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="245"><net_src comp="217" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="52" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="241" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="262"><net_src comp="252" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="56" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="269"><net_src comp="58" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="60" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="276"><net_src comp="62" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="264" pin="3"/><net_sink comp="271" pin=1"/></net>

<net id="278"><net_src comp="64" pin="0"/><net_sink comp="271" pin=2"/></net>

<net id="279"><net_src comp="271" pin="3"/><net_sink comp="154" pin=6"/></net>

<net id="285"><net_src comp="66" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="258" pin="2"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="258" pin="2"/><net_sink comp="280" pin=2"/></net>

<net id="288"><net_src comp="280" pin="3"/><net_sink comp="154" pin=7"/></net>

<net id="294"><net_src comp="68" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="70" pin="0"/><net_sink comp="289" pin=2"/></net>

<net id="300"><net_src comp="289" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="255" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="302"><net_src comp="296" pin="2"/><net_sink comp="154" pin=9"/></net>

<net id="306"><net_src comp="303" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="311"><net_src comp="74" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="312"><net_src comp="307" pin="2"/><net_sink comp="173" pin=9"/></net>

<net id="316"><net_src comp="313" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="317"><net_src comp="313" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="324"><net_src comp="82" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="313" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="326"><net_src comp="84" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="327"><net_src comp="86" pin="0"/><net_sink comp="318" pin=3"/></net>

<net id="332"><net_src comp="318" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="88" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="337"><net_src comp="94" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="339"><net_src comp="334" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="340"><net_src comp="334" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="344"><net_src comp="98" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="137" pin=7"/></net>

<net id="346"><net_src comp="341" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="350"><net_src comp="217" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="352"><net_src comp="347" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="353"><net_src comp="347" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="354"><net_src comp="347" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="361"><net_src comp="226" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="366"><net_src comp="102" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="371"><net_src comp="271" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="154" pin=6"/></net>

<net id="373"><net_src comp="368" pin="1"/><net_sink comp="173" pin=6"/></net>

<net id="377"><net_src comp="280" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="154" pin=7"/></net>

<net id="382"><net_src comp="296" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="154" pin=9"/></net>

<net id="384"><net_src comp="379" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="385"><net_src comp="379" pin="1"/><net_sink comp="173" pin=7"/></net>

<net id="389"><net_src comp="115" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="394"><net_src comp="307" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="173" pin=9"/></net>

<net id="402"><net_src comp="328" pin="2"/><net_sink comp="399" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: alignedA | {5 10 11 12 }
	Port: alignedB | {5 10 11 12 }
	Port: M_0 | {1 2 3 4 6 7 8 9 }
	Port: M_1 | {3 4 6 7 8 9 }
	Port: ptr | {6 7 8 9 }
 - Input state : 
	Port: needwun : SEQA_0 | {5 6 7 8 9 10 }
	Port: needwun : SEQA_1 | {5 6 7 8 9 10 }
	Port: needwun : SEQB | {5 6 7 8 10 }
	Port: needwun : M_0 | {1 2 3 4 6 7 8 9 }
	Port: needwun : M_1 | {3 4 6 7 8 9 }
	Port: needwun : ptr | {5 6 7 8 9 10 }
  - Chain level:
	State 1
		store_ln30 : 1
	State 2
	State 3
	State 4
	State 5
		icmp_ln30 : 1
		br_ln30 : 2
		trunc_ln30_1 : 1
		p_cast8 : 2
		p_cast22 : 3
		SEQB_addr : 4
		SEQB_load : 5
		add_ln30 : 1
		store_ln30 : 2
	State 6
		empty_31 : 1
		tmp_s : 1
		tmp_21 : 2
		empty_32 : 1
		call_ln32 : 3
	State 7
		SEQB_addr_1 : 1
		SEQB_load_2 : 2
	State 8
		call_ln32 : 1
	State 9
	State 10
	State 11
		tmp_35 : 1
		icmp_ln85 : 2
		br_ln85 : 3
		call_ln0 : 1
		call_ln0 : 1
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|---------|---------|
| Operation|            Functional Unit           |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|---------|---------|
|          | grp_needwun_Pipeline_init_row_fu_123 |    0    |  0.844  |    29   |    50   |
|          | grp_needwun_Pipeline_init_col_fu_129 |    14   | 10.1846 |  19674  |  16258  |
|          |   grp_needwun_Pipeline_trace_fu_137  |    4    | 7.70914 |   2697  |   2492  |
|   call   |  grp_needwun_Pipeline_fill_in_fu_154 |    11   | 17.8371 |   4432  |   5206  |
|          | grp_needwun_Pipeline_fill_in1_fu_173 |    11   | 18.6811 |   5569  |   5999  |
|          |   grp_needwun_Pipeline_pad_a_fu_192  |    0    |    0    |    32   |    84   |
|          |   grp_needwun_Pipeline_pad_b_fu_199  |    0    |    0    |    32   |    84   |
|----------|--------------------------------------|---------|---------|---------|---------|
|          |            p_cast8_fu_230            |    0    |    0    |    0    |    14   |
|          |            add_ln30_fu_241           |    0    |    0    |    0    |    15   |
|    add   |            empty_31_fu_258           |    0    |    0    |    0    |    14   |
|          |            empty_32_fu_296           |    0    |    0    |    0    |    22   |
|          |            empty_33_fu_307           |    0    |    0    |    0    |    22   |
|----------|--------------------------------------|---------|---------|---------|---------|
|   icmp   |           icmp_ln30_fu_220           |    0    |    0    |    0    |    11   |
|          |           icmp_ln85_fu_328           |    0    |    0    |    0    |    15   |
|----------|--------------------------------------|---------|---------|---------|---------|
|   trunc  |          trunc_ln30_1_fu_226         |    0    |    0    |    0    |    0    |
|          |           trunc_ln30_fu_252          |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
|          |            p_cast22_fu_236           |    0    |    0    |    0    |    0    |
|   zext   |           zext_ln30_fu_255           |    0    |    0    |    0    |    0    |
|          |            p_cast23_fu_303           |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
| bitselect|              tmp_fu_264              |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
|          |             tmp_s_fu_271             |    0    |    0    |    0    |    0    |
|bitconcatenate|             tmp_21_fu_280            |    0    |    0    |    0    |    0    |
|          |             p_shl3_fu_289            |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
|partselect|             tmp_35_fu_318            |    0    |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|---------|
|   Total  |                                      |    40   |  55.256 |  32465  |  30286  |
|----------|--------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
| SEQB_addr_1_reg_386 |    6   |
|  SEQB_addr_reg_363  |    6   |
|   b_idx_4_reg_347   |    8   |
|    b_idx_reg_334    |    8   |
|b_str_idx_loc_reg_341|   32   |
|   empty_32_reg_379  |   15   |
|   empty_33_reg_391  |   15   |
|  icmp_ln85_reg_399  |    1   |
|       reg_206       |   16   |
|    tmp_21_reg_374   |   14   |
|    tmp_s_reg_368    |    4   |
| trunc_ln30_1_reg_358|    6   |
+---------------------+--------+
|        Total        |   131  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------|------|------|------|--------||---------||---------|
|                 Comp                 |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------|------|------|------|--------||---------||---------|
|           grp_access_fu_109          |  p0  |   4  |   6  |   24   ||    17   |
|  grp_needwun_Pipeline_fill_in_fu_154 |  p5  |   2  |  16  |   32   ||    9    |
|  grp_needwun_Pipeline_fill_in_fu_154 |  p6  |   2  |   4  |    8   ||    9    |
|  grp_needwun_Pipeline_fill_in_fu_154 |  p7  |   2  |  14  |   28   ||    9    |
|  grp_needwun_Pipeline_fill_in_fu_154 |  p9  |   2  |  15  |   30   ||    9    |
| grp_needwun_Pipeline_fill_in1_fu_173 |  p5  |   2  |  16  |   32   ||    9    |
| grp_needwun_Pipeline_fill_in1_fu_173 |  p9  |   2  |  15  |   30   ||    9    |
|--------------------------------------|------|------|------|--------||---------||---------|
|                 Total                |      |      |      |   184  || 5.93629 ||    71   |
|--------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   40   |   55   |  32465 |  30286 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   71   |
|  Register |    -   |    -   |   131  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   40   |   61   |  32596 |  30357 |
+-----------+--------+--------+--------+--------+
