/* Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Full Version */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
		Device PartName(EP4CE6F17) Path("D:/FPGA/Altera/AX301_A.150817/11_VERILOG/1_module/18_uart/") File("uart.sof") MfrSpec(OpMask(1));

ChainEnd;

AlteraBegin;
	ChainType(JTAG);
AlteraEnd;
