// Seed: 3696576313
module module_0 (
    input logic id_0,
    output id_1,
    input id_2,
    input id_3,
    input logic id_4,
    input logic id_5,
    input logic id_6,
    output id_7
);
  always #1 id_7 <= id_3;
  assign id_7 = 1;
  logic id_8 = 1;
  type_15(
      id_4, 1'b0, 1
  );
  logic id_9;
  assign id_1[1] = id_3;
  logic id_10 = 1;
endmodule
