

================================================================
== Vivado HLS Report for 'MixColumns'
================================================================
* Date:           Tue Jul 15 22:53:42 2025

* Version:        2020.1.1 (Build 2951007 on Wed Aug 05 23:24:06 MDT 2020)
* Project:        aes_hls
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 2.795 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      101|      101| 1.010 us | 1.010 us |  101|  101|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------+-------+---------+---------+-----------+-----------+-----+-----+---------+
        |                 |       |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |     Instance    | Module|   min   |   max   |    min    |    max    | min | max |   Type  |
        +-----------------+-------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_gmul_fu_102  |gmul   |        9|        9| 90.000 ns | 90.000 ns |    9|    9|   none  |
        |grp_gmul_fu_109  |gmul   |        9|        9| 90.000 ns | 90.000 ns |    9|    9|   none  |
        |grp_gmul_fu_116  |gmul   |        9|        9| 90.000 ns | 90.000 ns |    9|    9|   none  |
        |grp_gmul_fu_123  |gmul   |        9|        9| 90.000 ns | 90.000 ns |    9|    9|   none  |
        |grp_gmul_fu_130  |gmul   |        9|        9| 90.000 ns | 90.000 ns |    9|    9|   none  |
        |grp_gmul_fu_137  |gmul   |        9|        9| 90.000 ns | 90.000 ns |    9|    9|   none  |
        |grp_gmul_fu_144  |gmul   |        9|        9| 90.000 ns | 90.000 ns |    9|    9|   none  |
        |grp_gmul_fu_151  |gmul   |        9|        9| 90.000 ns | 90.000 ns |    9|    9|   none  |
        +-----------------+-------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |      100|      100|        25|          -|          -|     4|    no    |
        | + Loop 1.1  |        8|        8|         2|          -|          -|     4|    no    |
        | + Loop 1.2  |        4|        4|         1|          -|          -|     4|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     191|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|     368|    1085|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      80|    -|
|Register         |        -|      -|      98|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     466|    1356|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |aes_top_mux_42_8_bkb_U9  |aes_top_mux_42_8_bkb  |        0|      0|   0|   21|    0|
    |grp_gmul_fu_102          |gmul                  |        0|      0|  46|  133|    0|
    |grp_gmul_fu_109          |gmul                  |        0|      0|  46|  133|    0|
    |grp_gmul_fu_116          |gmul                  |        0|      0|  46|  133|    0|
    |grp_gmul_fu_123          |gmul                  |        0|      0|  46|  133|    0|
    |grp_gmul_fu_130          |gmul                  |        0|      0|  46|  133|    0|
    |grp_gmul_fu_137          |gmul                  |        0|      0|  46|  133|    0|
    |grp_gmul_fu_144          |gmul                  |        0|      0|  46|  133|    0|
    |grp_gmul_fu_151          |gmul                  |        0|      0|  46|  133|    0|
    +-------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                    |                      |        0|      0| 368| 1085|    0|
    +-------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |add_ln321_1_fu_340_p2            |     +    |      0|  0|  15|           6|           6|
    |add_ln321_fu_198_p2              |     +    |      0|  0|  15|           6|           6|
    |c_fu_164_p2                      |     +    |      0|  0|  12|           3|           1|
    |r_1_fu_322_p2                    |     +    |      0|  0|  12|           3|           1|
    |r_fu_180_p2                      |     +    |      0|  0|  12|           3|           1|
    |icmp_ln106_fu_316_p2             |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln97_fu_158_p2              |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln99_fu_174_p2              |   icmp   |      0|  0|   9|           3|           4|
    |ap_block_state5_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    |ret_V_1_fu_278_p2                |    xor   |      0|  0|   8|           8|           8|
    |ret_V_2_fu_294_p2                |    xor   |      0|  0|   8|           8|           8|
    |ret_V_3_fu_310_p2                |    xor   |      0|  0|   8|           8|           8|
    |ret_V_fu_262_p2                  |    xor   |      0|  0|   8|           8|           8|
    |xor_ln1357_10_fu_304_p2          |    xor   |      0|  0|   8|           8|           8|
    |xor_ln1357_1_fu_258_p2           |    xor   |      0|  0|   8|           8|           8|
    |xor_ln1357_3_fu_268_p2           |    xor   |      0|  0|   8|           8|           8|
    |xor_ln1357_4_fu_272_p2           |    xor   |      0|  0|   8|           8|           8|
    |xor_ln1357_6_fu_284_p2           |    xor   |      0|  0|   8|           8|           8|
    |xor_ln1357_7_fu_288_p2           |    xor   |      0|  0|   8|           8|           8|
    |xor_ln1357_9_fu_300_p2           |    xor   |      0|  0|   8|           8|           8|
    |xor_ln1357_fu_252_p2             |    xor   |      0|  0|   8|           8|           8|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0| 191|         127|         124|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  38|          7|    1|          7|
    |c_0_reg_69        |   9|          2|    3|          6|
    |r2_0_reg_91       |   9|          2|    3|          6|
    |r_0_reg_80        |   9|          2|    3|          6|
    |state_V_address0  |  15|          3|    4|         12|
    +------------------+----+-----------+-----+-----------+
    |Total             |  80|         16|   14|         37|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+---+----+-----+-----------+
    |             Name             | FF| LUT| Bits| Const Bits|
    +------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                     |  6|   0|    6|          0|
    |c_0_reg_69                    |  3|   0|    3|          0|
    |c_reg_392                     |  3|   0|    3|          0|
    |grp_gmul_fu_102_ap_start_reg  |  1|   0|    1|          0|
    |grp_gmul_fu_109_ap_start_reg  |  1|   0|    1|          0|
    |grp_gmul_fu_116_ap_start_reg  |  1|   0|    1|          0|
    |grp_gmul_fu_123_ap_start_reg  |  1|   0|    1|          0|
    |grp_gmul_fu_130_ap_start_reg  |  1|   0|    1|          0|
    |grp_gmul_fu_137_ap_start_reg  |  1|   0|    1|          0|
    |grp_gmul_fu_144_ap_start_reg  |  1|   0|    1|          0|
    |grp_gmul_fu_151_ap_start_reg  |  1|   0|    1|          0|
    |lhs_V_1_fu_32                 |  8|   0|    8|          0|
    |r2_0_reg_91                   |  3|   0|    3|          0|
    |r_0_reg_80                    |  3|   0|    3|          0|
    |r_reg_406                     |  3|   0|    3|          0|
    |ret_V_1_reg_457               |  8|   0|    8|          0|
    |ret_V_2_reg_462               |  8|   0|    8|          0|
    |ret_V_3_reg_467               |  8|   0|    8|          0|
    |ret_V_reg_452                 |  8|   0|    8|          0|
    |rhs_V_1_fu_36                 |  8|   0|    8|          0|
    |rhs_V_2_fu_40                 |  8|   0|    8|          0|
    |rhs_V_5_fu_44                 |  8|   0|    8|          0|
    |trunc_ln321_reg_416           |  2|   0|    2|          0|
    |zext_ln99_reg_397             |  3|   0|    6|          3|
    +------------------------------+---+----+-----+-----------+
    |Total                         | 98|   0|  101|          3|
    +------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |  MixColumns  | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |  MixColumns  | return value |
|ap_start          |  in |    1| ap_ctrl_hs |  MixColumns  | return value |
|ap_done           | out |    1| ap_ctrl_hs |  MixColumns  | return value |
|ap_idle           | out |    1| ap_ctrl_hs |  MixColumns  | return value |
|ap_ready          | out |    1| ap_ctrl_hs |  MixColumns  | return value |
|state_V_address0  | out |    4|  ap_memory |    state_V   |     array    |
|state_V_ce0       | out |    1|  ap_memory |    state_V   |     array    |
|state_V_we0       | out |    1|  ap_memory |    state_V   |     array    |
|state_V_d0        | out |    8|  ap_memory |    state_V   |     array    |
|state_V_q0        |  in |    8|  ap_memory |    state_V   |     array    |
+------------------+-----+-----+------------+--------------+--------------+

