$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module FutureCore $end
  $var wire 1 # clock $end
  $var wire 1 $ reset $end
  $var wire 32 % io_debug_pcInstAddrOutput [31:0] $end
  $scope module FutureCore $end
   $var wire 1 # clock $end
   $var wire 1 $ reset $end
   $var wire 32 % io_debug_pcInstAddrOutput [31:0] $end
   $scope module pc $end
    $var wire 1 # clock $end
    $var wire 1 $ reset $end
    $var wire 32 % io_instAddr [31:0] $end
    $var wire 32 & pc [31:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
1#
0$
b00000000000000000000000000000000 %
b00000000000000000000000000000000 &
#3
1$
#5
#7
#9
#11
0$
#13
#15
#17
#19
#21
#23
#25
#27
#29
#31
#33
#35
#37
#39
#41
#43
#45
#47
#49
#51
#53
#55
#57
#59
#61
#63
#65
#67
#69
#71
#73
#75
#77
#79
#81
#83
#85
#87
#89
#91
#93
#95
#97
#99
