Warning: The trip points for the library named SRAM_ss0p72v0p72vm40c_100a differ from those in the library named N16ADFP_StdCellss0p72vm40c. (TIM-164)
Information: Updating design information... (UID-85)
Warning: Design 'top' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Information: Timing loop detected. (OPT-150)
	cpu_wrapper/cpu/U6/A2 cpu_wrapper/cpu/U6/Z cpu_wrapper/cpu/U138/I cpu_wrapper/cpu/U138/Z cpu_wrapper/cpu/controller/U54/I cpu_wrapper/cpu/controller/U54/ZN cpu_wrapper/cpu/controller/U53/A1 cpu_wrapper/cpu/controller/U53/Z cpu_wrapper/U696/A3 cpu_wrapper/U696/ZN cpu_wrapper/U695/I cpu_wrapper/U695/Z cpu_wrapper/U1261/A1 cpu_wrapper/U1261/ZN axi/U277/A1 axi/U277/Z axi/U429/A1 axi/U429/ZN axi/U264/I axi/U264/ZN axi/U20/A1 axi/U20/ZN axi/U272/I axi/U272/ZN axi/U345/A1 axi/U345/ZN axi/U305/A1 axi/U305/ZN axi/U422/B axi/U422/ZN axi/U187/A2 axi/U187/ZN axi/U752/I axi/U752/ZN cpu_wrapper/U683/A1 cpu_wrapper/U683/ZN cpu_wrapper/U610/B2 cpu_wrapper/U610/ZN 
Information: Timing loop detected. (OPT-150)
	cpu_wrapper/U45/A1 cpu_wrapper/U45/ZN axi/U857/I axi/U857/ZN axi/U782/A1 axi/U782/ZN axi/U764/A1 axi/U764/ZN axi/U765/A1 axi/U765/ZN axi/U445/A1 axi/U445/ZN axi/U443/A1 axi/U443/Z axi/U23/A1 axi/U23/ZN axi/U22/A1 axi/U22/ZN axi/U20/A2 axi/U20/ZN axi/U272/I axi/U272/ZN axi/U345/A1 axi/U345/ZN axi/U305/A1 axi/U305/ZN axi/U422/B axi/U422/ZN axi/U187/A2 axi/U187/ZN axi/U752/I axi/U752/ZN cpu_wrapper/U683/A1 cpu_wrapper/U683/ZN cpu_wrapper/U610/B2 cpu_wrapper/U610/ZN cpu_wrapper/cpu/U140/I cpu_wrapper/cpu/U140/ZN cpu_wrapper/cpu/U123/A2 cpu_wrapper/cpu/U123/Z cpu_wrapper/U770/A1 cpu_wrapper/U770/ZN 
Warning: Disabling timing arc between pins 'A2' and 'Z' on cell 'cpu_wrapper/cpu/U6'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'axi/U445'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'axi/U16'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'axi/U16'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'axi/U16'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'Z' on cell 'axi/U443'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'ZN' on cell 'axi/U23'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'axi/U22'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'ZN' on cell 'axi/U3'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'ZN' on cell 'axi/U3'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'ZN' on cell 'axi/U3'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A1' and 'ZN' on cell 'axi/U442'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'ZN' on cell 'axi/U20'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'ZN' on cell 'axi/U20'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'ZN' on cell 'axi/U20'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U17'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'ZN' on cell 'axi/U187'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'ZN' on cell 'axi/U187'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A3' and 'ZN' on cell 'axi/U187'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U20'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U20'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U20'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U20'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U20'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U20'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U20'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U3'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U3'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U3'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U3'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U3'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U3'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U3'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U338'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U16'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U16'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U16'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U16'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U16'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U16'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U16'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'axi/U384'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'C' and 'ZN' on cell 'axi/U336'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'C' and 'ZN' on cell 'axi/U336'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'C' and 'ZN' on cell 'axi/U336'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'B1' and 'ZN' on cell 'axi/U345'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'A2' and 'ZN' on cell 'axi/U305'
         to break a timing loop. (OPT-314)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -sort_by group
Design : top
Version: P-2019.03-SP1-1
Date   : Fri Oct 17 20:50:20 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p72vm40c   Library: N16ADFP_StdCellss0p72vm40c
Wire Load Model Mode: segmented

  Startpoint: rst (input port clocked by clk)
  Endpoint: IM1/i_SRAM (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                ZeroWireload          N16ADFP_StdCellss0p72vm40c
  CPU_wrapper        ZeroWireload          N16ADFP_StdCellss0p72vm40c
  IF_ID_reg          ZeroWireload          N16ADFP_StdCellss0p72vm40c
  CPU                ZeroWireload          N16ADFP_StdCellss0p72vm40c
  Decoder            ZeroWireload          N16ADFP_StdCellss0p72vm40c
  Controller         ZeroWireload          N16ADFP_StdCellss0p72vm40c
  AXI                ZeroWireload          N16ADFP_StdCellss0p72vm40c
  SRAM_wrapper_1     ZeroWireload          N16ADFP_StdCellss0p72vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.2000     0.2000
  input external delay                                  0.6000     0.8000 f
  rst (in)                                              0.0029     0.8029 f
  U4/ZN (CKND2BWP16P90LVT)                              0.0064     0.8093 r
  cpu_wrapper/ARESETn (CPU_wrapper)                     0.0000     0.8093 r
  cpu_wrapper/U613/ZN (INVD4BWP16P90LVT)                0.0078     0.8172 f
  cpu_wrapper/cpu/rst (CPU)                             0.0000     0.8172 f
  cpu_wrapper/cpu/Reg_IF_ID/rst (IF_ID_reg)             0.0000     0.8172 f
  cpu_wrapper/cpu/Reg_IF_ID/U61/ZN (IINR3D4BWP16P90LVT)
                                                        0.0106     0.8278 r
  cpu_wrapper/cpu/Reg_IF_ID/U11/ZN (CKND2D2BWP16P90LVT)
                                                        0.0076     0.8354 f
  cpu_wrapper/cpu/Reg_IF_ID/U35/ZN (OAI221D1BWP16P90LVT)
                                                        0.0142     0.8496 r
  cpu_wrapper/cpu/Reg_IF_ID/ID_inst[1] (IF_ID_reg)      0.0000     0.8496 r
  cpu_wrapper/cpu/DEC/ID_inst[1] (Decoder)              0.0000     0.8496 r
  cpu_wrapper/cpu/DEC/U2/Z (BUFFD2BWP16P90LVT)          0.0150     0.8645 r
  cpu_wrapper/cpu/DEC/ID_op[1] (Decoder)                0.0000     0.8645 r
  cpu_wrapper/cpu/controller/ID_op[1] (Controller)      0.0000     0.8645 r
  cpu_wrapper/cpu/controller/U60/ZN (ND3D4BWP16P90LVT)
                                                        0.0106     0.8752 f
  cpu_wrapper/cpu/controller/U57/ZN (CKND2BWP16P90LVT)
                                                        0.0077     0.8828 r
  cpu_wrapper/cpu/controller/U12/ZN (CKND2D2BWP16P90LVT)
                                                        0.0068     0.8896 f
  cpu_wrapper/cpu/controller/U19/ZN (AOI31D1BWP16P90LVT)
                                                        0.0106     0.9003 r
  cpu_wrapper/cpu/controller/U88/ZN (OAI211D2BWP16P90LVT)
                                                        0.0116     0.9119 f
  cpu_wrapper/cpu/controller/U8/ZN (CKND2BWP16P90LVT)   0.0056     0.9175 r
  cpu_wrapper/cpu/controller/U10/ZN (ND2D2BWP16P90LVT)
                                                        0.0057     0.9232 f
  cpu_wrapper/cpu/controller/U59/ZN (ND2D2BWP16P90LVT)
                                                        0.0072     0.9304 r
  cpu_wrapper/cpu/controller/load_use_stall (Controller)
                                                        0.0000     0.9304 r
  cpu_wrapper/cpu/U60/ZN (INVD4BWP16P90LVT)             0.0073     0.9377 f
  cpu_wrapper/cpu/U130/ZN (INVD4BWP16P90LVT)            0.0122     0.9500 r
  cpu_wrapper/cpu/U20/ZN (INVD4BWP16P90LVT)             0.0084     0.9584 f
  cpu_wrapper/cpu/U30/Z (AO22D1BWP16P90LVT)             0.0160     0.9744 f
  cpu_wrapper/cpu/im_pc_o[18] (CPU)                     0.0000     0.9744 f
  cpu_wrapper/U837/ZN (INVD1BWP16P90LVT)                0.0091     0.9834 r
  cpu_wrapper/U611/ZN (OAI22D4BWP16P90LVT)              0.0081     0.9916 f
  cpu_wrapper/ARADDR_M0[18] (CPU_wrapper)               0.0000     0.9916 f
  axi/ARADDR_M0[18] (AXI)                               0.0000     0.9916 f
  axi/U863/ZN (CKND1BWP16P90)                           0.0213     1.0128 r
  axi/U245/ZN (IND4D4BWP16P90LVT)                       0.0145     1.0273 f
  axi/U32/ZN (NR4D2BWP16P90LVT)                         0.0149     1.0422 r
  axi/U263/ZN (OAI31D2BWP16P90LVT)                      0.0115     1.0537 f
  axi/AWREADY_M1 (AXI)                                  0.0000     1.0537 f
  cpu_wrapper/AWREADY_M1 (CPU_wrapper)                  0.0000     1.0537 f
  cpu_wrapper/U616/ZN (INVD4BWP16P90LVT)                0.0075     1.0613 r
  cpu_wrapper/U680/ZN (OAI221D4BWP16P90LVT)             0.0142     1.0755 f
  cpu_wrapper/WVALID_M1 (CPU_wrapper)                   0.0000     1.0755 f
  axi/WVALID_M1 (AXI)                                   0.0000     1.0755 f
  axi/U234/Z (AN2D8BWP16P90LVT)                         0.0168     1.0923 f
  axi/WVALID_S0 (AXI)                                   0.0000     1.0923 f
  IM1/WVALID_S (SRAM_wrapper_1)                         0.0000     1.0923 f
  IM1/U280/ZN (AOI21D4BWP16P90LVT)                      0.0085     1.1008 r
  IM1/i_SRAM/CEB (TS1N16ADFPCLLLVTA512X45M4SWSHOD)      0.0000     1.1008 r
  data arrival time                                                1.1008

  clock clk (rise edge)                                 1.0000     1.0000
  clock network delay (ideal)                           0.2000     1.2000
  clock uncertainty                                    -0.0200     1.1800
  IM1/i_SRAM/CLK (TS1N16ADFPCLLLVTA512X45M4SWSHOD)      0.0000     1.1800 r
  library setup time                                   -0.1893     0.9907
  data required time                                               0.9907
  --------------------------------------------------------------------------
  data required time                                               0.9907
  data arrival time                                               -1.1008
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.1101


1
