/*
 * File: LPF.c
 *
 * Code generated for Simulink model 'LPF'.
 *
 * Model version                  : 1.46
 * Simulink Coder version         : 8.13 (R2017b) 24-Jul-2017
 * C/C++ source code generated on : Wed Nov 21 19:57:54 2018
 *
 * Target selection: ert.tlc
 * Embedded hardware selection: ARM Compatible->ARM Cortex
 * Code generation objectives:
 *    1. RAM efficiency
 *    2. Execution efficiency
 * Validation result: Not run
 */

#include "LPF.h"
#ifndef UCHAR_MAX
#include <limits.h>
#endif

#if ( UCHAR_MAX != (0xFFU) ) || ( SCHAR_MAX != (0x7F) )
#error Code was generated for compiler with different sized uchar/char. \
Consider adjusting Test hardware word size settings on the \
Hardware Implementation pane to match your compiler word sizes as \
defined in limits.h of the compiler. Alternatively, you can \
select the Test hardware is the same as production hardware option and \
select the Enable portable word sizes option on the Code Generation > \
Verification pane for ERT based targets, which will disable the \
preprocessor word size checks.
#endif

#if ( USHRT_MAX != (0xFFFFU) ) || ( SHRT_MAX != (0x7FFF) )
#error Code was generated for compiler with different sized ushort/short. \
Consider adjusting Test hardware word size settings on the \
Hardware Implementation pane to match your compiler word sizes as \
defined in limits.h of the compiler. Alternatively, you can \
select the Test hardware is the same as production hardware option and \
select the Enable portable word sizes option on the Code Generation > \
Verification pane for ERT based targets, which will disable the \
preprocessor word size checks.
#endif

#if ( UINT_MAX != (0xFFFFFFFFU) ) || ( INT_MAX != (0x7FFFFFFF) )
#error Code was generated for compiler with different sized uint/int. \
Consider adjusting Test hardware word size settings on the \
Hardware Implementation pane to match your compiler word sizes as \
defined in limits.h of the compiler. Alternatively, you can \
select the Test hardware is the same as production hardware option and \
select the Enable portable word sizes option on the Code Generation > \
Verification pane for ERT based targets, which will disable the \
preprocessor word size checks.
#endif

#if ( ULONG_MAX != (0xFFFFFFFFU) ) || ( LONG_MAX != (0x7FFFFFFF) )
#error Code was generated for compiler with different sized ulong/long. \
Consider adjusting Test hardware word size settings on the \
Hardware Implementation pane to match your compiler word sizes as \
defined in limits.h of the compiler. Alternatively, you can \
select the Test hardware is the same as production hardware option and \
select the Enable portable word sizes option on the Code Generation > \
Verification pane for ERT based targets, which will disable the \
preprocessor word size checks.
#endif

#if 0

/* Skip this size verification because of preprocessor limitation */
#if ( ULLONG_MAX != (0xFFFFFFFFFFFFFFFFULL) ) || ( LLONG_MAX != (0x7FFFFFFFFFFFFFFFLL) )
#error Code was generated for compiler with different sized ulong_long/long_long. \
Consider adjusting Test hardware word size settings on the \
Hardware Implementation pane to match your compiler word sizes as \
defined in limits.h of the compiler. Alternatively, you can \
select the Test hardware is the same as production hardware option and \
select the Enable portable word sizes option on the Code Generation > \
Verification pane for ERT based targets, which will disable the \
preprocessor word size checks.
#endif
#endif

/* Block signals and states (auto storage) */
DW rtDW;

/* External inputs (root inport signals with auto storage) */
ExtU rtU;

/* External outputs (root outports fed by signals with auto storage) */
ExtY rtY;

/* Model step function */
void LPF_step(void)
{
  int64_T acc1;
  int32_T j;
  int32_T cff;
  int64_T q1;

  /* DiscreteFir: '<Root>/Filter1' incorporates:
   *  Inport: '<Root>/In1'
   */
  acc1 = rtU.In1 * 423;
  cff = 1;
  for (j = rtDW.Filter1_circBuf; j < 10; j++) {
    q1 = rtDW.Filter1_states[j] * rtConstP.Filter1_Coefficients[cff];
    if ((acc1 < 0LL) && (q1 < MIN_int64_T - acc1)) {
      acc1 = MIN_int64_T;
    } else if ((acc1 > 0LL) && (q1 > MAX_int64_T - acc1)) {
      acc1 = MAX_int64_T;
    } else {
      acc1 += q1;
    }

    cff++;
  }

  for (j = 0; j < rtDW.Filter1_circBuf; j++) {
    q1 = rtDW.Filter1_states[j] * rtConstP.Filter1_Coefficients[cff];
    if ((acc1 < 0LL) && (q1 < MIN_int64_T - acc1)) {
      acc1 = MIN_int64_T;
    } else if ((acc1 > 0LL) && (q1 > MAX_int64_T - acc1)) {
      acc1 = MAX_int64_T;
    } else {
      acc1 += q1;
    }

    cff++;
  }

  acc1 = ((acc1 & 32767LL) != 0LL) + (acc1 >> 15);
  if (acc1 > 32767LL) {
    acc1 = 32767LL;
  } else {
    if (acc1 < -32768LL) {
      acc1 = -32768LL;
    }
  }

  /* Outport: '<Root>/Out1' incorporates:
   *  DiscreteFir: '<Root>/Filter1'
   */
  rtY.Out1 = (int16_T)acc1;

  /* Update for DiscreteFir: '<Root>/Filter1' incorporates:
   *  Inport: '<Root>/In1'
   */
  /* Update circular buffer index */
  rtDW.Filter1_circBuf--;
  if (rtDW.Filter1_circBuf < 0) {
    rtDW.Filter1_circBuf = 9;
  }

  /* Update circular buffer */
  rtDW.Filter1_states[rtDW.Filter1_circBuf] = rtU.In1;

  /* End of Update for DiscreteFir: '<Root>/Filter1' */
}

/* Model initialize function */
void LPF_initialize(void)
{
  /* (no initialization code required) */
}

/*
 * File trailer for generated code.
 *
 * [EOF]
 */
