Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Mar 17 12:00:04 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file send_tx_btn_timing_summary_routed.rpt -pb send_tx_btn_timing_summary_routed.pb -rpx send_tx_btn_timing_summary_routed.rpx -warn_on_violation
| Design       : send_tx_btn
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_btn_Debounce/U_1khz/r_1khz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.441        0.000                      0                   61        0.225        0.000                      0                   61        4.500        0.000                       0                    50  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.441        0.000                      0                   61        0.225        0.000                      0                   61        4.500        0.000                       0                    50  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.441ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.441ns  (required time - arrival time)
  Source:                 U_btn_Debounce/U_1khz/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_Debounce/U_1khz/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.532ns  (logic 1.995ns (56.486%)  route 1.537ns (43.514%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.631     5.152    U_btn_Debounce/U_1khz/counter_reg[16]_0
    SLICE_X4Y37          FDCE                                         r  U_btn_Debounce/U_1khz/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDCE (Prop_fdce_C_Q)         0.456     5.608 r  U_btn_Debounce/U_1khz/counter_reg[2]/Q
                         net (fo=2, routed)           0.732     6.340    U_btn_Debounce/U_1khz/counter[2]
    SLICE_X5Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.014 r  U_btn_Debounce/U_1khz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.014    U_btn_Debounce/U_1khz/counter0_carry_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.128 r  U_btn_Debounce/U_1khz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.128    U_btn_Debounce/U_1khz/counter0_carry__0_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.242 r  U_btn_Debounce/U_1khz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.242    U_btn_Debounce/U_1khz/counter0_carry__1_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.576 r  U_btn_Debounce/U_1khz/counter0_carry__2/O[1]
                         net (fo=1, routed)           0.805     8.381    U_btn_Debounce/U_1khz/data0[14]
    SLICE_X4Y40          LUT6 (Prop_lut6_I5_O)        0.303     8.684 r  U_btn_Debounce/U_1khz/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     8.684    U_btn_Debounce/U_1khz/counter_0[14]
    SLICE_X4Y40          FDCE                                         r  U_btn_Debounce/U_1khz/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.515    14.856    U_btn_Debounce/U_1khz/counter_reg[16]_0
    SLICE_X4Y40          FDCE                                         r  U_btn_Debounce/U_1khz/counter_reg[14]/C
                         clock pessimism              0.273    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X4Y40          FDCE (Setup_fdce_C_D)        0.031    15.125    U_btn_Debounce/U_1khz/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -8.684    
  -------------------------------------------------------------------
                         slack                                  6.441    

Slack (MET) :             6.486ns  (required time - arrival time)
  Source:                 U_btn_Debounce/U_1khz/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_btn_Debounce/U_1khz/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.487ns  (logic 1.899ns (54.459%)  route 1.588ns (45.541%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.631     5.152    U_btn_Debounce/U_1khz/counter_reg[16]_0
    SLICE_X4Y37          FDCE                                         r  U_btn_Debounce/U_1khz/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y37          FDCE (Prop_fdce_C_Q)         0.456     5.608 r  U_btn_Debounce/U_1khz/counter_reg[2]/Q
                         net (fo=2, routed)           0.732     6.340    U_btn_Debounce/U_1khz/counter[2]
    SLICE_X5Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.014 r  U_btn_Debounce/U_1khz/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.014    U_btn_Debounce/U_1khz/counter0_carry_n_0
    SLICE_X5Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.128 r  U_btn_Debounce/U_1khz/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.128    U_btn_Debounce/U_1khz/counter0_carry__0_n_0
    SLICE_X5Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.242 r  U_btn_Debounce/U_1khz/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.242    U_btn_Debounce/U_1khz/counter0_carry__1_n_0
    SLICE_X5Y40          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.481 r  U_btn_Debounce/U_1khz/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.856     8.337    U_btn_Debounce/U_1khz/data0[15]
    SLICE_X4Y40          LUT6 (Prop_lut6_I5_O)        0.302     8.639 r  U_btn_Debounce/U_1khz/counter[15]_i_1/O
                         net (fo=1, routed)           0.000     8.639    U_btn_Debounce/U_1khz/counter_0[15]
    SLICE_X4Y40          FDCE                                         r  U_btn_Debounce/U_1khz/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.515    14.856    U_btn_Debounce/U_1khz/counter_reg[16]_0
    SLICE_X4Y40          FDCE                                         r  U_btn_Debounce/U_1khz/counter_reg[15]/C
                         clock pessimism              0.273    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X4Y40          FDCE (Setup_fdce_C_D)        0.031    15.125    U_btn_Debounce/U_1khz/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -8.639    
  -------------------------------------------------------------------
                         slack                                  6.486    

Slack (MET) :             6.577ns  (required time - arrival time)
  Source:                 U_Uart/U_BTG/count_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_BTG/count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 0.963ns (28.388%)  route 2.429ns (71.612%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.634     5.155    U_Uart/U_BTG/CLK
    SLICE_X3Y37          FDCE                                         r  U_Uart/U_BTG/count_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.419     5.574 r  U_Uart/U_BTG/count_reg_reg[12]/Q
                         net (fo=2, routed)           1.064     6.639    U_Uart/U_BTG/count_reg[12]
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.296     6.935 r  U_Uart/U_BTG/count_reg[13]_i_4/O
                         net (fo=1, routed)           0.513     7.448    U_Uart/U_BTG/count_reg[13]_i_4_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I5_O)        0.124     7.572 f  U_Uart/U_BTG/count_reg[13]_i_2/O
                         net (fo=14, routed)          0.852     8.424    U_Uart/U_BTG/tick_next
    SLICE_X3Y36          LUT2 (Prop_lut2_I0_O)        0.124     8.548 r  U_Uart/U_BTG/count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     8.548    U_Uart/U_BTG/count_next[7]
    SLICE_X3Y36          FDCE                                         r  U_Uart/U_BTG/count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.514    14.855    U_Uart/U_BTG/CLK
    SLICE_X3Y36          FDCE                                         r  U_Uart/U_BTG/count_reg_reg[7]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X3Y36          FDCE (Setup_fdce_C_D)        0.031    15.125    U_Uart/U_BTG/count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -8.548    
  -------------------------------------------------------------------
                         slack                                  6.577    

Slack (MET) :             6.577ns  (required time - arrival time)
  Source:                 U_Uart/U_BTG/count_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_BTG/count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.390ns  (logic 0.963ns (28.405%)  route 2.427ns (71.595%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.634     5.155    U_Uart/U_BTG/CLK
    SLICE_X3Y37          FDCE                                         r  U_Uart/U_BTG/count_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.419     5.574 r  U_Uart/U_BTG/count_reg_reg[12]/Q
                         net (fo=2, routed)           1.064     6.639    U_Uart/U_BTG/count_reg[12]
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.296     6.935 r  U_Uart/U_BTG/count_reg[13]_i_4/O
                         net (fo=1, routed)           0.513     7.448    U_Uart/U_BTG/count_reg[13]_i_4_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I5_O)        0.124     7.572 f  U_Uart/U_BTG/count_reg[13]_i_2/O
                         net (fo=14, routed)          0.850     8.422    U_Uart/U_BTG/tick_next
    SLICE_X3Y36          LUT2 (Prop_lut2_I0_O)        0.124     8.546 r  U_Uart/U_BTG/count_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     8.546    U_Uart/U_BTG/count_next[6]
    SLICE_X3Y36          FDCE                                         r  U_Uart/U_BTG/count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.514    14.855    U_Uart/U_BTG/CLK
    SLICE_X3Y36          FDCE                                         r  U_Uart/U_BTG/count_reg_reg[6]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X3Y36          FDCE (Setup_fdce_C_D)        0.029    15.123    U_Uart/U_BTG/count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -8.546    
  -------------------------------------------------------------------
                         slack                                  6.577    

Slack (MET) :             6.592ns  (required time - arrival time)
  Source:                 U_Uart/U_BTG/count_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_BTG/count_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.404ns  (logic 0.963ns (28.291%)  route 2.441ns (71.709%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.634     5.155    U_Uart/U_BTG/CLK
    SLICE_X3Y37          FDCE                                         r  U_Uart/U_BTG/count_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.419     5.574 r  U_Uart/U_BTG/count_reg_reg[12]/Q
                         net (fo=2, routed)           1.064     6.639    U_Uart/U_BTG/count_reg[12]
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.296     6.935 r  U_Uart/U_BTG/count_reg[13]_i_4/O
                         net (fo=1, routed)           0.513     7.448    U_Uart/U_BTG/count_reg[13]_i_4_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I5_O)        0.124     7.572 f  U_Uart/U_BTG/count_reg[13]_i_2/O
                         net (fo=14, routed)          0.864     8.435    U_Uart/U_BTG/tick_next
    SLICE_X3Y37          LUT2 (Prop_lut2_I0_O)        0.124     8.559 r  U_Uart/U_BTG/count_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     8.559    U_Uart/U_BTG/count_next[11]
    SLICE_X3Y37          FDCE                                         r  U_Uart/U_BTG/count_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.515    14.856    U_Uart/U_BTG/CLK
    SLICE_X3Y37          FDCE                                         r  U_Uart/U_BTG/count_reg_reg[11]/C
                         clock pessimism              0.299    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X3Y37          FDCE (Setup_fdce_C_D)        0.031    15.151    U_Uart/U_BTG/count_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -8.559    
  -------------------------------------------------------------------
                         slack                                  6.592    

Slack (MET) :             6.592ns  (required time - arrival time)
  Source:                 U_Uart/U_BTG/count_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_BTG/tick_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.293ns  (logic 0.839ns (25.479%)  route 2.454ns (74.521%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.634     5.155    U_Uart/U_BTG/CLK
    SLICE_X3Y37          FDCE                                         r  U_Uart/U_BTG/count_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.419     5.574 f  U_Uart/U_BTG/count_reg_reg[12]/Q
                         net (fo=2, routed)           1.064     6.639    U_Uart/U_BTG/count_reg[12]
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.296     6.935 f  U_Uart/U_BTG/count_reg[13]_i_4/O
                         net (fo=1, routed)           0.513     7.448    U_Uart/U_BTG/count_reg[13]_i_4_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I5_O)        0.124     7.572 r  U_Uart/U_BTG/count_reg[13]_i_2/O
                         net (fo=14, routed)          0.877     8.448    U_Uart/U_BTG/tick_next
    SLICE_X2Y37          FDCE                                         r  U_Uart/U_BTG/tick_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.515    14.856    U_Uart/U_BTG/CLK
    SLICE_X2Y37          FDCE                                         r  U_Uart/U_BTG/tick_reg_reg/C
                         clock pessimism              0.277    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X2Y37          FDCE (Setup_fdce_C_D)       -0.058    15.040    U_Uart/U_BTG/tick_reg_reg
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                          -8.448    
  -------------------------------------------------------------------
                         slack                                  6.592    

Slack (MET) :             6.592ns  (required time - arrival time)
  Source:                 U_Uart/U_BTG/count_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_BTG/count_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.402ns  (logic 0.963ns (28.308%)  route 2.439ns (71.692%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.634     5.155    U_Uart/U_BTG/CLK
    SLICE_X3Y37          FDCE                                         r  U_Uart/U_BTG/count_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.419     5.574 r  U_Uart/U_BTG/count_reg_reg[12]/Q
                         net (fo=2, routed)           1.064     6.639    U_Uart/U_BTG/count_reg[12]
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.296     6.935 r  U_Uart/U_BTG/count_reg[13]_i_4/O
                         net (fo=1, routed)           0.513     7.448    U_Uart/U_BTG/count_reg[13]_i_4_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I5_O)        0.124     7.572 f  U_Uart/U_BTG/count_reg[13]_i_2/O
                         net (fo=14, routed)          0.862     8.433    U_Uart/U_BTG/tick_next
    SLICE_X3Y37          LUT2 (Prop_lut2_I0_O)        0.124     8.557 r  U_Uart/U_BTG/count_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     8.557    U_Uart/U_BTG/count_next[10]
    SLICE_X3Y37          FDCE                                         r  U_Uart/U_BTG/count_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.515    14.856    U_Uart/U_BTG/CLK
    SLICE_X3Y37          FDCE                                         r  U_Uart/U_BTG/count_reg_reg[10]/C
                         clock pessimism              0.299    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X3Y37          FDCE (Setup_fdce_C_D)        0.029    15.149    U_Uart/U_BTG/count_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -8.557    
  -------------------------------------------------------------------
                         slack                                  6.592    

Slack (MET) :             6.593ns  (required time - arrival time)
  Source:                 U_Uart/U_BTG/count_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_BTG/count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.420ns  (logic 0.991ns (28.974%)  route 2.429ns (71.026%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.634     5.155    U_Uart/U_BTG/CLK
    SLICE_X3Y37          FDCE                                         r  U_Uart/U_BTG/count_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.419     5.574 r  U_Uart/U_BTG/count_reg_reg[12]/Q
                         net (fo=2, routed)           1.064     6.639    U_Uart/U_BTG/count_reg[12]
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.296     6.935 r  U_Uart/U_BTG/count_reg[13]_i_4/O
                         net (fo=1, routed)           0.513     7.448    U_Uart/U_BTG/count_reg[13]_i_4_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I5_O)        0.124     7.572 f  U_Uart/U_BTG/count_reg[13]_i_2/O
                         net (fo=14, routed)          0.852     8.424    U_Uart/U_BTG/tick_next
    SLICE_X3Y36          LUT2 (Prop_lut2_I0_O)        0.152     8.576 r  U_Uart/U_BTG/count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     8.576    U_Uart/U_BTG/count_next[8]
    SLICE_X3Y36          FDCE                                         r  U_Uart/U_BTG/count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.514    14.855    U_Uart/U_BTG/CLK
    SLICE_X3Y36          FDCE                                         r  U_Uart/U_BTG/count_reg_reg[8]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X3Y36          FDCE (Setup_fdce_C_D)        0.075    15.169    U_Uart/U_BTG/count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                          -8.576    
  -------------------------------------------------------------------
                         slack                                  6.593    

Slack (MET) :             6.593ns  (required time - arrival time)
  Source:                 U_Uart/U_BTG/count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_BTG/count_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.422ns  (logic 1.773ns (51.808%)  route 1.649ns (48.192%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.633     5.154    U_Uart/U_BTG/CLK
    SLICE_X3Y36          FDCE                                         r  U_Uart/U_BTG/count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDCE (Prop_fdce_C_Q)         0.419     5.573 r  U_Uart/U_BTG/count_reg_reg[9]/Q
                         net (fo=2, routed)           0.679     6.252    U_Uart/U_BTG/count_reg[9]
    SLICE_X2Y37          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.812     7.064 r  U_Uart/U_BTG/count_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.064    U_Uart/U_BTG/count_next0_carry__1_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.283 r  U_Uart/U_BTG/count_next0_carry__2/O[0]
                         net (fo=1, routed)           0.970     8.254    U_Uart/U_BTG/count_next0_carry__2_n_7
    SLICE_X3Y37          LUT2 (Prop_lut2_I1_O)        0.323     8.577 r  U_Uart/U_BTG/count_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     8.577    U_Uart/U_BTG/count_next[13]
    SLICE_X3Y37          FDCE                                         r  U_Uart/U_BTG/count_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.515    14.856    U_Uart/U_BTG/CLK
    SLICE_X3Y37          FDCE                                         r  U_Uart/U_BTG/count_reg_reg[13]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X3Y37          FDCE (Setup_fdce_C_D)        0.075    15.170    U_Uart/U_BTG/count_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         15.170    
                         arrival time                          -8.577    
  -------------------------------------------------------------------
                         slack                                  6.593    

Slack (MET) :             6.595ns  (required time - arrival time)
  Source:                 U_Uart/U_BTG/count_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_BTG/count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.418ns  (logic 0.991ns (28.991%)  route 2.427ns (71.009%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.634     5.155    U_Uart/U_BTG/CLK
    SLICE_X3Y37          FDCE                                         r  U_Uart/U_BTG/count_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.419     5.574 r  U_Uart/U_BTG/count_reg_reg[12]/Q
                         net (fo=2, routed)           1.064     6.639    U_Uart/U_BTG/count_reg[12]
    SLICE_X3Y37          LUT6 (Prop_lut6_I0_O)        0.296     6.935 r  U_Uart/U_BTG/count_reg[13]_i_4/O
                         net (fo=1, routed)           0.513     7.448    U_Uart/U_BTG/count_reg[13]_i_4_n_0
    SLICE_X3Y35          LUT6 (Prop_lut6_I5_O)        0.124     7.572 f  U_Uart/U_BTG/count_reg[13]_i_2/O
                         net (fo=14, routed)          0.850     8.422    U_Uart/U_BTG/tick_next
    SLICE_X3Y36          LUT2 (Prop_lut2_I0_O)        0.152     8.574 r  U_Uart/U_BTG/count_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     8.574    U_Uart/U_BTG/count_next[9]
    SLICE_X3Y36          FDCE                                         r  U_Uart/U_BTG/count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.514    14.855    U_Uart/U_BTG/CLK
    SLICE_X3Y36          FDCE                                         r  U_Uart/U_BTG/count_reg_reg[9]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X3Y36          FDCE (Setup_fdce_C_D)        0.075    15.169    U_Uart/U_BTG/count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                          -8.574    
  -------------------------------------------------------------------
                         slack                                  6.595    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 U_Uart/U_Tx/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Tx/tx_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.313%)  route 0.176ns (48.687%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.593     1.476    U_Uart/U_Tx/CLK
    SLICE_X3Y39          FDCE                                         r  U_Uart/U_Tx/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_Uart/U_Tx/FSM_sequential_state_reg[0]/Q
                         net (fo=6, routed)           0.176     1.794    U_Uart/U_Tx/state[0]
    SLICE_X2Y40          LUT6 (Prop_lut6_I3_O)        0.045     1.839 r  U_Uart/U_Tx/tx_reg_i_2/O
                         net (fo=1, routed)           0.000     1.839    U_Uart/U_Tx/tx_reg_i_2_n_0
    SLICE_X2Y40          FDPE                                         r  U_Uart/U_Tx/tx_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.865     1.992    U_Uart/U_Tx/CLK
    SLICE_X2Y40          FDPE                                         r  U_Uart/U_Tx/tx_reg_reg/C
                         clock pessimism             -0.499     1.493    
    SLICE_X2Y40          FDPE (Hold_fdpe_C_D)         0.120     1.613    U_Uart/U_Tx/tx_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 U_Uart/U_Tx/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Tx/count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.188ns (50.631%)  route 0.183ns (49.369%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.593     1.476    U_Uart/U_Tx/CLK
    SLICE_X3Y39          FDCE                                         r  U_Uart/U_Tx/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_Uart/U_Tx/FSM_sequential_state_reg[1]/Q
                         net (fo=10, routed)          0.183     1.800    U_Uart/U_Tx/state[1]
    SLICE_X2Y39          LUT4 (Prop_lut4_I0_O)        0.047     1.847 r  U_Uart/U_Tx/count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.847    U_Uart/U_Tx/count_reg[2]_i_1_n_0
    SLICE_X2Y39          FDCE                                         r  U_Uart/U_Tx/count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.864     1.991    U_Uart/U_Tx/CLK
    SLICE_X2Y39          FDCE                                         r  U_Uart/U_Tx/count_reg_reg[2]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X2Y39          FDCE (Hold_fdce_C_D)         0.131     1.620    U_Uart/U_Tx/count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 U_Uart/U_Tx/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Tx/count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.364%)  route 0.183ns (49.636%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.593     1.476    U_Uart/U_Tx/CLK
    SLICE_X3Y39          FDCE                                         r  U_Uart/U_Tx/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_Uart/U_Tx/FSM_sequential_state_reg[1]/Q
                         net (fo=10, routed)          0.183     1.800    U_Uart/U_Tx/state[1]
    SLICE_X2Y39          LUT3 (Prop_lut3_I2_O)        0.045     1.845 r  U_Uart/U_Tx/count_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.845    U_Uart/U_Tx/count_reg[1]_i_1__0_n_0
    SLICE_X2Y39          FDCE                                         r  U_Uart/U_Tx/count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.864     1.991    U_Uart/U_Tx/CLK
    SLICE_X2Y39          FDCE                                         r  U_Uart/U_Tx/count_reg_reg[1]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X2Y39          FDCE (Hold_fdce_C_D)         0.121     1.610    U_Uart/U_Tx/count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 U_Uart/U_Tx/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Tx/count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.228%)  route 0.184ns (49.772%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.593     1.476    U_Uart/U_Tx/CLK
    SLICE_X3Y39          FDCE                                         r  U_Uart/U_Tx/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  U_Uart/U_Tx/FSM_sequential_state_reg[1]/Q
                         net (fo=10, routed)          0.184     1.801    U_Uart/U_Tx/state[1]
    SLICE_X2Y39          LUT5 (Prop_lut5_I0_O)        0.045     1.846 r  U_Uart/U_Tx/count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.846    U_Uart/U_Tx/count_reg[0]_i_1_n_0
    SLICE_X2Y39          FDCE                                         r  U_Uart/U_Tx/count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.864     1.991    U_Uart/U_Tx/CLK
    SLICE_X2Y39          FDCE                                         r  U_Uart/U_Tx/count_reg_reg[0]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X2Y39          FDCE (Hold_fdce_C_D)         0.120     1.609    U_Uart/U_Tx/count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 data_curr_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_curr_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.921%)  route 0.159ns (46.079%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X1Y39          FDPE                                         r  data_curr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDPE (Prop_fdpe_C_Q)         0.141     1.617 r  data_curr_reg[5]/Q
                         net (fo=5, routed)           0.159     1.776    data_curr[5]
    SLICE_X0Y39          LUT6 (Prop_lut6_I1_O)        0.045     1.821 r  data_curr[6]_i_1/O
                         net (fo=1, routed)           0.000     1.821    data_next[6]
    SLICE_X0Y39          FDCE                                         r  data_curr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X0Y39          FDCE                                         r  data_curr_reg[6]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X0Y39          FDCE (Hold_fdce_C_D)         0.092     1.581    data_curr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 data_curr_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_curr_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.458%)  route 0.156ns (45.542%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X1Y39          FDPE                                         r  data_curr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDPE (Prop_fdpe_C_Q)         0.141     1.617 r  data_curr_reg[5]/Q
                         net (fo=5, routed)           0.156     1.773    data_curr[5]
    SLICE_X1Y39          LUT6 (Prop_lut6_I0_O)        0.045     1.818 r  data_curr[5]_i_1/O
                         net (fo=1, routed)           0.000     1.818    data_next[5]
    SLICE_X1Y39          FDPE                                         r  data_curr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X1Y39          FDPE                                         r  data_curr_reg[5]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X1Y39          FDPE (Hold_fdpe_C_D)         0.092     1.568    data_curr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 data_curr_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_curr_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.189ns (50.778%)  route 0.183ns (49.222%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X1Y39          FDPE                                         r  data_curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDPE (Prop_fdpe_C_Q)         0.141     1.617 r  data_curr_reg[1]/Q
                         net (fo=8, routed)           0.183     1.800    data_curr[1]
    SLICE_X0Y38          LUT5 (Prop_lut5_I2_O)        0.048     1.848 r  data_curr[3]_i_1/O
                         net (fo=1, routed)           0.000     1.848    data_next[3]
    SLICE_X0Y38          FDPE                                         r  data_curr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X0Y38          FDPE                                         r  data_curr_reg[3]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X0Y38          FDPE (Hold_fdpe_C_D)         0.105     1.597    data_curr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U_Uart/U_BTG/tick_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Tx/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (57.982%)  route 0.151ns (42.018%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.592     1.475    U_Uart/U_BTG/CLK
    SLICE_X2Y37          FDCE                                         r  U_Uart/U_BTG/tick_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDCE (Prop_fdce_C_Q)         0.164     1.639 r  U_Uart/U_BTG/tick_reg_reg/Q
                         net (fo=5, routed)           0.151     1.791    U_Uart/U_Tx/tick
    SLICE_X3Y39          LUT5 (Prop_lut5_I1_O)        0.045     1.836 r  U_Uart/U_Tx/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.836    U_Uart/U_Tx/FSM_sequential_state[0]_i_1_n_0
    SLICE_X3Y39          FDCE                                         r  U_Uart/U_Tx/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.864     1.991    U_Uart/U_Tx/CLK
    SLICE_X3Y39          FDCE                                         r  U_Uart/U_Tx/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X3Y39          FDCE (Hold_fdce_C_D)         0.091     1.583    U_Uart/U_Tx/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 data_curr_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_curr_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.593     1.476    clk_IBUF_BUFG
    SLICE_X1Y39          FDPE                                         r  data_curr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDPE (Prop_fdpe_C_Q)         0.141     1.617 r  data_curr_reg[1]/Q
                         net (fo=8, routed)           0.180     1.798    data_curr[1]
    SLICE_X1Y39          LUT3 (Prop_lut3_I0_O)        0.042     1.840 r  data_curr[2]_i_1/O
                         net (fo=1, routed)           0.000     1.840    data_next[2]
    SLICE_X1Y39          FDPE                                         r  data_curr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.864     1.991    clk_IBUF_BUFG
    SLICE_X1Y39          FDPE                                         r  data_curr_reg[2]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X1Y39          FDPE (Hold_fdpe_C_D)         0.107     1.583    data_curr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 U_Uart/U_Tx/count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Uart/U_Tx/count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.251ns (64.453%)  route 0.138ns (35.547%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.593     1.476    U_Uart/U_Tx/CLK
    SLICE_X2Y39          FDCE                                         r  U_Uart/U_Tx/count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDCE (Prop_fdce_C_Q)         0.148     1.624 r  U_Uart/U_Tx/count_reg_reg[2]/Q
                         net (fo=6, routed)           0.138     1.763    U_Uart/U_Tx/count_reg_reg_n_0_[2]
    SLICE_X2Y39          LUT5 (Prop_lut5_I4_O)        0.103     1.866 r  U_Uart/U_Tx/count_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     1.866    U_Uart/U_Tx/count_reg[3]_i_2_n_0
    SLICE_X2Y39          FDCE                                         r  U_Uart/U_Tx/count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.864     1.991    U_Uart/U_Tx/CLK
    SLICE_X2Y39          FDCE                                         r  U_Uart/U_Tx/count_reg_reg[3]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X2Y39          FDCE (Hold_fdce_C_D)         0.132     1.608    U_Uart/U_Tx/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.257    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y35    U_Uart/U_BTG/count_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y37    U_Uart/U_BTG/count_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y37    U_Uart/U_BTG/count_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y37    U_Uart/U_BTG/count_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y37    U_Uart/U_BTG/count_reg_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y35    U_Uart/U_BTG/count_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y35    U_Uart/U_BTG/count_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y35    U_Uart/U_BTG/count_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y35    U_Uart/U_BTG/count_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y37    U_Uart/U_BTG/count_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y37    U_Uart/U_BTG/count_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y37    U_Uart/U_BTG/count_reg_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y37    U_Uart/U_BTG/count_reg_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y35    U_Uart/U_BTG/count_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y35    U_Uart/U_BTG/count_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y35    U_Uart/U_BTG/count_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y35    U_Uart/U_BTG/count_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y35    U_Uart/U_BTG/count_reg_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y36    U_Uart/U_BTG/count_reg_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y35    U_Uart/U_BTG/count_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y35    U_Uart/U_BTG/count_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y37    U_Uart/U_BTG/count_reg_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y37    U_Uart/U_BTG/count_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y37    U_Uart/U_BTG/count_reg_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y37    U_Uart/U_BTG/count_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y37    U_Uart/U_BTG/count_reg_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y37    U_Uart/U_BTG/count_reg_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y37    U_Uart/U_BTG/count_reg_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y37    U_Uart/U_BTG/count_reg_reg[13]/C



