Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date              : Tue Jun 18 15:52:48 2024
| Host              : MOOS running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design            : top
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.29 08-03-2020
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  1           
TIMING-7   Critical Warning  No common node between related clocks           1           
TIMING-8   Critical Warning  No common period between related clocks         1           
LUTAR-1    Warning           LUT drives async reset alert                    6           
TIMING-9   Warning           Unknown CDC Logic                               1           
TIMING-20  Warning           Non-clocked latch                               1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6156)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1030)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6156)
---------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: STATE_W_R_IDLE_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: STATE_W_R_IDLE_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: STATE_W_R_IDLE_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: STATE_W_R_IDLE_reg[3]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_rready_reg/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_index_reg[0]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_index_reg[1]_rep__1/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_index_reg[2]_rep__4/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_index_reg[2]_rep__5/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_index_reg[3]_rep/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RVALID (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1030)
---------------------------------------------------
 There are 1030 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.560        0.000                      0                39222        0.012        0.000                      0                39206        0.500        0.000                       0                 24959  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                ------------         ----------      --------------
clk_in1_p                                                                                            {0.000 1.666}        3.333           300.030         
  clk_out1_clk_wiz_0                                                                                 {0.000 4.999}        9.999           100.010         
  clk_out2_clk_wiz_0                                                                                 {0.000 2.500}        4.999           200.020         
clk_pl_0                                                                                             {0.000 5.000}        10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in1_p                                                                                                                                                                                                                                              0.500        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                                       3.905        0.000                      0                16068        0.012        0.000                      0                16068        4.457        0.000                       0                 11794  
  clk_out2_clk_wiz_0                                                                                       0.560        0.000                      0                17684        0.017        0.000                      0                17684        1.000        0.000                       0                 12643  
clk_pl_0                                                                                                   8.459        0.000                      0                   46        0.048        0.000                      0                   46        4.468        0.000                       0                    34  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       15.988        0.000                      0                 1002        0.017        0.000                      0                 1002       24.468        0.000                       0                   487  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0                                                                                   clk_out1_clk_wiz_0                                                                                         2.606        0.000                      0                   96        0.105        0.000                      0                   96  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  clk_out1_clk_wiz_0                                                                                        49.504        0.000                      0                    8                                                                        
clk_out1_clk_wiz_0                                                                                   clk_out2_clk_wiz_0                                                                                         0.791        0.000                      0                 6430        0.119        0.000                      0                 6430  
clk_pl_0                                                                                             clk_out2_clk_wiz_0                                                                                         1.978        0.000                      0                 2321        0.321        0.000                      0                 2321  
clk_out1_clk_wiz_0                                                                                   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK        9.564        0.000                      0                    8                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           ----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                    clk_out1_clk_wiz_0                                                                                   clk_out1_clk_wiz_0                                                                                         8.265        0.000                      0                  117        0.108        0.000                      0                  117  
**async_default**                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       47.655        0.000                      0                  100        0.121        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                           
----------                                                                                           ----------                                                                                           --------                                                                                           
(none)                                                                                               clk_out1_clk_wiz_0                                                                                   clk_out1_clk_wiz_0                                                                                   
(none)                                                                                               clk_out2_clk_wiz_0                                                                                   clk_out1_clk_wiz_0                                                                                   
(none)                                                                                               dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  clk_out1_clk_wiz_0                                                                                   
(none)                                                                                                                                                                                                    clk_out2_clk_wiz_0                                                                                   
(none)                                                                                               clk_out1_clk_wiz_0                                                                                   clk_out2_clk_wiz_0                                                                                   
(none)                                                                                                                                                                                                    clk_pl_0                                                                                             
(none)                                                                                               clk_out1_clk_wiz_0                                                                                   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                           From Clock                                                                                           To Clock                                                                                           
----------                                                                                           ----------                                                                                           --------                                                                                           
(none)                                                                                                                                                                                                                                                                                                         
(none)                                                                                               clk_out1_clk_wiz_0                                                                                                                                                                                        
(none)                                                                                               clk_out2_clk_wiz_0                                                                                                                                                                                        
(none)                                                                                                                                                                                                    clk_out1_clk_wiz_0                                                                                   
(none)                                                                                                                                                                                                    clk_out2_clk_wiz_0                                                                                   
(none)                                                                                                                                                                                                    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in1_p
  To Clock:  clk_in1_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in1_p
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { clk_in1_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         3.333       2.262      MMCM_X1Y1  instance_name/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       3.333       96.667     MMCM_X1Y1  instance_name/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.667       0.500      MMCM_X1Y1  instance_name/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.167         1.667       0.500      MMCM_X1Y1  instance_name/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X1Y1  instance_name/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X1Y1  instance_name/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.905ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.457ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.905ns  (required time - arrival time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[3].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.727ns  (logic 0.078ns (1.362%)  route 5.649ns (98.638%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.627ns = ( 13.626 - 9.999 ) 
    Source Clock Delay      (SCD):    3.162ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.057ns (routing 0.680ns, distribution 1.377ns)
  Clock Net Delay (Destination): 1.956ns (routing 0.619ns, distribution 1.337ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       2.057     3.162    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/S_DCLK_O
    SLICE_X74Y61         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.240 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/Q
                         net (fo=75, routed)          5.649     8.889    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[3].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB18_X4Y12         RAMB18E2                                     r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[3].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     9.999    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.431 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.646    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.670 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.956    13.626    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[3].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB18_X4Y12         RAMB18E2                                     r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[3].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.484    13.142    
                         clock uncertainty           -0.062    13.081    
    RAMB18_X4Y12         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.286    12.795    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[3].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         12.795    
                         arrival time                          -8.889    
  -------------------------------------------------------------------
                         slack                                  3.905    

Slack (MET) :             3.995ns  (required time - arrival time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[3].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.635ns  (logic 0.078ns (1.384%)  route 5.557ns (98.616%))
  Logic Levels:           0  
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.644ns = ( 13.643 - 9.999 ) 
    Source Clock Delay      (SCD):    3.162ns
    Clock Pessimism Removal (CPR):    -0.484ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.057ns (routing 0.680ns, distribution 1.377ns)
  Clock Net Delay (Destination): 1.973ns (routing 0.619ns, distribution 1.354ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       2.057     3.162    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/S_DCLK_O
    SLICE_X74Y61         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y61         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.240 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/Q
                         net (fo=75, routed)          5.557     8.797    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[3].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X4Y3          RAMB36E2                                     r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[3].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     9.999    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.431 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.646    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.670 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.973    13.643    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[3].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y3          RAMB36E2                                     r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[3].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.484    13.159    
                         clock uncertainty           -0.062    13.098    
    RAMB36_X4Y3          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.305    12.793    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[3].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.793    
                         arrival time                          -8.797    
  -------------------------------------------------------------------
                         slack                                  3.995    

Slack (MET) :             4.103ns  (required time - arrival time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.519ns  (logic 0.080ns (1.450%)  route 5.439ns (98.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.626ns = ( 13.625 - 9.999 ) 
    Source Clock Delay      (SCD):    3.149ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.044ns (routing 0.680ns, distribution 1.364ns)
  Clock Net Delay (Destination): 1.955ns (routing 0.619ns, distribution 1.336ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       2.044     3.149    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/S_DCLK_O
    SLICE_X73Y58         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y58         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     3.229 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]/Q
                         net (fo=78, routed)          5.439     8.668    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X0Y49         RAMB36E2                                     r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     9.999    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.431 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.646    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.670 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.955    13.625    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y49         RAMB36E2                                     r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.505    13.120    
                         clock uncertainty           -0.062    13.059    
    RAMB36_X0Y49         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.287    12.772    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.772    
                         arrival time                          -8.668    
  -------------------------------------------------------------------
                         slack                                  4.103    

Slack (MET) :             4.204ns  (required time - arrival time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.416ns  (logic 0.080ns (1.477%)  route 5.336ns (98.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.624ns = ( 13.623 - 9.999 ) 
    Source Clock Delay      (SCD):    3.149ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.044ns (routing 0.680ns, distribution 1.364ns)
  Clock Net Delay (Destination): 1.953ns (routing 0.619ns, distribution 1.334ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       2.044     3.149    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/S_DCLK_O
    SLICE_X73Y58         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y58         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     3.229 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]/Q
                         net (fo=78, routed)          5.336     8.565    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X0Y50         RAMB36E2                                     r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     9.999    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.431 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.646    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.670 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.953    13.623    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y50         RAMB36E2                                     r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.505    13.118    
                         clock uncertainty           -0.062    13.057    
    RAMB36_X0Y50         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.287    12.770    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.770    
                         arrival time                          -8.565    
  -------------------------------------------------------------------
                         slack                                  4.204    

Slack (MET) :             4.219ns  (required time - arrival time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.392ns  (logic 0.080ns (1.484%)  route 5.312ns (98.516%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.615ns = ( 13.614 - 9.999 ) 
    Source Clock Delay      (SCD):    3.149ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.044ns (routing 0.680ns, distribution 1.364ns)
  Clock Net Delay (Destination): 1.944ns (routing 0.619ns, distribution 1.325ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       2.044     3.149    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/S_DCLK_O
    SLICE_X73Y58         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y58         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     3.229 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]/Q
                         net (fo=78, routed)          5.312     8.541    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X0Y52         RAMB36E2                                     r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     9.999    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.431 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.646    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.670 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.944    13.614    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y52         RAMB36E2                                     r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.505    13.109    
                         clock uncertainty           -0.062    13.048    
    RAMB36_X0Y52         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.287    12.761    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.761    
                         arrival time                          -8.541    
  -------------------------------------------------------------------
                         slack                                  4.219    

Slack (MET) :             4.225ns  (required time - arrival time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.320ns  (logic 0.077ns (1.447%)  route 5.243ns (98.553%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.624ns = ( 13.623 - 9.999 ) 
    Source Clock Delay      (SCD):    3.149ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.044ns (routing 0.680ns, distribution 1.364ns)
  Clock Net Delay (Destination): 1.953ns (routing 0.619ns, distribution 1.334ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       2.044     3.149    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/S_DCLK_O
    SLICE_X73Y58         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y58         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     3.226 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/Q
                         net (fo=79, routed)          5.243     8.469    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y50         RAMB36E2                                     r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     9.999    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.431 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.646    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.670 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.953    13.623    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y50         RAMB36E2                                     r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.505    13.118    
                         clock uncertainty           -0.062    13.057    
    RAMB36_X0Y50         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.362    12.695    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.695    
                         arrival time                          -8.469    
  -------------------------------------------------------------------
                         slack                                  4.225    

Slack (MET) :             4.234ns  (required time - arrival time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.454ns  (logic 0.201ns (3.685%)  route 5.253ns (96.315%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.624ns = ( 13.623 - 9.999 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.921ns (routing 0.680ns, distribution 1.241ns)
  Clock Net Delay (Destination): 1.953ns (routing 0.619ns, distribution 1.334ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.921     3.026    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/S_DCLK_O
    SLICE_X63Y67         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     3.104 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/multiple_read_latency.read_enable_out_reg[3]/Q
                         net (fo=2, routed)           0.159     3.263    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/p_0_in
    SLICE_X63Y63         LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     3.386 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory_i_1/O
                         net (fo=145, routed)         5.094     8.480    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/enb
    RAMB36_X0Y50         RAMB36E2                                     r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     9.999    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.431 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.646    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.670 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.953    13.623    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y50         RAMB36E2                                     r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.505    13.118    
                         clock uncertainty           -0.062    13.057    
    RAMB36_X0Y50         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.342    12.715    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.715    
                         arrival time                          -8.480    
  -------------------------------------------------------------------
                         slack                                  4.234    

Slack (MET) :             4.313ns  (required time - arrival time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.223ns  (logic 0.077ns (1.474%)  route 5.146ns (98.526%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.615ns = ( 13.614 - 9.999 ) 
    Source Clock Delay      (SCD):    3.149ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.044ns (routing 0.680ns, distribution 1.364ns)
  Clock Net Delay (Destination): 1.944ns (routing 0.619ns, distribution 1.325ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       2.044     3.149    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/S_DCLK_O
    SLICE_X73Y58         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y58         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     3.226 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/Q
                         net (fo=79, routed)          5.146     8.372    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y52         RAMB36E2                                     r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     9.999    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.431 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.646    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.670 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.944    13.614    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y52         RAMB36E2                                     r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.505    13.109    
                         clock uncertainty           -0.062    13.048    
    RAMB36_X0Y52         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.362    12.686    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.686    
                         arrival time                          -8.372    
  -------------------------------------------------------------------
                         slack                                  4.313    

Slack (MET) :             4.330ns  (required time - arrival time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.211ns  (logic 0.077ns (1.478%)  route 5.134ns (98.522%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.620ns = ( 13.619 - 9.999 ) 
    Source Clock Delay      (SCD):    3.149ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.044ns (routing 0.680ns, distribution 1.364ns)
  Clock Net Delay (Destination): 1.949ns (routing 0.619ns, distribution 1.330ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       2.044     3.149    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/S_DCLK_O
    SLICE_X73Y58         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y58         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     3.226 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/Q
                         net (fo=79, routed)          5.134     8.360    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X0Y51         RAMB36E2                                     r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     9.999    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.431 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.646    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.670 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.949    13.619    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y51         RAMB36E2                                     r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.505    13.114    
                         clock uncertainty           -0.062    13.053    
    RAMB36_X0Y51         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.362    12.691    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.691    
                         arrival time                          -8.360    
  -------------------------------------------------------------------
                         slack                                  4.330    

Slack (MET) :             4.388ns  (required time - arrival time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.228ns  (logic 0.080ns (1.530%)  route 5.148ns (98.470%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.620ns = ( 13.619 - 9.999 ) 
    Source Clock Delay      (SCD):    3.149ns
    Clock Pessimism Removal (CPR):    -0.505ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.044ns (routing 0.680ns, distribution 1.364ns)
  Clock Net Delay (Destination): 1.949ns (routing 0.619ns, distribution 1.330ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       2.044     3.149    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/S_DCLK_O
    SLICE_X73Y58         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y58         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     3.229 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]/Q
                         net (fo=78, routed)          5.148     8.377    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X0Y51         RAMB36E2                                     r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     9.999    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.431 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.646    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.670 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.949    13.619    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y51         RAMB36E2                                     r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.505    13.114    
                         clock uncertainty           -0.062    13.053    
    RAMB36_X0Y51         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.287    12.766    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.766    
                         arrival time                          -8.377    
  -------------------------------------------------------------------
                         slack                                  4.388    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.059ns (35.329%)  route 0.108ns (64.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.143ns
    Source Clock Delay      (SCD):    3.480ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Net Delay (Source):      1.809ns (routing 0.619ns, distribution 1.190ns)
  Clock Net Delay (Destination): 2.038ns (routing 0.680ns, distribution 1.358ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.647    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.671 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.809     3.480    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/S_DCLK_O
    SLICE_X80Y105        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y105        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     3.539 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[2]/Q
                         net (fo=2, routed)           0.108     3.647    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/Q[2]
    SLICE_X81Y104        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       2.038     3.143    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/S_DCLK_O
    SLICE_X81Y104        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[1]/C
                         clock pessimism              0.430     3.573    
    SLICE_X81Y104        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     3.635    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/parallel_dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.635    
                         arrival time                           3.647    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.058ns (31.868%)  route 0.124ns (68.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.153ns
    Source Clock Delay      (SCD):    3.475ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Net Delay (Source):      1.804ns (routing 0.619ns, distribution 1.185ns)
  Clock Net Delay (Destination): 2.048ns (routing 0.680ns, distribution 1.368ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.647    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.671 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.804     3.475    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/clk
    SLICE_X75Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y76         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     3.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr_reg[15]/Q
                         net (fo=7, routed)           0.124     3.657    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[19]
    SLICE_X76Y74         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       2.048     3.153    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X76Y74         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[15]/C
                         clock pessimism              0.430     3.583    
    SLICE_X76Y74         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     3.643    u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.643    
                         arrival time                           3.657    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/parallel_dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/parallel_dout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.059ns (30.570%)  route 0.134ns (69.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.172ns
    Source Clock Delay      (SCD):    3.485ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Net Delay (Source):      1.814ns (routing 0.619ns, distribution 1.195ns)
  Clock Net Delay (Destination): 2.067ns (routing 0.680ns, distribution 1.387ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.647    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.671 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.814     3.485    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/S_DCLK_O
    SLICE_X72Y48         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/parallel_dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y48         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     3.544 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/parallel_dout_reg[12]/Q
                         net (fo=2, routed)           0.134     3.678    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/slaveRegDo_muConfig[4140]_44[12]
    SLICE_X76Y48         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/parallel_dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       2.067     3.172    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/S_DCLK_O
    SLICE_X76Y48         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/parallel_dout_reg[11]/C
                         clock pessimism              0.427     3.599    
    SLICE_X76Y48         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     3.661    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/parallel_dout_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.661    
                         arrival time                           3.678    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.060ns (32.609%)  route 0.124ns (67.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.135ns
    Source Clock Delay      (SCD):    3.460ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Net Delay (Source):      1.789ns (routing 0.619ns, distribution 1.170ns)
  Clock Net Delay (Destination): 2.030ns (routing 0.680ns, distribution 1.350ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.647    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.671 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.789     3.460    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X73Y85         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y85         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     3.520 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/Q
                         net (fo=3, routed)           0.124     3.644    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_dly1[7]
    SLICE_X71Y86         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       2.030     3.135    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X71Y86         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[7]/C
                         clock pessimism              0.430     3.565    
    SLICE_X71Y86         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     3.627    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.627    
                         arrival time                           3.644    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/serial_dout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.058ns (45.312%)  route 0.070ns (54.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.114ns
    Source Clock Delay      (SCD):    3.446ns
    Clock Pessimism Removal (CPR):    -0.381ns
  Clock Net Delay (Source):      1.775ns (routing 0.619ns, distribution 1.156ns)
  Clock Net Delay (Destination): 2.009ns (routing 0.680ns, distribution 1.329ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.647    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.671 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.775     3.446    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/S_DCLK_O
    SLICE_X68Y102        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y102        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     3.504 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg[0]/Q
                         net (fo=1, routed)           0.070     3.574    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shadow_reg_n_0_[0]
    SLICE_X68Y101        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/serial_dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       2.009     3.114    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/S_DCLK_O
    SLICE_X68Y101        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/serial_dout_reg/C
                         clock pessimism              0.381     3.495    
    SLICE_X68Y101        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     3.557    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/serial_dout_reg
  -------------------------------------------------------------------
                         required time                         -3.557    
                         arrival time                           3.574    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/parallel_dout_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/parallel_dout_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.059ns (31.217%)  route 0.130ns (68.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.154ns
    Source Clock Delay      (SCD):    3.476ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Net Delay (Source):      1.805ns (routing 0.619ns, distribution 1.186ns)
  Clock Net Delay (Destination): 2.049ns (routing 0.680ns, distribution 1.369ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.647    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.671 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.805     3.476    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/S_DCLK_O
    SLICE_X77Y107        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/parallel_dout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y107        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     3.535 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/parallel_dout_reg[9]/Q
                         net (fo=2, routed)           0.130     3.665    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/slaveRegDo_muConfig[4111]_15[9]
    SLICE_X80Y107        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/parallel_dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       2.049     3.154    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/S_DCLK_O
    SLICE_X80Y107        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/parallel_dout_reg[8]/C
                         clock pessimism              0.430     3.584    
    SLICE_X80Y107        FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     3.646    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/parallel_dout_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.646    
                         arrival time                           3.665    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/parallel_dout_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/parallel_dout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.827ns
    Source Clock Delay      (SCD):    2.054ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Net Delay (Source):      1.141ns (routing 0.375ns, distribution 0.766ns)
  Clock Net Delay (Destination): 1.283ns (routing 0.416ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.896    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.913 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.141     2.054    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/S_DCLK_O
    SLICE_X80Y48         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/parallel_dout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y48         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.093 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/parallel_dout_reg[10]/Q
                         net (fo=2, routed)           0.033     2.126    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/Q[10]
    SLICE_X80Y48         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/parallel_dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.283     1.827    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/S_DCLK_O
    SLICE_X80Y48         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/parallel_dout_reg[9]/C
                         clock pessimism              0.233     2.060    
    SLICE_X80Y48         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     2.107    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/parallel_dout_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/shadow_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.081ns (45.000%)  route 0.099ns (55.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.133ns
    Source Clock Delay      (SCD):    3.459ns
    Clock Pessimism Removal (CPR):    -0.426ns
  Clock Net Delay (Source):      1.788ns (routing 0.619ns, distribution 1.169ns)
  Clock Net Delay (Destination): 2.028ns (routing 0.680ns, distribution 1.348ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.647    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.671 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.788     3.459    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/S_DCLK_O
    SLICE_X66Y57         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y57         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     3.517 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/current_state_reg[1]/Q
                         net (fo=21, routed)          0.075     3.592    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/current_state[1]
    SLICE_X68Y57         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.023     3.615 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/shadow[3]_i_1__27/O
                         net (fo=1, routed)           0.024     3.639    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/shadow[3]
    SLICE_X68Y57         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/shadow_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       2.028     3.133    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/S_DCLK_O
    SLICE_X68Y57         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/shadow_reg[3]/C
                         clock pessimism              0.426     3.560    
    SLICE_X68Y57         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     3.620    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/shadow_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.620    
                         arrival time                           3.639    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/parallel_dout_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/parallel_dout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.058ns (41.135%)  route 0.083ns (58.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.168ns
    Source Clock Delay      (SCD):    3.482ns
    Clock Pessimism Removal (CPR):    -0.375ns
  Clock Net Delay (Source):      1.811ns (routing 0.619ns, distribution 1.192ns)
  Clock Net Delay (Destination): 2.063ns (routing 0.680ns, distribution 1.383ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.647    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.671 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.811     3.482    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/S_DCLK_O
    SLICE_X76Y41         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/parallel_dout_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y41         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     3.540 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/parallel_dout_reg[11]/Q
                         net (fo=2, routed)           0.083     3.623    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/slaveRegDo_muConfig[4107]_11[11]
    SLICE_X76Y43         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/parallel_dout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       2.063     3.168    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/S_DCLK_O
    SLICE_X76Y43         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/parallel_dout_reg[10]/C
                         clock pessimism              0.375     3.544    
    SLICE_X76Y43         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     3.604    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/parallel_dout_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.604    
                         arrival time                           3.623    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/parallel_dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/parallel_dout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.807ns
    Source Clock Delay      (SCD):    2.037ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Net Delay (Source):      1.124ns (routing 0.375ns, distribution 0.749ns)
  Clock Net Delay (Destination): 1.263ns (routing 0.416ns, distribution 0.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.896    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.913 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.124     2.037    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/S_DCLK_O
    SLICE_X76Y107        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/parallel_dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y107        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.076 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/parallel_dout_reg[12]/Q
                         net (fo=2, routed)           0.035     2.111    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/Q[12]
    SLICE_X76Y107        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/parallel_dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.263     1.807    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/S_DCLK_O
    SLICE_X76Y107        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/parallel_dout_reg[11]/C
                         clock pessimism              0.236     2.043    
    SLICE_X76Y107        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.090    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/parallel_dout_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.021    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.999 }
Period(ns):         9.999
Sources:            { instance_name/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         9.999       8.430      RAMB18_X2Y26  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         9.999       8.430      RAMB36_X2Y22  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         9.999       8.430      RAMB36_X2Y21  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         9.999       8.430      RAMB36_X3Y22  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         9.999       8.430      RAMB36_X1Y23  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         9.999       8.430      RAMB36_X2Y23  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         9.999       8.430      RAMB36_X1Y15  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         9.999       8.430      RAMB36_X1Y16  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         9.999       8.430      RAMB36_X2Y15  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         9.999       8.430      RAMB36_X2Y14  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB18_X2Y26  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         4.999       4.457      RAMB18_X2Y26  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.457      RAMB36_X2Y22  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.458      RAMB36_X2Y22  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.457      RAMB36_X2Y21  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.458      RAMB36_X2Y21  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X3Y22  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.458      RAMB36_X3Y22  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y23  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X1Y23  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         4.999       4.457      RAMB18_X2Y26  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         4.999       4.458      RAMB18_X2Y26  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.457      RAMB36_X2Y22  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y22  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         5.000       4.458      RAMB36_X2Y21  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.458      RAMB36_X2Y21  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.457      RAMB36_X3Y22  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.458      RAMB36_X3Y22  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.458      RAMB36_X1Y23  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.999       4.458      RAMB36_X1Y23  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.560ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.560ns  (required time - arrival time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[127].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out2_clk_wiz_0 rise@4.999ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.339ns  (logic 1.322ns (30.468%)  route 3.017ns (69.532%))
  Logic Levels:           66  (CARRY8=65 SRLC32E=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.373ns = ( 8.373 - 4.999 ) 
    Source Clock Delay      (SCD):    3.011ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.900ns (routing 0.679ns, distribution 1.221ns)
  Clock Net Delay (Destination): 1.697ns (routing 0.618ns, distribution 1.079ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.083    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.111 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.900     3.011    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X61Y15         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     3.089 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/Q
                         net (fo=3, routed)           0.228     3.317    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/I0
    SLICE_X61Y15         SRLC32E (Prop_D6LUT_SLICEM_A[0]_Q)
                                                      0.122     3.439 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/Q
                         net (fo=1, routed)           0.352     3.791    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_6
    SLICE_X61Y16         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     3.908 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.934    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y17         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.949 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.975    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y18         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.990 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.016    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y19         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.031 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.057    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y20         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.072 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.098    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y21         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.113 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.139    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y22         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.154 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.180    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y23         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.195 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.221    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y24         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.236 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.262    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y25         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.277 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.303    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y26         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.318 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.344    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y27         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.359 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.385    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y28         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.400 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.426    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[25].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y29         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.441 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[25].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.052     4.493    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[27].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y30         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.508 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[27].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.534    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[29].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y31         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.549 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[29].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.575    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y32         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.590 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.616    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[33].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y33         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.631 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[33].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.657    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[35].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y34         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.672 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[35].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.698    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[37].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y35         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.713 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[37].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.739    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[39].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y36         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.754 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[39].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.780    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[41].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y37         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.795 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[41].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.821    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[43].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y38         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.836 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[43].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.862    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[45].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y39         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.877 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[45].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.903    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[47].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y40         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.918 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[47].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.944    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[49].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y41         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.959 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[49].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.985    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[51].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y42         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[51].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.026    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[53].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y43         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.041 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[53].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.067    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[55].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y44         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.082 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[55].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.108    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[57].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y45         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.123 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[57].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.149    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[59].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y46         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.164 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[59].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.190    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[61].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y47         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.205 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[61].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.231    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[63].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y48         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.246 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[63].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.272    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[65].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y49         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.287 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[65].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.313    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[67].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y50         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.328 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[67].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.354    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[69].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y51         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.369 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[69].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.395    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[71].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y52         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.410 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[71].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.436    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[73].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y53         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.451 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[73].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.477    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[75].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y54         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.492 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[75].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.518    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[77].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y55         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.533 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[77].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.559    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[79].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y56         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.574 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[79].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.600    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[81].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y57         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.615 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[81].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.641    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[83].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y58         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.656 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[83].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.682    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[85].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y59         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.697 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[85].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.723    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[87].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y60         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.738 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[87].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.764    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[89].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y61         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.779 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[89].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.805    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[91].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y62         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.820 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[91].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.846    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[93].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y63         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.861 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[93].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.887    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[95].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y64         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.902 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[95].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.928    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[97].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.943 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[97].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.969    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[99].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y66         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.984 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[99].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.010    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[101].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y67         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.025 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[101].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.051    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[103].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.066 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[103].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.092    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[105].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y69         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.107 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[105].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.133    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[107].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y70         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.148 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[107].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.174    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[109].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y71         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.189 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[109].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.215    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[111].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y72         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.230 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[111].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.256    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[113].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y73         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.271 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[113].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.297    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[115].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y74         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.312 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[115].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.338    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[117].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y75         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.353 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[117].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.379    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[119].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y76         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.394 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[119].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.420    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[121].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y77         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.435 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[121].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.461    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[123].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y78         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.476 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[123].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.502    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[125].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y79         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.517 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[125].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.543    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[127].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X61Y80         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060     6.603 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[127].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.747     7.350    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[127].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X65Y52         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[127].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      4.999     4.999 r  
    AH18                                              0.000     4.999 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     4.999    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     5.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.652    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.676 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.697     8.373    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[127].U_ALL_SRL_SLICE/DESIGN_CLK_I
    SLICE_X65Y52         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[127].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C
                         clock pessimism             -0.430     7.942    
                         clock uncertainty           -0.057     7.886    
    SLICE_X65Y52         FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     7.911    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[127].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
  -------------------------------------------------------------------
                         required time                          7.911    
                         arrival time                          -7.350    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.713ns  (required time - arrival time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[127].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out2_clk_wiz_0 rise@4.999ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.976ns  (logic 1.384ns (34.809%)  route 2.592ns (65.191%))
  Logic Levels:           65  (CARRY8=64 SRLC32E=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.318ns = ( 8.318 - 4.999 ) 
    Source Clock Delay      (SCD):    3.097ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.986ns (routing 0.679ns, distribution 1.307ns)
  Clock Net Delay (Destination): 1.642ns (routing 0.618ns, distribution 1.024ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.083    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.111 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.986     3.097    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X66Y73         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y73         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.176 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/Q
                         net (fo=3, routed)           0.677     3.853    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/I0
    SLICE_X57Y75         SRLC32E (Prop_B6LUT_SLICEM_A[0]_Q)
                                                      0.125     3.978 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlB/S1/Q
                         net (fo=1, routed)           0.016     3.994    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/sel[1]
    SLICE_X57Y75         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     4.184 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.210    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y76         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.225 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.251    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y77         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.266 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.292    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y78         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.307 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.333    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y79         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.348 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.374    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y80         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.389 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.415    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y81         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.430 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.456    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y82         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.471 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.497    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y83         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.512 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.538    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y84         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.553 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.579    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y85         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.594 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.620    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y86         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.635 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.661    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[25].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y87         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.676 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[25].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.702    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[27].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y88         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.717 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[27].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.743    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[29].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y89         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.758 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[29].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.052     4.810    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y90         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.825 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.851    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[33].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y91         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.866 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[33].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.892    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[35].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y92         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.907 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[35].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.933    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[37].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y93         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.948 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[37].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.974    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[39].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y94         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.989 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[39].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.015    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[41].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y95         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.030 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[41].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.056    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[43].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y96         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.071 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[43].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.097    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[45].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y97         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.112 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[45].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.138    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[47].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y98         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.153 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[47].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.179    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[49].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y99         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.194 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[49].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.220    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[51].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y100        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.235 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[51].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.261    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[53].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y101        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.276 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[53].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.302    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[55].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y102        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.317 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[55].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.343    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[57].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y103        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.358 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[57].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.384    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[59].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y104        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.399 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[59].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.425    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[61].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y105        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.440 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[61].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.466    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[63].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y106        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.481 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[63].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.507    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[65].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y107        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.522 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[65].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.548    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[67].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y108        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.563 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[67].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.589    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[69].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y109        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.604 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[69].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.630    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[71].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y110        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.645 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[71].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.671    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[73].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y111        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.686 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[73].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.712    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[75].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y112        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.727 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[75].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.753    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[77].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y113        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.768 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[77].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.794    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[79].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y114        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.809 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[79].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.835    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[81].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y115        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.850 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[81].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.876    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[83].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y116        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.891 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[83].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.917    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[85].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y117        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.932 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[85].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.958    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[87].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y118        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.973 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[87].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.999    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[89].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y119        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.014 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[89].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.040    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[91].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y120        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.055 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[91].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.081    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[93].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y121        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.096 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[93].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.122    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[95].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y122        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.137 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[95].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.163    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[97].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y123        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.178 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[97].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.204    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[99].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y124        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.219 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[99].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.245    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[101].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y125        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.260 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[101].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.286    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[103].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y126        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.301 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[103].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.327    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[105].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y127        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.342 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[105].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.368    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[107].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y128        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.383 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[107].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.409    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[109].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y129        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.424 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[109].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.450    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[111].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y130        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.465 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[111].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.491    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[113].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y131        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.506 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[113].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.532    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[115].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y132        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.547 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[115].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.573    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[117].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y133        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.588 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[117].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.614    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[119].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y134        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.629 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[119].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.655    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[121].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y135        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.670 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[121].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.696    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[123].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y136        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.711 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[123].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.737    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[125].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y137        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.752 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[125].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.778    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[127].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X57Y138        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060     6.838 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[127].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.235     7.073    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[127].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X59Y138        FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[127].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      4.999     4.999 r  
    AH18                                              0.000     4.999 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     4.999    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     5.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.652    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.676 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.642     8.318    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[127].U_ALL_SRL_SLICE/DESIGN_CLK_I
    SLICE_X59Y138        FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[127].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C
                         clock pessimism             -0.500     7.818    
                         clock uncertainty           -0.057     7.761    
    SLICE_X59Y138        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     7.786    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[127].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
  -------------------------------------------------------------------
                         required time                          7.786    
                         arrival time                          -7.073    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.858ns  (required time - arrival time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[3].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out2_clk_wiz_0 rise@4.999ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.782ns  (logic 0.077ns (2.036%)  route 3.705ns (97.964%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.482ns = ( 8.482 - 4.999 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    -0.481ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.910ns (routing 0.679ns, distribution 1.231ns)
  Clock Net Delay (Destination): 1.806ns (routing 0.618ns, distribution 1.188ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.083    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.111 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.910     3.021    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X63Y60         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     3.098 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[3]/Q
                         net (fo=72, routed)          3.705     6.803    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[3].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X2Y5          RAMB36E2                                     r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[3].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      4.999     4.999 r  
    AH18                                              0.000     4.999 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     4.999    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     5.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.652    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.676 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.806     8.482    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[3].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y5          RAMB36E2                                     r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[3].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.481     8.001    
                         clock uncertainty           -0.057     7.944    
    RAMB36_X2Y5          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.283     7.661    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[3].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.661    
                         arrival time                          -6.803    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.865ns  (required time - arrival time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[3].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out2_clk_wiz_0 rise@4.999ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 0.077ns (2.031%)  route 3.714ns (97.969%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.498ns = ( 8.498 - 4.999 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    -0.481ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.910ns (routing 0.679ns, distribution 1.231ns)
  Clock Net Delay (Destination): 1.822ns (routing 0.618ns, distribution 1.204ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.083    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.111 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.910     3.021    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X63Y60         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     3.098 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[3]/Q
                         net (fo=72, routed)          3.714     6.812    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[3].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X2Y2          RAMB36E2                                     r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[3].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      4.999     4.999 r  
    AH18                                              0.000     4.999 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     4.999    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     5.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.652    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.676 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.822     8.498    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[3].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E2                                     r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[3].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.481     8.017    
                         clock uncertainty           -0.057     7.960    
    RAMB36_X2Y2          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.283     7.677    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[3].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.677    
                         arrival time                          -6.812    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[3].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out2_clk_wiz_0 rise@4.999ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.720ns  (logic 0.077ns (2.070%)  route 3.643ns (97.930%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.494ns = ( 8.494 - 4.999 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    -0.481ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.910ns (routing 0.679ns, distribution 1.231ns)
  Clock Net Delay (Destination): 1.818ns (routing 0.618ns, distribution 1.200ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.083    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.111 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.910     3.021    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X63Y60         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     3.098 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[3]/Q
                         net (fo=72, routed)          3.643     6.741    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[3].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X2Y3          RAMB36E2                                     r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[3].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      4.999     4.999 r  
    AH18                                              0.000     4.999 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     4.999    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     5.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.652    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.676 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.818     8.494    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[3].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y3          RAMB36E2                                     r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[3].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.481     8.013    
                         clock uncertainty           -0.057     7.956    
    RAMB36_X2Y3          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.283     7.673    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[3].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.673    
                         arrival time                          -6.741    
  -------------------------------------------------------------------
                         slack                                  0.932    

Slack (MET) :             0.966ns  (required time - arrival time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[2].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out2_clk_wiz_0 rise@4.999ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.681ns  (logic 0.077ns (2.092%)  route 3.604ns (97.908%))
  Logic Levels:           0  
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.489ns = ( 8.489 - 4.999 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    -0.481ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.910ns (routing 0.679ns, distribution 1.231ns)
  Clock Net Delay (Destination): 1.813ns (routing 0.618ns, distribution 1.195ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.083    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.111 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.910     3.021    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X63Y60         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     3.098 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[3]/Q
                         net (fo=72, routed)          3.604     6.702    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[2].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X2Y4          RAMB36E2                                     r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[2].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      4.999     4.999 r  
    AH18                                              0.000     4.999 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     4.999    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     5.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.652    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.676 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.813     8.489    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[2].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y4          RAMB36E2                                     r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[2].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.481     8.008    
                         clock uncertainty           -0.057     7.951    
    RAMB36_X2Y4          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.283     7.668    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[2].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.668    
                         arrival time                          -6.702    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             1.024ns  (required time - arrival time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[2].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out2_clk_wiz_0 rise@4.999ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.519ns  (logic 0.080ns (2.273%)  route 3.439ns (97.727%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.366ns = ( 8.366 - 4.999 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    -0.481ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.887ns (routing 0.679ns, distribution 1.208ns)
  Clock Net Delay (Destination): 1.690ns (routing 0.618ns, distribution 1.072ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.083    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.111 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.887     2.998    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X58Y64         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.078 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/Q
                         net (fo=72, routed)          3.439     6.517    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[2].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X1Y8          RAMB36E2                                     r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[2].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      4.999     4.999 r  
    AH18                                              0.000     4.999 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     4.999    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     5.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.652    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.676 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.690     8.366    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[2].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y8          RAMB36E2                                     r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[2].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.481     7.885    
                         clock uncertainty           -0.057     7.828    
    RAMB36_X1Y8          RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.287     7.541    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[2].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.541    
                         arrival time                          -6.517    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             1.034ns  (required time - arrival time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out2_clk_wiz_0 rise@4.999ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.550ns  (logic 0.080ns (2.254%)  route 3.470ns (97.746%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.360ns = ( 8.360 - 4.999 ) 
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    -0.433ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.897ns (routing 0.679ns, distribution 1.218ns)
  Clock Net Delay (Destination): 1.684ns (routing 0.618ns, distribution 1.066ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.083    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.111 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.897     3.008    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X62Y62         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y62         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.088 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[4]/Q
                         net (fo=72, routed)          3.470     6.558    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[4]
    RAMB36_X1Y16         RAMB36E2                                     r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      4.999     4.999 r  
    AH18                                              0.000     4.999 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     4.999    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     5.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.652    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.676 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.684     8.360    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y16         RAMB36E2                                     r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.433     7.926    
                         clock uncertainty           -0.057     7.870    
    RAMB36_X1Y16         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.277     7.593    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.593    
                         arrival time                          -6.558    
  -------------------------------------------------------------------
                         slack                                  1.034    

Slack (MET) :             1.060ns  (required time - arrival time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[2].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out2_clk_wiz_0 rise@4.999ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.594ns  (logic 0.077ns (2.142%)  route 3.517ns (97.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.496ns = ( 8.496 - 4.999 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    -0.481ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.910ns (routing 0.679ns, distribution 1.231ns)
  Clock Net Delay (Destination): 1.820ns (routing 0.618ns, distribution 1.202ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.083    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.111 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.910     3.021    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X63Y60         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     3.098 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[3]/Q
                         net (fo=72, routed)          3.517     6.615    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[2].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X2Y10         RAMB36E2                                     r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[2].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      4.999     4.999 r  
    AH18                                              0.000     4.999 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     4.999    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     5.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.652    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.676 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.820     8.496    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[2].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y10         RAMB36E2                                     r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[2].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.481     8.015    
                         clock uncertainty           -0.057     7.958    
    RAMB36_X2Y10         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.283     7.675    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[2].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.675    
                         arrival time                          -6.615    
  -------------------------------------------------------------------
                         slack                                  1.060    

Slack (MET) :             1.070ns  (required time - arrival time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[2].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out2_clk_wiz_0 rise@4.999ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.480ns  (logic 0.080ns (2.299%)  route 3.400ns (97.701%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.373ns = ( 8.373 - 4.999 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    -0.481ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.887ns (routing 0.679ns, distribution 1.208ns)
  Clock Net Delay (Destination): 1.697ns (routing 0.618ns, distribution 1.079ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.083    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.111 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.887     2.998    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X58Y64         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y64         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.078 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/Q
                         net (fo=72, routed)          3.400     6.478    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[2].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X1Y10         RAMB36E2                                     r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[2].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      4.999     4.999 r  
    AH18                                              0.000     4.999 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     4.999    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     5.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.652    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.676 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.697     8.373    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[2].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E2                                     r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[2].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.481     7.892    
                         clock uncertainty           -0.057     7.835    
    RAMB36_X1Y10         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.287     7.548    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[2].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.548    
                         arrival time                          -6.478    
  -------------------------------------------------------------------
                         slack                                  1.070    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_data_reg[706]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][708]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.058ns (24.473%)  route 0.179ns (75.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.058ns
    Source Clock Delay      (SCD):    3.364ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Net Delay (Source):      1.688ns (routing 0.618ns, distribution 1.070ns)
  Clock Net Delay (Destination): 1.947ns (routing 0.679ns, distribution 1.268ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.652    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.676 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.688     3.364    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X64Y114        FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_data_reg[706]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y114        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     3.422 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_data_reg[706]/Q
                         net (fo=2, routed)           0.179     3.601    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/TRIGGER_I[708]
    SLICE_X64Y124        SRL16E                                       r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][708]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.083    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.111 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.947     3.058    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X64Y124        SRL16E                                       r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][708]_srl8/CLK
                         clock pessimism              0.500     3.558    
    SLICE_X64Y124        SRL16E (Hold_E6LUT_SLICEM_CLK_D)
                                                      0.026     3.584    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][708]_srl8
  -------------------------------------------------------------------
                         required time                         -3.584    
                         arrival time                           3.601    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_data_reg[724]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[724]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.060ns (34.884%)  route 0.112ns (65.116%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.002ns
    Source Clock Delay      (SCD):    3.345ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Net Delay (Source):      1.669ns (routing 0.618ns, distribution 1.051ns)
  Clock Net Delay (Destination): 1.891ns (routing 0.679ns, distribution 1.212ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.652    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.676 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.669     3.345    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X61Y118        FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_data_reg[724]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y118        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     3.405 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_data_reg[724]/Q
                         net (fo=2, routed)           0.112     3.517    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[724]
    SLICE_X59Y119        FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[724]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.083    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.111 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.891     3.002    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X59Y119        FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[724]/C
                         clock pessimism              0.435     3.438    
    SLICE_X59Y119        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     3.500    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[724]
  -------------------------------------------------------------------
                         required time                         -3.500    
                         arrival time                           3.517    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_data_reg[585]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[585]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.060ns (46.875%)  route 0.068ns (53.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.030ns
    Source Clock Delay      (SCD):    3.369ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Net Delay (Source):      1.693ns (routing 0.618ns, distribution 1.075ns)
  Clock Net Delay (Destination): 1.919ns (routing 0.679ns, distribution 1.240ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.652    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.676 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.693     3.369    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X65Y110        FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_data_reg[585]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y110        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     3.429 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_data_reg[585]/Q
                         net (fo=2, routed)           0.068     3.497    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[585]
    SLICE_X65Y111        FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[585]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.083    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.111 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.919     3.030    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X65Y111        FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[585]/C
                         clock pessimism              0.387     3.417    
    SLICE_X65Y111        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     3.479    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[585]
  -------------------------------------------------------------------
                         required time                         -3.479    
                         arrival time                           3.497    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[985]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[985]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.059ns (46.825%)  route 0.067ns (53.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.003ns
    Source Clock Delay      (SCD):    3.344ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Net Delay (Source):      1.668ns (routing 0.618ns, distribution 1.050ns)
  Clock Net Delay (Destination): 1.892ns (routing 0.679ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.652    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.676 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.668     3.344    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X60Y79         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[985]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y79         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     3.403 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[985]/Q
                         net (fo=3, routed)           0.067     3.470    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[985]
    SLICE_X60Y78         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[985]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.083    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.111 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.892     3.003    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X60Y78         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[985]/C
                         clock pessimism              0.386     3.390    
    SLICE_X60Y78         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     3.452    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[985]
  -------------------------------------------------------------------
                         required time                         -3.452    
                         arrival time                           3.470    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[571]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[571]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.058ns (32.584%)  route 0.120ns (67.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.000ns
    Source Clock Delay      (SCD):    3.343ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Net Delay (Source):      1.667ns (routing 0.618ns, distribution 1.049ns)
  Clock Net Delay (Destination): 1.889ns (routing 0.679ns, distribution 1.210ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.652    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.676 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.667     3.343    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X61Y112        FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[571]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y112        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     3.401 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[571]/Q
                         net (fo=3, routed)           0.120     3.521    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[571]
    SLICE_X59Y110        FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[571]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.083    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.111 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.889     3.000    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X59Y110        FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[571]/C
                         clock pessimism              0.435     3.436    
    SLICE_X59Y110        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     3.498    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[571]
  -------------------------------------------------------------------
                         required time                         -3.498    
                         arrival time                           3.521    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_data_reg[876]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][878]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.058ns (28.019%)  route 0.149ns (71.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.037ns
    Source Clock Delay      (SCD):    3.344ns
    Clock Pessimism Removal (CPR):    -0.442ns
  Clock Net Delay (Source):      1.668ns (routing 0.618ns, distribution 1.050ns)
  Clock Net Delay (Destination): 1.926ns (routing 0.679ns, distribution 1.247ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.652    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.676 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.668     3.344    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X63Y138        FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_data_reg[876]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y138        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     3.402 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_data_reg[876]/Q
                         net (fo=2, routed)           0.149     3.551    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/TRIGGER_I[878]
    SLICE_X64Y139        SRL16E                                       r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][878]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.083    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.111 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.926     3.037    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X64Y139        SRL16E                                       r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][878]_srl8/CLK
                         clock pessimism              0.442     3.480    
    SLICE_X64Y139        SRL16E (Hold_G5LUT_SLICEM_CLK_D)
                                                      0.047     3.527    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][878]_srl8
  -------------------------------------------------------------------
                         required time                         -3.527    
                         arrival time                           3.551    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[363]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[363]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.057ns (32.203%)  route 0.120ns (67.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    3.334ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Net Delay (Source):      1.658ns (routing 0.618ns, distribution 1.040ns)
  Clock Net Delay (Destination): 1.877ns (routing 0.679ns, distribution 1.198ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.652    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.676 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.658     3.334    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X61Y99         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[363]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     3.391 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[363]/Q
                         net (fo=3, routed)           0.120     3.511    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[363]
    SLICE_X59Y97         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[363]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.083    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.111 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.877     2.988    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X59Y97         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[363]/C
                         clock pessimism              0.435     3.424    
    SLICE_X59Y97         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     3.486    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[363]
  -------------------------------------------------------------------
                         required time                         -3.486    
                         arrival time                           3.511    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_data_reg[316]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[316]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.175ns  (logic 0.058ns (33.143%)  route 0.117ns (66.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.985ns
    Source Clock Delay      (SCD):    3.331ns
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Net Delay (Source):      1.655ns (routing 0.618ns, distribution 1.037ns)
  Clock Net Delay (Destination): 1.874ns (routing 0.679ns, distribution 1.195ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.652    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.676 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.655     3.331    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X61Y96         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_data_reg[316]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y96         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.058     3.389 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_data_reg[316]/Q
                         net (fo=2, routed)           0.117     3.506    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[316]
    SLICE_X60Y95         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[316]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.083    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.111 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.874     2.985    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X60Y95         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[316]/C
                         clock pessimism              0.435     3.421    
    SLICE_X60Y95         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     3.481    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[316]
  -------------------------------------------------------------------
                         required time                         -3.481    
                         arrival time                           3.506    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[686]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[686]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.060ns (42.857%)  route 0.080ns (57.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.013ns
    Source Clock Delay      (SCD):    3.349ns
    Clock Pessimism Removal (CPR):    -0.389ns
  Clock Net Delay (Source):      1.673ns (routing 0.618ns, distribution 1.055ns)
  Clock Net Delay (Destination): 1.902ns (routing 0.679ns, distribution 1.223ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.652    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.676 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.673     3.349    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X60Y118        FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[686]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y118        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     3.409 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[686]/Q
                         net (fo=3, routed)           0.080     3.489    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[686]
    SLICE_X60Y117        FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[686]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.083    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.111 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.902     3.013    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X60Y117        FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[686]/C
                         clock pessimism              0.389     3.402    
    SLICE_X60Y117        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     3.462    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[686]
  -------------------------------------------------------------------
                         required time                         -3.462    
                         arrival time                           3.489    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[853]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[853]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.061ns (44.203%)  route 0.077ns (55.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.015ns
    Source Clock Delay      (SCD):    3.351ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Net Delay (Source):      1.675ns (routing 0.618ns, distribution 1.057ns)
  Clock Net Delay (Destination): 1.904ns (routing 0.679ns, distribution 1.225ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.652    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.676 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.675     3.351    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X59Y68         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[853]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y68         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     3.412 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[853]/Q
                         net (fo=3, routed)           0.077     3.489    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[853]
    SLICE_X59Y69         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[853]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.083    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.111 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.904     3.015    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X59Y69         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[853]/C
                         clock pessimism              0.387     3.402    
    SLICE_X59Y69         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     3.462    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[853]
  -------------------------------------------------------------------
                         required time                         -3.462    
                         arrival time                           3.489    
  -------------------------------------------------------------------
                         slack                                  0.027    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         4.999
Sources:            { instance_name/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.000         4.999       1.999      PS8_X0Y0      mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.000         4.999       1.999      PS8_X0Y0      mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.355         4.999       3.644      RAMB18_X2Y26  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         4.999       3.644      RAMB36_X2Y22  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         4.999       3.644      RAMB36_X2Y21  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         4.999       3.644      RAMB36_X3Y22  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         4.999       3.644      RAMB36_X1Y23  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         4.999       3.644      RAMB36_X2Y23  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         4.999       3.644      RAMB36_X1Y15  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         4.999       3.644      RAMB36_X1Y16  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.500         2.500       1.000      PS8_X0Y0      mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.500         2.500       1.000      PS8_X0Y0      mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.500         2.500       1.000      PS8_X0Y0      mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.500         2.500       1.000      PS8_X0Y0      mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB18_X2Y26  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB18_X2Y26  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X2Y22  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X2Y22  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X2Y21  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X2Y21  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.500         2.500       1.000      PS8_X0Y0      mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.500         2.500       1.000      PS8_X0Y0      mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.500         2.500       1.000      PS8_X0Y0      mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.500         2.500       1.000      PS8_X0Y0      mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB18_X2Y26  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB18_X2Y26  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X2Y22  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X2Y22  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X2Y21  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.500       1.958      RAMB36_X2Y21  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.459ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.459ns  (required time - arrival time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/pr_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.264ns  (logic 0.077ns (6.092%)  route 1.187ns (93.908%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.753ns = ( 11.753 - 10.000 ) 
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.168ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.787ns (routing 0.852ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.585ns (routing 0.768ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y84        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.787     1.995    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X67Y80         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y80         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.072 r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           1.187     3.259    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/lpf_int
    SLICE_X70Y78         FDSE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/pr_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y84        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.585    11.753    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X70Y78         FDSE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/pr_reg/C
                         clock pessimism              0.168    11.921    
                         clock uncertainty           -0.130    11.792    
    SLICE_X70Y78         FDSE (Setup_HFF2_SLICEM_C_S)
                                                     -0.074    11.718    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/pr_reg
  -------------------------------------------------------------------
                         required time                         11.718    
                         arrival time                          -3.259    
  -------------------------------------------------------------------
                         slack                                  8.459    

Slack (MET) :             8.677ns  (required time - arrival time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/Core_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.077ns (7.123%)  route 1.004ns (92.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.738ns = ( 11.738 - 10.000 ) 
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.787ns (routing 0.852ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.768ns, distribution 0.802ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y84        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.787     1.995    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X67Y80         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y80         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.072 r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           1.004     3.076    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/lpf_int
    SLICE_X68Y77         FDSE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/Core_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y84        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.570    11.738    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X68Y77         FDSE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/Core_reg/C
                         clock pessimism              0.219    11.957    
                         clock uncertainty           -0.130    11.827    
    SLICE_X68Y77         FDSE (Setup_DFF_SLICEL_C_S)
                                                     -0.074    11.753    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                         11.753    
                         arrival time                          -3.076    
  -------------------------------------------------------------------
                         slack                                  8.677    

Slack (MET) :             8.677ns  (required time - arrival time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/from_sys_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.077ns (7.123%)  route 1.004ns (92.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.738ns = ( 11.738 - 10.000 ) 
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.787ns (routing 0.852ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.768ns, distribution 0.802ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y84        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.787     1.995    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X67Y80         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y80         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.072 r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           1.004     3.076    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/lpf_int
    SLICE_X68Y77         FDSE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/from_sys_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y84        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.570    11.738    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X68Y77         FDSE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/from_sys_reg/C
                         clock pessimism              0.219    11.957    
                         clock uncertainty           -0.130    11.827    
    SLICE_X68Y77         FDSE (Setup_DFF2_SLICEL_C_S)
                                                     -0.074    11.753    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                         11.753    
                         arrival time                          -3.076    
  -------------------------------------------------------------------
                         slack                                  8.677    

Slack (MET) :             8.677ns  (required time - arrival time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.081ns  (logic 0.077ns (7.123%)  route 1.004ns (92.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.738ns = ( 11.738 - 10.000 ) 
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.787ns (routing 0.852ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.570ns (routing 0.768ns, distribution 0.802ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y84        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.787     1.995    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X67Y80         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y80         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     2.072 r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           1.004     3.076    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/lpf_int
    SLICE_X68Y77         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y84        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.570    11.738    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X68Y77         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg/C
                         clock pessimism              0.219    11.957    
                         clock uncertainty           -0.130    11.827    
    SLICE_X68Y77         FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.074    11.753    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/seq_clr_reg
  -------------------------------------------------------------------
                         required time                         11.753    
                         arrival time                          -3.076    
  -------------------------------------------------------------------
                         slack                                  8.677    

Slack (MET) :             8.731ns  (required time - arrival time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.080ns (6.926%)  route 1.075ns (93.074%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.742ns = ( 11.742 - 10.000 ) 
    Source Clock Delay      (SCD):    1.995ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.787ns (routing 0.852ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.768ns, distribution 0.806ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y84        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.787     1.995    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X67Y80         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y80         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.075 r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           1.075     3.150    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d2
    SLICE_X67Y80         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y84        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.574    11.742    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X67Y80         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism              0.244    11.986    
                         clock uncertainty           -0.130    11.856    
    SLICE_X67Y80         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025    11.881    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                         11.881    
                         arrival time                          -3.150    
  -------------------------------------------------------------------
                         slack                                  8.731    

Slack (MET) :             8.880ns  (required time - arrival time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.080ns (7.944%)  route 0.927ns (92.056%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.650ns = ( 11.650 - 10.000 ) 
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.683ns (routing 0.852ns, distribution 0.831ns)
  Clock Net Delay (Destination): 1.482ns (routing 0.768ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y84        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.683     1.891    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X65Y83         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     1.971 r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=1, routed)           0.927     2.898    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d3
    SLICE_X65Y83         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y84        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.482    11.650    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X65Y83         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                         clock pessimism              0.233    11.883    
                         clock uncertainty           -0.130    11.753    
    SLICE_X65Y83         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    11.778    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4
  -------------------------------------------------------------------
                         required time                         11.778    
                         arrival time                          -2.898    
  -------------------------------------------------------------------
                         slack                                  8.880    

Slack (MET) :             9.088ns  (required time - arrival time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.147ns (17.927%)  route 0.673ns (82.073%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.742ns = ( 11.742 - 10.000 ) 
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.683ns (routing 0.852ns, distribution 0.831ns)
  Clock Net Delay (Destination): 1.574ns (routing 0.768ns, distribution 0.806ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y84        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.683     1.891    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X65Y83         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     1.970 r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/Q
                         net (fo=2, routed)           0.646     2.616    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr
    SLICE_X67Y80         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.068     2.684 r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.027     2.711    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int0__0
    SLICE_X67Y80         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y84        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.574    11.742    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X67Y80         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.162    11.904    
                         clock uncertainty           -0.130    11.774    
    SLICE_X67Y80         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    11.799    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                         11.799    
                         arrival time                          -2.711    
  -------------------------------------------------------------------
                         slack                                  9.088    

Slack (MET) :             9.108ns  (required time - arrival time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.081ns (10.398%)  route 0.698ns (89.602%))
  Logic Levels:           0  
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.650ns = ( 11.650 - 10.000 ) 
    Source Clock Delay      (SCD):    1.891ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.683ns (routing 0.852ns, distribution 0.831ns)
  Clock Net Delay (Destination): 1.482ns (routing 0.768ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y84        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.683     1.891    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X65Y83         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y83         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.972 r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.698     2.670    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d2
    SLICE_X65Y83         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y84        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.482    11.650    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X65Y83         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism              0.233    11.883    
                         clock uncertainty           -0.130    11.753    
    SLICE_X65Y83         FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.025    11.778    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                         11.778    
                         arrival time                          -2.670    
  -------------------------------------------------------------------
                         slack                                  9.108    

Slack (MET) :             9.311ns  (required time - arrival time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.226ns (39.236%)  route 0.350ns (60.764%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.739ns = ( 11.739 - 10.000 ) 
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.780ns (routing 0.852ns, distribution 0.928ns)
  Clock Net Delay (Destination): 1.571ns (routing 0.768ns, distribution 0.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y84        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.780     1.988    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X68Y76         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y76         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.068 r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/Q
                         net (fo=7, routed)           0.300     2.368    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/Q[0]
    SLICE_X68Y76         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     2.514 r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[3]_i_1/O
                         net (fo=1, routed)           0.050     2.564    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int0[3]
    SLICE_X68Y76         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y84        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.571    11.739    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X68Y76         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]/C
                         clock pessimism              0.241    11.980    
                         clock uncertainty           -0.130    11.850    
    SLICE_X68Y76         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    11.875    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[3]
  -------------------------------------------------------------------
                         required time                         11.875    
                         arrival time                          -2.564    
  -------------------------------------------------------------------
                         slack                                  9.311    

Slack (MET) :             9.333ns  (required time - arrival time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.238ns (42.960%)  route 0.316ns (57.040%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.739ns = ( 11.739 - 10.000 ) 
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.780ns (routing 0.852ns, distribution 0.928ns)
  Clock Net Delay (Destination): 1.571ns (routing 0.768ns, distribution 0.803ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180     0.180    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y84        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.208 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.780     1.988    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X68Y76         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y76         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.068 r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/Q
                         net (fo=7, routed)           0.300     2.368    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/Q[0]
    SLICE_X68Y76         LUT5 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.158     2.526 r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[4]_i_1/O
                         net (fo=1, routed)           0.016     2.542    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int0[4]
    SLICE_X68Y76         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143    10.143    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y84        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.168 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.571    11.739    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X68Y76         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism              0.241    11.980    
                         clock uncertainty           -0.130    11.850    
    SLICE_X68Y76         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    11.875    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                         11.875    
                         arrival time                          -2.542    
  -------------------------------------------------------------------
                         slack                                  9.333    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/Core_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/from_sys_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.072ns (71.287%)  route 0.029ns (28.713%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    1.120ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      0.981ns (routing 0.466ns, distribution 0.515ns)
  Clock Net Delay (Destination): 1.116ns (routing 0.527ns, distribution 0.589ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y84        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=34, routed)          0.981     1.120    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X68Y77         FDSE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/Core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y77         FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.159 r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/Core_reg/Q
                         net (fo=2, routed)           0.023     1.182    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/MB_out
    SLICE_X68Y77         LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.033     1.215 r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/from_sys_i_1/O
                         net (fo=1, routed)           0.006     1.221    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/from_sys_i_1_n_0
    SLICE_X68Y77         FDSE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/from_sys_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y84        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.116     1.288    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X68Y77         FDSE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/from_sys_reg/C
                         clock pessimism             -0.162     1.126    
    SLICE_X68Y77         FDSE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.173    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/from_sys_reg
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.077ns (69.369%)  route 0.034ns (30.631%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns
    Source Clock Delay      (SCD):    1.121ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      0.982ns (routing 0.466ns, distribution 0.516ns)
  Clock Net Delay (Destination): 1.120ns (routing 0.527ns, distribution 0.593ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y84        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=34, routed)          0.982     1.121    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X68Y76         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y76         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.160 r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/Q
                         net (fo=3, routed)           0.028     1.188    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/seq_cnt[5]
    SLICE_X68Y76         LUT4 (Prop_H5LUT_SLICEL_I3_O)
                                                      0.038     1.226 r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/core_dec[0]_i_1/O
                         net (fo=1, routed)           0.006     1.232    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/core_dec[0]_i_1_n_0
    SLICE_X68Y76         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y84        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.120     1.292    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X68Y76         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]/C
                         clock pessimism             -0.156     1.136    
    SLICE_X68Y76         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.183    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.183    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.038ns (36.893%)  route 0.065ns (63.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    1.124ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Net Delay (Source):      0.985ns (routing 0.466ns, distribution 0.519ns)
  Clock Net Delay (Destination): 1.121ns (routing 0.527ns, distribution 0.594ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y84        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=34, routed)          0.985     1.124    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X67Y80         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y80         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.162 r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.065     1.227    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/p_2_in
    SLICE_X67Y80         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y84        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.121     1.293    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/slowest_sync_clk
    SLICE_X67Y80         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                         clock pessimism             -0.163     1.130    
    SLICE_X67Y80         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     1.177    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.061ns (59.223%)  route 0.042ns (40.777%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    1.121ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      0.982ns (routing 0.466ns, distribution 0.516ns)
  Clock Net Delay (Destination): 1.116ns (routing 0.527ns, distribution 0.589ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y84        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=34, routed)          0.982     1.121    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X68Y76         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y76         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.160 r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/Q
                         net (fo=3, routed)           0.026     1.186    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/Q[5]
    SLICE_X68Y76         LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.022     1.208 r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[5]_i_2/O
                         net (fo=1, routed)           0.016     1.224    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int0[5]
    SLICE_X68Y76         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y84        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.116     1.288    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X68Y76         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism             -0.161     1.127    
    SLICE_X68Y76         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     1.173    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.072ns (68.571%)  route 0.033ns (31.429%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    1.121ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      0.982ns (routing 0.466ns, distribution 0.516ns)
  Clock Net Delay (Destination): 1.116ns (routing 0.527ns, distribution 0.589ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y84        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=34, routed)          0.982     1.121    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X68Y76         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y76         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.160 r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           0.027     1.187    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/Q[1]
    SLICE_X68Y76         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.033     1.220 r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[2]_i_1/O
                         net (fo=1, routed)           0.006     1.226    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int0[2]
    SLICE_X68Y76         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y84        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.116     1.288    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X68Y76         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism             -0.161     1.127    
    SLICE_X68Y76         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.174    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.105ns  (logic 0.072ns (68.571%)  route 0.033ns (31.429%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    1.121ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Net Delay (Source):      0.982ns (routing 0.466ns, distribution 0.516ns)
  Clock Net Delay (Destination): 1.116ns (routing 0.527ns, distribution 0.589ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y84        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=34, routed)          0.982     1.121    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X68Y76         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y76         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.160 r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           0.027     1.187    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/Q[1]
    SLICE_X68Y76         LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.033     1.220 r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int[4]_i_1/O
                         net (fo=1, routed)           0.006     1.226    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int0[4]
    SLICE_X68Y76         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y84        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.116     1.288    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X68Y76         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]/C
                         clock pessimism             -0.161     1.127    
    SLICE_X68Y76         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.174    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/q_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.038ns (34.862%)  route 0.071ns (65.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.294ns
    Source Clock Delay      (SCD):    1.125ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Net Delay (Source):      0.986ns (routing 0.466ns, distribution 0.520ns)
  Clock Net Delay (Destination): 1.122ns (routing 0.527ns, distribution 0.595ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y84        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=34, routed)          0.986     1.125    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X67Y80         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y80         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.163 r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/Q
                         net (fo=1, routed)           0.071     1.234    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d3
    SLICE_X67Y80         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y84        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.122     1.294    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X67Y80         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                         clock pessimism             -0.163     1.131    
    SLICE_X67Y80         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.177    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.071ns (57.258%)  route 0.053ns (42.742%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns
    Source Clock Delay      (SCD):    1.124ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Net Delay (Source):      0.985ns (routing 0.466ns, distribution 0.519ns)
  Clock Net Delay (Destination): 1.120ns (routing 0.527ns, distribution 0.593ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y84        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=34, routed)          0.985     1.124    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X68Y76         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y76         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.163 r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[1]/Q
                         net (fo=2, routed)           0.047     1.210    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/core_dec_reg_n_0_[1]
    SLICE_X68Y77         LUT2 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.032     1.242 r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/core_dec[2]_i_1/O
                         net (fo=1, routed)           0.006     1.248    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/core_dec[2]_i_1_n_0
    SLICE_X68Y77         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y84        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.120     1.292    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X68Y77         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]/C
                         clock pessimism             -0.150     1.142    
    SLICE_X68Y77         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.189    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/core_dec_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/Core_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/Core_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.074ns (65.487%)  route 0.039ns (34.513%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    1.120ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      0.981ns (routing 0.466ns, distribution 0.515ns)
  Clock Net Delay (Destination): 1.116ns (routing 0.527ns, distribution 0.589ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y84        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=34, routed)          0.981     1.120    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X68Y77         FDSE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/Core_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y77         FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.159 r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/Core_reg/Q
                         net (fo=2, routed)           0.023     1.182    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/MB_out
    SLICE_X68Y77         LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.035     1.217 r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/Core_i_1/O
                         net (fo=1, routed)           0.016     1.233    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/Core_i_1_n_0
    SLICE_X68Y77         FDSE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/Core_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y84        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.116     1.288    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X68Y77         FDSE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/Core_reg/C
                         clock pessimism             -0.162     1.126    
    SLICE_X68Y77         FDSE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.172    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/Core_reg
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.126ns  (logic 0.062ns (49.206%)  route 0.064ns (50.794%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns
    Source Clock Delay      (SCD):    1.124ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Net Delay (Source):      0.985ns (routing 0.466ns, distribution 0.519ns)
  Clock Net Delay (Destination): 1.120ns (routing 0.527ns, distribution 0.593ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.122     0.122    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y84        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.139 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=34, routed)          0.985     1.124    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X68Y76         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y76         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.163 r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[0]/Q
                         net (fo=1, routed)           0.047     1.210    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg_n_0_[0]
    SLICE_X68Y77         LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.023     1.233 r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/pr_dec[2]_i_1/O
                         net (fo=1, routed)           0.017     1.250    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/p_3_out[2]
    SLICE_X68Y77         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y84        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.120     1.292    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/slowest_sync_clk
    SLICE_X68Y77         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]/C
                         clock pessimism             -0.150     1.142    
    SLICE_X68Y77         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.188    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/SEQ/pr_dec_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     SRL16E/CLK  n/a            1.064         10.000      8.936      SLICE_X67Y79  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     FDRE/C      n/a            0.550         10.000      9.450      SLICE_X70Y78  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Min Period        n/a     FDRE/C      n/a            0.550         10.000      9.450      SLICE_X67Y80  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.550         10.000      9.450      SLICE_X67Y80  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.550         10.000      9.450      SLICE_X67Y80  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.550         10.000      9.450      SLICE_X65Y83  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.550         10.000      9.450      SLICE_X65Y83  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.550         10.000      9.450      SLICE_X65Y83  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.550         10.000      9.450      SLICE_X67Y80  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/lpf_asr_reg/C
Min Period        n/a     FDRE/C      n/a            0.550         10.000      9.450      SLICE_X65Y83  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/lpf_exr_reg/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         5.000       4.468      SLICE_X67Y79  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         5.000       4.468      SLICE_X67Y79  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.275         5.000       4.725      SLICE_X70Y78  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Fast    FDRE/C      n/a            0.275         5.000       4.725      SLICE_X70Y78  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Slow    FDRE/C      n/a            0.275         5.000       4.725      SLICE_X67Y80  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.275         5.000       4.725      SLICE_X67Y80  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.275         5.000       4.725      SLICE_X67Y80  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.275         5.000       4.725      SLICE_X67Y80  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.275         5.000       4.725      SLICE_X67Y80  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.275         5.000       4.725      SLICE_X67Y80  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         5.000       4.468      SLICE_X67Y79  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         5.000       4.468      SLICE_X67Y79  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.275         5.000       4.725      SLICE_X70Y78  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Fast    FDRE/C      n/a            0.275         5.000       4.725      SLICE_X70Y78  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Slow    FDRE/C      n/a            0.275         5.000       4.725      SLICE_X67Y80  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.275         5.000       4.725      SLICE_X67Y80  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.275         5.000       4.725      SLICE_X67Y80  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
High Pulse Width  Fast    FDRE/C      n/a            0.275         5.000       4.725      SLICE_X67Y80  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
High Pulse Width  Slow    FDRE/C      n/a            0.275         5.000       4.725      SLICE_X67Y80  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
High Pulse Width  Fast    FDRE/C      n/a            0.275         5.000       4.725      SLICE_X67Y80  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       15.988ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.988ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.741ns  (logic 0.376ns (21.597%)  route 1.365ns (78.403%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -7.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    7.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.196ns (routing 0.171ns, distribution 1.025ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.196     7.036    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y157        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y157        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     7.112 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.268     7.380    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X95Y158        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.088     7.468 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.334     7.802    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X92Y157        LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     7.925 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.338     8.263    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X97Y158        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.089     8.352 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.425     8.777    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                          -8.777    
  -------------------------------------------------------------------
                         slack                                 15.988    

Slack (MET) :             19.748ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.415ns  (logic 5.338ns (71.989%)  route 2.077ns (28.011%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.472ns = ( 52.472 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.939ns (routing 0.155ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.711    30.811    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X95Y150        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099    30.910 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.046    31.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X84Y81         LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051    32.007 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.090    32.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X84Y81         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.088    32.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.230    32.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X81Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.939    52.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X81Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.000    52.472    
                         clock uncertainty           -0.235    52.237    
    SLICE_X81Y81         FDRE (Setup_BFF2_SLICEM_C_R)
                                                     -0.074    52.163    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         52.163    
                         arrival time                         -32.415    
  -------------------------------------------------------------------
                         slack                                 19.748    

Slack (MET) :             19.748ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.415ns  (logic 5.338ns (71.989%)  route 2.077ns (28.011%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.472ns = ( 52.472 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.939ns (routing 0.155ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.711    30.811    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X95Y150        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099    30.910 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.046    31.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X84Y81         LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051    32.007 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.090    32.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X84Y81         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.088    32.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.230    32.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X81Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.939    52.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X81Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.000    52.472    
                         clock uncertainty           -0.235    52.237    
    SLICE_X81Y81         FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.074    52.163    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         52.163    
                         arrival time                         -32.415    
  -------------------------------------------------------------------
                         slack                                 19.748    

Slack (MET) :             19.748ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.415ns  (logic 5.338ns (71.989%)  route 2.077ns (28.011%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.472ns = ( 52.472 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.939ns (routing 0.155ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.711    30.811    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X95Y150        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099    30.910 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.046    31.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X84Y81         LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051    32.007 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.090    32.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X84Y81         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.088    32.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.230    32.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X81Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.939    52.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X81Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.000    52.472    
                         clock uncertainty           -0.235    52.237    
    SLICE_X81Y81         FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.074    52.163    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         52.163    
                         arrival time                         -32.415    
  -------------------------------------------------------------------
                         slack                                 19.748    

Slack (MET) :             19.748ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.415ns  (logic 5.338ns (71.989%)  route 2.077ns (28.011%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.472ns = ( 52.472 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.939ns (routing 0.155ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.711    30.811    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X95Y150        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099    30.910 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.046    31.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X84Y81         LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051    32.007 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.090    32.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X84Y81         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.088    32.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.230    32.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X81Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.939    52.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X81Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.000    52.472    
                         clock uncertainty           -0.235    52.237    
    SLICE_X81Y81         FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.074    52.163    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         52.163    
                         arrival time                         -32.415    
  -------------------------------------------------------------------
                         slack                                 19.748    

Slack (MET) :             19.748ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.415ns  (logic 5.338ns (71.989%)  route 2.077ns (28.011%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.472ns = ( 52.472 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.939ns (routing 0.155ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.711    30.811    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X95Y150        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099    30.910 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.046    31.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X84Y81         LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051    32.007 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.090    32.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X84Y81         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.088    32.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.230    32.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X81Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.939    52.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X81Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.000    52.472    
                         clock uncertainty           -0.235    52.237    
    SLICE_X81Y81         FDRE (Setup_CFF2_SLICEM_C_R)
                                                     -0.074    52.163    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         52.163    
                         arrival time                         -32.415    
  -------------------------------------------------------------------
                         slack                                 19.748    

Slack (MET) :             19.748ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.415ns  (logic 5.338ns (71.989%)  route 2.077ns (28.011%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        2.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.472ns = ( 52.472 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.939ns (routing 0.155ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.711    30.811    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X95Y150        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099    30.910 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.046    31.956    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X84Y81         LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051    32.007 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.090    32.097    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X84Y81         LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.088    32.185 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.230    32.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X81Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.939    52.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X81Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.000    52.472    
                         clock uncertainty           -0.235    52.237    
    SLICE_X81Y81         FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.074    52.163    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         52.163    
                         arrival time                         -32.415    
  -------------------------------------------------------------------
                         slack                                 19.748    

Slack (MET) :             19.776ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.385ns  (logic 5.347ns (72.403%)  route 2.038ns (27.596%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.470ns = ( 52.470 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.937ns (routing 0.155ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.711    30.811    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X95Y150        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099    30.910 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.115    32.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]_0
    SLICE_X84Y81         LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148    32.173 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.212    32.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X82Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.937    52.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X82Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]/C
                         clock pessimism              0.000    52.470    
                         clock uncertainty           -0.235    52.235    
    SLICE_X82Y81         FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.074    52.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]
  -------------------------------------------------------------------
                         required time                         52.161    
                         arrival time                         -32.385    
  -------------------------------------------------------------------
                         slack                                 19.776    

Slack (MET) :             19.776ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.385ns  (logic 5.347ns (72.403%)  route 2.038ns (27.596%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.470ns = ( 52.470 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.937ns (routing 0.155ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.711    30.811    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X95Y150        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099    30.910 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.115    32.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]_0
    SLICE_X84Y81         LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148    32.173 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.212    32.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X82Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.937    52.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X82Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]/C
                         clock pessimism              0.000    52.470    
                         clock uncertainty           -0.235    52.235    
    SLICE_X82Y81         FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.074    52.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[1]
  -------------------------------------------------------------------
                         required time                         52.161    
                         arrival time                         -32.385    
  -------------------------------------------------------------------
                         slack                                 19.776    

Slack (MET) :             19.776ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        7.385ns  (logic 5.347ns (72.403%)  route 2.038ns (27.596%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        2.470ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.470ns = ( 52.470 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.937ns (routing 0.155ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=37, routed)          0.711    30.811    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X95Y150        LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.099    30.910 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           1.115    32.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[0]_0
    SLICE_X84Y81         LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148    32.173 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1/O
                         net (fo=4, routed)           0.212    32.385    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0
    SLICE_X82Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.937    52.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X82Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/C
                         clock pessimism              0.000    52.470    
                         clock uncertainty           -0.235    52.235    
    SLICE_X82Y81         FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.074    52.161    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]
  -------------------------------------------------------------------
                         required time                         52.161    
                         arrival time                         -32.385    
  -------------------------------------------------------------------
                         slack                                 19.776    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.058ns (44.275%)  route 0.073ns (55.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.023ns
    Source Clock Delay      (SCD):    2.546ns
    Clock Pessimism Removal (CPR):    4.425ns
  Clock Net Delay (Source):      1.013ns (routing 0.155ns, distribution 0.858ns)
  Clock Net Delay (Destination): 1.183ns (routing 0.171ns, distribution 1.012ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044     1.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.013     2.546    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X97Y152        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y152        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     2.604 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[23]/Q
                         net (fo=2, routed)           0.073     2.677    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[23]
    SLICE_X97Y151        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.183     7.023    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X97Y151        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[22]/C
                         clock pessimism             -4.425     2.598    
    SLICE_X97Y151        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     2.660    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.660    
                         arrival time                           2.677    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.081ns  (logic 0.038ns (46.914%)  route 0.043ns (53.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.060ns
    Source Clock Delay      (SCD):    1.877ns
    Clock Pessimism Removal (CPR):    4.177ns
  Clock Net Delay (Source):      0.598ns (routing 0.096ns, distribution 0.502ns)
  Clock Net Delay (Destination): 0.685ns (routing 0.108ns, distribution 0.577ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.598     1.877    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X73Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y81         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.915 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/Q
                         net (fo=2, routed)           0.043     1.958    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]_0[3]
    SLICE_X73Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.685     6.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X73Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -4.177     1.883    
    SLICE_X73Y81         FDCE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     1.930    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.058ns (44.615%)  route 0.072ns (55.385%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.036ns
    Source Clock Delay      (SCD):    2.561ns
    Clock Pessimism Removal (CPR):    4.435ns
  Clock Net Delay (Source):      1.028ns (routing 0.155ns, distribution 0.873ns)
  Clock Net Delay (Destination): 1.196ns (routing 0.171ns, distribution 1.025ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044     1.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.028     2.561    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X97Y157        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y157        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     2.619 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/Q
                         net (fo=2, routed)           0.072     2.691    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]
    SLICE_X97Y157        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.196     7.036    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X97Y157        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]/C
                         clock pessimism             -4.435     2.601    
    SLICE_X97Y157        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     2.663    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.663    
                         arrival time                           2.691    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.060ns (35.928%)  route 0.107ns (64.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.893ns
    Source Clock Delay      (SCD):    2.453ns
    Clock Pessimism Removal (CPR):    4.364ns
  Clock Net Delay (Source):      0.920ns (routing 0.155ns, distribution 0.765ns)
  Clock Net Delay (Destination): 1.053ns (routing 0.171ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044     1.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.920     2.453    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X70Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y71         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     2.513 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/Q
                         net (fo=1, routed)           0.107     2.620    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[9]
    SLICE_X69Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.053     6.893    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X69Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]/C
                         clock pessimism             -4.364     2.529    
    SLICE_X69Y72         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.062     2.591    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.591    
                         arrival time                           2.620    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.080ns (53.691%)  route 0.069ns (46.309%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.043ns
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    4.424ns
  Clock Net Delay (Source):      1.026ns (routing 0.155ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.203ns (routing 0.171ns, distribution 1.032ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044     1.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.026     2.559    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y160        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     2.617 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state_reg[0]/Q
                         net (fo=34, routed)          0.040     2.657    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[0]
    SLICE_X96Y161        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.022     2.679 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[13]_i_1/O
                         net (fo=1, routed)           0.029     2.708    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[13]_i_1_n_0
    SLICE_X96Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.203     7.043    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[13]/C
                         clock pessimism             -4.424     2.619    
    SLICE_X96Y161        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060     2.679    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.679    
                         arrival time                           2.708    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.081ns (54.362%)  route 0.068ns (45.638%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.043ns
    Source Clock Delay      (SCD):    2.559ns
    Clock Pessimism Removal (CPR):    4.424ns
  Clock Net Delay (Source):      1.026ns (routing 0.155ns, distribution 0.871ns)
  Clock Net Delay (Destination): 1.203ns (routing 0.171ns, distribution 1.032ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044     1.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.026     2.559    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y160        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y160        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     2.617 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state_reg[0]/Q
                         net (fo=34, routed)          0.043     2.660    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[0]
    SLICE_X96Y161        LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.023     2.683 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[14]_i_1/O
                         net (fo=1, routed)           0.025     2.708    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[14]_i_1_n_0
    SLICE_X96Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.203     7.043    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X96Y161        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[14]/C
                         clock pessimism             -4.424     2.619    
    SLICE_X96Y161        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.060     2.679    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.679    
                         arrival time                           2.708    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.059ns (24.583%)  route 0.181ns (75.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.934ns
    Source Clock Delay      (SCD):    2.453ns
    Clock Pessimism Removal (CPR):    4.364ns
  Clock Net Delay (Source):      0.920ns (routing 0.155ns, distribution 0.765ns)
  Clock Net Delay (Destination): 1.094ns (routing 0.171ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044     1.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.920     2.453    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X73Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y81         FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     2.512 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=24, routed)          0.181     2.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
    SLICE_X78Y82         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.094     6.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X78Y82         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
                         clock pessimism             -4.364     2.570    
    SLICE_X78Y82         RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR3)
                                                      0.091     2.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         -2.661    
                         arrival time                           2.693    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.059ns (24.583%)  route 0.181ns (75.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.934ns
    Source Clock Delay      (SCD):    2.453ns
    Clock Pessimism Removal (CPR):    4.364ns
  Clock Net Delay (Source):      0.920ns (routing 0.155ns, distribution 0.765ns)
  Clock Net Delay (Destination): 1.094ns (routing 0.171ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044     1.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.920     2.453    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X73Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y81         FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     2.512 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=24, routed)          0.181     2.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
    SLICE_X78Y82         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.094     6.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X78Y82         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
                         clock pessimism             -4.364     2.570    
    SLICE_X78Y82         RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR3)
                                                      0.091     2.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.661    
                         arrival time                           2.693    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.059ns (24.583%)  route 0.181ns (75.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.934ns
    Source Clock Delay      (SCD):    2.453ns
    Clock Pessimism Removal (CPR):    4.364ns
  Clock Net Delay (Source):      0.920ns (routing 0.155ns, distribution 0.765ns)
  Clock Net Delay (Destination): 1.094ns (routing 0.171ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044     1.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.920     2.453    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X73Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y81         FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     2.512 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=24, routed)          0.181     2.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
    SLICE_X78Y82         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.094     6.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X78Y82         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
                         clock pessimism             -4.364     2.570    
    SLICE_X78Y82         RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR3)
                                                      0.091     2.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB
  -------------------------------------------------------------------
                         required time                         -2.661    
                         arrival time                           2.693    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.059ns (24.583%)  route 0.181ns (75.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.934ns
    Source Clock Delay      (SCD):    2.453ns
    Clock Pessimism Removal (CPR):    4.364ns
  Clock Net Delay (Source):      0.920ns (routing 0.155ns, distribution 0.765ns)
  Clock Net Delay (Destination): 1.094ns (routing 0.171ns, distribution 0.923ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044     1.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.920     2.453    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X73Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y81         FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     2.512 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=24, routed)          0.181     2.693    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/ADDRH3
    SLICE_X78Y82         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.094     6.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X78Y82         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
                         clock pessimism             -4.364     2.570    
    SLICE_X78Y82         RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR3)
                                                      0.091     2.661    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.661    
                         arrival time                           2.693    
  -------------------------------------------------------------------
                         slack                                  0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         50.000      48.710     BUFGCE_X1Y38  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X78Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X78Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X78Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X78Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X78Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X78Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X78Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X78Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X78Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X78Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X78Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X78Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X78Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X78Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X78Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X78Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X78Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X78Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X78Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X78Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X78Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X78Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X78Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X78Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X78Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X78Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X78Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X78Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X78Y82  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.606ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.606ns  (required time - arrival time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/start_single_burst_write_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][153]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out2_clk_wiz_0 rise@4.999ns)
  Data Path Delay:        1.951ns  (logic 0.079ns (4.049%)  route 1.872ns (95.951%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.504ns = ( 13.503 - 9.999 ) 
    Source Clock Delay      (SCD):    3.090ns = ( 8.090 - 4.999 ) 
    Clock Pessimism Removal (CPR):    -0.600ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.979ns (routing 0.679ns, distribution 1.300ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.619ns, distribution 1.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      4.999     4.999 r  
    AH18                                              0.000     4.999 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     4.999    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     5.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     5.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     5.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     5.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     6.083    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.111 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.979     8.090    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X69Y90         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/start_single_burst_write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y90         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     8.169 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/start_single_burst_write_reg/Q
                         net (fo=8, routed)           1.872    10.041    u_ila_0/inst/ila_core_inst/TRIGGER_I[153]
    SLICE_X79Y89         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][153]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     9.999    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.431 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.646    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.670 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.833    13.503    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X79Y89         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][153]_srl8/CLK
                         clock pessimism             -0.600    12.903    
                         clock uncertainty           -0.182    12.722    
    SLICE_X79Y89         SRL16E (Setup_B5LUT_SLICEM_CLK_D)
                                                     -0.075    12.647    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][153]_srl8
  -------------------------------------------------------------------
                         required time                         12.647    
                         arrival time                         -10.041    
  -------------------------------------------------------------------
                         slack                                  2.606    

Slack (MET) :             2.661ns  (required time - arrival time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
                            (rising edge-triggered cell PS8 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][140]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out2_clk_wiz_0 rise@4.999ns)
  Data Path Delay:        2.095ns  (logic 0.449ns (21.432%)  route 1.646ns (78.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.566ns = ( 13.565 - 9.999 ) 
    Source Clock Delay      (SCD):    2.951ns = ( 7.951 - 4.999 ) 
    Clock Pessimism Removal (CPR):    -0.600ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.840ns (routing 0.679ns, distribution 1.161ns)
  Clock Net Delay (Destination): 1.895ns (routing 0.619ns, distribution 1.276ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      4.999     4.999 r  
    AH18                                              0.000     4.999 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     4.999    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     5.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     5.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     5.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     5.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     6.083    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.111 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.840     7.951    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/saxihp0_fpd_aclk
    PS8_X0Y0             PS8                                          r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_SAXIGP2RCLK_SAXIGP2RID[3])
                                                      0.449     8.400 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RID[3]
                         net (fo=2, routed)           1.646    10.046    u_ila_0/inst/ila_core_inst/TRIGGER_I[140]
    SLICE_X96Y87         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][140]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     9.999    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.431 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.646    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.670 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.895    13.565    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X96Y87         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][140]_srl8/CLK
                         clock pessimism             -0.600    12.965    
                         clock uncertainty           -0.182    12.784    
    SLICE_X96Y87         SRL16E (Setup_E5LUT_SLICEM_CLK_D)
                                                     -0.077    12.707    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][140]_srl8
  -------------------------------------------------------------------
                         required time                         12.707    
                         arrival time                         -10.046    
  -------------------------------------------------------------------
                         slack                                  2.661    

Slack (MET) :             2.682ns  (required time - arrival time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/start_single_burst_write_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out2_clk_wiz_0 rise@4.999ns)
  Data Path Delay:        1.929ns  (logic 0.079ns (4.095%)  route 1.850ns (95.905%))
  Logic Levels:           0  
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.458ns = ( 13.457 - 9.999 ) 
    Source Clock Delay      (SCD):    3.090ns = ( 8.090 - 4.999 ) 
    Clock Pessimism Removal (CPR):    -0.600ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.979ns (routing 0.679ns, distribution 1.300ns)
  Clock Net Delay (Destination): 1.787ns (routing 0.619ns, distribution 1.168ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      4.999     4.999 r  
    AH18                                              0.000     4.999 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     4.999    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     5.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     5.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     5.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     5.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     6.083    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.111 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.979     8.090    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X69Y90         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/start_single_burst_write_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y90         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     8.169 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/start_single_burst_write_reg/Q
                         net (fo=8, routed)           1.850    10.019    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[0]
    SLICE_X74Y92         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     9.999    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.431 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.646    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.670 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.787    13.457    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X74Y92         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism             -0.600    12.857    
                         clock uncertainty           -0.182    12.676    
    SLICE_X74Y92         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    12.701    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.701    
                         arrival time                         -10.019    
  -------------------------------------------------------------------
                         slack                                  2.682    

Slack (MET) :             2.738ns  (required time - arrival time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/mst_exec_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out2_clk_wiz_0 rise@4.999ns)
  Data Path Delay:        1.904ns  (logic 0.078ns (4.097%)  route 1.826ns (95.903%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.543ns = ( 13.542 - 9.999 ) 
    Source Clock Delay      (SCD):    3.102ns = ( 8.102 - 4.999 ) 
    Clock Pessimism Removal (CPR):    -0.600ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.991ns (routing 0.679ns, distribution 1.312ns)
  Clock Net Delay (Destination): 1.872ns (routing 0.619ns, distribution 1.253ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      4.999     4.999 r  
    AH18                                              0.000     4.999 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     4.999    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     5.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     5.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     5.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     5.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     6.083    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.111 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.991     8.102    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X70Y92         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/mst_exec_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y92         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     8.180 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/mst_exec_state_reg[1]/Q
                         net (fo=9, routed)           1.826    10.006    u_ila_0/inst/ila_core_inst/TRIGGER_I[15]
    SLICE_X89Y95         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     9.999    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.431 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.646    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.670 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.872    13.542    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X89Y95         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/CLK
                         clock pessimism             -0.600    12.942    
                         clock uncertainty           -0.182    12.761    
    SLICE_X89Y95         SRL16E (Setup_H5LUT_SLICEM_CLK_D)
                                                     -0.017    12.744    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8
  -------------------------------------------------------------------
                         required time                         12.744    
                         arrival time                         -10.006    
  -------------------------------------------------------------------
                         slack                                  2.738    

Slack (MET) :             2.746ns  (required time - arrival time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/mst_exec_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out2_clk_wiz_0 rise@4.999ns)
  Data Path Delay:        1.848ns  (logic 0.174ns (9.416%)  route 1.674ns (90.584%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.453ns = ( 13.452 - 9.999 ) 
    Source Clock Delay      (SCD):    3.102ns = ( 8.102 - 4.999 ) 
    Clock Pessimism Removal (CPR):    -0.600ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.991ns (routing 0.679ns, distribution 1.312ns)
  Clock Net Delay (Destination): 1.782ns (routing 0.619ns, distribution 1.163ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      4.999     4.999 r  
    AH18                                              0.000     4.999 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     4.999    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     5.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     5.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     5.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     5.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     6.083    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.111 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.991     8.102    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X70Y92         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/mst_exec_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y92         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     8.180 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/mst_exec_state_reg[1]/Q
                         net (fo=9, routed)           1.659     9.839    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[1]
    SLICE_X80Y93         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.096     9.935 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[1]_i_1__0/O
                         net (fo=1, routed)           0.015     9.950    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[15]
    SLICE_X80Y93         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     9.999    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.431 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.646    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.670 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.782    13.452    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X80Y93         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/C
                         clock pessimism             -0.600    12.852    
                         clock uncertainty           -0.182    12.671    
    SLICE_X80Y93         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    12.696    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]
  -------------------------------------------------------------------
                         required time                         12.696    
                         arrival time                          -9.950    
  -------------------------------------------------------------------
                         slack                                  2.746    

Slack (MET) :             2.838ns  (required time - arrival time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
                            (rising edge-triggered cell PS8 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][138]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out2_clk_wiz_0 rise@4.999ns)
  Data Path Delay:        1.921ns  (logic 0.440ns (22.905%)  route 1.481ns (77.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.566ns = ( 13.565 - 9.999 ) 
    Source Clock Delay      (SCD):    2.951ns = ( 7.951 - 4.999 ) 
    Clock Pessimism Removal (CPR):    -0.600ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.840ns (routing 0.679ns, distribution 1.161ns)
  Clock Net Delay (Destination): 1.895ns (routing 0.619ns, distribution 1.276ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      4.999     4.999 r  
    AH18                                              0.000     4.999 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     4.999    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     5.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     5.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     5.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     5.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     6.083    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.111 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.840     7.951    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/saxihp0_fpd_aclk
    PS8_X0Y0             PS8                                          r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_SAXIGP2RCLK_SAXIGP2RID[1])
                                                      0.440     8.391 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RID[1]
                         net (fo=2, routed)           1.481     9.872    u_ila_0/inst/ila_core_inst/TRIGGER_I[138]
    SLICE_X96Y87         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][138]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     9.999    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.431 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.646    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.670 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.895    13.565    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X96Y87         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][138]_srl8/CLK
                         clock pessimism             -0.600    12.965    
                         clock uncertainty           -0.182    12.784    
    SLICE_X96Y87         SRL16E (Setup_C5LUT_SLICEM_CLK_D)
                                                     -0.074    12.710    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][138]_srl8
  -------------------------------------------------------------------
                         required time                         12.710    
                         arrival time                          -9.872    
  -------------------------------------------------------------------
                         slack                                  2.838    

Slack (MET) :             2.852ns  (required time - arrival time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
                            (rising edge-triggered cell PS8 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][141]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out2_clk_wiz_0 rise@4.999ns)
  Data Path Delay:        1.907ns  (logic 0.466ns (24.436%)  route 1.441ns (75.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.566ns = ( 13.565 - 9.999 ) 
    Source Clock Delay      (SCD):    2.951ns = ( 7.951 - 4.999 ) 
    Clock Pessimism Removal (CPR):    -0.600ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.840ns (routing 0.679ns, distribution 1.161ns)
  Clock Net Delay (Destination): 1.895ns (routing 0.619ns, distribution 1.276ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      4.999     4.999 r  
    AH18                                              0.000     4.999 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     4.999    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     5.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     5.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     5.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     5.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     6.083    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.111 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.840     7.951    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/saxihp0_fpd_aclk
    PS8_X0Y0             PS8                                          r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_SAXIGP2RCLK_SAXIGP2RID[4])
                                                      0.466     8.417 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RID[4]
                         net (fo=2, routed)           1.441     9.858    u_ila_0/inst/ila_core_inst/TRIGGER_I[141]
    SLICE_X96Y87         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][141]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     9.999    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.431 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.646    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.670 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.895    13.565    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X96Y87         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][141]_srl8/CLK
                         clock pessimism             -0.600    12.965    
                         clock uncertainty           -0.182    12.784    
    SLICE_X96Y87         SRL16E (Setup_F5LUT_SLICEM_CLK_D)
                                                     -0.074    12.710    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][141]_srl8
  -------------------------------------------------------------------
                         required time                         12.710    
                         arrival time                          -9.858    
  -------------------------------------------------------------------
                         slack                                  2.852    

Slack (MET) :             2.919ns  (required time - arrival time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
                            (rising edge-triggered cell PS8 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][146]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out2_clk_wiz_0 rise@4.999ns)
  Data Path Delay:        1.792ns  (logic 0.455ns (25.391%)  route 1.337ns (74.609%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.504ns = ( 13.503 - 9.999 ) 
    Source Clock Delay      (SCD):    2.951ns = ( 7.951 - 4.999 ) 
    Clock Pessimism Removal (CPR):    -0.600ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.840ns (routing 0.679ns, distribution 1.161ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.619ns, distribution 1.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      4.999     4.999 r  
    AH18                                              0.000     4.999 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     4.999    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     5.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     5.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     5.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     5.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     6.083    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.111 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.840     7.951    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/saxihp0_fpd_aclk
    PS8_X0Y0             PS8                                          r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_SAXIGP2WCLK_SAXIGP2BID[4])
                                                      0.455     8.406 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2BID[4]
                         net (fo=2, routed)           1.337     9.743    u_ila_0/inst/ila_core_inst/TRIGGER_I[146]
    SLICE_X79Y89         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][146]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     9.999    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.431 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.646    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.670 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.833    13.503    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X79Y89         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][146]_srl8/CLK
                         clock pessimism             -0.600    12.903    
                         clock uncertainty           -0.182    12.722    
    SLICE_X79Y89         SRL16E (Setup_C6LUT_SLICEM_CLK_D)
                                                     -0.060    12.662    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][146]_srl8
  -------------------------------------------------------------------
                         required time                         12.662    
                         arrival time                          -9.743    
  -------------------------------------------------------------------
                         slack                                  2.919    

Slack (MET) :             2.946ns  (required time - arrival time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
                            (rising edge-triggered cell PS8 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][144]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out2_clk_wiz_0 rise@4.999ns)
  Data Path Delay:        1.765ns  (logic 0.403ns (22.833%)  route 1.362ns (77.167%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.504ns = ( 13.503 - 9.999 ) 
    Source Clock Delay      (SCD):    2.951ns = ( 7.951 - 4.999 ) 
    Clock Pessimism Removal (CPR):    -0.600ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.840ns (routing 0.679ns, distribution 1.161ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.619ns, distribution 1.214ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      4.999     4.999 r  
    AH18                                              0.000     4.999 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     4.999    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     5.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     5.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     5.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     5.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     6.083    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.111 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.840     7.951    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/saxihp0_fpd_aclk
    PS8_X0Y0             PS8                                          r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_SAXIGP2WCLK_SAXIGP2BID[2])
                                                      0.403     8.354 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2BID[2]
                         net (fo=2, routed)           1.362     9.716    u_ila_0/inst/ila_core_inst/TRIGGER_I[144]
    SLICE_X79Y89         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][144]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     9.999    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.431 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.646    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.670 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.833    13.503    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X79Y89         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][144]_srl8/CLK
                         clock pessimism             -0.600    12.903    
                         clock uncertainty           -0.182    12.722    
    SLICE_X79Y89         SRL16E (Setup_A6LUT_SLICEM_CLK_D)
                                                     -0.060    12.662    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][144]_srl8
  -------------------------------------------------------------------
                         required time                         12.662    
                         arrival time                          -9.716    
  -------------------------------------------------------------------
                         slack                                  2.946    

Slack (MET) :             2.958ns  (required time - arrival time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
                            (rising edge-triggered cell PS8 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][143]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out2_clk_wiz_0 rise@4.999ns)
  Data Path Delay:        1.858ns  (logic 0.434ns (23.358%)  route 1.424ns (76.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.566ns = ( 13.565 - 9.999 ) 
    Source Clock Delay      (SCD):    2.951ns = ( 7.951 - 4.999 ) 
    Clock Pessimism Removal (CPR):    -0.600ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.840ns (routing 0.679ns, distribution 1.161ns)
  Clock Net Delay (Destination): 1.895ns (routing 0.619ns, distribution 1.276ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      4.999     4.999 r  
    AH18                                              0.000     4.999 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     4.999    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     5.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     5.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     5.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     5.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     6.083    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.111 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.840     7.951    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/saxihp0_fpd_aclk
    PS8_X0Y0             PS8                                          r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_SAXIGP2WCLK_SAXIGP2BID[1])
                                                      0.434     8.385 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2BID[1]
                         net (fo=2, routed)           1.424     9.809    u_ila_0/inst/ila_core_inst/TRIGGER_I[143]
    SLICE_X96Y87         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][143]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     9.999    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.431 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.646    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.670 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.895    13.565    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X96Y87         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][143]_srl8/CLK
                         clock pessimism             -0.600    12.965    
                         clock uncertainty           -0.182    12.784    
    SLICE_X96Y87         SRL16E (Setup_H5LUT_SLICEM_CLK_D)
                                                     -0.017    12.767    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][143]_srl8
  -------------------------------------------------------------------
                         required time                         12.767    
                         arrival time                          -9.809    
  -------------------------------------------------------------------
                         slack                                  2.958    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_burst_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.041ns (8.200%)  route 0.459ns (91.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.791ns
    Source Clock Delay      (SCD):    2.016ns
    Clock Pessimism Removal (CPR):    -0.391ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.100ns (routing 0.375ns, distribution 0.725ns)
  Clock Net Delay (Destination): 1.247ns (routing 0.416ns, distribution 0.831ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.899    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.916 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.100     2.016    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X76Y92         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_burst_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y92         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.057 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_burst_counter_reg[10]/Q
                         net (fo=6, routed)           0.459     2.516    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[10]
    SLICE_X74Y92         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.247     1.791    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X74Y92         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]/C
                         clock pessimism              0.391     2.182    
                         clock uncertainty            0.182     2.364    
    SLICE_X74Y92         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     2.411    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.411    
                         arrival time                           2.516    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_burst_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.039ns (7.529%)  route 0.479ns (92.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.854ns
    Source Clock Delay      (SCD):    2.027ns
    Clock Pessimism Removal (CPR):    -0.391ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.111ns (routing 0.375ns, distribution 0.736ns)
  Clock Net Delay (Destination): 1.310ns (routing 0.416ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.899    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.916 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.111     2.027    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X85Y94         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_burst_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y94         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.066 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_burst_counter_reg[6]/Q
                         net (fo=8, routed)           0.479     2.545    u_ila_0/inst/ila_core_inst/TRIGGER_I[6]
    SLICE_X89Y95         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.310     1.854    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X89Y95         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8/CLK
                         clock pessimism              0.391     2.245    
                         clock uncertainty            0.182     2.427    
    SLICE_X89Y95         SRL16E (Hold_G6LUT_SLICEM_CLK_D)
                                                      0.010     2.437    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][6]_srl8
  -------------------------------------------------------------------
                         required time                         -2.437    
                         arrival time                           2.545    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_burst_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.039ns (7.386%)  route 0.489ns (92.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.854ns
    Source Clock Delay      (SCD):    2.027ns
    Clock Pessimism Removal (CPR):    -0.391ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.111ns (routing 0.375ns, distribution 0.736ns)
  Clock Net Delay (Destination): 1.310ns (routing 0.416ns, distribution 0.894ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.899    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.916 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.111     2.027    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X85Y94         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_burst_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y94         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.066 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_burst_counter_reg[7]/Q
                         net (fo=9, routed)           0.489     2.555    u_ila_0/inst/ila_core_inst/TRIGGER_I[7]
    SLICE_X89Y95         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.310     1.854    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X89Y95         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/CLK
                         clock pessimism              0.391     2.245    
                         clock uncertainty            0.182     2.427    
    SLICE_X89Y95         SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.018     2.445    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8
  -------------------------------------------------------------------
                         required time                         -2.445    
                         arrival time                           2.555    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_burst_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.039ns (7.738%)  route 0.465ns (92.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.791ns
    Source Clock Delay      (SCD):    2.016ns
    Clock Pessimism Removal (CPR):    -0.391ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.100ns (routing 0.375ns, distribution 0.725ns)
  Clock Net Delay (Destination): 1.247ns (routing 0.416ns, distribution 0.831ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.899    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.916 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.100     2.016    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X76Y92         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_burst_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y92         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.055 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_burst_counter_reg[11]/Q
                         net (fo=5, routed)           0.465     2.520    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[11]
    SLICE_X74Y92         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.247     1.791    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X74Y92         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/C
                         clock pessimism              0.391     2.182    
                         clock uncertainty            0.182     2.364    
    SLICE_X74Y92         FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.046     2.410    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.410    
                         arrival time                           2.520    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_burst_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.039ns (7.632%)  route 0.472ns (92.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.793ns
    Source Clock Delay      (SCD):    2.016ns
    Clock Pessimism Removal (CPR):    -0.391ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.100ns (routing 0.375ns, distribution 0.725ns)
  Clock Net Delay (Destination): 1.249ns (routing 0.416ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.899    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.916 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.100     2.016    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X76Y92         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_burst_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y92         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.055 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_burst_counter_reg[9]/Q
                         net (fo=7, routed)           0.472     2.527    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[9]
    SLICE_X76Y92         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.249     1.793    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X76Y92         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]/C
                         clock pessimism              0.391     2.184    
                         clock uncertainty            0.182     2.366    
    SLICE_X76Y92         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     2.412    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.412    
                         arrival time                           2.527    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_burst_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.039ns (7.927%)  route 0.453ns (92.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.814ns
    Source Clock Delay      (SCD):    2.020ns
    Clock Pessimism Removal (CPR):    -0.391ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.104ns (routing 0.375ns, distribution 0.729ns)
  Clock Net Delay (Destination): 1.270ns (routing 0.416ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.899    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.916 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.104     2.020    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X77Y93         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_burst_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y93         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.059 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_burst_counter_reg[6]/Q
                         net (fo=8, routed)           0.453     2.512    u_ila_0/inst/ila_core_inst/TRIGGER_I[22]
    SLICE_X79Y92         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.270     1.814    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X79Y92         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8/CLK
                         clock pessimism              0.391     2.205    
                         clock uncertainty            0.182     2.387    
    SLICE_X79Y92         SRL16E (Hold_G6LUT_SLICEM_CLK_D)
                                                      0.010     2.397    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][22]_srl8
  -------------------------------------------------------------------
                         required time                         -2.397    
                         arrival time                           2.512    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_burst_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.040ns (8.065%)  route 0.456ns (91.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.150ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.782ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    -0.391ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.107ns (routing 0.375ns, distribution 0.732ns)
  Clock Net Delay (Destination): 1.238ns (routing 0.416ns, distribution 0.822ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.899    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.916 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.107     2.023    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X76Y93         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_burst_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y93         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     2.063 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_burst_counter_reg[13]/Q
                         net (fo=4, routed)           0.456     2.519    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[13]
    SLICE_X76Y93         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.238     1.782    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X76Y93         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]/C
                         clock pessimism              0.391     2.173    
                         clock uncertainty            0.182     2.355    
    SLICE_X76Y93         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     2.401    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.401    
                         arrival time                           2.519    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_burst_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.039ns (7.738%)  route 0.465ns (92.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.158ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.790ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    -0.391ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.107ns (routing 0.375ns, distribution 0.732ns)
  Clock Net Delay (Destination): 1.246ns (routing 0.416ns, distribution 0.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.899    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.916 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.107     2.023    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X76Y93         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_burst_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y93         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.062 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_burst_counter_reg[8]/Q
                         net (fo=8, routed)           0.465     2.527    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[8]
    SLICE_X76Y94         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.246     1.790    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X76Y94         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]/C
                         clock pessimism              0.391     2.181    
                         clock uncertainty            0.182     2.363    
    SLICE_X76Y94         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     2.409    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.409    
                         arrival time                           2.527    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_burst_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.039ns (7.358%)  route 0.491ns (92.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.814ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    -0.391ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.107ns (routing 0.375ns, distribution 0.732ns)
  Clock Net Delay (Destination): 1.270ns (routing 0.416ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.899    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.916 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.107     2.023    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X76Y93         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_burst_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y93         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.062 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_burst_counter_reg[8]/Q
                         net (fo=8, routed)           0.491     2.553    u_ila_0/inst/ila_core_inst/TRIGGER_I[24]
    SLICE_X79Y92         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.270     1.814    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X79Y92         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8/CLK
                         clock pessimism              0.391     2.205    
                         clock uncertainty            0.182     2.387    
    SLICE_X79Y92         SRL16E (Hold_A5LUT_SLICEM_CLK_D)
                                                      0.046     2.433    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8
  -------------------------------------------------------------------
                         required time                         -2.433    
                         arrival time                           2.553    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_burst_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.039ns (7.558%)  route 0.477ns (92.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.799ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    -0.391ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.107ns (routing 0.375ns, distribution 0.732ns)
  Clock Net Delay (Destination): 1.255ns (routing 0.416ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.899    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.916 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.107     2.023    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X76Y93         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_burst_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y93         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.062 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_burst_counter_reg[12]/Q
                         net (fo=5, routed)           0.477     2.539    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[12]
    SLICE_X74Y94         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.255     1.799    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X74Y94         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]/C
                         clock pessimism              0.391     2.190    
                         clock uncertainty            0.182     2.372    
    SLICE_X74Y94         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     2.419    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.419    
                         arrival time                           2.539    
  -------------------------------------------------------------------
                         slack                                  0.120    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       49.504ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.504ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.521ns  (logic 0.081ns (15.547%)  route 0.440ns (84.453%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y82                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X75Y82         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.440     0.521    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X75Y82         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X75Y82         FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                 49.504    

Slack (MET) :             49.606ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.419ns  (logic 0.079ns (18.854%)  route 0.340ns (81.146%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y71                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X68Y71         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.340     0.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X68Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X68Y71         FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.419    
  -------------------------------------------------------------------
                         slack                                 49.606    

Slack (MET) :             49.638ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.387ns  (logic 0.079ns (20.413%)  route 0.308ns (79.587%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y82                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X74Y82         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.308     0.387    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X74Y82         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X74Y82         FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                 49.638    

Slack (MET) :             49.671ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.354ns  (logic 0.076ns (21.469%)  route 0.278ns (78.531%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y82                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X74Y82         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.278     0.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X74Y82         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X74Y82         FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                 49.671    

Slack (MET) :             49.736ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.289ns  (logic 0.079ns (27.336%)  route 0.210ns (72.664%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y72                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X68Y72         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.210     0.289    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X68Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X68Y75         FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                 49.736    

Slack (MET) :             49.736ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.289ns  (logic 0.081ns (28.028%)  route 0.208ns (71.972%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y71                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X68Y71         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.208     0.289    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X68Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X68Y75         FDCE (Setup_FFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                 49.736    

Slack (MET) :             49.742ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.283ns  (logic 0.079ns (27.915%)  route 0.204ns (72.085%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y71                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X69Y71         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.204     0.283    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X69Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X69Y71         FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                 49.742    

Slack (MET) :             49.744ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.281ns  (logic 0.079ns (28.114%)  route 0.202ns (71.886%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y82                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X75Y82         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.202     0.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X75Y82         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X75Y82         FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                 49.744    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.791ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 virtual_IO/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[553]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out2_clk_wiz_0 rise@4.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.553ns  (logic 0.281ns (7.909%)  route 3.272ns (92.091%))
  Logic Levels:           4  (BUFGCE=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.349ns = ( 8.349 - 4.999 ) 
    Source Clock Delay      (SCD):    3.149ns
    Clock Pessimism Removal (CPR):    -0.600ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.044ns (routing 0.680ns, distribution 1.364ns)
  Clock Net Delay (Destination): 1.673ns (routing 0.618ns, distribution 1.055ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       2.044     3.149    virtual_IO/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X76Y73         FDRE                                         r  virtual_IO/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y73         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.230 f  virtual_IO/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.283     3.513    vio_resetn
    SLICE_X76Y79         LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069     3.582 f  mpsoc_wrapper_i_1/O
                         net (fo=1, routed)           0.264     3.846    mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Op1[0]
    SLICE_X70Y79         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     3.899 r  mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=11, routed)          0.434     4.333    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/compare_done_i_1_n_0
    SLICE_X69Y90         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     4.383 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1/O
                         net (fo=1, routed)           0.948     5.331    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_n_0_bufg_place
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.359 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_bufg_place/O
                         net (fo=2275, routed)        1.343     6.702    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_n_0
    SLICE_X50Y73         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[553]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      4.999     4.999 r  
    AH18                                              0.000     4.999 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     4.999    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     5.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.652    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.676 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.673     8.349    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X50Y73         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[553]/C
                         clock pessimism             -0.600     7.749    
                         clock uncertainty           -0.182     7.567    
    SLICE_X50Y73         FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.074     7.493    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[553]
  -------------------------------------------------------------------
                         required time                          7.493    
                         arrival time                          -6.702    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 virtual_IO/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[555]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out2_clk_wiz_0 rise@4.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 0.281ns (7.911%)  route 3.271ns (92.089%))
  Logic Levels:           4  (BUFGCE=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.348ns = ( 8.348 - 4.999 ) 
    Source Clock Delay      (SCD):    3.149ns
    Clock Pessimism Removal (CPR):    -0.600ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.044ns (routing 0.680ns, distribution 1.364ns)
  Clock Net Delay (Destination): 1.672ns (routing 0.618ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       2.044     3.149    virtual_IO/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X76Y73         FDRE                                         r  virtual_IO/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y73         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.230 f  virtual_IO/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.283     3.513    vio_resetn
    SLICE_X76Y79         LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069     3.582 f  mpsoc_wrapper_i_1/O
                         net (fo=1, routed)           0.264     3.846    mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Op1[0]
    SLICE_X70Y79         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     3.899 r  mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=11, routed)          0.434     4.333    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/compare_done_i_1_n_0
    SLICE_X69Y90         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     4.383 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1/O
                         net (fo=1, routed)           0.948     5.331    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_n_0_bufg_place
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.359 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_bufg_place/O
                         net (fo=2275, routed)        1.342     6.701    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_n_0
    SLICE_X50Y74         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[555]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      4.999     4.999 r  
    AH18                                              0.000     4.999 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     4.999    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     5.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.652    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.676 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.672     8.348    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X50Y74         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[555]/C
                         clock pessimism             -0.600     7.748    
                         clock uncertainty           -0.182     7.566    
    SLICE_X50Y74         FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.074     7.492    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[555]
  -------------------------------------------------------------------
                         required time                          7.492    
                         arrival time                          -6.701    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 virtual_IO/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[681]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out2_clk_wiz_0 rise@4.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.553ns  (logic 0.281ns (7.909%)  route 3.272ns (92.091%))
  Logic Levels:           4  (BUFGCE=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.349ns = ( 8.349 - 4.999 ) 
    Source Clock Delay      (SCD):    3.149ns
    Clock Pessimism Removal (CPR):    -0.600ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.044ns (routing 0.680ns, distribution 1.364ns)
  Clock Net Delay (Destination): 1.673ns (routing 0.618ns, distribution 1.055ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       2.044     3.149    virtual_IO/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X76Y73         FDRE                                         r  virtual_IO/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y73         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.230 f  virtual_IO/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.283     3.513    vio_resetn
    SLICE_X76Y79         LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069     3.582 f  mpsoc_wrapper_i_1/O
                         net (fo=1, routed)           0.264     3.846    mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Op1[0]
    SLICE_X70Y79         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     3.899 r  mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=11, routed)          0.434     4.333    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/compare_done_i_1_n_0
    SLICE_X69Y90         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     4.383 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1/O
                         net (fo=1, routed)           0.948     5.331    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_n_0_bufg_place
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.359 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_bufg_place/O
                         net (fo=2275, routed)        1.343     6.702    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_n_0
    SLICE_X50Y73         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[681]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      4.999     4.999 r  
    AH18                                              0.000     4.999 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     4.999    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     5.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.652    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.676 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.673     8.349    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X50Y73         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[681]/C
                         clock pessimism             -0.600     7.749    
                         clock uncertainty           -0.182     7.567    
    SLICE_X50Y73         FDRE (Setup_AFF2_SLICEM_C_R)
                                                     -0.074     7.493    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[681]
  -------------------------------------------------------------------
                         required time                          7.493    
                         arrival time                          -6.702    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 virtual_IO/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[683]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out2_clk_wiz_0 rise@4.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 0.281ns (7.911%)  route 3.271ns (92.089%))
  Logic Levels:           4  (BUFGCE=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.348ns = ( 8.348 - 4.999 ) 
    Source Clock Delay      (SCD):    3.149ns
    Clock Pessimism Removal (CPR):    -0.600ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.044ns (routing 0.680ns, distribution 1.364ns)
  Clock Net Delay (Destination): 1.672ns (routing 0.618ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       2.044     3.149    virtual_IO/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X76Y73         FDRE                                         r  virtual_IO/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y73         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.230 f  virtual_IO/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.283     3.513    vio_resetn
    SLICE_X76Y79         LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069     3.582 f  mpsoc_wrapper_i_1/O
                         net (fo=1, routed)           0.264     3.846    mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Op1[0]
    SLICE_X70Y79         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     3.899 r  mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=11, routed)          0.434     4.333    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/compare_done_i_1_n_0
    SLICE_X69Y90         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     4.383 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1/O
                         net (fo=1, routed)           0.948     5.331    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_n_0_bufg_place
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.359 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_bufg_place/O
                         net (fo=2275, routed)        1.342     6.701    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_n_0
    SLICE_X50Y74         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[683]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      4.999     4.999 r  
    AH18                                              0.000     4.999 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     4.999    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     5.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.652    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.676 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.672     8.348    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X50Y74         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[683]/C
                         clock pessimism             -0.600     7.748    
                         clock uncertainty           -0.182     7.566    
    SLICE_X50Y74         FDRE (Setup_AFF2_SLICEM_C_R)
                                                     -0.074     7.492    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[683]
  -------------------------------------------------------------------
                         required time                          7.492    
                         arrival time                          -6.701    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 virtual_IO/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[809]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out2_clk_wiz_0 rise@4.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.553ns  (logic 0.281ns (7.909%)  route 3.272ns (92.091%))
  Logic Levels:           4  (BUFGCE=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.349ns = ( 8.349 - 4.999 ) 
    Source Clock Delay      (SCD):    3.149ns
    Clock Pessimism Removal (CPR):    -0.600ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.044ns (routing 0.680ns, distribution 1.364ns)
  Clock Net Delay (Destination): 1.673ns (routing 0.618ns, distribution 1.055ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       2.044     3.149    virtual_IO/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X76Y73         FDRE                                         r  virtual_IO/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y73         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.230 f  virtual_IO/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.283     3.513    vio_resetn
    SLICE_X76Y79         LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069     3.582 f  mpsoc_wrapper_i_1/O
                         net (fo=1, routed)           0.264     3.846    mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Op1[0]
    SLICE_X70Y79         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     3.899 r  mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=11, routed)          0.434     4.333    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/compare_done_i_1_n_0
    SLICE_X69Y90         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     4.383 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1/O
                         net (fo=1, routed)           0.948     5.331    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_n_0_bufg_place
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.359 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_bufg_place/O
                         net (fo=2275, routed)        1.343     6.702    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_n_0
    SLICE_X50Y73         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[809]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      4.999     4.999 r  
    AH18                                              0.000     4.999 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     4.999    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     5.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.652    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.676 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.673     8.349    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X50Y73         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[809]/C
                         clock pessimism             -0.600     7.749    
                         clock uncertainty           -0.182     7.567    
    SLICE_X50Y73         FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.074     7.493    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[809]
  -------------------------------------------------------------------
                         required time                          7.493    
                         arrival time                          -6.702    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 virtual_IO/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[811]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out2_clk_wiz_0 rise@4.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 0.281ns (7.911%)  route 3.271ns (92.089%))
  Logic Levels:           4  (BUFGCE=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.348ns = ( 8.348 - 4.999 ) 
    Source Clock Delay      (SCD):    3.149ns
    Clock Pessimism Removal (CPR):    -0.600ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.044ns (routing 0.680ns, distribution 1.364ns)
  Clock Net Delay (Destination): 1.672ns (routing 0.618ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       2.044     3.149    virtual_IO/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X76Y73         FDRE                                         r  virtual_IO/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y73         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.230 f  virtual_IO/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.283     3.513    vio_resetn
    SLICE_X76Y79         LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069     3.582 f  mpsoc_wrapper_i_1/O
                         net (fo=1, routed)           0.264     3.846    mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Op1[0]
    SLICE_X70Y79         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     3.899 r  mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=11, routed)          0.434     4.333    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/compare_done_i_1_n_0
    SLICE_X69Y90         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     4.383 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1/O
                         net (fo=1, routed)           0.948     5.331    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_n_0_bufg_place
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.359 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_bufg_place/O
                         net (fo=2275, routed)        1.342     6.701    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_n_0
    SLICE_X50Y74         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[811]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      4.999     4.999 r  
    AH18                                              0.000     4.999 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     4.999    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     5.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.652    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.676 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.672     8.348    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X50Y74         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[811]/C
                         clock pessimism             -0.600     7.748    
                         clock uncertainty           -0.182     7.566    
    SLICE_X50Y74         FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.074     7.492    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[811]
  -------------------------------------------------------------------
                         required time                          7.492    
                         arrival time                          -6.701    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 virtual_IO/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[937]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out2_clk_wiz_0 rise@4.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.553ns  (logic 0.281ns (7.909%)  route 3.272ns (92.091%))
  Logic Levels:           4  (BUFGCE=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.349ns = ( 8.349 - 4.999 ) 
    Source Clock Delay      (SCD):    3.149ns
    Clock Pessimism Removal (CPR):    -0.600ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.044ns (routing 0.680ns, distribution 1.364ns)
  Clock Net Delay (Destination): 1.673ns (routing 0.618ns, distribution 1.055ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       2.044     3.149    virtual_IO/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X76Y73         FDRE                                         r  virtual_IO/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y73         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.230 f  virtual_IO/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.283     3.513    vio_resetn
    SLICE_X76Y79         LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069     3.582 f  mpsoc_wrapper_i_1/O
                         net (fo=1, routed)           0.264     3.846    mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Op1[0]
    SLICE_X70Y79         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     3.899 r  mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=11, routed)          0.434     4.333    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/compare_done_i_1_n_0
    SLICE_X69Y90         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     4.383 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1/O
                         net (fo=1, routed)           0.948     5.331    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_n_0_bufg_place
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.359 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_bufg_place/O
                         net (fo=2275, routed)        1.343     6.702    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_n_0
    SLICE_X50Y73         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[937]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      4.999     4.999 r  
    AH18                                              0.000     4.999 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     4.999    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     5.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.652    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.676 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.673     8.349    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X50Y73         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[937]/C
                         clock pessimism             -0.600     7.749    
                         clock uncertainty           -0.182     7.567    
    SLICE_X50Y73         FDRE (Setup_BFF2_SLICEM_C_R)
                                                     -0.074     7.493    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[937]
  -------------------------------------------------------------------
                         required time                          7.493    
                         arrival time                          -6.702    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 virtual_IO/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[939]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out2_clk_wiz_0 rise@4.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.552ns  (logic 0.281ns (7.911%)  route 3.271ns (92.089%))
  Logic Levels:           4  (BUFGCE=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.348ns = ( 8.348 - 4.999 ) 
    Source Clock Delay      (SCD):    3.149ns
    Clock Pessimism Removal (CPR):    -0.600ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.044ns (routing 0.680ns, distribution 1.364ns)
  Clock Net Delay (Destination): 1.672ns (routing 0.618ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       2.044     3.149    virtual_IO/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X76Y73         FDRE                                         r  virtual_IO/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y73         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.230 f  virtual_IO/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.283     3.513    vio_resetn
    SLICE_X76Y79         LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069     3.582 f  mpsoc_wrapper_i_1/O
                         net (fo=1, routed)           0.264     3.846    mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Op1[0]
    SLICE_X70Y79         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     3.899 r  mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=11, routed)          0.434     4.333    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/compare_done_i_1_n_0
    SLICE_X69Y90         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     4.383 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1/O
                         net (fo=1, routed)           0.948     5.331    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_n_0_bufg_place
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.359 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_bufg_place/O
                         net (fo=2275, routed)        1.342     6.701    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_n_0
    SLICE_X50Y74         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[939]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      4.999     4.999 r  
    AH18                                              0.000     4.999 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     4.999    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     5.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.652    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.676 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.672     8.348    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X50Y74         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[939]/C
                         clock pessimism             -0.600     7.748    
                         clock uncertainty           -0.182     7.566    
    SLICE_X50Y74         FDRE (Setup_BFF2_SLICEM_C_R)
                                                     -0.074     7.492    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[939]
  -------------------------------------------------------------------
                         required time                          7.492    
                         arrival time                          -6.701    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 virtual_IO/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[578]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out2_clk_wiz_0 rise@4.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 0.281ns (7.922%)  route 3.266ns (92.078%))
  Logic Levels:           4  (BUFGCE=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.344ns = ( 8.344 - 4.999 ) 
    Source Clock Delay      (SCD):    3.149ns
    Clock Pessimism Removal (CPR):    -0.600ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.044ns (routing 0.680ns, distribution 1.364ns)
  Clock Net Delay (Destination): 1.668ns (routing 0.618ns, distribution 1.050ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       2.044     3.149    virtual_IO/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X76Y73         FDRE                                         r  virtual_IO/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y73         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.230 f  virtual_IO/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.283     3.513    vio_resetn
    SLICE_X76Y79         LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069     3.582 f  mpsoc_wrapper_i_1/O
                         net (fo=1, routed)           0.264     3.846    mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Op1[0]
    SLICE_X70Y79         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     3.899 r  mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=11, routed)          0.434     4.333    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/compare_done_i_1_n_0
    SLICE_X69Y90         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     4.383 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1/O
                         net (fo=1, routed)           0.948     5.331    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_n_0_bufg_place
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.359 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_bufg_place/O
                         net (fo=2275, routed)        1.337     6.696    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_n_0
    SLICE_X50Y79         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[578]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      4.999     4.999 r  
    AH18                                              0.000     4.999 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     4.999    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     5.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.652    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.676 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.668     8.344    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X50Y79         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[578]/C
                         clock pessimism             -0.600     7.744    
                         clock uncertainty           -0.182     7.562    
    SLICE_X50Y79         FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.074     7.488    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[578]
  -------------------------------------------------------------------
                         required time                          7.488    
                         arrival time                          -6.696    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 virtual_IO/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[706]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.999ns  (clk_out2_clk_wiz_0 rise@4.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.547ns  (logic 0.281ns (7.922%)  route 3.266ns (92.078%))
  Logic Levels:           4  (BUFGCE=1 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.344ns = ( 8.344 - 4.999 ) 
    Source Clock Delay      (SCD):    3.149ns
    Clock Pessimism Removal (CPR):    -0.600ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.044ns (routing 0.680ns, distribution 1.364ns)
  Clock Net Delay (Destination): 1.668ns (routing 0.618ns, distribution 1.050ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       2.044     3.149    virtual_IO/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X76Y73         FDRE                                         r  virtual_IO/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y73         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.230 f  virtual_IO/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.283     3.513    vio_resetn
    SLICE_X76Y79         LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.069     3.582 f  mpsoc_wrapper_i_1/O
                         net (fo=1, routed)           0.264     3.846    mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Op1[0]
    SLICE_X70Y79         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     3.899 r  mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=11, routed)          0.434     4.333    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/compare_done_i_1_n_0
    SLICE_X69Y90         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     4.383 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1/O
                         net (fo=1, routed)           0.948     5.331    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_n_0_bufg_place
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.359 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_bufg_place/O
                         net (fo=2275, routed)        1.337     6.696    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_n_0
    SLICE_X50Y79         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[706]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      4.999     4.999 r  
    AH18                                              0.000     4.999 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     4.999    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     5.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     5.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     6.652    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.676 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.668     8.344    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X50Y79         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[706]/C
                         clock pessimism             -0.600     7.744    
                         clock uncertainty           -0.182     7.562    
    SLICE_X50Y79         FDRE (Setup_AFF2_SLICEM_C_R)
                                                     -0.074     7.488    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[706]
  -------------------------------------------------------------------
                         required time                          7.488    
                         arrival time                          -6.696    
  -------------------------------------------------------------------
                         slack                                  0.792    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 data_trans2ddr_reg[51]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[947]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.039ns (8.590%)  route 0.415ns (91.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.720ns
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    -0.391ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.092ns (routing 0.375ns, distribution 0.717ns)
  Clock Net Delay (Destination): 1.172ns (routing 0.415ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.896    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.913 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.092     2.005    clk_100M
    SLICE_X68Y88         FDSE                                         r  data_trans2ddr_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y88         FDSE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.044 r  data_trans2ddr_reg[51]/Q
                         net (fo=51, routed)          0.415     2.459    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[947]
    SLICE_X60Y75         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[947]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.529    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.548 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.172     1.720    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X60Y75         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[947]/C
                         clock pessimism              0.391     2.111    
                         clock uncertainty            0.182     2.293    
    SLICE_X60Y75         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     2.340    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[947]
  -------------------------------------------------------------------
                         required time                         -2.340    
                         arrival time                           2.459    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 data_trans2ddr_reg[42]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[746]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.039ns (9.242%)  route 0.383ns (90.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.701ns
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    -0.391ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.105ns (routing 0.375ns, distribution 0.730ns)
  Clock Net Delay (Destination): 1.153ns (routing 0.415ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.896    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.913 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.105     2.018    clk_100M
    SLICE_X70Y87         FDSE                                         r  data_trans2ddr_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y87         FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.057 r  data_trans2ddr_reg[42]/Q
                         net (fo=51, routed)          0.383     2.440    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_data[746]
    SLICE_X55Y91         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[746]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.529    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.548 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.153     1.701    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X55Y91         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[746]/C
                         clock pessimism              0.391     2.092    
                         clock uncertainty            0.182     2.274    
    SLICE_X55Y91         FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.046     2.320    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[746]
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           2.440    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 data_trans2ddr_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][1684]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.058ns (7.754%)  route 0.690ns (92.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.270ns
    Source Clock Delay      (SCD):    3.453ns
    Clock Pessimism Removal (CPR):    -0.600ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.782ns (routing 0.619ns, distribution 1.163ns)
  Clock Net Delay (Destination): 2.159ns (routing 0.679ns, distribution 1.480ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.647    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.671 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.782     3.453    clk_100M
    SLICE_X70Y84         FDSE                                         r  data_trans2ddr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y84         FDSE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     3.511 r  data_trans2ddr_reg[17]/Q
                         net (fo=51, routed)          0.690     4.201    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/TRIGGER_I[1684]
    SLICE_X96Y21         SRL16E                                       r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][1684]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.083    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.111 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       2.159     3.270    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X96Y21         SRL16E                                       r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][1684]_srl8/CLK
                         clock pessimism              0.600     3.870    
                         clock uncertainty            0.182     4.052    
    SLICE_X96Y21         SRL16E (Hold_E6LUT_SLICEM_CLK_D)
                                                      0.026     4.078    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/shifted_data_in_reg[7][1684]_srl8
  -------------------------------------------------------------------
                         required time                         -4.078    
                         arrival time                           4.201    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 data_trans2ddr_reg[42]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[618]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.039ns (8.986%)  route 0.395ns (91.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.701ns
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    -0.391ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.105ns (routing 0.375ns, distribution 0.730ns)
  Clock Net Delay (Destination): 1.153ns (routing 0.415ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.896    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.913 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.105     2.018    clk_100M
    SLICE_X70Y87         FDSE                                         r  data_trans2ddr_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y87         FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.057 r  data_trans2ddr_reg[42]/Q
                         net (fo=51, routed)          0.395     2.452    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_data[618]
    SLICE_X55Y91         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[618]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.529    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.548 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.153     1.701    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X55Y91         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[618]/C
                         clock pessimism              0.391     2.092    
                         clock uncertainty            0.182     2.274    
    SLICE_X55Y91         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.321    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[618]
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.452    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 data_trans2ddr_reg[42]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[874]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.039ns (8.945%)  route 0.397ns (91.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.701ns
    Source Clock Delay      (SCD):    2.018ns
    Clock Pessimism Removal (CPR):    -0.391ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.105ns (routing 0.375ns, distribution 0.730ns)
  Clock Net Delay (Destination): 1.153ns (routing 0.415ns, distribution 0.738ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.896    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.913 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.105     2.018    clk_100M
    SLICE_X70Y87         FDSE                                         r  data_trans2ddr_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y87         FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.057 r  data_trans2ddr_reg[42]/Q
                         net (fo=51, routed)          0.397     2.454    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_data[874]
    SLICE_X55Y91         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[874]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.529    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.548 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.153     1.701    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X55Y91         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[874]/C
                         clock pessimism              0.391     2.092    
                         clock uncertainty            0.182     2.274    
    SLICE_X55Y91         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     2.321    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[874]
  -------------------------------------------------------------------
                         required time                         -2.321    
                         arrival time                           2.454    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 data_trans2ddr_reg[33]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[993]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.038ns (8.501%)  route 0.409ns (91.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.713ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    -0.391ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.106ns (routing 0.375ns, distribution 0.731ns)
  Clock Net Delay (Destination): 1.165ns (routing 0.415ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.896    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.913 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.106     2.019    clk_100M
    SLICE_X70Y86         FDSE                                         r  data_trans2ddr_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y86         FDSE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.057 r  data_trans2ddr_reg[33]/Q
                         net (fo=51, routed)          0.409     2.466    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[993]
    SLICE_X60Y80         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[993]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.529    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.548 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.165     1.713    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X60Y80         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[993]/C
                         clock pessimism              0.391     2.104    
                         clock uncertainty            0.182     2.286    
    SLICE_X60Y80         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     2.333    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[993]
  -------------------------------------------------------------------
                         required time                         -2.333    
                         arrival time                           2.466    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 data_trans2ddr_reg[60]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1020]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.039ns (8.369%)  route 0.427ns (91.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.711ns
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    -0.391ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.089ns (routing 0.375ns, distribution 0.714ns)
  Clock Net Delay (Destination): 1.163ns (routing 0.415ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.896    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.913 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.089     2.002    clk_100M
    SLICE_X68Y88         FDSE                                         r  data_trans2ddr_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y88         FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.041 r  data_trans2ddr_reg[60]/Q
                         net (fo=51, routed)          0.427     2.468    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[1020]
    SLICE_X61Y82         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1020]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.529    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.548 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.163     1.711    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X61Y82         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1020]/C
                         clock pessimism              0.391     2.102    
                         clock uncertainty            0.182     2.284    
    SLICE_X61Y82         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     2.330    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1020]
  -------------------------------------------------------------------
                         required time                         -2.330    
                         arrival time                           2.468    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 data_trans2ddr_reg[32]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[992]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.039ns (8.590%)  route 0.415ns (91.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.715ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    -0.391ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.106ns (routing 0.375ns, distribution 0.731ns)
  Clock Net Delay (Destination): 1.167ns (routing 0.415ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.896    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.913 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.106     2.019    clk_100M
    SLICE_X70Y86         FDSE                                         r  data_trans2ddr_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y86         FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.058 r  data_trans2ddr_reg[32]/Q
                         net (fo=51, routed)          0.415     2.473    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[992]
    SLICE_X62Y78         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[992]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.529    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.548 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.167     1.715    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X62Y78         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[992]/C
                         clock pessimism              0.391     2.106    
                         clock uncertainty            0.182     2.288    
    SLICE_X62Y78         FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     2.334    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[992]
  -------------------------------------------------------------------
                         required time                         -2.334    
                         arrival time                           2.473    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 data_trans2ddr_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.039ns (8.686%)  route 0.410ns (91.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.709ns
    Source Clock Delay      (SCD):    2.020ns
    Clock Pessimism Removal (CPR):    -0.391ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.107ns (routing 0.375ns, distribution 0.732ns)
  Clock Net Delay (Destination): 1.161ns (routing 0.415ns, distribution 0.746ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.896    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.913 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.107     2.020    clk_100M
    SLICE_X70Y83         FDSE                                         r  data_trans2ddr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y83         FDSE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.059 r  data_trans2ddr_reg[11]/Q
                         net (fo=51, routed)          0.410     2.469    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_data[75]
    SLICE_X54Y84         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.529    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.548 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.161     1.709    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X54Y84         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[75]/C
                         clock pessimism              0.391     2.100    
                         clock uncertainty            0.182     2.282    
    SLICE_X54Y84         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047     2.329    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[75]
  -------------------------------------------------------------------
                         required time                         -2.329    
                         arrival time                           2.469    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 data_trans2ddr_reg[51]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[755]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.039ns (8.159%)  route 0.439ns (91.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.723ns
    Source Clock Delay      (SCD):    2.005ns
    Clock Pessimism Removal (CPR):    -0.391ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.092ns (routing 0.375ns, distribution 0.717ns)
  Clock Net Delay (Destination): 1.175ns (routing 0.415ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.896    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.913 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.092     2.005    clk_100M
    SLICE_X68Y88         FDSE                                         r  data_trans2ddr_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y88         FDSE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.044 r  data_trans2ddr_reg[51]/Q
                         net (fo=51, routed)          0.439     2.483    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[755]
    SLICE_X60Y64         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[755]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.529    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.548 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.175     1.723    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DESIGN_CLK_I
    SLICE_X60Y64         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[755]/C
                         clock pessimism              0.391     2.114    
                         clock uncertainty            0.182     2.296    
    SLICE_X60Y64         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.343    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[755]
  -------------------------------------------------------------------
                         required time                         -2.343    
                         arrival time                           2.483    
  -------------------------------------------------------------------
                         slack                                  0.140    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.978ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.321ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.978ns  (required time - arrival time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[553]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.501ns  (clk_out2_clk_wiz_0 rise@4994.500ns - clk_pl_0 rise@4990.000ns)
  Data Path Delay:        3.545ns  (logic 0.258ns (7.278%)  route 3.287ns (92.722%))
  Logic Levels:           3  (BUFGCE=1 LUT2=1 LUT3=1)
  Clock Path Skew:        1.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.349ns = ( 4997.850 - 4994.500 ) 
    Source Clock Delay      (SCD):    2.002ns = ( 4992.002 - 4990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.794ns (routing 0.852ns, distribution 0.942ns)
  Clock Net Delay (Destination): 1.673ns (routing 0.618ns, distribution 1.055ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                   4990.000  4990.000 r  
    PS8_X0Y0             PS8                          0.000  4990.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180  4990.180    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y84        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028  4990.208 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.794  4992.002    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X70Y78         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y78         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079  4992.081 f  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.562  4992.643    mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Op2[0]
    SLICE_X70Y79         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101  4992.744 r  mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=11, routed)          0.434  4993.178    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/compare_done_i_1_n_0
    SLICE_X69Y90         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050  4993.228 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1/O
                         net (fo=1, routed)           0.948  4994.176    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_n_0_bufg_place
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  4994.204 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_bufg_place/O
                         net (fo=2275, routed)        1.343  4995.547    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_n_0
    SLICE_X50Y73         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[553]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                   4994.500  4994.500 r  
    AH18                                              0.000  4994.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000  4994.500    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429  4994.930 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  4994.970    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  4994.970 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333  4995.303    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630  4995.933 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220  4996.153    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  4996.177 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.673  4997.850    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X50Y73         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[553]/C
                         clock pessimism              0.000  4997.850    
                         clock uncertainty           -0.251  4997.599    
    SLICE_X50Y73         FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.074  4997.525    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[553]
  -------------------------------------------------------------------
                         required time                       4997.525    
                         arrival time                       -4995.547    
  -------------------------------------------------------------------
                         slack                                  1.978    

Slack (MET) :             1.978ns  (required time - arrival time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[555]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.501ns  (clk_out2_clk_wiz_0 rise@4994.500ns - clk_pl_0 rise@4990.000ns)
  Data Path Delay:        3.544ns  (logic 0.258ns (7.280%)  route 3.286ns (92.720%))
  Logic Levels:           3  (BUFGCE=1 LUT2=1 LUT3=1)
  Clock Path Skew:        1.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.348ns = ( 4997.849 - 4994.500 ) 
    Source Clock Delay      (SCD):    2.002ns = ( 4992.002 - 4990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.794ns (routing 0.852ns, distribution 0.942ns)
  Clock Net Delay (Destination): 1.672ns (routing 0.618ns, distribution 1.054ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                   4990.000  4990.000 r  
    PS8_X0Y0             PS8                          0.000  4990.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180  4990.180    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y84        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028  4990.208 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.794  4992.002    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X70Y78         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y78         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079  4992.081 f  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.562  4992.643    mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Op2[0]
    SLICE_X70Y79         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101  4992.744 r  mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=11, routed)          0.434  4993.178    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/compare_done_i_1_n_0
    SLICE_X69Y90         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050  4993.228 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1/O
                         net (fo=1, routed)           0.948  4994.176    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_n_0_bufg_place
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  4994.204 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_bufg_place/O
                         net (fo=2275, routed)        1.342  4995.546    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_n_0
    SLICE_X50Y74         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[555]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                   4994.500  4994.500 r  
    AH18                                              0.000  4994.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000  4994.500    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429  4994.930 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  4994.970    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  4994.970 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333  4995.303    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630  4995.933 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220  4996.153    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  4996.177 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.672  4997.849    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X50Y74         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[555]/C
                         clock pessimism              0.000  4997.849    
                         clock uncertainty           -0.251  4997.598    
    SLICE_X50Y74         FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.074  4997.524    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[555]
  -------------------------------------------------------------------
                         required time                       4997.524    
                         arrival time                       -4995.546    
  -------------------------------------------------------------------
                         slack                                  1.978    

Slack (MET) :             1.978ns  (required time - arrival time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[681]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.501ns  (clk_out2_clk_wiz_0 rise@4994.500ns - clk_pl_0 rise@4990.000ns)
  Data Path Delay:        3.545ns  (logic 0.258ns (7.278%)  route 3.287ns (92.722%))
  Logic Levels:           3  (BUFGCE=1 LUT2=1 LUT3=1)
  Clock Path Skew:        1.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.349ns = ( 4997.850 - 4994.500 ) 
    Source Clock Delay      (SCD):    2.002ns = ( 4992.002 - 4990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.794ns (routing 0.852ns, distribution 0.942ns)
  Clock Net Delay (Destination): 1.673ns (routing 0.618ns, distribution 1.055ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                   4990.000  4990.000 r  
    PS8_X0Y0             PS8                          0.000  4990.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180  4990.180    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y84        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028  4990.208 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.794  4992.002    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X70Y78         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y78         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079  4992.081 f  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.562  4992.643    mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Op2[0]
    SLICE_X70Y79         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101  4992.744 r  mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=11, routed)          0.434  4993.178    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/compare_done_i_1_n_0
    SLICE_X69Y90         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050  4993.228 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1/O
                         net (fo=1, routed)           0.948  4994.176    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_n_0_bufg_place
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  4994.204 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_bufg_place/O
                         net (fo=2275, routed)        1.343  4995.547    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_n_0
    SLICE_X50Y73         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[681]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                   4994.500  4994.500 r  
    AH18                                              0.000  4994.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000  4994.500    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429  4994.930 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  4994.970    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  4994.970 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333  4995.303    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630  4995.933 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220  4996.153    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  4996.177 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.673  4997.850    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X50Y73         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[681]/C
                         clock pessimism              0.000  4997.850    
                         clock uncertainty           -0.251  4997.599    
    SLICE_X50Y73         FDRE (Setup_AFF2_SLICEM_C_R)
                                                     -0.074  4997.525    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[681]
  -------------------------------------------------------------------
                         required time                       4997.525    
                         arrival time                       -4995.547    
  -------------------------------------------------------------------
                         slack                                  1.978    

Slack (MET) :             1.978ns  (required time - arrival time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[683]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.501ns  (clk_out2_clk_wiz_0 rise@4994.500ns - clk_pl_0 rise@4990.000ns)
  Data Path Delay:        3.544ns  (logic 0.258ns (7.280%)  route 3.286ns (92.720%))
  Logic Levels:           3  (BUFGCE=1 LUT2=1 LUT3=1)
  Clock Path Skew:        1.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.348ns = ( 4997.849 - 4994.500 ) 
    Source Clock Delay      (SCD):    2.002ns = ( 4992.002 - 4990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.794ns (routing 0.852ns, distribution 0.942ns)
  Clock Net Delay (Destination): 1.672ns (routing 0.618ns, distribution 1.054ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                   4990.000  4990.000 r  
    PS8_X0Y0             PS8                          0.000  4990.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180  4990.180    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y84        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028  4990.208 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.794  4992.002    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X70Y78         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y78         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079  4992.081 f  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.562  4992.643    mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Op2[0]
    SLICE_X70Y79         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101  4992.744 r  mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=11, routed)          0.434  4993.178    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/compare_done_i_1_n_0
    SLICE_X69Y90         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050  4993.228 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1/O
                         net (fo=1, routed)           0.948  4994.176    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_n_0_bufg_place
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  4994.204 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_bufg_place/O
                         net (fo=2275, routed)        1.342  4995.546    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_n_0
    SLICE_X50Y74         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[683]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                   4994.500  4994.500 r  
    AH18                                              0.000  4994.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000  4994.500    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429  4994.930 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  4994.970    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  4994.970 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333  4995.303    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630  4995.933 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220  4996.153    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  4996.177 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.672  4997.849    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X50Y74         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[683]/C
                         clock pessimism              0.000  4997.849    
                         clock uncertainty           -0.251  4997.598    
    SLICE_X50Y74         FDRE (Setup_AFF2_SLICEM_C_R)
                                                     -0.074  4997.524    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[683]
  -------------------------------------------------------------------
                         required time                       4997.524    
                         arrival time                       -4995.546    
  -------------------------------------------------------------------
                         slack                                  1.978    

Slack (MET) :             1.978ns  (required time - arrival time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[809]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.501ns  (clk_out2_clk_wiz_0 rise@4994.500ns - clk_pl_0 rise@4990.000ns)
  Data Path Delay:        3.545ns  (logic 0.258ns (7.278%)  route 3.287ns (92.722%))
  Logic Levels:           3  (BUFGCE=1 LUT2=1 LUT3=1)
  Clock Path Skew:        1.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.349ns = ( 4997.850 - 4994.500 ) 
    Source Clock Delay      (SCD):    2.002ns = ( 4992.002 - 4990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.794ns (routing 0.852ns, distribution 0.942ns)
  Clock Net Delay (Destination): 1.673ns (routing 0.618ns, distribution 1.055ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                   4990.000  4990.000 r  
    PS8_X0Y0             PS8                          0.000  4990.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180  4990.180    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y84        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028  4990.208 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.794  4992.002    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X70Y78         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y78         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079  4992.081 f  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.562  4992.643    mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Op2[0]
    SLICE_X70Y79         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101  4992.744 r  mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=11, routed)          0.434  4993.178    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/compare_done_i_1_n_0
    SLICE_X69Y90         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050  4993.228 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1/O
                         net (fo=1, routed)           0.948  4994.176    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_n_0_bufg_place
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  4994.204 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_bufg_place/O
                         net (fo=2275, routed)        1.343  4995.547    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_n_0
    SLICE_X50Y73         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[809]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                   4994.500  4994.500 r  
    AH18                                              0.000  4994.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000  4994.500    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429  4994.930 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  4994.970    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  4994.970 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333  4995.303    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630  4995.933 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220  4996.153    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  4996.177 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.673  4997.850    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X50Y73         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[809]/C
                         clock pessimism              0.000  4997.850    
                         clock uncertainty           -0.251  4997.599    
    SLICE_X50Y73         FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.074  4997.525    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[809]
  -------------------------------------------------------------------
                         required time                       4997.525    
                         arrival time                       -4995.547    
  -------------------------------------------------------------------
                         slack                                  1.978    

Slack (MET) :             1.978ns  (required time - arrival time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[811]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.501ns  (clk_out2_clk_wiz_0 rise@4994.500ns - clk_pl_0 rise@4990.000ns)
  Data Path Delay:        3.544ns  (logic 0.258ns (7.280%)  route 3.286ns (92.720%))
  Logic Levels:           3  (BUFGCE=1 LUT2=1 LUT3=1)
  Clock Path Skew:        1.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.348ns = ( 4997.849 - 4994.500 ) 
    Source Clock Delay      (SCD):    2.002ns = ( 4992.002 - 4990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.794ns (routing 0.852ns, distribution 0.942ns)
  Clock Net Delay (Destination): 1.672ns (routing 0.618ns, distribution 1.054ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                   4990.000  4990.000 r  
    PS8_X0Y0             PS8                          0.000  4990.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180  4990.180    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y84        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028  4990.208 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.794  4992.002    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X70Y78         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y78         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079  4992.081 f  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.562  4992.643    mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Op2[0]
    SLICE_X70Y79         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101  4992.744 r  mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=11, routed)          0.434  4993.178    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/compare_done_i_1_n_0
    SLICE_X69Y90         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050  4993.228 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1/O
                         net (fo=1, routed)           0.948  4994.176    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_n_0_bufg_place
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  4994.204 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_bufg_place/O
                         net (fo=2275, routed)        1.342  4995.546    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_n_0
    SLICE_X50Y74         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[811]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                   4994.500  4994.500 r  
    AH18                                              0.000  4994.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000  4994.500    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429  4994.930 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  4994.970    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  4994.970 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333  4995.303    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630  4995.933 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220  4996.153    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  4996.177 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.672  4997.849    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X50Y74         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[811]/C
                         clock pessimism              0.000  4997.849    
                         clock uncertainty           -0.251  4997.598    
    SLICE_X50Y74         FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.074  4997.524    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[811]
  -------------------------------------------------------------------
                         required time                       4997.524    
                         arrival time                       -4995.546    
  -------------------------------------------------------------------
                         slack                                  1.978    

Slack (MET) :             1.978ns  (required time - arrival time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[937]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.501ns  (clk_out2_clk_wiz_0 rise@4994.500ns - clk_pl_0 rise@4990.000ns)
  Data Path Delay:        3.545ns  (logic 0.258ns (7.278%)  route 3.287ns (92.722%))
  Logic Levels:           3  (BUFGCE=1 LUT2=1 LUT3=1)
  Clock Path Skew:        1.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.349ns = ( 4997.850 - 4994.500 ) 
    Source Clock Delay      (SCD):    2.002ns = ( 4992.002 - 4990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.794ns (routing 0.852ns, distribution 0.942ns)
  Clock Net Delay (Destination): 1.673ns (routing 0.618ns, distribution 1.055ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                   4990.000  4990.000 r  
    PS8_X0Y0             PS8                          0.000  4990.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180  4990.180    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y84        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028  4990.208 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.794  4992.002    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X70Y78         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y78         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079  4992.081 f  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.562  4992.643    mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Op2[0]
    SLICE_X70Y79         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101  4992.744 r  mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=11, routed)          0.434  4993.178    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/compare_done_i_1_n_0
    SLICE_X69Y90         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050  4993.228 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1/O
                         net (fo=1, routed)           0.948  4994.176    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_n_0_bufg_place
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  4994.204 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_bufg_place/O
                         net (fo=2275, routed)        1.343  4995.547    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_n_0
    SLICE_X50Y73         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[937]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                   4994.500  4994.500 r  
    AH18                                              0.000  4994.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000  4994.500    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429  4994.930 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  4994.970    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  4994.970 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333  4995.303    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630  4995.933 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220  4996.153    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  4996.177 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.673  4997.850    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X50Y73         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[937]/C
                         clock pessimism              0.000  4997.850    
                         clock uncertainty           -0.251  4997.599    
    SLICE_X50Y73         FDRE (Setup_BFF2_SLICEM_C_R)
                                                     -0.074  4997.525    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[937]
  -------------------------------------------------------------------
                         required time                       4997.525    
                         arrival time                       -4995.547    
  -------------------------------------------------------------------
                         slack                                  1.978    

Slack (MET) :             1.978ns  (required time - arrival time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[939]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.501ns  (clk_out2_clk_wiz_0 rise@4994.500ns - clk_pl_0 rise@4990.000ns)
  Data Path Delay:        3.544ns  (logic 0.258ns (7.280%)  route 3.286ns (92.720%))
  Logic Levels:           3  (BUFGCE=1 LUT2=1 LUT3=1)
  Clock Path Skew:        1.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.348ns = ( 4997.849 - 4994.500 ) 
    Source Clock Delay      (SCD):    2.002ns = ( 4992.002 - 4990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.794ns (routing 0.852ns, distribution 0.942ns)
  Clock Net Delay (Destination): 1.672ns (routing 0.618ns, distribution 1.054ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                   4990.000  4990.000 r  
    PS8_X0Y0             PS8                          0.000  4990.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180  4990.180    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y84        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028  4990.208 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.794  4992.002    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X70Y78         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y78         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079  4992.081 f  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.562  4992.643    mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Op2[0]
    SLICE_X70Y79         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101  4992.744 r  mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=11, routed)          0.434  4993.178    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/compare_done_i_1_n_0
    SLICE_X69Y90         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050  4993.228 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1/O
                         net (fo=1, routed)           0.948  4994.176    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_n_0_bufg_place
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  4994.204 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_bufg_place/O
                         net (fo=2275, routed)        1.342  4995.546    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_n_0
    SLICE_X50Y74         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[939]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                   4994.500  4994.500 r  
    AH18                                              0.000  4994.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000  4994.500    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429  4994.930 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  4994.970    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  4994.970 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333  4995.303    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630  4995.933 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220  4996.153    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  4996.177 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.672  4997.849    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X50Y74         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[939]/C
                         clock pessimism              0.000  4997.849    
                         clock uncertainty           -0.251  4997.598    
    SLICE_X50Y74         FDRE (Setup_BFF2_SLICEM_C_R)
                                                     -0.074  4997.524    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[939]
  -------------------------------------------------------------------
                         required time                       4997.524    
                         arrival time                       -4995.546    
  -------------------------------------------------------------------
                         slack                                  1.978    

Slack (MET) :             1.979ns  (required time - arrival time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[1010]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.501ns  (clk_out2_clk_wiz_0 rise@4994.500ns - clk_pl_0 rise@4990.000ns)
  Data Path Delay:        3.536ns  (logic 0.258ns (7.296%)  route 3.278ns (92.704%))
  Logic Levels:           3  (BUFGCE=1 LUT2=1 LUT3=1)
  Clock Path Skew:        1.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.341ns = ( 4997.841 - 4994.500 ) 
    Source Clock Delay      (SCD):    2.002ns = ( 4992.002 - 4990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.794ns (routing 0.852ns, distribution 0.942ns)
  Clock Net Delay (Destination): 1.665ns (routing 0.618ns, distribution 1.047ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                   4990.000  4990.000 r  
    PS8_X0Y0             PS8                          0.000  4990.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180  4990.180    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y84        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028  4990.208 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.794  4992.002    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X70Y78         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y78         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079  4992.081 f  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.562  4992.643    mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Op2[0]
    SLICE_X70Y79         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101  4992.744 r  mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=11, routed)          0.434  4993.178    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/compare_done_i_1_n_0
    SLICE_X69Y90         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050  4993.228 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1/O
                         net (fo=1, routed)           0.948  4994.176    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_n_0_bufg_place
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  4994.204 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_bufg_place/O
                         net (fo=2275, routed)        1.334  4995.538    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_n_0
    SLICE_X50Y101        FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[1010]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                   4994.500  4994.500 r  
    AH18                                              0.000  4994.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000  4994.500    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429  4994.930 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  4994.970    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  4994.970 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333  4995.303    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630  4995.933 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220  4996.153    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  4996.177 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.665  4997.842    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X50Y101        FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[1010]/C
                         clock pessimism              0.000  4997.842    
                         clock uncertainty           -0.251  4997.591    
    SLICE_X50Y101        FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.074  4997.517    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[1010]
  -------------------------------------------------------------------
                         required time                       4997.517    
                         arrival time                       -4995.538    
  -------------------------------------------------------------------
                         slack                                  1.979    

Slack (MET) :             1.979ns  (required time - arrival time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[114]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.501ns  (clk_out2_clk_wiz_0 rise@4994.500ns - clk_pl_0 rise@4990.000ns)
  Data Path Delay:        3.536ns  (logic 0.258ns (7.296%)  route 3.278ns (92.704%))
  Logic Levels:           3  (BUFGCE=1 LUT2=1 LUT3=1)
  Clock Path Skew:        1.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.341ns = ( 4997.841 - 4994.500 ) 
    Source Clock Delay      (SCD):    2.002ns = ( 4992.002 - 4990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.794ns (routing 0.852ns, distribution 0.942ns)
  Clock Net Delay (Destination): 1.665ns (routing 0.618ns, distribution 1.047ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                   4990.000  4990.000 r  
    PS8_X0Y0             PS8                          0.000  4990.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.180  4990.180    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y84        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028  4990.208 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.794  4992.002    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X70Y78         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y78         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079  4992.081 f  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.562  4992.643    mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Op2[0]
    SLICE_X70Y79         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101  4992.744 r  mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=11, routed)          0.434  4993.178    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/compare_done_i_1_n_0
    SLICE_X69Y90         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050  4993.228 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1/O
                         net (fo=1, routed)           0.948  4994.176    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_n_0_bufg_place
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  4994.204 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_bufg_place/O
                         net (fo=2275, routed)        1.334  4995.538    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_n_0
    SLICE_X50Y101        FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[114]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                   4994.500  4994.500 r  
    AH18                                              0.000  4994.500 r  clk_in1_p (IN)
                         net (fo=0)                   0.000  4994.500    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429  4994.930 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  4994.970    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  4994.970 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333  4995.303    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630  4995.933 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220  4996.153    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  4996.177 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.665  4997.842    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X50Y101        FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[114]/C
                         clock pessimism              0.000  4997.842    
                         clock uncertainty           -0.251  4997.591    
    SLICE_X50Y101        FDRE (Setup_AFF2_SLICEM_C_R)
                                                     -0.074  4997.517    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[114]
  -------------------------------------------------------------------
                         required time                       4997.517    
                         arrival time                       -4995.538    
  -------------------------------------------------------------------
                         slack                                  1.979    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/mst_exec_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.906ns  (logic 0.126ns (6.611%)  route 1.780ns (93.389%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.102ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.585ns (routing 0.768ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.991ns (routing 0.679ns, distribution 1.312ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y84        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.585     1.753    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X70Y78         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y78         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.811 f  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.387     2.198    mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Op2[0]
    SLICE_X70Y79         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.068     2.266 r  mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=11, routed)          1.393     3.659    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/compare_done_i_1_n_0
    SLICE_X70Y92         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/mst_exec_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.083    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.111 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.991     3.102    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X70Y92         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/mst_exec_state_reg[1]/C
                         clock pessimism              0.000     3.102    
                         clock uncertainty            0.251     3.353    
    SLICE_X70Y92         FDRE (Hold_HFF2_SLICEM_C_R)
                                                     -0.015     3.338    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/mst_exec_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.338    
                         arrival time                           3.659    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/compare_done_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.900ns  (logic 0.126ns (6.632%)  route 1.774ns (93.368%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.095ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.585ns (routing 0.768ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.984ns (routing 0.679ns, distribution 1.305ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y84        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.585     1.753    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X70Y78         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y78         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.811 f  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.387     2.198    mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Op2[0]
    SLICE_X70Y79         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.068     2.266 r  mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=11, routed)          1.387     3.653    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/compare_done_i_1_n_0
    SLICE_X69Y90         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/compare_done_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.083    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.111 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.984     3.095    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X69Y90         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/compare_done_reg/C
                         clock pessimism              0.000     3.095    
                         clock uncertainty            0.251     3.346    
    SLICE_X69Y90         FDRE (Hold_HFF2_SLICEL_C_R)
                                                     -0.015     3.331    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/compare_done_reg
  -------------------------------------------------------------------
                         required time                         -3.331    
                         arrival time                           3.653    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/init_txn_ff2_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.900ns  (logic 0.126ns (6.632%)  route 1.774ns (93.368%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.095ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.585ns (routing 0.768ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.984ns (routing 0.679ns, distribution 1.305ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y84        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.585     1.753    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X70Y78         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y78         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.811 f  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.387     2.198    mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Op2[0]
    SLICE_X70Y79         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.068     2.266 r  mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=11, routed)          1.387     3.653    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/compare_done_i_1_n_0
    SLICE_X69Y90         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/init_txn_ff2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.083    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.111 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.984     3.095    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X69Y90         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/init_txn_ff2_reg/C
                         clock pessimism              0.000     3.095    
                         clock uncertainty            0.251     3.346    
    SLICE_X69Y90         FDRE (Hold_GFF_SLICEL_C_R)
                                                     -0.015     3.331    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/init_txn_ff2_reg
  -------------------------------------------------------------------
                         required time                         -3.331    
                         arrival time                           3.653    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/init_txn_ff_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.900ns  (logic 0.126ns (6.632%)  route 1.774ns (93.368%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.095ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.585ns (routing 0.768ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.984ns (routing 0.679ns, distribution 1.305ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y84        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.585     1.753    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X70Y78         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y78         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.811 f  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.387     2.198    mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Op2[0]
    SLICE_X70Y79         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.068     2.266 r  mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=11, routed)          1.387     3.653    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/compare_done_i_1_n_0
    SLICE_X69Y90         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/init_txn_ff_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.083    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.111 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.984     3.095    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X69Y90         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/init_txn_ff_reg/C
                         clock pessimism              0.000     3.095    
                         clock uncertainty            0.251     3.346    
    SLICE_X69Y90         FDRE (Hold_FFF_SLICEL_C_R)
                                                     -0.015     3.331    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/init_txn_ff_reg
  -------------------------------------------------------------------
                         required time                         -3.331    
                         arrival time                           3.653    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/start_single_burst_read_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.900ns  (logic 0.126ns (6.632%)  route 1.774ns (93.368%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.342ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.095ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.585ns (routing 0.768ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.984ns (routing 0.679ns, distribution 1.305ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y84        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.585     1.753    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X70Y78         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y78         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.811 f  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.387     2.198    mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Op2[0]
    SLICE_X70Y79         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.068     2.266 r  mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=11, routed)          1.387     3.653    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/compare_done_i_1_n_0
    SLICE_X69Y90         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/start_single_burst_read_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.083    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.111 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.984     3.095    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X69Y90         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/start_single_burst_read_reg/C
                         clock pessimism              0.000     3.095    
                         clock uncertainty            0.251     3.346    
    SLICE_X69Y90         FDRE (Hold_HFF_SLICEL_C_R)
                                                     -0.015     3.331    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/start_single_burst_read_reg
  -------------------------------------------------------------------
                         required time                         -3.331    
                         arrival time                           3.653    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/mst_exec_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.908ns  (logic 0.126ns (6.604%)  route 1.782ns (93.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.090ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.585ns (routing 0.768ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.979ns (routing 0.679ns, distribution 1.300ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y84        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.585     1.753    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X70Y78         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y78         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.811 f  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.387     2.198    mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Op2[0]
    SLICE_X70Y79         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.068     2.266 r  mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=11, routed)          1.395     3.661    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/compare_done_i_1_n_0
    SLICE_X69Y90         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/mst_exec_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.083    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.111 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.979     3.090    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X69Y90         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/mst_exec_state_reg[0]/C
                         clock pessimism              0.000     3.090    
                         clock uncertainty            0.251     3.341    
    SLICE_X69Y90         FDRE (Hold_DFF2_SLICEL_C_R)
                                                     -0.015     3.326    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/mst_exec_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.326    
                         arrival time                           3.661    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/start_single_burst_write_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.908ns  (logic 0.126ns (6.604%)  route 1.782ns (93.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.090ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.585ns (routing 0.768ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.979ns (routing 0.679ns, distribution 1.300ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y84        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.585     1.753    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X70Y78         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y78         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.811 f  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.387     2.198    mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Op2[0]
    SLICE_X70Y79         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.068     2.266 r  mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=11, routed)          1.395     3.661    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/compare_done_i_1_n_0
    SLICE_X69Y90         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/start_single_burst_write_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.083    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.111 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.979     3.090    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X69Y90         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/start_single_burst_write_reg/C
                         clock pessimism              0.000     3.090    
                         clock uncertainty            0.251     3.341    
    SLICE_X69Y90         FDRE (Hold_CFF_SLICEL_C_R)
                                                     -0.015     3.326    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/start_single_burst_write_reg
  -------------------------------------------------------------------
                         required time                         -3.326    
                         arrival time                           3.661    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_rready_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.981ns  (logic 0.192ns (9.692%)  route 1.789ns (90.308%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        1.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.018ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.585ns (routing 0.768ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.907ns (routing 0.679ns, distribution 1.228ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y84        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.585     1.753    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X70Y78         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y78         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.811 r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.387     2.198    mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Op2[0]
    SLICE_X70Y79         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.068     2.266 f  mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=11, routed)          0.390     2.656    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/compare_done_i_1_n_0
    SLICE_X69Y90         LUT3 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.032     2.688 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_rready_i_2/O
                         net (fo=1, routed)           1.003     3.691    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_rready_i_2_n_0
    SLICE_X64Y85         LUT5 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.034     3.725 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_rready_i_1/O
                         net (fo=1, routed)           0.009     3.734    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_rready_i_1_n_0
    SLICE_X64Y85         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_rready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.083    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.111 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.907     3.018    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X64Y85         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_rready_reg/C
                         clock pessimism              0.000     3.018    
                         clock uncertainty            0.251     3.269    
    SLICE_X64Y85         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     3.331    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_rready_reg
  -------------------------------------------------------------------
                         required time                         -3.331    
                         arrival time                           3.734    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_index_reg[0]_rep__0/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.916ns  (logic 0.148ns (7.724%)  route 1.768ns (92.276%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        1.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.014ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.585ns (routing 0.768ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.903ns (routing 0.679ns, distribution 1.224ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y84        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.585     1.753    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X70Y78         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y78         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.811 f  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.387     2.198    mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Op2[0]
    SLICE_X70Y79         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.068     2.266 r  mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=11, routed)          0.418     2.684    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/compare_done_i_1_n_0
    SLICE_X69Y90         LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.022     2.706 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_index[3]_i_1/O
                         net (fo=32, routed)          0.963     3.669    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_index[3]_i_1_n_0
    SLICE_X64Y95         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_index_reg[0]_rep__0/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.083    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.111 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.903     3.014    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X64Y95         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_index_reg[0]_rep__0/C
                         clock pessimism              0.000     3.014    
                         clock uncertainty            0.251     3.265    
    SLICE_X64Y95         FDRE (Hold_EFF_SLICEM_C_R)
                                                     -0.015     3.250    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_index_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         -3.250    
                         arrival time                           3.669    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_index_reg[1]_rep__1/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.916ns  (logic 0.148ns (7.724%)  route 1.768ns (92.276%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        1.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.014ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.251ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.338ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.585ns (routing 0.768ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.903ns (routing 0.679ns, distribution 1.224ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y84        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.585     1.753    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X70Y78         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y78         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.811 f  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.387     2.198    mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Op2[0]
    SLICE_X70Y79         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.068     2.266 r  mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=11, routed)          0.418     2.684    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/compare_done_i_1_n_0
    SLICE_X69Y90         LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.022     2.706 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_index[3]_i_1/O
                         net (fo=32, routed)          0.963     3.669    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_index[3]_i_1_n_0
    SLICE_X64Y95         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_index_reg[1]_rep__1/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.083    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.111 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.903     3.014    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X64Y95         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_index_reg[1]_rep__1/C
                         clock pessimism              0.000     3.014    
                         clock uncertainty            0.251     3.265    
    SLICE_X64Y95         FDRE (Hold_EFF2_SLICEM_C_R)
                                                     -0.015     3.250    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_index_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         -3.250    
                         arrival time                           3.669    
  -------------------------------------------------------------------
                         slack                                  0.419    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack        9.564ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.564ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.460ns  (logic 0.079ns (17.174%)  route 0.381ns (82.826%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y71                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X68Y71         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.381     0.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X68Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X68Y71         FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    10.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.460    
  -------------------------------------------------------------------
                         slack                                  9.564    

Slack (MET) :             9.571ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.453ns  (logic 0.081ns (17.881%)  route 0.372ns (82.119%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y81                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X76Y81         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     0.081 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.372     0.453    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X74Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X74Y81         FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.025    10.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.453    
  -------------------------------------------------------------------
                         slack                                  9.571    

Slack (MET) :             9.609ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.415ns  (logic 0.079ns (19.036%)  route 0.336ns (80.964%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y71                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X69Y71         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.336     0.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X69Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X69Y71         FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.415    
  -------------------------------------------------------------------
                         slack                                  9.609    

Slack (MET) :             9.693ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.331ns  (logic 0.079ns (23.867%)  route 0.252ns (76.133%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y82                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X76Y82         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.252     0.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X74Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X74Y81         FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    10.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  9.693    

Slack (MET) :             9.730ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.294ns  (logic 0.078ns (26.531%)  route 0.216ns (73.469%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y82                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X74Y82         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.216     0.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X74Y82         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X74Y82         FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    10.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  9.730    

Slack (MET) :             9.740ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.284ns  (logic 0.080ns (28.169%)  route 0.204ns (71.831%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y71                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X68Y71         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.204     0.284    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X68Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X68Y72         FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    10.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  9.740    

Slack (MET) :             9.742ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.282ns  (logic 0.077ns (27.305%)  route 0.205ns (72.695%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y82                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X74Y82         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.077 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.205     0.282    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X74Y82         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X74Y82         FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    10.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  9.742    

Slack (MET) :             9.787ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.999ns  (MaxDelay Path 9.999ns)
  Data Path Delay:        0.237ns  (logic 0.079ns (33.333%)  route 0.158ns (66.667%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 9.999ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y71                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X68Y71         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.158     0.237    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X68Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    9.999     9.999    
    SLICE_X68Y72         FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    10.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.024    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  9.787    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.265ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.265ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.181ns (12.027%)  route 1.324ns (87.973%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.456ns = ( 13.455 - 9.999 ) 
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.022ns (routing 0.680ns, distribution 1.342ns)
  Clock Net Delay (Destination): 1.785ns (routing 0.619ns, distribution 1.166ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       2.022     3.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X67Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y75         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.207 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.851     4.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X67Y75         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     4.159 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.473     4.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X69Y74         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     9.999    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.431 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.646    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.670 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.785    13.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y74         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism             -0.430    13.025    
                         clock uncertainty           -0.062    12.964    
    SLICE_X69Y74         FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.066    12.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.898    
                         arrival time                          -4.632    
  -------------------------------------------------------------------
                         slack                                  8.265    

Slack (MET) :             8.265ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.181ns (12.027%)  route 1.324ns (87.973%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.456ns = ( 13.455 - 9.999 ) 
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.022ns (routing 0.680ns, distribution 1.342ns)
  Clock Net Delay (Destination): 1.785ns (routing 0.619ns, distribution 1.166ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       2.022     3.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X67Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y75         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.207 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.851     4.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X67Y75         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     4.159 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.473     4.632    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X69Y74         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     9.999    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.431 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.646    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.670 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.785    13.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y74         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]/C
                         clock pessimism             -0.430    13.025    
                         clock uncertainty           -0.062    12.964    
    SLICE_X69Y74         FDPE (Recov_EFF2_SLICEL_C_PRE)
                                                     -0.066    12.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.898    
                         arrival time                          -4.632    
  -------------------------------------------------------------------
                         slack                                  8.265    

Slack (MET) :             8.344ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.079ns (5.288%)  route 1.415ns (94.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.456ns = ( 13.455 - 9.999 ) 
    Source Clock Delay      (SCD):    3.111ns
    Clock Pessimism Removal (CPR):    -0.378ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.006ns (routing 0.680ns, distribution 1.326ns)
  Clock Net Delay (Destination): 1.785ns (routing 0.619ns, distribution 1.166ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       2.006     3.111    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y75         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y75         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.190 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          1.415     4.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X69Y71         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     9.999    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.431 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.646    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.670 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.785    13.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X69Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.378    13.077    
                         clock uncertainty           -0.062    13.015    
    SLICE_X69Y71         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    12.949    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.949    
                         arrival time                          -4.605    
  -------------------------------------------------------------------
                         slack                                  8.344    

Slack (MET) :             8.344ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.079ns (5.288%)  route 1.415ns (94.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.456ns = ( 13.455 - 9.999 ) 
    Source Clock Delay      (SCD):    3.111ns
    Clock Pessimism Removal (CPR):    -0.378ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.006ns (routing 0.680ns, distribution 1.326ns)
  Clock Net Delay (Destination): 1.785ns (routing 0.619ns, distribution 1.166ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       2.006     3.111    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y75         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y75         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.190 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          1.415     4.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X69Y71         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     9.999    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.431 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.646    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.670 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.785    13.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X69Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.378    13.077    
                         clock uncertainty           -0.062    13.015    
    SLICE_X69Y71         FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.066    12.949    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.949    
                         arrival time                          -4.605    
  -------------------------------------------------------------------
                         slack                                  8.344    

Slack (MET) :             8.344ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 0.079ns (5.288%)  route 1.415ns (94.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.456ns = ( 13.455 - 9.999 ) 
    Source Clock Delay      (SCD):    3.111ns
    Clock Pessimism Removal (CPR):    -0.378ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.006ns (routing 0.680ns, distribution 1.326ns)
  Clock Net Delay (Destination): 1.785ns (routing 0.619ns, distribution 1.166ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       2.006     3.111    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y75         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y75         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.190 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          1.415     4.605    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X69Y71         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     9.999    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.431 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.646    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.670 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.785    13.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X69Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                         clock pessimism             -0.378    13.077    
                         clock uncertainty           -0.062    13.015    
    SLICE_X69Y71         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    12.949    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         12.949    
                         arrival time                          -4.605    
  -------------------------------------------------------------------
                         slack                                  8.344    

Slack (MET) :             8.354ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.416ns  (logic 0.181ns (12.782%)  route 1.235ns (87.217%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.456ns = ( 13.455 - 9.999 ) 
    Source Clock Delay      (SCD):    3.127ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.022ns (routing 0.680ns, distribution 1.342ns)
  Clock Net Delay (Destination): 1.785ns (routing 0.619ns, distribution 1.166ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       2.022     3.127    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/wr_clk
    SLICE_X67Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y75         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     3.207 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.851     4.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/Q_reg
    SLICE_X67Y75         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     4.159 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/ngwrdrst.grst.g7serrst.wr_rst_reg[2]_i_1/O
                         net (fo=3, routed)           0.384     4.543    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_comb
    SLICE_X69Y75         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     9.999    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.431 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.646    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.670 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.785    13.455    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y75         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism             -0.430    13.025    
                         clock uncertainty           -0.062    12.964    
    SLICE_X69Y75         FDPE (Recov_EFF_SLICEL_C_PRE)
                                                     -0.066    12.898    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.898    
                         arrival time                          -4.543    
  -------------------------------------------------------------------
                         slack                                  8.354    

Slack (MET) :             8.367ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.079ns (5.631%)  route 1.324ns (94.369%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.440ns = ( 13.439 - 9.999 ) 
    Source Clock Delay      (SCD):    3.111ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.006ns (routing 0.680ns, distribution 1.326ns)
  Clock Net Delay (Destination): 1.769ns (routing 0.619ns, distribution 1.150ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       2.006     3.111    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y75         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y75         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.190 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          1.324     4.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X68Y71         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     9.999    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.431 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.646    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.670 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.769    13.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X68Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.429    13.010    
                         clock uncertainty           -0.062    12.948    
    SLICE_X68Y71         FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066    12.882    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.882    
                         arrival time                          -4.514    
  -------------------------------------------------------------------
                         slack                                  8.367    

Slack (MET) :             8.367ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.079ns (5.631%)  route 1.324ns (94.369%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.440ns = ( 13.439 - 9.999 ) 
    Source Clock Delay      (SCD):    3.111ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.006ns (routing 0.680ns, distribution 1.326ns)
  Clock Net Delay (Destination): 1.769ns (routing 0.619ns, distribution 1.150ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       2.006     3.111    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y75         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y75         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.190 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          1.324     4.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/AR[0]
    SLICE_X68Y71         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     9.999    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.431 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.646    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.670 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.769    13.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/wr_clk
    SLICE_X68Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.429    13.010    
                         clock uncertainty           -0.062    12.948    
    SLICE_X68Y71         FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066    12.882    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.882    
                         arrival time                          -4.514    
  -------------------------------------------------------------------
                         slack                                  8.367    

Slack (MET) :             8.367ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.079ns (5.631%)  route 1.324ns (94.369%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.440ns = ( 13.439 - 9.999 ) 
    Source Clock Delay      (SCD):    3.111ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.006ns (routing 0.680ns, distribution 1.326ns)
  Clock Net Delay (Destination): 1.769ns (routing 0.619ns, distribution 1.150ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       2.006     3.111    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y75         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y75         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.190 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          1.324     4.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X68Y71         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     9.999    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.431 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.646    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.670 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.769    13.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X68Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                         clock pessimism             -0.429    13.010    
                         clock uncertainty           -0.062    12.948    
    SLICE_X68Y71         FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    12.882    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         12.882    
                         arrival time                          -4.514    
  -------------------------------------------------------------------
                         slack                                  8.367    

Slack (MET) :             8.367ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            9.999ns  (clk_out1_clk_wiz_0 rise@9.999ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 0.079ns (5.631%)  route 1.324ns (94.369%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.440ns = ( 13.439 - 9.999 ) 
    Source Clock Delay      (SCD):    3.111ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.006ns (routing 0.680ns, distribution 1.326ns)
  Clock Net Delay (Destination): 1.769ns (routing 0.619ns, distribution 1.150ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       2.006     3.111    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X69Y75         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y75         FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.190 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          1.324     4.514    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X68Y71         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.999     9.999 r  
    AH18                                              0.000     9.999 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     9.999    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429    10.428 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.468    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.468 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333    10.801    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630    11.431 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    11.646    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.670 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.769    13.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X68Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                         clock pessimism             -0.429    13.010    
                         clock uncertainty           -0.062    12.948    
    SLICE_X68Y71         FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066    12.882    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         12.882    
                         arrival time                          -4.514    
  -------------------------------------------------------------------
                         slack                                  8.367    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.039ns (25.828%)  route 0.112ns (74.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.810ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      1.115ns (routing 0.375ns, distribution 0.740ns)
  Clock Net Delay (Destination): 1.266ns (routing 0.416ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.896    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.913 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.115     2.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X82Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y77         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.067 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         0.112     2.179    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X80Y77         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.266     1.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X80Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
                         clock pessimism              0.281     2.091    
    SLICE_X80Y77         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.039ns (24.684%)  route 0.119ns (75.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.814ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      1.115ns (routing 0.375ns, distribution 0.740ns)
  Clock Net Delay (Destination): 1.270ns (routing 0.416ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.896    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.913 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.115     2.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X82Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y77         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.067 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         0.119     2.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X79Y77         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.270     1.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X79Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]/C
                         clock pessimism              0.281     2.095    
    SLICE_X79Y77         FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     2.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/FSM_onehot_current_state_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.039ns (24.684%)  route 0.119ns (75.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.814ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      1.115ns (routing 0.375ns, distribution 0.740ns)
  Clock Net Delay (Destination): 1.270ns (routing 0.416ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.896    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.913 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.115     2.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X82Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y77         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.067 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         0.119     2.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X79Y77         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.270     1.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X79Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                         clock pessimism              0.281     2.095    
    SLICE_X79Y77         FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.020     2.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.039ns (24.684%)  route 0.119ns (75.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.814ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      1.115ns (routing 0.375ns, distribution 0.740ns)
  Clock Net Delay (Destination): 1.270ns (routing 0.416ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.896    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.913 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.115     2.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X82Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y77         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.067 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         0.119     2.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X79Y77         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.270     1.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X79Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism              0.281     2.095    
    SLICE_X79Y77         FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     2.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.039ns (24.684%)  route 0.119ns (75.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.814ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      1.115ns (routing 0.375ns, distribution 0.740ns)
  Clock Net Delay (Destination): 1.270ns (routing 0.416ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.896    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.913 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.115     2.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X82Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y77         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.067 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         0.119     2.186    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X79Y77         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.270     1.814    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X79Y77         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism              0.281     2.095    
    SLICE_X79Y77         FDCE (Remov_BFF_SLICEM_C_CLR)
                                                     -0.020     2.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.039ns (25.161%)  route 0.116ns (74.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      1.110ns (routing 0.375ns, distribution 0.735ns)
  Clock Net Delay (Destination): 1.257ns (routing 0.416ns, distribution 0.841ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.896    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.913 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.110     2.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X75Y81         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y81         FDPE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.062 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.116     2.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X77Y80         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.257     1.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X77Y80         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.281     2.082    
    SLICE_X77Y80         FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     2.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.039ns (25.161%)  route 0.116ns (74.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    2.023ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      1.110ns (routing 0.375ns, distribution 0.735ns)
  Clock Net Delay (Destination): 1.257ns (routing 0.416ns, distribution 0.841ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.896    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.913 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.110     2.023    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X75Y81         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y81         FDPE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.062 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.116     2.178    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X77Y80         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.257     1.801    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X77Y80         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.281     2.082    
    SLICE_X77Y80         FDPE (Remov_DFF_SLICEL_C_PRE)
                                                     -0.020     2.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.039ns (36.792%)  route 0.067ns (63.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.806ns
    Source Clock Delay      (SCD):    2.040ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Net Delay (Source):      1.127ns (routing 0.375ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.262ns (routing 0.416ns, distribution 0.846ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.896    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.913 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.127     2.040    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X80Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y76         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.079 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.067     2.146    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X80Y76         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.262     1.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X80Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.244     2.050    
    SLICE_X80Y76         FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -2.030    
                         arrival time                           2.146    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.039ns (22.414%)  route 0.135ns (77.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.810ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      1.115ns (routing 0.375ns, distribution 0.740ns)
  Clock Net Delay (Destination): 1.266ns (routing 0.416ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.896    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.913 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.115     2.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X82Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y77         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.067 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         0.135     2.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X80Y76         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.266     1.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X80Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                         clock pessimism              0.281     2.091    
    SLICE_X80Y76         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.039ns (22.414%)  route 0.135ns (77.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.810ns
    Source Clock Delay      (SCD):    2.028ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Net Delay (Source):      1.115ns (routing 0.375ns, distribution 0.740ns)
  Clock Net Delay (Destination): 1.266ns (routing 0.416ns, distribution 0.850ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.896    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.913 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.115     2.028    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X82Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y77         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.067 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         0.135     2.202    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X80Y76         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.266     1.810    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X80Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg/C
                         clock pessimism              0.281     2.091    
    SLICE_X80Y76         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     2.071    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_idle_mode_reg
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.131    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       47.655ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.655ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.990ns  (logic 0.304ns (15.276%)  route 1.686ns (84.724%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.459ns = ( 52.459 - 50.000 ) 
    Source Clock Delay      (SCD):    7.036ns
    Clock Pessimism Removal (CPR):    4.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.196ns (routing 0.171ns, distribution 1.025ns)
  Clock Net Delay (Destination): 0.926ns (routing 0.155ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.196     7.036    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X97Y157        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y157        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     7.117 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.312     7.429    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X97Y157        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     7.519 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.268     7.787    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X95Y150        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.133     7.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.106     9.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y81         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.926    52.459    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              4.323    56.782    
                         clock uncertainty           -0.035    56.747    
    SLICE_X84Y81         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    56.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         56.681    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                 47.655    

Slack (MET) :             47.655ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.990ns  (logic 0.304ns (15.276%)  route 1.686ns (84.724%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.459ns = ( 52.459 - 50.000 ) 
    Source Clock Delay      (SCD):    7.036ns
    Clock Pessimism Removal (CPR):    4.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.196ns (routing 0.171ns, distribution 1.025ns)
  Clock Net Delay (Destination): 0.926ns (routing 0.155ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.196     7.036    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X97Y157        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y157        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     7.117 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.312     7.429    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X97Y157        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     7.519 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.268     7.787    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X95Y150        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.133     7.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.106     9.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y81         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.926    52.459    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              4.323    56.782    
                         clock uncertainty           -0.035    56.747    
    SLICE_X84Y81         FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    56.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         56.681    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                 47.655    

Slack (MET) :             47.655ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.990ns  (logic 0.304ns (15.276%)  route 1.686ns (84.724%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.459ns = ( 52.459 - 50.000 ) 
    Source Clock Delay      (SCD):    7.036ns
    Clock Pessimism Removal (CPR):    4.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.196ns (routing 0.171ns, distribution 1.025ns)
  Clock Net Delay (Destination): 0.926ns (routing 0.155ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.196     7.036    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X97Y157        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y157        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     7.117 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.312     7.429    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X97Y157        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     7.519 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.268     7.787    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X95Y150        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.133     7.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.106     9.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y81         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.926    52.459    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              4.323    56.782    
                         clock uncertainty           -0.035    56.747    
    SLICE_X84Y81         FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066    56.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         56.681    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                 47.655    

Slack (MET) :             47.655ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.990ns  (logic 0.304ns (15.276%)  route 1.686ns (84.724%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.459ns = ( 52.459 - 50.000 ) 
    Source Clock Delay      (SCD):    7.036ns
    Clock Pessimism Removal (CPR):    4.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.196ns (routing 0.171ns, distribution 1.025ns)
  Clock Net Delay (Destination): 0.926ns (routing 0.155ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.196     7.036    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X97Y157        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y157        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     7.117 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.312     7.429    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X97Y157        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     7.519 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.268     7.787    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X95Y150        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.133     7.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.106     9.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y81         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.926    52.459    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              4.323    56.782    
                         clock uncertainty           -0.035    56.747    
    SLICE_X84Y81         FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.066    56.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         56.681    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                 47.655    

Slack (MET) :             47.655ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.990ns  (logic 0.304ns (15.276%)  route 1.686ns (84.724%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.459ns = ( 52.459 - 50.000 ) 
    Source Clock Delay      (SCD):    7.036ns
    Clock Pessimism Removal (CPR):    4.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.196ns (routing 0.171ns, distribution 1.025ns)
  Clock Net Delay (Destination): 0.926ns (routing 0.155ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.196     7.036    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X97Y157        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y157        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     7.117 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.312     7.429    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X97Y157        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     7.519 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.268     7.787    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X95Y150        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.133     7.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.106     9.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y81         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.926    52.459    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              4.323    56.782    
                         clock uncertainty           -0.035    56.747    
    SLICE_X84Y81         FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066    56.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         56.681    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                 47.655    

Slack (MET) :             47.655ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.990ns  (logic 0.304ns (15.276%)  route 1.686ns (84.724%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.459ns = ( 52.459 - 50.000 ) 
    Source Clock Delay      (SCD):    7.036ns
    Clock Pessimism Removal (CPR):    4.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.196ns (routing 0.171ns, distribution 1.025ns)
  Clock Net Delay (Destination): 0.926ns (routing 0.155ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.196     7.036    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X97Y157        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y157        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     7.117 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.312     7.429    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X97Y157        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     7.519 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.268     7.787    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X95Y150        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.133     7.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.106     9.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y81         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.926    52.459    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              4.323    56.782    
                         clock uncertainty           -0.035    56.747    
    SLICE_X84Y81         FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.066    56.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         56.681    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                 47.655    

Slack (MET) :             47.655ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.990ns  (logic 0.304ns (15.276%)  route 1.686ns (84.724%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.459ns = ( 52.459 - 50.000 ) 
    Source Clock Delay      (SCD):    7.036ns
    Clock Pessimism Removal (CPR):    4.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.196ns (routing 0.171ns, distribution 1.025ns)
  Clock Net Delay (Destination): 0.926ns (routing 0.155ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.196     7.036    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X97Y157        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y157        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     7.117 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.312     7.429    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X97Y157        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     7.519 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.268     7.787    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X95Y150        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.133     7.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.106     9.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y81         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.926    52.459    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              4.323    56.782    
                         clock uncertainty           -0.035    56.747    
    SLICE_X84Y81         FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    56.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         56.681    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                 47.655    

Slack (MET) :             47.655ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.990ns  (logic 0.304ns (15.276%)  route 1.686ns (84.724%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.459ns = ( 52.459 - 50.000 ) 
    Source Clock Delay      (SCD):    7.036ns
    Clock Pessimism Removal (CPR):    4.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.196ns (routing 0.171ns, distribution 1.025ns)
  Clock Net Delay (Destination): 0.926ns (routing 0.155ns, distribution 0.771ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.196     7.036    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X97Y157        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y157        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     7.117 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.312     7.429    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X97Y157        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     7.519 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.268     7.787    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X95Y150        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.133     7.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.106     9.026    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y81         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.926    52.459    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y81         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              4.323    56.782    
                         clock uncertainty           -0.035    56.747    
    SLICE_X84Y81         FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066    56.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         56.681    
                         arrival time                          -9.026    
  -------------------------------------------------------------------
                         slack                                 47.655    

Slack (MET) :             47.701ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.304ns (15.606%)  route 1.644ns (84.394%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.463ns = ( 52.463 - 50.000 ) 
    Source Clock Delay      (SCD):    7.036ns
    Clock Pessimism Removal (CPR):    4.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.196ns (routing 0.171ns, distribution 1.025ns)
  Clock Net Delay (Destination): 0.930ns (routing 0.155ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.196     7.036    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X97Y157        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y157        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     7.117 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.312     7.429    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X97Y157        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     7.519 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.268     7.787    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X95Y150        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.133     7.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.064     8.984    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y82         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.930    52.463    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y82         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              4.323    56.786    
                         clock uncertainty           -0.035    56.751    
    SLICE_X84Y82         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    56.685    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         56.685    
                         arrival time                          -8.984    
  -------------------------------------------------------------------
                         slack                                 47.701    

Slack (MET) :             47.757ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.889ns  (logic 0.304ns (16.093%)  route 1.585ns (83.907%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.460ns = ( 52.460 - 50.000 ) 
    Source Clock Delay      (SCD):    7.036ns
    Clock Pessimism Removal (CPR):    4.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.196ns (routing 0.171ns, distribution 1.025ns)
  Clock Net Delay (Destination): 0.927ns (routing 0.155ns, distribution 0.772ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.196     7.036    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X97Y157        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y157        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     7.117 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[1]/Q
                         net (fo=1, routed)           0.312     7.429    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[1]
    SLICE_X97Y157        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     7.519 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.268     7.787    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X95Y150        LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.133     7.920 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          1.005     8.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X83Y84         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044    51.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.927    52.460    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X83Y84         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              4.323    56.783    
                         clock uncertainty           -0.035    56.748    
    SLICE_X83Y84         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066    56.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         56.682    
                         arrival time                          -8.925    
  -------------------------------------------------------------------
                         slack                                 47.757    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.040ns (24.691%)  route 0.122ns (75.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.062ns
    Source Clock Delay      (SCD):    1.868ns
    Clock Pessimism Removal (CPR):    4.133ns
  Clock Net Delay (Source):      0.589ns (routing 0.096ns, distribution 0.493ns)
  Clock Net Delay (Destination): 0.687ns (routing 0.108ns, distribution 0.579ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.589     1.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X69Y73         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y73         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.908 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.122     2.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X67Y73         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.687     6.062    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X67Y73         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -4.133     1.929    
    SLICE_X67Y73         FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                     -0.020     1.909    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.030    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.040ns (29.412%)  route 0.096ns (70.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.059ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    4.162ns
  Clock Net Delay (Source):      0.593ns (routing 0.096ns, distribution 0.497ns)
  Clock Net Delay (Destination): 0.684ns (routing 0.108ns, distribution 0.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.593     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X68Y73         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y73         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.912 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.096     2.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X68Y72         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.684     6.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X68Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -4.162     1.897    
    SLICE_X68Y72         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.877    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.040ns (29.412%)  route 0.096ns (70.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.059ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    4.162ns
  Clock Net Delay (Source):      0.593ns (routing 0.096ns, distribution 0.497ns)
  Clock Net Delay (Destination): 0.684ns (routing 0.108ns, distribution 0.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.593     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X68Y73         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y73         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.912 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.096     2.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X68Y72         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.684     6.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X68Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -4.162     1.897    
    SLICE_X68Y72         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.877    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.040ns (29.412%)  route 0.096ns (70.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.059ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    4.162ns
  Clock Net Delay (Source):      0.593ns (routing 0.096ns, distribution 0.497ns)
  Clock Net Delay (Destination): 0.684ns (routing 0.108ns, distribution 0.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.593     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X68Y73         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y73         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.912 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.096     2.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X68Y72         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.684     6.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X68Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -4.162     1.897    
    SLICE_X68Y72         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.877    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.876    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.039ns (30.233%)  route 0.090ns (69.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.058ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    4.169ns
  Clock Net Delay (Source):      0.593ns (routing 0.096ns, distribution 0.497ns)
  Clock Net Delay (Destination): 0.683ns (routing 0.108ns, distribution 0.575ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.593     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X68Y73         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y73         FDPE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.911 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.090     2.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X68Y73         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.683     6.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X68Y73         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -4.169     1.889    
    SLICE_X68Y73         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.869    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.039ns (30.233%)  route 0.090ns (69.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.058ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    4.169ns
  Clock Net Delay (Source):      0.593ns (routing 0.096ns, distribution 0.497ns)
  Clock Net Delay (Destination): 0.683ns (routing 0.108ns, distribution 0.575ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.593     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X68Y73         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y73         FDPE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.911 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.090     2.001    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X68Y73         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.683     6.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X68Y73         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -4.169     1.889    
    SLICE_X68Y73         FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     1.869    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.869    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.040ns (29.412%)  route 0.096ns (70.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.055ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    4.163ns
  Clock Net Delay (Source):      0.593ns (routing 0.096ns, distribution 0.497ns)
  Clock Net Delay (Destination): 0.680ns (routing 0.108ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.593     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X68Y73         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y73         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.912 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.096     2.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X68Y72         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.680     6.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X68Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -4.163     1.892    
    SLICE_X68Y72         FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.040ns (29.412%)  route 0.096ns (70.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.055ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    4.163ns
  Clock Net Delay (Source):      0.593ns (routing 0.096ns, distribution 0.497ns)
  Clock Net Delay (Destination): 0.680ns (routing 0.108ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.593     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X68Y73         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y73         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.912 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.096     2.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X68Y72         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.680     6.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X68Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -4.163     1.892    
    SLICE_X68Y72         FDCE (Remov_AFF2_SLICEL_C_CLR)
                                                     -0.020     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.040ns (29.412%)  route 0.096ns (70.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.055ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    4.163ns
  Clock Net Delay (Source):      0.593ns (routing 0.096ns, distribution 0.497ns)
  Clock Net Delay (Destination): 0.680ns (routing 0.108ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.593     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X68Y73         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y73         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.912 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.096     2.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X68Y72         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.680     6.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X68Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -4.163     1.892    
    SLICE_X68Y72         FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.040ns (29.412%)  route 0.096ns (70.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.055ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    4.163ns
  Clock Net Delay (Source):      0.593ns (routing 0.096ns, distribution 0.497ns)
  Clock Net Delay (Destination): 0.680ns (routing 0.108ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.593     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X68Y73         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y73         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.912 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.096     2.008    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X68Y72         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.680     6.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X68Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -4.163     1.892    
    SLICE_X68Y72         FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.136    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Max Delay           121 Endpoints
Min Delay           121 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.547ns  (logic 0.574ns (37.104%)  route 0.973ns (62.896%))
  Logic Levels:           5  (CARRY8=5)
  Clock Path Skew:        0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.445ns
    Source Clock Delay      (SCD):    3.151ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.046ns (routing 0.680ns, distribution 1.366ns)
  Clock Net Delay (Destination): 1.774ns (routing 0.619ns, distribution 1.155ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       2.046     3.151    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X67Y82         SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         SRL16E (Prop_A5LUT_SLICEM_CLK_Q)
                                                      0.376     3.527 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S2/Q
                         net (fo=1, routed)           0.327     3.854    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_4
    SLICE_X67Y83         CARRY8 (Prop_CARRY8_SLICEM_DI[4]_CO[7])
                                                      0.093     3.947 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.973    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X67Y84         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.988 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.014    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/CI_I
    SLICE_X67Y85         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.029 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.055    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/CI_I
    SLICE_X67Y86         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.070 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.096    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X67Y87         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060     4.156 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.542     4.698    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X69Y99         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.647    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.671 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.774     3.445    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/DESIGN_CLK_I
    SLICE_X69Y99         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.437ns  (logic 0.555ns (38.622%)  route 0.882ns (61.378%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.455ns
    Source Clock Delay      (SCD):    3.188ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.083ns (routing 0.680ns, distribution 1.403ns)
  Clock Net Delay (Destination): 1.784ns (routing 0.619ns, distribution 1.165ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       2.083     3.188    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X74Y74         SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y74         SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.392     3.580 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.218     3.798    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_8
    SLICE_X74Y75         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.163     3.961 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.664     4.625    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X73Y99         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.647    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.671 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.784     3.455    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/DESIGN_CLK_I
    SLICE_X73Y99         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.467ns  (logic 0.560ns (38.173%)  route 0.907ns (61.827%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.456ns
    Source Clock Delay      (SCD):    3.153ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.048ns (routing 0.680ns, distribution 1.368ns)
  Clock Net Delay (Destination): 1.785ns (routing 0.619ns, distribution 1.166ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       2.048     3.153    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X79Y101        SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y101        SRLC32E (Prop_B6LUT_SLICEM_CLK_Q)
                                                      0.394     3.547 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/Q
                         net (fo=1, routed)           0.354     3.901    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_7
    SLICE_X79Y102        CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.166     4.067 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.553     4.620    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X73Y101        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.647    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.671 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.785     3.456    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/DESIGN_CLK_I
    SLICE_X73Y101        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[16].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.430ns  (logic 0.608ns (42.517%)  route 0.822ns (57.483%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.458ns
    Source Clock Delay      (SCD):    3.134ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.029ns (routing 0.680ns, distribution 1.349ns)
  Clock Net Delay (Destination): 1.787ns (routing 0.619ns, distribution 1.168ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       2.029     3.134    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X74Y92         SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y92         SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.392     3.526 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.483     4.009    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_8
    SLICE_X74Y93         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     4.165 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.191    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X74Y94         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060     4.251 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.313     4.564    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X73Y98         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.647    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.671 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.787     3.458    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/DESIGN_CLK_I
    SLICE_X73Y98         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.370ns  (logic 0.608ns (44.380%)  route 0.762ns (55.620%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    3.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.038ns (routing 0.680ns, distribution 1.358ns)
  Clock Net Delay (Destination): 1.788ns (routing 0.619ns, distribution 1.169ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       2.038     3.143    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X83Y91         SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y91         SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.392     3.535 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.220     3.755    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_8
    SLICE_X83Y92         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     3.911 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.937    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X83Y93         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060     3.997 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.516     4.513    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X71Y98         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.647    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.671 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.788     3.459    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/DESIGN_CLK_I
    SLICE_X71Y98         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.321ns  (logic 0.511ns (38.683%)  route 0.810ns (61.317%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.446ns
    Source Clock Delay      (SCD):    3.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.038ns (routing 0.680ns, distribution 1.358ns)
  Clock Net Delay (Destination): 1.775ns (routing 0.619ns, distribution 1.156ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       2.038     3.143    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X67Y95         SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y95         SRLC32E (Prop_D6LUT_SLICEM_CLK_Q)
                                                      0.387     3.530 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/Q
                         net (fo=1, routed)           0.393     3.923    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_5
    SLICE_X67Y94         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.124     4.047 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.417     4.464    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X69Y100        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.647    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.671 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.775     3.446    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/DESIGN_CLK_I
    SLICE_X69Y100        FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.293ns  (logic 0.448ns (34.648%)  route 0.845ns (65.352%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.458ns
    Source Clock Delay      (SCD):    3.167ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.062ns (routing 0.680ns, distribution 1.382ns)
  Clock Net Delay (Destination): 1.787ns (routing 0.619ns, distribution 1.168ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       2.062     3.167    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X71Y86         SRL16E                                       r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y86         SRL16E (Prop_D5LUT_SLICEM_CLK_Q)
                                                      0.373     3.540 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S2/Q
                         net (fo=1, routed)           0.450     3.990    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_1
    SLICE_X71Y87         CARRY8 (Prop_CARRY8_SLICEM_DI[7]_CO[7])
                                                      0.053     4.043 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.069    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X71Y88         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.022     4.091 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.369     4.460    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X72Y96         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.647    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.671 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.787     3.458    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/DESIGN_CLK_I
    SLICE_X72Y96         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.323ns  (logic 0.555ns (41.950%)  route 0.768ns (58.050%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.459ns
    Source Clock Delay      (SCD):    3.136ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.031ns (routing 0.680ns, distribution 1.351ns)
  Clock Net Delay (Destination): 1.788ns (routing 0.619ns, distribution 1.169ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       2.031     3.136    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X70Y88         SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y88         SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.392     3.528 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlA/S1/Q
                         net (fo=1, routed)           0.273     3.801    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_8
    SLICE_X70Y89         CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.163     3.964 r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.495     4.459    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X71Y98         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.647    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.671 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.788     3.459    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/DESIGN_CLK_I
    SLICE_X71Y98         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.314ns  (logic 0.765ns (58.219%)  route 0.549ns (41.781%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.441ns
    Source Clock Delay      (SCD):    3.126ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.021ns (routing 0.680ns, distribution 1.341ns)
  Clock Net Delay (Destination): 1.770ns (routing 0.619ns, distribution 1.151ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       2.021     3.126    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X70Y95         SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y95         SRLC32E (Prop_B6LUT_SLICEM_CLK_Q)
                                                      0.394     3.520 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/Q
                         net (fo=1, routed)           0.308     3.828    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_7
    SLICE_X70Y96         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     3.987 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.013    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X70Y97         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060     4.073 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.157     4.230    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/DOUT_O
    SLICE_X70Y95         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     4.382 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/u_scnt_cmp_q_i_2/O
                         net (fo=1, routed)           0.058     4.440    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/scnt_cmp_temp
    SLICE_X70Y95         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.647    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.671 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.770     3.441    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/DESIGN_CLK_I
    SLICE_X70Y95         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp_q/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.313ns  (logic 0.699ns (53.237%)  route 0.614ns (46.763%))
  Logic Levels:           3  (CARRY8=2 LUT2=1)
  Clock Path Skew:        0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.441ns
    Source Clock Delay      (SCD):    3.121ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.016ns (routing 0.680ns, distribution 1.336ns)
  Clock Net Delay (Destination): 1.770ns (routing 0.619ns, distribution 1.151ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       2.016     3.121    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X70Y91         SRLC32E                                      r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y91         SRLC32E (Prop_D6LUT_SLICEM_CLK_Q)
                                                      0.387     3.508 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/Q
                         net (fo=1, routed)           0.358     3.866    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_5
    SLICE_X71Y91         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     3.983 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.009    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X71Y92         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060     4.069 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.212     4.281    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/u_wcnt_lcmp_q
    SLICE_X70Y95         LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.135     4.416 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/u_wcnt_lcmp_q_i_1/O
                         net (fo=1, routed)           0.018     4.434    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/wcnt_lcmp_temp
    SLICE_X70Y95         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.647    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.671 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.770     3.441    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/DESIGN_CLK_I
    SLICE_X70Y95         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/u_wcnt_lcmp_q/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.789ns
    Source Clock Delay      (SCD):    2.021ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.108ns (routing 0.375ns, distribution 0.733ns)
  Clock Net Delay (Destination): 1.245ns (routing 0.416ns, distribution 0.829ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.896    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.913 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.108     2.021    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/S_DCLK_O
    SLICE_X72Y94         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y94         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.060 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg_reg/Q
                         net (fo=2, routed)           0.035     2.095    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/din_reg
    SLICE_X72Y94         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.245     1.789    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/DESIGN_CLK_I
    SLICE_X72Y94         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.093ns  (logic 0.039ns (41.936%)  route 0.054ns (58.065%))
  Logic Levels:           0  
  Clock Path Skew:        -0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.769ns
    Source Clock Delay      (SCD):    2.003ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.090ns (routing 0.375ns, distribution 0.715ns)
  Clock Net Delay (Destination): 1.225ns (routing 0.416ns, distribution 0.809ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.896    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.913 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.090     2.003    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/DESIGN_CLK_I
    SLICE_X68Y96         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y96         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.042 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg_reg/Q
                         net (fo=2, routed)           0.054     2.096    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg
    SLICE_X68Y96         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.225     1.769    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/S_DCLK_O
    SLICE_X68Y96         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg0_reg/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.103ns  (logic 0.039ns (37.864%)  route 0.064ns (62.136%))
  Logic Levels:           0  
  Clock Path Skew:        -0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.771ns
    Source Clock Delay      (SCD):    2.003ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.090ns (routing 0.375ns, distribution 0.715ns)
  Clock Net Delay (Destination): 1.227ns (routing 0.416ns, distribution 0.811ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.896    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.913 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.090     2.003    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/S_DCLK_O
    SLICE_X66Y94         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y94         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.042 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[5]/Q
                         net (fo=2, routed)           0.064     2.106    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[5]
    SLICE_X68Y94         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.227     1.771    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X68Y94         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[5]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            u_ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.076ns  (logic 0.039ns (51.316%)  route 0.037ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        -0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.119ns (routing 0.375ns, distribution 0.744ns)
  Clock Net Delay (Destination): 1.257ns (routing 0.416ns, distribution 0.841ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.896    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.913 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.119     2.032    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X85Y91         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y91         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.071 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[12]/Q
                         net (fo=2, routed)           0.037     2.108    u_ila_0/inst/ila_core_inst/debug_data_in[12]
    SLICE_X85Y91         FDRE                                         r  u_ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.257     1.801    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X85Y91         FDRE                                         r  u_ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[12]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.092ns  (logic 0.039ns (42.391%)  route 0.053ns (57.609%))
  Logic Levels:           0  
  Clock Path Skew:        -0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.788ns
    Source Clock Delay      (SCD):    2.021ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.108ns (routing 0.375ns, distribution 0.733ns)
  Clock Net Delay (Destination): 1.244ns (routing 0.416ns, distribution 0.828ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.896    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.913 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.108     2.021    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/S_DCLK_O
    SLICE_X75Y92         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y92         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.060 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg_reg/Q
                         net (fo=2, routed)           0.053     2.113    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg
    SLICE_X75Y92         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.244     1.788    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/DESIGN_CLK_I
    SLICE_X75Y92         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg0_reg/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.102ns  (logic 0.039ns (38.235%)  route 0.063ns (61.765%))
  Logic Levels:           0  
  Clock Path Skew:        -0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.771ns
    Source Clock Delay      (SCD):    2.013ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.100ns (routing 0.375ns, distribution 0.725ns)
  Clock Net Delay (Destination): 1.227ns (routing 0.416ns, distribution 0.811ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.896    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.913 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.100     2.013    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/S_DCLK_O
    SLICE_X68Y95         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y95         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     2.052 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[9]/Q
                         net (fo=2, routed)           0.063     2.115    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[9]
    SLICE_X68Y94         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.227     1.771    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X68Y94         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.091ns  (logic 0.039ns (42.857%)  route 0.052ns (57.143%))
  Logic Levels:           0  
  Clock Path Skew:        -0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.796ns
    Source Clock Delay      (SCD):    2.031ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.118ns (routing 0.375ns, distribution 0.743ns)
  Clock Net Delay (Destination): 1.252ns (routing 0.416ns, distribution 0.836ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.896    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.913 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.118     2.031    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X80Y91         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y91         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.070 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[2]/Q
                         net (fo=2, routed)           0.052     2.122    u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_1
    SLICE_X80Y91         FDRE                                         r  u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.252     1.796    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X80Y91         FDRE                                         r  u_ila_0/inst/ila_core_inst/use_probe_debug_circuit_2_reg/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.103ns  (logic 0.038ns (36.893%)  route 0.065ns (63.107%))
  Logic Levels:           0  
  Clock Path Skew:        -0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.790ns
    Source Clock Delay      (SCD):    2.021ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.108ns (routing 0.375ns, distribution 0.733ns)
  Clock Net Delay (Destination): 1.246ns (routing 0.416ns, distribution 0.830ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.896    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.913 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.108     2.021    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/DESIGN_CLK_I
    SLICE_X73Y96         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y96         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     2.059 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg_reg/Q
                         net (fo=2, routed)           0.065     2.124    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg
    SLICE_X73Y96         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.246     1.790    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/S_DCLK_O
    SLICE_X73Y96         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg0_reg/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.122ns  (logic 0.040ns (32.787%)  route 0.082ns (67.213%))
  Logic Levels:           0  
  Clock Path Skew:        -0.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns
    Source Clock Delay      (SCD):    2.003ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.090ns (routing 0.375ns, distribution 0.715ns)
  Clock Net Delay (Destination): 1.220ns (routing 0.416ns, distribution 0.804ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.896    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.913 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.090     2.003    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/S_DCLK_O
    SLICE_X66Y94         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y94         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.043 r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[4]/Q
                         net (fo=2, routed)           0.082     2.125    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[4]
    SLICE_X66Y94         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.220     1.764    u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X66Y94         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[4]/C

Slack:                    inf
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            u_ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.797ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.119ns (routing 0.375ns, distribution 0.744ns)
  Clock Net Delay (Destination): 1.253ns (routing 0.416ns, distribution 0.837ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.896    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.913 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.119     2.032    u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X85Y91         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y91         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.071 r  u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[13]/Q
                         net (fo=2, routed)           0.056     2.127    u_ila_0/inst/ila_core_inst/debug_data_in[13]
    SLICE_X85Y91         FDRE                                         r  u_ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.253     1.797    u_ila_0/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X85Y91         FDRE                                         r  u_ila_0/inst/ila_core_inst/debug_data_in_sync1_reg[13]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.955ns  (logic 0.079ns (8.272%)  route 0.876ns (91.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.463ns
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.890ns (routing 0.679ns, distribution 1.211ns)
  Clock Net Delay (Destination): 1.792ns (routing 0.619ns, distribution 1.173ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.083    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.111 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.890     3.001    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/DESIGN_CLK_I
    SLICE_X65Y65         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.080 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg/Q
                         net (fo=21, routed)          0.876     3.956    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/CAPTURE_CURRENT_STATE_I[0]
    SLICE_X70Y64         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.647    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.671 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.792     3.463    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X70Y64         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]/C

Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.561ns  (logic 0.081ns (14.438%)  route 0.480ns (85.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.482ns
    Source Clock Delay      (SCD):    3.110ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.999ns (routing 0.679ns, distribution 1.320ns)
  Clock Net Delay (Destination): 1.811ns (routing 0.619ns, distribution 1.192ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.083    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.111 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.999     3.110    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X68Y62         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y62         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     3.191 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[6]/Q
                         net (fo=1, routed)           0.480     3.671    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/CAPTURE_CNT_SL_I[6]
    SLICE_X71Y60         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.647    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.671 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.811     3.482    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X71Y60         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[6]/C

Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.667ns  (logic 0.079ns (11.844%)  route 0.588ns (88.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.474ns
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.890ns (routing 0.679ns, distribution 1.211ns)
  Clock Net Delay (Destination): 1.803ns (routing 0.619ns, distribution 1.184ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.083    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.111 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.890     3.001    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/DESIGN_CLK_I
    SLICE_X65Y65         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     3.080 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_reg/Q
                         net (fo=21, routed)          0.588     3.668    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/CAPTURE_CURRENT_STATE_I[1]
    SLICE_X72Y64         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.647    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.671 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.803     3.474    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X72Y64         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_88d/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/C

Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.550ns  (logic 0.081ns (14.727%)  route 0.469ns (85.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.477ns
    Source Clock Delay      (SCD):    3.110ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.999ns (routing 0.679ns, distribution 1.320ns)
  Clock Net Delay (Destination): 1.806ns (routing 0.619ns, distribution 1.187ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.083    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.111 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.999     3.110    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X68Y62         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y62         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     3.191 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[7]/Q
                         net (fo=1, routed)           0.469     3.660    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/CAPTURE_CNT_SL_I[7]
    SLICE_X73Y61         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.647    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.671 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.806     3.477    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X73Y61         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[7]/C

Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.557ns  (logic 0.081ns (14.542%)  route 0.476ns (85.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.484ns
    Source Clock Delay      (SCD):    3.095ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.984ns (routing 0.679ns, distribution 1.305ns)
  Clock Net Delay (Destination): 1.813ns (routing 0.619ns, distribution 1.194ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.083    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.111 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.984     3.095    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X66Y61         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y61         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     3.176 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[8]/Q
                         net (fo=1, routed)           0.476     3.652    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/CAPTURE_CNT_SL_I[8]
    SLICE_X76Y61         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.647    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.671 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.813     3.484    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X76Y61         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[8]/C

Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.513ns  (logic 0.081ns (15.789%)  route 0.432ns (84.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.484ns
    Source Clock Delay      (SCD):    3.095ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.984ns (routing 0.679ns, distribution 1.305ns)
  Clock Net Delay (Destination): 1.813ns (routing 0.619ns, distribution 1.194ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.083    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.111 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.984     3.095    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X66Y61         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y61         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     3.176 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[9]/Q
                         net (fo=1, routed)           0.432     3.608    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/CAPTURE_CNT_SL_I[9]
    SLICE_X76Y61         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.647    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.671 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.813     3.484    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X76Y61         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[9]/C

Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.450ns  (logic 0.078ns (17.333%)  route 0.372ns (82.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.466ns
    Source Clock Delay      (SCD):    3.112ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.001ns (routing 0.679ns, distribution 1.322ns)
  Clock Net Delay (Destination): 1.795ns (routing 0.619ns, distribution 1.176ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.083    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.111 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       2.001     3.112    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X67Y63         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y63         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.190 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[1]/Q
                         net (fo=1, routed)           0.372     3.562    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/CAPTURE_CNT_SL_I[1]
    SLICE_X69Y63         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.647    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.671 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.795     3.466    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X69Y63         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[1]/C

Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.452ns  (logic 0.079ns (17.478%)  route 0.373ns (82.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.451ns
    Source Clock Delay      (SCD):    3.110ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.999ns (routing 0.679ns, distribution 1.320ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.619ns, distribution 1.161ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.083    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.111 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.999     3.110    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/DESIGN_CLK_I
    SLICE_X68Y62         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y62         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.189 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg_reg/Q
                         net (fo=2, routed)           0.373     3.562    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/din_reg
    SLICE_X68Y61         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.647    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.671 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.780     3.451    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/S_DCLK_O
    SLICE_X68Y61         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg0_reg/C

Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.441ns  (logic 0.080ns (18.141%)  route 0.361ns (81.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.474ns
    Source Clock Delay      (SCD):    3.110ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.999ns (routing 0.679ns, distribution 1.320ns)
  Clock Net Delay (Destination): 1.803ns (routing 0.619ns, distribution 1.184ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.083    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.111 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.999     3.110    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X68Y62         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y62         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.190 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[5]/Q
                         net (fo=1, routed)           0.361     3.551    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/CAPTURE_CNT_SL_I[5]
    SLICE_X72Y62         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.647    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.671 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.803     3.474    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X72Y62         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[5]/C

Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.445ns  (logic 0.081ns (18.202%)  route 0.364ns (81.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.478ns
    Source Clock Delay      (SCD):    3.095ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.984ns (routing 0.679ns, distribution 1.305ns)
  Clock Net Delay (Destination): 1.807ns (routing 0.619ns, distribution 1.188ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.083    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.111 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.984     3.095    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X66Y61         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y61         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     3.176 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[4]/Q
                         net (fo=1, routed)           0.364     3.540    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/CAPTURE_CNT_SL_I[4]
    SLICE_X72Y61         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.647    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.671 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.807     3.478    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X72Y61         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.100ns  (logic 0.039ns (39.000%)  route 0.061ns (61.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.787ns
    Source Clock Delay      (SCD):    2.020ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.104ns (routing 0.375ns, distribution 0.729ns)
  Clock Net Delay (Destination): 1.243ns (routing 0.416ns, distribution 0.827ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.899    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.916 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.104     2.020    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X67Y63         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y63         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.059 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[0]/Q
                         net (fo=1, routed)           0.061     2.120    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/CAPTURE_CNT_SL_I[0]
    SLICE_X67Y62         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.243     1.787    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X67Y62         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[0]/C

Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/CAP_TRIGGER_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.108ns  (logic 0.038ns (35.185%)  route 0.070ns (64.815%))
  Logic Levels:           0  
  Clock Path Skew:        -0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.795ns
    Source Clock Delay      (SCD):    2.027ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.111ns (routing 0.375ns, distribution 0.736ns)
  Clock Net Delay (Destination): 1.251ns (routing 0.416ns, distribution 0.835ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.899    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.916 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.111     2.027    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/DESIGN_CLK_I
    SLICE_X70Y63         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/CAP_TRIGGER_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y63         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.065 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/CAP_TRIGGER_O_reg/Q
                         net (fo=2, routed)           0.070     2.135    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/D[2]
    SLICE_X69Y63         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.251     1.795    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X69Y63         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/C

Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.121ns  (logic 0.039ns (32.231%)  route 0.082ns (67.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.788ns
    Source Clock Delay      (SCD):    2.017ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.101ns (routing 0.375ns, distribution 0.726ns)
  Clock Net Delay (Destination): 1.244ns (routing 0.416ns, distribution 0.828ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.899    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.916 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.101     2.017    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/DESIGN_CLK_I
    SLICE_X68Y62         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y62         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.056 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg_reg/Q
                         net (fo=2, routed)           0.082     2.138    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/din_reg
    SLICE_X67Y62         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.244     1.788    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/S_DCLK_O
    SLICE_X67Y62         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_out_transfer_inst/dout_reg0_reg/C

Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.123ns  (logic 0.040ns (32.520%)  route 0.083ns (67.480%))
  Logic Levels:           0  
  Clock Path Skew:        -0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    2.017ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.101ns (routing 0.375ns, distribution 0.726ns)
  Clock Net Delay (Destination): 1.236ns (routing 0.416ns, distribution 0.820ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.899    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.916 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.101     2.017    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/DESIGN_CLK_I
    SLICE_X68Y63         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y63         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     2.057 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           0.083     2.140    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg1
    SLICE_X68Y64         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.236     1.780    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/S_DCLK_O
    SLICE_X68Y64         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/CAP_DONE_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.149ns  (logic 0.039ns (26.175%)  route 0.110ns (73.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.784ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.099ns (routing 0.375ns, distribution 0.724ns)
  Clock Net Delay (Destination): 1.240ns (routing 0.416ns, distribution 0.824ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.899    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.916 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.099     2.015    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/DESIGN_CLK_I
    SLICE_X66Y64         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/CAP_DONE_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y64         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.054 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/CAP_DONE_O_reg/Q
                         net (fo=4, routed)           0.110     2.164    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/D[3]
    SLICE_X68Y64         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.240     1.784    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X68Y64         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_8/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/C

Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.153ns  (logic 0.040ns (26.144%)  route 0.113ns (73.856%))
  Logic Levels:           0  
  Clock Path Skew:        -0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.777ns
    Source Clock Delay      (SCD):    2.011ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.095ns (routing 0.375ns, distribution 0.720ns)
  Clock Net Delay (Destination): 1.233ns (routing 0.416ns, distribution 0.817ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.899    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.916 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.095     2.011    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/DESIGN_CLK_I
    SLICE_X66Y62         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y62         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     2.051 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1_reg/Q
                         net (fo=4, routed)           0.113     2.164    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg1
    SLICE_X66Y63         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.233     1.777    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/S_DCLK_O
    SLICE_X66Y63         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/temp_reg0_reg/C

Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.147ns  (logic 0.038ns (25.850%)  route 0.109ns (74.150%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.784ns
    Source Clock Delay      (SCD):    2.020ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.104ns (routing 0.375ns, distribution 0.729ns)
  Clock Net Delay (Destination): 1.240ns (routing 0.416ns, distribution 0.824ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.899    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.916 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.104     2.020    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X67Y63         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y63         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     2.058 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[2]/Q
                         net (fo=1, routed)           0.109     2.167    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/CAPTURE_CNT_SL_I[2]
    SLICE_X68Y64         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.240     1.784    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X68Y64         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[2]/C

Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/ila_clk_flag_sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.128ns  (logic 0.039ns (30.469%)  route 0.089ns (69.531%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.817ns
    Source Clock Delay      (SCD):    2.042ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.126ns (routing 0.375ns, distribution 0.751ns)
  Clock Net Delay (Destination): 1.273ns (routing 0.416ns, distribution 0.857ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.899    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.916 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.126     2.042    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/DESIGN_CLK_I
    SLICE_X74Y57         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y57         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.081 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/ila_clk_flag_reg/Q
                         net (fo=2, routed)           0.089     2.170    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/ila_clk_flag
    SLICE_X74Y58         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/ila_clk_flag_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.273     1.817    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/S_DCLK_O
    SLICE_X74Y58         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/ila_clk_flag_sync1_reg/C

Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.172ns  (logic 0.039ns (22.674%)  route 0.133ns (77.326%))
  Logic Levels:           0  
  Clock Path Skew:        -0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.795ns
    Source Clock Delay      (SCD):    2.017ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.101ns (routing 0.375ns, distribution 0.726ns)
  Clock Net Delay (Destination): 1.251ns (routing 0.416ns, distribution 0.835ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.899    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.916 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.101     2.017    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X68Y63         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y63         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.056 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[3]/Q
                         net (fo=1, routed)           0.133     2.189    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/CAPTURE_CNT_SL_I[3]
    SLICE_X69Y63         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.251     1.795    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X69Y63         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[3]/C

Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.204ns  (logic 0.040ns (19.608%)  route 0.164ns (80.392%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.806ns
    Source Clock Delay      (SCD):    2.014ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.098ns (routing 0.375ns, distribution 0.723ns)
  Clock Net Delay (Destination): 1.262ns (routing 0.416ns, distribution 0.846ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.899    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.916 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.098     2.014    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X66Y61         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y61         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.054 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[4]/Q
                         net (fo=1, routed)           0.164     2.218    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/CAPTURE_CNT_SL_I[4]
    SLICE_X72Y61         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.262     1.806    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X72Y61         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_9/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  clk_out1_clk_wiz_0

Max Delay            80 Endpoints
Min Delay            88 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.711ns  (logic 0.079ns (11.111%)  route 0.632ns (88.889%))
  Logic Levels:           0  
  Clock Path Skew:        -3.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.467ns
    Source Clock Delay      (SCD):    6.913ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.073ns (routing 0.171ns, distribution 0.902ns)
  Clock Net Delay (Destination): 1.796ns (routing 0.619ns, distribution 1.177ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.073     6.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X83Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y81         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     6.992 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/Q
                         net (fo=6, routed)           0.632     7.624    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/p_1_in1_in
    SLICE_X73Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.647    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.671 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.796     3.467    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X73Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_5_temp_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.661ns  (logic 0.307ns (46.445%)  route 0.354ns (53.555%))
  Logic Levels:           0  
  Clock Path Skew:        -3.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.473ns
    Source Clock Delay      (SCD):    6.934ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.094ns (routing 0.171ns, distribution 0.923ns)
  Clock Net Delay (Destination): 1.802ns (routing 0.619ns, distribution 1.183ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.094     6.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X78Y82         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y82         RAMD32 (Prop_B6LUT_SLICEM_CLK_O)
                                                      0.307     7.241 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/O
                         net (fo=1, routed)           0.354     7.595    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[3]
    SLICE_X78Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.647    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.671 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.802     3.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X78Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.652ns  (logic 0.288ns (44.172%)  route 0.364ns (55.828%))
  Logic Levels:           0  
  Clock Path Skew:        -3.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.473ns
    Source Clock Delay      (SCD):    6.934ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.094ns (routing 0.171ns, distribution 0.923ns)
  Clock Net Delay (Destination): 1.802ns (routing 0.619ns, distribution 1.183ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.094     6.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X78Y82         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y82         RAMD32 (Prop_E5LUT_SLICEM_CLK_O)
                                                      0.288     7.222 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/O
                         net (fo=1, routed)           0.364     7.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[8]
    SLICE_X78Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.647    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.671 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.802     3.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X78Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.652ns  (logic 0.302ns (46.319%)  route 0.350ns (53.681%))
  Logic Levels:           0  
  Clock Path Skew:        -3.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.476ns
    Source Clock Delay      (SCD):    6.934ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.094ns (routing 0.171ns, distribution 0.923ns)
  Clock Net Delay (Destination): 1.805ns (routing 0.619ns, distribution 1.186ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.094     6.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X78Y82         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y82         RAMD32 (Prop_E6LUT_SLICEM_CLK_O)
                                                      0.302     7.236 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/O
                         net (fo=1, routed)           0.350     7.586    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[9]
    SLICE_X77Y80         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.647    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.671 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.805     3.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X77Y80         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.624ns  (logic 0.295ns (47.276%)  route 0.329ns (52.724%))
  Logic Levels:           0  
  Clock Path Skew:        -3.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.472ns
    Source Clock Delay      (SCD):    6.934ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.094ns (routing 0.171ns, distribution 0.923ns)
  Clock Net Delay (Destination): 1.801ns (routing 0.619ns, distribution 1.182ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.094     6.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X78Y82         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y82         RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.295     7.229 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/O
                         net (fo=1, routed)           0.329     7.558    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[13]
    SLICE_X78Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.647    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.671 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.801     3.472    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X78Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.611ns  (logic 0.305ns (49.918%)  route 0.306ns (50.082%))
  Logic Levels:           0  
  Clock Path Skew:        -3.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.473ns
    Source Clock Delay      (SCD):    6.934ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.094ns (routing 0.171ns, distribution 0.923ns)
  Clock Net Delay (Destination): 1.802ns (routing 0.619ns, distribution 1.183ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.094     6.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X78Y82         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y82         RAMD32 (Prop_A6LUT_SLICEM_CLK_O)
                                                      0.305     7.239 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/O
                         net (fo=1, routed)           0.306     7.545    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[1]
    SLICE_X78Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.647    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.671 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.802     3.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X78Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.604ns  (logic 0.281ns (46.523%)  route 0.323ns (53.477%))
  Logic Levels:           0  
  Clock Path Skew:        -3.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.473ns
    Source Clock Delay      (SCD):    6.935ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.095ns (routing 0.171ns, distribution 0.924ns)
  Clock Net Delay (Destination): 1.802ns (routing 0.619ns, distribution 1.183ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.095     6.935    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/WCLK
    SLICE_X78Y81         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y81         RAMD32 (Prop_G5LUT_SLICEM_CLK_O)
                                                      0.281     7.216 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15__0/DP/O
                         net (fo=1, routed)           0.323     7.539    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[15]
    SLICE_X78Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.647    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.671 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.802     3.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X78Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.577ns  (logic 0.081ns (14.038%)  route 0.496ns (85.962%))
  Logic Levels:           0  
  Clock Path Skew:        -3.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.486ns
    Source Clock Delay      (SCD):    6.919ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.079ns (routing 0.171ns, distribution 0.908ns)
  Clock Net Delay (Destination): 1.815ns (routing 0.619ns, distribution 1.196ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.079     6.919    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X82Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y74         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     7.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/Q
                         net (fo=2, routed)           0.496     7.496    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[16]
    SLICE_X80Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.647    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.671 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.815     3.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X80Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[16]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.561ns  (logic 0.307ns (54.724%)  route 0.254ns (45.276%))
  Logic Levels:           0  
  Clock Path Skew:        -3.460ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.474ns
    Source Clock Delay      (SCD):    6.934ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.094ns (routing 0.171ns, distribution 0.923ns)
  Clock Net Delay (Destination): 1.803ns (routing 0.619ns, distribution 1.184ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.094     6.934    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X78Y82         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y82         RAMD32 (Prop_C6LUT_SLICEM_CLK_O)
                                                      0.307     7.241 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/O
                         net (fo=1, routed)           0.254     7.495    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[5]
    SLICE_X77Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.647    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.671 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.803     3.474    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X77Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[5]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.552ns  (logic 0.295ns (53.442%)  route 0.257ns (46.558%))
  Logic Levels:           0  
  Clock Path Skew:        -3.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.473ns
    Source Clock Delay      (SCD):    6.935ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.095ns (routing 0.171ns, distribution 0.924ns)
  Clock Net Delay (Destination): 1.802ns (routing 0.619ns, distribution 1.183ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.512     5.812    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.840 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.095     6.935    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/WCLK
    SLICE_X78Y81         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y81         RAMD32 (Prop_G6LUT_SLICEM_CLK_O)
                                                      0.295     7.230 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_14_15/DP/O
                         net (fo=1, routed)           0.257     7.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[14]
    SLICE_X78Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.647    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.671 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.802     3.473    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X78Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.102ns  (logic 0.039ns (38.235%)  route 0.063ns (61.765%))
  Logic Levels:           0  
  Clock Path Skew:        -0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.807ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.604ns (routing 0.096ns, distribution 0.508ns)
  Clock Net Delay (Destination): 1.263ns (routing 0.416ns, distribution 0.847ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.604     1.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X82Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y74         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.922 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/Q
                         net (fo=2, routed)           0.063     1.985    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[21]
    SLICE_X81Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.263     1.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X81Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[21]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.106ns  (logic 0.038ns (35.849%)  route 0.068ns (64.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    1.880ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.601ns (routing 0.096ns, distribution 0.505ns)
  Clock Net Delay (Destination): 1.256ns (routing 0.416ns, distribution 0.840ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.601     1.880    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X73Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y76         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.918 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.068     1.986    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[3]
    SLICE_X73Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.256     1.800    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X73Y75         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.104ns  (logic 0.041ns (39.423%)  route 0.063ns (60.577%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.806ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.604ns (routing 0.096ns, distribution 0.508ns)
  Clock Net Delay (Destination): 1.262ns (routing 0.416ns, distribution 0.846ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.604     1.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X82Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y74         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.924 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.063     1.987    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[15]
    SLICE_X81Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.262     1.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X81Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.051%)  route 0.079ns (66.949%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.785ns
    Source Clock Delay      (SCD):    1.872ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.593ns (routing 0.096ns, distribution 0.497ns)
  Clock Net Delay (Destination): 1.241ns (routing 0.416ns, distribution 0.825ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.593     1.872    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X69Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y71         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.911 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.079     1.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X69Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.241     1.785    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X69Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.106ns  (logic 0.039ns (36.792%)  route 0.067ns (63.208%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.607ns (routing 0.096ns, distribution 0.511ns)
  Clock Net Delay (Destination): 1.258ns (routing 0.416ns, distribution 0.842ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.607     1.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X82Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y74         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.925 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/Q
                         net (fo=2, routed)           0.067     1.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[25]
    SLICE_X83Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.258     1.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X83Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[25]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.109ns  (logic 0.041ns (37.615%)  route 0.068ns (62.385%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    1.883ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.604ns (routing 0.096ns, distribution 0.508ns)
  Clock Net Delay (Destination): 1.258ns (routing 0.416ns, distribution 0.842ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.604     1.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X83Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y81         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.924 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp_reg/Q
                         net (fo=5, routed)           0.068     1.992    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp
    SLICE_X83Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.258     1.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X83Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.107ns  (logic 0.039ns (36.449%)  route 0.068ns (63.551%))
  Logic Levels:           0  
  Clock Path Skew:        -0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.806ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.607ns (routing 0.096ns, distribution 0.511ns)
  Clock Net Delay (Destination): 1.262ns (routing 0.416ns, distribution 0.846ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.607     1.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/m_bscan_tck[0]
    SLICE_X81Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y77         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.925 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.068     1.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in[1]
    SLICE_X80Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.262     1.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X80Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.108ns  (logic 0.039ns (36.111%)  route 0.069ns (63.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.607ns (routing 0.096ns, distribution 0.511ns)
  Clock Net Delay (Destination): 1.258ns (routing 0.416ns, distribution 0.842ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.607     1.886    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X82Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y74         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.925 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[26]/Q
                         net (fo=2, routed)           0.069     1.994    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[26]
    SLICE_X83Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.258     1.802    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/clk
    SLICE_X83Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg_reg[26]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.121ns  (logic 0.039ns (32.231%)  route 0.082ns (67.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.786ns
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.596ns (routing 0.096ns, distribution 0.500ns)
  Clock Net Delay (Destination): 1.242ns (routing 0.416ns, distribution 0.826ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.596     1.875    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X68Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y72         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.914 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.082     1.996    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X68Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.242     1.786    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X68Y75         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.122ns  (logic 0.039ns (31.967%)  route 0.083ns (68.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.793ns
    Source Clock Delay      (SCD):    1.874ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      0.595ns (routing 0.096ns, distribution 0.499ns)
  Clock Net Delay (Destination): 1.249ns (routing 0.416ns, distribution 0.833ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.797     1.262    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.279 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.595     1.874    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X72Y76         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y76         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.913 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp_reg/Q
                         net (fo=19, routed)          0.083     1.996    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp
    SLICE_X72Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.249     1.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/clk
    SLICE_X72Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg_en_1_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_clk_wiz_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/rst_axi_m_aclk_300M_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.252ns  (logic 0.133ns (5.906%)  route 2.119ns (94.094%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.680ns (routing 0.618ns, distribution 1.062ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=2, routed)           1.797     1.797    mpsoc_wrapper/axi_ddr_mpsoc_i/rst_axi_m_aclk_300M_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X62Y83         LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     1.930 r  mpsoc_wrapper/axi_ddr_mpsoc_i/rst_axi_m_aclk_300M_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.322     2.252    mpsoc_wrapper/axi_ddr_mpsoc_i/rst_axi_m_aclk_300M_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X63Y79         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/rst_axi_m_aclk_300M_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.652    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.676 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.680     3.356    mpsoc_wrapper/axi_ddr_mpsoc_i/rst_axi_m_aclk_300M_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X63Y79         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/rst_axi_m_aclk_300M_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/rst_axi_m_aclk_300M_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.094ns  (logic 0.048ns (4.388%)  route 1.046ns (95.612%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.173ns (routing 0.415ns, distribution 0.758ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=2, routed)           0.909     0.909    mpsoc_wrapper/axi_ddr_mpsoc_i/rst_axi_m_aclk_300M_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X62Y83         LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.048     0.957 r  mpsoc_wrapper/axi_ddr_mpsoc_i/rst_axi_m_aclk_300M_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.137     1.094    mpsoc_wrapper/axi_ddr_mpsoc_i/rst_axi_m_aclk_300M_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X63Y79         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/rst_axi_m_aclk_300M_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.529    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.548 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.173     1.721    mpsoc_wrapper/axi_ddr_mpsoc_i/rst_axi_m_aclk_300M_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X63Y79         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/rst_axi_m_aclk_300M_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Max Delay           124 Endpoints
Min Delay           124 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[127].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.298ns  (logic 1.509ns (35.109%)  route 2.789ns (64.891%))
  Logic Levels:           65  (CARRY8=65)
  Clock Path Skew:        0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.373ns
    Source Clock Delay      (SCD):    3.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.932ns (routing 0.680ns, distribution 1.252ns)
  Clock Net Delay (Destination): 1.697ns (routing 0.618ns, distribution 1.079ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.932     3.037    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CLK
    SLICE_X61Y15         SRLC32E                                      r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y15         SRLC32E (Prop_D6LUT_SLICEM_CLK_Q)
                                                      0.387     3.424 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/Q
                         net (fo=1, routed)           0.352     3.776    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_6
    SLICE_X61Y16         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     3.893 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.919    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y17         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.934 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.960    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y18         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.975 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.001    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y19         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.016 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.042    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y20         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.057 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.083    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y21         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.098 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.124    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y22         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.139 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.165    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y23         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.180 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.206    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y24         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.221 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.247    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y25         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.262 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.288    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y26         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.303 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.329    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y27         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.344 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.370    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y28         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.385 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.411    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[25].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y29         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.426 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[25].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.052     4.478    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[27].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y30         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.493 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[27].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.519    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[29].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y31         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.534 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[29].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.560    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y32         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.575 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.601    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[33].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y33         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.616 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[33].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.642    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[35].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y34         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.657 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[35].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.683    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[37].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y35         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.698 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[37].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.724    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[39].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y36         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.739 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[39].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.765    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[41].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y37         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.780 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[41].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.806    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[43].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y38         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.821 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[43].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.847    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[45].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y39         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.862 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[45].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.888    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[47].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y40         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.903 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[47].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.929    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[49].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y41         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.944 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[49].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.970    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[51].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y42         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.985 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[51].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.011    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[53].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y43         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.026 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[53].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.052    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[55].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y44         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.067 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[55].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.093    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[57].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y45         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.108 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[57].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.134    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[59].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y46         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.149 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[59].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.175    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[61].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y47         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.190 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[61].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.216    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[63].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y48         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.231 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[63].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.257    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[65].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y49         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.272 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[65].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.298    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[67].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y50         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.313 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[67].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.339    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[69].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y51         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.354 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[69].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.380    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[71].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y52         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.395 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[71].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.421    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[73].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y53         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.436 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[73].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.462    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[75].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y54         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.477 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[75].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.503    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[77].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y55         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.518 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[77].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.544    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[79].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y56         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.559 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[79].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.585    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[81].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y57         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.600 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[81].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.626    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[83].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y58         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.641 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[83].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.667    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[85].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y59         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.682 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[85].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.708    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[87].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y60         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.723 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[87].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.749    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[89].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y61         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.764 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[89].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.790    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[91].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y62         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.805 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[91].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.831    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[93].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y63         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.846 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[93].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.872    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[95].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y64         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.887 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[95].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.913    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[97].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y65         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.928 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[97].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.954    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[99].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y66         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.969 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[99].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.995    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[101].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y67         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.010 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[101].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.036    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[103].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.051 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[103].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.077    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[105].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y69         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.092 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[105].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.118    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[107].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y70         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.133 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[107].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.159    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[109].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y71         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.174 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[109].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.200    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[111].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y72         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.215 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[111].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.241    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[113].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y73         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.256 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[113].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.282    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[115].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y74         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.297 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[115].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.323    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[117].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y75         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.338 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[117].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.364    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[119].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y76         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.379 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[119].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.405    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[121].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y77         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.420 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[121].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.446    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[123].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y78         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.461 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[123].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.487    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[125].U_ALL_SRL_SLICE/CI_I
    SLICE_X61Y79         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.502 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[125].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.528    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[127].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X61Y80         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060     6.588 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[127].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.747     7.335    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[127].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X65Y52         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[127].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.652    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.676 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.697     3.373    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[127].U_ALL_SRL_SLICE/DESIGN_CLK_I
    SLICE_X65Y52         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[127].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[127].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.995ns  (logic 1.558ns (38.999%)  route 2.437ns (61.001%))
  Logic Levels:           65  (CARRY8=65)
  Clock Path Skew:        0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.318ns
    Source Clock Delay      (SCD):    3.057ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.952ns (routing 0.680ns, distribution 1.272ns)
  Clock Net Delay (Destination): 1.642ns (routing 0.618ns, distribution 1.024ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.952     3.057    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X64Y72         SRLC32E                                      r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y72         SRLC32E (Prop_C6LUT_SLICEM_CLK_Q)
                                                      0.394     3.451 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/Q
                         net (fo=1, routed)           0.512     3.963    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_7
    SLICE_X57Y74         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.122 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.148    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y75         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.163 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.189    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y76         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.204 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.230    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y77         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.245 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.271    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y78         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.286 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.312    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y79         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.327 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.353    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y80         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.368 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.394    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y81         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.409 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.435    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y82         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.450 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.476    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y83         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.491 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.517    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y84         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.532 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.558    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y85         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.573 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.599    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y86         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.614 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.640    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[25].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y87         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.655 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[25].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.681    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[27].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y88         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.696 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[27].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.722    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[29].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y89         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.737 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[29].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.052     4.789    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y90         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.804 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.830    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[33].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y91         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.845 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[33].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.871    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[35].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y92         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.886 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[35].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.912    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[37].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y93         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.927 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[37].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.953    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[39].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y94         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.968 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[39].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.994    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[41].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y95         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.009 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[41].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.035    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[43].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y96         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.050 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[43].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.076    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[45].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y97         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.091 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[45].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.117    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[47].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y98         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.132 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[47].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.158    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[49].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y99         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.173 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[49].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.199    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[51].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y100        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.214 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[51].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.240    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[53].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y101        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.255 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[53].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.281    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[55].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y102        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.296 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[55].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.322    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[57].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y103        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.337 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[57].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.363    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[59].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y104        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.378 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[59].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.404    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[61].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y105        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.419 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[61].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.445    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[63].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y106        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.460 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[63].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.486    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[65].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y107        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.501 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[65].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.527    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[67].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y108        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.542 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[67].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.568    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[69].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y109        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.583 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[69].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.609    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[71].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y110        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.624 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[71].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.650    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[73].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y111        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.665 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[73].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.691    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[75].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y112        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.706 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[75].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.732    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[77].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y113        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.747 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[77].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.773    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[79].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y114        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.788 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[79].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.814    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[81].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y115        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.829 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[81].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.855    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[83].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y116        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.870 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[83].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.896    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[85].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y117        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.911 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[85].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.937    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[87].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y118        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.952 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[87].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     5.978    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[89].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y119        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     5.993 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[89].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.019    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[91].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y120        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.034 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[91].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.060    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[93].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y121        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.075 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[93].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.101    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[95].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y122        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.116 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[95].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.142    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[97].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y123        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.157 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[97].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.183    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[99].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y124        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.198 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[99].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.224    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[101].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y125        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.239 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[101].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.265    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[103].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y126        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.280 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[103].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.306    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[105].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y127        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.321 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[105].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.347    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[107].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y128        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.362 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[107].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.388    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[109].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y129        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.403 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[109].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.429    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[111].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y130        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.444 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[111].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.470    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[113].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y131        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.485 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[113].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.511    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[115].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y132        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.526 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[115].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.552    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[117].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y133        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.567 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[117].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.593    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[119].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y134        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.608 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[119].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.634    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[121].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y135        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.649 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[121].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.675    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[123].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y136        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.690 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[123].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.716    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[125].U_ALL_SRL_SLICE/CI_I
    SLICE_X57Y137        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     6.731 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[125].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     6.757    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[127].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X57Y138        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060     6.817 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[127].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.235     7.052    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[127].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X59Y138        FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[127].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.652    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.676 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.642     3.318    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[127].U_ALL_SRL_SLICE/DESIGN_CLK_I
    SLICE_X59Y138        FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[127].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[33].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[33].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.514ns  (logic 0.669ns (26.611%)  route 1.845ns (73.389%))
  Logic Levels:           9  (CARRY8=9)
  Clock Path Skew:        0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.375ns
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.902ns (routing 0.680ns, distribution 1.222ns)
  Clock Net Delay (Destination): 1.699ns (routing 0.618ns, distribution 1.081ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.902     3.007    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[33].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CLK
    SLICE_X56Y98         SRLC32E                                      r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[33].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y98         SRLC32E (Prop_D6LUT_SLICEM_CLK_Q)
                                                      0.387     3.394 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[33].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/Q
                         net (fo=1, routed)           0.356     3.750    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[33].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_6
    SLICE_X54Y98         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     3.867 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[33].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.893    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[33].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X54Y99         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.908 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[33].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.934    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[33].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/CI_I
    SLICE_X54Y100        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.949 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[33].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.975    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[33].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/CI_I
    SLICE_X54Y101        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.990 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[33].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.016    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[33].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/CI_I
    SLICE_X54Y102        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.031 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[33].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.057    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[33].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE/CI_I
    SLICE_X54Y103        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.072 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[33].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.098    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[33].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE/CI_I
    SLICE_X54Y104        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.113 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[33].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.139    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[33].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE/CI_I
    SLICE_X54Y105        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.154 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[33].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.180    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[33].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X54Y106        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060     4.240 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[33].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           1.281     5.521    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[33].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X64Y57         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[33].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.652    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.676 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.699     3.375    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[33].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE/DESIGN_CLK_I
    SLICE_X64Y57         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[33].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.439ns  (logic 0.511ns (20.951%)  route 1.928ns (79.049%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.405ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.452ns
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.942ns (routing 0.680ns, distribution 1.262ns)
  Clock Net Delay (Destination): 1.776ns (routing 0.618ns, distribution 1.158ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.942     3.047    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X64Y41         SRLC32E                                      r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         SRLC32E (Prop_E6LUT_SLICEM_CLK_Q)
                                                      0.389     3.436 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/Q
                         net (fo=1, routed)           1.201     4.637    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_5
    SLICE_X65Y41         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.122     4.759 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.727     5.486    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X66Y46         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.652    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.676 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.776     3.452    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/DESIGN_CLK_I
    SLICE_X66Y46         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[17].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.968ns  (logic 0.556ns (28.252%)  route 1.412ns (71.748%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.471ns
    Source Clock Delay      (SCD):    3.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.043ns (routing 0.680ns, distribution 1.363ns)
  Clock Net Delay (Destination): 1.795ns (routing 0.618ns, distribution 1.177ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       2.043     3.148    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X67Y56         SRLC32E                                      r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y56         SRLC32E (Prop_C6LUT_SLICEM_CLK_Q)
                                                      0.394     3.542 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/Q
                         net (fo=1, routed)           1.066     4.608    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_7
    SLICE_X68Y56         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.162     4.770 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.346     5.116    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X69Y53         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.652    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.676 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.795     3.471    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/DESIGN_CLK_I
    SLICE_X69Y53         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[28].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.046ns  (logic 0.511ns (24.976%)  route 1.535ns (75.024%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.453ns
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.937ns (routing 0.680ns, distribution 1.257ns)
  Clock Net Delay (Destination): 1.777ns (routing 0.618ns, distribution 1.159ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.937     3.042    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X64Y37         SRLC32E                                      r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y37         SRLC32E (Prop_E6LUT_SLICEM_CLK_Q)
                                                      0.389     3.431 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/Q
                         net (fo=1, routed)           0.912     4.343    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_5
    SLICE_X65Y37         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.122     4.465 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.623     5.088    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X66Y48         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.652    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.676 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.777     3.453    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/DESIGN_CLK_I
    SLICE_X66Y48         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[20].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.980ns  (logic 0.628ns (31.717%)  route 1.352ns (68.283%))
  Logic Levels:           3  (CARRY8=3)
  Clock Path Skew:        0.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.383ns
    Source Clock Delay      (SCD):    3.012ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.907ns (routing 0.680ns, distribution 1.227ns)
  Clock Net Delay (Destination): 1.707ns (routing 0.618ns, distribution 1.089ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.907     3.012    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/CLK
    SLICE_X54Y81         SRLC32E                                      r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         SRLC32E (Prop_C6LUT_SLICEM_CLK_Q)
                                                      0.394     3.406 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlB/S1/Q
                         net (fo=1, routed)           0.494     3.900    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_7
    SLICE_X50Y81         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     4.059 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.085    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X50Y82         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.100 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.126    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X50Y83         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060     4.186 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.806     4.992    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X65Y58         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.652    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.676 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.707     3.383    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/DESIGN_CLK_I
    SLICE_X65Y58         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.919ns  (logic 0.435ns (22.668%)  route 1.484ns (77.332%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.452ns
    Source Clock Delay      (SCD):    3.050ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.945ns (routing 0.680ns, distribution 1.265ns)
  Clock Net Delay (Destination): 1.776ns (routing 0.618ns, distribution 1.158ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.945     3.050    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CLK
    SLICE_X64Y45         SRL16E                                       r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         SRL16E (Prop_D5LUT_SLICEM_CLK_Q)
                                                      0.373     3.423 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S2/Q
                         net (fo=1, routed)           0.986     4.409    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_2
    SLICE_X65Y45         CARRY8 (Prop_CARRY8_SLICEL_DI[6]_CO[7])
                                                      0.062     4.471 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.498     4.969    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X66Y46         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.652    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.676 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.776     3.452    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/DESIGN_CLK_I
    SLICE_X66Y46         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.948ns  (logic 0.749ns (38.450%)  route 1.199ns (61.550%))
  Logic Levels:           9  (CARRY8=9)
  Clock Path Skew:        0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.381ns
    Source Clock Delay      (SCD):    3.017ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.912ns (routing 0.680ns, distribution 1.232ns)
  Clock Net Delay (Destination): 1.705ns (routing 0.618ns, distribution 1.087ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.912     3.017    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/S_DCLK_O
    SLICE_X53Y78         SRLC32E                                      r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y78         SRLC32E (Prop_A6LUT_SLICEM_CLK_Q)
                                                      0.392     3.409 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_srl_drive/Q
                         net (fo=1, routed)           0.324     3.733    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/drive_ci
    SLICE_X53Y79         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     3.925 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.951    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/CI_I
    SLICE_X53Y80         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.966 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     3.992    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/CI_I
    SLICE_X53Y81         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.007 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.033    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/CI_I
    SLICE_X53Y82         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.048 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.074    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/CI_I
    SLICE_X53Y83         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.089 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.115    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE/CI_I
    SLICE_X53Y84         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.130 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.156    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE/CI_I
    SLICE_X53Y85         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.171 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.197    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE/CI_I
    SLICE_X53Y86         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     4.212 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.026     4.238    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE/DOUT_O
    SLICE_X53Y87         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[3])
                                                      0.060     4.298 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE/u_carry4_inst_CARRY8/CO[3]
                         net (fo=1, routed)           0.667     4.965    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X65Y58         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.652    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.676 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.705     3.381    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE/DESIGN_CLK_I
    SLICE_X65Y58         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[37].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C

Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.775ns  (logic 0.509ns (28.676%)  route 1.266ns (71.324%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.461ns
    Source Clock Delay      (SCD):    3.142ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.037ns (routing 0.680ns, distribution 1.357ns)
  Clock Net Delay (Destination): 1.785ns (routing 0.618ns, distribution 1.167ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       2.037     3.142    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/CLK
    SLICE_X67Y45         SRLC32E                                      r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y45         SRLC32E (Prop_D6LUT_SLICEM_CLK_Q)
                                                      0.387     3.529 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlC/S1/Q
                         net (fo=1, routed)           0.969     4.498    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/lopt_6
    SLICE_X66Y45         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.122     4.620 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/u_carry4_inst_CARRY8/CO[7]
                         net (fo=1, routed)           0.297     4.917    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/muxcy_lo[3]
    SLICE_X68Y45         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.652    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.676 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.785     3.461    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/DESIGN_CLK_I
    SLICE_X68Y45         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.094ns  (logic 0.037ns (39.362%)  route 0.057ns (60.638%))
  Logic Levels:           0  
  Clock Path Skew:        -0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.717ns
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.047ns (routing 0.375ns, distribution 0.672ns)
  Clock Net Delay (Destination): 1.169ns (routing 0.415ns, distribution 0.754ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.896    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.913 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.047     1.960    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/S_DCLK_O
    SLICE_X57Y64         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.997 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[9]/Q
                         net (fo=2, routed)           0.057     2.054    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[9]
    SLICE_X58Y64         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.529    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.548 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.169     1.717    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X58Y64         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[9]/C

Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.717ns
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.047ns (routing 0.375ns, distribution 0.672ns)
  Clock Net Delay (Destination): 1.169ns (routing 0.415ns, distribution 0.754ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.896    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.913 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.047     1.960    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/S_DCLK_O
    SLICE_X57Y64         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.999 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[10]/Q
                         net (fo=2, routed)           0.058     2.057    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[10]
    SLICE_X58Y64         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.529    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.548 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.169     1.717    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X58Y64         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[10]/C

Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.723ns
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.056ns (routing 0.375ns, distribution 0.681ns)
  Clock Net Delay (Destination): 1.175ns (routing 0.415ns, distribution 0.760ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.896    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.913 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.056     1.969    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/S_DCLK_O
    SLICE_X64Y62         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     2.008 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[1]/Q
                         net (fo=2, routed)           0.056     2.064    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[1]
    SLICE_X65Y62         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.529    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.548 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.175     1.723    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X65Y62         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[1]/C

Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.110ns  (logic 0.039ns (35.455%)  route 0.071ns (64.545%))
  Logic Levels:           0  
  Clock Path Skew:        -0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.730ns
    Source Clock Delay      (SCD):    1.965ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.052ns (routing 0.375ns, distribution 0.677ns)
  Clock Net Delay (Destination): 1.182ns (routing 0.415ns, distribution 0.767ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.896    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.913 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.052     1.965    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/S_DCLK_O
    SLICE_X63Y62         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y62         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     2.004 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[5]/Q
                         net (fo=2, routed)           0.071     2.075    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[5]
    SLICE_X63Y61         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.529    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.548 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.182     1.730    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X63Y61         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[5]/C

Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.109ns  (logic 0.040ns (36.697%)  route 0.069ns (63.303%))
  Logic Levels:           0  
  Clock Path Skew:        -0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.056ns (routing 0.375ns, distribution 0.681ns)
  Clock Net Delay (Destination): 1.181ns (routing 0.415ns, distribution 0.766ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.896    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.913 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.056     1.969    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/S_DCLK_O
    SLICE_X64Y62         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     2.009 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[3]/Q
                         net (fo=2, routed)           0.069     2.078    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[3]
    SLICE_X63Y61         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.529    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.548 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.181     1.729    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X63Y61         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[3]/C

Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.120ns  (logic 0.040ns (33.333%)  route 0.080ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        -0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.716ns
    Source Clock Delay      (SCD):    1.965ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.052ns (routing 0.375ns, distribution 0.677ns)
  Clock Net Delay (Destination): 1.168ns (routing 0.415ns, distribution 0.753ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.896    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.913 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.052     1.965    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/S_DCLK_O
    SLICE_X63Y63         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y63         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     2.005 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[6]/Q
                         net (fo=2, routed)           0.080     2.085    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[6]
    SLICE_X62Y63         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.529    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.548 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.168     1.716    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X62Y63         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[6]/C

Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.130ns  (logic 0.039ns (30.000%)  route 0.091ns (70.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.716ns
    Source Clock Delay      (SCD):    1.958ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.045ns (routing 0.375ns, distribution 0.670ns)
  Clock Net Delay (Destination): 1.168ns (routing 0.415ns, distribution 0.753ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.896    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.913 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.045     1.958    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/S_DCLK_O
    SLICE_X62Y63         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y63         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.997 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[7]/Q
                         net (fo=2, routed)           0.091     2.088    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[7]
    SLICE_X62Y63         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.529    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.548 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.168     1.716    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X62Y63         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]/C

Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.125ns  (logic 0.039ns (31.200%)  route 0.086ns (68.800%))
  Logic Levels:           0  
  Clock Path Skew:        -0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.727ns
    Source Clock Delay      (SCD):    1.969ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.056ns (routing 0.375ns, distribution 0.681ns)
  Clock Net Delay (Destination): 1.179ns (routing 0.415ns, distribution 0.764ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.896    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.913 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.056     1.969    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/S_DCLK_O
    SLICE_X64Y62         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y62         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     2.008 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_o_to_64k.cfg_data_vec_reg[2]/Q
                         net (fo=2, routed)           0.086     2.094    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec[2]
    SLICE_X65Y64         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.529    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.548 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.179     1.727    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/DESIGN_CLK_I
    SLICE_X65Y64         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[2]/C

Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/debug_data_in_sync1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.039ns (32.773%)  route 0.080ns (67.227%))
  Logic Levels:           0  
  Clock Path Skew:        -0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.782ns
    Source Clock Delay      (SCD):    2.013ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.100ns (routing 0.375ns, distribution 0.725ns)
  Clock Net Delay (Destination): 1.234ns (routing 0.415ns, distribution 0.819ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.896    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.913 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.100     2.013    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X66Y69         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y69         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.052 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[5]/Q
                         net (fo=2, routed)           0.080     2.132    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/debug_data_in[5]
    SLICE_X66Y70         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/debug_data_in_sync1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.529    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.548 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.234     1.782    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/DESIGN_CLK_I
    SLICE_X66Y70         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/debug_data_in_sync1_reg[5]/C

Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.051%)  route 0.079ns (66.949%))
  Logic Levels:           0  
  Clock Path Skew:        -0.233ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.783ns
    Source Clock Delay      (SCD):    2.016ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.103ns (routing 0.375ns, distribution 0.728ns)
  Clock Net Delay (Destination): 1.235ns (routing 0.415ns, distribution 0.820ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.896    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.913 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.103     2.016    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/S_DCLK_O
    SLICE_X68Y63         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.055 r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg_reg/Q
                         net (fo=2, routed)           0.079     2.134    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/din_reg
    SLICE_X68Y63         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.529    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.548 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.235     1.783    mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/DESIGN_CLK_I
    SLICE_X68Y63         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.halt_in_transfer_inst/dout_reg0_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.132ns  (logic 0.122ns (5.722%)  route 2.010ns (94.278%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.482ns (routing 0.768ns, distribution 0.714ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=2, routed)           1.797     1.797    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X62Y83         LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     1.919 r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.213     2.132    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X65Y83         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.143     0.143    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y84        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.168 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.482     1.650    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X65Y83         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.046ns  (logic 0.050ns (4.780%)  route 0.996ns (95.220%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.055ns (routing 0.527ns, distribution 0.528ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=2, routed)           0.909     0.909    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X62Y83         LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     0.959 r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.087     1.046    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X65Y83         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.154     0.154    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y84        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.172 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=34, routed)          1.055     1.227    mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X65Y83         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Max Delay            96 Endpoints
Min Delay           104 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.865ns  (logic 0.295ns (34.104%)  route 0.570ns (65.896%))
  Logic Levels:           0  
  Clock Path Skew:        -0.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.454ns
    Source Clock Delay      (SCD):    3.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.039ns (routing 0.680ns, distribution 1.359ns)
  Clock Net Delay (Destination): 0.921ns (routing 0.155ns, distribution 0.766ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       2.039     3.144    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X70Y70         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y70         RAMD32 (Prop_F5LUT_SLICEM_CLK_O)
                                                      0.295     3.439 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMF/O
                         net (fo=1, routed)           0.570     4.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[10]
    SLICE_X70Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044     1.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.921     2.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X70Y71         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.773ns  (logic 0.288ns (37.257%)  route 0.485ns (62.743%))
  Logic Levels:           0  
  Clock Path Skew:        -0.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.454ns
    Source Clock Delay      (SCD):    3.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.039ns (routing 0.680ns, distribution 1.359ns)
  Clock Net Delay (Destination): 0.921ns (routing 0.155ns, distribution 0.766ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       2.039     3.144    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X70Y70         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y70         RAMD32 (Prop_E5LUT_SLICEM_CLK_O)
                                                      0.288     3.432 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/O
                         net (fo=1, routed)           0.485     3.917    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/dout_i0[8]
    SLICE_X70Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044     1.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.921     2.454    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X70Y72         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[8]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.705ns  (logic 0.079ns (11.206%)  route 0.626ns (88.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.018ns (routing 0.680ns, distribution 1.338ns)
  Clock Net Delay (Destination): 0.932ns (routing 0.155ns, distribution 0.777ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       2.018     3.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X82Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y77         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         0.626     3.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X82Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044     1.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.932     2.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X82Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.705ns  (logic 0.079ns (11.206%)  route 0.626ns (88.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.018ns (routing 0.680ns, distribution 1.338ns)
  Clock Net Delay (Destination): 0.932ns (routing 0.155ns, distribution 0.777ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       2.018     3.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X82Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y77         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         0.626     3.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X82Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044     1.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.932     2.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X82Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[13]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.705ns  (logic 0.079ns (11.206%)  route 0.626ns (88.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.018ns (routing 0.680ns, distribution 1.338ns)
  Clock Net Delay (Destination): 0.932ns (routing 0.155ns, distribution 0.777ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       2.018     3.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X82Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y77         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         0.626     3.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X82Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044     1.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.932     2.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X82Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.705ns  (logic 0.079ns (11.206%)  route 0.626ns (88.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.018ns (routing 0.680ns, distribution 1.338ns)
  Clock Net Delay (Destination): 0.932ns (routing 0.155ns, distribution 0.777ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       2.018     3.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X82Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y77         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         0.626     3.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X82Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044     1.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.932     2.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X82Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[15]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.705ns  (logic 0.079ns (11.206%)  route 0.626ns (88.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.018ns (routing 0.680ns, distribution 1.338ns)
  Clock Net Delay (Destination): 0.932ns (routing 0.155ns, distribution 0.777ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       2.018     3.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X82Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y77         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         0.626     3.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X82Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044     1.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.932     2.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X82Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[20]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.705ns  (logic 0.079ns (11.206%)  route 0.626ns (88.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.018ns (routing 0.680ns, distribution 1.338ns)
  Clock Net Delay (Destination): 0.932ns (routing 0.155ns, distribution 0.777ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       2.018     3.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X82Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y77         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         0.626     3.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X82Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044     1.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.932     2.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X82Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[21]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.705ns  (logic 0.079ns (11.206%)  route 0.626ns (88.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.018ns (routing 0.680ns, distribution 1.338ns)
  Clock Net Delay (Destination): 0.932ns (routing 0.155ns, distribution 0.777ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       2.018     3.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X82Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y77         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         0.626     3.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X82Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044     1.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.932     2.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X82Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[22]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.705ns  (logic 0.079ns (11.206%)  route 0.626ns (88.794%))
  Logic Levels:           0  
  Clock Path Skew:        -0.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.465ns
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.018ns (routing 0.680ns, distribution 1.338ns)
  Clock Net Delay (Destination): 0.932ns (routing 0.155ns, distribution 0.777ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       2.018     3.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X82Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y77         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.202 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=188, routed)         0.626     3.828    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/SR[0]
    SLICE_X82Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044     1.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.932     2.465    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X82Y74         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        4.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.055ns
    Source Clock Delay      (SCD):    2.011ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.098ns (routing 0.375ns, distribution 0.723ns)
  Clock Net Delay (Destination): 0.680ns (routing 0.108ns, distribution 0.572ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.896    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.913 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.098     2.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X68Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y71         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.056     2.106    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X68Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.680     6.055    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X68Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.121ns  (logic 0.039ns (32.231%)  route 0.082ns (67.769%))
  Logic Levels:           0  
  Clock Path Skew:        4.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.059ns
    Source Clock Delay      (SCD):    2.011ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.098ns (routing 0.375ns, distribution 0.723ns)
  Clock Net Delay (Destination): 0.684ns (routing 0.108ns, distribution 0.576ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.896    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.913 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.098     2.011    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_clk
    SLICE_X68Y71         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y71         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     2.050 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.082     2.132    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X68Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.684     6.059    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X68Y72         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.120ns  (logic 0.040ns (33.333%)  route 0.080ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        4.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.070ns
    Source Clock Delay      (SCD):    2.024ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.111ns (routing 0.375ns, distribution 0.736ns)
  Clock Net Delay (Destination): 0.695ns (routing 0.108ns, distribution 0.587ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.896    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.913 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.111     2.024    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X82Y80         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y80         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.064 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.080     2.144    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[1]
    SLICE_X82Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.695     6.070    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X82Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.121ns  (logic 0.038ns (31.405%)  route 0.083ns (68.595%))
  Logic Levels:           0  
  Clock Path Skew:        4.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.060ns
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.116ns (routing 0.375ns, distribution 0.741ns)
  Clock Net Delay (Destination): 0.685ns (routing 0.108ns, distribution 0.577ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.896    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.913 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.116     2.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X74Y82         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y82         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.067 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.083     2.150    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X74Y82         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.685     6.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X74Y82         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.040ns (33.613%)  route 0.079ns (66.387%))
  Logic Levels:           0  
  Clock Path Skew:        4.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.067ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.119ns (routing 0.375ns, distribution 0.744ns)
  Clock Net Delay (Destination): 0.692ns (routing 0.108ns, distribution 0.584ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.896    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.913 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.119     2.032    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X82Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y78         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.072 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[3]/Q
                         net (fo=1, routed)           0.079     2.151    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[3]
    SLICE_X82Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.692     6.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X82Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.123ns  (logic 0.038ns (30.894%)  route 0.085ns (69.106%))
  Logic Levels:           0  
  Clock Path Skew:        4.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.060ns
    Source Clock Delay      (SCD):    2.029ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.116ns (routing 0.375ns, distribution 0.741ns)
  Clock Net Delay (Destination): 0.685ns (routing 0.108ns, distribution 0.577ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.896    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.913 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.116     2.029    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X74Y82         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y82         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     2.067 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.085     2.152    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X74Y82         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.685     6.060    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X74Y82         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.040ns (33.613%)  route 0.079ns (66.387%))
  Logic Levels:           0  
  Clock Path Skew:        4.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.064ns
    Source Clock Delay      (SCD):    2.034ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.121ns (routing 0.375ns, distribution 0.746ns)
  Clock Net Delay (Destination): 0.689ns (routing 0.108ns, distribution 0.581ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.896    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.913 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.121     2.034    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X85Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y78         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.074 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[3]/Q
                         net (fo=1, routed)           0.079     2.153    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[3]
    SLICE_X85Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.689     6.064    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X85Y79         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.039ns (31.452%)  route 0.085ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        4.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.066ns
    Source Clock Delay      (SCD):    2.031ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.118ns (routing 0.375ns, distribution 0.743ns)
  Clock Net Delay (Destination): 0.691ns (routing 0.108ns, distribution 0.583ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.896    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.913 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.118     2.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/clk
    SLICE_X83Y80         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y80         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.070 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.085     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg[0]
    SLICE_X83Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.691     6.066    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/m_bscan_tck[0]
    SLICE_X83Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.040ns (33.613%)  route 0.079ns (66.387%))
  Logic Levels:           0  
  Clock Path Skew:        4.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.058ns
    Source Clock Delay      (SCD):    2.036ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.123ns (routing 0.375ns, distribution 0.748ns)
  Clock Net Delay (Destination): 0.683ns (routing 0.108ns, distribution 0.575ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.896    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.913 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.123     2.036    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/clk
    SLICE_X80Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y77         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_reg[0]/Q
                         net (fo=1, routed)           0.079     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg[0]
    SLICE_X80Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.683     6.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/m_bscan_tck[0]
    SLICE_X80Y78         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.039ns (31.452%)  route 0.085ns (68.548%))
  Logic Levels:           0  
  Clock Path Skew:        4.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.067ns
    Source Clock Delay      (SCD):    2.031ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.118ns (routing 0.375ns, distribution 0.743ns)
  Clock Net Delay (Destination): 0.692ns (routing 0.108ns, distribution 0.584ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.896    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.913 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.118     2.031    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/clk
    SLICE_X84Y81         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y81         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.070 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_reg[1]/Q
                         net (fo=1, routed)           0.085     2.155    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg[1]
    SLICE_X84Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.692     6.067    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/m_bscan_tck[0]
    SLICE_X84Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_1_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            STATE_W_R_IDLE_next_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.563ns  (logic 1.346ns (29.500%)  route 3.217ns (70.500%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    M11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.222     1.222 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.222    reset_IBUF_inst/OUT
    M11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.222 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.460     3.682    reset_IBUF
    SLICE_X76Y79         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     3.806 f  STATE_W_R_IDLE_next_reg[2]_i_3/O
                         net (fo=120, routed)         0.757     4.563    data_trans2ddr__0[0]
    SLICE_X76Y88         LDPE                                         f  STATE_W_R_IDLE_next_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            STATE_W_R_IDLE_next_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.563ns  (logic 1.346ns (29.500%)  route 3.217ns (70.500%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    M11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.222     1.222 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.222    reset_IBUF_inst/OUT
    M11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.222 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.460     3.682    reset_IBUF
    SLICE_X76Y79         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     3.806 f  STATE_W_R_IDLE_next_reg[2]_i_3/O
                         net (fo=120, routed)         0.757     4.563    data_trans2ddr__0[0]
    SLICE_X76Y88         LDCE                                         f  STATE_W_R_IDLE_next_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            STATE_W_R_IDLE_next_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.563ns  (logic 1.346ns (29.500%)  route 3.217ns (70.500%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    M11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.222     1.222 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.222    reset_IBUF_inst/OUT
    M11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.222 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.460     3.682    reset_IBUF
    SLICE_X76Y79         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     3.806 f  STATE_W_R_IDLE_next_reg[2]_i_3/O
                         net (fo=120, routed)         0.757     4.563    data_trans2ddr__0[0]
    SLICE_X76Y88         LDCE                                         f  STATE_W_R_IDLE_next_reg[2]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            STATE_W_R_IDLE_next_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.467ns  (logic 0.849ns (34.426%)  route 1.618ns (65.574%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    M11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.799     0.799 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.799    reset_IBUF_inst/OUT
    M11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.799 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.245     2.044    reset_IBUF
    SLICE_X76Y79         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     2.094 f  STATE_W_R_IDLE_next_reg[2]_i_3/O
                         net (fo=120, routed)         0.373     2.467    data_trans2ddr__0[0]
    SLICE_X76Y88         LDPE                                         f  STATE_W_R_IDLE_next_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            STATE_W_R_IDLE_next_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.467ns  (logic 0.849ns (34.426%)  route 1.618ns (65.574%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    M11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.799     0.799 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.799    reset_IBUF_inst/OUT
    M11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.799 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.245     2.044    reset_IBUF
    SLICE_X76Y79         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     2.094 f  STATE_W_R_IDLE_next_reg[2]_i_3/O
                         net (fo=120, routed)         0.373     2.467    data_trans2ddr__0[0]
    SLICE_X76Y88         LDCE                                         f  STATE_W_R_IDLE_next_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            STATE_W_R_IDLE_next_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.467ns  (logic 0.849ns (34.426%)  route 1.618ns (65.574%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M11                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    M11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.799     0.799 f  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.799    reset_IBUF_inst/OUT
    M11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.799 f  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.245     2.044    reset_IBUF
    SLICE_X76Y79         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     2.094 f  STATE_W_R_IDLE_next_reg[2]_i_3/O
                         net (fo=120, routed)         0.373     2.467    data_trans2ddr__0[0]
    SLICE_X76Y88         LDCE                                         f  STATE_W_R_IDLE_next_reg[2]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 virtual_IO/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            STATE_W_R_IDLE_next_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.171ns  (logic 0.131ns (11.187%)  route 1.040ns (88.813%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.044ns (routing 0.680ns, distribution 1.364ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       2.044     3.149    virtual_IO/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X76Y73         FDRE                                         r  virtual_IO/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y73         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.230 r  virtual_IO/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.283     3.513    vio_resetn
    SLICE_X76Y79         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     3.563 f  STATE_W_R_IDLE_next_reg[2]_i_3/O
                         net (fo=120, routed)         0.757     4.320    data_trans2ddr__0[0]
    SLICE_X76Y88         LDPE                                         f  STATE_W_R_IDLE_next_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 virtual_IO/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            STATE_W_R_IDLE_next_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.171ns  (logic 0.131ns (11.187%)  route 1.040ns (88.813%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.044ns (routing 0.680ns, distribution 1.364ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       2.044     3.149    virtual_IO/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X76Y73         FDRE                                         r  virtual_IO/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y73         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.230 r  virtual_IO/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.283     3.513    vio_resetn
    SLICE_X76Y79         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     3.563 f  STATE_W_R_IDLE_next_reg[2]_i_3/O
                         net (fo=120, routed)         0.757     4.320    data_trans2ddr__0[0]
    SLICE_X76Y88         LDCE                                         f  STATE_W_R_IDLE_next_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 virtual_IO/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            STATE_W_R_IDLE_next_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.171ns  (logic 0.131ns (11.187%)  route 1.040ns (88.813%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.044ns (routing 0.680ns, distribution 1.364ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       2.044     3.149    virtual_IO/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X76Y73         FDRE                                         r  virtual_IO/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y73         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.230 r  virtual_IO/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.283     3.513    vio_resetn
    SLICE_X76Y79         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     3.563 f  STATE_W_R_IDLE_next_reg[2]_i_3/O
                         net (fo=120, routed)         0.757     4.320    data_trans2ddr__0[0]
    SLICE_X76Y88         LDCE                                         f  STATE_W_R_IDLE_next_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 STATE_W_R_IDLE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            STATE_W_R_IDLE_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.956ns  (logic 0.130ns (13.598%)  route 0.826ns (86.402%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.015ns (routing 0.680ns, distribution 1.335ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       2.015     3.120    clk_100M
    SLICE_X76Y88         FDRE                                         r  STATE_W_R_IDLE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y88         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     3.200 f  STATE_W_R_IDLE_reg[1]/Q
                         net (fo=114, routed)         0.604     3.804    STATE_W_R_IDLE[1]
    SLICE_X76Y88         LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050     3.854 r  STATE_W_R_IDLE_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.222     4.076    STATE_W_R_IDLE_next_reg[0]_i_1_n_0
    SLICE_X76Y88         LDPE                                         r  STATE_W_R_IDLE_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 STATE_W_R_IDLE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            STATE_W_R_IDLE_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.629ns  (logic 0.184ns (29.253%)  route 0.445ns (70.747%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.015ns (routing 0.680ns, distribution 1.335ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       2.015     3.120    clk_100M
    SLICE_X76Y88         FDRE                                         r  STATE_W_R_IDLE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y88         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     3.200 f  STATE_W_R_IDLE_reg[2]/Q
                         net (fo=8, routed)           0.204     3.404    STATE_W_R_IDLE[2]
    SLICE_X76Y88         LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.104     3.508 r  STATE_W_R_IDLE_next_reg[1]_i_1/O
                         net (fo=1, routed)           0.241     3.749    STATE_W_R_IDLE_next_reg[1]_i_1_n_0
    SLICE_X76Y88         LDCE                                         r  STATE_W_R_IDLE_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 STATE_W_R_IDLE_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            STATE_W_R_IDLE_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.605ns  (logic 0.205ns (33.884%)  route 0.400ns (66.116%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      2.015ns (routing 0.680ns, distribution 1.335ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245     1.077    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.105 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       2.015     3.120    clk_100M
    SLICE_X76Y88         FDSE                                         r  STATE_W_R_IDLE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y88         FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.201 f  STATE_W_R_IDLE_reg[0]/Q
                         net (fo=7, routed)           0.271     3.472    STATE_W_R_IDLE[0]
    SLICE_X76Y88         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     3.596 r  STATE_W_R_IDLE_next_reg[2]_i_1/O
                         net (fo=1, routed)           0.129     3.725    STATE_W_R_IDLE_next_reg[2]_i_1_n_0
    SLICE_X76Y88         LDCE                                         r  STATE_W_R_IDLE_next_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 write_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            STATE_W_R_IDLE_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.185ns  (logic 0.074ns (40.000%)  route 0.111ns (60.000%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.109ns (routing 0.375ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.896    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.913 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.109     2.022    clk_100M
    SLICE_X76Y88         FDRE                                         r  write_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y88         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.061 f  write_done_reg/Q
                         net (fo=4, routed)           0.029     2.090    write_done
    SLICE_X76Y88         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.035     2.125 r  STATE_W_R_IDLE_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.082     2.207    STATE_W_R_IDLE_next_reg[0]_i_1_n_0
    SLICE_X76Y88         LDPE                                         r  STATE_W_R_IDLE_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 STATE_W_R_IDLE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            STATE_W_R_IDLE_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.205ns  (logic 0.076ns (37.073%)  route 0.129ns (62.927%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.109ns (routing 0.375ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.896    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.913 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.109     2.022    clk_100M
    SLICE_X76Y88         FDRE                                         r  STATE_W_R_IDLE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y88         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     2.062 f  STATE_W_R_IDLE_reg[2]/Q
                         net (fo=8, routed)           0.085     2.147    STATE_W_R_IDLE[2]
    SLICE_X76Y88         LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.036     2.183 r  STATE_W_R_IDLE_next_reg[2]_i_1/O
                         net (fo=1, routed)           0.044     2.227    STATE_W_R_IDLE_next_reg[2]_i_1_n_0
    SLICE_X76Y88         LDCE                                         r  STATE_W_R_IDLE_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 STATE_W_R_IDLE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            STATE_W_R_IDLE_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.073ns (28.185%)  route 0.186ns (71.815%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.109ns (routing 0.375ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.896    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.913 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.109     2.022    clk_100M
    SLICE_X76Y88         FDRE                                         r  STATE_W_R_IDLE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y88         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     2.062 f  STATE_W_R_IDLE_reg[2]/Q
                         net (fo=8, routed)           0.085     2.147    STATE_W_R_IDLE[2]
    SLICE_X76Y88         LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.033     2.180 r  STATE_W_R_IDLE_next_reg[1]_i_1/O
                         net (fo=1, routed)           0.101     2.281    STATE_W_R_IDLE_next_reg[1]_i_1_n_0
    SLICE_X76Y88         LDCE                                         r  STATE_W_R_IDLE_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 virtual_IO/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            STATE_W_R_IDLE_next_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.579ns  (logic 0.063ns (10.881%)  route 0.516ns (89.119%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.122ns (routing 0.375ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.896    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.913 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.122     2.035    virtual_IO/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X76Y73         FDRE                                         r  virtual_IO/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y73         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.076 r  virtual_IO/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.143     2.219    vio_resetn
    SLICE_X76Y79         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.022     2.241 f  STATE_W_R_IDLE_next_reg[2]_i_3/O
                         net (fo=120, routed)         0.373     2.614    data_trans2ddr__0[0]
    SLICE_X76Y88         LDPE                                         f  STATE_W_R_IDLE_next_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 virtual_IO/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            STATE_W_R_IDLE_next_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.579ns  (logic 0.063ns (10.881%)  route 0.516ns (89.119%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.122ns (routing 0.375ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.896    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.913 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.122     2.035    virtual_IO/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X76Y73         FDRE                                         r  virtual_IO/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y73         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.076 r  virtual_IO/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.143     2.219    vio_resetn
    SLICE_X76Y79         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.022     2.241 f  STATE_W_R_IDLE_next_reg[2]_i_3/O
                         net (fo=120, routed)         0.373     2.614    data_trans2ddr__0[0]
    SLICE_X76Y88         LDCE                                         f  STATE_W_R_IDLE_next_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 virtual_IO/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Destination:            STATE_W_R_IDLE_next_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.579ns  (logic 0.063ns (10.881%)  route 0.516ns (89.119%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.122ns (routing 0.375ns, distribution 0.747ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146     0.896    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.913 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.122     2.035    virtual_IO/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X76Y73         FDRE                                         r  virtual_IO/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y73         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.076 r  virtual_IO/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=2, routed)           0.143     2.219    vio_resetn
    SLICE_X76Y79         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.022     2.241 f  STATE_W_R_IDLE_next_reg[2]_i_3/O
                         net (fo=120, routed)         0.373     2.614    data_trans2ddr__0[0]
    SLICE_X76Y88         LDCE                                         f  STATE_W_R_IDLE_next_reg[2]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay          1024 Endpoints
Min Delay          1024 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
                            (rising edge-triggered cell PS8 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[896]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.943ns  (logic 0.587ns (14.887%)  route 3.356ns (85.113%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.840ns (routing 0.679ns, distribution 1.161ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.083    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.111 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.840     2.951    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/saxihp0_fpd_aclk
    PS8_X0Y0             PS8                                          r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_SAXIGP2RCLK_SAXIGP2RDATA[0])
                                                      0.465     3.416 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RDATA[0]
                         net (fo=11, routed)          3.063     6.479    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_rdata[0]
    SLICE_X58Y118        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     6.601 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[896]_i_1/O
                         net (fo=1, routed)           0.293     6.894    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[896]_i_1_n_0
    SLICE_X59Y124        LDCE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[896]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
                            (rising edge-triggered cell PS8 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[253]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.359ns  (logic 0.494ns (14.707%)  route 2.865ns (85.293%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.840ns (routing 0.679ns, distribution 1.161ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.083    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.111 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.840     2.951    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/saxihp0_fpd_aclk
    PS8_X0Y0             PS8                                          r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_SAXIGP2RCLK_SAXIGP2RDATA[125])
                                                      0.458     3.409 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RDATA[125]
                         net (fo=11, routed)          1.867     5.276    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_rdata[125]
    SLICE_X65Y90         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.036     5.312 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[253]_i_1/O
                         net (fo=1, routed)           0.998     6.310    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[253]_i_1_n_0
    SLICE_X65Y90         LDCE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[253]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_index_reg[2]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[243]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.293ns  (logic 0.179ns (5.436%)  route 3.114ns (94.564%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.905ns (routing 0.679ns, distribution 1.226ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.083    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.111 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.905     3.016    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X65Y100        FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_index_reg[2]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y100        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     3.097 f  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_index_reg[2]_rep__4/Q
                         net (fo=71, routed)          2.065     5.162    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_index_reg[2]_rep__4_n_0
    SLICE_X65Y87         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.098     5.260 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[243]_i_1/O
                         net (fo=1, routed)           1.049     6.309    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[243]_i_1_n_0
    SLICE_X65Y87         LDCE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[243]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
                            (rising edge-triggered cell PS8 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[897]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.344ns  (logic 0.626ns (18.720%)  route 2.718ns (81.280%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.840ns (routing 0.679ns, distribution 1.161ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.083    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.111 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.840     2.951    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/saxihp0_fpd_aclk
    PS8_X0Y0             PS8                                          r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_SAXIGP2RCLK_SAXIGP2RDATA[1])
                                                      0.469     3.420 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RDATA[1]
                         net (fo=11, routed)          2.202     5.622    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_rdata[1]
    SLICE_X58Y118        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.157     5.779 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[897]_i_1/O
                         net (fo=1, routed)           0.516     6.295    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[897]_i_1_n_0
    SLICE_X56Y131        LDCE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[897]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
                            (rising edge-triggered cell PS8 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[1018]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.325ns  (logic 0.618ns (18.586%)  route 2.707ns (81.414%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.840ns (routing 0.679ns, distribution 1.161ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.083    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.111 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.840     2.951    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/saxihp0_fpd_aclk
    PS8_X0Y0             PS8                                          r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_SAXIGP2RCLK_SAXIGP2RDATA[122])
                                                      0.468     3.419 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RDATA[122]
                         net (fo=11, routed)          2.514     5.933    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_rdata[122]
    SLICE_X55Y136        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     6.083 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[1018]_i_1/O
                         net (fo=1, routed)           0.193     6.276    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[1018]_i_1_n_0
    SLICE_X55Y136        LDCE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[1018]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
                            (rising edge-triggered cell PS8 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[958]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.310ns  (logic 0.594ns (17.946%)  route 2.716ns (82.054%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.840ns (routing 0.679ns, distribution 1.161ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.083    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.111 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.840     2.951    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/saxihp0_fpd_aclk
    PS8_X0Y0             PS8                                          r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_SAXIGP2RCLK_SAXIGP2RDATA[62])
                                                      0.472     3.423 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RDATA[62]
                         net (fo=11, routed)          2.451     5.874    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_rdata[62]
    SLICE_X54Y127        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     5.996 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[958]_i_1/O
                         net (fo=1, routed)           0.265     6.261    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[958]_i_1_n_0
    SLICE_X56Y129        LDCE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[958]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
                            (rising edge-triggered cell PS8 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[906]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.240ns  (logic 0.583ns (17.994%)  route 2.657ns (82.006%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.840ns (routing 0.679ns, distribution 1.161ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.083    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.111 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.840     2.951    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/saxihp0_fpd_aclk
    PS8_X0Y0             PS8                                          r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_SAXIGP2RCLK_SAXIGP2RDATA[10])
                                                      0.433     3.384 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RDATA[10]
                         net (fo=11, routed)          2.161     5.545    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_rdata[10]
    SLICE_X62Y135        LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     5.695 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[906]_i_1/O
                         net (fo=1, routed)           0.496     6.191    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[906]_i_1_n_0
    SLICE_X57Y138        LDCE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[906]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
                            (rising edge-triggered cell PS8 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[768]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.184ns  (logic 0.589ns (18.499%)  route 2.595ns (81.501%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.840ns (routing 0.679ns, distribution 1.161ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.083    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.111 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.840     2.951    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/saxihp0_fpd_aclk
    PS8_X0Y0             PS8                                          r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_SAXIGP2RCLK_SAXIGP2RDATA[0])
                                                      0.465     3.416 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RDATA[0]
                         net (fo=11, routed)          2.402     5.818    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_rdata[0]
    SLICE_X66Y118        LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     5.942 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[768]_i_1/O
                         net (fo=1, routed)           0.193     6.135    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[768]_i_1_n_0
    SLICE_X66Y118        LDCE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[768]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
                            (rising edge-triggered cell PS8 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[396]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.158ns  (logic 0.582ns (18.429%)  route 2.576ns (81.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.840ns (routing 0.679ns, distribution 1.161ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.083    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.111 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.840     2.951    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/saxihp0_fpd_aclk
    PS8_X0Y0             PS8                                          r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_SAXIGP2RCLK_SAXIGP2RDATA[12])
                                                      0.436     3.387 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RDATA[12]
                         net (fo=11, routed)          1.578     4.965    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_rdata[12]
    SLICE_X65Y105        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.146     5.111 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[396]_i_1/O
                         net (fo=1, routed)           0.998     6.109    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[396]_i_1_n_0
    SLICE_X65Y105        LDCE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[396]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
                            (rising edge-triggered cell PS8 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[1021]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.155ns  (logic 0.557ns (17.655%)  route 2.598ns (82.345%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.840ns (routing 0.679ns, distribution 1.161ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.525     0.525 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.575    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.575 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     0.959    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     0.832 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.083    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.111 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.840     2.951    mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/saxihp0_fpd_aclk
    PS8_X0Y0             PS8                                          r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_SAXIGP2RCLK_SAXIGP2RDATA[125])
                                                      0.458     3.409 r  mpsoc_wrapper/axi_ddr_mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RDATA[125]
                         net (fo=11, routed)          2.172     5.581    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_rdata[125]
    SLICE_X54Y133        LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.099     5.680 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[1021]_i_1/O
                         net (fo=1, routed)           0.426     6.106    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[1021]_i_1_n_0
    SLICE_X55Y138        LDCE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[1021]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_index_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[304]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.132ns  (logic 0.059ns (44.697%)  route 0.073ns (55.303%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.040ns (routing 0.375ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.899    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.916 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.040     1.956    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X63Y96         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_index_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y96         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.995 f  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_index_reg[3]_rep__1/Q
                         net (fo=81, routed)          0.067     2.062    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_index_reg[3]_rep__1_n_0
    SLICE_X62Y96         LUT5 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.020     2.082 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[304]_i_1/O
                         net (fo=1, routed)           0.006     2.088    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[304]_i_1_n_0
    SLICE_X62Y96         LDCE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[304]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_index_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[305]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.132ns  (logic 0.059ns (44.697%)  route 0.073ns (55.303%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.040ns (routing 0.375ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.899    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.916 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.040     1.956    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X63Y96         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_index_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y96         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.995 f  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_index_reg[3]_rep__1/Q
                         net (fo=81, routed)          0.067     2.062    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_index_reg[3]_rep__1_n_0
    SLICE_X62Y96         LUT5 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.020     2.082 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[305]_i_1/O
                         net (fo=1, routed)           0.006     2.088    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[305]_i_1_n_0
    SLICE_X62Y96         LDCE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[305]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[89]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.138ns  (logic 0.061ns (44.203%)  route 0.077ns (55.797%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.043ns (routing 0.375ns, distribution 0.668ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.899    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.916 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.043     1.959    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X63Y102        FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y102        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.998 f  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_index_reg[3]/Q
                         net (fo=131, routed)         0.069     2.067    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_index_reg[3]
    SLICE_X63Y100        LUT5 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.022     2.089 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[89]_i_1/O
                         net (fo=1, routed)           0.008     2.097    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[89]_i_1_n_0
    SLICE_X63Y100        LDCE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[89]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_index_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[64]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.139ns  (logic 0.060ns (43.165%)  route 0.079ns (56.834%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.044ns (routing 0.375ns, distribution 0.669ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.899    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.916 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.044     1.960    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X63Y103        FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_index_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y103        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.998 f  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_index_reg[0]_rep/Q
                         net (fo=136, routed)         0.071     2.069    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_index_reg[0]_rep_n_0
    SLICE_X63Y101        LUT5 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.022     2.091 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[64]_i_1/O
                         net (fo=1, routed)           0.008     2.099    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[64]_i_1_n_0
    SLICE_X63Y101        LDCE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[64]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_index_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[57]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.142ns  (logic 0.074ns (52.113%)  route 0.068ns (47.887%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.044ns (routing 0.375ns, distribution 0.669ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.899    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.916 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.044     1.960    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X63Y102        FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_index_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y102        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.998 f  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_index_reg[2]_rep__1/Q
                         net (fo=279, routed)         0.060     2.058    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_index_reg[2]_rep__1_n_0
    SLICE_X63Y101        LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.036     2.094 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[57]_i_1/O
                         net (fo=1, routed)           0.008     2.102    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[57]_i_1_n_0
    SLICE_X63Y101        LDCE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[57]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_index_reg[1]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[207]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.141ns  (logic 0.058ns (41.135%)  route 0.083ns (58.865%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.046ns (routing 0.375ns, distribution 0.671ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.899    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.916 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.046     1.962    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X64Y95         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_index_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y95         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.999 f  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_index_reg[1]_rep__3/Q
                         net (fo=63, routed)          0.077     2.076    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_index_reg[1]_rep__3_n_0
    SLICE_X63Y95         LUT5 (Prop_H5LUT_SLICEM_I0_O)
                                                      0.021     2.097 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[207]_i_1/O
                         net (fo=1, routed)           0.006     2.103    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[207]_i_1_n_0
    SLICE_X63Y95         LDCE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[207]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_index_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[315]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.148ns  (logic 0.073ns (49.324%)  route 0.075ns (50.676%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.040ns (routing 0.375ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.899    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.916 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.040     1.956    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X63Y96         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_index_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y96         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.995 f  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_index_reg[3]_rep__1/Q
                         net (fo=81, routed)          0.068     2.063    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_index_reg[3]_rep__1_n_0
    SLICE_X62Y96         LUT5 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.034     2.097 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[315]_i_1/O
                         net (fo=1, routed)           0.007     2.104    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[315]_i_1_n_0
    SLICE_X62Y96         LDCE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[315]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_index_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[326]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.148ns  (logic 0.071ns (47.973%)  route 0.077ns (52.027%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.040ns (routing 0.375ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.899    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.916 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.040     1.956    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X63Y96         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_index_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y96         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.995 f  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_index_reg[3]_rep__1/Q
                         net (fo=81, routed)          0.070     2.065    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_index_reg[3]_rep__1_n_0
    SLICE_X62Y96         LUT5 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.032     2.097 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[326]_i_1/O
                         net (fo=1, routed)           0.007     2.104    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[326]_i_1_n_0
    SLICE_X62Y96         LDCE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[326]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_index_reg[0]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[382]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.141ns  (logic 0.071ns (50.355%)  route 0.070ns (49.645%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.047ns (routing 0.375ns, distribution 0.672ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.899    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.916 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.047     1.963    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X65Y100        FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_index_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y100        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.002 f  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_index_reg[0]_rep__3/Q
                         net (fo=89, routed)          0.063     2.065    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_index_reg[0]_rep__3_n_0
    SLICE_X65Y101        LUT5 (Prop_E5LUT_SLICEL_I2_O)
                                                      0.032     2.097 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[382]_i_1/O
                         net (fo=1, routed)           0.007     2.104    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[382]_i_1_n_0
    SLICE_X65Y101        LDCE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[382]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_index_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[46]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.144ns  (logic 0.075ns (52.083%)  route 0.069ns (47.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Source):      1.044ns (routing 0.375ns, distribution 0.669ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.284     0.284 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.324    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.324 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.520    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.750 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     0.899    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.916 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.044     1.960    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X63Y102        FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_index_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y102        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.998 f  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_index_reg[2]_rep__1/Q
                         net (fo=279, routed)         0.060     2.058    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_index_reg[2]_rep__1_n_0
    SLICE_X63Y101        LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.037     2.095 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[46]_i_1/O
                         net (fo=1, routed)           0.009     2.104    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[46]_i_1_n_0
    SLICE_X63Y101        LDCE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[46]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           118 Endpoints
Min Delay           118 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            init_DDR_WR_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.562ns  (logic 1.346ns (24.202%)  route 4.216ns (75.798%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        3.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.772ns (routing 0.619ns, distribution 1.153ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M11                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    M11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.222     1.222 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.222    reset_IBUF_inst/OUT
    M11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.222 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.460     3.682    reset_IBUF
    SLICE_X76Y79         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     3.806 r  STATE_W_R_IDLE_next_reg[2]_i_3/O
                         net (fo=120, routed)         1.756     5.562    data_trans2ddr__0[0]
    SLICE_X68Y82         FDRE                                         r  init_DDR_WR_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.647    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.671 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.772     3.443    clk_100M
    SLICE_X68Y82         FDRE                                         r  init_DDR_WR_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_trans2ddr_reg[28]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.065ns  (logic 1.346ns (26.576%)  route 3.719ns (73.424%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        3.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.435ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.764ns (routing 0.619ns, distribution 1.145ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M11                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    M11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.222     1.222 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.222    reset_IBUF_inst/OUT
    M11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.222 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.460     3.682    reset_IBUF
    SLICE_X76Y79         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     3.806 r  STATE_W_R_IDLE_next_reg[2]_i_3/O
                         net (fo=120, routed)         1.259     5.065    data_trans2ddr__0[0]
    SLICE_X68Y85         FDSE                                         r  data_trans2ddr_reg[28]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.647    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.671 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.764     3.435    clk_100M
    SLICE_X68Y85         FDSE                                         r  data_trans2ddr_reg[28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_trans2ddr_reg[30]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.065ns  (logic 1.346ns (26.576%)  route 3.719ns (73.424%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        3.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.435ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.764ns (routing 0.619ns, distribution 1.145ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M11                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    M11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.222     1.222 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.222    reset_IBUF_inst/OUT
    M11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.222 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.460     3.682    reset_IBUF
    SLICE_X76Y79         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     3.806 r  STATE_W_R_IDLE_next_reg[2]_i_3/O
                         net (fo=120, routed)         1.259     5.065    data_trans2ddr__0[0]
    SLICE_X68Y85         FDSE                                         r  data_trans2ddr_reg[30]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.647    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.671 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.764     3.435    clk_100M
    SLICE_X68Y85         FDSE                                         r  data_trans2ddr_reg[30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_trans2ddr_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.852ns  (logic 1.346ns (27.743%)  route 3.506ns (72.257%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        3.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.457ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.786ns (routing 0.619ns, distribution 1.167ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M11                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    M11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.222     1.222 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.222    reset_IBUF_inst/OUT
    M11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.222 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.460     3.682    reset_IBUF
    SLICE_X76Y79         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     3.806 r  STATE_W_R_IDLE_next_reg[2]_i_3/O
                         net (fo=120, routed)         1.046     4.852    data_trans2ddr__0[0]
    SLICE_X70Y82         FDSE                                         r  data_trans2ddr_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.647    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.671 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.786     3.457    clk_100M
    SLICE_X70Y82         FDSE                                         r  data_trans2ddr_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_trans2ddr_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.852ns  (logic 1.346ns (27.743%)  route 3.506ns (72.257%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        3.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.457ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.786ns (routing 0.619ns, distribution 1.167ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M11                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    M11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.222     1.222 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.222    reset_IBUF_inst/OUT
    M11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.222 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.460     3.682    reset_IBUF
    SLICE_X76Y79         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     3.806 r  STATE_W_R_IDLE_next_reg[2]_i_3/O
                         net (fo=120, routed)         1.046     4.852    data_trans2ddr__0[0]
    SLICE_X70Y82         FDSE                                         r  data_trans2ddr_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.647    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.671 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.786     3.457    clk_100M
    SLICE_X70Y82         FDSE                                         r  data_trans2ddr_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_trans2ddr_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.852ns  (logic 1.346ns (27.743%)  route 3.506ns (72.257%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        3.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.457ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.786ns (routing 0.619ns, distribution 1.167ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M11                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    M11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.222     1.222 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.222    reset_IBUF_inst/OUT
    M11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.222 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.460     3.682    reset_IBUF
    SLICE_X76Y79         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     3.806 r  STATE_W_R_IDLE_next_reg[2]_i_3/O
                         net (fo=120, routed)         1.046     4.852    data_trans2ddr__0[0]
    SLICE_X70Y82         FDSE                                         r  data_trans2ddr_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.647    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.671 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.786     3.457    clk_100M
    SLICE_X70Y82         FDSE                                         r  data_trans2ddr_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_trans2ddr_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.852ns  (logic 1.346ns (27.743%)  route 3.506ns (72.257%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        3.457ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.457ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.786ns (routing 0.619ns, distribution 1.167ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M11                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    M11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.222     1.222 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.222    reset_IBUF_inst/OUT
    M11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.222 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.460     3.682    reset_IBUF
    SLICE_X76Y79         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     3.806 r  STATE_W_R_IDLE_next_reg[2]_i_3/O
                         net (fo=120, routed)         1.046     4.852    data_trans2ddr__0[0]
    SLICE_X70Y82         FDSE                                         r  data_trans2ddr_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.647    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.671 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.786     3.457    clk_100M
    SLICE_X70Y82         FDSE                                         r  data_trans2ddr_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_trans2ddr_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.851ns  (logic 1.346ns (27.749%)  route 3.505ns (72.251%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        3.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.785ns (routing 0.619ns, distribution 1.166ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M11                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    M11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.222     1.222 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.222    reset_IBUF_inst/OUT
    M11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.222 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.460     3.682    reset_IBUF
    SLICE_X76Y79         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     3.806 r  STATE_W_R_IDLE_next_reg[2]_i_3/O
                         net (fo=120, routed)         1.045     4.851    data_trans2ddr__0[0]
    SLICE_X70Y83         FDSE                                         r  data_trans2ddr_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.647    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.671 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.785     3.456    clk_100M
    SLICE_X70Y83         FDSE                                         r  data_trans2ddr_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_trans2ddr_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.851ns  (logic 1.346ns (27.749%)  route 3.505ns (72.251%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        3.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.785ns (routing 0.619ns, distribution 1.166ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M11                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    M11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.222     1.222 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.222    reset_IBUF_inst/OUT
    M11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.222 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.460     3.682    reset_IBUF
    SLICE_X76Y79         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     3.806 r  STATE_W_R_IDLE_next_reg[2]_i_3/O
                         net (fo=120, routed)         1.045     4.851    data_trans2ddr__0[0]
    SLICE_X70Y83         FDSE                                         r  data_trans2ddr_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.647    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.671 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.785     3.456    clk_100M
    SLICE_X70Y83         FDSE                                         r  data_trans2ddr_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_trans2ddr_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.851ns  (logic 1.346ns (27.749%)  route 3.505ns (72.251%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        3.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.785ns (routing 0.619ns, distribution 1.166ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M11                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    M11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.222     1.222 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.222    reset_IBUF_inst/OUT
    M11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.222 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.460     3.682    reset_IBUF
    SLICE_X76Y79         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     3.806 r  STATE_W_R_IDLE_next_reg[2]_i_3/O
                         net (fo=120, routed)         1.045     4.851    data_trans2ddr__0[0]
    SLICE_X70Y83         FDSE                                         r  data_trans2ddr_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215     1.647    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.671 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.785     3.456    clk_100M
    SLICE_X70Y83         FDSE                                         r  data_trans2ddr_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 STATE_W_R_IDLE_next_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            STATE_W_R_IDLE_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.139ns  (logic 0.060ns (43.165%)  route 0.079ns (56.835%))
  Logic Levels:           1  (LDPE=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.246ns (routing 0.416ns, distribution 0.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y88         LDPE                         0.000     0.000 r  STATE_W_R_IDLE_next_reg[0]/G
    SLICE_X76Y88         LDPE (EnToQ_EFF_SLICEL_G_Q)
                                                      0.060     0.060 r  STATE_W_R_IDLE_next_reg[0]/Q
                         net (fo=1, routed)           0.079     0.139    STATE_W_R_IDLE_next[0]
    SLICE_X76Y88         FDSE                                         r  STATE_W_R_IDLE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.246     1.790    clk_100M
    SLICE_X76Y88         FDSE                                         r  STATE_W_R_IDLE_reg[0]/C

Slack:                    inf
  Source:                 STATE_W_R_IDLE_next_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            STATE_W_R_IDLE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.143ns  (logic 0.061ns (42.657%)  route 0.082ns (57.343%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.246ns (routing 0.416ns, distribution 0.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y88         LDCE                         0.000     0.000 r  STATE_W_R_IDLE_next_reg[1]/G
    SLICE_X76Y88         LDCE (EnToQ_EFF2_SLICEL_G_Q)
                                                      0.061     0.061 r  STATE_W_R_IDLE_next_reg[1]/Q
                         net (fo=1, routed)           0.082     0.143    STATE_W_R_IDLE_next[1]
    SLICE_X76Y88         FDRE                                         r  STATE_W_R_IDLE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.246     1.790    clk_100M
    SLICE_X76Y88         FDRE                                         r  STATE_W_R_IDLE_reg[1]/C

Slack:                    inf
  Source:                 STATE_W_R_IDLE_next_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            STATE_W_R_IDLE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.206ns  (logic 0.059ns (28.641%)  route 0.147ns (71.359%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.246ns (routing 0.416ns, distribution 0.830ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y88         LDCE                         0.000     0.000 r  STATE_W_R_IDLE_next_reg[2]/G
    SLICE_X76Y88         LDCE (EnToQ_FFF_SLICEL_G_Q)
                                                      0.059     0.059 r  STATE_W_R_IDLE_next_reg[2]/Q
                         net (fo=1, routed)           0.147     0.206    STATE_W_R_IDLE_next[2]
    SLICE_X76Y88         FDRE                                         r  STATE_W_R_IDLE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.246     1.790    clk_100M
    SLICE_X76Y88         FDRE                                         r  STATE_W_R_IDLE_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_read_line_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.291ns  (logic 0.849ns (37.071%)  route 1.442ns (62.929%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.248ns (routing 0.416ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M11                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    M11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.799     0.799 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.799    reset_IBUF_inst/OUT
    M11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.799 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.245     2.044    reset_IBUF
    SLICE_X76Y79         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     2.094 r  STATE_W_R_IDLE_next_reg[2]_i_3/O
                         net (fo=120, routed)         0.197     2.291    data_trans2ddr__0[0]
    SLICE_X75Y91         FDRE                                         r  counter_read_line_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.248     1.792    clk_100M
    SLICE_X75Y91         FDRE                                         r  counter_read_line_reg[15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_read_line_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.291ns  (logic 0.849ns (37.071%)  route 1.442ns (62.929%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.248ns (routing 0.416ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M11                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    M11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.799     0.799 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.799    reset_IBUF_inst/OUT
    M11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.799 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.245     2.044    reset_IBUF
    SLICE_X76Y79         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     2.094 r  STATE_W_R_IDLE_next_reg[2]_i_3/O
                         net (fo=120, routed)         0.197     2.291    data_trans2ddr__0[0]
    SLICE_X75Y91         FDRE                                         r  counter_read_line_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.248     1.792    clk_100M
    SLICE_X75Y91         FDRE                                         r  counter_read_line_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_read_line_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.291ns  (logic 0.849ns (37.071%)  route 1.442ns (62.929%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.248ns (routing 0.416ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M11                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    M11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.799     0.799 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.799    reset_IBUF_inst/OUT
    M11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.799 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.245     2.044    reset_IBUF
    SLICE_X76Y79         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     2.094 r  STATE_W_R_IDLE_next_reg[2]_i_3/O
                         net (fo=120, routed)         0.197     2.291    data_trans2ddr__0[0]
    SLICE_X75Y91         FDRE                                         r  counter_read_line_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.248     1.792    clk_100M
    SLICE_X75Y91         FDRE                                         r  counter_read_line_reg[19]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            read_data_valid_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.409ns  (logic 0.849ns (35.255%)  route 1.560ns (64.745%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.247ns (routing 0.416ns, distribution 0.831ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M11                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    M11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.799     0.799 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.799    reset_IBUF_inst/OUT
    M11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.799 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.245     2.044    reset_IBUF
    SLICE_X76Y79         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     2.094 r  STATE_W_R_IDLE_next_reg[2]_i_3/O
                         net (fo=120, routed)         0.315     2.409    data_trans2ddr__0[0]
    SLICE_X74Y90         FDRE                                         r  read_data_valid_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.247     1.791    clk_100M
    SLICE_X74Y90         FDRE                                         r  read_data_valid_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_read_line_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.422ns  (logic 0.849ns (35.066%)  route 1.573ns (64.934%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.779ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.235ns (routing 0.416ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M11                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    M11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.799     0.799 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.799    reset_IBUF_inst/OUT
    M11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.799 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.245     2.044    reset_IBUF
    SLICE_X76Y79         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     2.094 r  STATE_W_R_IDLE_next_reg[2]_i_3/O
                         net (fo=120, routed)         0.328     2.422    data_trans2ddr__0[0]
    SLICE_X76Y90         FDRE                                         r  counter_read_line_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.235     1.779    clk_100M
    SLICE_X76Y90         FDRE                                         r  counter_read_line_reg[17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_read_line_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.422ns  (logic 0.849ns (35.066%)  route 1.573ns (64.934%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.779ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.235ns (routing 0.416ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M11                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    M11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.799     0.799 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.799    reset_IBUF_inst/OUT
    M11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.799 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.245     2.044    reset_IBUF
    SLICE_X76Y79         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     2.094 r  STATE_W_R_IDLE_next_reg[2]_i_3/O
                         net (fo=120, routed)         0.328     2.422    data_trans2ddr__0[0]
    SLICE_X76Y90         FDRE                                         r  counter_read_line_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.235     1.779    clk_100M
    SLICE_X76Y90         FDRE                                         r  counter_read_line_reg[18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            read_done_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.999ns period=9.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.422ns  (logic 0.849ns (35.066%)  route 1.573ns (64.934%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.779ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.235ns (routing 0.416ns, distribution 0.819ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M11                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    M11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.799     0.799 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.799    reset_IBUF_inst/OUT
    M11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.799 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.245     2.044    reset_IBUF
    SLICE_X76Y79         LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     2.094 r  STATE_W_R_IDLE_next_reg[2]_i_3/O
                         net (fo=120, routed)         0.328     2.422    data_trans2ddr__0[0]
    SLICE_X76Y90         FDRE                                         r  read_done_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166     0.525    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCE_X1Y42         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.544 r  instance_name/inst/clkout1_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=11792, routed)       1.235     1.779    clk_100M
    SLICE_X76Y90         FDRE                                         r  read_done_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_clk_wiz_0

Max Delay          3347 Endpoints
Min Delay          3347 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[553]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.940ns  (logic 1.491ns (21.486%)  route 5.449ns (78.514%))
  Logic Levels:           6  (BUFGCE=1 IBUFCTRL=1 INBUF=1 LUT2=2 LUT3=1)
  Clock Path Skew:        3.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.349ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.673ns (routing 0.618ns, distribution 1.055ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M11                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    M11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.222     1.222 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.222    reset_IBUF_inst/OUT
    M11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.222 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.460     3.682    reset_IBUF
    SLICE_X76Y79         LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.138     3.820 f  mpsoc_wrapper_i_1/O
                         net (fo=1, routed)           0.264     4.084    mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Op1[0]
    SLICE_X70Y79         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     4.137 r  mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=11, routed)          0.434     4.571    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/compare_done_i_1_n_0
    SLICE_X69Y90         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     4.621 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1/O
                         net (fo=1, routed)           0.948     5.569    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_n_0_bufg_place
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.597 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_bufg_place/O
                         net (fo=2275, routed)        1.343     6.940    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_n_0
    SLICE_X50Y73         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[553]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.652    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.676 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.673     3.349    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X50Y73         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[553]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[681]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.940ns  (logic 1.491ns (21.486%)  route 5.449ns (78.514%))
  Logic Levels:           6  (BUFGCE=1 IBUFCTRL=1 INBUF=1 LUT2=2 LUT3=1)
  Clock Path Skew:        3.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.349ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.673ns (routing 0.618ns, distribution 1.055ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M11                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    M11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.222     1.222 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.222    reset_IBUF_inst/OUT
    M11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.222 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.460     3.682    reset_IBUF
    SLICE_X76Y79         LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.138     3.820 f  mpsoc_wrapper_i_1/O
                         net (fo=1, routed)           0.264     4.084    mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Op1[0]
    SLICE_X70Y79         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     4.137 r  mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=11, routed)          0.434     4.571    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/compare_done_i_1_n_0
    SLICE_X69Y90         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     4.621 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1/O
                         net (fo=1, routed)           0.948     5.569    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_n_0_bufg_place
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.597 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_bufg_place/O
                         net (fo=2275, routed)        1.343     6.940    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_n_0
    SLICE_X50Y73         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[681]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.652    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.676 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.673     3.349    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X50Y73         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[681]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[809]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.940ns  (logic 1.491ns (21.486%)  route 5.449ns (78.514%))
  Logic Levels:           6  (BUFGCE=1 IBUFCTRL=1 INBUF=1 LUT2=2 LUT3=1)
  Clock Path Skew:        3.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.349ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.673ns (routing 0.618ns, distribution 1.055ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M11                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    M11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.222     1.222 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.222    reset_IBUF_inst/OUT
    M11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.222 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.460     3.682    reset_IBUF
    SLICE_X76Y79         LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.138     3.820 f  mpsoc_wrapper_i_1/O
                         net (fo=1, routed)           0.264     4.084    mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Op1[0]
    SLICE_X70Y79         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     4.137 r  mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=11, routed)          0.434     4.571    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/compare_done_i_1_n_0
    SLICE_X69Y90         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     4.621 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1/O
                         net (fo=1, routed)           0.948     5.569    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_n_0_bufg_place
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.597 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_bufg_place/O
                         net (fo=2275, routed)        1.343     6.940    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_n_0
    SLICE_X50Y73         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[809]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.652    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.676 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.673     3.349    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X50Y73         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[809]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[937]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.940ns  (logic 1.491ns (21.486%)  route 5.449ns (78.514%))
  Logic Levels:           6  (BUFGCE=1 IBUFCTRL=1 INBUF=1 LUT2=2 LUT3=1)
  Clock Path Skew:        3.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.349ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.673ns (routing 0.618ns, distribution 1.055ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M11                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    M11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.222     1.222 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.222    reset_IBUF_inst/OUT
    M11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.222 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.460     3.682    reset_IBUF
    SLICE_X76Y79         LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.138     3.820 f  mpsoc_wrapper_i_1/O
                         net (fo=1, routed)           0.264     4.084    mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Op1[0]
    SLICE_X70Y79         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     4.137 r  mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=11, routed)          0.434     4.571    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/compare_done_i_1_n_0
    SLICE_X69Y90         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     4.621 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1/O
                         net (fo=1, routed)           0.948     5.569    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_n_0_bufg_place
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.597 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_bufg_place/O
                         net (fo=2275, routed)        1.343     6.940    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_n_0
    SLICE_X50Y73         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[937]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.652    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.676 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.673     3.349    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X50Y73         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[937]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[555]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.939ns  (logic 1.491ns (21.489%)  route 5.448ns (78.511%))
  Logic Levels:           6  (BUFGCE=1 IBUFCTRL=1 INBUF=1 LUT2=2 LUT3=1)
  Clock Path Skew:        3.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.348ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.672ns (routing 0.618ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M11                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    M11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.222     1.222 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.222    reset_IBUF_inst/OUT
    M11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.222 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.460     3.682    reset_IBUF
    SLICE_X76Y79         LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.138     3.820 f  mpsoc_wrapper_i_1/O
                         net (fo=1, routed)           0.264     4.084    mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Op1[0]
    SLICE_X70Y79         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     4.137 r  mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=11, routed)          0.434     4.571    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/compare_done_i_1_n_0
    SLICE_X69Y90         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     4.621 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1/O
                         net (fo=1, routed)           0.948     5.569    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_n_0_bufg_place
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.597 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_bufg_place/O
                         net (fo=2275, routed)        1.342     6.939    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_n_0
    SLICE_X50Y74         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[555]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.652    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.676 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.672     3.348    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X50Y74         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[555]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[683]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.939ns  (logic 1.491ns (21.489%)  route 5.448ns (78.511%))
  Logic Levels:           6  (BUFGCE=1 IBUFCTRL=1 INBUF=1 LUT2=2 LUT3=1)
  Clock Path Skew:        3.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.348ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.672ns (routing 0.618ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M11                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    M11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.222     1.222 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.222    reset_IBUF_inst/OUT
    M11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.222 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.460     3.682    reset_IBUF
    SLICE_X76Y79         LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.138     3.820 f  mpsoc_wrapper_i_1/O
                         net (fo=1, routed)           0.264     4.084    mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Op1[0]
    SLICE_X70Y79         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     4.137 r  mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=11, routed)          0.434     4.571    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/compare_done_i_1_n_0
    SLICE_X69Y90         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     4.621 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1/O
                         net (fo=1, routed)           0.948     5.569    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_n_0_bufg_place
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.597 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_bufg_place/O
                         net (fo=2275, routed)        1.342     6.939    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_n_0
    SLICE_X50Y74         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[683]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.652    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.676 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.672     3.348    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X50Y74         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[683]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[811]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.939ns  (logic 1.491ns (21.489%)  route 5.448ns (78.511%))
  Logic Levels:           6  (BUFGCE=1 IBUFCTRL=1 INBUF=1 LUT2=2 LUT3=1)
  Clock Path Skew:        3.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.348ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.672ns (routing 0.618ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M11                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    M11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.222     1.222 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.222    reset_IBUF_inst/OUT
    M11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.222 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.460     3.682    reset_IBUF
    SLICE_X76Y79         LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.138     3.820 f  mpsoc_wrapper_i_1/O
                         net (fo=1, routed)           0.264     4.084    mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Op1[0]
    SLICE_X70Y79         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     4.137 r  mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=11, routed)          0.434     4.571    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/compare_done_i_1_n_0
    SLICE_X69Y90         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     4.621 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1/O
                         net (fo=1, routed)           0.948     5.569    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_n_0_bufg_place
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.597 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_bufg_place/O
                         net (fo=2275, routed)        1.342     6.939    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_n_0
    SLICE_X50Y74         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[811]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.652    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.676 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.672     3.348    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X50Y74         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[811]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[939]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.939ns  (logic 1.491ns (21.489%)  route 5.448ns (78.511%))
  Logic Levels:           6  (BUFGCE=1 IBUFCTRL=1 INBUF=1 LUT2=2 LUT3=1)
  Clock Path Skew:        3.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.348ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.672ns (routing 0.618ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M11                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    M11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.222     1.222 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.222    reset_IBUF_inst/OUT
    M11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.222 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.460     3.682    reset_IBUF
    SLICE_X76Y79         LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.138     3.820 f  mpsoc_wrapper_i_1/O
                         net (fo=1, routed)           0.264     4.084    mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Op1[0]
    SLICE_X70Y79         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     4.137 r  mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=11, routed)          0.434     4.571    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/compare_done_i_1_n_0
    SLICE_X69Y90         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     4.621 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1/O
                         net (fo=1, routed)           0.948     5.569    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_n_0_bufg_place
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.597 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_bufg_place/O
                         net (fo=2275, routed)        1.342     6.939    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_n_0
    SLICE_X50Y74         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[939]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.652    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.676 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.672     3.348    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X50Y74         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[939]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[178]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.937ns  (logic 1.491ns (21.495%)  route 5.446ns (78.505%))
  Logic Levels:           6  (BUFGCE=1 IBUFCTRL=1 INBUF=1 LUT2=2 LUT3=1)
  Clock Path Skew:        3.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.348ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.672ns (routing 0.618ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M11                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    M11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.222     1.222 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.222    reset_IBUF_inst/OUT
    M11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.222 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.460     3.682    reset_IBUF
    SLICE_X76Y79         LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.138     3.820 f  mpsoc_wrapper_i_1/O
                         net (fo=1, routed)           0.264     4.084    mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Op1[0]
    SLICE_X70Y79         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     4.137 r  mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=11, routed)          0.434     4.571    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/compare_done_i_1_n_0
    SLICE_X69Y90         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     4.621 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1/O
                         net (fo=1, routed)           0.948     5.569    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_n_0_bufg_place
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.597 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_bufg_place/O
                         net (fo=2275, routed)        1.340     6.937    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_n_0
    SLICE_X50Y73         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[178]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.652    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.676 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.672     3.348    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X50Y73         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[178]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[306]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.937ns  (logic 1.491ns (21.495%)  route 5.446ns (78.505%))
  Logic Levels:           6  (BUFGCE=1 IBUFCTRL=1 INBUF=1 LUT2=2 LUT3=1)
  Clock Path Skew:        3.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.348ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Net Delay (Destination): 1.672ns (routing 0.618ns, distribution 1.054ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M11                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    M11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.222     1.222 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.222    reset_IBUF_inst/OUT
    M11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.222 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           2.460     3.682    reset_IBUF
    SLICE_X76Y79         LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.138     3.820 f  mpsoc_wrapper_i_1/O
                         net (fo=1, routed)           0.264     4.084    mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Op1[0]
    SLICE_X70Y79         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     4.137 r  mpsoc_wrapper/axi_ddr_mpsoc_i/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=11, routed)          0.434     4.571    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/compare_done_i_1_n_0
    SLICE_X69Y90         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     4.621 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1/O
                         net (fo=1, routed)           0.948     5.569    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_n_0_bufg_place
    BUFGCE_X1Y56         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.597 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_bufg_place/O
                         net (fo=2275, routed)        1.340     6.937    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_awaddr[28]_i_1_n_0
    SLICE_X50Y73         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[306]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.429     0.429 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.469    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.469 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     0.802    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.432 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220     1.652    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.676 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.672     3.348    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X50Y73         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/write_cache_reg[306]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[12]/G
                            (positive level-sensitive latch)
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.114ns  (logic 0.059ns (51.754%)  route 0.055ns (48.246%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.229ns (routing 0.415ns, distribution 0.814ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y75         LDCE                         0.000     0.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[12]/G
    SLICE_X66Y75         LDCE (EnToQ_AFF_SLICEL_G_Q)
                                                      0.059     0.059 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[12]/Q
                         net (fo=1, routed)           0.055     0.114    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache[12]
    SLICE_X66Y75         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.529    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.548 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.229     1.777    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X66Y75         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_data_reg[12]/C

Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[932]/G
                            (positive level-sensitive latch)
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_data_reg[932]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.114ns  (logic 0.059ns (51.754%)  route 0.055ns (48.246%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.143ns (routing 0.415ns, distribution 0.728ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y130        LDCE                         0.000     0.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[932]/G
    SLICE_X53Y130        LDCE (EnToQ_AFF_SLICEM_G_Q)
                                                      0.059     0.059 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[932]/Q
                         net (fo=1, routed)           0.055     0.114    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache[932]
    SLICE_X53Y130        FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_data_reg[932]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.529    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.548 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.143     1.691    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X53Y130        FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_data_reg[932]/C

Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[284]/G
                            (positive level-sensitive latch)
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_data_reg[284]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.115ns  (logic 0.059ns (51.304%)  route 0.056ns (48.696%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.160ns (routing 0.415ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y95         LDCE                         0.000     0.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[284]/G
    SLICE_X62Y95         LDCE (EnToQ_AFF_SLICEL_G_Q)
                                                      0.059     0.059 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[284]/Q
                         net (fo=1, routed)           0.056     0.115    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache[284]
    SLICE_X62Y95         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_data_reg[284]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.529    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.548 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.160     1.708    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X62Y95         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_data_reg[284]/C

Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[52]/G
                            (positive level-sensitive latch)
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_data_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.116ns  (logic 0.059ns (50.862%)  route 0.057ns (49.138%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.163ns (routing 0.415ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y102        LDCE                         0.000     0.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[52]/G
    SLICE_X60Y102        LDCE (EnToQ_AFF_SLICEL_G_Q)
                                                      0.059     0.059 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[52]/Q
                         net (fo=1, routed)           0.057     0.116    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache[52]
    SLICE_X60Y102        FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_data_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.529    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.548 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.163     1.711    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X60Y102        FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_data_reg[52]/C

Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[137]/G
                            (positive level-sensitive latch)
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_data_reg[137]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.117ns  (logic 0.061ns (52.137%)  route 0.056ns (47.863%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.179ns (routing 0.415ns, distribution 0.764ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         LDCE                         0.000     0.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[137]/G
    SLICE_X64Y78         LDCE (EnToQ_FFF2_SLICEM_G_Q)
                                                      0.061     0.061 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[137]/Q
                         net (fo=1, routed)           0.056     0.117    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache[137]
    SLICE_X65Y78         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_data_reg[137]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.529    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.548 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.179     1.727    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X65Y78         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_data_reg[137]/C

Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[129]/G
                            (positive level-sensitive latch)
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_data_reg[129]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.118ns  (logic 0.061ns (51.695%)  route 0.057ns (48.305%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.179ns (routing 0.415ns, distribution 0.764ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y78         LDCE                         0.000     0.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[129]/G
    SLICE_X64Y78         LDCE (EnToQ_GFF2_SLICEM_G_Q)
                                                      0.061     0.061 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[129]/Q
                         net (fo=1, routed)           0.057     0.118    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache[129]
    SLICE_X65Y78         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_data_reg[129]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.529    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.548 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.179     1.727    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X65Y78         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_data_reg[129]/C

Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[701]/G
                            (positive level-sensitive latch)
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_data_reg[701]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.120ns  (logic 0.061ns (50.833%)  route 0.059ns (49.167%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.163ns (routing 0.415ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y114        LDCE                         0.000     0.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[701]/G
    SLICE_X59Y114        LDCE (EnToQ_GFF2_SLICEL_G_Q)
                                                      0.061     0.061 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[701]/Q
                         net (fo=1, routed)           0.059     0.120    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache[701]
    SLICE_X59Y116        FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_data_reg[701]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.529    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.548 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.163     1.711    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X59Y116        FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_data_reg[701]/C

Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[351]/G
                            (positive level-sensitive latch)
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_data_reg[351]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.120ns  (logic 0.059ns (49.167%)  route 0.061ns (50.833%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.158ns (routing 0.415ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y101        LDCE                         0.000     0.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[351]/G
    SLICE_X59Y101        LDCE (EnToQ_AFF_SLICEL_G_Q)
                                                      0.059     0.059 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[351]/Q
                         net (fo=1, routed)           0.061     0.120    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache[351]
    SLICE_X59Y101        FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_data_reg[351]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.529    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.548 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.158     1.706    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X59Y101        FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_data_reg[351]/C

Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[247]/G
                            (positive level-sensitive latch)
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_data_reg[247]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.122ns  (logic 0.059ns (48.361%)  route 0.063ns (51.639%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.169ns (routing 0.415ns, distribution 0.754ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         LDCE                         0.000     0.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[247]/G
    SLICE_X64Y93         LDCE (EnToQ_AFF_SLICEM_G_Q)
                                                      0.059     0.059 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[247]/Q
                         net (fo=1, routed)           0.063     0.122    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache[247]
    SLICE_X64Y93         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_data_reg[247]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.529    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.548 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.169     1.717    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X64Y93         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_data_reg[247]/C

Slack:                    inf
  Source:                 mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[122]/G
                            (positive level-sensitive latch)
  Destination:            mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_data_reg[122]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@2.500ns period=4.999ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.124ns  (logic 0.059ns (47.581%)  route 0.065ns (52.419%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.129ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.078ns
  Clock Net Delay (Destination): 1.166ns (routing 0.415ns, distribution 0.751ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         LDCE                         0.000     0.000 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[122]/G
    SLICE_X65Y89         LDCE (EnToQ_AFF_SLICEL_G_Q)
                                                      0.059     0.059 r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache_reg[122]/Q
                         net (fo=1, routed)           0.065     0.124    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_cache[122]
    SLICE_X65Y89         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_data_reg[122]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AH18                                              0.000     0.000 r  clk_in1_p (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X1Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.382     0.382 r  instance_name/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.432    instance_name/inst/clkin1_ibufds/OUT
    AH18                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  instance_name/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.654    instance_name/inst/clk_in1_clk_wiz_0
    MMCM_X1Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.359 r  instance_name/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.529    instance_name/inst/clk_out2_clk_wiz_0
    BUFGCE_X1Y37         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.548 r  instance_name/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=12641, routed)       1.166     1.714    mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/axi_m_aclk
    SLICE_X65Y89         FDRE                                         r  mpsoc_wrapper/axi_ddr_mpsoc_i/PL_DDR_v1_0_0/inst/PL_DDR_v1_0_AXI_M_inst/read_data_reg[122]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.291ns  (logic 4.300ns (81.270%)  route 0.991ns (18.730%))
  Logic Levels:           1  (BSCANE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.933ns (routing 0.155ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.991     5.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/out
    SLICE_X84Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044     1.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.933     2.466    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X84Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.168ns  (logic 4.448ns (86.068%)  route 0.720ns (13.932%))
  Logic Levels:           2  (BSCANE2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.003ns (routing 0.155ns, distribution 0.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.671     4.971    dbg_hub/inst/BSCANID.u_xsdbm_id/TDI
    SLICE_X91Y156        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148     5.119 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[31]_i_1/O
                         net (fo=1, routed)           0.049     5.168    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[31]
    SLICE_X91Y156        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044     1.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.003     2.536    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X91Y156        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.002ns  (logic 4.424ns (88.445%)  route 0.578ns (11.555%))
  Logic Levels:           2  (BSCANE2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.009ns (routing 0.155ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.530     4.830    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X95Y152        LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.124     4.954 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2/O
                         net (fo=1, routed)           0.048     5.002    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2_n_0
    SLICE_X95Y152        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044     1.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.009     2.542    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X95Y152        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.801ns  (logic 4.397ns (91.585%)  route 0.404ns (8.415%))
  Logic Levels:           2  (BSCANE2=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.036ns (routing 0.155ns, distribution 0.881ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.356     4.656    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X97Y162        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     4.753 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2/O
                         net (fo=1, routed)           0.048     4.801    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2_n_0
    SLICE_X97Y162        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.044     1.509    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.533 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         1.036     2.569    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X97Y162        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.706ns  (logic 0.505ns (71.530%)  route 0.201ns (28.470%))
  Logic Levels:           2  (BSCANE2=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.765ns (routing 0.108ns, distribution 0.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.185     0.650    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X97Y162        LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.040     0.690 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2/O
                         net (fo=1, routed)           0.016     0.706    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_2_n_0
    SLICE_X97Y162        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.765     6.140    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X97Y162        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.807ns  (logic 0.515ns (63.817%)  route 0.292ns (36.183%))
  Logic Levels:           2  (BSCANE2=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.742ns (routing 0.108ns, distribution 0.634ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.276     0.741    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X95Y152        LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.050     0.791 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2/O
                         net (fo=1, routed)           0.016     0.807    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_2_n_0
    SLICE_X95Y152        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.742     6.117    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X95Y152        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.888ns  (logic 0.525ns (59.122%)  route 0.363ns (40.878%))
  Logic Levels:           2  (BSCANE2=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.737ns (routing 0.108ns, distribution 0.629ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.348     0.813    dbg_hub/inst/BSCANID.u_xsdbm_id/TDI
    SLICE_X91Y156        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.060     0.873 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[31]_i_1/O
                         net (fo=1, routed)           0.015     0.888    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[31]
    SLICE_X91Y156        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.737     6.112    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X91Y156        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[31]/C

Slack:                    inf
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
                            (internal pin)
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.950ns  (logic 0.465ns (48.947%)  route 0.485ns (51.053%))
  Logic Levels:           1  (BSCANE2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.690ns (routing 0.108ns, distribution 0.582ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TDI
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TDI_TDI)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDI
                         net (fo=4, routed)           0.485     0.950    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/out
    SLICE_X84Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.056     5.356    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X1Y38         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     5.375 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X2Y1 (CLOCK_ROOT)    net (fo=486, routed)         0.690     6.065    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X84Y119        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDI_reg_reg/C





