Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto a7deb8b971ef4014bc075bd3b33f6b96 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot qstu_subsystem_tb_behav xil_defaultlib.qstu_subsystem_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/VLSI_LAB/Desktop/qstuV2/qstuV2.srcs/sources_1/new/qstu_subsystem.v" Line 9. Module qstu_subsystem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/VLSI_LAB/Desktop/qstuV2/qstuV2.srcs/sources_1/new/qstu_compute.v" Line 9. Module qstu_compute doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/VLSI_LAB/Desktop/qstuV2/qstuV2.srcs/sources_1/new/qstu_trigger.v" Line 9. Module qstu_trigger doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/VLSI_LAB/Desktop/qstuV2/qstuV2.srcs/sources_1/new/qstu_subsystem.v" Line 9. Module qstu_subsystem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/VLSI_LAB/Desktop/qstuV2/qstuV2.srcs/sources_1/new/qstu_compute.v" Line 9. Module qstu_compute doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/VLSI_LAB/Desktop/qstuV2/qstuV2.srcs/sources_1/new/qstu_trigger.v" Line 9. Module qstu_trigger doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.qstu_compute
Compiling module xil_defaultlib.qstu_trigger
Compiling module xil_defaultlib.qstu_subsystem
Compiling module xil_defaultlib.qstu_subsystem_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot qstu_subsystem_tb_behav
