Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Apr 12 21:51:41 2022
| Host         : DESKTOP-3E3A running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (280)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (658)
5. checking no_input_delay (4)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (280)
--------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: debugger/capture_scan/TCK (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: debugger/config_scan/TCK (HIGH)

 There are 181 register/latch pins with no clock driven by root clock pin: debugger/data_scan/TCK (HIGH)

 There are 82 register/latch pins with no clock driven by root clock pin: debugger/info_scan/TCK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (658)
--------------------------------------------------
 There are 658 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.109      -58.539                     58                 2570        0.027        0.000                      0                 2570        4.020        0.000                       0                  1162  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -2.109      -58.539                     58                 2570        0.027        0.000                      0                 2570        4.020        0.000                       0                  1162  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :           58  Failing Endpoints,  Worst Slack       -2.109ns,  Total Violation      -58.539ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.109ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/WEBWE[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.562ns  (logic 2.316ns (20.032%)  route 9.246ns (79.968%))
  Logic Levels:           15  (LUT5=2 LUT6=13)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1161, routed)        1.553     5.137    game_beta/game_controlunit/CLK
    SLICE_X53Y26         FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]_replica/Q
                         net (fo=10, routed)          0.874     6.468    game_beta/game_controlunit/M_game_fsm_q[3]_repN
    SLICE_X53Y28         LUT5 (Prop_lut5_I1_O)        0.124     6.592 f  game_beta/game_controlunit/mem_reg_1_i_30/O
                         net (fo=1, routed)           0.643     7.235    game_beta/game_controlunit/mem_reg_1_i_30_n_0
    SLICE_X53Y28         LUT6 (Prop_lut6_I2_O)        0.124     7.359 r  game_beta/game_controlunit/mem_reg_1_i_18/O
                         net (fo=36, routed)          0.669     8.028    game_beta/game_regfiles/mem_reg_0_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124     8.152 f  game_beta/game_regfiles/mem_reg_0_i_251/O
                         net (fo=2, routed)           0.711     8.863    game_beta/game_controlunit/mem_reg_0_i_306_0
    SLICE_X51Y32         LUT5 (Prop_lut5_I4_O)        0.124     8.987 f  game_beta/game_controlunit/mem_reg_0_i_233/O
                         net (fo=11, routed)          1.027    10.014    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[2]_1
    SLICE_X53Y33         LUT6 (Prop_lut6_I3_O)        0.124    10.138 f  game_beta/game_controlunit/mem_reg_0_i_228/O
                         net (fo=5, routed)           0.657    10.795    game_beta/game_controlunit/mem_reg_0_i_228_n_0
    SLICE_X51Y33         LUT6 (Prop_lut6_I5_O)        0.124    10.919 r  game_beta/game_controlunit/mem_reg_0_i_401/O
                         net (fo=1, routed)           0.289    11.209    game_beta/game_controlunit/mem_reg_0_i_401_n_0
    SLICE_X51Y34         LUT6 (Prop_lut6_I1_O)        0.124    11.333 f  game_beta/game_controlunit/mem_reg_0_i_332/O
                         net (fo=2, routed)           0.295    11.627    game_beta/game_controlunit/mem_reg_0_i_332_n_0
    SLICE_X53Y34         LUT6 (Prop_lut6_I5_O)        0.124    11.751 r  game_beta/game_controlunit/M_left_half_circle_q[12]_i_11/O
                         net (fo=1, routed)           0.154    11.906    game_beta/game_controlunit/M_left_half_circle_q[12]_i_11_n_0
    SLICE_X53Y34         LUT6 (Prop_lut6_I1_O)        0.124    12.030 r  game_beta/game_controlunit/M_left_half_circle_q[12]_i_7/O
                         net (fo=4, routed)           0.639    12.669    game_beta/game_controlunit/M_left_half_circle_q[12]_i_7_n_0
    SLICE_X57Y36         LUT6 (Prop_lut6_I0_O)        0.124    12.793 r  game_beta/game_controlunit/mem_reg_0_i_148/O
                         net (fo=1, routed)           0.306    13.099    game_beta/game_controlunit/mem_reg_0_i_148_n_0
    SLICE_X56Y37         LUT6 (Prop_lut6_I2_O)        0.124    13.223 r  game_beta/game_controlunit/mem_reg_0_i_44_comp/O
                         net (fo=4, routed)           0.441    13.664    debugger/ram/D[37]
    SLICE_X57Y37         LUT6 (Prop_lut6_I0_O)        0.124    13.788 f  debugger/ram/mem_reg_0_i_376/O
                         net (fo=1, routed)           0.631    14.419    debugger/ram/mem_reg_0_i_376_n_0
    SLICE_X50Y36         LUT6 (Prop_lut6_I2_O)        0.124    14.543 f  debugger/ram/mem_reg_0_i_294_comp/O
                         net (fo=3, routed)           0.524    15.067    debugger/ram/M_trigger_data_q_reg[149]
    SLICE_X51Y36         LUT6 (Prop_lut6_I2_O)        0.124    15.191 r  debugger/ram/mem_reg_0_i_174_comp_1/O
                         net (fo=1, routed)           0.327    15.518    debugger/force_sync/M_trigger_data_q_reg[89]_repN_alias
    SLICE_X48Y37         LUT6 (Prop_lut6_I5_O)        0.124    15.642 r  debugger/force_sync/mem_reg_0_i_58_comp/O
                         net (fo=20, routed)          1.057    16.699    debugger/ram/write_en
    RAMB36_X1Y9          RAMB36E1                                     r  debugger/ram/mem_reg_1/WEBWE[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1161, routed)        1.494    14.898    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y9          RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[4])
                                                     -0.532    14.591    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -16.699    
  -------------------------------------------------------------------
                         slack                                 -2.109    

Slack (VIOLATED) :        -2.109ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/WEBWE[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.562ns  (logic 2.316ns (20.032%)  route 9.246ns (79.968%))
  Logic Levels:           15  (LUT5=2 LUT6=13)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1161, routed)        1.553     5.137    game_beta/game_controlunit/CLK
    SLICE_X53Y26         FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]_replica/Q
                         net (fo=10, routed)          0.874     6.468    game_beta/game_controlunit/M_game_fsm_q[3]_repN
    SLICE_X53Y28         LUT5 (Prop_lut5_I1_O)        0.124     6.592 f  game_beta/game_controlunit/mem_reg_1_i_30/O
                         net (fo=1, routed)           0.643     7.235    game_beta/game_controlunit/mem_reg_1_i_30_n_0
    SLICE_X53Y28         LUT6 (Prop_lut6_I2_O)        0.124     7.359 r  game_beta/game_controlunit/mem_reg_1_i_18/O
                         net (fo=36, routed)          0.669     8.028    game_beta/game_regfiles/mem_reg_0_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124     8.152 f  game_beta/game_regfiles/mem_reg_0_i_251/O
                         net (fo=2, routed)           0.711     8.863    game_beta/game_controlunit/mem_reg_0_i_306_0
    SLICE_X51Y32         LUT5 (Prop_lut5_I4_O)        0.124     8.987 f  game_beta/game_controlunit/mem_reg_0_i_233/O
                         net (fo=11, routed)          1.027    10.014    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[2]_1
    SLICE_X53Y33         LUT6 (Prop_lut6_I3_O)        0.124    10.138 f  game_beta/game_controlunit/mem_reg_0_i_228/O
                         net (fo=5, routed)           0.657    10.795    game_beta/game_controlunit/mem_reg_0_i_228_n_0
    SLICE_X51Y33         LUT6 (Prop_lut6_I5_O)        0.124    10.919 r  game_beta/game_controlunit/mem_reg_0_i_401/O
                         net (fo=1, routed)           0.289    11.209    game_beta/game_controlunit/mem_reg_0_i_401_n_0
    SLICE_X51Y34         LUT6 (Prop_lut6_I1_O)        0.124    11.333 f  game_beta/game_controlunit/mem_reg_0_i_332/O
                         net (fo=2, routed)           0.295    11.627    game_beta/game_controlunit/mem_reg_0_i_332_n_0
    SLICE_X53Y34         LUT6 (Prop_lut6_I5_O)        0.124    11.751 r  game_beta/game_controlunit/M_left_half_circle_q[12]_i_11/O
                         net (fo=1, routed)           0.154    11.906    game_beta/game_controlunit/M_left_half_circle_q[12]_i_11_n_0
    SLICE_X53Y34         LUT6 (Prop_lut6_I1_O)        0.124    12.030 r  game_beta/game_controlunit/M_left_half_circle_q[12]_i_7/O
                         net (fo=4, routed)           0.639    12.669    game_beta/game_controlunit/M_left_half_circle_q[12]_i_7_n_0
    SLICE_X57Y36         LUT6 (Prop_lut6_I0_O)        0.124    12.793 r  game_beta/game_controlunit/mem_reg_0_i_148/O
                         net (fo=1, routed)           0.306    13.099    game_beta/game_controlunit/mem_reg_0_i_148_n_0
    SLICE_X56Y37         LUT6 (Prop_lut6_I2_O)        0.124    13.223 r  game_beta/game_controlunit/mem_reg_0_i_44_comp/O
                         net (fo=4, routed)           0.441    13.664    debugger/ram/D[37]
    SLICE_X57Y37         LUT6 (Prop_lut6_I0_O)        0.124    13.788 f  debugger/ram/mem_reg_0_i_376/O
                         net (fo=1, routed)           0.631    14.419    debugger/ram/mem_reg_0_i_376_n_0
    SLICE_X50Y36         LUT6 (Prop_lut6_I2_O)        0.124    14.543 f  debugger/ram/mem_reg_0_i_294_comp/O
                         net (fo=3, routed)           0.524    15.067    debugger/ram/M_trigger_data_q_reg[149]
    SLICE_X51Y36         LUT6 (Prop_lut6_I2_O)        0.124    15.191 r  debugger/ram/mem_reg_0_i_174_comp_1/O
                         net (fo=1, routed)           0.327    15.518    debugger/force_sync/M_trigger_data_q_reg[89]_repN_alias
    SLICE_X48Y37         LUT6 (Prop_lut6_I5_O)        0.124    15.642 r  debugger/force_sync/mem_reg_0_i_58_comp/O
                         net (fo=20, routed)          1.057    16.699    debugger/ram/write_en
    RAMB36_X1Y9          RAMB36E1                                     r  debugger/ram/mem_reg_1/WEBWE[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1161, routed)        1.494    14.898    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y9          RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[7])
                                                     -0.532    14.591    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -16.699    
  -------------------------------------------------------------------
                         slack                                 -2.109    

Slack (VIOLATED) :        -2.079ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.532ns  (logic 2.316ns (20.084%)  route 9.216ns (79.916%))
  Logic Levels:           15  (LUT5=2 LUT6=13)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1161, routed)        1.553     5.137    game_beta/game_controlunit/CLK
    SLICE_X53Y26         FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]_replica/Q
                         net (fo=10, routed)          0.874     6.468    game_beta/game_controlunit/M_game_fsm_q[3]_repN
    SLICE_X53Y28         LUT5 (Prop_lut5_I1_O)        0.124     6.592 f  game_beta/game_controlunit/mem_reg_1_i_30/O
                         net (fo=1, routed)           0.643     7.235    game_beta/game_controlunit/mem_reg_1_i_30_n_0
    SLICE_X53Y28         LUT6 (Prop_lut6_I2_O)        0.124     7.359 r  game_beta/game_controlunit/mem_reg_1_i_18/O
                         net (fo=36, routed)          0.669     8.028    game_beta/game_regfiles/mem_reg_0_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124     8.152 f  game_beta/game_regfiles/mem_reg_0_i_251/O
                         net (fo=2, routed)           0.711     8.863    game_beta/game_controlunit/mem_reg_0_i_306_0
    SLICE_X51Y32         LUT5 (Prop_lut5_I4_O)        0.124     8.987 f  game_beta/game_controlunit/mem_reg_0_i_233/O
                         net (fo=11, routed)          1.027    10.014    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[2]_1
    SLICE_X53Y33         LUT6 (Prop_lut6_I3_O)        0.124    10.138 f  game_beta/game_controlunit/mem_reg_0_i_228/O
                         net (fo=5, routed)           0.657    10.795    game_beta/game_controlunit/mem_reg_0_i_228_n_0
    SLICE_X51Y33         LUT6 (Prop_lut6_I5_O)        0.124    10.919 r  game_beta/game_controlunit/mem_reg_0_i_401/O
                         net (fo=1, routed)           0.289    11.209    game_beta/game_controlunit/mem_reg_0_i_401_n_0
    SLICE_X51Y34         LUT6 (Prop_lut6_I1_O)        0.124    11.333 f  game_beta/game_controlunit/mem_reg_0_i_332/O
                         net (fo=2, routed)           0.295    11.627    game_beta/game_controlunit/mem_reg_0_i_332_n_0
    SLICE_X53Y34         LUT6 (Prop_lut6_I5_O)        0.124    11.751 r  game_beta/game_controlunit/M_left_half_circle_q[12]_i_11/O
                         net (fo=1, routed)           0.154    11.906    game_beta/game_controlunit/M_left_half_circle_q[12]_i_11_n_0
    SLICE_X53Y34         LUT6 (Prop_lut6_I1_O)        0.124    12.030 r  game_beta/game_controlunit/M_left_half_circle_q[12]_i_7/O
                         net (fo=4, routed)           0.639    12.669    game_beta/game_controlunit/M_left_half_circle_q[12]_i_7_n_0
    SLICE_X57Y36         LUT6 (Prop_lut6_I0_O)        0.124    12.793 r  game_beta/game_controlunit/mem_reg_0_i_148/O
                         net (fo=1, routed)           0.306    13.099    game_beta/game_controlunit/mem_reg_0_i_148_n_0
    SLICE_X56Y37         LUT6 (Prop_lut6_I2_O)        0.124    13.223 r  game_beta/game_controlunit/mem_reg_0_i_44_comp/O
                         net (fo=4, routed)           0.441    13.664    debugger/ram/D[37]
    SLICE_X57Y37         LUT6 (Prop_lut6_I0_O)        0.124    13.788 f  debugger/ram/mem_reg_0_i_376/O
                         net (fo=1, routed)           0.631    14.419    debugger/ram/mem_reg_0_i_376_n_0
    SLICE_X50Y36         LUT6 (Prop_lut6_I2_O)        0.124    14.543 f  debugger/ram/mem_reg_0_i_294_comp/O
                         net (fo=3, routed)           0.524    15.067    debugger/ram/M_trigger_data_q_reg[149]
    SLICE_X51Y36         LUT6 (Prop_lut6_I2_O)        0.124    15.191 r  debugger/ram/mem_reg_0_i_174_comp_1/O
                         net (fo=1, routed)           0.327    15.518    debugger/force_sync/M_trigger_data_q_reg[89]_repN_alias
    SLICE_X48Y37         LUT6 (Prop_lut6_I5_O)        0.124    15.642 r  debugger/force_sync/mem_reg_0_i_58_comp/O
                         net (fo=20, routed)          1.027    16.669    debugger/ram/write_en
    RAMB36_X1Y9          RAMB36E1                                     r  debugger/ram/mem_reg_1/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1161, routed)        1.494    14.898    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y9          RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    14.591    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -16.669    
  -------------------------------------------------------------------
                         slack                                 -2.079    

Slack (VIOLATED) :        -2.079ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/WEBWE[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.532ns  (logic 2.316ns (20.084%)  route 9.216ns (79.916%))
  Logic Levels:           15  (LUT5=2 LUT6=13)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1161, routed)        1.553     5.137    game_beta/game_controlunit/CLK
    SLICE_X53Y26         FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]_replica/Q
                         net (fo=10, routed)          0.874     6.468    game_beta/game_controlunit/M_game_fsm_q[3]_repN
    SLICE_X53Y28         LUT5 (Prop_lut5_I1_O)        0.124     6.592 f  game_beta/game_controlunit/mem_reg_1_i_30/O
                         net (fo=1, routed)           0.643     7.235    game_beta/game_controlunit/mem_reg_1_i_30_n_0
    SLICE_X53Y28         LUT6 (Prop_lut6_I2_O)        0.124     7.359 r  game_beta/game_controlunit/mem_reg_1_i_18/O
                         net (fo=36, routed)          0.669     8.028    game_beta/game_regfiles/mem_reg_0_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124     8.152 f  game_beta/game_regfiles/mem_reg_0_i_251/O
                         net (fo=2, routed)           0.711     8.863    game_beta/game_controlunit/mem_reg_0_i_306_0
    SLICE_X51Y32         LUT5 (Prop_lut5_I4_O)        0.124     8.987 f  game_beta/game_controlunit/mem_reg_0_i_233/O
                         net (fo=11, routed)          1.027    10.014    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[2]_1
    SLICE_X53Y33         LUT6 (Prop_lut6_I3_O)        0.124    10.138 f  game_beta/game_controlunit/mem_reg_0_i_228/O
                         net (fo=5, routed)           0.657    10.795    game_beta/game_controlunit/mem_reg_0_i_228_n_0
    SLICE_X51Y33         LUT6 (Prop_lut6_I5_O)        0.124    10.919 r  game_beta/game_controlunit/mem_reg_0_i_401/O
                         net (fo=1, routed)           0.289    11.209    game_beta/game_controlunit/mem_reg_0_i_401_n_0
    SLICE_X51Y34         LUT6 (Prop_lut6_I1_O)        0.124    11.333 f  game_beta/game_controlunit/mem_reg_0_i_332/O
                         net (fo=2, routed)           0.295    11.627    game_beta/game_controlunit/mem_reg_0_i_332_n_0
    SLICE_X53Y34         LUT6 (Prop_lut6_I5_O)        0.124    11.751 r  game_beta/game_controlunit/M_left_half_circle_q[12]_i_11/O
                         net (fo=1, routed)           0.154    11.906    game_beta/game_controlunit/M_left_half_circle_q[12]_i_11_n_0
    SLICE_X53Y34         LUT6 (Prop_lut6_I1_O)        0.124    12.030 r  game_beta/game_controlunit/M_left_half_circle_q[12]_i_7/O
                         net (fo=4, routed)           0.639    12.669    game_beta/game_controlunit/M_left_half_circle_q[12]_i_7_n_0
    SLICE_X57Y36         LUT6 (Prop_lut6_I0_O)        0.124    12.793 r  game_beta/game_controlunit/mem_reg_0_i_148/O
                         net (fo=1, routed)           0.306    13.099    game_beta/game_controlunit/mem_reg_0_i_148_n_0
    SLICE_X56Y37         LUT6 (Prop_lut6_I2_O)        0.124    13.223 r  game_beta/game_controlunit/mem_reg_0_i_44_comp/O
                         net (fo=4, routed)           0.441    13.664    debugger/ram/D[37]
    SLICE_X57Y37         LUT6 (Prop_lut6_I0_O)        0.124    13.788 f  debugger/ram/mem_reg_0_i_376/O
                         net (fo=1, routed)           0.631    14.419    debugger/ram/mem_reg_0_i_376_n_0
    SLICE_X50Y36         LUT6 (Prop_lut6_I2_O)        0.124    14.543 f  debugger/ram/mem_reg_0_i_294_comp/O
                         net (fo=3, routed)           0.524    15.067    debugger/ram/M_trigger_data_q_reg[149]
    SLICE_X51Y36         LUT6 (Prop_lut6_I2_O)        0.124    15.191 r  debugger/ram/mem_reg_0_i_174_comp_1/O
                         net (fo=1, routed)           0.327    15.518    debugger/force_sync/M_trigger_data_q_reg[89]_repN_alias
    SLICE_X48Y37         LUT6 (Prop_lut6_I5_O)        0.124    15.642 r  debugger/force_sync/mem_reg_0_i_58_comp/O
                         net (fo=20, routed)          1.027    16.669    debugger/ram/write_en
    RAMB36_X1Y9          RAMB36E1                                     r  debugger/ram/mem_reg_1/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1161, routed)        1.494    14.898    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y9          RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532    14.591    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -16.669    
  -------------------------------------------------------------------
                         slack                                 -2.079    

Slack (VIOLATED) :        -2.012ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.465ns  (logic 2.316ns (20.200%)  route 9.149ns (79.800%))
  Logic Levels:           15  (LUT5=2 LUT6=13)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1161, routed)        1.553     5.137    game_beta/game_controlunit/CLK
    SLICE_X53Y26         FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]_replica/Q
                         net (fo=10, routed)          0.874     6.468    game_beta/game_controlunit/M_game_fsm_q[3]_repN
    SLICE_X53Y28         LUT5 (Prop_lut5_I1_O)        0.124     6.592 f  game_beta/game_controlunit/mem_reg_1_i_30/O
                         net (fo=1, routed)           0.643     7.235    game_beta/game_controlunit/mem_reg_1_i_30_n_0
    SLICE_X53Y28         LUT6 (Prop_lut6_I2_O)        0.124     7.359 r  game_beta/game_controlunit/mem_reg_1_i_18/O
                         net (fo=36, routed)          0.669     8.028    game_beta/game_regfiles/mem_reg_0_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124     8.152 f  game_beta/game_regfiles/mem_reg_0_i_251/O
                         net (fo=2, routed)           0.711     8.863    game_beta/game_controlunit/mem_reg_0_i_306_0
    SLICE_X51Y32         LUT5 (Prop_lut5_I4_O)        0.124     8.987 f  game_beta/game_controlunit/mem_reg_0_i_233/O
                         net (fo=11, routed)          1.027    10.014    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[2]_1
    SLICE_X53Y33         LUT6 (Prop_lut6_I3_O)        0.124    10.138 f  game_beta/game_controlunit/mem_reg_0_i_228/O
                         net (fo=5, routed)           0.657    10.795    game_beta/game_controlunit/mem_reg_0_i_228_n_0
    SLICE_X51Y33         LUT6 (Prop_lut6_I5_O)        0.124    10.919 r  game_beta/game_controlunit/mem_reg_0_i_401/O
                         net (fo=1, routed)           0.289    11.209    game_beta/game_controlunit/mem_reg_0_i_401_n_0
    SLICE_X51Y34         LUT6 (Prop_lut6_I1_O)        0.124    11.333 f  game_beta/game_controlunit/mem_reg_0_i_332/O
                         net (fo=2, routed)           0.295    11.627    game_beta/game_controlunit/mem_reg_0_i_332_n_0
    SLICE_X53Y34         LUT6 (Prop_lut6_I5_O)        0.124    11.751 r  game_beta/game_controlunit/M_left_half_circle_q[12]_i_11/O
                         net (fo=1, routed)           0.154    11.906    game_beta/game_controlunit/M_left_half_circle_q[12]_i_11_n_0
    SLICE_X53Y34         LUT6 (Prop_lut6_I1_O)        0.124    12.030 r  game_beta/game_controlunit/M_left_half_circle_q[12]_i_7/O
                         net (fo=4, routed)           0.639    12.669    game_beta/game_controlunit/M_left_half_circle_q[12]_i_7_n_0
    SLICE_X57Y36         LUT6 (Prop_lut6_I0_O)        0.124    12.793 r  game_beta/game_controlunit/mem_reg_0_i_148/O
                         net (fo=1, routed)           0.306    13.099    game_beta/game_controlunit/mem_reg_0_i_148_n_0
    SLICE_X56Y37         LUT6 (Prop_lut6_I2_O)        0.124    13.223 r  game_beta/game_controlunit/mem_reg_0_i_44_comp/O
                         net (fo=4, routed)           0.441    13.664    debugger/ram/D[37]
    SLICE_X57Y37         LUT6 (Prop_lut6_I0_O)        0.124    13.788 f  debugger/ram/mem_reg_0_i_376/O
                         net (fo=1, routed)           0.631    14.419    debugger/ram/mem_reg_0_i_376_n_0
    SLICE_X50Y36         LUT6 (Prop_lut6_I2_O)        0.124    14.543 f  debugger/ram/mem_reg_0_i_294_comp/O
                         net (fo=3, routed)           0.524    15.067    debugger/ram/M_trigger_data_q_reg[149]
    SLICE_X51Y36         LUT6 (Prop_lut6_I2_O)        0.124    15.191 r  debugger/ram/mem_reg_0_i_174_comp_1/O
                         net (fo=1, routed)           0.327    15.518    debugger/force_sync/M_trigger_data_q_reg[89]_repN_alias
    SLICE_X48Y37         LUT6 (Prop_lut6_I5_O)        0.124    15.642 r  debugger/force_sync/mem_reg_0_i_58_comp/O
                         net (fo=20, routed)          0.961    16.603    debugger/ram/write_en
    RAMB36_X1Y9          RAMB36E1                                     r  debugger/ram/mem_reg_1/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1161, routed)        1.494    14.898    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y9          RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.532    14.591    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -16.603    
  -------------------------------------------------------------------
                         slack                                 -2.012    

Slack (VIOLATED) :        -2.012ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/WEBWE[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.465ns  (logic 2.316ns (20.200%)  route 9.149ns (79.800%))
  Logic Levels:           15  (LUT5=2 LUT6=13)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1161, routed)        1.553     5.137    game_beta/game_controlunit/CLK
    SLICE_X53Y26         FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]_replica/Q
                         net (fo=10, routed)          0.874     6.468    game_beta/game_controlunit/M_game_fsm_q[3]_repN
    SLICE_X53Y28         LUT5 (Prop_lut5_I1_O)        0.124     6.592 f  game_beta/game_controlunit/mem_reg_1_i_30/O
                         net (fo=1, routed)           0.643     7.235    game_beta/game_controlunit/mem_reg_1_i_30_n_0
    SLICE_X53Y28         LUT6 (Prop_lut6_I2_O)        0.124     7.359 r  game_beta/game_controlunit/mem_reg_1_i_18/O
                         net (fo=36, routed)          0.669     8.028    game_beta/game_regfiles/mem_reg_0_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124     8.152 f  game_beta/game_regfiles/mem_reg_0_i_251/O
                         net (fo=2, routed)           0.711     8.863    game_beta/game_controlunit/mem_reg_0_i_306_0
    SLICE_X51Y32         LUT5 (Prop_lut5_I4_O)        0.124     8.987 f  game_beta/game_controlunit/mem_reg_0_i_233/O
                         net (fo=11, routed)          1.027    10.014    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[2]_1
    SLICE_X53Y33         LUT6 (Prop_lut6_I3_O)        0.124    10.138 f  game_beta/game_controlunit/mem_reg_0_i_228/O
                         net (fo=5, routed)           0.657    10.795    game_beta/game_controlunit/mem_reg_0_i_228_n_0
    SLICE_X51Y33         LUT6 (Prop_lut6_I5_O)        0.124    10.919 r  game_beta/game_controlunit/mem_reg_0_i_401/O
                         net (fo=1, routed)           0.289    11.209    game_beta/game_controlunit/mem_reg_0_i_401_n_0
    SLICE_X51Y34         LUT6 (Prop_lut6_I1_O)        0.124    11.333 f  game_beta/game_controlunit/mem_reg_0_i_332/O
                         net (fo=2, routed)           0.295    11.627    game_beta/game_controlunit/mem_reg_0_i_332_n_0
    SLICE_X53Y34         LUT6 (Prop_lut6_I5_O)        0.124    11.751 r  game_beta/game_controlunit/M_left_half_circle_q[12]_i_11/O
                         net (fo=1, routed)           0.154    11.906    game_beta/game_controlunit/M_left_half_circle_q[12]_i_11_n_0
    SLICE_X53Y34         LUT6 (Prop_lut6_I1_O)        0.124    12.030 r  game_beta/game_controlunit/M_left_half_circle_q[12]_i_7/O
                         net (fo=4, routed)           0.639    12.669    game_beta/game_controlunit/M_left_half_circle_q[12]_i_7_n_0
    SLICE_X57Y36         LUT6 (Prop_lut6_I0_O)        0.124    12.793 r  game_beta/game_controlunit/mem_reg_0_i_148/O
                         net (fo=1, routed)           0.306    13.099    game_beta/game_controlunit/mem_reg_0_i_148_n_0
    SLICE_X56Y37         LUT6 (Prop_lut6_I2_O)        0.124    13.223 r  game_beta/game_controlunit/mem_reg_0_i_44_comp/O
                         net (fo=4, routed)           0.441    13.664    debugger/ram/D[37]
    SLICE_X57Y37         LUT6 (Prop_lut6_I0_O)        0.124    13.788 f  debugger/ram/mem_reg_0_i_376/O
                         net (fo=1, routed)           0.631    14.419    debugger/ram/mem_reg_0_i_376_n_0
    SLICE_X50Y36         LUT6 (Prop_lut6_I2_O)        0.124    14.543 f  debugger/ram/mem_reg_0_i_294_comp/O
                         net (fo=3, routed)           0.524    15.067    debugger/ram/M_trigger_data_q_reg[149]
    SLICE_X51Y36         LUT6 (Prop_lut6_I2_O)        0.124    15.191 r  debugger/ram/mem_reg_0_i_174_comp_1/O
                         net (fo=1, routed)           0.327    15.518    debugger/force_sync/M_trigger_data_q_reg[89]_repN_alias
    SLICE_X48Y37         LUT6 (Prop_lut6_I5_O)        0.124    15.642 r  debugger/force_sync/mem_reg_0_i_58_comp/O
                         net (fo=20, routed)          0.961    16.603    debugger/ram/write_en
    RAMB36_X1Y9          RAMB36E1                                     r  debugger/ram/mem_reg_1/WEBWE[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1161, routed)        1.494    14.898    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y9          RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[6])
                                                     -0.532    14.591    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -16.603    
  -------------------------------------------------------------------
                         slack                                 -2.012    

Slack (VIOLATED) :        -1.988ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_0/WEBWE[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.438ns  (logic 2.316ns (20.248%)  route 9.122ns (79.752%))
  Logic Levels:           15  (LUT5=2 LUT6=13)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1161, routed)        1.553     5.137    game_beta/game_controlunit/CLK
    SLICE_X53Y26         FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]_replica/Q
                         net (fo=10, routed)          0.874     6.468    game_beta/game_controlunit/M_game_fsm_q[3]_repN
    SLICE_X53Y28         LUT5 (Prop_lut5_I1_O)        0.124     6.592 f  game_beta/game_controlunit/mem_reg_1_i_30/O
                         net (fo=1, routed)           0.643     7.235    game_beta/game_controlunit/mem_reg_1_i_30_n_0
    SLICE_X53Y28         LUT6 (Prop_lut6_I2_O)        0.124     7.359 r  game_beta/game_controlunit/mem_reg_1_i_18/O
                         net (fo=36, routed)          0.669     8.028    game_beta/game_regfiles/mem_reg_0_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124     8.152 f  game_beta/game_regfiles/mem_reg_0_i_251/O
                         net (fo=2, routed)           0.711     8.863    game_beta/game_controlunit/mem_reg_0_i_306_0
    SLICE_X51Y32         LUT5 (Prop_lut5_I4_O)        0.124     8.987 f  game_beta/game_controlunit/mem_reg_0_i_233/O
                         net (fo=11, routed)          1.027    10.014    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[2]_1
    SLICE_X53Y33         LUT6 (Prop_lut6_I3_O)        0.124    10.138 f  game_beta/game_controlunit/mem_reg_0_i_228/O
                         net (fo=5, routed)           0.657    10.795    game_beta/game_controlunit/mem_reg_0_i_228_n_0
    SLICE_X51Y33         LUT6 (Prop_lut6_I5_O)        0.124    10.919 r  game_beta/game_controlunit/mem_reg_0_i_401/O
                         net (fo=1, routed)           0.289    11.209    game_beta/game_controlunit/mem_reg_0_i_401_n_0
    SLICE_X51Y34         LUT6 (Prop_lut6_I1_O)        0.124    11.333 f  game_beta/game_controlunit/mem_reg_0_i_332/O
                         net (fo=2, routed)           0.295    11.627    game_beta/game_controlunit/mem_reg_0_i_332_n_0
    SLICE_X53Y34         LUT6 (Prop_lut6_I5_O)        0.124    11.751 r  game_beta/game_controlunit/M_left_half_circle_q[12]_i_11/O
                         net (fo=1, routed)           0.154    11.906    game_beta/game_controlunit/M_left_half_circle_q[12]_i_11_n_0
    SLICE_X53Y34         LUT6 (Prop_lut6_I1_O)        0.124    12.030 r  game_beta/game_controlunit/M_left_half_circle_q[12]_i_7/O
                         net (fo=4, routed)           0.639    12.669    game_beta/game_controlunit/M_left_half_circle_q[12]_i_7_n_0
    SLICE_X57Y36         LUT6 (Prop_lut6_I0_O)        0.124    12.793 r  game_beta/game_controlunit/mem_reg_0_i_148/O
                         net (fo=1, routed)           0.306    13.099    game_beta/game_controlunit/mem_reg_0_i_148_n_0
    SLICE_X56Y37         LUT6 (Prop_lut6_I2_O)        0.124    13.223 r  game_beta/game_controlunit/mem_reg_0_i_44_comp/O
                         net (fo=4, routed)           0.441    13.664    debugger/ram/D[37]
    SLICE_X57Y37         LUT6 (Prop_lut6_I0_O)        0.124    13.788 f  debugger/ram/mem_reg_0_i_376/O
                         net (fo=1, routed)           0.631    14.419    debugger/ram/mem_reg_0_i_376_n_0
    SLICE_X50Y36         LUT6 (Prop_lut6_I2_O)        0.124    14.543 f  debugger/ram/mem_reg_0_i_294_comp/O
                         net (fo=3, routed)           0.524    15.067    debugger/ram/M_trigger_data_q_reg[149]
    SLICE_X51Y36         LUT6 (Prop_lut6_I2_O)        0.124    15.191 r  debugger/ram/mem_reg_0_i_174_comp_1/O
                         net (fo=1, routed)           0.327    15.518    debugger/force_sync/M_trigger_data_q_reg[89]_repN_alias
    SLICE_X48Y37         LUT6 (Prop_lut6_I5_O)        0.124    15.642 r  debugger/force_sync/mem_reg_0_i_58_comp/O
                         net (fo=20, routed)          0.933    16.575    debugger/ram/write_en
    RAMB36_X2Y7          RAMB36E1                                     r  debugger/ram/mem_reg_0/WEBWE[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1161, routed)        1.491    14.895    debugger/ram/clk_IBUF_BUFG
    RAMB36_X2Y7          RAMB36E1                                     r  debugger/ram/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.259    15.155    
                         clock uncertainty           -0.035    15.120    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[7])
                                                     -0.532    14.588    debugger/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -16.575    
  -------------------------------------------------------------------
                         slack                                 -1.988    

Slack (VIOLATED) :        -1.982ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/WEBWE[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.435ns  (logic 2.316ns (20.253%)  route 9.119ns (79.747%))
  Logic Levels:           15  (LUT5=2 LUT6=13)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1161, routed)        1.553     5.137    game_beta/game_controlunit/CLK
    SLICE_X53Y26         FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]_replica/Q
                         net (fo=10, routed)          0.874     6.468    game_beta/game_controlunit/M_game_fsm_q[3]_repN
    SLICE_X53Y28         LUT5 (Prop_lut5_I1_O)        0.124     6.592 f  game_beta/game_controlunit/mem_reg_1_i_30/O
                         net (fo=1, routed)           0.643     7.235    game_beta/game_controlunit/mem_reg_1_i_30_n_0
    SLICE_X53Y28         LUT6 (Prop_lut6_I2_O)        0.124     7.359 r  game_beta/game_controlunit/mem_reg_1_i_18/O
                         net (fo=36, routed)          0.669     8.028    game_beta/game_regfiles/mem_reg_0_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124     8.152 f  game_beta/game_regfiles/mem_reg_0_i_251/O
                         net (fo=2, routed)           0.711     8.863    game_beta/game_controlunit/mem_reg_0_i_306_0
    SLICE_X51Y32         LUT5 (Prop_lut5_I4_O)        0.124     8.987 f  game_beta/game_controlunit/mem_reg_0_i_233/O
                         net (fo=11, routed)          1.027    10.014    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[2]_1
    SLICE_X53Y33         LUT6 (Prop_lut6_I3_O)        0.124    10.138 f  game_beta/game_controlunit/mem_reg_0_i_228/O
                         net (fo=5, routed)           0.657    10.795    game_beta/game_controlunit/mem_reg_0_i_228_n_0
    SLICE_X51Y33         LUT6 (Prop_lut6_I5_O)        0.124    10.919 r  game_beta/game_controlunit/mem_reg_0_i_401/O
                         net (fo=1, routed)           0.289    11.209    game_beta/game_controlunit/mem_reg_0_i_401_n_0
    SLICE_X51Y34         LUT6 (Prop_lut6_I1_O)        0.124    11.333 f  game_beta/game_controlunit/mem_reg_0_i_332/O
                         net (fo=2, routed)           0.295    11.627    game_beta/game_controlunit/mem_reg_0_i_332_n_0
    SLICE_X53Y34         LUT6 (Prop_lut6_I5_O)        0.124    11.751 r  game_beta/game_controlunit/M_left_half_circle_q[12]_i_11/O
                         net (fo=1, routed)           0.154    11.906    game_beta/game_controlunit/M_left_half_circle_q[12]_i_11_n_0
    SLICE_X53Y34         LUT6 (Prop_lut6_I1_O)        0.124    12.030 r  game_beta/game_controlunit/M_left_half_circle_q[12]_i_7/O
                         net (fo=4, routed)           0.639    12.669    game_beta/game_controlunit/M_left_half_circle_q[12]_i_7_n_0
    SLICE_X57Y36         LUT6 (Prop_lut6_I0_O)        0.124    12.793 r  game_beta/game_controlunit/mem_reg_0_i_148/O
                         net (fo=1, routed)           0.306    13.099    game_beta/game_controlunit/mem_reg_0_i_148_n_0
    SLICE_X56Y37         LUT6 (Prop_lut6_I2_O)        0.124    13.223 r  game_beta/game_controlunit/mem_reg_0_i_44_comp/O
                         net (fo=4, routed)           0.441    13.664    debugger/ram/D[37]
    SLICE_X57Y37         LUT6 (Prop_lut6_I0_O)        0.124    13.788 f  debugger/ram/mem_reg_0_i_376/O
                         net (fo=1, routed)           0.631    14.419    debugger/ram/mem_reg_0_i_376_n_0
    SLICE_X50Y36         LUT6 (Prop_lut6_I2_O)        0.124    14.543 f  debugger/ram/mem_reg_0_i_294_comp/O
                         net (fo=3, routed)           0.524    15.067    debugger/ram/M_trigger_data_q_reg[149]
    SLICE_X51Y36         LUT6 (Prop_lut6_I2_O)        0.124    15.191 r  debugger/ram/mem_reg_0_i_174_comp_1/O
                         net (fo=1, routed)           0.327    15.518    debugger/force_sync/M_trigger_data_q_reg[89]_repN_alias
    SLICE_X48Y37         LUT6 (Prop_lut6_I5_O)        0.124    15.642 r  debugger/force_sync/mem_reg_0_i_58_comp/O
                         net (fo=20, routed)          0.931    16.573    debugger/ram/write_en
    RAMB36_X1Y9          RAMB36E1                                     r  debugger/ram/mem_reg_1/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1161, routed)        1.494    14.898    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y9          RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    14.591    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -16.573    
  -------------------------------------------------------------------
                         slack                                 -1.982    

Slack (VIOLATED) :        -1.982ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/WEBWE[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.435ns  (logic 2.316ns (20.253%)  route 9.119ns (79.747%))
  Logic Levels:           15  (LUT5=2 LUT6=13)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1161, routed)        1.553     5.137    game_beta/game_controlunit/CLK
    SLICE_X53Y26         FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]_replica/Q
                         net (fo=10, routed)          0.874     6.468    game_beta/game_controlunit/M_game_fsm_q[3]_repN
    SLICE_X53Y28         LUT5 (Prop_lut5_I1_O)        0.124     6.592 f  game_beta/game_controlunit/mem_reg_1_i_30/O
                         net (fo=1, routed)           0.643     7.235    game_beta/game_controlunit/mem_reg_1_i_30_n_0
    SLICE_X53Y28         LUT6 (Prop_lut6_I2_O)        0.124     7.359 r  game_beta/game_controlunit/mem_reg_1_i_18/O
                         net (fo=36, routed)          0.669     8.028    game_beta/game_regfiles/mem_reg_0_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124     8.152 f  game_beta/game_regfiles/mem_reg_0_i_251/O
                         net (fo=2, routed)           0.711     8.863    game_beta/game_controlunit/mem_reg_0_i_306_0
    SLICE_X51Y32         LUT5 (Prop_lut5_I4_O)        0.124     8.987 f  game_beta/game_controlunit/mem_reg_0_i_233/O
                         net (fo=11, routed)          1.027    10.014    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[2]_1
    SLICE_X53Y33         LUT6 (Prop_lut6_I3_O)        0.124    10.138 f  game_beta/game_controlunit/mem_reg_0_i_228/O
                         net (fo=5, routed)           0.657    10.795    game_beta/game_controlunit/mem_reg_0_i_228_n_0
    SLICE_X51Y33         LUT6 (Prop_lut6_I5_O)        0.124    10.919 r  game_beta/game_controlunit/mem_reg_0_i_401/O
                         net (fo=1, routed)           0.289    11.209    game_beta/game_controlunit/mem_reg_0_i_401_n_0
    SLICE_X51Y34         LUT6 (Prop_lut6_I1_O)        0.124    11.333 f  game_beta/game_controlunit/mem_reg_0_i_332/O
                         net (fo=2, routed)           0.295    11.627    game_beta/game_controlunit/mem_reg_0_i_332_n_0
    SLICE_X53Y34         LUT6 (Prop_lut6_I5_O)        0.124    11.751 r  game_beta/game_controlunit/M_left_half_circle_q[12]_i_11/O
                         net (fo=1, routed)           0.154    11.906    game_beta/game_controlunit/M_left_half_circle_q[12]_i_11_n_0
    SLICE_X53Y34         LUT6 (Prop_lut6_I1_O)        0.124    12.030 r  game_beta/game_controlunit/M_left_half_circle_q[12]_i_7/O
                         net (fo=4, routed)           0.639    12.669    game_beta/game_controlunit/M_left_half_circle_q[12]_i_7_n_0
    SLICE_X57Y36         LUT6 (Prop_lut6_I0_O)        0.124    12.793 r  game_beta/game_controlunit/mem_reg_0_i_148/O
                         net (fo=1, routed)           0.306    13.099    game_beta/game_controlunit/mem_reg_0_i_148_n_0
    SLICE_X56Y37         LUT6 (Prop_lut6_I2_O)        0.124    13.223 r  game_beta/game_controlunit/mem_reg_0_i_44_comp/O
                         net (fo=4, routed)           0.441    13.664    debugger/ram/D[37]
    SLICE_X57Y37         LUT6 (Prop_lut6_I0_O)        0.124    13.788 f  debugger/ram/mem_reg_0_i_376/O
                         net (fo=1, routed)           0.631    14.419    debugger/ram/mem_reg_0_i_376_n_0
    SLICE_X50Y36         LUT6 (Prop_lut6_I2_O)        0.124    14.543 f  debugger/ram/mem_reg_0_i_294_comp/O
                         net (fo=3, routed)           0.524    15.067    debugger/ram/M_trigger_data_q_reg[149]
    SLICE_X51Y36         LUT6 (Prop_lut6_I2_O)        0.124    15.191 r  debugger/ram/mem_reg_0_i_174_comp_1/O
                         net (fo=1, routed)           0.327    15.518    debugger/force_sync/M_trigger_data_q_reg[89]_repN_alias
    SLICE_X48Y37         LUT6 (Prop_lut6_I5_O)        0.124    15.642 r  debugger/force_sync/mem_reg_0_i_58_comp/O
                         net (fo=20, routed)          0.931    16.573    debugger/ram/write_en
    RAMB36_X1Y9          RAMB36E1                                     r  debugger/ram/mem_reg_1/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1161, routed)        1.494    14.898    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y9          RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism              0.259    15.158    
                         clock uncertainty           -0.035    15.123    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[2])
                                                     -0.532    14.591    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -16.573    
  -------------------------------------------------------------------
                         slack                                 -1.982    

Slack (VIOLATED) :        -1.915ns  (required time - arrival time)
  Source:                 game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_0/WEBWE[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.365ns  (logic 2.316ns (20.379%)  route 9.049ns (79.621%))
  Logic Levels:           15  (LUT5=2 LUT6=13)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.895ns = ( 14.895 - 10.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1161, routed)        1.553     5.137    game_beta/game_controlunit/CLK
    SLICE_X53Y26         FDRE                                         r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y26         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]_replica/Q
                         net (fo=10, routed)          0.874     6.468    game_beta/game_controlunit/M_game_fsm_q[3]_repN
    SLICE_X53Y28         LUT5 (Prop_lut5_I1_O)        0.124     6.592 f  game_beta/game_controlunit/mem_reg_1_i_30/O
                         net (fo=1, routed)           0.643     7.235    game_beta/game_controlunit/mem_reg_1_i_30_n_0
    SLICE_X53Y28         LUT6 (Prop_lut6_I2_O)        0.124     7.359 r  game_beta/game_controlunit/mem_reg_1_i_18/O
                         net (fo=36, routed)          0.669     8.028    game_beta/game_regfiles/mem_reg_0_0
    SLICE_X50Y31         LUT6 (Prop_lut6_I2_O)        0.124     8.152 f  game_beta/game_regfiles/mem_reg_0_i_251/O
                         net (fo=2, routed)           0.711     8.863    game_beta/game_controlunit/mem_reg_0_i_306_0
    SLICE_X51Y32         LUT5 (Prop_lut5_I4_O)        0.124     8.987 f  game_beta/game_controlunit/mem_reg_0_i_233/O
                         net (fo=11, routed)          1.027    10.014    game_beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[2]_1
    SLICE_X53Y33         LUT6 (Prop_lut6_I3_O)        0.124    10.138 f  game_beta/game_controlunit/mem_reg_0_i_228/O
                         net (fo=5, routed)           0.657    10.795    game_beta/game_controlunit/mem_reg_0_i_228_n_0
    SLICE_X51Y33         LUT6 (Prop_lut6_I5_O)        0.124    10.919 r  game_beta/game_controlunit/mem_reg_0_i_401/O
                         net (fo=1, routed)           0.289    11.209    game_beta/game_controlunit/mem_reg_0_i_401_n_0
    SLICE_X51Y34         LUT6 (Prop_lut6_I1_O)        0.124    11.333 f  game_beta/game_controlunit/mem_reg_0_i_332/O
                         net (fo=2, routed)           0.295    11.627    game_beta/game_controlunit/mem_reg_0_i_332_n_0
    SLICE_X53Y34         LUT6 (Prop_lut6_I5_O)        0.124    11.751 r  game_beta/game_controlunit/M_left_half_circle_q[12]_i_11/O
                         net (fo=1, routed)           0.154    11.906    game_beta/game_controlunit/M_left_half_circle_q[12]_i_11_n_0
    SLICE_X53Y34         LUT6 (Prop_lut6_I1_O)        0.124    12.030 r  game_beta/game_controlunit/M_left_half_circle_q[12]_i_7/O
                         net (fo=4, routed)           0.639    12.669    game_beta/game_controlunit/M_left_half_circle_q[12]_i_7_n_0
    SLICE_X57Y36         LUT6 (Prop_lut6_I0_O)        0.124    12.793 r  game_beta/game_controlunit/mem_reg_0_i_148/O
                         net (fo=1, routed)           0.306    13.099    game_beta/game_controlunit/mem_reg_0_i_148_n_0
    SLICE_X56Y37         LUT6 (Prop_lut6_I2_O)        0.124    13.223 r  game_beta/game_controlunit/mem_reg_0_i_44_comp/O
                         net (fo=4, routed)           0.441    13.664    debugger/ram/D[37]
    SLICE_X57Y37         LUT6 (Prop_lut6_I0_O)        0.124    13.788 f  debugger/ram/mem_reg_0_i_376/O
                         net (fo=1, routed)           0.631    14.419    debugger/ram/mem_reg_0_i_376_n_0
    SLICE_X50Y36         LUT6 (Prop_lut6_I2_O)        0.124    14.543 f  debugger/ram/mem_reg_0_i_294_comp/O
                         net (fo=3, routed)           0.524    15.067    debugger/ram/M_trigger_data_q_reg[149]
    SLICE_X51Y36         LUT6 (Prop_lut6_I2_O)        0.124    15.191 r  debugger/ram/mem_reg_0_i_174_comp_1/O
                         net (fo=1, routed)           0.327    15.518    debugger/force_sync/M_trigger_data_q_reg[89]_repN_alias
    SLICE_X48Y37         LUT6 (Prop_lut6_I5_O)        0.124    15.642 r  debugger/force_sync/mem_reg_0_i_58_comp/O
                         net (fo=20, routed)          0.860    16.502    debugger/ram/write_en
    RAMB36_X2Y7          RAMB36E1                                     r  debugger/ram/mem_reg_0/WEBWE[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1161, routed)        1.491    14.895    debugger/ram/clk_IBUF_BUFG
    RAMB36_X2Y7          RAMB36E1                                     r  debugger/ram/mem_reg_0/CLKBWRCLK
                         clock pessimism              0.259    15.155    
                         clock uncertainty           -0.035    15.120    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[6])
                                                     -0.532    14.588    debugger/ram/mem_reg_0
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -16.502    
  -------------------------------------------------------------------
                         slack                                 -1.915    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 debugger/M_trigger_data_q_reg[256]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_trigger_data_q_reg[255]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.164ns (46.499%)  route 0.189ns (53.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1161, routed)        0.565     1.509    debugger/clk_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  debugger/M_trigger_data_q_reg[256]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  debugger/M_trigger_data_q_reg[256]/Q
                         net (fo=2, routed)           0.189     1.861    debugger/M_trigger_data_q_reg_n_0_[256]
    SLICE_X50Y48         FDRE                                         r  debugger/M_trigger_data_q_reg[255]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1161, routed)        0.838     2.028    debugger/clk_IBUF_BUFG
    SLICE_X50Y48         FDRE                                         r  debugger/M_trigger_data_q_reg[255]/C
                         clock pessimism             -0.246     1.782    
    SLICE_X50Y48         FDRE (Hold_fdre_C_D)         0.053     1.835    debugger/M_trigger_data_q_reg[255]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 game_beta/game_regfiles/M_countdown_time_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_2/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.128ns (31.486%)  route 0.279ns (68.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1161, routed)        0.562     1.506    game_beta/game_regfiles/CLK
    SLICE_X55Y36         FDRE                                         r  game_beta/game_regfiles/M_countdown_time_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y36         FDRE (Prop_fdre_C_Q)         0.128     1.634 r  game_beta/game_regfiles/M_countdown_time_q_reg[7]/Q
                         net (fo=5, routed)           0.279     1.912    debugger/ram/D[152]
    RAMB18_X1Y14         RAMB18E1                                     r  debugger/ram/mem_reg_2/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1161, routed)        0.873     2.063    debugger/ram/clk_IBUF_BUFG
    RAMB18_X1Y14         RAMB18E1                                     r  debugger/ram/mem_reg_2/CLKBWRCLK
                         clock pessimism             -0.480     1.583    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[8])
                                                      0.242     1.825    debugger/ram/mem_reg_2
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.912    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 rst_btn_cond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_btn_cond/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.774%)  route 0.120ns (25.226%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1161, routed)        0.569     1.513    rst_btn_cond/CLK
    SLICE_X57Y49         FDRE                                         r  rst_btn_cond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  rst_btn_cond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.119     1.773    rst_btn_cond/M_ctr_q_reg[3]
    SLICE_X57Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.933 r  rst_btn_cond/M_ctr_q_reg[0]_i_3__1/CO[3]
                         net (fo=1, routed)           0.001     1.933    rst_btn_cond/M_ctr_q_reg[0]_i_3__1_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.987 r  rst_btn_cond/M_ctr_q_reg[4]_i_1__3/O[0]
                         net (fo=1, routed)           0.000     1.987    rst_btn_cond/M_ctr_q_reg[4]_i_1__3_n_7
    SLICE_X57Y50         FDRE                                         r  rst_btn_cond/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1161, routed)        0.835     2.025    rst_btn_cond/CLK
    SLICE_X57Y50         FDRE                                         r  rst_btn_cond/M_ctr_q_reg[4]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X57Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    rst_btn_cond/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 rst_btn_cond/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_btn_cond/M_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.345%)  route 0.120ns (24.655%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1161, routed)        0.569     1.513    rst_btn_cond/CLK
    SLICE_X57Y49         FDRE                                         r  rst_btn_cond/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.141     1.654 r  rst_btn_cond/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.119     1.773    rst_btn_cond/M_ctr_q_reg[3]
    SLICE_X57Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.933 r  rst_btn_cond/M_ctr_q_reg[0]_i_3__1/CO[3]
                         net (fo=1, routed)           0.001     1.933    rst_btn_cond/M_ctr_q_reg[0]_i_3__1_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.998 r  rst_btn_cond/M_ctr_q_reg[4]_i_1__3/O[2]
                         net (fo=1, routed)           0.000     1.998    rst_btn_cond/M_ctr_q_reg[4]_i_1__3_n_5
    SLICE_X57Y50         FDRE                                         r  rst_btn_cond/M_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1161, routed)        0.835     2.025    rst_btn_cond/CLK
    SLICE_X57Y50         FDRE                                         r  rst_btn_cond/M_ctr_q_reg[6]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X57Y50         FDRE (Hold_fdre_C_D)         0.105     1.885    rst_btn_cond/M_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 debugger/M_trigger_data_q_reg[196]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/M_trigger_data_q_reg[195]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.128ns (31.517%)  route 0.278ns (68.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1161, routed)        0.567     1.511    debugger/clk_IBUF_BUFG
    SLICE_X53Y49         FDRE                                         r  debugger/M_trigger_data_q_reg[196]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y49         FDRE (Prop_fdre_C_Q)         0.128     1.639 r  debugger/M_trigger_data_q_reg[196]/Q
                         net (fo=2, routed)           0.278     1.917    debugger/M_trigger_data_q_reg_n_0_[196]
    SLICE_X53Y52         FDRE                                         r  debugger/M_trigger_data_q_reg[195]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1161, routed)        0.835     2.025    debugger/clk_IBUF_BUFG
    SLICE_X53Y52         FDRE                                         r  debugger/M_trigger_data_q_reg[195]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X53Y52         FDRE (Hold_fdre_C_D)         0.021     1.801    debugger/M_trigger_data_q_reg[195]
  -------------------------------------------------------------------
                         required time                         -1.801    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 game_beta/game_regfiles/M_player1_score_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_1/DIBDI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.141ns (28.309%)  route 0.357ns (71.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1161, routed)        0.564     1.508    game_beta/game_regfiles/CLK
    SLICE_X53Y38         FDRE                                         r  game_beta/game_regfiles/M_player1_score_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y38         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  game_beta/game_regfiles/M_player1_score_q_reg[6]/Q
                         net (fo=4, routed)           0.357     2.006    debugger/ram/D[135]
    RAMB36_X1Y9          RAMB36E1                                     r  debugger/ram/mem_reg_1/DIBDI[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1161, routed)        0.878     2.068    debugger/ram/clk_IBUF_BUFG
    RAMB36_X1Y9          RAMB36E1                                     r  debugger/ram/mem_reg_1/CLKBWRCLK
                         clock pessimism             -0.480     1.588    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[31])
                                                      0.296     1.884    debugger/ram/mem_reg_1
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 debugger/M_waddr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_2/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.348%)  route 0.247ns (63.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1161, routed)        0.563     1.507    debugger/clk_IBUF_BUFG
    SLICE_X51Y37         FDRE                                         r  debugger/M_waddr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  debugger/M_waddr_q_reg[2]/Q
                         net (fo=8, routed)           0.247     1.895    debugger/ram/mem_reg_2_0[2]
    RAMB18_X1Y14         RAMB18E1                                     r  debugger/ram/mem_reg_2/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1161, routed)        0.873     2.063    debugger/ram/clk_IBUF_BUFG
    RAMB18_X1Y14         RAMB18E1                                     r  debugger/ram/mem_reg_2/CLKBWRCLK
                         clock pessimism             -0.480     1.583    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.766    debugger/ram/mem_reg_2
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 debugger/arm_sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/arm_sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1161, routed)        0.562     1.506    debugger/arm_sync/clk_IBUF_BUFG
    SLICE_X44Y38         FDRE                                         r  debugger/arm_sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  debugger/arm_sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     1.712    debugger/arm_sync/M_pipe_q_reg_n_0_[0]
    SLICE_X44Y38         FDRE                                         r  debugger/arm_sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1161, routed)        0.832     2.022    debugger/arm_sync/clk_IBUF_BUFG
    SLICE_X44Y38         FDRE                                         r  debugger/arm_sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.506    
    SLICE_X44Y38         FDRE (Hold_fdre_C_D)         0.075     1.581    debugger/arm_sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 debugger/M_waddr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_2/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.849%)  route 0.252ns (64.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1161, routed)        0.563     1.507    debugger/clk_IBUF_BUFG
    SLICE_X51Y37         FDRE                                         r  debugger/M_waddr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y37         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  debugger/M_waddr_q_reg[4]/Q
                         net (fo=6, routed)           0.252     1.900    debugger/ram/mem_reg_2_0[4]
    RAMB18_X1Y14         RAMB18E1                                     r  debugger/ram/mem_reg_2/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1161, routed)        0.873     2.063    debugger/ram/clk_IBUF_BUFG
    RAMB18_X1Y14         RAMB18E1                                     r  debugger/ram/mem_reg_2/CLKBWRCLK
                         clock pessimism             -0.480     1.583    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.766    debugger/ram/mem_reg_2
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 debugger/M_waddr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debugger/ram/mem_reg_2/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.638%)  route 0.234ns (62.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1161, routed)        0.563     1.507    debugger/clk_IBUF_BUFG
    SLICE_X48Y37         FDRE                                         r  debugger/M_waddr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y37         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  debugger/M_waddr_q_reg[6]/Q
                         net (fo=6, routed)           0.234     1.881    debugger/ram/mem_reg_2_0[6]
    RAMB18_X1Y14         RAMB18E1                                     r  debugger/ram/mem_reg_2/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1161, routed)        0.873     2.063    debugger/ram/clk_IBUF_BUFG
    RAMB18_X1Y14         RAMB18E1                                     r  debugger/ram/mem_reg_2/CLKBWRCLK
                         clock pessimism             -0.500     1.563    
    RAMB18_X1Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     1.746    debugger/ram/mem_reg_2
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y14   debugger/ram/mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7    debugger/ram/mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9    debugger/ram/mem_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X63Y37   debugger/M_data_old_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X57Y45   debugger/M_data_old_q_reg[100]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X62Y44   debugger/M_data_old_q_reg[101]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X62Y44   debugger/M_data_old_q_reg[102]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X57Y45   debugger/M_data_old_q_reg[103]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X51Y46   debugger/M_data_old_q_reg[104]/C
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y51   debugger/config_fifo/M_rsync_q_reg[3]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y51   debugger/config_fifo/M_rsync_q_reg[4]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y51   debugger/config_fifo/M_rsync_q_reg[5]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y51   debugger/config_fifo/M_rsync_q_reg[3]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y51   debugger/config_fifo/M_rsync_q_reg[4]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y51   debugger/config_fifo/M_rsync_q_reg[5]_srl2/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y44   debugger/M_data_old_q_reg[101]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y44   debugger/M_data_old_q_reg[102]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X51Y46   debugger/M_data_old_q_reg[104]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y46   debugger/M_data_old_q_reg[111]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y51   debugger/config_fifo/M_rsync_q_reg[3]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y51   debugger/config_fifo/M_rsync_q_reg[4]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y51   debugger/config_fifo/M_rsync_q_reg[5]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y51   debugger/config_fifo/M_rsync_q_reg[3]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y51   debugger/config_fifo/M_rsync_q_reg[4]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X52Y51   debugger/config_fifo/M_rsync_q_reg[5]_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y44   debugger/M_data_old_q_reg[101]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y44   debugger/M_data_old_q_reg[102]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y47   debugger/M_data_old_q_reg[108]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y49   debugger/M_data_old_q_reg[109]/C



