git clone --depth 1 --no-tags https://github.com/shivas97/ec413.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/116092706
git clone --depth 1 --no-tags https://github.com/YilunTang/ee454lab6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/112682352
git clone --depth 1 --no-tags https://github.com/jilimm/50-002PropogateRAnd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113069059
git clone --depth 1 --no-tags https://github.com/truenyl/CPU_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113293679
git clone --depth 1 --no-tags https://github.com/S-Hanest/FPGA_VerilogHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113268705
git clone --depth 1 --no-tags https://github.com/qnlzgl/50002_1D_mojo_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113333010
git clone --depth 1 --no-tags https://github.com/quinnwerks/Whiteboard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113925223
git clone --depth 1 --no-tags https://github.com/OpenSourceSilicon/32-bit-MIPS-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/114876606
git clone --depth 1 --no-tags https://github.com/FrederickBernkastel/CS_1D_MOJO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113449800
git clone --depth 1 --no-tags https://github.com/lets-make-something/clash-stepper-motor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/111479322
git clone --depth 1 --no-tags https://github.com/Milind-Blaze/8-bit-microprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/111638094
git clone --depth 1 --no-tags https://github.com/MC-EECE/Verilog_PWM_something.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/111130154
git clone --depth 1 --no-tags https://github.com/JoshVanL/DesignVerification_Assessment2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113698432
git clone --depth 1 --no-tags https://github.com/athgokhale/verilog-whackAMole.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/112566011
git clone --depth 1 --no-tags https://github.com/TianleCao/Greedy-Snake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/112479705
git clone --depth 1 --no-tags https://github.com/Siluriformes/CompStruc1D-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113503526
git clone --depth 1 --no-tags https://github.com/artigupt/Electronic-Lock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/109848317
git clone --depth 1 --no-tags https://github.com/daveho/vga_clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/110381502
git clone --depth 1 --no-tags https://github.com/MC-EECE/PWM-Blooming_Bakers.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/110278939
git clone --depth 1 --no-tags https://github.com/zaddan/verilog_files_on_big.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108889721
git clone --depth 1 --no-tags https://github.com/yiweigaoeva/CSC258_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/110615548
git clone --depth 1 --no-tags https://github.com/iaindonnelly/369Comp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/110616893
git clone --depth 1 --no-tags https://github.com/abunimeh/general-cores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/110573487
git clone --depth 1 --no-tags https://github.com/sasoripathos/GoBang.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/109608368
git clone --depth 1 --no-tags https://github.com/jjoe0303/MineSweeper-Verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/109604675
git clone --depth 1 --no-tags https://github.com/liki102004/comepnsatedivider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/109653858
git clone --depth 1 --no-tags https://github.com/etherandrius/ECAD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/109616349
git clone --depth 1 --no-tags https://github.com/loya775/Examen_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/109271570
git clone --depth 1 --no-tags https://github.com/New-bottle/system.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/109138665
git clone --depth 1 --no-tags https://github.com/mjmetzler/3DQ5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/111858592
git clone --depth 1 --no-tags https://github.com/Pritheesh/MIPSInstructionPipelineStage.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/110898763
git clone --depth 1 --no-tags https://github.com/ryankirkpatrick97/ece156ahw5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/112150433
git clone --depth 1 --no-tags https://github.com/xxodarap/single_cycle_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/112993970
git clone --depth 1 --no-tags https://github.com/GTucker2/ECE385_ChessGame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/110142320
git clone --depth 1 --no-tags https://github.com/mnlife/logical_RTL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/109543346
git clone --depth 1 --no-tags https://github.com/Havallon/MI-Sistemas-Digitais.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/109630462
git clone --depth 1 --no-tags https://github.com/ajudd96/Lab15-17.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/109183706
git clone --depth 1 --no-tags https://github.com/HanByulKim/PipelinedCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/109563847
git clone --depth 1 --no-tags https://github.com/Chana030102/Barrel_Shifter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108784823
git clone --depth 1 --no-tags https://github.com/jasonmeijianjun/or1200_cpu_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/109457587
git clone --depth 1 --no-tags https://github.com/carsonljc/fpga_speed_typer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/112019033
git clone --depth 1 --no-tags https://github.com/Chopstickbro/H0P_SK1P_JMP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/112143864
git clone --depth 1 --no-tags https://github.com/luciferinux/sm3_hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113666791
git clone --depth 1 --no-tags https://github.com/tthoge/wp_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/114448146
git clone --depth 1 --no-tags https://github.com/MuhammedSabry/Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/114277904
git clone --depth 1 --no-tags https://github.com/hanzazz/Homebrew-Computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/114480454
git clone --depth 1 --no-tags https://github.com/KentonJack/Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/115404823
git clone --depth 1 --no-tags https://github.com/HimanshuThakkar/VLSI_Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/116191612
git clone --depth 1 --no-tags https://github.com/t0ddpar0dy/Handmade_Pacman.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/116048589
git clone --depth 1 --no-tags https://github.com/lyalfred/Freeze-Tag-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/116468596
git clone --depth 1 --no-tags https://github.com/dvtranmit/bobateam.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/110450777
git clone --depth 1 --no-tags https://github.com/brian-murphy/proc-design-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/110316197
git clone --depth 1 --no-tags https://github.com/Akash-peaceout/VLSI-64bit-singlecore-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113683548
git clone --depth 1 --no-tags https://github.com/ychen381/Party_Hard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113777435
git clone --depth 1 --no-tags https://github.com/rsuwa/ComputerArchitectureA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113003767
git clone --depth 1 --no-tags https://github.com/yufeilim3/ws2812.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113512643
git clone --depth 1 --no-tags https://github.com/El-Moghazy/Digital-Systems-Design-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113612651
git clone --depth 1 --no-tags https://github.com/shubham-goel/Skolem_Benchmarks.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113615039
git clone --depth 1 --no-tags https://github.com/kingstacker/spi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113456629
git clone --depth 1 --no-tags https://github.com/DOOKNET/FFT_FIFO_UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/111837391
git clone --depth 1 --no-tags https://github.com/apostonaut/lock_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/111747110
git clone --depth 1 --no-tags https://github.com/bothaynahazem/CO_II_Proj2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/112466732
git clone --depth 1 --no-tags https://github.com/soreana/CAL-F96.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/110833663
git clone --depth 1 --no-tags https://github.com/tsukker/cpu_experiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/111372721
git clone --depth 1 --no-tags https://github.com/nabilnegm/pipelined-mips-processor-verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/112780762
git clone --depth 1 --no-tags https://github.com/paroque28/pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/110075931
git clone --depth 1 --no-tags https://github.com/Keyril/EECS-2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/110259856
git clone --depth 1 --no-tags https://github.com/LeyingChen/CA_code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/110095626
git clone --depth 1 --no-tags https://github.com/MC-EECE/PWM_Quartus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/110284050
git clone --depth 1 --no-tags https://github.com/xyyimian/rhythm-master.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/109112136
git clone --depth 1 --no-tags https://github.com/dillonhuff/sim_conv_3_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/109033338
git clone --depth 1 --no-tags https://github.com/nsidn98/Microprocessor-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108828492
git clone --depth 1 --no-tags https://github.com/ConradNiedzwiedzki/VHDL-GF-operations.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108835171
git clone --depth 1 --no-tags https://github.com/patrickmjoseph/lab_5_460M.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/108920190
git clone --depth 1 --no-tags https://github.com/ryanchr/ryanchr.github.io.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/109231608
git clone --depth 1 --no-tags https://github.com/TibbsLips/Lab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/109297118
git clone --depth 1 --no-tags https://github.com/akw68/flicker-master.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/109328189
git clone --depth 1 --no-tags https://github.com/TBurchfield/logic-hw-6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/109365950
git clone --depth 1 --no-tags https://github.com/npiscitello/clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/110451268
git clone --depth 1 --no-tags https://github.com/wwyf/CPU_single_cycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/110536150
git clone --depth 1 --no-tags https://github.com/lzjia/Lab28.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/114613256
git clone --depth 1 --no-tags https://github.com/PinYuan/k-NN-Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/114470406
git clone --depth 1 --no-tags https://github.com/laa6202/logic_wzkf1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/111252098
git clone --depth 1 --no-tags https://github.com/romanmashta/mini186_SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/111254545
git clone --depth 1 --no-tags https://github.com/jelsaoverlandfrost/1d-game-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113503400
git clone --depth 1 --no-tags https://github.com/kingstacker/dual_io.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113452253
git clone --depth 1 --no-tags https://github.com/arthurannebicque/BIE-APS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113891176
git clone --depth 1 --no-tags https://github.com/pevenc12/Integrated-Circuit-Design-Class.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113867949
git clone --depth 1 --no-tags https://github.com/immextea/learngit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113824462
git clone --depth 1 --no-tags https://github.com/DOOKNET/FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113596836
git clone --depth 1 --no-tags https://github.com/amosem/file.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/113625145
git clone --depth 1 --no-tags https://github.com/bearichan/VLSI_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/114144380
git clone --depth 1 --no-tags https://github.com/sashanksridhar/Traffic-signal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/115027015
git clone --depth 1 --no-tags https://github.com/SRimbaud/GPU-FPGA_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/112441965
git clone --depth 1 --no-tags https://github.com/rengav13/ufg-iniciacao-cientifica.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/114814262
git clone --depth 1 --no-tags https://github.com/KrzysztofNawara/uni_verilog_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/110551151
git clone --depth 1 --no-tags https://github.com/markmmt/Pipeline-implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/112544356
git clone --depth 1 --no-tags https://github.com/monotone-RK/Hardware_Merge_Sorter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/111993107
git clone --depth 1 --no-tags https://github.com/DavidIbrahim/CO-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/112100106
