# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_2.srcs/sources_1/new/decoder3_8.vhd" \
"../../../../project_2.srcs/sources_1/new/multiplexer2_4.vhd" \
"../../../../project_2.srcs/sources_1/new/multiplexer3_16.vhd" \
"../../../../project_2.srcs/sources_1/new/register.vhd" \
"../../../../project_2.srcs/sources_1/new/register_file.vhd" \
"../../../../project_2.srcs/sources_1/new/register_file_tb.vhd" \

# Do not sort compile order
nosort
