# PWM_using_FSM
PWM (Pulse Width Modulation) Module implementation using Mealy FSM with user controlled duty cycle strategy, gate clocked power and space trade off optimised digital module design.

Language ------> Verilog HDL
Tool ---------> Xilinx Vivado
