TimeQuest Timing Analyzer report for top
Sun Nov 20 12:49:56 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'CLK'
 14. Slow 1200mV 85C Model Hold: 'CLK'
 15. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'CLK'
 24. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 0C Model Hold: 'CLK'
 26. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 34. Fast 1200mV 0C Model Setup: 'CLK'
 35. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 36. Fast 1200mV 0C Model Hold: 'CLK'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; top                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; CLK                                                  ; Base      ; 20.833 ; 48.0 MHz   ; 0.000 ; 10.416 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                        ; { CLK }                                                  ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 7.692  ; 130.01 MHz ; 0.000 ; 3.846  ; 50.00      ; 24        ; 65          ;       ;        ;           ;            ; false    ; CLK    ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                         ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 115.34 MHz ; 115.34 MHz      ; CLK                                                  ;      ;
; 173.37 MHz ; 173.37 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -3.835 ; -83.763       ;
; CLK                                                  ; -3.380 ; -9.655        ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; CLK                                                  ; 0.453 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.453 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.543  ; 0.000         ;
; CLK                                                  ; 10.164 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                               ;
+--------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -3.835 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 1.442      ;
; -3.835 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 1.442      ;
; -3.835 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 1.442      ;
; -3.452 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 1.059      ;
; -3.451 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 1.058      ;
; -3.450 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 1.057      ;
; -3.449 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 1.056      ;
; -3.449 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 1.056      ;
; -3.448 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 1.055      ;
; -3.444 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 1.051      ;
; -3.443 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 1.050      ;
; -3.438 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 1.045      ;
; -3.180 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.187     ; 1.261      ;
; -3.179 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.187     ; 1.260      ;
; -3.178 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.187     ; 1.259      ;
; -3.177 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.187     ; 1.258      ;
; -3.176 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.187     ; 1.257      ;
; -3.174 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.187     ; 1.255      ;
; -3.173 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.187     ; 1.254      ;
; -3.170 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.187     ; 1.251      ;
; -3.169 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.187     ; 1.250      ;
; -3.167 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.187     ; 1.248      ;
; -3.166 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.187     ; 1.247      ;
; -3.163 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.187     ; 1.244      ;
; -3.162 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.187     ; 1.243      ;
; 1.924  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.574     ; 5.195      ;
; 1.942  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.574     ; 5.177      ;
; 1.998  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.574     ; 5.121      ;
; 2.101  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.574     ; 5.018      ;
; 2.148  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.574     ; 4.971      ;
; 2.152  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.574     ; 4.967      ;
; 2.237  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.574     ; 4.882      ;
; 2.276  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.574     ; 4.843      ;
; 2.318  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.576     ; 4.799      ;
; 2.320  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.576     ; 4.797      ;
; 2.330  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.574     ; 4.789      ;
; 2.336  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.576     ; 4.781      ;
; 2.338  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.576     ; 4.779      ;
; 2.419  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.576     ; 4.698      ;
; 2.421  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.576     ; 4.696      ;
; 2.422  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.574     ; 4.697      ;
; 2.495  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.576     ; 4.622      ;
; 2.497  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.576     ; 4.620      ;
; 2.524  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.574     ; 4.595      ;
; 2.542  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.576     ; 4.575      ;
; 2.544  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.576     ; 4.573      ;
; 2.557  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.575     ; 4.561      ;
; 2.575  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.575     ; 4.543      ;
; 2.578  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.576     ; 4.539      ;
; 2.580  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.576     ; 4.537      ;
; 2.626  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.576     ; 4.491      ;
; 2.644  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.576     ; 4.473      ;
; 2.658  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.575     ; 4.460      ;
; 2.689  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.576     ; 4.428      ;
; 2.691  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.576     ; 4.426      ;
; 2.703  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.576     ; 4.414      ;
; 2.705  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.576     ; 4.412      ;
; 2.724  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.576     ; 4.393      ;
; 2.726  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.576     ; 4.391      ;
; 2.727  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.576     ; 4.390      ;
; 2.734  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.575     ; 4.384      ;
; 2.781  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.575     ; 4.337      ;
; 2.803  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.576     ; 4.314      ;
; 2.817  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.575     ; 4.301      ;
; 2.850  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.576     ; 4.267      ;
; 2.850  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.576     ; 4.267      ;
; 2.852  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.576     ; 4.265      ;
; 2.886  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.576     ; 4.231      ;
; 2.918  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.576     ; 4.199      ;
; 2.920  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.576     ; 4.197      ;
; 2.922  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.575     ; 4.196      ;
; 2.922  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.575     ; 4.196      ;
; 2.928  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.575     ; 4.190      ;
; 2.940  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.575     ; 4.178      ;
; 2.940  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.575     ; 4.178      ;
; 2.942  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.575     ; 4.176      ;
; 2.963  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.575     ; 4.155      ;
; 2.997  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.576     ; 4.120      ;
; 3.011  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.576     ; 4.106      ;
; 3.015  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.576     ; 4.102      ;
; 3.023  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.575     ; 4.095      ;
; 3.023  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.575     ; 4.095      ;
; 3.032  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.576     ; 4.085      ;
; 3.033  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.576     ; 4.084      ;
; 3.042  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|iob_address[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.576     ; 4.075      ;
; 3.060  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|iob_address[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.576     ; 4.057      ;
; 3.089  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.575     ; 4.029      ;
; 3.099  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.575     ; 4.019      ;
; 3.099  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.575     ; 4.019      ;
; 3.116  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.576     ; 4.001      ;
; 3.143  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|iob_address[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.576     ; 3.974      ;
; 3.146  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.575     ; 3.972      ;
; 3.146  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.575     ; 3.972      ;
; 3.157  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.575     ; 3.961      ;
; 3.158  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.576     ; 3.959      ;
; 3.182  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.575     ; 3.936      ;
; 3.182  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.575     ; 3.936      ;
; 3.192  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.576     ; 3.925      ;
; 3.194  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.574     ; 3.925      ;
; 3.219  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|iob_address[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.576     ; 3.898      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                                    ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -3.380 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; state.s_idle                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.139      ; 5.769      ;
; -3.380 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; uart_link_enable                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.139      ; 5.769      ;
; -2.895 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; state.s_init_wait                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.139      ; 5.284      ;
; 7.073  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi          ; CLK                                                  ; CLK         ; 10.416       ; -0.051     ; 3.293      ;
; 7.425  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]           ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi          ; CLK                                                  ; CLK         ; 10.416       ; -0.051     ; 2.941      ;
; 7.596  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_opcode[2]            ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi          ; CLK                                                  ; CLK         ; 10.416       ; -0.036     ; 2.785      ;
; 7.867  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[2]           ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi          ; CLK                                                  ; CLK         ; 10.416       ; -0.051     ; 2.499      ;
; 8.082  ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_finish ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi          ; CLK                                                  ; CLK         ; 10.416       ; -0.038     ; 2.297      ;
; 8.117  ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_null   ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi          ; CLK                                                  ; CLK         ; 10.416       ; -0.035     ; 2.265      ;
; 8.377  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_opcode[5]            ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi          ; CLK                                                  ; CLK         ; 10.416       ; -0.036     ; 2.004      ;
; 8.417  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_opcode[0]            ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi          ; CLK                                                  ; CLK         ; 10.416       ; -0.036     ; 1.964      ;
; 8.435  ; FLASHMEM_Controller:FLASHMEM_Controller1|sck_sched_fall             ; FLASHMEM_Controller:FLASHMEM_Controller1|sck_en_fall       ; CLK                                                  ; CLK         ; 10.416       ; -0.031     ; 1.951      ;
; 8.748  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_opcode[1]            ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi          ; CLK                                                  ; CLK         ; 10.416       ; -0.036     ; 1.633      ;
; 9.056  ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_opcode ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi          ; CLK                                                  ; CLK         ; 10.416       ; -0.035     ; 1.326      ;
; 12.163 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[12] ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 8.589      ;
; 12.163 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[4]  ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 8.589      ;
; 12.163 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[8]  ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 8.589      ;
; 12.163 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 8.589      ;
; 12.163 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 8.589      ;
; 12.163 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[2]  ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 8.589      ;
; 12.163 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]  ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 8.589      ;
; 12.163 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]  ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 8.589      ;
; 12.163 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[6]  ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 8.589      ;
; 12.163 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[7]  ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 8.589      ;
; 12.163 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[10] ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 8.589      ;
; 12.163 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[9]  ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 8.589      ;
; 12.163 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[11] ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 8.589      ;
; 12.163 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[13] ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 8.589      ;
; 12.163 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 8.589      ;
; 12.163 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15] ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 8.589      ;
; 12.295 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[12] ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 8.457      ;
; 12.295 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[4]  ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 8.457      ;
; 12.295 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[8]  ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 8.457      ;
; 12.295 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 8.457      ;
; 12.295 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 8.457      ;
; 12.295 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[2]  ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 8.457      ;
; 12.295 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]  ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 8.457      ;
; 12.295 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]  ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 8.457      ;
; 12.295 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[6]  ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 8.457      ;
; 12.295 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[7]  ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 8.457      ;
; 12.295 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[10] ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 8.457      ;
; 12.295 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[9]  ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 8.457      ;
; 12.295 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[11] ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 8.457      ;
; 12.295 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[13] ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 8.457      ;
; 12.295 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 8.457      ;
; 12.295 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15] ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 8.457      ;
; 12.438 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[25] ; CLK                                                  ; CLK         ; 20.833       ; -0.096     ; 8.300      ;
; 12.438 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[16] ; CLK                                                  ; CLK         ; 20.833       ; -0.096     ; 8.300      ;
; 12.438 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[17] ; CLK                                                  ; CLK         ; 20.833       ; -0.096     ; 8.300      ;
; 12.438 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[18] ; CLK                                                  ; CLK         ; 20.833       ; -0.096     ; 8.300      ;
; 12.438 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[19] ; CLK                                                  ; CLK         ; 20.833       ; -0.096     ; 8.300      ;
; 12.438 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[20] ; CLK                                                  ; CLK         ; 20.833       ; -0.096     ; 8.300      ;
; 12.438 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[21] ; CLK                                                  ; CLK         ; 20.833       ; -0.096     ; 8.300      ;
; 12.438 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[22] ; CLK                                                  ; CLK         ; 20.833       ; -0.096     ; 8.300      ;
; 12.438 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23] ; CLK                                                  ; CLK         ; 20.833       ; -0.096     ; 8.300      ;
; 12.438 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[24] ; CLK                                                  ; CLK         ; 20.833       ; -0.096     ; 8.300      ;
; 12.438 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[26] ; CLK                                                  ; CLK         ; 20.833       ; -0.096     ; 8.300      ;
; 12.438 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[27] ; CLK                                                  ; CLK         ; 20.833       ; -0.096     ; 8.300      ;
; 12.438 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[29] ; CLK                                                  ; CLK         ; 20.833       ; -0.096     ; 8.300      ;
; 12.438 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[28] ; CLK                                                  ; CLK         ; 20.833       ; -0.096     ; 8.300      ;
; 12.438 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[30] ; CLK                                                  ; CLK         ; 20.833       ; -0.096     ; 8.300      ;
; 12.438 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[31] ; CLK                                                  ; CLK         ; 20.833       ; -0.096     ; 8.300      ;
; 12.523 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[12] ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 8.229      ;
; 12.523 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[4]  ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 8.229      ;
; 12.523 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[8]  ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 8.229      ;
; 12.523 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 8.229      ;
; 12.523 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 8.229      ;
; 12.523 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[2]  ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 8.229      ;
; 12.523 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]  ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 8.229      ;
; 12.523 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]  ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 8.229      ;
; 12.523 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[6]  ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 8.229      ;
; 12.523 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[7]  ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 8.229      ;
; 12.523 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[10] ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 8.229      ;
; 12.523 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[9]  ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 8.229      ;
; 12.523 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[11] ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 8.229      ;
; 12.523 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[13] ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 8.229      ;
; 12.523 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 8.229      ;
; 12.523 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15] ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 8.229      ;
; 12.541 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[11]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[12] ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 8.211      ;
; 12.541 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[11]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[4]  ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 8.211      ;
; 12.541 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[11]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[8]  ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 8.211      ;
; 12.541 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[11]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 8.211      ;
; 12.541 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[11]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 8.211      ;
; 12.541 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[11]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[2]  ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 8.211      ;
; 12.541 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[11]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]  ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 8.211      ;
; 12.541 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[11]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]  ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 8.211      ;
; 12.541 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[11]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[6]  ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 8.211      ;
; 12.541 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[11]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[7]  ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 8.211      ;
; 12.541 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[11]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[10] ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 8.211      ;
; 12.541 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[11]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[9]  ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 8.211      ;
; 12.541 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[11]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[11] ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 8.211      ;
; 12.541 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[11]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[13] ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 8.211      ;
; 12.541 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[11]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 8.211      ;
; 12.541 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[11]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15] ; CLK                                                  ; CLK         ; 20.833       ; -0.082     ; 8.211      ;
; 12.570 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[25] ; CLK                                                  ; CLK         ; 20.833       ; -0.096     ; 8.168      ;
; 12.570 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[16] ; CLK                                                  ; CLK         ; 20.833       ; -0.096     ; 8.168      ;
; 12.570 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[17] ; CLK                                                  ; CLK         ; 20.833       ; -0.096     ; 8.168      ;
; 12.570 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[18] ; CLK                                                  ; CLK         ; 20.833       ; -0.096     ; 8.168      ;
; 12.570 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[19] ; CLK                                                  ; CLK         ; 20.833       ; -0.096     ; 8.168      ;
; 12.570 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[20] ; CLK                                                  ; CLK         ; 20.833       ; -0.096     ; 8.168      ;
+--------+---------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.453 ; pll_reset                                                             ; pll_reset                                                             ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FLASHMEM_Controller:FLASHMEM_Controller1|sck_en                       ; FLASHMEM_Controller:FLASHMEM_Controller1|sck_en                       ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FLASHMEM_Controller:FLASHMEM_Controller1|sck_sched_fall               ; FLASHMEM_Controller:FLASHMEM_Controller1|sck_sched_fall               ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_flash_cs                 ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_flash_cs                 ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_wait_reset           ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_wait_reset           ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_control              ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_control              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FLASHMEM_Controller:FLASHMEM_Controller1|reset_done                   ; FLASHMEM_Controller:FLASHMEM_Controller1|reset_done                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Link:UART_Link1|iob_fmem_enable                                  ; UART_Link:UART_Link1|iob_fmem_enable                                  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Link:UART_Link1|fmem_returned                                    ; UART_Link:UART_Link1|fmem_returned                                    ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Link:UART_Link1|state.s_listen                                   ; UART_Link:UART_Link1|state.s_listen                                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Link:UART_Link1|fmem_fsm_jumping                                 ; UART_Link:UART_Link1|fmem_fsm_jumping                                 ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Link:UART_Link1|fmem_write_enable_next_state.s_listen            ; UART_Link:UART_Link1|fmem_write_enable_next_state.s_listen            ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_status[0]              ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_status[0]              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FLASHMEM_Controller:FLASHMEM_Controller1|busy_wait                    ; FLASHMEM_Controller:FLASHMEM_Controller1|busy_wait                    ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_addr     ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_addr     ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_stop_bit       ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_stop_bit       ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data           ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data           ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART_Controller:UART_Controller1|uart_tx_count[2]                     ; UART_Controller:UART_Controller1|uart_tx_count[2]                     ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART_Controller:UART_Controller1|uart_tx_count[1]                     ; UART_Controller:UART_Controller1|uart_tx_count[1]                     ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_reset                ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_reset                ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; UART_Controller:UART_Controller1|uart_tx_count[0]                     ; UART_Controller:UART_Controller1|uart_tx_count[0]                     ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.758      ;
; 0.492 ; UART_Controller:UART_Controller1|tx_baud_counter[9]                   ; UART_Controller:UART_Controller1|tx_baud_counter[9]                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.785      ;
; 0.499 ; state.s_init_pll                                                      ; pll_reset                                                             ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.792      ;
; 0.500 ; state.s_init_pll                                                      ; state.s_init                                                          ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.793      ;
; 0.501 ; UART_Controller:UART_Controller1|uart_tx_count[0]                     ; UART_Controller:UART_Controller1|uart_tx_count[1]                     ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.793      ;
; 0.502 ; UART_Controller:UART_Controller1|uart_tx_count[0]                     ; UART_Controller:UART_Controller1|uart_tx_count[2]                     ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.794      ;
; 0.510 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_reset                ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_reset_done           ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.803      ;
; 0.515 ; UART_Link:UART_Link1|fmem_returned                                    ; UART_Link:UART_Link1|fmem_fsm_jumping                                 ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.808      ;
; 0.532 ; UART_Link:UART_Link1|fmem_returned                                    ; UART_Link:UART_Link1|state.s_fmem_control_wait                        ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.825      ;
; 0.549 ; UART_Link:UART_Link1|state.s_fmem_write_enable                        ; UART_Link:UART_Link1|iob_fmem_instruction[2]                          ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.842      ;
; 0.549 ; UART_Link:UART_Link1|state.s_fmem_write_enable                        ; UART_Link:UART_Link1|fmem_wait_next_state.s_listen                    ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.842      ;
; 0.550 ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_finish   ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_status[0]              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.843      ;
; 0.552 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_idle                 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_control              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.845      ;
; 0.553 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_control              ; FLASHMEM_Controller:FLASHMEM_Controller1|busy_wait                    ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.846      ;
; 0.566 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_control              ; FLASHMEM_Controller:FLASHMEM_Controller1|ready                        ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.859      ;
; 0.569 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_control              ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_idle                 ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.862      ;
; 0.651 ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_null     ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_opcode   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.944      ;
; 0.659 ; UART_Link:UART_Link1|state.s_fmem_erase_sector                        ; UART_Link:UART_Link1|fmem_write_enable_next_state.s_fmem_write_page   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.952      ;
; 0.685 ; UART_Link:UART_Link1|fmem_wait_next_state.s_fmem_erase_sector         ; UART_Link:UART_Link1|state.s_fmem_erase_sector                        ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.979      ;
; 0.697 ; UART_Link:UART_Link1|fmem_write_enable_next_state.s_fmem_erase_sector ; UART_Link:UART_Link1|fmem_wait_next_state.s_fmem_erase_sector         ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.989      ;
; 0.714 ; UART_Link:UART_Link1|fmem_wait_next_state.s_fmem_write_page           ; UART_Link:UART_Link1|state.s_fmem_write_page                          ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.008      ;
; 0.732 ; UART_Link:UART_Link1|state.s_fmem_control_wait                        ; UART_Link:UART_Link1|iob_fmem_enable                                  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.025      ;
; 0.734 ; UART_Link:UART_Link1|state.s_fmem_erase_sector                        ; UART_Link:UART_Link1|fmem_write_enable_next_state.s_fmem_erase_sector ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.027      ;
; 0.734 ; UART_Link:UART_Link1|state.s_fmem_control_wait                        ; UART_Link:UART_Link1|fmem_returned                                    ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.027      ;
; 0.744 ; UART_Controller:UART_Controller1|tx_baud_counter[1]                   ; UART_Controller:UART_Controller1|tx_baud_counter[1]                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.037      ;
; 0.745 ; UART_Controller:UART_Controller1|tx_baud_counter[3]                   ; UART_Controller:UART_Controller1|tx_baud_counter[3]                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; UART_Controller:UART_Controller1|tx_baud_counter[5]                   ; UART_Controller:UART_Controller1|tx_baud_counter[5]                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.038      ;
; 0.746 ; UART_Controller:UART_Controller1|tx_baud_counter[2]                   ; UART_Controller:UART_Controller1|tx_baud_counter[2]                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; UART_Controller:UART_Controller1|tx_baud_counter[4]                   ; UART_Controller:UART_Controller1|tx_baud_counter[4]                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; UART_Controller:UART_Controller1|tx_baud_counter[7]                   ; UART_Controller:UART_Controller1|tx_baud_counter[7]                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.040      ;
; 0.749 ; UART_Controller:UART_Controller1|tx_baud_counter[6]                   ; UART_Controller:UART_Controller1|tx_baud_counter[6]                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.042      ;
; 0.750 ; UART_Controller:UART_Controller1|tx_baud_counter[8]                   ; UART_Controller:UART_Controller1|tx_baud_counter[8]                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.043      ;
; 0.754 ; UART_Link:UART_Link1|fmem_wait_next_state.s_listen                    ; UART_Link:UART_Link1|state.s_listen                                   ; CLK          ; CLK         ; 0.000        ; 0.105      ; 1.071      ;
; 0.759 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]             ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]             ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.053      ;
; 0.759 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15]            ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.053      ;
; 0.760 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]             ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]             ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]             ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]             ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[11]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[11]            ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[13]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[13]            ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[19]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[19]            ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.054      ;
; 0.761 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[17]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[17]            ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[21]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[21]            ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[27]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[27]            ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[29]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[29]            ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.055      ;
; 0.762 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[2]             ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[2]             ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[6]             ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[6]             ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[7]             ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[7]             ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[9]             ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[9]             ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[16]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[16]            ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[31]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[31]            ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.056      ;
; 0.763 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[12]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[12]            ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[4]             ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[4]             ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[25]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[25]            ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]            ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[18]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[18]            ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[22]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[22]            ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23]            ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.057      ;
; 0.764 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[8]             ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[8]             ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.058      ;
; 0.764 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[10]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[10]            ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.058      ;
; 0.764 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[20]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[20]            ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.058      ;
; 0.764 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[30]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[30]            ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.058      ;
; 0.765 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[24]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[24]            ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[26]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[26]            ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.059      ;
; 0.765 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[28]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[28]            ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.059      ;
; 0.767 ; state.s_idle                                                          ; pll_reset                                                             ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.060      ;
; 0.769 ; UART_Controller:UART_Controller1|tx_baud_counter[0]                   ; UART_Controller:UART_Controller1|tx_baud_counter[0]                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.062      ;
; 0.770 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_wait_reset           ; FLASHMEM_Controller:FLASHMEM_Controller1|reset_done                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.063      ;
; 0.785 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]             ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]             ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.079      ;
; 0.786 ; UART_Link:UART_Link1|state.s_fmem_erase_sector                        ; UART_Link:UART_Link1|iob_fmem_instruction[1]                          ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.078      ;
; 0.787 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_reset_done           ; FLASHMEM_Controller:FLASHMEM_Controller1|reset_done                   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.080      ;
; 0.789 ; UART_Link:UART_Link1|state.s_fmem_write_enable                        ; UART_Link:UART_Link1|fmem_wait_next_state.s_fmem_erase_sector         ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.082      ;
; 0.790 ; UART_Link:UART_Link1|state.s_fmem_write_enable                        ; UART_Link:UART_Link1|state.s_fmem_control_wait                        ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.083      ;
; 0.792 ; UART_Link:UART_Link1|state.s_fmem_write_enable                        ; UART_Link:UART_Link1|fmem_wait_next_state.s_fmem_write_page           ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.085      ;
; 0.796 ; state.s_init_wait                                                     ; pll_reset                                                             ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.089      ;
; 0.801 ; UART_Link:UART_Link1|state.s_fmem_erase_sector                        ; UART_Link:UART_Link1|iob_fmem_instruction[5]                          ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.093      ;
; 0.809 ; UART_Link:UART_Link1|state.s_fmem_write_enable                        ; UART_Link:UART_Link1|iob_fmem_enable                                  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.102      ;
; 0.828 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_reset_done           ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_reset                ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.121      ;
; 0.860 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data           ; UART_Controller:UART_Controller1|uart_tx_count[0]                     ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.152      ;
; 0.892 ; UART_Link:UART_Link1|fmem_write_enable_next_state.s_fmem_write_page   ; UART_Link:UART_Link1|fmem_wait_next_state.s_fmem_write_page           ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.184      ;
; 0.917 ; UART_Controller:UART_Controller1|uart_tx_data                         ; UART_Controller:UART_Controller1|uart_tx_data                         ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.209      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                               ;
+-------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                 ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.453 ; DRAM_Controller:DRAM_Controller1|iob_cke                ; DRAM_Controller:DRAM_Controller1|iob_cke                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.644 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.937      ;
; 0.645 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.938      ;
; 0.647 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.940      ;
; 0.686 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.979      ;
; 0.719 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.012      ;
; 0.730 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.023      ;
; 0.744 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.038      ;
; 0.745 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.039      ;
; 0.762 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.056      ;
; 0.764 ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.058      ;
; 0.764 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.058      ;
; 0.770 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.064      ;
; 0.790 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.083      ;
; 0.790 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.083      ;
; 0.809 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.102      ;
; 0.998 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.291      ;
; 1.001 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.294      ;
; 1.099 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.393      ;
; 1.107 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.401      ;
; 1.108 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.402      ;
; 1.116 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.410      ;
; 1.117 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.411      ;
; 1.125 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.419      ;
; 1.134 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.428      ;
; 1.137 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1      ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.430      ;
; 1.188 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_address[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.480      ;
; 1.190 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.482      ;
; 1.191 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.483      ;
; 1.200 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.494      ;
; 1.201 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.495      ;
; 1.206 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.500      ;
; 1.207 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.501      ;
; 1.230 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.524      ;
; 1.231 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.525      ;
; 1.239 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.533      ;
; 1.240 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.534      ;
; 1.248 ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.542      ;
; 1.248 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.542      ;
; 1.248 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.542      ;
; 1.254 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.548      ;
; 1.256 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.550      ;
; 1.257 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.551      ;
; 1.257 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.551      ;
; 1.261 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.555      ;
; 1.262 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.556      ;
; 1.265 ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.559      ;
; 1.305 ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.599      ;
; 1.329 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_cke                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.621      ;
; 1.332 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.624      ;
; 1.371 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.665      ;
; 1.376 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.668      ;
; 1.380 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.674      ;
; 1.387 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.681      ;
; 1.388 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.682      ;
; 1.397 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.691      ;
; 1.405 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.699      ;
; 1.431 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.725      ;
; 1.431 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.725      ;
; 1.472 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.766      ;
; 1.477 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.771      ;
; 1.478 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.772      ;
; 1.483 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.776      ;
; 1.510 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.804      ;
; 1.528 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.822      ;
; 1.558 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.851      ;
; 1.561 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.874      ;
; 1.569 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.861      ;
; 1.589 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.883      ;
; 1.612 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.906      ;
; 1.613 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.907      ;
; 1.618 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.912      ;
; 1.619 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.913      ;
; 1.638 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.932      ;
; 1.651 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.945      ;
; 1.656 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.948      ;
; 1.668 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.962      ;
; 1.673 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.986      ;
; 1.679 ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.973      ;
; 1.683 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.996      ;
; 1.725 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.019      ;
; 1.727 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.021      ;
; 1.732 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.026      ;
; 1.733 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.027      ;
; 1.779 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.073      ;
; 1.780 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.074      ;
; 1.782 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.076      ;
; 1.784 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.078      ;
; 1.786 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.080      ;
; 1.787 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.081      ;
; 1.791 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.085      ;
; 1.792 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 2.105      ;
; 1.792 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.086      ;
; 1.803 ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.097      ;
; 1.809 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.101      ;
; 1.812 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 2.125      ;
; 1.819 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 2.113      ;
+-------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 122.19 MHz ; 122.19 MHz      ; CLK                                                  ;      ;
; 186.19 MHz ; 186.19 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; CLK                                                  ; -3.475 ; -9.769        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -3.373 ; -72.659       ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; CLK                                                  ; 0.401 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.519  ; 0.000         ;
; CLK                                                  ; 10.188 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                                    ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -3.475 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; state.s_idle                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.854      ; 5.580      ;
; -3.475 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; uart_link_enable                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.854      ; 5.580      ;
; -2.819 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; state.s_init_wait                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.854      ; 4.924      ;
; 7.206  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi          ; CLK                                                  ; CLK         ; 10.416       ; -0.065     ; 3.147      ;
; 7.543  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]           ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi          ; CLK                                                  ; CLK         ; 10.416       ; -0.065     ; 2.810      ;
; 7.714  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_opcode[2]            ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi          ; CLK                                                  ; CLK         ; 10.416       ; -0.049     ; 2.655      ;
; 8.019  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[2]           ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi          ; CLK                                                  ; CLK         ; 10.416       ; -0.065     ; 2.334      ;
; 8.195  ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_finish ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi          ; CLK                                                  ; CLK         ; 10.416       ; -0.053     ; 2.170      ;
; 8.282  ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_null   ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi          ; CLK                                                  ; CLK         ; 10.416       ; -0.048     ; 2.088      ;
; 8.495  ; FLASHMEM_Controller:FLASHMEM_Controller1|sck_sched_fall             ; FLASHMEM_Controller:FLASHMEM_Controller1|sck_en_fall       ; CLK                                                  ; CLK         ; 10.416       ; -0.047     ; 1.876      ;
; 8.526  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_opcode[0]            ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi          ; CLK                                                  ; CLK         ; 10.416       ; -0.049     ; 1.843      ;
; 8.564  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_opcode[5]            ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi          ; CLK                                                  ; CLK         ; 10.416       ; -0.049     ; 1.805      ;
; 8.890  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_opcode[1]            ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi          ; CLK                                                  ; CLK         ; 10.416       ; -0.049     ; 1.479      ;
; 9.098  ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_opcode ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi          ; CLK                                                  ; CLK         ; 10.416       ; -0.048     ; 1.272      ;
; 12.649 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[12] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 8.112      ;
; 12.649 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[4]  ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 8.112      ;
; 12.649 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[8]  ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 8.112      ;
; 12.649 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 8.112      ;
; 12.649 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 8.112      ;
; 12.649 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[2]  ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 8.112      ;
; 12.649 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]  ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 8.112      ;
; 12.649 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]  ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 8.112      ;
; 12.649 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[6]  ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 8.112      ;
; 12.649 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[7]  ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 8.112      ;
; 12.649 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[10] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 8.112      ;
; 12.649 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[9]  ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 8.112      ;
; 12.649 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[11] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 8.112      ;
; 12.649 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[13] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 8.112      ;
; 12.649 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 8.112      ;
; 12.649 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 8.112      ;
; 12.850 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[12] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 7.911      ;
; 12.850 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[4]  ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 7.911      ;
; 12.850 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[8]  ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 7.911      ;
; 12.850 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 7.911      ;
; 12.850 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 7.911      ;
; 12.850 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[2]  ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 7.911      ;
; 12.850 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]  ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 7.911      ;
; 12.850 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]  ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 7.911      ;
; 12.850 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[6]  ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 7.911      ;
; 12.850 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[7]  ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 7.911      ;
; 12.850 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[10] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 7.911      ;
; 12.850 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[9]  ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 7.911      ;
; 12.850 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[11] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 7.911      ;
; 12.850 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[13] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 7.911      ;
; 12.850 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 7.911      ;
; 12.850 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 7.911      ;
; 12.894 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[25] ; CLK                                                  ; CLK         ; 20.833       ; -0.086     ; 7.855      ;
; 12.894 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[16] ; CLK                                                  ; CLK         ; 20.833       ; -0.086     ; 7.855      ;
; 12.894 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[17] ; CLK                                                  ; CLK         ; 20.833       ; -0.086     ; 7.855      ;
; 12.894 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[18] ; CLK                                                  ; CLK         ; 20.833       ; -0.086     ; 7.855      ;
; 12.894 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[19] ; CLK                                                  ; CLK         ; 20.833       ; -0.086     ; 7.855      ;
; 12.894 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[20] ; CLK                                                  ; CLK         ; 20.833       ; -0.086     ; 7.855      ;
; 12.894 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[21] ; CLK                                                  ; CLK         ; 20.833       ; -0.086     ; 7.855      ;
; 12.894 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[22] ; CLK                                                  ; CLK         ; 20.833       ; -0.086     ; 7.855      ;
; 12.894 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23] ; CLK                                                  ; CLK         ; 20.833       ; -0.086     ; 7.855      ;
; 12.894 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[24] ; CLK                                                  ; CLK         ; 20.833       ; -0.086     ; 7.855      ;
; 12.894 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[26] ; CLK                                                  ; CLK         ; 20.833       ; -0.086     ; 7.855      ;
; 12.894 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[27] ; CLK                                                  ; CLK         ; 20.833       ; -0.086     ; 7.855      ;
; 12.894 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[29] ; CLK                                                  ; CLK         ; 20.833       ; -0.086     ; 7.855      ;
; 12.894 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[28] ; CLK                                                  ; CLK         ; 20.833       ; -0.086     ; 7.855      ;
; 12.894 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[30] ; CLK                                                  ; CLK         ; 20.833       ; -0.086     ; 7.855      ;
; 12.894 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[31] ; CLK                                                  ; CLK         ; 20.833       ; -0.086     ; 7.855      ;
; 13.052 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[12] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 7.709      ;
; 13.052 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[4]  ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 7.709      ;
; 13.052 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[8]  ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 7.709      ;
; 13.052 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 7.709      ;
; 13.052 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 7.709      ;
; 13.052 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[2]  ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 7.709      ;
; 13.052 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]  ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 7.709      ;
; 13.052 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]  ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 7.709      ;
; 13.052 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[6]  ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 7.709      ;
; 13.052 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[7]  ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 7.709      ;
; 13.052 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[10] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 7.709      ;
; 13.052 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[9]  ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 7.709      ;
; 13.052 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[11] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 7.709      ;
; 13.052 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[13] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 7.709      ;
; 13.052 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 7.709      ;
; 13.052 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 7.709      ;
; 13.095 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[25] ; CLK                                                  ; CLK         ; 20.833       ; -0.086     ; 7.654      ;
; 13.095 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[16] ; CLK                                                  ; CLK         ; 20.833       ; -0.086     ; 7.654      ;
; 13.095 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[17] ; CLK                                                  ; CLK         ; 20.833       ; -0.086     ; 7.654      ;
; 13.095 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[18] ; CLK                                                  ; CLK         ; 20.833       ; -0.086     ; 7.654      ;
; 13.095 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[19] ; CLK                                                  ; CLK         ; 20.833       ; -0.086     ; 7.654      ;
; 13.095 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[20] ; CLK                                                  ; CLK         ; 20.833       ; -0.086     ; 7.654      ;
; 13.095 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[21] ; CLK                                                  ; CLK         ; 20.833       ; -0.086     ; 7.654      ;
; 13.095 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[22] ; CLK                                                  ; CLK         ; 20.833       ; -0.086     ; 7.654      ;
; 13.095 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23] ; CLK                                                  ; CLK         ; 20.833       ; -0.086     ; 7.654      ;
; 13.095 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[24] ; CLK                                                  ; CLK         ; 20.833       ; -0.086     ; 7.654      ;
; 13.095 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[26] ; CLK                                                  ; CLK         ; 20.833       ; -0.086     ; 7.654      ;
; 13.095 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[27] ; CLK                                                  ; CLK         ; 20.833       ; -0.086     ; 7.654      ;
; 13.095 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[29] ; CLK                                                  ; CLK         ; 20.833       ; -0.086     ; 7.654      ;
; 13.095 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[28] ; CLK                                                  ; CLK         ; 20.833       ; -0.086     ; 7.654      ;
; 13.095 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[30] ; CLK                                                  ; CLK         ; 20.833       ; -0.086     ; 7.654      ;
; 13.095 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[31] ; CLK                                                  ; CLK         ; 20.833       ; -0.086     ; 7.654      ;
; 13.109 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[12] ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 7.652      ;
; 13.109 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[4]  ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 7.652      ;
; 13.109 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[8]  ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 7.652      ;
; 13.109 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 7.652      ;
; 13.109 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 7.652      ;
; 13.109 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[2]  ; CLK                                                  ; CLK         ; 20.833       ; -0.074     ; 7.652      ;
+--------+---------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                ;
+--------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -3.373 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 1.327      ;
; -3.373 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 1.327      ;
; -3.373 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 1.327      ;
; -3.007 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 0.961      ;
; -3.006 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 0.960      ;
; -3.005 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 0.959      ;
; -3.004 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 0.958      ;
; -3.003 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 0.957      ;
; -3.002 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 0.956      ;
; -2.999 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 0.953      ;
; -2.998 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 0.952      ;
; -2.992 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 0.946      ;
; -2.740 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.869     ; 1.140      ;
; -2.739 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.869     ; 1.139      ;
; -2.738 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.869     ; 1.138      ;
; -2.737 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.869     ; 1.137      ;
; -2.736 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.869     ; 1.136      ;
; -2.735 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.869     ; 1.135      ;
; -2.734 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.869     ; 1.134      ;
; -2.731 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.869     ; 1.131      ;
; -2.730 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.869     ; 1.130      ;
; -2.728 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.869     ; 1.128      ;
; -2.727 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.869     ; 1.127      ;
; -2.725 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.869     ; 1.125      ;
; -2.724 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.869     ; 1.124      ;
; 2.321  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.533     ; 4.840      ;
; 2.360  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.533     ; 4.801      ;
; 2.379  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.533     ; 4.782      ;
; 2.468  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.533     ; 4.693      ;
; 2.531  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.533     ; 4.630      ;
; 2.542  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.533     ; 4.619      ;
; 2.630  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.533     ; 4.531      ;
; 2.662  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.538     ; 4.494      ;
; 2.662  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.533     ; 4.499      ;
; 2.683  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.533     ; 4.478      ;
; 2.701  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.538     ; 4.455      ;
; 2.720  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.538     ; 4.436      ;
; 2.726  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.538     ; 4.430      ;
; 2.765  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.538     ; 4.391      ;
; 2.784  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.538     ; 4.372      ;
; 2.796  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.533     ; 4.365      ;
; 2.809  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.538     ; 4.347      ;
; 2.837  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.537     ; 4.320      ;
; 2.846  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.533     ; 4.315      ;
; 2.872  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.538     ; 4.284      ;
; 2.873  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.538     ; 4.283      ;
; 2.876  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.537     ; 4.281      ;
; 2.883  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.538     ; 4.273      ;
; 2.895  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.537     ; 4.262      ;
; 2.936  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.538     ; 4.220      ;
; 2.947  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.538     ; 4.209      ;
; 2.971  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.538     ; 4.185      ;
; 2.977  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.538     ; 4.179      ;
; 2.984  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.537     ; 4.173      ;
; 3.003  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.538     ; 4.153      ;
; 3.016  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.538     ; 4.140      ;
; 3.024  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.538     ; 4.132      ;
; 3.035  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.538     ; 4.121      ;
; 3.035  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.538     ; 4.121      ;
; 3.047  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.537     ; 4.110      ;
; 3.058  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.537     ; 4.099      ;
; 3.067  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.538     ; 4.089      ;
; 3.088  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.538     ; 4.068      ;
; 3.124  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.538     ; 4.032      ;
; 3.137  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.538     ; 4.019      ;
; 3.146  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.537     ; 4.011      ;
; 3.173  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.537     ; 3.984      ;
; 3.174  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.537     ; 3.983      ;
; 3.178  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.537     ; 3.979      ;
; 3.187  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.538     ; 3.969      ;
; 3.187  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.538     ; 3.969      ;
; 3.198  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.538     ; 3.958      ;
; 3.199  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.537     ; 3.958      ;
; 3.201  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.538     ; 3.955      ;
; 3.212  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.537     ; 3.945      ;
; 3.213  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.537     ; 3.944      ;
; 3.231  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.537     ; 3.926      ;
; 3.232  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.537     ; 3.925      ;
; 3.251  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.538     ; 3.905      ;
; 3.286  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.538     ; 3.870      ;
; 3.312  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.537     ; 3.845      ;
; 3.318  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.538     ; 3.838      ;
; 3.320  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.537     ; 3.837      ;
; 3.321  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.537     ; 3.836      ;
; 3.339  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.538     ; 3.817      ;
; 3.349  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.538     ; 3.807      ;
; 3.362  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.537     ; 3.795      ;
; 3.372  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|iob_address[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.538     ; 3.784      ;
; 3.383  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.537     ; 3.774      ;
; 3.384  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.537     ; 3.773      ;
; 3.388  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.538     ; 3.768      ;
; 3.394  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.537     ; 3.763      ;
; 3.395  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.537     ; 3.762      ;
; 3.407  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.538     ; 3.749      ;
; 3.411  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|iob_address[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.538     ; 3.745      ;
; 3.430  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|iob_address[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.538     ; 3.726      ;
; 3.452  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.538     ; 3.704      ;
; 3.482  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.537     ; 3.675      ;
; 3.483  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.537     ; 3.674      ;
; 3.496  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.538     ; 3.660      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.401 ; pll_reset                                                             ; pll_reset                                                             ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|sck_en                       ; FLASHMEM_Controller:FLASHMEM_Controller1|sck_en                       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|sck_sched_fall               ; FLASHMEM_Controller:FLASHMEM_Controller1|sck_sched_fall               ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_flash_cs                 ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_flash_cs                 ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_stop_bit       ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_stop_bit       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data           ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data           ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Controller:UART_Controller1|uart_tx_count[2]                     ; UART_Controller:UART_Controller1|uart_tx_count[2]                     ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Controller:UART_Controller1|uart_tx_count[1]                     ; UART_Controller:UART_Controller1|uart_tx_count[1]                     ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_wait_reset           ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_wait_reset           ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_control              ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_control              ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|reset_done                   ; FLASHMEM_Controller:FLASHMEM_Controller1|reset_done                   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_status[0]              ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_status[0]              ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|busy_wait                    ; FLASHMEM_Controller:FLASHMEM_Controller1|busy_wait                    ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_addr     ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_addr     ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; UART_Link:UART_Link1|iob_fmem_enable                                  ; UART_Link:UART_Link1|iob_fmem_enable                                  ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Link:UART_Link1|fmem_returned                                    ; UART_Link:UART_Link1|fmem_returned                                    ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Link:UART_Link1|state.s_listen                                   ; UART_Link:UART_Link1|state.s_listen                                   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Link:UART_Link1|fmem_fsm_jumping                                 ; UART_Link:UART_Link1|fmem_fsm_jumping                                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Link:UART_Link1|fmem_write_enable_next_state.s_listen            ; UART_Link:UART_Link1|fmem_write_enable_next_state.s_listen            ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; UART_Controller:UART_Controller1|uart_tx_count[0]                     ; UART_Controller:UART_Controller1|uart_tx_count[0]                     ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_reset                ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_reset                ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.684      ;
; 0.456 ; UART_Controller:UART_Controller1|tx_baud_counter[9]                   ; UART_Controller:UART_Controller1|tx_baud_counter[9]                   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.724      ;
; 0.460 ; state.s_init_pll                                                      ; pll_reset                                                             ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.728      ;
; 0.461 ; state.s_init_pll                                                      ; state.s_init                                                          ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.729      ;
; 0.462 ; UART_Controller:UART_Controller1|uart_tx_count[0]                     ; UART_Controller:UART_Controller1|uart_tx_count[2]                     ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.730      ;
; 0.462 ; UART_Controller:UART_Controller1|uart_tx_count[0]                     ; UART_Controller:UART_Controller1|uart_tx_count[1]                     ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.730      ;
; 0.479 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_reset                ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_reset_done           ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.747      ;
; 0.479 ; UART_Link:UART_Link1|fmem_returned                                    ; UART_Link:UART_Link1|fmem_fsm_jumping                                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.746      ;
; 0.501 ; UART_Link:UART_Link1|fmem_returned                                    ; UART_Link:UART_Link1|state.s_fmem_control_wait                        ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.768      ;
; 0.507 ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_finish   ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_status[0]              ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.775      ;
; 0.507 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_control              ; FLASHMEM_Controller:FLASHMEM_Controller1|busy_wait                    ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.775      ;
; 0.519 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_idle                 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_control              ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.787      ;
; 0.521 ; UART_Link:UART_Link1|state.s_fmem_write_enable                        ; UART_Link:UART_Link1|iob_fmem_instruction[2]                          ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.788      ;
; 0.521 ; UART_Link:UART_Link1|state.s_fmem_write_enable                        ; UART_Link:UART_Link1|fmem_wait_next_state.s_listen                    ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.788      ;
; 0.526 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_control              ; FLASHMEM_Controller:FLASHMEM_Controller1|ready                        ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.794      ;
; 0.529 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_control              ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_idle                 ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.797      ;
; 0.600 ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_null     ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_opcode   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.868      ;
; 0.607 ; UART_Link:UART_Link1|fmem_wait_next_state.s_fmem_erase_sector         ; UART_Link:UART_Link1|state.s_fmem_erase_sector                        ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.876      ;
; 0.609 ; UART_Link:UART_Link1|state.s_fmem_erase_sector                        ; UART_Link:UART_Link1|fmem_write_enable_next_state.s_fmem_write_page   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.876      ;
; 0.623 ; UART_Link:UART_Link1|fmem_write_enable_next_state.s_fmem_erase_sector ; UART_Link:UART_Link1|fmem_wait_next_state.s_fmem_erase_sector         ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.888      ;
; 0.630 ; UART_Link:UART_Link1|fmem_wait_next_state.s_fmem_write_page           ; UART_Link:UART_Link1|state.s_fmem_write_page                          ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.899      ;
; 0.654 ; UART_Link:UART_Link1|state.s_fmem_control_wait                        ; UART_Link:UART_Link1|fmem_returned                                    ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.921      ;
; 0.677 ; UART_Link:UART_Link1|state.s_fmem_erase_sector                        ; UART_Link:UART_Link1|fmem_write_enable_next_state.s_fmem_erase_sector ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.944      ;
; 0.685 ; UART_Link:UART_Link1|state.s_fmem_control_wait                        ; UART_Link:UART_Link1|iob_fmem_enable                                  ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.952      ;
; 0.691 ; UART_Link:UART_Link1|fmem_wait_next_state.s_listen                    ; UART_Link:UART_Link1|state.s_listen                                   ; CLK          ; CLK         ; 0.000        ; 0.094      ; 0.980      ;
; 0.693 ; UART_Controller:UART_Controller1|tx_baud_counter[1]                   ; UART_Controller:UART_Controller1|tx_baud_counter[1]                   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.961      ;
; 0.693 ; UART_Controller:UART_Controller1|tx_baud_counter[4]                   ; UART_Controller:UART_Controller1|tx_baud_counter[4]                   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.961      ;
; 0.693 ; UART_Controller:UART_Controller1|tx_baud_counter[5]                   ; UART_Controller:UART_Controller1|tx_baud_counter[5]                   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.961      ;
; 0.694 ; UART_Controller:UART_Controller1|tx_baud_counter[3]                   ; UART_Controller:UART_Controller1|tx_baud_counter[3]                   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; UART_Controller:UART_Controller1|tx_baud_counter[2]                   ; UART_Controller:UART_Controller1|tx_baud_counter[2]                   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.962      ;
; 0.696 ; UART_Controller:UART_Controller1|tx_baud_counter[7]                   ; UART_Controller:UART_Controller1|tx_baud_counter[7]                   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.964      ;
; 0.698 ; UART_Controller:UART_Controller1|tx_baud_counter[8]                   ; UART_Controller:UART_Controller1|tx_baud_counter[8]                   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.966      ;
; 0.699 ; UART_Controller:UART_Controller1|tx_baud_counter[6]                   ; UART_Controller:UART_Controller1|tx_baud_counter[6]                   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.967      ;
; 0.703 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]             ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]             ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.972      ;
; 0.703 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]             ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]             ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.972      ;
; 0.703 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[13]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[13]            ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.972      ;
; 0.703 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15]            ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.972      ;
; 0.704 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[11]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[11]            ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.973      ;
; 0.705 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]             ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]             ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.974      ;
; 0.705 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[19]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[19]            ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[21]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[21]            ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[29]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[29]            ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[6]             ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[6]             ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.975      ;
; 0.706 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[9]             ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[9]             ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.975      ;
; 0.706 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[17]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[17]            ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[27]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[27]            ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[7]             ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[7]             ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.976      ;
; 0.707 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[22]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[22]            ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[31]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[31]            ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[2]             ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[2]             ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.977      ;
; 0.708 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[25]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[25]            ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]            ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.977      ;
; 0.708 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23]            ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[12]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[12]            ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.978      ;
; 0.709 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[4]             ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[4]             ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.978      ;
; 0.709 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[10]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[10]            ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.978      ;
; 0.709 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[16]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[16]            ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.977      ;
; 0.710 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[8]             ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[8]             ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.979      ;
; 0.710 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[18]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[18]            ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.978      ;
; 0.711 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[20]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[20]            ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[26]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[26]            ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[28]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[28]            ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[30]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[30]            ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.979      ;
; 0.712 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[24]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[24]            ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.980      ;
; 0.715 ; UART_Link:UART_Link1|state.s_fmem_erase_sector                        ; UART_Link:UART_Link1|iob_fmem_instruction[5]                          ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.980      ;
; 0.719 ; UART_Controller:UART_Controller1|tx_baud_counter[0]                   ; UART_Controller:UART_Controller1|tx_baud_counter[0]                   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.987      ;
; 0.720 ; state.s_idle                                                          ; pll_reset                                                             ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.988      ;
; 0.722 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_wait_reset           ; FLASHMEM_Controller:FLASHMEM_Controller1|reset_done                   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.990      ;
; 0.731 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]             ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]             ; CLK          ; CLK         ; 0.000        ; 0.074      ; 1.000      ;
; 0.731 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_reset_done           ; FLASHMEM_Controller:FLASHMEM_Controller1|reset_done                   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.999      ;
; 0.737 ; UART_Link:UART_Link1|state.s_fmem_write_enable                        ; UART_Link:UART_Link1|fmem_wait_next_state.s_fmem_erase_sector         ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.004      ;
; 0.738 ; UART_Link:UART_Link1|state.s_fmem_write_enable                        ; UART_Link:UART_Link1|state.s_fmem_control_wait                        ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.005      ;
; 0.740 ; UART_Link:UART_Link1|state.s_fmem_write_enable                        ; UART_Link:UART_Link1|fmem_wait_next_state.s_fmem_write_page           ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.007      ;
; 0.744 ; UART_Link:UART_Link1|state.s_fmem_erase_sector                        ; UART_Link:UART_Link1|iob_fmem_instruction[1]                          ; CLK          ; CLK         ; 0.000        ; 0.070      ; 1.009      ;
; 0.744 ; state.s_init_wait                                                     ; pll_reset                                                             ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.012      ;
; 0.760 ; UART_Link:UART_Link1|state.s_fmem_write_enable                        ; UART_Link:UART_Link1|iob_fmem_enable                                  ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.027      ;
; 0.766 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_reset_done           ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_reset                ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.034      ;
; 0.805 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data           ; UART_Controller:UART_Controller1|uart_tx_count[0]                     ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.073      ;
; 0.812 ; UART_Link:UART_Link1|fmem_write_enable_next_state.s_fmem_write_page   ; UART_Link:UART_Link1|fmem_wait_next_state.s_fmem_write_page           ; CLK          ; CLK         ; 0.000        ; 0.070      ; 1.077      ;
; 0.833 ; UART_Link:UART_Link1|state.s_fmem_control_wait                        ; UART_Link:UART_Link1|state.s_fmem_erase_sector                        ; CLK          ; CLK         ; 0.000        ; 0.074      ; 1.102      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                ;
+-------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                 ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.401 ; DRAM_Controller:DRAM_Controller1|iob_cke                ; DRAM_Controller:DRAM_Controller1|iob_cke                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.600 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.868      ;
; 0.601 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.869      ;
; 0.602 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.870      ;
; 0.638 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.906      ;
; 0.641 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.909      ;
; 0.649 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.917      ;
; 0.694 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.961      ;
; 0.696 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.963      ;
; 0.709 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.712 ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.722 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.989      ;
; 0.734 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.002      ;
; 0.735 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.003      ;
; 0.756 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.024      ;
; 0.907 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.175      ;
; 0.907 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.175      ;
; 1.016 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.283      ;
; 1.017 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.284      ;
; 1.020 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.287      ;
; 1.030 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.297      ;
; 1.031 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.298      ;
; 1.033 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.300      ;
; 1.046 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.313      ;
; 1.065 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_address[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.332      ;
; 1.065 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1      ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.333      ;
; 1.067 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.334      ;
; 1.068 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.335      ;
; 1.115 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.382      ;
; 1.117 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.384      ;
; 1.121 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.388      ;
; 1.122 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.389      ;
; 1.123 ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.390      ;
; 1.127 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.394      ;
; 1.128 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.395      ;
; 1.138 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.405      ;
; 1.139 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.406      ;
; 1.139 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.406      ;
; 1.142 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.409      ;
; 1.152 ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.419      ;
; 1.153 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.420      ;
; 1.154 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.421      ;
; 1.157 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.424      ;
; 1.159 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.426      ;
; 1.164 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.431      ;
; 1.165 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.432      ;
; 1.180 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_cke                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.447      ;
; 1.184 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.451      ;
; 1.218 ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.485      ;
; 1.225 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.492      ;
; 1.237 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.504      ;
; 1.250 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.517      ;
; 1.261 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.528      ;
; 1.261 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.528      ;
; 1.274 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.541      ;
; 1.276 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.543      ;
; 1.336 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.603      ;
; 1.336 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.603      ;
; 1.361 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.628      ;
; 1.380 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.647      ;
; 1.382 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.649      ;
; 1.385 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.652      ;
; 1.386 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.654      ;
; 1.386 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.653      ;
; 1.393 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.679      ;
; 1.426 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.694      ;
; 1.433 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.705      ;
; 1.445 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.712      ;
; 1.481 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.748      ;
; 1.491 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.758      ;
; 1.497 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.783      ;
; 1.499 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.771      ;
; 1.505 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.772      ;
; 1.508 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.775      ;
; 1.509 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.776      ;
; 1.510 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.796      ;
; 1.514 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.781      ;
; 1.515 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.782      ;
; 1.536 ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.803      ;
; 1.582 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.854      ;
; 1.584 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.851      ;
; 1.586 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.853      ;
; 1.591 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.858      ;
; 1.592 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.859      ;
; 1.598 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.884      ;
; 1.614 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.900      ;
; 1.622 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.889      ;
; 1.626 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.912      ;
; 1.641 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.908      ;
; 1.643 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.910      ;
; 1.644 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.911      ;
; 1.646 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.913      ;
; 1.648 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.915      ;
; 1.651 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.918      ;
; 1.652 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.919      ;
; 1.657 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 1.943      ;
+-------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.659 ; -37.197       ;
; CLK                                                  ; -1.178 ; -3.336        ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.185 ; 0.000         ;
; CLK                                                  ; 0.186 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.620 ; 0.000         ;
; CLK                                                  ; 9.812 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                ;
+--------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -1.659 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.329     ; 0.584      ;
; -1.659 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.329     ; 0.584      ;
; -1.659 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.329     ; 0.584      ;
; -1.527 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.329     ; 0.452      ;
; -1.526 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.329     ; 0.451      ;
; -1.526 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.329     ; 0.451      ;
; -1.525 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.329     ; 0.450      ;
; -1.524 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.329     ; 0.449      ;
; -1.524 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.329     ; 0.449      ;
; -1.521 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.329     ; 0.446      ;
; -1.520 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.329     ; 0.445      ;
; -1.513 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2      ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.329     ; 0.438      ;
; -1.432 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.137     ; 0.549      ;
; -1.431 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.137     ; 0.548      ;
; -1.430 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.137     ; 0.547      ;
; -1.429 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.137     ; 0.546      ;
; -1.428 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.137     ; 0.545      ;
; -1.427 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.137     ; 0.544      ;
; -1.426 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.137     ; 0.543      ;
; -1.422 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.137     ; 0.539      ;
; -1.421 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.137     ; 0.538      ;
; -1.419 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.137     ; 0.536      ;
; -1.418 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.137     ; 0.535      ;
; -1.416 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.137     ; 0.533      ;
; -1.415 ; restart_system                                          ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.137     ; 0.532      ;
; 5.247  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.236     ; 2.196      ;
; 5.278  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.236     ; 2.165      ;
; 5.284  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.236     ; 2.159      ;
; 5.325  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.236     ; 2.118      ;
; 5.342  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.236     ; 2.101      ;
; 5.366  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.236     ; 2.077      ;
; 5.367  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.236     ; 2.076      ;
; 5.393  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.236     ; 2.050      ;
; 5.419  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.240     ; 2.020      ;
; 5.425  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.240     ; 2.014      ;
; 5.441  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.240     ; 1.998      ;
; 5.442  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.236     ; 2.001      ;
; 5.450  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.240     ; 1.989      ;
; 5.452  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.240     ; 1.987      ;
; 5.456  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.240     ; 1.983      ;
; 5.460  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.236     ; 1.983      ;
; 5.485  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.236     ; 1.958      ;
; 5.497  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.240     ; 1.942      ;
; 5.503  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.240     ; 1.936      ;
; 5.514  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.240     ; 1.925      ;
; 5.520  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.238     ; 1.921      ;
; 5.520  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.240     ; 1.919      ;
; 5.538  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.240     ; 1.901      ;
; 5.539  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.240     ; 1.900      ;
; 5.544  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.240     ; 1.895      ;
; 5.545  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.240     ; 1.894      ;
; 5.551  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.240     ; 1.888      ;
; 5.551  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.238     ; 1.890      ;
; 5.557  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.238     ; 1.884      ;
; 5.565  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.240     ; 1.874      ;
; 5.566  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.240     ; 1.873      ;
; 5.597  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.240     ; 1.842      ;
; 5.598  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.238     ; 1.843      ;
; 5.599  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.240     ; 1.840      ;
; 5.614  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.240     ; 1.825      ;
; 5.615  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.238     ; 1.826      ;
; 5.620  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.240     ; 1.819      ;
; 5.632  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.240     ; 1.807      ;
; 5.638  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.240     ; 1.801      ;
; 5.639  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.238     ; 1.802      ;
; 5.640  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.238     ; 1.801      ;
; 5.644  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.240     ; 1.795      ;
; 5.657  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.240     ; 1.782      ;
; 5.661  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.240     ; 1.778      ;
; 5.663  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.240     ; 1.776      ;
; 5.666  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.238     ; 1.775      ;
; 5.685  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.240     ; 1.754      ;
; 5.686  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.240     ; 1.753      ;
; 5.691  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.238     ; 1.750      ;
; 5.691  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.238     ; 1.750      ;
; 5.709  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.240     ; 1.730      ;
; 5.715  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.238     ; 1.726      ;
; 5.722  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.238     ; 1.719      ;
; 5.722  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.238     ; 1.719      ;
; 5.728  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.240     ; 1.711      ;
; 5.728  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.238     ; 1.713      ;
; 5.728  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.238     ; 1.713      ;
; 5.733  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.238     ; 1.708      ;
; 5.740  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; DRAM_Controller:DRAM_Controller1|iob_address[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.240     ; 1.699      ;
; 5.748  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.240     ; 1.691      ;
; 5.758  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.238     ; 1.683      ;
; 5.759  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.240     ; 1.680      ;
; 5.760  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|iob_address[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.240     ; 1.679      ;
; 5.761  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.240     ; 1.678      ;
; 5.769  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.236     ; 1.674      ;
; 5.769  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.238     ; 1.672      ;
; 5.769  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.238     ; 1.672      ;
; 5.771  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|iob_address[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.240     ; 1.668      ;
; 5.779  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.240     ; 1.660      ;
; 5.786  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.238     ; 1.655      ;
; 5.786  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.238     ; 1.655      ;
; 5.804  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.240     ; 1.635      ;
; 5.806  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.240     ; 1.633      ;
; 5.810  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.238     ; 1.631      ;
; 5.810  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.238     ; 1.631      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                                    ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -1.178 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; state.s_idle                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.079      ; 2.493      ;
; -1.178 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; uart_link_enable                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.079      ; 2.493      ;
; -0.980 ; DRAM_Controller:DRAM_Controller1|ready_for_new                      ; state.s_init_wait                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.079      ; 2.295      ;
; 9.320  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi          ; CLK                                                  ; CLK         ; 10.416       ; 0.351      ; 1.434      ;
; 9.501  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]           ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi          ; CLK                                                  ; CLK         ; 10.416       ; 0.351      ; 1.253      ;
; 9.554  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_opcode[2]            ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi          ; CLK                                                  ; CLK         ; 10.416       ; 0.358      ; 1.207      ;
; 9.671  ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[2]           ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi          ; CLK                                                  ; CLK         ; 10.416       ; 0.351      ; 1.083      ;
; 9.754  ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_finish ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi          ; CLK                                                  ; CLK         ; 10.416       ; 0.356      ; 1.005      ;
; 9.798  ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_null   ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi          ; CLK                                                  ; CLK         ; 10.416       ; 0.359      ; 0.964      ;
; 9.899  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_opcode[5]            ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi          ; CLK                                                  ; CLK         ; 10.416       ; 0.358      ; 0.862      ;
; 9.908  ; FLASHMEM_Controller:FLASHMEM_Controller1|sck_sched_fall             ; FLASHMEM_Controller:FLASHMEM_Controller1|sck_en_fall       ; CLK                                                  ; CLK         ; 10.416       ; 0.362      ; 0.857      ;
; 9.942  ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_opcode[0]            ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi          ; CLK                                                  ; CLK         ; 10.416       ; 0.358      ; 0.819      ;
; 10.063 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_opcode[1]            ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi          ; CLK                                                  ; CLK         ; 10.416       ; 0.358      ; 0.698      ;
; 10.185 ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_opcode ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_mosi          ; CLK                                                  ; CLK         ; 10.416       ; 0.359      ; 0.577      ;
; 17.117 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[12] ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 3.666      ;
; 17.117 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[4]  ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 3.666      ;
; 17.117 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[8]  ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 3.666      ;
; 17.117 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 3.666      ;
; 17.117 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 3.666      ;
; 17.117 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[2]  ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 3.666      ;
; 17.117 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]  ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 3.666      ;
; 17.117 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]  ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 3.666      ;
; 17.117 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[6]  ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 3.666      ;
; 17.117 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[7]  ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 3.666      ;
; 17.117 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[10] ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 3.666      ;
; 17.117 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[9]  ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 3.666      ;
; 17.117 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[11] ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 3.666      ;
; 17.117 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[13] ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 3.666      ;
; 17.117 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 3.666      ;
; 17.117 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15] ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 3.666      ;
; 17.243 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[25] ; CLK                                                  ; CLK         ; 20.833       ; -0.043     ; 3.534      ;
; 17.243 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[16] ; CLK                                                  ; CLK         ; 20.833       ; -0.043     ; 3.534      ;
; 17.243 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[17] ; CLK                                                  ; CLK         ; 20.833       ; -0.043     ; 3.534      ;
; 17.243 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[18] ; CLK                                                  ; CLK         ; 20.833       ; -0.043     ; 3.534      ;
; 17.243 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[19] ; CLK                                                  ; CLK         ; 20.833       ; -0.043     ; 3.534      ;
; 17.243 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[20] ; CLK                                                  ; CLK         ; 20.833       ; -0.043     ; 3.534      ;
; 17.243 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[21] ; CLK                                                  ; CLK         ; 20.833       ; -0.043     ; 3.534      ;
; 17.243 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[22] ; CLK                                                  ; CLK         ; 20.833       ; -0.043     ; 3.534      ;
; 17.243 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23] ; CLK                                                  ; CLK         ; 20.833       ; -0.043     ; 3.534      ;
; 17.243 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[24] ; CLK                                                  ; CLK         ; 20.833       ; -0.043     ; 3.534      ;
; 17.243 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[26] ; CLK                                                  ; CLK         ; 20.833       ; -0.043     ; 3.534      ;
; 17.243 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[27] ; CLK                                                  ; CLK         ; 20.833       ; -0.043     ; 3.534      ;
; 17.243 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[29] ; CLK                                                  ; CLK         ; 20.833       ; -0.043     ; 3.534      ;
; 17.243 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[28] ; CLK                                                  ; CLK         ; 20.833       ; -0.043     ; 3.534      ;
; 17.243 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[30] ; CLK                                                  ; CLK         ; 20.833       ; -0.043     ; 3.534      ;
; 17.243 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[31] ; CLK                                                  ; CLK         ; 20.833       ; -0.043     ; 3.534      ;
; 17.247 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[12] ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 3.536      ;
; 17.247 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[4]  ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 3.536      ;
; 17.247 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[8]  ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 3.536      ;
; 17.247 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 3.536      ;
; 17.247 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 3.536      ;
; 17.247 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[2]  ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 3.536      ;
; 17.247 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]  ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 3.536      ;
; 17.247 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]  ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 3.536      ;
; 17.247 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[6]  ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 3.536      ;
; 17.247 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[7]  ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 3.536      ;
; 17.247 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[10] ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 3.536      ;
; 17.247 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[9]  ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 3.536      ;
; 17.247 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[11] ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 3.536      ;
; 17.247 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[13] ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 3.536      ;
; 17.247 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 3.536      ;
; 17.247 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15] ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 3.536      ;
; 17.299 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[12] ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 3.484      ;
; 17.299 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[4]  ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 3.484      ;
; 17.299 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[8]  ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 3.484      ;
; 17.299 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 3.484      ;
; 17.299 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 3.484      ;
; 17.299 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[2]  ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 3.484      ;
; 17.299 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]  ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 3.484      ;
; 17.299 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]  ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 3.484      ;
; 17.299 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[6]  ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 3.484      ;
; 17.299 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[7]  ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 3.484      ;
; 17.299 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[10] ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 3.484      ;
; 17.299 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[9]  ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 3.484      ;
; 17.299 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[11] ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 3.484      ;
; 17.299 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[13] ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 3.484      ;
; 17.299 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 3.484      ;
; 17.299 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]           ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15] ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 3.484      ;
; 17.333 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[11]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[12] ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 3.450      ;
; 17.333 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[11]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[4]  ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 3.450      ;
; 17.333 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[11]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[8]  ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 3.450      ;
; 17.333 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[11]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 3.450      ;
; 17.333 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[11]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 3.450      ;
; 17.333 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[11]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[2]  ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 3.450      ;
; 17.333 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[11]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]  ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 3.450      ;
; 17.333 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[11]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]  ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 3.450      ;
; 17.333 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[11]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[6]  ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 3.450      ;
; 17.333 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[11]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[7]  ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 3.450      ;
; 17.333 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[11]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[10] ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 3.450      ;
; 17.333 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[11]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[9]  ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 3.450      ;
; 17.333 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[11]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[11] ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 3.450      ;
; 17.333 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[11]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[13] ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 3.450      ;
; 17.333 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[11]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14] ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 3.450      ;
; 17.333 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[11]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15] ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 3.450      ;
; 17.349 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[12] ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 3.434      ;
; 17.349 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[4]  ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 3.434      ;
; 17.349 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[8]  ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 3.434      ;
; 17.349 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]  ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 3.434      ;
; 17.349 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]  ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 3.434      ;
; 17.349 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15]          ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[2]  ; CLK                                                  ; CLK         ; 20.833       ; -0.037     ; 3.434      ;
+--------+---------------------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                ;
+-------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                 ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.185 ; DRAM_Controller:DRAM_Controller1|iob_cke                ; DRAM_Controller:DRAM_Controller1|iob_cke                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.252 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.253 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.374      ;
; 0.254 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.375      ;
; 0.274 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.395      ;
; 0.277 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.398      ;
; 0.297 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.305 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.311 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.432      ;
; 0.316 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.437      ;
; 0.316 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.437      ;
; 0.330 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.451      ;
; 0.394 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.515      ;
; 0.395 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.516      ;
; 0.445 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1      ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.566      ;
; 0.447 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.568      ;
; 0.454 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.575      ;
; 0.457 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.578      ;
; 0.458 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.579      ;
; 0.461 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.582      ;
; 0.464 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.467 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.588      ;
; 0.472 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_address[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.592      ;
; 0.473 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_address[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.593      ;
; 0.474 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.594      ;
; 0.486 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.607      ;
; 0.488 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.609      ;
; 0.493 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.614      ;
; 0.493 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.614      ;
; 0.510 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.631      ;
; 0.512 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.633      ;
; 0.513 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.634      ;
; 0.515 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.636      ;
; 0.518 ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.639      ;
; 0.519 ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.640      ;
; 0.521 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.642      ;
; 0.523 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.643      ;
; 0.523 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.644      ;
; 0.524 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.645      ;
; 0.524 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.645      ;
; 0.527 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.648      ;
; 0.527 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.648      ;
; 0.528 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.649      ;
; 0.528 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.649      ;
; 0.530 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_cke                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.650      ;
; 0.530 ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.651      ;
; 0.540 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.660      ;
; 0.575 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.696      ;
; 0.576 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.697      ;
; 0.578 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.699      ;
; 0.581 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.702      ;
; 0.583 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.704      ;
; 0.585 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.706      ;
; 0.590 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.711      ;
; 0.590 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.711      ;
; 0.590 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.711      ;
; 0.593 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.714      ;
; 0.594 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.715      ;
; 0.596 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.717      ;
; 0.614 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; DRAM_Controller:DRAM_Controller1|startup_wait_count[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.744      ;
; 0.639 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_address[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.759      ;
; 0.642 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.763      ;
; 0.643 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.764      ;
; 0.645 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.766      ;
; 0.649 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.772      ;
; 0.650 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.771      ;
; 0.650 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.771      ;
; 0.655 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.785      ;
; 0.656 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.777      ;
; 0.658 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.788      ;
; 0.660 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.781      ;
; 0.677 ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.798      ;
; 0.683 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[3]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.803      ;
; 0.693 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.816      ;
; 0.699 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.822      ;
; 0.703 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.833      ;
; 0.704 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.834      ;
; 0.710 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.831      ;
; 0.721 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; DRAM_Controller:DRAM_Controller1|startup_wait_count[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.851      ;
; 0.722 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.843      ;
; 0.722 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.843      ;
; 0.724 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.845      ;
; 0.724 ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.845      ;
; 0.729 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.859      ;
; 0.729 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.850      ;
; 0.729 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.850      ;
; 0.729 ; DRAM_Controller:DRAM_Controller1|refresh_count[7]       ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.850      ;
; 0.732 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; DRAM_Controller:DRAM_Controller1|startup_wait_count[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.862      ;
; 0.736 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.856      ;
; 0.736 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.866      ;
; 0.737 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; DRAM_Controller:DRAM_Controller1|startup_wait_count[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.867      ;
; 0.737 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0]  ; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.857      ;
; 0.739 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.860      ;
+-------+---------------------------------------------------------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; pll_reset                                                             ; pll_reset                                                             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|sck_en                       ; FLASHMEM_Controller:FLASHMEM_Controller1|sck_en                       ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|sck_sched_fall               ; FLASHMEM_Controller:FLASHMEM_Controller1|sck_sched_fall               ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_flash_cs                 ; FLASHMEM_Controller:FLASHMEM_Controller1|iob_flash_cs                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_wait_reset           ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_wait_reset           ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_control              ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_control              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|reset_done                   ; FLASHMEM_Controller:FLASHMEM_Controller1|reset_done                   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_status[0]              ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_status[0]              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|busy_wait                    ; FLASHMEM_Controller:FLASHMEM_Controller1|busy_wait                    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_addr     ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_addr     ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_stop_bit       ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_stop_bit       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data           ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_tx_count[2]                     ; UART_Controller:UART_Controller1|uart_tx_count[2]                     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_tx_count[1]                     ; UART_Controller:UART_Controller1|uart_tx_count[1]                     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Link:UART_Link1|iob_fmem_enable                                  ; UART_Link:UART_Link1|iob_fmem_enable                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Link:UART_Link1|fmem_returned                                    ; UART_Link:UART_Link1|fmem_returned                                    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Link:UART_Link1|state.s_listen                                   ; UART_Link:UART_Link1|state.s_listen                                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Link:UART_Link1|fmem_fsm_jumping                                 ; UART_Link:UART_Link1|fmem_fsm_jumping                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Link:UART_Link1|fmem_write_enable_next_state.s_listen            ; UART_Link:UART_Link1|fmem_write_enable_next_state.s_listen            ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_reset                ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_reset                ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; UART_Controller:UART_Controller1|uart_tx_count[0]                     ; UART_Controller:UART_Controller1|uart_tx_count[0]                     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.198 ; UART_Controller:UART_Controller1|tx_baud_counter[9]                   ; UART_Controller:UART_Controller1|tx_baud_counter[9]                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_reset                ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_reset_done           ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.320      ;
; 0.201 ; UART_Controller:UART_Controller1|uart_tx_count[0]                     ; UART_Controller:UART_Controller1|uart_tx_count[2]                     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.321      ;
; 0.201 ; UART_Controller:UART_Controller1|uart_tx_count[0]                     ; UART_Controller:UART_Controller1|uart_tx_count[1]                     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.321      ;
; 0.203 ; state.s_init_pll                                                      ; pll_reset                                                             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.324      ;
; 0.204 ; state.s_init_pll                                                      ; state.s_init                                                          ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.325      ;
; 0.210 ; UART_Link:UART_Link1|fmem_returned                                    ; UART_Link:UART_Link1|state.s_fmem_control_wait                        ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.330      ;
; 0.214 ; UART_Link:UART_Link1|fmem_returned                                    ; UART_Link:UART_Link1|fmem_fsm_jumping                                 ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.334      ;
; 0.220 ; UART_Link:UART_Link1|state.s_fmem_write_enable                        ; UART_Link:UART_Link1|iob_fmem_instruction[2]                          ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.340      ;
; 0.220 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_idle                 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_control              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.341      ;
; 0.221 ; UART_Link:UART_Link1|state.s_fmem_write_enable                        ; UART_Link:UART_Link1|fmem_wait_next_state.s_listen                    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.341      ;
; 0.223 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_control              ; FLASHMEM_Controller:FLASHMEM_Controller1|ready                        ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.344      ;
; 0.226 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_control              ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_idle                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.347      ;
; 0.226 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_control              ; FLASHMEM_Controller:FLASHMEM_Controller1|busy_wait                    ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.347      ;
; 0.230 ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_finish   ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_status[0]              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.351      ;
; 0.260 ; UART_Link:UART_Link1|fmem_wait_next_state.s_fmem_erase_sector         ; UART_Link:UART_Link1|state.s_fmem_erase_sector                        ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.382      ;
; 0.264 ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_null     ; FLASHMEM_Controller:FLASHMEM_Controller1|trans_state.s_trans_opcode   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.385      ;
; 0.265 ; UART_Link:UART_Link1|fmem_write_enable_next_state.s_fmem_erase_sector ; UART_Link:UART_Link1|fmem_wait_next_state.s_fmem_erase_sector         ; CLK          ; CLK         ; 0.000        ; 0.034      ; 0.383      ;
; 0.268 ; UART_Link:UART_Link1|fmem_wait_next_state.s_fmem_write_page           ; UART_Link:UART_Link1|state.s_fmem_write_page                          ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.390      ;
; 0.269 ; UART_Link:UART_Link1|state.s_fmem_erase_sector                        ; UART_Link:UART_Link1|fmem_write_enable_next_state.s_fmem_write_page   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.389      ;
; 0.279 ; UART_Link:UART_Link1|state.s_fmem_control_wait                        ; UART_Link:UART_Link1|fmem_returned                                    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.399      ;
; 0.285 ; UART_Link:UART_Link1|state.s_fmem_erase_sector                        ; UART_Link:UART_Link1|fmem_write_enable_next_state.s_fmem_erase_sector ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.405      ;
; 0.287 ; UART_Link:UART_Link1|state.s_fmem_control_wait                        ; UART_Link:UART_Link1|iob_fmem_enable                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.407      ;
; 0.297 ; UART_Link:UART_Link1|fmem_wait_next_state.s_listen                    ; UART_Link:UART_Link1|state.s_listen                                   ; CLK          ; CLK         ; 0.000        ; 0.048      ; 0.429      ;
; 0.299 ; UART_Controller:UART_Controller1|tx_baud_counter[3]                   ; UART_Controller:UART_Controller1|tx_baud_counter[3]                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; UART_Controller:UART_Controller1|tx_baud_counter[1]                   ; UART_Controller:UART_Controller1|tx_baud_counter[1]                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; UART_Controller:UART_Controller1|tx_baud_counter[2]                   ; UART_Controller:UART_Controller1|tx_baud_counter[2]                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; UART_Controller:UART_Controller1|tx_baud_counter[4]                   ; UART_Controller:UART_Controller1|tx_baud_counter[4]                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; UART_Controller:UART_Controller1|tx_baud_counter[5]                   ; UART_Controller:UART_Controller1|tx_baud_counter[5]                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; UART_Controller:UART_Controller1|tx_baud_counter[8]                   ; UART_Controller:UART_Controller1|tx_baud_counter[8]                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; UART_Controller:UART_Controller1|tx_baud_counter[7]                   ; UART_Controller:UART_Controller1|tx_baud_counter[7]                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; UART_Controller:UART_Controller1|tx_baud_counter[6]                   ; UART_Controller:UART_Controller1|tx_baud_counter[6]                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.421      ;
; 0.302 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[15]            ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]             ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[3]             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]             ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[5]             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[13]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[13]            ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; UART_Link:UART_Link1|state.s_fmem_erase_sector                        ; UART_Link:UART_Link1|iob_fmem_instruction[5]                          ; CLK          ; CLK         ; 0.000        ; 0.034      ; 0.422      ;
; 0.304 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]             ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[1]             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[6]             ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[6]             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[7]             ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[7]             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[11]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[11]            ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[31]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[31]            ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; state.s_idle                                                          ; pll_reset                                                             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[8]             ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[8]             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[2]             ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[2]             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[9]             ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[9]             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[14]            ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[17]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[17]            ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[19]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[19]            ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[21]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[21]            ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[27]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[27]            ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[29]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[29]            ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_wait_reset           ; FLASHMEM_Controller:FLASHMEM_Controller1|reset_done                   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[12]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[12]            ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[4]             ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[4]             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[10]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[10]            ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[25]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[25]            ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[16]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[16]            ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[22]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[22]            ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[23]            ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[18]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[18]            ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[20]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[20]            ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[24]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[24]            ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[30]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[30]            ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[26]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[26]            ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[28]            ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[28]            ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; UART_Controller:UART_Controller1|tx_baud_counter[0]                   ; UART_Controller:UART_Controller1|tx_baud_counter[0]                   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; UART_Link:UART_Link1|state.s_fmem_erase_sector                        ; UART_Link:UART_Link1|iob_fmem_instruction[1]                          ; CLK          ; CLK         ; 0.000        ; 0.034      ; 0.428      ;
; 0.315 ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]             ; FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[0]             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.436      ;
; 0.317 ; state.s_init_wait                                                     ; pll_reset                                                             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.438      ;
; 0.318 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_reset_done           ; FLASHMEM_Controller:FLASHMEM_Controller1|reset_done                   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.439      ;
; 0.322 ; UART_Link:UART_Link1|state.s_fmem_write_enable                        ; UART_Link:UART_Link1|fmem_wait_next_state.s_fmem_erase_sector         ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.442      ;
; 0.324 ; UART_Link:UART_Link1|state.s_fmem_write_enable                        ; UART_Link:UART_Link1|state.s_fmem_control_wait                        ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.444      ;
; 0.325 ; UART_Link:UART_Link1|state.s_fmem_write_enable                        ; UART_Link:UART_Link1|fmem_wait_next_state.s_fmem_write_page           ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.445      ;
; 0.329 ; UART_Link:UART_Link1|state.s_fmem_write_enable                        ; UART_Link:UART_Link1|iob_fmem_enable                                  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.449      ;
; 0.337 ; UART_Link:UART_Link1|fmem_write_enable_next_state.s_fmem_write_page   ; UART_Link:UART_Link1|fmem_wait_next_state.s_fmem_write_page           ; CLK          ; CLK         ; 0.000        ; 0.034      ; 0.455      ;
; 0.342 ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_reset_done           ; FLASHMEM_Controller:FLASHMEM_Controller1|state.s_reset                ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.463      ;
; 0.348 ; UART_Link:UART_Link1|state.s_fmem_control_wait                        ; UART_Link:UART_Link1|state.s_fmem_erase_sector                        ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.470      ;
; 0.348 ; UART_Link:UART_Link1|state.s_fmem_control_wait                        ; UART_Link:UART_Link1|state.s_fmem_write_page                          ; CLK          ; CLK         ; 0.000        ; 0.038      ; 0.470      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                ;
+-------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; -3.835  ; 0.185 ; N/A      ; N/A     ; 3.519               ;
;  CLK                                                  ; -3.475  ; 0.186 ; N/A      ; N/A     ; 9.812               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -3.835  ; 0.185 ; N/A      ; N/A     ; 3.519               ;
; Design-wide TNS                                       ; -93.418 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK                                                  ; -9.769  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -83.763 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SDRAM_CKE     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CLK     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CS_N    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_WE_N    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CAS_N   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_RAS_N   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A0      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A1      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A2      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A3      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A4      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A5      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A6      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A7      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A8      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A9      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A10     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A11     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A12     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_BA0     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_BA1     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQML    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQMH    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RXD           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FLASH_CS      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FLASH_WP      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FLASH_CLK     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FLASH_DI      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DS_DP         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DS_G          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DS_C          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DS_D          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ0     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ1     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ2     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ3     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ4     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ5     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ6     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ7     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ8     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ9     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ10    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ11    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ12    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ13    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ14    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ15    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; TXD                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ0               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ1               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ2               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ3               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ4               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ5               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ6               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ7               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ8               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ9               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ10              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ11              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ12              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ13              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ14              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ15              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FLASH_DO                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDRAM_CKE     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CLK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_WE_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CAS_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_RAS_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A0      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_A1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A2      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_A3      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A4      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A5      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A6      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A7      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A8      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A9      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A10     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_A11     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A12     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_BA0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_BA1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQML    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQMH    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; RXD           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; FLASH_CS      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; FLASH_WP      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; FLASH_CLK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; FLASH_DI      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; DS_DP         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DS_G          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DS_C          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DS_D          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ2     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ3     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ4     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ5     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ6     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ7     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ8     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ9     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ10    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ11    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ12    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ13    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ14    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ15    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDRAM_CKE     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CLK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_WE_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CAS_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_RAS_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; SDRAM_A0      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A2      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A3      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A4      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A5      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A6      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A7      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A8      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A9      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A10     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A11     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A12     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; SDRAM_BA0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_BA1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQML    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQMH    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; RXD           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; FLASH_CS      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; FLASH_WP      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; FLASH_CLK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; FLASH_DI      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; DS_DP         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DS_G          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DS_C          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DS_D          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ2     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ3     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ4     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ5     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ6     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ7     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ8     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ9     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ10    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ11    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ12    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ13    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ14    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ15    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDRAM_CKE     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CLK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_WE_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CAS_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_RAS_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; SDRAM_A0      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SDRAM_A2      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A3      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_A4      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A5      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A6      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A7      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A8      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A9      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A10     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A11     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A12     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; SDRAM_BA0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_BA1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQML    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQMH    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; RXD           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FLASH_CS      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FLASH_WP      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FLASH_CLK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; FLASH_DI      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; DS_DP         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DS_G          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DS_C          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DS_D          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ2     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ3     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SDRAM_DQ4     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ5     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ6     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ7     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ8     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ9     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ10    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ11    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ12    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ13    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ14    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ15    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; CLK                                                  ; CLK                                                  ; 8813     ; 0        ; 12       ; 1        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK                                                  ; 3        ; 0        ; 0        ; 0        ;
; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 25       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 560      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; CLK                                                  ; CLK                                                  ; 8813     ; 0        ; 12       ; 1        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK                                                  ; 3        ; 0        ; 0        ; 0        ;
; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 25       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 560      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 2     ; 2    ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 16    ; 16   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; Target                                               ; Clock                                                ; Type      ; Status      ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; CLK                                                  ; CLK                                                  ; Base      ; Constrained ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                                          ;
+------------+-----------------------------------------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                                                               ;
+------------+-----------------------------------------------------------------------------------------------------------------------+
; CLK        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found. This port has clock assignment. ;
; FLASH_DO   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
+------------+-----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; FLASH_CLK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FLASH_CS    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FLASH_DI    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RXD         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A0    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A5    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A10   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CAS_N ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CKE   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CLK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQMH  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQML  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_RAS_N ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_WE_N  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                                          ;
+------------+-----------------------------------------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                                                               ;
+------------+-----------------------------------------------------------------------------------------------------------------------+
; CLK        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found. This port has clock assignment. ;
; FLASH_DO   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found                                  ;
+------------+-----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; FLASH_CLK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FLASH_CS    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FLASH_DI    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RXD         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A0    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A5    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A10   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CAS_N ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CKE   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CLK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQMH  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQML  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_RAS_N ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_WE_N  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Sun Nov 20 12:49:51 2016
Info: Command: quartus_sta FISC -c top
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.833 -waveform {0.000 10.416} -name CLK CLK
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 24 -multiply_by 65 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.835
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.835             -83.763 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.380              -9.655 CLK 
Info (332146): Worst-case hold slack is 0.453
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.453               0.000 CLK 
    Info (332119):     0.453               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.543
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.543               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    10.164               0.000 CLK 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.475
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.475              -9.769 CLK 
    Info (332119):    -3.373             -72.659 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 CLK 
    Info (332119):     0.401               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.519
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.519               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    10.188               0.000 CLK 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.659
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.659             -37.197 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.178              -3.336 CLK 
Info (332146): Worst-case hold slack is 0.185
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.185               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.620
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.620               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.812               0.000 CLK 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 793 megabytes
    Info: Processing ended: Sun Nov 20 12:49:56 2016
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


