// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
    void Do_AND( and_gate &in, and_gate &out );

    // design a circuit that ANDs the inputs from a and b 
    // and outputs the result
    void Do_AND( and_gate &in, and_gate &out );

module and_gate( 
    input a, 
    input b, 
    output out );

    // assign the AND of a and b to out
    void Do_AND( and_gate &in, and_gate &out );

    // design a circuit that ANDs the inputs from a and b 
    // and outputs the result
    void Do_AND( and_gate &in, and_gate &out );

    // Design a module that implements an OR gate

module or_gate( 
    input a, 
    input b, 
    output out );

    // assign theendmodule
