VERILOG_SOURCES += $(SPINALROOT)/FloatingTester.v 
TOPLEVEL=FloatingTester
MODULE=float_test

include ../common/Makefile.sim
