$comment
	File created using the following command:
		vcd file ALU_1Bit.msim.vcd -direction
$end
$date
	Thu Jun 02 17:30:38 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module ALU_1Bit_vlg_vec_tst $end
$var reg 1 ! a $end
$var reg 1 " AInv $end
$var reg 1 # b $end
$var reg 1 $ BInv $end
$var reg 1 % CIn $end
$var reg 2 & Op [1:0] $end
$var wire 1 ' Cout $end
$var wire 1 ( Result $end

$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var tri1 1 , devclrn $end
$var tri1 1 - devpor $end
$var tri1 1 . devoe $end
$var wire 1 / a~combout $end
$var wire 1 0 b~combout $end
$var wire 1 1 BInv~combout $end
$var wire 1 2 I1|f~0_combout $end
$var wire 1 3 CIn~combout $end
$var wire 1 4 AInv~combout $end
$var wire 1 5 I4|Cout~0_combout $end
$var wire 1 6 Mux0~0_combout $end
$var wire 1 7 Mux0~1_combout $end
$var wire 1 8 Mux0~2_combout $end
$var wire 1 9 Op~combout [1] $end
$var wire 1 : Op~combout [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0"
1#
0$
0%
b11 &
1'
0(
0)
1*
x+
1,
1-
1.
1/
10
01
12
03
04
15
16
07
08
1:
19
$end
#1000000
