Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: sram.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "sram.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "sram"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : sram
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../../../../../../../../DesignLab-1.0.8/libraries/Benchy" "../../../../../../../../DesignLab-1.0.8/libraries/BitCoin_Miner" "../../../../../../../../DesignLab-1.0.8/libraries/Building_Blocks" "../../../../../../../../DesignLab-1.0.8/libraries/Clocks" "../../../../../../../../DesignLab-1.0.8/libraries/Gameduino" "../../../../../../../../DesignLab-1.0.8/libraries/HQVGA" "../../../../../../../../DesignLab-1.0.8/libraries/Papilio_Hardware" "../../../../../../../../DesignLab-1.0.8/libraries/RGB_Matrix" "../../../../../../../../DesignLab-1.0.8/libraries/Robot_Control_Library" "../../../../../../../../DesignLab-1.0.8/libraries/VGA_ZPUino" "../../../../../../../../DesignLab-1.0.8/libraries/VGA_ZXSpectrum" "../../../../../../../../DesignLab-1.0.8/libraries/ZPUino_2" "../../../../../../../../DesignLab-1.0.8/libraries/ZPUino_Wishbone_Peripherals"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\jakob\OneDrive\Documents\DesignLab\SRAM_component_test_06_05\circuit\exram.vhd" into library work
Parsing entity <exram>.
Parsing architecture <Behavioral> of entity <exram>.
WARNING:HDLCompiler:1369 - "C:\Users\jakob\OneDrive\Documents\DesignLab\SRAM_component_test_06_05\circuit\exram.vhd" Line 141: Possible infinite loop; process does not have a wait statement
Parsing VHDL file "C:\Users\jakob\OneDrive\Documents\DesignLab\SRAM_component_test_06_05\circuit\sram.vhd" into library work
Parsing entity <sram>.
Parsing architecture <Behavioral> of entity <sram>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <sram> (architecture <Behavioral>) from library <work>.

Elaborating entity <exram> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <sram>.
    Related source file is "C:\Users\jakob\OneDrive\Documents\DesignLab\SRAM_component_test_06_05\circuit\sram.vhd".
INFO:Xst:3210 - "C:\Users\jakob\OneDrive\Documents\DesignLab\SRAM_component_test_06_05\circuit\sram.vhd" line 74: Output port <test> of the instance <u1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <sram> synthesized.

Synthesizing Unit <exram>.
    Related source file is "C:\Users\jakob\OneDrive\Documents\DesignLab\SRAM_component_test_06_05\circuit\exram.vhd".
WARNING:Xst:653 - Signal <test> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 2-bit register for signal <state_next>.
    Found 2-bit register for signal <state_reg>.
    Found 2-bit register for signal <RWMEMLED>.
    Found 1-bit register for signal <sram_Ce>.
    Found 8-bit register for signal <led>.
    Found 1-bit register for signal <WEint>.
    Found 8-bit register for signal <DO>.
    Found 8-bit register for signal <sram_addr>.
    Found 31-bit register for signal <cnt>.
    Found 31-bit adder for signal <cnt[30]_GND_7_o_add_2_OUT> created at line 79.
    Found 1-bit tristate buffer for signal <sram_data<7>> created at line 70
    Found 1-bit tristate buffer for signal <sram_data<6>> created at line 70
    Found 1-bit tristate buffer for signal <sram_data<5>> created at line 70
    Found 1-bit tristate buffer for signal <sram_data<4>> created at line 70
    Found 1-bit tristate buffer for signal <sram_data<3>> created at line 70
    Found 1-bit tristate buffer for signal <sram_data<2>> created at line 70
    Found 1-bit tristate buffer for signal <sram_data<1>> created at line 70
    Found 1-bit tristate buffer for signal <sram_data<0>> created at line 70
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  63 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   8 Tristate(s).
Unit <exram> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 31-bit adder                                          : 1
# Registers                                            : 9
 1-bit register                                        : 2
 2-bit register                                        : 3
 31-bit register                                       : 1
 8-bit register                                        : 3
# Multiplexers                                         : 4
 1-bit 2-to-1 multiplexer                              : 1
 2-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 2
# Tristates                                            : 8
 1-bit tristate buffer                                 : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <exram>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <exram> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 31-bit up counter                                     : 1
# Registers                                            : 32
 Flip-Flops                                            : 32
# Multiplexers                                         : 4
 1-bit 2-to-1 multiplexer                              : 1
 2-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <cnt_6> of sequential type is unconnected in block <exram>.
WARNING:Xst:2677 - Node <cnt_7> of sequential type is unconnected in block <exram>.
WARNING:Xst:2677 - Node <cnt_8> of sequential type is unconnected in block <exram>.
WARNING:Xst:2677 - Node <cnt_9> of sequential type is unconnected in block <exram>.
WARNING:Xst:2677 - Node <cnt_10> of sequential type is unconnected in block <exram>.
WARNING:Xst:2677 - Node <cnt_11> of sequential type is unconnected in block <exram>.
WARNING:Xst:2677 - Node <cnt_12> of sequential type is unconnected in block <exram>.
WARNING:Xst:2677 - Node <cnt_13> of sequential type is unconnected in block <exram>.
WARNING:Xst:2677 - Node <cnt_14> of sequential type is unconnected in block <exram>.
WARNING:Xst:2677 - Node <cnt_15> of sequential type is unconnected in block <exram>.
WARNING:Xst:2677 - Node <cnt_16> of sequential type is unconnected in block <exram>.
WARNING:Xst:2677 - Node <cnt_17> of sequential type is unconnected in block <exram>.
WARNING:Xst:2677 - Node <cnt_18> of sequential type is unconnected in block <exram>.
WARNING:Xst:2677 - Node <cnt_19> of sequential type is unconnected in block <exram>.
WARNING:Xst:2677 - Node <cnt_20> of sequential type is unconnected in block <exram>.
WARNING:Xst:2677 - Node <cnt_21> of sequential type is unconnected in block <exram>.
WARNING:Xst:2677 - Node <cnt_22> of sequential type is unconnected in block <exram>.
WARNING:Xst:2677 - Node <cnt_23> of sequential type is unconnected in block <exram>.
WARNING:Xst:2677 - Node <cnt_24> of sequential type is unconnected in block <exram>.
WARNING:Xst:2677 - Node <cnt_25> of sequential type is unconnected in block <exram>.
WARNING:Xst:2677 - Node <cnt_26> of sequential type is unconnected in block <exram>.
WARNING:Xst:2677 - Node <cnt_27> of sequential type is unconnected in block <exram>.
WARNING:Xst:2677 - Node <cnt_28> of sequential type is unconnected in block <exram>.
WARNING:Xst:2677 - Node <cnt_29> of sequential type is unconnected in block <exram>.
WARNING:Xst:2677 - Node <cnt_30> of sequential type is unconnected in block <exram>.
INFO:Xst:2261 - The FF/Latch <sram_Ce> in Unit <exram> is equivalent to the following FF/Latch, which will be removed : <RWMEMLED_0> 

Optimizing unit <sram> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sram, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 37
 Flip-Flops                                            : 37

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : sram.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 44
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 5
#      LUT2                        : 2
#      LUT3                        : 13
#      LUT4                        : 8
#      MUXCY                       : 5
#      VCC                         : 1
#      XORCY                       : 6
# FlipFlops/Latches                : 37
#      FD                          : 21
#      FD_1                        : 8
#      FDE                         : 8
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 47
#      IBUF                        : 18
#      IOBUF                       : 8
#      OBUF                        : 21

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              29  out of  11440     0%  
 Number of Slice LUTs:                   31  out of   5720     0%  
    Number used as Logic:                31  out of   5720     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     31
   Number with an unused Flip Flop:       2  out of     31     6%  
   Number with an unused LUT:             0  out of     31     0%  
   Number of fully used LUT-FF pairs:    29  out of     31    93%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          49
 Number of bonded IOBs:                  48  out of    102    47%  
    IOB Flip Flops/Latches:               8

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 8     |
u1/sram_Ce                         | NONE(u1/sram_addr_7)   | 8     |
u1/cnt_5                           | BUFG                   | 21    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 3.151ns (Maximum Frequency: 317.360MHz)
   Minimum input arrival time before clock: 2.486ns
   Maximum output required time after clock: 5.411ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.049ns (frequency: 488.043MHz)
  Total number of paths / destination ports: 21 / 6
-------------------------------------------------------------------------
Delay:               2.049ns (Levels of Logic = 7)
  Source:            u1/cnt_0 (FF)
  Destination:       u1/cnt_5 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: u1/cnt_0 to u1/cnt_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.525   0.681  u1/cnt_0 (u1/cnt_0)
     INV:I->O              1   0.255   0.000  u1/Mcount_cnt_lut<0>_INV_0 (u1/Mcount_cnt_lut<0>)
     MUXCY:S->O            1   0.215   0.000  u1/Mcount_cnt_cy<0> (u1/Mcount_cnt_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  u1/Mcount_cnt_cy<1> (u1/Mcount_cnt_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  u1/Mcount_cnt_cy<2> (u1/Mcount_cnt_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  u1/Mcount_cnt_cy<3> (u1/Mcount_cnt_cy<3>)
     MUXCY:CI->O           0   0.023   0.000  u1/Mcount_cnt_cy<4> (u1/Mcount_cnt_cy<4>)
     XORCY:CI->O           1   0.206   0.000  u1/Mcount_cnt_xor<5> (u1/Result<5>)
     FD:D                      0.074          u1/cnt_5
    ----------------------------------------
    Total                      2.049ns (1.368ns logic, 0.681ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'u1/cnt_5'
  Clock period: 3.151ns (frequency: 317.360MHz)
  Total number of paths / destination ports: 61 / 29
-------------------------------------------------------------------------
Delay:               3.151ns (Levels of Logic = 1)
  Source:            u1/state_reg_1 (FF)
  Destination:       u1/DO_7 (FF)
  Source Clock:      u1/cnt_5 rising
  Destination Clock: u1/cnt_5 rising

  Data Path: u1/state_reg_1 to u1/DO_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              14   0.525   1.126  u1/state_reg_1 (u1/state_reg_1)
     INV:I->O              8   0.255   0.943  u1/_n0061<1>1_cepot_INV_0 (u1/_n0061<1>1_cepot)
     FDE:CE                    0.302          u1/DO_0
    ----------------------------------------
    Total                      3.151ns (1.082ns logic, 2.069ns route)
                                       (34.3% logic, 65.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u1/sram_Ce'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.083ns (Levels of Logic = 1)
  Source:            AD<7> (PAD)
  Destination:       u1/sram_addr_7 (FF)
  Destination Clock: u1/sram_Ce falling

  Data Path: AD<7> to u1/sram_addr_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  AD_7_IBUF (AD_7_IBUF)
     FD_1:D                    0.074          u1/sram_addr_7
    ----------------------------------------
    Total                      2.083ns (1.402ns logic, 0.681ns route)
                                       (67.3% logic, 32.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u1/cnt_5'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              2.442ns (Levels of Logic = 2)
  Source:            sram_data<7> (PAD)
  Destination:       u1/led_7 (FF)
  Destination Clock: u1/cnt_5 rising

  Data Path: sram_data<7> to u1/led_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   1.328   0.790  sram_data_7_IOBUF (N2)
     LUT4:I2->O            1   0.250   0.000  u1/led_7_rstpot (u1/led_7_rstpot)
     FD:D                      0.074          u1/led_7
    ----------------------------------------
    Total                      2.442ns (1.652ns logic, 0.790ns route)
                                       (67.6% logic, 32.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Offset:              2.486ns (Levels of Logic = 2)
  Source:            mem (PAD)
  Destination:       u1/state_next_1 (FF)
  Destination Clock: clk rising

  Data Path: mem to u1/state_next_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.328   0.834  mem_IBUF (mem_IBUF)
     LUT2:I0->O            1   0.250   0.000  u1/state_next_1_rstpot11 (u1/state_next_1_rstpot1)
     FD:D                      0.074          u1/state_next_1
    ----------------------------------------
    Total                      2.486ns (1.652ns logic, 0.834ns route)
                                       (66.5% logic, 33.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u1/cnt_5'
  Total number of paths / destination ports: 29 / 21
-------------------------------------------------------------------------
Offset:              5.411ns (Levels of Logic = 2)
  Source:            u1/WEint (FF)
  Destination:       sram_OE (PAD)
  Source Clock:      u1/cnt_5 rising

  Data Path: u1/WEint to sram_OE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              11   0.525   1.038  u1/WEint (u1/WEint)
     INV:I->O              1   0.255   0.681  u1/sram_OE1_INV_0 (sram_OE_OBUF)
     OBUF:I->O                 2.912          sram_OE_OBUF (sram_OE)
    ----------------------------------------
    Total                      5.411ns (3.692ns logic, 1.719ns route)
                                       (68.2% logic, 31.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'u1/sram_Ce'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            u1/sram_addr_7 (FF)
  Destination:       sram_addr<7> (PAD)
  Source Clock:      u1/sram_Ce falling

  Data Path: u1/sram_addr_7 to sram_addr<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             1   0.525   0.681  u1/sram_addr_7 (u1/sram_addr_7)
     OBUF:I->O                 2.912          sram_addr_7_OBUF (sram_addr<7>)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.049|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock u1/cnt_5
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.744|         |         |         |
u1/cnt_5       |    3.151|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.30 secs
 
--> 

Total memory usage is 4502372 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   27 (   0 filtered)
Number of infos    :    3 (   0 filtered)

