<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>drivers/pinmux/include/pinmux_xwr14xx.h File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_14bc92f4b96c8519b376567118ac28b3.html">drivers</a></li><li class="navelem"><a class="el" href="dir_0e51d2630c4f7c63874265cef474546c.html">pinmux</a></li><li class="navelem"><a class="el" href="dir_7da56cfbe24ae46df581cfaf10179a96.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">pinmux_xwr14xx.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>PINMUX pad settings for 14xx device.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader">PINP6_PADAA</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINP6 PADAA functionality </p>
</div></td></tr>
<tr class="memitem:ga10e07d8ee0986d50f6a77a8e8a56dc7f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINP6_PADAA</b>&#160;&#160;&#160;0U</td></tr>
<tr class="separator:ga10e07d8ee0986d50f6a77a8e8a56dc7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c349b35b69e510b24b3aa15f7f7fc01"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINP6_PADAA_GPIO_12</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga7c349b35b69e510b24b3aa15f7f7fc01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f3e6f66c97b764cf63e2bef334fd8b0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINP6_PADAA_SPI_HOST1_INTR</b>&#160;&#160;&#160;1U    /*&lt; General Purpose IO [XWR14XX]*/</td></tr>
<tr class="separator:ga9f3e6f66c97b764cf63e2bef334fd8b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINN4_PADAB</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINN4_PADAB functionality </p>
</div></td></tr>
<tr class="memitem:ga2a953c601eb77687270955e30f6b46ed"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINN4_PADAB</b>&#160;&#160;&#160;1U</td></tr>
<tr class="separator:ga2a953c601eb77687270955e30f6b46ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6845e06b1a73239eb4b5b613c0dda297"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINN4_PADAB_GPIO_13</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga6845e06b1a73239eb4b5b613c0dda297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadabba270c24657c8448d2c00ede0e186"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINN4_PADAB_GPIO_0</b>&#160;&#160;&#160;1U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gadabba270c24657c8448d2c00ede0e186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d0c74911bd9ce95472b6ab0566d33d7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINN4_PADAB_PMIC_CLKOUT</b>&#160;&#160;&#160;2U    /*&lt; Dithered Clock Output for PMIC*/</td></tr>
<tr class="separator:ga2d0c74911bd9ce95472b6ab0566d33d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINN7_PADAC</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINN7_PADAC functionality </p>
</div></td></tr>
<tr class="memitem:ga031d270e4bbcd244cc7218c4f809e449"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINN7_PADAC</b>&#160;&#160;&#160;2U</td></tr>
<tr class="separator:ga031d270e4bbcd244cc7218c4f809e449"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4fcb6cbdf08ad55ba60352ca9827956"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINN7_PADAC_GPIO_16</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gaa4fcb6cbdf08ad55ba60352ca9827956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b75ff24a65bfd387b1b593fcc1a4174"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINN7_PADAC_GPIO_1</b>&#160;&#160;&#160;1U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga0b75ff24a65bfd387b1b593fcc1a4174"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd059836ce0dcd854ae967983b60ae6d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINN7_PADAC_SYNC_OUT</b>&#160;&#160;&#160;2U    /*&lt; Low Frequency Synchronization Signal output*/</td></tr>
<tr class="separator:gadd059836ce0dcd854ae967983b60ae6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINR8_PADAD</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINR8_PADAD functionality </p>
</div></td></tr>
<tr class="memitem:ga0645dd8e7d8b4203335f714c2939224e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINR8_PADAD</b>&#160;&#160;&#160;3U</td></tr>
<tr class="separator:ga0645dd8e7d8b4203335f714c2939224e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae190e6e8377ad0cb98a3a8c7aa13dcf7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINR8_PADAD_GPIO_19</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gae190e6e8377ad0cb98a3a8c7aa13dcf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dbee076f5db906aef7d634d805a6e3f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINR8_PADAD_SPIA_MOSI</b>&#160;&#160;&#160;1U    /*&lt; SPI Channel A - Master Out Slave In*/</td></tr>
<tr class="separator:ga4dbee076f5db906aef7d634d805a6e3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e3b03867407ce7a98fe51e799110923"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINR8_PADAD_CAN_RX</b>&#160;&#160;&#160;2U    /*&lt; CAN Interface*/</td></tr>
<tr class="separator:ga6e3b03867407ce7a98fe51e799110923"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINP5_PADAE</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINP5_PADAE functionality </p>
</div></td></tr>
<tr class="memitem:ga2a22a3124f5ccf44849f5e45ebb80f60"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINP5_PADAE</b>&#160;&#160;&#160;4U</td></tr>
<tr class="separator:ga2a22a3124f5ccf44849f5e45ebb80f60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83ac9da453fe86a10c279d0f1a17eca3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINP5_PADAE_GPIO_20</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga83ac9da453fe86a10c279d0f1a17eca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa95de69addcf15d011d872cb22d5817e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINP5_PADAE_SPIA_MISO</b>&#160;&#160;&#160;1U    /*&lt; SPI Channel A - Master In Slave Out*/</td></tr>
<tr class="separator:gaa95de69addcf15d011d872cb22d5817e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35d71ceabe1a1e9da1fbde3363a0169b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINP5_PADAE_CAN_TX</b>&#160;&#160;&#160;2U    /*&lt; CAN Interface*/</td></tr>
<tr class="separator:ga35d71ceabe1a1e9da1fbde3363a0169b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINR9_PADAF</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINR9_PADAF functionality </p>
</div></td></tr>
<tr class="memitem:gae1cc935dffff3c6057ef14200583671f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINR9_PADAF</b>&#160;&#160;&#160;5U</td></tr>
<tr class="separator:gae1cc935dffff3c6057ef14200583671f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2922b947417f1aec2811e4ebeff2f9c0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINR9_PADAF_GPIO_3</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga2922b947417f1aec2811e4ebeff2f9c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29a52f6dd84faed6bf3f9edda9df9731"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINR9_PADAF_SPIA_CLK</b>&#160;&#160;&#160;1U    /*&lt; SPI Channel A - Clock*/</td></tr>
<tr class="separator:ga29a52f6dd84faed6bf3f9edda9df9731"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINR7_PADAG</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINR7_PADAG functionality </p>
</div></td></tr>
<tr class="memitem:ga3bab19dfb7fdc22d0f345862c86f8ab2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINR7_PADAG</b>&#160;&#160;&#160;6U</td></tr>
<tr class="separator:ga3bab19dfb7fdc22d0f345862c86f8ab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2628174b05a91c1338e7895ee98e2fa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINR7_PADAG_GPIO_30</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gac2628174b05a91c1338e7895ee98e2fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddc1f282b06bcf6f035d284f2bb680e5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINR7_PADAG_SPIA_CS</b>&#160;&#160;&#160;1U    /*&lt; SPI Channel A - Chip Select*/</td></tr>
<tr class="separator:gaddc1f282b06bcf6f035d284f2bb680e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINR3_PADAH</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINR3_PADAH functionality </p>
</div></td></tr>
<tr class="memitem:ga4e315c3d2a807e8a0555b7da32f4ff9e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINR3_PADAH</b>&#160;&#160;&#160;7U</td></tr>
<tr class="separator:ga4e315c3d2a807e8a0555b7da32f4ff9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac0a982fc987dae3927cac36c24522e3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINR3_PADAH_GPIO_21</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gaac0a982fc987dae3927cac36c24522e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab45c9a74db4510d16a6503a5b90a731f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINR3_PADAH_SPIB_MOSI</b>&#160;&#160;&#160;1U    /*&lt; SPI Channel B - Master Out Slave In*/</td></tr>
<tr class="separator:gab45c9a74db4510d16a6503a5b90a731f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57b1ad59c04bd2e52b268ff1dea961ac"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINR3_PADAH_I2C_SDA</b>&#160;&#160;&#160;2U    /*&lt; I2C Data*/</td></tr>
<tr class="separator:ga57b1ad59c04bd2e52b268ff1dea961ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINP4_PADAI</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINP4_PADAI functionality </p>
</div></td></tr>
<tr class="memitem:ga720cb786cafae633fdc485208afe0b04"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINP4_PADAI</b>&#160;&#160;&#160;8U</td></tr>
<tr class="separator:ga720cb786cafae633fdc485208afe0b04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1704264b02219584c2ac93bb2934924"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINP4_PADAI_GPIO_22</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gab1704264b02219584c2ac93bb2934924"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga125f3f815cffed732da06a2afb44c6a8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINP4_PADAI_SPIB_MISO</b>&#160;&#160;&#160;1U    /*&lt; SPI Channel B - Master In Slave Out*/</td></tr>
<tr class="separator:ga125f3f815cffed732da06a2afb44c6a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga578b158bdb44d3fb7b1b6125e0bc2f37"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINP4_PADAI_I2C_SCL</b>&#160;&#160;&#160;2U    /*&lt; I2C Clock*/</td></tr>
<tr class="separator:ga578b158bdb44d3fb7b1b6125e0bc2f37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINR5_PADAJ</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINR5_PADAJ functionality </p>
</div></td></tr>
<tr class="memitem:ga7d1a585e583620451165a643c4bb706b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINR5_PADAJ</b>&#160;&#160;&#160;9U</td></tr>
<tr class="separator:ga7d1a585e583620451165a643c4bb706b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7235385e8a0b62176abfb7e3873de3f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINR5_PADAJ_GPIO_5</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gab7235385e8a0b62176abfb7e3873de3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3a33eaa81274d57fdf4fbea89491c1a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINR5_PADAJ_SPIB_CLK</b>&#160;&#160;&#160;1U    /*&lt; SPI Channel B - Clock*/</td></tr>
<tr class="separator:gab3a33eaa81274d57fdf4fbea89491c1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d9eba9e11c415e769771cc7935fc51a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINR5_PADAJ_MSS_UARTA_RX</b>&#160;&#160;&#160;2U    /*&lt; Master Subsystem  - UART A Receive*/</td></tr>
<tr class="separator:ga8d9eba9e11c415e769771cc7935fc51a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84e25a8036ce4328017d42a440fa2a2e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINR5_PADAJ_MSS_UARTB_TX</b>&#160;&#160;&#160;6U    /*&lt; Master Subsystem  - UART B Transmit*/</td></tr>
<tr class="separator:ga84e25a8036ce4328017d42a440fa2a2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2f3068ba217e5f6c99c53ebb80cb116"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINR5_PADAJ_BSS_UART_TX</b>&#160;&#160;&#160;7U    /*&lt; Debug UART Transmit [Radar Block]*/</td></tr>
<tr class="separator:gae2f3068ba217e5f6c99c53ebb80cb116"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINR4_PADAK</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINR4_PADAK functionality </p>
</div></td></tr>
<tr class="memitem:ga07e46c33a594c933b1efc67ea569fd33"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINR4_PADAK</b>&#160;&#160;&#160;10U</td></tr>
<tr class="separator:ga07e46c33a594c933b1efc67ea569fd33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b03a09bf6d55d4d3df6eea95c5a9c76"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINR4_PADAK_GPIO_4</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga4b03a09bf6d55d4d3df6eea95c5a9c76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fd072873e343d71cb4c25462a1f7ed1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINR4_PADAK_SPIB_CS</b>&#160;&#160;&#160;1U    /*&lt; SPI Channel B Chip Select (Instance ID 0)*/</td></tr>
<tr class="separator:ga3fd072873e343d71cb4c25462a1f7ed1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2131639a091dab486b03221ef9d9620"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINR4_PADAK_MSS_UARTA_TX</b>&#160;&#160;&#160;2U    /*&lt; Master Subsystem  - UART A Transmit*/</td></tr>
<tr class="separator:gac2131639a091dab486b03221ef9d9620"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9559178c8c3d3800bfe04fdef09543f4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINR4_PADAK_MSS_UARTB_TX</b>&#160;&#160;&#160;6U    /*&lt; Master Subsystem  - UART B Transmit*/</td></tr>
<tr class="separator:ga9559178c8c3d3800bfe04fdef09543f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16b92fafd5a11093d8602aa0189262d5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINR4_PADAK_BSS_UART_TX</b>&#160;&#160;&#160;7U    /*&lt; Debug UART Transmit [Radar Block]*/</td></tr>
<tr class="separator:ga16b92fafd5a11093d8602aa0189262d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINR11_PADAL</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINR11_PADAL functionality </p>
</div></td></tr>
<tr class="memitem:gaa7c85ec60d3ab2a2ede3cce30d156ed3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINR11_PADAL</b>&#160;&#160;&#160;11U</td></tr>
<tr class="separator:gaa7c85ec60d3ab2a2ede3cce30d156ed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d16b6520daac25738c81d60284fecd9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINR11_PADAL_GPIO_8</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga4d16b6520daac25738c81d60284fecd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7a46b6b74eb629923a1e039c8133508"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINR11_PADAL_QSPI_D0</b>&#160;&#160;&#160;1U    /*&lt; QSPI Data IN/OUT*/</td></tr>
<tr class="separator:gab7a46b6b74eb629923a1e039c8133508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b6a1a65f3e17db52b5cf8f467e44e7d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINR11_PADAL_SPIB_MISO</b>&#160;&#160;&#160;2U    /*&lt; SPI Channel B - Master In Slave Out*/</td></tr>
<tr class="separator:ga6b6a1a65f3e17db52b5cf8f467e44e7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINP9_PADAM</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINP9_PADAM functionality </p>
</div></td></tr>
<tr class="memitem:gaa0ba2268012665b0ba23b0854e2a89ff"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINP9_PADAM</b>&#160;&#160;&#160;12U</td></tr>
<tr class="separator:gaa0ba2268012665b0ba23b0854e2a89ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad410d11071b29cfb7b61df6ffe378b3c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINP9_PADAM_GPIO_9</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gad410d11071b29cfb7b61df6ffe378b3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8ff352d54b598bc974dae0db64f523a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINP9_PADAM_QSPI_D1</b>&#160;&#160;&#160;1U    /*&lt; QSPI Data IN/OUT*/</td></tr>
<tr class="separator:gaf8ff352d54b598bc974dae0db64f523a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga178b44f1f5b71f0194f506988d839e2f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINP9_PADAM_SPIB_MOSI</b>&#160;&#160;&#160;2U    /*&lt; SPI Channel B - Master Out Slave In*/</td></tr>
<tr class="separator:ga178b44f1f5b71f0194f506988d839e2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINR12_PADAN</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINR12_PADAN functionality </p>
</div></td></tr>
<tr class="memitem:ga1d18ab1a8d5203035c8e38d412a43868"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINR12_PADAN</b>&#160;&#160;&#160;13U</td></tr>
<tr class="separator:ga1d18ab1a8d5203035c8e38d412a43868"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf813412b306a11c1963f02baf3c00ed9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINR12_PADAN_GPIO_10</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gaf813412b306a11c1963f02baf3c00ed9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad6b65be69b21b1c3a3e3c6f9d64a735"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINR12_PADAN_QSPI_D2</b>&#160;&#160;&#160;1U    /*&lt; QSPI Data IN/OUT*/</td></tr>
<tr class="separator:gaad6b65be69b21b1c3a3e3c6f9d64a735"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINP10_PADAO</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINP10_PADAO functionality </p>
</div></td></tr>
<tr class="memitem:gad70c0d0ad32203f1ba54daf86c9e7190"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINP10_PADAO</b>&#160;&#160;&#160;14U</td></tr>
<tr class="separator:gad70c0d0ad32203f1ba54daf86c9e7190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab477b5d99eb86cc1940686299535fb1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINP10_PADAO_GPIO_11</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gaab477b5d99eb86cc1940686299535fb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c7e9749b5d029e802f81c2a34b9a59b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINP10_PADAO_QSPI_D3</b>&#160;&#160;&#160;1U    /*&lt; QSPI Data IN/OUT*/</td></tr>
<tr class="separator:ga8c7e9749b5d029e802f81c2a34b9a59b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINR10_PADAP</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINR10_PADAP functionality </p>
</div></td></tr>
<tr class="memitem:ga49f8fa1b9d1ec127d64642eb3b113c36"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINR10_PADAP</b>&#160;&#160;&#160;15U</td></tr>
<tr class="separator:ga49f8fa1b9d1ec127d64642eb3b113c36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8547d6e7ac8b278631cf946436526074"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINR10_PADAP_GPIO_7</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga8547d6e7ac8b278631cf946436526074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08687cfd9081f721fdb839c44664c382"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINR10_PADAP_QSPI_CLK</b>&#160;&#160;&#160;1U    /*&lt; QSPI Clock output from the device.Device operates as a master with the serial flash being a slave*/</td></tr>
<tr class="separator:ga08687cfd9081f721fdb839c44664c382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga646481b28011163056b40a392f2b6f68"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINR10_PADAP_SPIB_CLK</b>&#160;&#160;&#160;2U    /*&lt; SPI Channel B - Clock*/</td></tr>
<tr class="separator:ga646481b28011163056b40a392f2b6f68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINP8_PADAQ</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINP8_PADAQ functionality </p>
</div></td></tr>
<tr class="memitem:ga27de9659a330f096e2eff453a264b682"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINP8_PADAQ</b>&#160;&#160;&#160;16U</td></tr>
<tr class="separator:ga27de9659a330f096e2eff453a264b682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64be11d0fbd6c3c5d1659d8433fc006b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINP8_PADAQ_GPIO_6</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga64be11d0fbd6c3c5d1659d8433fc006b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5648696d8bf4428d33120e745573ad4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINP8_PADAQ_QSPI_CS</b>&#160;&#160;&#160;1U    /*&lt; QSPI Chip Select output from the device.Device operates as a master with the serial flash being a slave*/</td></tr>
<tr class="separator:gad5648696d8bf4428d33120e745573ad4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73a6542173e8f53272a89be3e9ab2016"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINP8_PADAQ_SPIB_CS</b>&#160;&#160;&#160;2U    /*&lt; SPI Channel B Chip Select (Instance ID 0)*/</td></tr>
<tr class="separator:ga73a6542173e8f53272a89be3e9ab2016"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINP7_PADAR</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINP7_PADAR functionality </p>
</div></td></tr>
<tr class="memitem:gabe6c98d93e050854832f58bec4ebfd77"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINP7_PADAR</b>&#160;&#160;&#160;17U</td></tr>
<tr class="separator:gabe6c98d93e050854832f58bec4ebfd77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9aba166b961ece21d3dd578d5b8e0eb9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINP7_PADAR_NERROR_IN</b>&#160;&#160;&#160;0U    /*&lt; Failsafe input to the device. Nerror output from any other device can be concentrated in the error signaling monitor module inside the device and appropriate action can be taken by Firmware*/</td></tr>
<tr class="separator:ga9aba166b961ece21d3dd578d5b8e0eb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINN12_PADAS</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINN12_PADAS functionality </p>
</div></td></tr>
<tr class="memitem:gad0eb0ea78ee3189f9860730d630269ee"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINN12_PADAS</b>&#160;&#160;&#160;18U</td></tr>
<tr class="separator:gad0eb0ea78ee3189f9860730d630269ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ce239f2e48a7a7ddd6ca09bb611c413"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINN12_PADAS_WARM_RESET</b>&#160;&#160;&#160;0U    /*&lt; Open drain fail safe warm reset signal. Can be driven from PMIC for diagnostic or can be used as status signal that the device is going through reset.*/</td></tr>
<tr class="separator:ga5ce239f2e48a7a7ddd6ca09bb611c413"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINN8_PADAT</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINN8_PADAT functionality </p>
</div></td></tr>
<tr class="memitem:gaeb61bacb0c4da562c1c534ff04671d16"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINN8_PADAT</b>&#160;&#160;&#160;19U</td></tr>
<tr class="separator:gaeb61bacb0c4da562c1c534ff04671d16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbe7c0c5a720d8d032e2a7ca0e73e8f4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINN8_PADAT_NERROR_OUT</b>&#160;&#160;&#160;0U    /*&lt; Open drain fail safe output signal. Connected to PMIC/Processor/MCU to indicate that some severe criticality fault has happened. Recovery would be through reset.*/</td></tr>
<tr class="separator:gafbe7c0c5a720d8d032e2a7ca0e73e8f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINM13_PADAU</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINM13_PADAU functionality </p>
</div></td></tr>
<tr class="memitem:ga26ad7705bd07c0c7fe9d5df88c4db870"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINM13_PADAU</b>&#160;&#160;&#160;20U</td></tr>
<tr class="separator:ga26ad7705bd07c0c7fe9d5df88c4db870"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9eeb27ccb7e9d2a8adfb23f76d930d60"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINM13_PADAU_GPIO_17</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga9eeb27ccb7e9d2a8adfb23f76d930d60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabea381715916212f208c0e9dd1d72d40"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINM13_PADAU_TCK</b>&#160;&#160;&#160;1U    /*&lt; JTAG Clock*/</td></tr>
<tr class="separator:gabea381715916212f208c0e9dd1d72d40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3141df6df959014a12935b04b98b8b8d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINM13_PADAU_MSS_UARTB_TX</b>&#160;&#160;&#160;2U    /*&lt; Master Subsystem  - UART B Transmit*/</td></tr>
<tr class="separator:ga3141df6df959014a12935b04b98b8b8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4f319bd3707598cce78b37d4b20b6b4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINM13_PADAU_BSS_UART_RX</b>&#160;&#160;&#160;6U    /*&lt; Debug UART Receive [Radar Block]*/</td></tr>
<tr class="separator:gaa4f319bd3707598cce78b37d4b20b6b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINL13_PADAV</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINL13_PADAV functionality </p>
</div></td></tr>
<tr class="memitem:ga399c7c6a84ee00dfb50052ae15069b5b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINL13_PADAV</b>&#160;&#160;&#160;21U</td></tr>
<tr class="separator:ga399c7c6a84ee00dfb50052ae15069b5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac0875305828b901f2a4025c126964c9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINL13_PADAV_GPIO_18</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gaac0875305828b901f2a4025c126964c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab89cb3e22b37ec270ace3fed9435613e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINL13_PADAV_TMS</b>&#160;&#160;&#160;1U    /*&lt; JTAG Test Mode Select*/</td></tr>
<tr class="separator:gab89cb3e22b37ec270ace3fed9435613e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69686616328b3a658601163dd3d1e8de"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINL13_PADAV_BSS_UART_TX</b>&#160;&#160;&#160;2U    /*&lt; Debug UART Transmit [Radar Block]*/</td></tr>
<tr class="separator:ga69686616328b3a658601163dd3d1e8de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINH13_PADAW</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINH13_PADAW functionality </p>
</div></td></tr>
<tr class="memitem:gac1ae28b3ef319dee2813b4b96bb4681b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINH13_PADAW</b>&#160;&#160;&#160;22U</td></tr>
<tr class="separator:gac1ae28b3ef319dee2813b4b96bb4681b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19f6fa61512952ef777970dcf7ec48c3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINH13_PADAW_GPIO_23</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga19f6fa61512952ef777970dcf7ec48c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2be5aeab06c6b4adc1d330ef9900e7ef"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINH13_PADAW_TDI</b>&#160;&#160;&#160;1U    /*&lt; JTAG Test Data In*/</td></tr>
<tr class="separator:ga2be5aeab06c6b4adc1d330ef9900e7ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaea632ac1d6f53278a5e95c8068753b4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINH13_PADAW_MSS_UARTA_RX</b>&#160;&#160;&#160;2U    /*&lt; Master Subsystem  - UART A Receive*/</td></tr>
<tr class="separator:gaaea632ac1d6f53278a5e95c8068753b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINJ13_PADAX</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINJ13_PADAX functionality </p>
</div></td></tr>
<tr class="memitem:ga82590f6ba5b9dd7c0ff453cc1ac6b130"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINJ13_PADAX</b>&#160;&#160;&#160;23U</td></tr>
<tr class="separator:ga82590f6ba5b9dd7c0ff453cc1ac6b130"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3788873387102596d0bff330475b8949"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINJ13_PADAX_GPIO_24</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga3788873387102596d0bff330475b8949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae389a8bf238b7eef1d253e95e224add5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINJ13_PADAX_TDO</b>&#160;&#160;&#160;1U    /*&lt; JTAG Test Data Out*/</td></tr>
<tr class="separator:gae389a8bf238b7eef1d253e95e224add5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b9ce8b0cd809df9d962ddaa3151d22d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINJ13_PADAX_MSS_UARTA_TX</b>&#160;&#160;&#160;2U    /*&lt; Master Subsystem  - UART A Transmit*/</td></tr>
<tr class="separator:ga8b9ce8b0cd809df9d962ddaa3151d22d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga391afee9db3e4452239ea37ca2c5449c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINJ13_PADAX_MSS_UARTB_TX</b>&#160;&#160;&#160;6U    /*&lt; Master Subsystem  - UART B Transmit*/</td></tr>
<tr class="separator:ga391afee9db3e4452239ea37ca2c5449c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b23edeb40a743b97b83f10959110c6a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINJ13_PADAX_BSS_UART_TX</b>&#160;&#160;&#160;7U    /*&lt; Debug UART Transmit [Radar Block]*/</td></tr>
<tr class="separator:ga0b23edeb40a743b97b83f10959110c6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINN9_PADAY</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINN9_PADAY functionality </p>
</div></td></tr>
<tr class="memitem:ga6e2b4b29b61dbfe57d46c6ebc9f5e087"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINN9_PADAY</b>&#160;&#160;&#160;24U</td></tr>
<tr class="separator:ga6e2b4b29b61dbfe57d46c6ebc9f5e087"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9996b7efc68260f74fbcfe260def0923"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINN9_PADAY_GPIO_25</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga9996b7efc68260f74fbcfe260def0923"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9aa599ffd2611d9764e4d5361c78dfdb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINN9_PADAY_MCU_CLKOUT</b>&#160;&#160;&#160;1U    /*&lt; Programmable clock given out to external MCU or the processor*/</td></tr>
<tr class="separator:ga9aa599ffd2611d9764e4d5361c78dfdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e667e1ad6701818c634f50d8bd643ef"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINN9_PADAY_BSS_UART_RX</b>&#160;&#160;&#160;10U    /*&lt; Debug UART Receive [Radar Block]*/</td></tr>
<tr class="separator:ga3e667e1ad6701818c634f50d8bd643ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINN13_PADAZ</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINN13_PADAZ functionality </p>
</div></td></tr>
<tr class="memitem:ga73148b54a44d97bbd12cd7bacfa5a1c9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINN13_PADAZ</b>&#160;&#160;&#160;25U</td></tr>
<tr class="separator:ga73148b54a44d97bbd12cd7bacfa5a1c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a1f69501d27edaa297ae3b7edef0096"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINN13_PADAZ_GPIO_26</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga5a1f69501d27edaa297ae3b7edef0096"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46f38a6cf14a60e59e39418c7647c971"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINN13_PADAZ_GPIO_2</b>&#160;&#160;&#160;1U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga46f38a6cf14a60e59e39418c7647c971"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad5a6b23eb2d396d618fdf7c352ff792"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINN13_PADAZ_MSS_UARTB_TX</b>&#160;&#160;&#160;7U    /*&lt; Master Subsystem  - UART B Transmit*/</td></tr>
<tr class="separator:gaad5a6b23eb2d396d618fdf7c352ff792"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a0a03a7877b6ca167d484035b818b4d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINN13_PADAZ_BSS_UART_TX</b>&#160;&#160;&#160;8U    /*&lt; Debug UART Transmit [Radar Block]*/</td></tr>
<tr class="separator:ga7a0a03a7877b6ca167d484035b818b4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga127b68f0c15867ce7e7176a1efa7d189"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINN13_PADAZ_SYNC_OUT</b>&#160;&#160;&#160;9U    /*&lt; Low frequency Synchronization signal output*/</td></tr>
<tr class="separator:ga127b68f0c15867ce7e7176a1efa7d189"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90188545000a20e00e0765f275042087"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINN13_PADAZ_PMIC_CLKOUT</b>&#160;&#160;&#160;10U    /*&lt; Dithered clock input to PMIC*/</td></tr>
<tr class="separator:ga90188545000a20e00e0765f275042087"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINP13_PADBA</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINP13_PADBA functionality </p>
</div></td></tr>
<tr class="memitem:ga350bd49481e0968e08ff0ac7badc6d63"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINP13_PADBA</b>&#160;&#160;&#160;26U</td></tr>
<tr class="separator:ga350bd49481e0968e08ff0ac7badc6d63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed4e3a0ff40571dd68d247ddd7cbb721"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINP13_PADBA_GPIO_27</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gaed4e3a0ff40571dd68d247ddd7cbb721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e3f259d05336ae228a57b12d3f7e905"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINP13_PADBA_PMIC_CLKOUT</b>&#160;&#160;&#160;1U    /*&lt; Dithered Clock Output for PMIC*/</td></tr>
<tr class="separator:ga7e3f259d05336ae228a57b12d3f7e905"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINN10_PADBB</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINN10_PADBB functionality </p>
</div></td></tr>
<tr class="memitem:gafe45035d8974ad44a42a64e487f16179"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINN10_PADBB</b>&#160;&#160;&#160;27U</td></tr>
<tr class="separator:gafe45035d8974ad44a42a64e487f16179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41ef771277a4daf7db729eeb587285cf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINN10_PADBB_GPIO_28</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga41ef771277a4daf7db729eeb587285cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00da03766a4aff10c45e633f39b91203"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINN10_PADBB_SYNC_IN</b>&#160;&#160;&#160;1U    /*&lt; Low frequency Synchronization signal input */</td></tr>
<tr class="separator:ga00da03766a4aff10c45e633f39b91203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7ec14a8feac8a088c497b0807887efa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINN10_PADBB_MSS_UARTB_RX</b>&#160;&#160;&#160;6U    /*&lt; Master Subsystem  - UART B Receiver*/</td></tr>
<tr class="separator:gab7ec14a8feac8a088c497b0807887efa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINP11_PADBC</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINP11_PADBC functionality </p>
</div></td></tr>
<tr class="memitem:ga42032bce4d580b8a7dfdeb304dcbaabd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINP11_PADBC</b>&#160;&#160;&#160;28U</td></tr>
<tr class="separator:ga42032bce4d580b8a7dfdeb304dcbaabd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0f2046811cb9bf72d1acaa7d809a3eb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINP11_PADBC_GPIO_29</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gab0f2046811cb9bf72d1acaa7d809a3eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68fa150c0e20c04c2200f21bc399dde1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINP11_PADBC_SYNC_OUT</b>&#160;&#160;&#160;1U    /*&lt; Low frequency Synchronization signal output*/</td></tr>
<tr class="separator:ga68fa150c0e20c04c2200f21bc399dde1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINN5_PADBD</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINN5_PADBD functionality </p>
</div></td></tr>
<tr class="memitem:gaa203002913bca5cf0cec934f7d3a5d52"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINN5_PADBD</b>&#160;&#160;&#160;29U</td></tr>
<tr class="separator:gaa203002913bca5cf0cec934f7d3a5d52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84f6ab9e2f10791fc32038ef0601e2e5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINN5_PADBD_GPIO_15</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:ga84f6ab9e2f10791fc32038ef0601e2e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb5fdaa23c35fb411b4b872a3a56bd7e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINN5_PADBD_RS232_RX</b>&#160;&#160;&#160;1U    /*&lt; Debug UART (Operates as Bus Master) - Receive Signal*/</td></tr>
<tr class="separator:gadb5fdaa23c35fb411b4b872a3a56bd7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad0791fec311be24f0fd72f1edfbc5bc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINN5_PADBD_MSS_UARTA_RX</b>&#160;&#160;&#160;2U    /*&lt; Master Subsystem  - UART A Receive*/</td></tr>
<tr class="separator:gaad0791fec311be24f0fd72f1edfbc5bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c73e511a0f41f86af17fadf976cbacd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINN5_PADBD_BSS_UART_TX</b>&#160;&#160;&#160;6U    /*&lt; Debug UART Transmit [Radar Block]*/</td></tr>
<tr class="separator:ga7c73e511a0f41f86af17fadf976cbacd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58d7ed9a50ce6e12480409f5208646c5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINN5_PADBD_MSS_UARTB_RX</b>&#160;&#160;&#160;7U    /*&lt; Master Subsystem  - UART B Receive*/</td></tr>
<tr class="separator:ga58d7ed9a50ce6e12480409f5208646c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PINN6_PADBE</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PINN6_PADBE functionality </p>
</div></td></tr>
<tr class="memitem:ga3b20febcf69c3f09fefee80b07dc95fc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINN6_PADBE</b>&#160;&#160;&#160;30U</td></tr>
<tr class="separator:ga3b20febcf69c3f09fefee80b07dc95fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9245abb12646e8ac59a0e336cfb4bd7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINN6_PADBE_GPIO_14</b>&#160;&#160;&#160;0U    /*&lt; General Purpose IO*/</td></tr>
<tr class="separator:gac9245abb12646e8ac59a0e336cfb4bd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga304681507a8e9d5548748f52a3597206"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINN6_PADBE_RS232_TX</b>&#160;&#160;&#160;1U    /*&lt; Debug UART (Operates as Bus Master) - Receive Signal*/</td></tr>
<tr class="separator:ga304681507a8e9d5548748f52a3597206"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39662a70724e6af1e6180edab16a9cc6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINN6_PADBE_MSS_UARTA_TX</b>&#160;&#160;&#160;5U    /*&lt; Master Subsystem  - UART A Transmit*/</td></tr>
<tr class="separator:ga39662a70724e6af1e6180edab16a9cc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a7b944ec6d50829b50e4d6867460434"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINN6_PADBE_MSS_UARTB_TX</b>&#160;&#160;&#160;6U    /*&lt; Master Subsystem  - UART B Transmit*/</td></tr>
<tr class="separator:ga0a7b944ec6d50829b50e4d6867460434"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae78ac8899d0505f29adf0eb3fe75c7a6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SOC_XWR14XX_PINN6_PADBE_BSS_UART_TX</b>&#160;&#160;&#160;7U    /*&lt; Debug UART Transmit [Radar Block]*/</td></tr>
<tr class="separator:gae78ac8899d0505f29adf0eb3fe75c7a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>PINMUX pad settings for 14xx device. </p>
<p>============================================================================</p>
<hr/>
</div></div><!-- contents -->
<hr size="1"><small>
Copyright  2018, Texas Instruments Incorporated</small>
</body>
</html>
